NXP Semiconductors

Reference Manual

## S32G2 Reference Manual

Supports S32G274A, S32G254A, S32G233A, S32G234M

Document identifier: S32G2RM

Rev. 8, February 2024

<!-- image -->

## Contents

| Chapter 1 About This Manual..............................................................................                                                                                                                                                                           | 91                                                                                                         |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------|
| 1.1 Audience..................................................................................................................................91                                                                                                                                    |                                                                                                            |
| 1.2 Organization............................................................................................................................91                                                                                                                                      |                                                                                                            |
| 1.2.1 Attachments..............................................................................................................................                                                                                                                                     | 91                                                                                                         |
| 1.3 Module descriptions.................................................................................................................91                                                                                                                                          |                                                                                                            |
| 1.3.1 Chip-specific information that clarifies content in the same chapter.........................................                                                                                                                                                                 | 92                                                                                                         |
| 1.3.2 Chip-specific information that refers to a different chapter........................................................93                                                                                                                                                        |                                                                                                            |
| 1.4 Register descriptions...............................................................................................................94                                                                                                                                          |                                                                                                            |
| 1.5 Conventions.............................................................................................................................95                                                                                                                                      |                                                                                                            |
| 1.5.1 Notes and cautions...................................................................................................................                                                                                                                                         | 95                                                                                                         |
| 1.5.2 Numbering systems..................................................................................................................                                                                                                                                           | 95                                                                                                         |
| 1.5.3 Typographic notation.................................................................................................................95                                                                                                                                       |                                                                                                            |
| 1.5.4 Special terms............................................................................................................................ changes.....................................................................................................................97      | 96                                                                                                         |
| 1.6 Editorial                                                                                                                                                                                                                                                                       |                                                                                                            |
| Introduction.........................................................................................                                                                                                                                                                               | 98                                                                                                         |
| Chapter 2                                                                                                                                                                                                                                                                           |                                                                                                            |
| 2.1 Overview..................................................................................................................................98                                                                                                                                    |                                                                                                            |
| 2.2 Applications.............................................................................................................................98 diagram..........................................................................................................................98 |                                                                                                            |
| 2.3 Block                                                                                                                                                                                                                                                                           |                                                                                                            |
| 2.4 Module functional categories...................................................................................................99 2.5 Feature comparison...............................................................................................................101      |                                                                                                            |
| Chapter 3 Memory Map.....................................................................................                                                                                                                                                                           | 105                                                                                                        |
| 3.1 Introduction............................................................................................................................105                                                                                                                                     |                                                                                                            |
| Chapter 4 Signal Description.............................................................................                                                                                                                                                                           | 106                                                                                                        |
| 4.1 IOMUX and signal details......................................................................................................106                                                                                                                                               |                                                                                                            |
| Chapter 5 Arm Modules.....................................................................................107                                                                                                                                                                       |                                                                                                            |
| 5.1 Core complex platform components......................................................................................107                                                                                                                                                       |                                                                                                            |
| 5.2 Cortex-A53 cluster complex.................................................................................................. MPCore........................................................................................................                                     | 107                                                                                                        |
| 5.2.1 Arm Cortex-A53                                                                                                                                                                                                                                                                | 107                                                                                                        |
| 5.2.2 Arm CoreLink Generic Interrupt Controller (GIC-500).............................................................109                                                                                                                                                           |                                                                                                            |
| 5.3 Operation details................................................................................................................... mode......................................................................................................................                 | 112                                                                                                        |
| 5.3.1 Operation                                                                                                                                                                                                                                                                     | 112                                                                                                        |
| 5.3.2 Booting Cortex-A53 cores in 32-bit mode...............................................................................                                                                                                                                                        | 112                                                                                                        |
| 5.3.3 Cluster clock gating.................................................................................................................112                                                                                                                                      |                                                                                                            |
| 5.3.4 Cortex-A53 system counter.....................................................................................................113                                                                                                                                             |                                                                                                            |
| 5.3.5 Cortex-A53 system error interrupt...........................................................................................113                                                                                                                                               |                                                                                                            |
| 5.3.6 Cortex-A53 wake-up from WFE..............................................................................................                                                                                                                                                     | 113                                                                                                        |
| 5.3.7 Cortex-A53 PMUEVENT bus signals observation..................................................................                                                                                                                                                                 | 113                                                                                                        |
| PMUEVENT observer register                                                                                                                                                                                                                                                          | descriptions...........................................................................................114 |
| 5.3.8 Cortex-A53/GIC500 lockstep operation..................................................................................                                                                                                                                                        | 116                                                                                                        |
| 5.3.9 Cortex-M7 lockstep operation.................................................................................................                                                                                                                                                 | 119                                                                                                        |
| 5.4 Cortex-M7 overview...............................................................................................................120                                                                                                                                            |                                                                                                            |
| 5.4.1 Cortex-M7 core introduction....................................................................................................120                                                                                                                                            |                                                                                                            |
| Buses, interconnects, and interfaces.....................................................................................................121                                                                                                                                        |                                                                                                            |

| 5.4.2 Debug facilities........................................................................................................................121 Subsystem................................................................................                                                                  | 122                                                                                                       |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------|
| Chapter 6 NoC 6.1 Introduction............................................................................................................................122                                                                                                                                                |                                                                                                           |
| 6.2                                                                                                                                                                                                                                                                                                          | 122                                                                                                       |
| Features................................................................................................................................ 6.3 Functional description............................................................................................................122                           |                                                                                                           |
| 6.3.1 Observability...........................................................................................................................                                                                                                                                                               | 122                                                                                                       |
| 6.3.2 Quality of service (QoS)..........................................................................................................122                                                                                                                                                                  |                                                                                                           |
| 6.3.3 Resilience features..................................................................................................................122                                                                                                                                                               |                                                                                                           |
| Unit fault aggregation and reporting.......................................................................................................122                                                                                                                                                               |                                                                                                           |
| Fault controller.......................................................................................................................................                                                                                                                                                      | 123                                                                                                       |
| Ncore.................................................................................................125                                                                                                                                                                                                    | Ncore.................................................................................................125 |
| Chapter 7                                                                                                                                                                                                                                                                                                    |                                                                                                           |
| 7.1 Chip-specific Ncore information.............................................................................................125                                                                                                                                                                          |                                                                                                           |
| 7.1.1 Ncore interface units and module mapping.............................................................................125                                                                                                                                                                               |                                                                                                           |
| 7.2 Introduction............................................................................................................................125 Features................................................................................................................................                     |                                                                                                           |
| 7.3                                                                                                                                                                                                                                                                                                          | 125                                                                                                       |
| 7.4 Block diagram........................................................................................................................126                                                                                                                                                                 |                                                                                                           |
| 7.5 Signal description..................................................................................................................126                                                                                                                                                                  |                                                                                                           |
| 7.6 Functional description............................................................................................................126 7.6.1 Caches and cache coherency.................................................................................................126                               |                                                                                                           |
| 7.6.2 Ncore agents...........................................................................................................................126                                                                                                                                                             |                                                                                                           |
| 7.6.3 Ncore interfaces......................................................................................................................127                                                                                                                                                              |                                                                                                           |
| Coherent agent interface (CAI)..............................................................................................................127                                                                                                                                                              |                                                                                                           |
| Coherent memory interface (CMI).........................................................................................................                                                                                                                                                                     | 128                                                                                                       |
| Non coherent bridge (NCB)...................................................................................................................                                                                                                                                                                 | 128                                                                                                       |
| Directory.................................................................................................................................................128                                                                                                                                                |                                                                                                           |
| 7.6.4 Transport interconnect............................................................................................................                                                                                                                                                                     | 129                                                                                                       |
| 7.6.5 Storage protection...................................................................................................................130                                                                                                                                                               |                                                                                                           |
| Error types............................................................................................................................................. 7.6.6 Resiliency................................................................................................................................130 | 130                                                                                                       |
| Component logic duplication..................................................................................................................131                                                                                                                                                             |                                                                                                           |
| Fault controller.......................................................................................................................................                                                                                                                                                      | 132                                                                                                       |
| BIST sequence......................................................................................................................................                                                                                                                                                          | 132                                                                                                       |
| 7.6.7 Coherent read/write transactions............................................................................................                                                                                                                                                                           | 133                                                                                                       |
| Coherent read transactions....................................................................................................................133                                                                                                                                                            |                                                                                                           |
| Coherent write transactions...................................................................................................................                                                                                                                                                               | 133                                                                                                       |
| 7.7 Reset and initialization...........................................................................................................133                                                                                                                                                                   |                                                                                                           |
| 7.7.1 CAI initialization.......................................................................................................................134                                                                                                                                                           |                                                                                                           |
| 7.7.2 CMI initialization......................................................................................................................134                                                                                                                                                            |                                                                                                           |
| 7.7.3 NCB initialization.....................................................................................................................134                                                                                                                                                             |                                                                                                           |
| 7.7.4 Directory initialization..............................................................................................................                                                                                                                                                                 | 134                                                                                                       |
| 7.7.5 Discovery routine....................................................................................................................                                                                                                                                                                  | 135                                                                                                       |
| 7.8 Maintenance operations........................................................................................................136                                                                                                                                                                        |                                                                                                           |
| 7.8.1 Snoop filter maintenance........................................................................................................                                                                                                                                                                       | 136                                                                                                       |
| 7.9 Power management..............................................................................................................                                                                                                                                                                           | 137                                                                                                       |
| 7.9.1 CAI power management.........................................................................................................                                                                                                                                                                          | 138                                                                                                       |
| Isolated power state...............................................................................................................................138                                                                                                                                                       |                                                                                                           |
| 7.9.2 NCB power management........................................................................................................139                                                                                                                                                                        |                                                                                                           |
| 7.9.3 CMI power management.........................................................................................................139                                                                                                                                                                       |                                                                                                           |
| 7.9.4 Directory power management.................................................................................................140                                                                                                                                                                         |                                                                                                           |
| 7.10 Memory map and register definition....................................................................................140                                                                                                                                                                               |                                                                                                           |
| 7.10.1 Coherent agent interface unit (CAIU) register descriptions...................................................140                                                                                                                                                                                      |                                                                                                           |

| CAIU memory map................................................................................................................................                                                                                                                         | 140                                                                                         |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------|
| CAIU Transaction Control (CAIUTC).....................................................................................................                                                                                                                                  | 141                                                                                         |
| CAIU Transaction Activity (CAIUTA)......................................................................................................142                                                                                                                             |                                                                                             |
| CAIU Correctable Error Control (CAIUCEC)..........................................................................................143                                                                                                                                   |                                                                                             |
| CAIU Correctable Error Status (CAIUCES)...........................................................................................                                                                                                                                      | 144                                                                                         |
| CAIU Correctable Error Location Register 0 (CAIUCELR0)..................................................................                                                                                                                                                | 145                                                                                         |
| CAIU Correctable Error Location Register 1 (CAIUCELR1)..................................................................                                                                                                                                                | 146                                                                                         |
| CAIU Correctable Error Status Alias (CAIUCESA)................................................................................147                                                                                                                                       |                                                                                             |
| CAIU Uncorrectable Error Control (CAIUUEC)......................................................................................148                                                                                                                                     |                                                                                             |
| CAIU Uncorrectable Error Status (CAIUUES).......................................................................................                                                                                                                                        | 149                                                                                         |
| CAIU Uncorrectable Error Location Register 0 (CAIUUELR0)..............................................................                                                                                                                                                  | 151                                                                                         |
| CAIU Uncorrectable Error Location Register 1 (CAIUUELR1)..............................................................                                                                                                                                                  | 152                                                                                         |
| CAIU Uncorrectable Error Status Alias (CAIUUESA)............................................................................                                                                                                                                            | 152                                                                                         |
| CAIU Identification (CAIUID)..................................................................................................................154                                                                                                                       |                                                                                             |
| 7.10.2 Non-coherent bridge unit (NCBU) register descriptions........................................................155                                                                                                                                                 |                                                                                             |
| NCBU memory map...............................................................................................................................155                                                                                                                       |                                                                                             |
| NCBU Transaction Control (NCBUTC)..................................................................................................156                                                                                                                                  |                                                                                             |
| NCBU Transaction Activity (NCBUTA)..................................................................................................                                                                                                                                    | 157                                                                                         |
| NCBU Correctable Error Control (NCBUCEC)......................................................................................                                                                                                                                          | 158                                                                                         |
| NCBU Correctable Error Status (NCBUCES)........................................................................................159                                                                                                                                      |                                                                                             |
| NCBU Correctable Error Location Register 0 (NCBUCELR0)...............................................................160                                                                                                                                                |                                                                                             |
| NCBU Correctable Error Location Register 1 (NCBUCELR1)...............................................................161                                                                                                                                                |                                                                                             |
| NCBU Correctable Error Status Alias (NCBUCESA).............................................................................162                                                                                                                                          |                                                                                             |
| NCBU Uncorrectable Error Control (NCBUUEC)...................................................................................163                                                                                                                                        |                                                                                             |
| NCBU Uncorrectable Error Status (NCBUUES).................................................................................... NCBU Uncorrectable Error Location Register 0 (NCBUUELR0)...........................................................                       | 164 166                                                                                     |
| NCBU Uncorrectable Error Location Register 1 (NCBUUELR1)...........................................................                                                                                                                                                     | 167                                                                                         |
| NCBU Uncorrectable Error Status Alias (NCBUUESA).........................................................................167                                                                                                                                            |                                                                                             |
| NCBU Identification Register (NCBUID)................................................................................................169                                                                                                                                |                                                                                             |
| 7.10.3 Directory unit (DIRU) register descriptions............................................................................170                                                                                                                                       |                                                                                             |
| DIRU memory map................................................................................................................................                                                                                                                         | 170                                                                                         |
| DIRU Transaction Activity (DIRUTA).....................................................................................................                                                                                                                                 | 171                                                                                         |
| DIRU Snoop Filtering Enable (DIRUSFE)..............................................................................................172                                                                                                                                  |                                                                                             |
| DIRU Caching Agent Snoop Enable (DIRUCASE0)..............................................................................172                                                                                                                                            |                                                                                             |
| DIRU Caching Agent Snoop Activity (DIRUCASA0)..............................................................................173                                                                                                                                          |                                                                                             |
| DIRU Snoop Filter Maintenance Control (DIRUSFMC)......................................................................... DIRU Snoop Filter Maintenance Activity                                                                                                        | 174 (DIRUSFMA)..........................................................................175 |
| DIRU Snoop Filter Maintenance Location Register 0 (DIRUSFMLR0)..................................................176                                                                                                                                                     |                                                                                             |
| DIRU Snoop Filter Maintenance Location Register 1 (DIRUSFMLR1)..................................................177                                                                                                                                                     |                                                                                             |
| DIRU Correctable Error Control (DIRUCEC).........................................................................................                                                                                                                                       | 178                                                                                         |
| DIRU Correctable Error Status (DIRUCES)...........................................................................................179                                                                                                                                   |                                                                                             |
| DIRU Correctable Error Location Register 0 (DIRUCELR0)..................................................................180 DIRU Correctable Error Location Register 1                                                                                                  | (DIRUCELR1)..................................................................181            |
| DIRU Correctable Error Status Alias (DIRUCESA)................................................................................182                                                                                                                                       |                                                                                             |
| DIRU Uncorrectable Error Control (DIRUUEC).....................................................................................                                                                                                                                         | 183                                                                                         |
| (DIRUUES).......................................................................................184                                                                                                                                                                     |                                                                                             |
| DIRU Uncorrectable Error Status DIRU Uncorrectable Error Location Register 0                                                                                                                                                                                            |                                                                                             |
| (DIRUUELR0)..............................................................186                                                                                                                                                                                            |                                                                                             |
| DIRU Uncorrectable Error Location Register 1 (DIRUUELR1)..............................................................187                                                                                                                                               |                                                                                             |
| DIRU Uncorrectable Error Status Alias (DIRUUESA)............................................................................188                                                                                                                                         |                                                                                             |
| DIRU Identification Register (DIRUID)...................................................................................................190                                                                                                                             |                                                                                             |
| 7.10.4 Coherent memory interface unit (CMIU) register descriptions..............................................191                                                                                                                                                     |                                                                                             |
| CMIU memory map................................................................................................................................191                                                                                                                      |                                                                                             |
| CMIU Transaction Activity (CMIUTA).................................................................................................... CMIU Correctable Error Control (CMIUCEC)........................................................................................ | 191 192                                                                                     |
| (CMIUCES)..........................................................................................193                                                                                                                                                                  |                                                                                             |
| CMIU Correctable Error Status                                                                                                                                                                                                                                           |                                                                                             |

| CMIU Correctable Error Location Register 0                                                                                                                                                                                                                                                          | (CMIUCELR0).................................................................195   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|
| CMIU Correctable Error Location Register 1 (CMIUCELR1).................................................................196                                                                                                                                                                          |                                                                                   |
| CMIU Correctable Error Status Alias (CMIUCESA)...............................................................................196                                                                                                                                                                    |                                                                                   |
| CMIU Uncorrectable Error Control (CMIUUEC).....................................................................................198                                                                                                                                                                  |                                                                                   |
| CMIU Uncorrectable Error Status (CMIUUES)......................................................................................                                                                                                                                                                     | 199                                                                               |
| CMIU Uncorrectable Error Location Register 0 (CMIUUELR0).............................................................                                                                                                                                                                               | 200                                                                               |
| CMIU Uncorrectable Error Location Register 1 (CMIUUELR1).............................................................                                                                                                                                                                               | 201                                                                               |
| CMIU Uncorrectable Error Status Alias (CMIUUESA)...........................................................................202                                                                                                                                                                      |                                                                                   |
| CMIU Identification Register (CMIUID)..................................................................................................203                                                                                                                                                          |                                                                                   |
| 7.10.5 Coherent subsystem (CSR) register descriptions.................................................................204                                                                                                                                                                           |                                                                                   |
| CSR memory map.................................................................................................................................                                                                                                                                                     | 204                                                                               |
| Coherent Subsystem ACE DVM Snoop Enable (CSADSE0)................................................................                                                                                                                                                                                   | 205                                                                               |
| Coherent Subsystem ACE DVM Snoop Activity (CSADSA)..................................................................206                                                                                                                                                                             |                                                                                   |
| Coherent Subsystem Correctable Error Interrupt Status (CSCEIS0 - CSCEIS3)..................................207                                                                                                                                                                                      |                                                                                   |
| Coherent Subsystem Correctable Error Interrupt Status (CSCEIS4 - CSCEIS6)..................................208                                                                                                                                                                                      |                                                                                   |
| Coherent Subsystem Uncorrectable Error Interrupt Status (CSUEIS0 - CSUEIS3)..............................209                                                                                                                                                                                        |                                                                                   |
| Coherent Subsystem Uncorrectable Error Interrupt Status (CSUEIS4 - CSUEIS6)..............................210                                                                                                                                                                                        |                                                                                   |
| Coherent Subsystem Snoop Filter Identification (CSSFIDR0)...............................................................211                                                                                                                                                                         |                                                                                   |
| Coherent Subsystem Snoop Filter Identification (CSSFIDR1 - CSSFIDR31)........................................212                                                                                                                                                                                    |                                                                                   |
| Coherent Subsystem Unit Identification (CSUID)..................................................................................                                                                                                                                                                    | 213                                                                               |
| Coherent Subsystem Identification (CSID)............................................................................................                                                                                                                                                                | 215                                                                               |
| 7.10.6 CCTI fault controller register descriptions.............................................................................215                                                                                                                                                                  |                                                                                   |
| CCTI_fault_ctrl memory map.................................................................................................................                                                                                                                                                         | 216                                                                               |
| Core ID (COREID).................................................................................................................................                                                                                                                                                   | 216                                                                               |
| Revision ID (REVISIONID)....................................................................................................................                                                                                                                                                        | 217                                                                               |
| Mission Fault 0 (MISSION_FAULT0).....................................................................................................218                                                                                                                                                            |                                                                                   |
| Mission Fault 1 (MISSION_FAULT1).....................................................................................................219                                                                                                                                                            |                                                                                   |
| Mission Fault 2 (MISSION_FAULT2).....................................................................................................220                                                                                                                                                            |                                                                                   |
| Mission Fault 3 (MISSION_FAULT3).....................................................................................................220                                                                                                                                                            |                                                                                   |
| Latent Fault 0 (LATENT_FAULT0).........................................................................................................221                                                                                                                                                          |                                                                                   |
| Latent Fault 1 (LATENT_FAULT1).........................................................................................................222                                                                                                                                                          |                                                                                   |
| Latent Fault 2 (LATENT_FAULT2).........................................................................................................223                                                                                                                                                          |                                                                                   |
| Latent Fault 3 (LATENT_FAULT3).........................................................................................................224                                                                                                                                                          |                                                                                   |
| Faults (FAULTS)....................................................................................................................................224                                                                                                                                              |                                                                                   |
| Interrupt Enable (INTEN).......................................................................................................................                                                                                                                                                     | 225                                                                               |
| Interrupt Clear (INTCLR)........................................................................................................................226                                                                                                                                                 |                                                                                   |
| BIST Control (BISTCTL)........................................................................................................................                                                                                                                                                      | 227                                                                               |
| BIST Done (BIST_DONE)......................................................................................................................228                                                                                                                                                      |                                                                                   |
| BIST Timeout 1 (BIST_TO1)..................................................................................................................229                                                                                                                                                      |                                                                                   |
| BIST Timeout 2 (BIST_TO2)..................................................................................................................230                                                                                                                                                      | 231                                                                               |
| 7.10.7 Functional safety controller (FSC) register descriptions....................................................... FSC memory map..................................................................................................................................231                          |                                                                                   |
| FSC BIST Control (SCBISTC)...............................................................................................................                                                                                                                                                           | 231                                                                               |
| FSC BIST Activity (SCBISTA)................................................................................................................232                                                                                                                                                      |                                                                                   |
| FSC Correctable Errors Threshold (SCCETH)......................................................................................                                                                                                                                                                     | 234                                                                               |
| FSC Latent Fault (SCLF0).....................................................................................................................                                                                                                                                                       | 234                                                                               |
| FSC Mission Fault (SCMF0)..................................................................................................................235                                                                                                                                                      |                                                                                   |
| FSC Correctable Error Threshold Fault                                                                                                                                                                                                                                                               |                                                                                   |
| (SCCETHF0)...........................................................................236                                                                                                                                                                                                            |                                                                                   |
| Chapter 8 Miscellaneous System Control Module (MSCM)...............................238                                                                                                                                                                                                              |                                                                                   |
| 8.1 Introduction............................................................................................................................238 8.1.1 Features..................................................................................................................................238 |                                                                                   |
| 8.2 Core configuration registers and partitioning.........................................................................238 routing...............................................................................239                                                                             |                                                                                   |
| 8.3 Shared peripheral interrupt (SPI)                                                                                                                                                                                                                                                               |                                                                                   |

| 8.4 MSCM register descriptions..................................................................................................                                                                                                                                                               | 239     |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|
| 8.4.1 MSCM memory map...............................................................................................................                                                                                                                                                           | 239     |
| 8.4.2 Processor X Type (CPXTYPE)...............................................................................................                                                                                                                                                                | 244     |
| 8.4.3 Processor X Number (CPXNUM)............................................................................................245                                                                                                                                                               |         |
| 8.4.4 Processor X Revision (CPXREV)............................................................................................246                                                                                                                                                             |         |
| 8.4.5 Processor X Configuration 0 (CPXCFG0)...............................................................................247                                                                                                                                                                  |         |
| 8.4.6 Processor X Configuration 1 (CPXCFG1)...............................................................................249                                                                                                                                                                  |         |
| 8.4.7 Processor X Configuration 2 (CPXCFG2)...............................................................................251                                                                                                                                                                  |         |
| 8.4.8 Processor X Configuration 3 (CPXCFG3)...............................................................................253                                                                                                                                                                  |         |
| 8.4.9 Processor Type (CP0TYPE - CP6TYPE)................................................................................254                                                                                                                                                                    |         |
| 8.4.10 Processor Number (CP0NUM - CP6NUM)...........................................................................                                                                                                                                                                           | 256     |
| 8.4.11 Processor Count (CP0REV - CP6REV)................................................................................258                                                                                                                                                                    |         |
| 8.4.12 Processor Configuration 0 (CP0CFG0 - CP6CFG0).............................................................259                                                                                                                                                                           |         |
| 8.4.13 Processor Configuration 1 (CP0CFG1 - CP6CFG1).............................................................261                                                                                                                                                                           |         |
| 8.4.14 Processor Configuration 2 (CP0CFG2 - CP6CFG2).............................................................263                                                                                                                                                                           |         |
| 8.4.15 Processor Configuration 3 (CP0CFG3 - CP6CFG3).............................................................265                                                                                                                                                                           |         |
| 8.4.16 Interrupt Router CPa Interruptb Status (IRCP0ISR0 - IRCP6ISR2)......................................267                                                                                                                                                                                 |         |
| 8.4.17 Interrupt Router CPa Interruptb Generation (IRCP0IGR0 - IRCP6IGR2).............................                                                                                                                                                                                         | 270     |
| 8.4.18 Interrupt Router CPa Interruptb Status (IRCP0ISR3 - IRCP6ISR4)......................................270                                                                                                                                                                                 |         |
| 8.4.19 Interrupt Router CPn Interruptx Generation (IRCP0IGR3 - IRCP6IGR3).............................                                                                                                                                                                                         | 273     |
| 8.4.20 Interrupt Router CPn Interruptx Generation (IRCP0IGR4 - IRCP6IGR4).............................                                                                                                                                                                                         | 275     |
| 8.4.21 Interrupt Router Configuration (IRCPCFG)...........................................................................277                                                                                                                                                                  |         |
| 8.4.22 Interrupt Router Nonmaskable Interrupt Control (IRNMIC)...................................................279                                                                                                                                                                           |         |
| 8.4.23 Interrupt Router Shared Peripheral Routing Control (IRSPRC0 - IRSPRC239)...................                                                                                                                                                                                             | 280     |
| 8.5 Functional description............................................................................................................281                                                                                                                                                      |         |
| 8.5.1 Register and field structure for CP n ........................................................................................282 Core-to-core MSIs..................................................................................................................................282 |         |
| PCIe-to-core MSIs.................................................................................................................................                                                                                                                                             | 283     |
| 8.5.2 Interrupt steering and semaphores.........................................................................................                                                                                                                                                               | 283     |
| Interrupt handling overview....................................................................................................................283                                                                                                                                             |         |
| MSCM interrupt router functional description.........................................................................................283                                                                                                                                                       |         |
| Chapter 9 Miscellaneous Control Module (MCM)..............................................284 9.1 Introduction............................................................................................................................284                                                  |         |
| 9.1.1 Features..................................................................................................................................284                                                                                                                                            |         |
| 9.2 Memory map/register descriptions........................................................................................                                                                                                                                                                   | 284     |
| 9.2.1 MCM register descriptions......................................................................................................                                                                                                                                                          | 284 284 |
| MCM memory map................................................................................................................................                                                                                                                                                 |         |
| SoC-defined Platform Revision (PLREV)...............................................................................................285                                                                                                                                                        |         |
| Processor Core Type (PCT)..................................................................................................................                                                                                                                                                    | 285     |
| Core Platform Control (CPCR)...............................................................................................................286                                                                                                                                                 |         |
| Interrupt Status and Control (ISCR).......................................................................................................287 Local Memory Descriptor 0 (LMEM_DESC_0).......................................................................................290                |         |
| Local Memory Descriptor a (LMEM_DESC_1 - LMEM_DESC_2).........................................................                                                                                                                                                                                 | 293     |
| (LMEM_DESC_3).......................................................................................296                                                                                                                                                                                        |         |
| Local Memory Descriptor 3                                                                                                                                                                                                                                                                      |         |
| Local Memory Descriptor 4 (LMEM_DESC_4).......................................................................................298 9.3 Functional description............................................................................................................300                    |         |
| 9.3.1 Interrupts.................................................................................................................................301                                                                                                                                           |         |
| 9.4 Glossary................................................................................................................................                                                                                                                                                   | 301     |
| Chapter 10 A53 Cluster General Purpose Registers (A53_GPR)......................302                                                                                                                                                                                                            |         |
| 10.1 Introduction..........................................................................................................................302 reference.............................................................................................................302                       |         |
| 10.2 Technical                                                                                                                                                                                                                                                                                 |         |

| 10.3 A53_CLUSTER_GPR register descriptions.........................................................................302                               |                                                                           |
|------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------|
| 10.3.1 A53_CLUSTER_GPR memory map......................................................................................302                           |                                                                           |
| 10.3.2 GPR00 (GPR00)...................................................................................................................              | 303                                                                       |
| 10.3.3 GPR01 (GPR01)...................................................................................................................              | 306                                                                       |
| 10.3.4 GPR06 (GPR06)...................................................................................................................              | 308                                                                       |
| 10.3.5 GPR07 (GPR07)...................................................................................................................              | 309                                                                       |
| 10.3.6 GPR08 (GPR08)...................................................................................................................              | 310                                                                       |
| 10.3.7 GPR09 (GPR09)...................................................................................................................              | 313                                                                       |
| 10.3.8 Cluster0 Core0 CPUMERRSR High (GPR10)......................................................................                                   | 314                                                                       |
| 10.3.9 Cluster0 Core0 CPUMERRSR Low (GPR11).......................................................................315                                |                                                                           |
| 10.3.10 Cluster0 Core1 CPUMERRSR High (GPR12)....................................................................                                    | 315                                                                       |
| 10.3.11 Cluster0 Core1 CPUMERRSR Low (GPR13).....................................................................316                                 |                                                                           |
| 10.3.12 Cluster1 Core0 CPUMERRSR High (GPR14)....................................................................                                    | 317                                                                       |
| 10.3.13 Cluster1 Core0 CPUMERRSR Low (GPR15).....................................................................318                                 |                                                                           |
| 10.3.14 Cluster1 Core1 CPUMERRSR High (GPR16)....................................................................                                    | 318                                                                       |
| 10.3.15 Cluster1 Core1 CPUMERRSR Low (GPR17).....................................................................319                                 |                                                                           |
| 10.3.16 Cluster0 L2MERRSR High (GPR18)...................................................................................320                         |                                                                           |
| 10.3.17 Cluster0 L2MERRSR Low (GPR19)...................................................................................                             | 321                                                                       |
| 10.3.18 Cluster1 L2MERRSR High (GPR20)...................................................................................321                         |                                                                           |
| 10.3.19 GPR21 (GPR21).................................................................................................................               | 322                                                                       |
| Chapter 11 CORTEXM7 Cluster General Purpose Registers (CM7_GPR).......324                                                                            | Chapter 11 CORTEXM7 Cluster General Purpose Registers (CM7_GPR).......324 |
| 11.1 Introduction..........................................................................................................................324       |                                                                           |
| 11.2 CM7_CLUSTER_GPR register descriptions........................................................................324                                |                                                                           |
| 11.2.1 CM7_CLUSTER_GPR memory map....................................................................................                                | 324                                                                       |
| 11.2.2 Cortex-M7 GPR0 (CORTEXM7_GPR0)................................................................................324                             |                                                                           |
| Chapter 12 Enhanced Direct Memory Access (eDMA)......................................326                                                             |                                                                           |
| 12.1 Chip-specific eDMA information..........................................................................................326                     |                                                                           |
| 12.1.1 eDMA instances and DMAMUX integration..........................................................................                               | 326                                                                       |
| 12.1.2 ECC support..........................................................................................................................326      |                                                                           |
| 12.1.3 Bus error reporting................................................................................................................           | 326                                                                       |
| 12.1.4 Transfer size recommendation for peripheral region............................................................                                | 326                                                                       |
| 12.1.5 Local drain address...............................................................................................................327         |                                                                           |
| 12.2 Overview..............................................................................................................................327       |                                                                           |
| 12.2.1 Block diagram.......................................................................................................................          | 327                                                                       |
| 12.2.2 Block parts............................................................................................................................       | 327                                                                       |
| 12.2.3 Features................................................................................................................................329   |                                                                           |
| 12.3 Functional description..........................................................................................................329             |                                                                           |
| 12.3.1 Modes of operation...............................................................................................................             | 329                                                                       |
| 12.3.2 eDMA basic data flow...........................................................................................................               | 330                                                                       |
| 12.3.3 Fault reporting and handling.................................................................................................                 | 332                                                                       |
| 12.3.4 Channel preemption..............................................................................................................333           |                                                                           |
| 12.3.5 Clocking................................................................................................................................      | 334                                                                       |
| 12.3.6 Interrupts...............................................................................................................................334  |                                                                           |
| 12.4 Memory map/register definition...........................................................................................334                    |                                                                           |
| 12.4.1 DMA MP register descriptions...............................................................................................335                |                                                                           |
| MP memory map....................................................................................................................................335 |                                                                           |
| Management Page Control (CSR).........................................................................................................336            |                                                                           |
| Management Page Error Status (ES)....................................................................................................                | 338                                                                       |
| Management Page Interrupt Request Status (INT)...............................................................................                        | 341                                                                       |
| Management Page Hardware Request Status (HRS)...........................................................................                             | 342                                                                       |
| CH31_GRPRI)....................................................................343                                                                   |                                                                           |
| Channel Arbitration Group (CH0_GRPRI -                                                                                                               |                                                                           |

| 12.4.2 DMA TCD register                                                                                                                                                                                                                                                             | descriptions.............................................................................................343   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------|
| TCD memory map..................................................................................................................................344                                                                                                                                 |                                                                                                                |
| Channel Control and Status (CH0_CSR - CH31_CSR).........................................................................345                                                                                                                                                         |                                                                                                                |
| Channel Error Status (CH0_ES - CH31_ES).........................................................................................                                                                                                                                                    | 346                                                                                                            |
| Channel Interrupt Status (CH0_INT - CH31_INT)..................................................................................349                                                                                                                                                  |                                                                                                                |
| Channel System Bus (CH0_SBR - CH31_SBR)....................................................................................349                                                                                                                                                      |                                                                                                                |
| Channel Priority (CH0_PRI - CH31_PRI)...............................................................................................351                                                                                                                                             |                                                                                                                |
| TCD Source Address (TCD0_SADDR - TCD31_SADDR).....................................................................352                                                                                                                                                               |                                                                                                                |
| TCD Signed Source Address Offset (TCD0_SOFF - TCD31_SOFF)....................................................353                                                                                                                                                                    |                                                                                                                |
| TCD Transfer Attributes (TCD0_ATTR - TCD31_ATTR).......................................................................                                                                                                                                                             | 354                                                                                                            |
| TCD Transfer Size Without Minor Loop Offsets (TCD0_NBYTES_MLOFFNO - TCD31_NBYTES_MLOFFNO).........................................................................................................                                                                                  | 355                                                                                                            |
| TCD Transfer Size with Minor Loop Offsets (TCD0_NBYTES_MLOFFYES - TCD31_NBYTES_MLOFFYES).......................................................................................................                                                                                     | 357                                                                                                            |
| TCD Last Source Address Adjustment / Store DADDR Address (TCD0_SLAST_SDA - TCD31_SLAST_SDA)......................................................................................................................                                                                   | 358                                                                                                            |
| TCD Destination Address (TCD0_DADDR - TCD31_DADDR)..............................................................360                                                                                                                                                                 |                                                                                                                |
| TCD Signed Destination Address Offset (TCD0_DOFF - TCD31_DOFF).............................................360                                                                                                                                                                      |                                                                                                                |
| TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) (TCD0_CITER_ELINKNO TCD31_CITER_ELINKNO)...............................................................................................................361                                                       | -                                                                                                              |
| TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) (TCD0_CITER_ELINKYES - TCD31_CITER_ELINKYES)...........................................................................................................362                                                        |                                                                                                                |
| TCD Last Destination Address Adjustment / Scatter Gather Address (TCD0_DLAST_SGA - TCD31_DLAST_SGA)......................................................................................................................364                                                        |                                                                                                                |
| TCD Control and Status (TCD0_CSR - TCD31_CSR)...........................................................................365                                                                                                                                                         |                                                                                                                |
| TCDBeginning Major Loop Count (Minor Loop Channel Linking Disabled) (TCD0_BITER_ELINKNO - TCD31_BITER_ELINKNO).............................................................................................................367                                                      |                                                                                                                |
| TCDBeginning Major Loop Count (Minor Loop Channel - TCD31_BITER_ELINKYES)...........................................................................................................368                                                                                             | Linking Enabled)(TCD0_BITER_ELINKYES                                                                           |
| 12.5 External signals...................................................................................................................369 12.6                                                                                                                                    |                                                                                                                |
| Initialization..........................................................................................................................370                                                                                                                                         |                                                                                                                |
| 12.6.1 eDMA initialization.................................................................................................................370                                                                                                                                      |                                                                                                                |
| 12.6.2 eDMA arbitration...................................................................................................................                                                                                                                                          | 372                                                                                                            |
| 12.6.3 Programming errors..............................................................................................................                                                                                                                                             | 373                                                                                                            |
| 12.6.4 Arbitration mode considerations............................................................................................373                                                                                                                                               |                                                                                                                |
| Fixed group arbitration, fixed channel arbitration...................................................................................373                                                                                                                                            |                                                                                                                |
| Fixed group arbitration, round-robin channel arbitration........................................................................373 12.6.5 Performing DMA transfers.....................................................................................................374         |                                                                                                                |
| Single request........................................................................................................................................374                                                                                                                           |                                                                                                                |
| Multiple requests....................................................................................................................................375                                                                                                                            |                                                                                                                |
| Using the modulo feature.......................................................................................................................376                                                                                                                                  |                                                                                                                |
| 12.6.6 Monitoring transfer descriptor status.....................................................................................376 Testing for minor loop completion..........................................................................................................376 |                                                                                                                |
| Reading the transfer descriptors of active channels..............................................................................377                                                                                                                                                |                                                                                                                |
| Checking channel preemption status.....................................................................................................377                                                                                                                                          |                                                                                                                |
| 12.6.7 Channel linking......................................................................................................................378                                                                                                                                     |                                                                                                                |
| 12.6.8 Dynamic programming..........................................................................................................378                                                                                                                                             |                                                                                                                |
| Dynamically changing the channel priority.............................................................................................379                                                                                                                                           |                                                                                                                |
| Dynamic channel linking........................................................................................................................                                                                                                                                     | 379                                                                                                            |
| Dynamic scatter/gather..........................................................................................................................379                                                                                                                                 |                                                                                                                |
| 12.6.9 Lockstep................................................................................................................................380                                                                                                                                  | 381                                                                                                            |
| 12.6.10 Suspend/resume a DMA channel with active hardware service requests.......................... Suspend an active DMA                                                                                                                                                          |                                                                                                                |
| channel...........................................................................................................381 Resume a DMA channel........................................................................................................................382               |                                                                                                                |

| Chapter 13 DMA CRC Module (DMA_CRC)......................................................383                                                                                                                                                                          |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------|
| 13.1 Introduction..........................................................................................................................383                                                                                                                        |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
| 13.1.1 Block diagram.......................................................................................................................                                                                                                                           | 383                                                                                                                              | 383                                                                                                                              | 383                                                                                                                              |
| 13.1.2 Features................................................................................................................................384                                                                                                                    |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
| 13.1.3 Mode of operation.................................................................................................................                                                                                                                             | 385                                                                                                                              | 385                                                                                                                              | 385                                                                                                                              |
| 13.2 DMA_CRC register descriptions..........................................................................................385                                                                                                                                       |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
| 13.2.1 DMA_CRC memory map.......................................................................................................385                                                                                                                                   |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
| 13.2.2 Global Enable CRC Register (GEC).....................................................................................                                                                                                                                          | 386                                                                                                                              | 386                                                                                                                              | 386                                                                                                                              |
| 13.2.3 CRC Control Register (CTL0 - CTL7)...................................................................................                                                                                                                                          | 387                                                                                                                              | 387                                                                                                                              | 387                                                                                                                              |
| 13.2.4 Initial CRC Value Register (ICRC0 - ICRC7)........................................................................                                                                                                                                             | 389                                                                                                                              | 389                                                                                                                              | 389                                                                                                                              |
| 13.2.5 Final CRC Value Register (FCRC0 - FCRC7)......................................................................                                                                                                                                                 | 390                                                                                                                              | 390                                                                                                                              | 390                                                                                                                              |
| 13.3 Functional description..........................................................................................................391                                                                                                                              |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
| Chapter 14 Direct Memory Access Multiplexer (DMAMUX)..............................                                                                                                                                                                                    | 393                                                                                                                              | 393                                                                                                                              | 393                                                                                                                              |
| 14.1 Chip-specific DMAMUX information....................................................................................393 14.1.1 DMAMUX-to-eDMA channel mapping..................................................................................                  | 393                                                                                                                              | 393                                                                                                                              | 393                                                                                                                              |
| 14.2 Introduction..........................................................................................................................393                                                                                                                        |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
| 14.2.1 Overview...............................................................................................................................                                                                                                                        | 393                                                                                                                              | 393                                                                                                                              | 393                                                                                                                              |
| 14.2.2 Features................................................................................................................................394                                                                                                                    |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
| 14.2.3 Modes of operation...............................................................................................................                                                                                                                              | 394                                                                                                                              | 394                                                                                                                              | 394                                                                                                                              |
| 14.3 Memory map/register definition...........................................................................................395                                                                                                                                     |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
| 14.3.1 DMAMUX register descriptions.............................................................................................395                                                                                                                                   |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
| DMAMUX memory map.........................................................................................................................395                                                                                                                         |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
| Channel Configuration register (CHCFG0 - CHCFG15)........................................................................395 14.4 Functional description..........................................................................................................396 |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
| 14.4.1 DMA channels with periodic triggering capability..................................................................397 14.4.2 DMA channels with no triggering capability..........................................................................              | 398                                                                                                                              | 398                                                                                                                              | 398                                                                                                                              |
| 14.4.3 Always-enabled DMA sources..............................................................................................                                                                                                                                       | 398                                                                                                                              | 398                                                                                                                              | 398                                                                                                                              |
| 14.5 Initialization/application information.....................................................................................399                                                                                                                                   |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
| 14.5.1 Reset.....................................................................................................................................399                                                                                                                  |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
| 14.5.2 Enabling and configuring sources.........................................................................................399                                                                                                                                   |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
| Chapter 15 Extended Resource Domain Controller                                                                                                                                                                                                                        |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
| submodules............................................................................................................403                                                                                                                                             |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
| configuration..............................................................................................................403                                                                                                                                        |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
|                                                                                                                                                                                                                                                                       | 405                                                                                                                              | 405                                                                                                                              | 405                                                                                                                              |
| configuration................................................................................................................                                                                                                                                         | 406                                                                                                                              | 406                                                                                                                              | 406                                                                                                                              |
| configuration.................................................................................................................                                                                                                                                        | 407                                                                                                                              | 407                                                                                                                              | 407                                                                                                                              |
| interleaving...............................................................................                                                                                                                                                                           | 408                                                                                                                              | 408                                                                                                                              | 408                                                                                                                              |
| size...............................................................................................................408 XRDC........................................................................408                                                                |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
| 15.3 Chip-specific XRDC_1 information......................................................................................409                                                                                                                                        |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
|                                                                                                                                                                                                                                                                       | 409                                                                                                                              | 409                                                                                                                              | 409                                                                                                                              |
| 15.4.1                                                                                                                                                                                                                                                                | 412                                                                                                                              | 412                                                                                                                              | 412                                                                                                                              |
| descriptions.................................................................................................................                                                                                                                                         | 412                                                                                                                              | 412                                                                                                                              | 412                                                                                                                              |
| chapter.................................................................................................                                                                                                                                                              | 413                                                                                                                              | 413                                                                                                                              | 413                                                                                                                              |
|                                                                                                                                                                                                                                                                       | description...................................................................................................413                | description...................................................................................................413                | description...................................................................................................413                |
|                                                                                                                                                                                                                                                                       | signal                                                                                                                           | signal                                                                                                                           | signal                                                                                                                           |
| 15.6 External                                                                                                                                                                                                                                                         |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
|                                                                                                                                                                                                                                                                       | of                                                                                                                               | of                                                                                                                               | of                                                                                                                               |
| 15.5 Modes                                                                                                                                                                                                                                                            |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
| operation..............................................................................................................413                                                                                                                                            |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
|                                                                                                                                                                                                                                                                       | in this                                                                                                                          | in this                                                                                                                          | in this                                                                                                                          |
|                                                                                                                                                                                                                                                                       | used                                                                                                                             | used                                                                                                                             | used                                                                                                                             |
| 15.4.4 Indexes                                                                                                                                                                                                                                                        |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
|                                                                                                                                                                                                                                                                       | Master                                                                                                                           | Master                                                                                                                           | Master                                                                                                                           |
|                                                                                                                                                                                                                                                                       | MDAC Platform                                                                                                                    | MDAC Platform                                                                                                                    | MDAC Platform                                                                                                                    |
|                                                                                                                                                                                                                                                                       | XRDC_0 MRCs and SRAM MRC minimum 15.2.8 Ncore coherent traffic behavior within                                                   | XRDC_0 MRCs and SRAM MRC minimum 15.2.8 Ncore coherent traffic behavior within                                                   | XRDC_0 MRCs and SRAM MRC minimum 15.2.8 Ncore coherent traffic behavior within                                                   |
| 15.4.3 Block                                                                                                                                                                                                                                                          | information......................................................................................403                             | information......................................................................................403                             | information......................................................................................403                             |
|                                                                                                                                                                                                                                                                       | 15.2.2 15.2.3                                                                                                                    | 15.2.2 15.2.3                                                                                                                    | 15.2.2 15.2.3                                                                                                                    |
| 15.4.2 Block diagram.......................................................................................................................                                                                                                                           | 15.2.1 XRDC_0                                                                                                                    | 15.2.1 XRDC_0                                                                                                                    | 15.2.1 XRDC_0                                                                                                                    |
|                                                                                                                                                                                                                                                                       | instances....................................................................................................................403 | instances....................................................................................................................403 | instances....................................................................................................................403 |
| 15.3.1 XRDC_1 15.4 Features................................................................................................................................411                                                                                                        | 15.2.5 PAC 15.2.6                                                                                                                |                                                                                                                                  |                                                                                                                                  |
| 15.2.4 MRC                                                                                                                                                                                                                                                            | 15.1.1 XRDC                                                                                                                      | 15.1.1 XRDC                                                                                                                      | 15.1.1 XRDC                                                                                                                      |
| Introduction............................................................................................................ Overview..............................................................................................................................411    |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
| IDs..............................................................................................................                                                                                                                                                     | XRDC                                                                                                                             | XRDC                                                                                                                             | XRDC                                                                                                                             |
| 15.2.7                                                                                                                                                                                                                                                                | (XRDC).............................403                                                                                           | (XRDC).............................403                                                                                           | (XRDC).............................403                                                                                           |
| 15.2 Chip-specific XRDC_0                                                                                                                                                                                                                                             |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
| 15.1 Chip-specific                                                                                                                                                                                                                                                    |                                                                                                                                  |                                                                                                                                  |                                                                                                                                  |
|                                                                                                                                                                                                                                                                       | information..........................................................................................403                         | information..........................................................................................403                         | information..........................................................................................403                         |

| 15.7 Memory map and register definitions .................................................................................                                                                                                                                                                                 | 413   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| 15.7.1 Register organization ...........................................................................................................                                                                                                                                                                   | 413   |
| 15.7.2 Register access guidelines ..................................................................................................                                                                                                                                                                       | 413   |
| 15.7.3 XRDC_0 register descriptions...............................................................................................414                                                                                                                                                                      |       |
| XRDC_0 memory map...........................................................................................................................414                                                                                                                                                            |       |
| Control (CR)...........................................................................................................................................453                                                                                                                                                 |       |
| Hardware Configuration 0 (HWCFG0)...................................................................................................455                                                                                                                                                                    |       |
| Hardware Configuration 1 (HWCFG1)...................................................................................................456                                                                                                                                                                    |       |
| Hardware Configuration 2 (HWCFG2)...................................................................................................457                                                                                                                                                                    |       |
| Master Domain Assignment Configuration (MDACFG0 - MDACFG21).................................................458                                                                                                                                                                                            |       |
| Memory Region Configuration (MRCFG0 - MRCFG13)........................................................................                                                                                                                                                                                     | 460   |
| Domain Error Location (DERRLOC0 - DERRLOC7).............................................................................                                                                                                                                                                                   | 461   |
| Domain Error Word 0 (DERR_W0_0 - DERR_W0_19)..........................................................................462                                                                                                                                                                                  |       |
| Domain Error Word 1 (DERR_W1_0 - DERR_W1_19)..........................................................................464                                                                                                                                                                                  |       |
| Domain Error Word 2 (DERR_W2_0 - DERR_W2_19)..........................................................................467                                                                                                                                                                                  |       |
| Domain Error Word 3 (DERR_W3_0 - DERR_W3_19)..........................................................................468                                                                                                                                                                                  |       |
| Process Identifier (PID0 - PID18)...........................................................................................................470                                                                                                                                                            |       |
| Master Domain Assignment (MDA_W0_0_DFMT0 - MDA_W7_18_DFMT0).........................................473                                                                                                                                                                                                    |       |
| Master Domain Assignment (MDA_W0_2_DFMT1 - MDA_W0_21_DFMT1).........................................477                                                                                                                                                                                                    |       |
| Peripheral Domain Access Control Word 0 (PDAC_W0_0 - PDAC_W0_408).......................................480                                                                                                                                                                                                |       |
| Peripheral Domain Access Control Word 1 (PDAC_W1_0 - PDAC_W1_408).......................................485                                                                                                                                                                                                |       |
| Memory Region Descriptor Word 0 (MRGD_W0_0 - MRGD_W0_223).................................................489                                                                                                                                                                                              |       |
| Memory Region Descriptor Word 1 (MRGD_W1_0 - MRGD_W1_223).................................................490                                                                                                                                                                                              |       |
| Memory Region Descriptor Word 2 (MRGD_W2_0 - MRGD_W2_223).................................................491                                                                                                                                                                                              |       |
| Memory Region Descriptor Word 3 (MRGD_W3_0 - MRGD_W3_223).................................................493                                                                                                                                                                                              |       |
| 15.7.4 XRDC_1 register descriptions...............................................................................................494                                                                                                                                                                      |       |
| XRDC_1 memory map...........................................................................................................................494 Control (CR)...........................................................................................................................................502 |       |
| Hardware Configuration 0 (HWCFG0)...................................................................................................504                                                                                                                                                                    |       |
| Hardware Configuration 1 (HWCFG1)...................................................................................................505                                                                                                                                                                    |       |
| Hardware Configuration 2 (HWCFG2)...................................................................................................506                                                                                                                                                                    |       |
| Master Domain Assignment Configuration (MDACFG0 - MDACFG7)...................................................507                                                                                                                                                                                           |       |
| Memory Region Configuration (MRCFG0 - MRCFG5)..........................................................................                                                                                                                                                                                    | 508   |
| Domain Error Location (DERRLOC0 - DERRLOC7).............................................................................                                                                                                                                                                                   | 509   |
| Domain Error Word 0 (DERR_W0_0 - DERR_W0_16)..........................................................................510                                                                                                                                                                                  |       |
| Domain Error Word 1 (DERR_W1_0 - DERR_W1_16)..........................................................................511                                                                                                                                                                                  |       |
| Domain Error Word 2 (DERR_W2_0 - DERR_W2_16)..........................................................................514                                                                                                                                                                                  |       |
| Domain Error Word 3 (DERR_W3_0 - DERR_W3_16)..........................................................................515                                                                                                                                                                                  |       |
| Master Domain Assignment (MDA_W0_0_DFMT1 - MDA_W0_7_DFMT1)...........................................516                                                                                                                                                                                                   |       |
| Peripheral Domain Access Control Word 0 (PDAC_W0_0 - PDAC_W0_15).........................................518                                                                                                                                                                                               |       |
| Peripheral Domain Access Control Word 1 (PDAC_W1_0 - PDAC_W1_15).........................................519                                                                                                                                                                                               |       |
| Memory Region Descriptor Word 0 (MRGD_W0_0 - MRGD_W0_83)...................................................521 Memory Region Descriptor Word 1 (MRGD_W1_0 - MRGD_W1_83)...................................................522                                                                              |       |
| Memory Region Descriptor Word 2 (MRGD_W2_0 - MRGD_W2_83)...................................................523                                                                                                                                                                                             |       |
| Memory Region Descriptor Word 3 (MRGD_W3_0 - MRGD_W3_83)...................................................524                                                                                                                                                                                             |       |
| 15.8 Functional description..........................................................................................................525                                                                                                                                                                   |       |
| 15.8.1 Introduction to domains.........................................................................................................525                                                                                                                                                                 |       |
| 15.8.2 Submodules..........................................................................................................................                                                                                                                                                                | 526   |
| Master domain assignment controller (MDAC)......................................................................................526                                                                                                                                                                        |       |
| Memory region controller (MRC)............................................................................................................526                                                                                                                                                              |       |
| Peripheral access controller (PAC)........................................................................................................527                                                                                                                                                              |       |
| 15.8.3 Transaction protection...........................................................................................................527                                                                                                                                                                |       |
| 15.8.4 XRDC transaction flow..........................................................................................................527                                                                                                                                                                  | 527   |
| 15.8.5 Domain assignment.............................................................................................................. Overview................................................................................................................................................528         |       |

| PID-based domain assignment..............................................................................................................528                                                                                                                                        |         |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|
| Transaction request sources..................................................................................................................528                                                                                                                                    |         |
| DFMT0 core domain assignment registers............................................................................................529                                                                                                                                               |         |
| DFMT1 noncore domain assignment registers......................................................................................529                                                                                                                                                  |         |
| MDA register structure...........................................................................................................................529                                                                                                                                |         |
| 15.8.6 ACP evaluation.....................................................................................................................                                                                                                                                          | 529     |
| Overview................................................................................................................................................529                                                                                                                         |         |
| Transaction targets................................................................................................................................                                                                                                                                 | 530     |
| Peripheral ACP evaluation registers......................................................................................................530                                                                                                                                        |         |
| PDAC register structure.........................................................................................................................531                                                                                                                                 |         |
| Memory ACP evaluation registers.........................................................................................................                                                                                                                                            | 531     |
| MRGD register structure........................................................................................................................531                                                                                                                                  |         |
| Access control model.............................................................................................................................531                                                                                                                                |         |
| Domain ACP specification.....................................................................................................................                                                                                                                                       | 532     |
| Memory region ACP evaluation.............................................................................................................                                                                                                                                           | 533     |
| Hardware semaphores and dynamic access rights...............................................................................                                                                                                                                                        | 533     |
| 15.8.7 XRDC transaction examples.................................................................................................533                                                                                                                                                |         |
| DFMT0 direct domain assignment example..........................................................................................                                                                                                                                                    | 534     |
| DFMT0 PID-based domain assignment example..................................................................................                                                                                                                                                         | 534     |
| DFMT0 LPID-based domain assignment example................................................................................                                                                                                                                                          | 536     |
| DFMT1 direct domain assignment example-single MDA.......................................................................537                                                                                                                                                         |         |
| Peripheral ACP evaluation example......................................................................................................                                                                                                                                             | 538     |
| Memory ACP evaluation example..........................................................................................................539 Clocking................................................................................................................................ |         |
| 15.8.8                                                                                                                                                                                                                                                                              | 540     |
| 15.8.9 Interrupts...............................................................................................................................540                                                                                                                                 |         |
| 15.9 Initialization information.......................................................................................................540                                                                                                                                           | 540     |
| 15.9.1 Initialization procedure.......................................................................................................... 15.9.2 Minimize access errors.........................................................................................................    | 541     |
| 15.10 Application information......................................................................................................541                                                                                                                                              |         |
| 15.10.1 Master domain assignments...............................................................................................                                                                                                                                                    | 541     |
| 15.10.2 Cache coherency interconnect (CCI)..................................................................................542                                                                                                                                                     |         |
| RID and WID remapping........................................................................................................................543                                                                                                                                    |         |
| Example MDA configuration for three domains.....................................................................................                                                                                                                                                    | 543     |
| 15.10.3 Memory region descriptor management.............................................................................                                                                                                                                                            | 544     |
| 15.10.4 Domain error capture management....................................................................................                                                                                                                                                         | 544     |
| Domain error capture registers..............................................................................................................                                                                                                                                        | 544     |
| Handling domain access violation errors...............................................................................................                                                                                                                                              | 544     |
| Domain error retrieval............................................................................................................................                                                                                                                                  | 545     |
| 15.11 Glossary............................................................................................................................                                                                                                                                          | 545     |
| Chapter 16 System Integration Unit Lite2 (SIUL2).............................................547 16.1 Chip-specific SIUL2 information..........................................................................................547                                                  |         |
| 16.1.1 SIUL2 memory map..............................................................................................................                                                                                                                                               | 547     |
| 16.1.2 Register configuration...........................................................................................................                                                                                                                                            | 547     |
| 16.1.3 Interrupts and DMA requests................................................................................................                                                                                                                                                  | 547     |
| 16.1.4 MIDR1 and MIDR2 Reset Values......................................................................................... Overview..............................................................................................................................548              | 547     |
| 16.2                                                                                                                                                                                                                                                                                |         |
| 16.2.1 Block                                                                                                                                                                                                                                                                        | 548     |
| diagram....................................................................................................................... 16.2.2 Features................................................................................................................................549   |         |
| 16.3 SIUL2_0 register descriptions..............................................................................................549                                                                                                                                                 |         |
|                                                                                                                                                                                                                                                                                     | 550     |
| 16.3.1 SIUL2_0 memory map..........................................................................................................                                                                                                                                                 |         |
| 16.3.2 SIUL2 MCU ID Register #1 (MIDR1)....................................................................................                                                                                                                                                         | 560 561 |
| 16.3.3 SIUL2 MCU ID Register #2 (MIDR2).................................................................................... (DISR0).........................................................................564                                                                     |         |
| 16.3.4 SIUL2 DMA/Interrupt Status Flag 0                                                                                                                                                                                                                                            |         |

| 16.3.5 SIUL2 DMA/Interrupt Request Enable 0 (DIRER0)...............................................................568                                                                                                                                                       |     |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|
| 16.3.6 SIUL2 DMA/Interrupt Request Select 0 (DIRSR0)................................................................572                                                                                                                                                      |     |
| 16.3.7 SIUL2 Interrupt Rising-Edge Event Enable 0 (IREER0).......................................................                                                                                                                                                            | 576 |
| 16.3.8 SIUL2 Interrupt Falling-Edge Event Enable 0 (IFEER0).......................................................                                                                                                                                                           | 579 |
| 16.3.9 SIUL2 Interrupt Filter Enable 0 (IFER0)................................................................................582                                                                                                                                            |     |
| 16.3.10 SIUL2 Interrupt Filter Maximum Counter (IFMCR0 - IFMCR11).........................................586                                                                                                                                                                |     |
| 16.3.11 SIUL2 Interrupt Filter Clock Prescaler (IFCPR)..................................................................                                                                                                                                                     | 587 |
| 16.3.12 SIUL2 Multiplexed Signal Configuration Register (MSCR0 - MSCR101)...........................                                                                                                                                                                         | 587 |
| 16.3.13 SIUL2 Input Multiplexed Signal Configuration (IMCR0 - IMCR83)......................................592                                                                                                                                                               |     |
| 16.3.14 SIUL2 GPIO Pad Data Output (GPDO0 - GPDO101).........................................................595                                                                                                                                                             |     |
| 16.3.15 SIUL2 GPIO Pad Data Input (GPDI0 - GPDI101)...............................................................596                                                                                                                                                        |     |
| 16.3.16 SIUL2 Parallel GPIO Pad Data Out (PGPDO0 - PGPDO5)................................................597                                                                                                                                                                |     |
| 16.3.17 SIUL2 Parallel GPIO Pad Data Out (PGPDO6)..................................................................600                                                                                                                                                       |     |
| 16.3.18 SIUL2 Parallel GPIO Pad Data In (PGPDI0 - PGPDI5)...................................................... (PGPDI6).......................................................................604                                                                           | 602 |
| 16.3.19 SIUL2 Parallel GPIO Pad Data In                                                                                                                                                                                                                                      |     |
| 16.3.20 SIUL2 Masked Parallel GPIO Pad Data Out (MPGPDO0 - MPGPDO5)............................                                                                                                                                                                              | 607 |
| 16.3.21 SIUL2 Masked Parallel GPIO Pad Data Out (MPGPDO6).................................................                                                                                                                                                                   | 611 |
| 16.4 SIUL2_1 register descriptions..............................................................................................614                                                                                                                                          |     |
| 16.4.1 SIUL2_1 memory map..........................................................................................................                                                                                                                                          | 615 |
| 16.4.2 SIUL2 MCU ID Register #1 (MIDR1)....................................................................................                                                                                                                                                  | 628 |
| 16.4.3 SIUL2 MCU ID Register #2 (MIDR2)....................................................................................                                                                                                                                                  | 630 |
| 16.4.4 SIUL2 DMA/Interrupt Status Flag 0 (DISR0).........................................................................632                                                                                                                                                 |     |
| 16.4.5 SIUL2 DMA/Interrupt Request Enable 0 (DIRER0)...............................................................638                                                                                                                                                       |     |
| 16.4.6 SIUL2 DMA/Interrupt Request Select 0 (DIRSR0)................................................................643                                                                                                                                                      |     |
| 16.4.7 SIUL2 Interrupt Rising-Edge Event Enable 0 (IREER0).......................................................                                                                                                                                                            | 648 |
| 16.4.8 SIUL2 Interrupt Falling-Edge Event Enable 0 (IFEER0).......................................................                                                                                                                                                           | 652 |
| 16.4.9 SIUL2 Interrupt Filter Enable 0 (IFER0)................................................................................656                                                                                                                                            |     |
| 16.4.10 SIUL2 Interrupt Filter Maximum Counter (IFMCR0 - IFMCR31).........................................660                                                                                                                                                                |     |
| 16.4.11 SIUL2 Interrupt Filter Clock Prescaler (IFCPR)..................................................................                                                                                                                                                     | 661 |
| 16.4.12 SIUL2 Multiplexed Signal Configuration Register (MSCR112 - MSCR190).......................                                                                                                                                                                           | 662 |
| 16.4.13 SIUL2 Input Multiplexed Signal Configuration (IMCR119 - IMCR495)................................667 GPDO190).....................................................675                                                                                                 |     |
| 16.4.14 SIUL2 GPIO Pad Data Output (GPDO112 -                                                                                                                                                                                                                                |     |
| 16.4.15 SIUL2 GPIO Pad Data Input (GPDI112 - GPDI190)...........................................................678 16.4.16 SIUL2 Parallel GPIO Pad Data Out (PGPDO7)..................................................................680                                   |     |
| 16.4.17 SIUL2 Parallel GPIO Pad Data Out (PGPDO9)..................................................................683                                                                                                                                                       |     |
| 16.4.18 SIUL2 Parallel GPIO Pad Data Out (PGPDO11)................................................................685                                                                                                                                                        |     |
| 16.4.19 SIUL2 Parallel GPIO Pad Data Out (PGPDO10)................................................................687                                                                                                                                                        |     |
| 16.4.20 SIUL2 Parallel GPIO Pad Data In (PGPDI7).......................................................................690                                                                                                                                                   |     |
| 16.4.21 SIUL2 Parallel GPIO Pad Data In (PGPDI9).......................................................................692                                                                                                                                                   |     |
| 16.4.22 SIUL2 Parallel GPIO Pad Data In (PGPDI11).....................................................................694 16.4.23 SIUL2 Parallel GPIO Pad Data In (PGPDI10).....................................................................697                          |     |
| 16.4.24 SIUL2 Masked Parallel GPIO Pad Data Out (MPGPDO7).................................................                                                                                                                                                                   | 699 |
| 16.4.25 SIUL2 Masked Parallel GPIO Pad Data Out (MPGPDO9 - MPGPDO10)..........................                                                                                                                                                                               | 703 |
| 16.4.26 SIUL2 Masked Parallel GPIO Pad Data Out (MPGPDO11)...............................................                                                                                                                                                                    | 707 |
| 16.5 Functional description..........................................................................................................711                                                                                                                                     |     |
| 16.5.1 Pad Control...........................................................................................................................                                                                                                                                | 711 |
| 16.5.2 General Purpose Input and Output pads                                                                                                                                                                                                                                 |     |
| (GPIO)..................................................................711 16.5.3 Clocking................................................................................................................................                                                  | 712 |
| 16.5.4 External interrupts.................................................................................................................712                                                                                                                               |     |
| External interrupt initialization................................................................................................................712                                                                                                                         |     |
| External interrupt management..............................................................................................................713                                                                                                                               |     |
| External interrupt                                                                                                                                                                                                                                                           |     |
| request.......................................................................................................................714 16.5.5 DMA requests....................................................................................................................... | 714 |
| 16.6 External signal description...................................................................................................714                                                                                                                                       |     |
| 16.7 Initialization..........................................................................................................................714                                                                                                                             |     |

| Chapter 17 Semaphores2 (SEMA42)................................................................                                                                                                                                                                               | 715   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| 17.1 Overview..............................................................................................................................715                                                                                                                                |       |
| 17.1.1 Block diagram.......................................................................................................................                                                                                                                                   | 715   |
| 17.1.2 Features................................................................................................................................715                                                                                                                            |       |
| 17.2 Memory map/register definition...........................................................................................716                                                                                                                                             |       |
| 17.2.1 SEMA42 register descriptions...............................................................................................716                                                                                                                                         |       |
| SEMA42 memory map...........................................................................................................................716                                                                                                                               |       |
| Gate (GATE0 - GATE15).......................................................................................................................716                                                                                                                               |       |
| Reset Gate Read (RSTGT_R)...............................................................................................................                                                                                                                                      | 717   |
| Reset Gate Write (RSTGT_W)...............................................................................................................718                                                                                                                                  |       |
| 17.3 Functional description..........................................................................................................719                                                                                                                                      |       |
| 17.3.1 Multi-core programming: software gates...............................................................................720                                                                                                                                               |       |
| 17.3.2 16 Hardware-enforced gates.................................................................................................720                                                                                                                                         |       |
| 17.3.3 State machine of the GATE n registers..................................................................................720                                                                                                                                             |       |
| 17.3.4 Clocking................................................................................................................................                                                                                                                               | 722   |
| 17.3.5 Interrupts...............................................................................................................................722                                                                                                                           |       |
| 17.4 External signals...................................................................................................................722                                                                                                                                   |       |
| 17.5 Initialization..........................................................................................................................722                                                                                                                              |       |
| Chapter 18 System Resource Controller (SRC)................................................                                                                                                                                                                                   | 723   |
| 18.1 Introduction..........................................................................................................................723                                                                                                                                |       |
| 18.2 SRC register descriptions....................................................................................................723 map.................................................................................................................723                 |       |
| 18.2.1 SRC memory                                                                                                                                                                                                                                                             |       |
| 18.2.2 Software-Triggered Faults (SW_NCF)..................................................................................                                                                                                                                                   | 723   |
| 18.2.3 GMAC Control (GMAC_0_CTRL_STS).................................................................................725                                                                                                                                                     |       |
| 18.2.4 CMU Status 1 (CMU_STATUS_REG1).................................................................................726                                                                                                                                                     |       |
| 18.2.5 CMUs Status 2 (CMU_STATUS_REG2)...............................................................................730                                                                                                                                                      |       |
| 18.2.6 FCCU EOUT Override Clear (FCCU_EOUT_OVERRIDE_CLEAR_REG)............................731                                                                                                                                                                                 |       |
| 18.2.7 SRC POR Control (SRC_POR_CTRL_REG)........................................................................732                                                                                                                                                          |       |
| 18.2.8 GPR21 (GPR21)...................................................................................................................                                                                                                                                       | 733   |
| 18.2.9 Debug Control (DEBUG_CONTROL)...................................................................................                                                                                                                                                       | 735   |
| 18.2.10 Timestamp Control (TIMESTAMP_CONTROL_REGISTER)..............................................737                                                                                                                                                                       |       |
| 18.2.11 FlexRay OS Tick Input Select (FLEXRAY_OS_TICK_INPUT_SELECT_REG)..................                                                                                                                                                                                     | 738   |
| Chapter 19 Main General Purpose Registers (Main GPRs)..............................                                                                                                                                                                                           | 740   |
| 19.1 Introduction..........................................................................................................................740 19.2 Memory map and register definition....................................................................................740 |       |
| 19.2.1 S32G_GPR register descriptions..........................................................................................                                                                                                                                               | 740   |
| S32G_MAIN_GPR memory map...........................................................................................................                                                                                                                                           | 740   |
| PFE Port Coherency Enable (PFE_COH_EN).......................................................................................740                                                                                                                                              |       |
| PFE EMAC Interface Mode (PFE_EMACX_INTF_SEL)........................................................................                                                                                                                                                          | 742   |
| PFE EMACX Power Control (PFE_PWR_CTRL)...................................................................................743                                                                                                                                                  |       |
| LLCE Subsystem Status (LLCE_STAT).................................................................................................744                                                                                                                                         |       |
| LLCE Power Control (LLCE_CTRL).......................................................................................................746                                                                                                                                      |       |
| FlexTimer Global Load Control (FLXTIM_CTRL)...................................................................................747                                                                                                                                             |       |
| FlexTimer LDOK Status (FLXTIM_STAT)..............................................................................................748                                                                                                                                          |       |
| Top CMU_FC Status (CMU_STAT).......................................................................................................                                                                                                                                           | 749   |
| Accelerator NoC NoPendingTrans Status (NOC_NOPEND_TRANS)...................................................751                                                                                                                                                                |       |
| SerDes RD/WD Toggle Control (PCIE_TOGGLE).................................................................................752                                                                                                                                                 | 753   |
| SerDes Toggle Done Status (PCIE_TOGGLEDONE_STAT)................................................................ Generic Control 0 (GENCTRL0)............................................................................................................                     | 754   |
| Generic Control 1 (GENCTRL1)............................................................................................................                                                                                                                                      | 755   |
| (GENSTAT0)..............................................................................................................756                                                                                                                                                   |       |
| Generic Status 0                                                                                                                                                                                                                                                              |       |

| Chapter 20 Standby General Purpose Registers (Stby GPRs).........................                                                                                                                                                                                                               | 758     |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|
| 20.1 Introduction..........................................................................................................................758                                                                                                                                                  |         |
| 20.2 S32G_STDBY_GPR register descriptions...........................................................................758                                                                                                                                                                         |         |
| 20.2.1 S32G_STDBY_GPR memory map........................................................................................758                                                                                                                                                                     |         |
| 20.2.2 WKUP Pad Pullup/Pulldown Select (WKUP_PUS)...............................................................758                                                                                                                                                                             |         |
| Chapter 21 Register Protection (REG_PROT)...................................................760                                                                                                                                                                                                 |         |
| 21.1 Overview..............................................................................................................................760                                                                                                                                                  |         |
| 21.1.1 Block Diagram.......................................................................................................................760 Features................................................................................................................................760      |         |
| 21.1.2                                                                                                                                                                                                                                                                                          |         |
| 21.2 Functional description..........................................................................................................761                                                                                                                                                        |         |
| 21.2.1 Modes of operation...............................................................................................................                                                                                                                                                        | 761     |
| 21.2.2 REG_PROT register descriptions.........................................................................................                                                                                                                                                                  | 761     |
| REG_PROT memory map.....................................................................................................................                                                                                                                                                        | 761     |
| Soft Lock Bit Register (SLBR n )..............................................................................................................762                                                                                                                                               |         |
| Global Configuration Register (GCR)....................................................................................................                                                                                                                                                         | 764     |
| 21.2.3 Memory space and Protection size.......................................................................................765                                                                                                                                                               |         |
| Module register (MR).............................................................................................................................                                                                                                                                               | 767     |
| Module Register and Set Soft Lock Bit (LMR).......................................................................................                                                                                                                                                              | 767     |
| 21.2.4 General.................................................................................................................................                                                                                                                                                 | 767     |
| 21.2.5 Change lock settings.............................................................................................................767                                                                                                                                                     |         |
| Change lock settings via area #2...........................................................................................................768                                                                                                                                                  |         |
| Change lock settings via area #3...........................................................................................................768                                                                                                                                                  |         |
| Write protection for locking bits..............................................................................................................770                                                                                                                                              | 770     |
| 21.2.6 Access errors........................................................................................................................                                                                                                                                                    |         |
| 21.3 External Signals...................................................................................................................770                                                                                                                                                     |         |
| 21.4 Initialization..........................................................................................................................770                                                                                                                                                |         |
| 21.4.1 Sequence..............................................................................................................................770                                                                                                                                                |         |
| 21.4.2 Reset.....................................................................................................................................771                                                                                                                                            |         |
| Chapter 22 Wakeup Unit (WKPU)..................................................................... 22.1 Chip-specific WKPU information.........................................................................................                                                                 | 772 772 |
| 22.1.1 WKPU configuration..............................................................................................................772                                                                                                                                                      |         |
| 22.1.2 Chip-specific NMI Configuration Register (NCR)..................................................................772                                                                                                                                                                      |         |
| 22.1.3 Interrupts...............................................................................................................................772 22.1.4 NMI on Standby exit..............................................................................................................772 |         |
| 22.1.6 Pull control of wake-up pads.................................................................................................773                                                                                                                                                         |         |
| 22.1.5 Asynchronous wake-up sources for various modes..............................................................773                                                                                                                                                                          |         |
| 22.1.7 Enabling wakeup pads..........................................................................................................773                                                                                                                                                        |         |
| 22.1.8 Wakeup/Interrupt Pull Enable Register (WIPUER_WIPDER)...............................................773                                                                                                                                                                                  |         |
| 22.1.9 Wakeup/Interrupt Falling-Edge and Rising-Edge Event Enable Registers (WIFEER/ WIREER).....................................................................................................................................774                                                            |         |
| 22.2 Overview..............................................................................................................................774                                                                                                                                                  | 774     |
| 22.2.1 Block diagram....................................................................................................................... 22.2.2 Features................................................................................................................................774  |         |
| 22.3 WKPU memory map and registers......................................................................................775                                                                                                                                                                     | 775     |
| 22.3.1 WKPU register descriptions.................................................................................................. WKPU memory map..............................................................................................................................               | 775     |
| NMI Status Flag Register (NSR)............................................................................................................775                                                                                                                                                   |         |
| NMI Configuration Register (NCR)........................................................................................................                                                                                                                                                        | 777     |
| Wakeup Boot Mode Select Register (WBMSR).....................................................................................779                                                                                                                                                                |         |
| Wakeup/Interrupt Status Flag Register (WISR).....................................................................................780                                                                                                                                                            |         |
| Interrupt Request Enable Register (IRER).............................................................................................781                                                                                                                                                        |         |

| Wakeup Request Enable Register (WRER)..........................................................................................                                                                                                                                                                           | 781                                                                                                                                            |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------|
| Wakeup/Interrupt Rising-Edge Event Enable Register (WIREER)........................................................                                                                                                                                                                                       | 782                                                                                                                                            |
| Wakeup/Interrupt Falling-Edge Event Enable Register (WIFEER)........................................................783                                                                                                                                                                                   |                                                                                                                                                |
| Wakeup/Interrupt Filter Enable Register (WIFER).................................................................................784                                                                                                                                                                       |                                                                                                                                                |
| Wakeup/Interrupt Pull Enable Register (WIPUER_WIPDER)................................................................785                                                                                                                                                                                  |                                                                                                                                                |
| 22.4 Functional description..........................................................................................................786                                                                                                                                                                  |                                                                                                                                                |
| 22.4.1 Non-maskable interrupts.......................................................................................................786                                                                                                                                                                  |                                                                                                                                                |
| NMI management..................................................................................................................................                                                                                                                                                          | 787                                                                                                                                            |
| 22.4.2 On-chip wakeups..................................................................................................................                                                                                                                                                                  | 788                                                                                                                                            |
| 22.4.3 Clocking................................................................................................................................                                                                                                                                                           | 788                                                                                                                                            |
| 22.4.4 Interrupts...............................................................................................................................788                                                                                                                                                       |                                                                                                                                                |
| External interrupt management..............................................................................................................789 Signals...................................................................................................................789                              |                                                                                                                                                |
| 22.5 External 22.6                                                                                                                                                                                                                                                                                        |                                                                                                                                                |
| Initialization..........................................................................................................................789 22.6.1 Glitch filter and pad configuration..........................................................................................789                       |                                                                                                                                                |
| 22.6.2 Non-maskable interrupts.......................................................................................................789                                                                                                                                                                  |                                                                                                                                                |
| Glossary..............................................................................................................................                                                                                                                                                                    |                                                                                                                                                |
| 22.7                                                                                                                                                                                                                                                                                                      | 789                                                                                                                                            |
| Chapter 23 Clocking.......................................................................................... Introduction..........................................................................................................................790                                                   | 790                                                                                                                                            |
| 23.1                                                                                                                                                                                                                                                                                                      |                                                                                                                                                |
| 23.1.1 Features................................................................................................................................790                                                                                                                                                        |                                                                                                                                                |
| 23.1.2 Overview............................................................................................................................... Core-related clock                                                                                                                                         | 790 overview...................................................................................................................791             |
| Peripheral-related clock overview..........................................................................................................792                                                                                                                                                            |                                                                                                                                                |
| DDR PLL clock overview....................................................................................................................... Accelerator PLL clock overview.............................................................................................................793              | 792                                                                                                                                            |
| Aurora clocking overview.......................................................................................................................793                                                                                                                                                        |                                                                                                                                                |
| CLKOUT n overview...............................................................................................................................                                                                                                                                                          | 794                                                                                                                                            |
| Other clocks...........................................................................................................................................795                                                                                                                                                |                                                                                                                                                |
| 23.2 Clock sources......................................................................................................................797 23.2.1 Introduction...........................................................................................................................                | 797                                                                                                                                            |
| 23.2.2 Input clock pins.....................................................................................................................                                                                                                                                                              | 798                                                                                                                                            |
| 23.2.3 Output clock pins...................................................................................................................798                                                                                                                                                            |                                                                                                                                                |
| 23.2.4 FIRC......................................................................................................................................798 23.2.5 SIRC .....................................................................................................................................799 |                                                                                                                                                |
| 23.2.6 FXOSC..................................................................................................................................799                                                                                                                                                         |                                                                                                                                                |
| FXOSC register interface.......................................................................................................................799 23.2.7                                                                                                                                                 | PLL........................................................................................................................................799 |
| PLL input clocks.....................................................................................................................................800                                                                                                                                                  |                                                                                                                                                |
| PLL output clocks...................................................................................................................................800                                                                                                                                                   |                                                                                                                                                |
| PLL register interface.............................................................................................................................800                                                                                                                                                    |                                                                                                                                                |
| DFS........................................................................................................................................................800 Clock generation..................................................................................................................801      |                                                                                                                                                |
| 23.3 23.3.1 Clock source mapping on MC_CGM clock selectors............................................................                                                                                                                                                                                    | 801                                                                                                                                            |
| registers............................................................................................................803                                                                                                                                                                                  |                                                                                                                                                |
| 23.3.2 MC_CGM_ n                                                                                                                                                                                                                                                                                          |                                                                                                                                                |
| MC_CGM_0 registers relationship to output clocks...............................................................................                                                                                                                                                                           | 803                                                                                                                                            |
| MC_CGM_1 register relationship to output clocks.................................................................................805 MC_CGM_2 registers relationship to output clocks...............................................................................                                       | 805                                                                                                                                            |
| MC_CGM_5 registers relationship to output clocks...............................................................................                                                                                                                                                                           | 807                                                                                                                                            |
| 23.3.3 Application clock source options...........................................................................................807                                                                                                                                                                     | 809                                                                                                                                            |
| 23.3.4 System clock frequency limitations....................................................................................... 23.3.5 Default clock configuration....................................................................................................809                                |                                                                                                                                                |
| 23.3.6 Standby clock configuration..................................................................................................                                                                                                                                                                      | 809                                                                                                                                            |
| 23.4 Software resettable domain.................................................................................................810                                                                                                                                                                       |                                                                                                                                                |

| 23.5 Clock                                                                                                                                                                                                                                                                                            | procedures.......................................................................................................810   |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------|
| on/off 23.5.1 Clock-on................................................................................................................................811                                                                                                                                             |                                                                                                                        |
| PLL SSCG Setup...................................................................................................................................812                                                                                                                                                  |                                                                                                                        |
| 23.5.2 Clock-off................................................................................................................................813                                                                                                                                                   |                                                                                                                        |
| 23.5.3 PLL turn on sequence...........................................................................................................813                                                                                                                                                             |                                                                                                                        |
| 23.5.4 Turning on the CLKOUT n signals.........................................................................................                                                                                                                                                                       | 814                                                                                                                    |
| 23.5.5 Turning off the CLKOUT n signals.........................................................................................                                                                                                                                                                      | 814                                                                                                                    |
| 23.6 Clock gating.........................................................................................................................814 clocking...................................................................................................................814                          |                                                                                                                        |
| 23.7 Module                                                                                                                                                                                                                                                                                           |                                                                                                                        |
| 23.7.1 Safety modules.....................................................................................................................                                                                                                                                                            | 815                                                                                                                    |
| ERM.......................................................................................................................................................815                                                                                                                                         |                                                                                                                        |
| FCCU.....................................................................................................................................................816                                                                                                                                          |                                                                                                                        |
| Redundancy control and checker unit (RCCU)......................................................................................816                                                                                                                                                                   |                                                                                                                        |
| SBSW....................................................................................................................................................                                                                                                                                              | 816                                                                                                                    |
| STCU2...................................................................................................................................................                                                                                                                                              | 817                                                                                                                    |
| 23.7.2 Communication modules.......................................................................................................817                                                                                                                                                                |                                                                                                                        |
| SerDes ..................................................................................................................................................817                                                                                                                                          |                                                                                                                        |
| Ethernet (GMAC_0)...............................................................................................................................                                                                                                                                                      | 819                                                                                                                    |
| Ethernet router (PFE) clocking...............................................................................................................823                                                                                                                                                      |                                                                                                                        |
| LLCE subsystem clocking overview.......................................................................................................836                                                                                                                                                            |                                                                                                                        |
| Serial peripheral interface (SPI) clocking...............................................................................................838                                                                                                                                                          |                                                                                                                        |
| FlexCAN clocking...................................................................................................................................840                                                                                                                                                |                                                                                                                        |
| FlexRay communication controller clocking...........................................................................................840                                                                                                                                                               |                                                                                                                        |
| I 2 C clocking............................................................................................................................................840                                                                                                                                         |                                                                                                                        |
| LINFlexD clocking..................................................................................................................................842                                                                                                                                                |                                                                                                                        |
| Universal serial bus (USB) clocking.......................................................................................................843                                                                                                                                                         |                                                                                                                        |
| 23.7.3 Timer modules......................................................................................................................                                                                                                                                                            | 843                                                                                                                    |
| FTM clocking .........................................................................................................................................844                                                                                                                                             |                                                                                                                        |
| RTC clocking..........................................................................................................................................845                                                                                                                                             |                                                                                                                        |
| SWT clocking ........................................................................................................................................846                                                                                                                                              |                                                                                                                        |
| 23.7.4 Generic modules...................................................................................................................846 SIUL2 clocking.......................................................................................................................................847 |                                                                                                                        |
| 23.7.5 Analog modules....................................................................................................................                                                                                                                                                             | 847                                                                                                                    |
| CTU clocking..........................................................................................................................................848                                                                                                                                             |                                                                                                                        |
| SAR_ADC clocking................................................................................................................................                                                                                                                                                      | 848                                                                                                                    |
| 23.7.6 Debug modules.....................................................................................................................848                                                                                                                                                          |                                                                                                                        |
| Debug trace unit clocking.......................................................................................................................848                                                                                                                                                   |                                                                                                                        |
| 23.7.7 Memory-controller modules...................................................................................................849                                                                                                                                                                |                                                                                                                        |
| DDR controller clocking.........................................................................................................................                                                                                                                                                      | 849                                                                                                                    |
| OS task-aware cache controller (OTC) clocking....................................................................................850                                                                                                                                                                  |                                                                                                                        |
| SRAM controller clocking.......................................................................................................................850                                                                                                                                                    |                                                                                                                        |
| uSDHC clocking.....................................................................................................................................851 23.7.8 Clocking modules..................................................................................................................851   |                                                                                                                        |
| 23.7.9 Reset modules...................................................................................................................... RDC clocking.........................................................................................................................................      | 852                                                                                                                    |
| 23.7.10 Power-modes modules.......................................................................................................                                                                                                                                                                    | 852 852                                                                                                                |
| PMC clocking.........................................................................................................................................853                                                                                                                                              |                                                                                                                        |
| 23.7.11 Core platform modules........................................................................................................853                                                                                                                                                              |                                                                                                                        |
| Cortex-A53 cluster clocking...................................................................................................................                                                                                                                                                        | 854                                                                                                                    |
| Cortex-M7 clocking................................................................................................................................                                                                                                                                                    | 855                                                                                                                    |
| eDMA clocking.......................................................................................................................................855                                                                                                                                               |                                                                                                                        |
| Arm generic interrupt controller (GIC500) clocking................................................................................855                                                                                                                                                                 |                                                                                                                        |
| 23.8 Clock monitoring..................................................................................................................855 23.8.1 Introduction...........................................................................................................................             | 856                                                                                                                    |
| sources...............................................................................................................856                                                                                                                                                                             |                                                                                                                        |
| 23.8.2 Clock input                                                                                                                                                                                                                                                                                    |                                                                                                                        |

## 23.8.3 Enabling and disabling CMU\_FC\_0 and CMU\_FC\_5............................................................858

| Chapter 24 Clock Generation Module (MC_CGM)............................................                                                                                                                                                | 859   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|
| 24.1 Chip-specific MC_CGM information....................................................................................                                                                                                              | 859   |
| 24.1.1 MC_CGM instances..............................................................................................................                                                                                                  | 859   |
| 24.1.2 Clock source numbers .........................................................................................................                                                                                                  | 859   |
| 24.1.3 Switch trigger status..............................................................................................................859                                                                                          |       |
| 24.1.4 Programming PCFS registers...............................................................................................                                                                                                       | 859   |
| 24.2 Chip-specific MC_CGM_2 information.................................................................................860                                                                                                            |       |
| 24.2.1 MC_CGM feature configuration ............................................................................................860                                                                                                    |       |
| 24.3 Introduction..........................................................................................................................860                                                                                         |       |
| 24.4 Features..............................................................................................................................                                                                                            | 860   |
| 24.5 MC_CGM_0 register descriptions........................................................................................861                                                                                                         |       |
| 24.5.1 MC_CGM_0 memory map.....................................................................................................861                                                                                                     |       |
| 24.5.2 PCFS Step Duration (PCFS_SDUR).....................................................................................863                                                                                                          |       |
| 24.5.3 PCFS Divider Change 12 Register (PCFS_DIVC12)............................................................864                                                                                                                    |       |
| 24.5.4 PCFS Divider End 12 Register (PCFS_DIVE12)..................................................................                                                                                                                    | 865   |
| 24.5.5 PCFS Divider Start 12 Register (PCFS_DIVS12).................................................................                                                                                                                   | 866   |
| 24.5.6 Clock Mux 0 Select Control Register (MUX_0_CSC)............................................................867                                                                                                                  |       |
| 24.5.7 Clock Mux 0 Select Status Register (MUX_0_CSS).............................................................                                                                                                                     | 868   |
| 24.5.8 Clock Mux 0 Divider 0 Control Register (MUX_0_DC_0)......................................................                                                                                                                       | 871   |
| 24.5.9 Clock Mux 0 Divider 1 Control Register (MUX_0_DC_1)......................................................                                                                                                                       | 872   |
| 24.5.10 Clock Mux 0 Divider Update Status Register (MUX_0_DIV_UPD_STAT)...........................873                                                                                                                                  |       |
| 24.5.11 Clock Mux 1 Select Control Register (MUX_1_CSC)..........................................................874                                                                                                                   |       |
| 24.5.12 Clock Mux 1 Select Status Register (MUX_1_CSS)...........................................................                                                                                                                      | 876   |
| 24.5.13 Clock Mux 1 Divider 0 Control Register (MUX_1_DC_0)....................................................                                                                                                                        | 877   |
| 24.5.14 Clock Mux 1 Divider Update Status Register (MUX_1_DIV_UPD_STAT)...........................878                                                                                                                                  |       |
| 24.5.15 Clock Mux 2 Select Control Register (MUX_2_CSC)..........................................................879                                                                                                                   |       |
| 24.5.16 Clock Mux 2 Select Status Register (MUX_2_CSS)...........................................................                                                                                                                      | 881   |
| 24.5.17 Clock Mux 2 Divider 0 Control Register (MUX_2_DC_0)....................................................                                                                                                                        | 882   |
| 24.5.18 Clock Mux 2 Divider Update Status Register (MUX_2_DIV_UPD_STAT)...........................883                                                                                                                                  |       |
| 24.5.19 Clock Mux 3 Select Control Register (MUX_3_CSC)..........................................................884                                                                                                                   |       |
| 24.5.20 Clock Mux 3 Select Status Register (MUX_3_CSS)...........................................................                                                                                                                      | 886   |
| 24.5.21 Clock Mux 3 Divider 0 Control Register (MUX_3_DC_0)....................................................                                                                                                                        | 888   |
| 24.5.22 Clock Mux 3 Divider Update Status Register (MUX_3_DIV_UPD_STAT)...........................889                                                                                                                                  |       |
| 24.5.23 Clock Mux 4 Select Control Register (MUX_4_CSC)..........................................................890                                                                                                                   |       |
| 24.5.24 Clock Mux 4 Select Status Register (MUX_4_CSS)...........................................................                                                                                                                      | 891   |
| 24.5.25 Clock Mux 4 Divider 0 Control Register (MUX_4_DC_0)....................................................                                                                                                                        | 893   |
| 24.5.26 Clock Mux 4 Divider Update Status Register (MUX_4_DIV_UPD_STAT)...........................894                                                                                                                                  |       |
| 24.5.27 Clock Mux 5 Select Control Register (MUX_5_CSC)..........................................................896 24.5.28 Clock Mux 5 Select Status Register (MUX_5_CSS)........................................................... | 897   |
| 24.5.29 Clock Mux 5 Divider 0 Control Register (MUX_5_DC_0)....................................................                                                                                                                        | 899   |
| 24.5.30 Clock Mux 5 Divider Update Status Register (MUX_5_DIV_UPD_STAT)...........................900                                                                                                                                  |       |
| 24.5.31 Clock Mux 6 Select Control Register (MUX_6_CSC)..........................................................901                                                                                                                   |       |
| 24.5.32 Clock Mux 6 Select Status Register (MUX_6_CSS)...........................................................                                                                                                                      | 903   |
| 24.5.33 Clock Mux 6 Divider 0 Control Register (MUX_6_DC_0)....................................................                                                                                                                        | 905   |
| 24.5.34 Clock Mux 6 Divider Update Status Register (MUX_6_DIV_UPD_STAT)...........................906                                                                                                                                  |       |
| 24.5.35 Clock Mux 7 Select Control Register (MUX_7_CSC)..........................................................907                                                                                                                   |       |
| 24.5.36 Clock Mux 7 Select Status Register (MUX_7_CSS)...........................................................                                                                                                                      | 908   |
| 24.5.37 Clock Mux 8 Select Control Register (MUX_8_CSC)..........................................................910                                                                                                                   |       |
| 24.5.38 Clock Mux 8 Select Status Register (MUX_8_CSS)...........................................................                                                                                                                      | 911   |
| 24.5.39 Clock Mux 9 Select Control Register (MUX_9_CSC)..........................................................913 24.5.40 Clock Mux 9 Select Status Register (MUX_9_CSS)........................................................... | 915   |
| 24.5.41 Clock Mux 9 Divider 0 Control Register (MUX_9_DC_0)....................................................                                                                                                                        | 917   |

| 24.5.42 Clock Mux 9 Divider Update Status Register (MUX_9_DIV_UPD_STAT)...........................918                                                                                                                                                            |         |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------|
| 24.5.43 Clock Mux 10 Select Control Register (MUX_10_CSC)......................................................919                                                                                                                                               |         |
| 24.5.44 Clock Mux 10 Select Status Register (MUX_10_CSS).......................................................                                                                                                                                                  | 920     |
| 24.5.45 Clock Mux 10 Divider 0 Control Register (MUX_10_DC_0)................................................                                                                                                                                                    | 922     |
| 24.5.46 Clock Mux 10 Divider Update Status Register (MUX_10_DIV_UPD_STAT).......................923                                                                                                                                                              |         |
| 24.5.47 Clock Mux 11 Select Control Register (MUX_11_CSC)......................................................925                                                                                                                                               |         |
| 24.5.48 Clock Mux 11 Select Status Register (MUX_11_CSS).......................................................                                                                                                                                                  | 926     |
| 24.5.49 Clock Mux 12 Select Control Register (MUX_12_CSC)......................................................928                                                                                                                                               |         |
| 24.5.50 Clock Mux 12 Select Status Register (MUX_12_CSS).......................................................                                                                                                                                                  | 929     |
| 24.5.51 Clock Mux 12 Divider 0 Control Register (MUX_12_DC_0)................................................                                                                                                                                                    | 931     |
| 24.5.52 Clock Mux 12 Divider Update Status Register (MUX_12_DIV_UPD_STAT).......................932                                                                                                                                                              |         |
| 24.5.53 Clock Mux 14 Select Control Register (MUX_14_CSC)......................................................934                                                                                                                                               |         |
| 24.5.54 Clock Mux 14 Select Status Register (MUX_14_CSS).......................................................                                                                                                                                                  | 935     |
| 24.5.55 Clock Mux 14 Divider 0 Control Register (MUX_14_DC_0)................................................                                                                                                                                                    | 937     |
| 24.5.56 Clock Mux 14 Divider Update Status Register (MUX_14_DIV_UPD_STAT).......................938                                                                                                                                                              |         |
| 24.5.57 Clock Mux 15 Select Control Register (MUX_15_CSC)......................................................939                                                                                                                                               |         |
| 24.5.58 Clock Mux 15 Select Status Register (MUX_15_CSS).......................................................                                                                                                                                                  | 941     |
| 24.5.59 Clock Mux 15 Divider 0 Control Register (MUX_15_DC_0)................................................                                                                                                                                                    | 943     |
| 24.5.60 Clock Mux 15 Divider Update Status Register (MUX_15_DIV_UPD_STAT).......................944                                                                                                                                                              |         |
| 24.5.61 Clock Mux 16 Select Control Register (MUX_16_CSC)......................................................945                                                                                                                                               |         |
| 24.5.62 Clock Mux 16 Select Status Register (MUX_16_CSS).......................................................                                                                                                                                                  | 946     |
| 24.6 MC_CGM_1 register descriptions........................................................................................948                                                                                                                                   |         |
| 24.6.1 MC_CGM_1 memory map.....................................................................................................948                                                                                                                               |         |
| 24.6.2 PCFS Step Duration (PCFS_SDUR).....................................................................................949                                                                                                                                    |         |
| 24.6.3 PCFS Divider Change 4 Register (PCFS_DIVC4)................................................................950                                                                                                                                            |         |
| 24.6.4 PCFS Divider End 4 Register (PCFS_DIVE4)......................................................................                                                                                                                                            | 951     |
| 24.6.5 PCFS Divider Start 4 Register (PCFS_DIVS4).....................................................................                                                                                                                                           | 951     |
| 24.6.6 Clock Mux 0 Select Control Register (MUX_0_CSC)............................................................952                                                                                                                                            |         |
| 24.6.7 Clock Mux 0 Select Status Register (MUX_0_CSS)............................................................. descriptions........................................................................................956                                       | 954     |
| 24.7 MC_CGM_2 register                                                                                                                                                                                                                                           |         |
| 24.7.1 MC_CGM_2 memory map.....................................................................................................956 24.7.2 PCFS Step Duration (PCFS_SDUR).....................................................................................960 |         |
| 24.7.3 PCFS Divider Change 23 Register (PCFS_DIVC23)............................................................961                                                                                                                                              |         |
| 24.7.4 PCFS Divider End 23 Register (PCFS_DIVE23)..................................................................                                                                                                                                              | 961     |
| 24.7.5 PCFS Divider Start 23 Register (PCFS_DIVS23).................................................................                                                                                                                                             | 962     |
| 24.7.6 PCFS Divider Change 33 Register (PCFS_DIVC33)............................................................963                                                                                                                                              |         |
| 24.7.7 PCFS Divider End 33 Register (PCFS_DIVE33)..................................................................                                                                                                                                              | 964 965 |
| 24.7.8 PCFS Divider Start 33 Register (PCFS_DIVS33).................................................................                                                                                                                                             | 967     |
| 24.7.9 PCFS Divider Change 46 Register (PCFS_DIVC46)............................................................966                                                                                                                                              |         |
| 24.7.10 PCFS Divider End 46 Register (PCFS_DIVE46)................................................................ 24.7.11 PCFS Divider Start 46 Register (PCFS_DIVS46)...............................................................                           | 968     |
| 24.7.12 PCFS Divider Change 47 Register (PCFS_DIVC47)..........................................................968                                                                                                                                               |         |
| 24.7.13 PCFS Divider End 47 Register (PCFS_DIVE47)................................................................                                                                                                                                               | 969     |
| 24.7.14 PCFS Divider Start 47 Register (PCFS_DIVS47)...............................................................                                                                                                                                              |         |
| 24.7.15 PCFS Divider Change 48 Register (PCFS_DIVC48)..........................................................971                                                                                                                                               | 970     |
| 24.7.16 PCFS Divider End 48 Register (PCFS_DIVE48)................................................................                                                                                                                                               | 972     |
| 24.7.17 PCFS Divider Start 48 Register (PCFS_DIVS48)...............................................................                                                                                                                                              | 973     |
| 24.7.18 PCFS Divider Change 49 Register (PCFS_DIVC49)..........................................................973                                                                                                                                               |         |
| 24.7.19 PCFS Divider End 49 Register (PCFS_DIVE49)................................................................                                                                                                                                               | 974     |
| 24.7.20 PCFS Divider Start 49 Register (PCFS_DIVS49)...............................................................                                                                                                                                              | 975     |
| 24.7.21 PCFS Divider Change 50 Register (PCFS_DIVC50)..........................................................976                                                                                                                                               | 977     |
| 24.7.22 PCFS Divider End 50 Register (PCFS_DIVE50)................................................................                                                                                                                                               | 978     |
| 24.7.23 PCFS Divider Start 50 Register (PCFS_DIVS50)............................................................... 24.7.24 PCFS Divider Change 51 Register (PCFS_DIVC51)..........................................................978                           |         |
| 24.7.25 PCFS Divider End 51 Register (PCFS_DIVE51)................................................................                                                                                                                                               | 979     |

Contents

| 24.7.26 PCFS Divider Start 51 Register (PCFS_DIVS51)...............................................................                                                                                                                | 980                                                                     |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------|
| 24.7.27 PCFS Divider Change 52 Register (PCFS_DIVC52)..........................................................981                                                                                                                 |                                                                         |
| 24.7.28 PCFS Divider End 52 Register (PCFS_DIVE52)................................................................                                                                                                                 | 982                                                                     |
| 24.7.29 PCFS Divider Start 52 Register (PCFS_DIVS52)...............................................................                                                                                                                | 983                                                                     |
| 24.7.30 PCFS Divider Change 53 Register (PCFS_DIVC53)..........................................................983                                                                                                                 |                                                                         |
| 24.7.31 PCFS Divider End 53 Register (PCFS_DIVE53)................................................................                                                                                                                 | 984                                                                     |
| 24.7.32 PCFS Divider Start 53 Register (PCFS_DIVS53)...............................................................                                                                                                                | 985                                                                     |
| 24.7.33 PCFS Divider Change 54 Register (PCFS_DIVC54)..........................................................986                                                                                                                 |                                                                         |
| 24.7.34 PCFS Divider End 54 Register (PCFS_DIVE54)................................................................                                                                                                                 | 987                                                                     |
| 24.7.35 PCFS Divider Start 54 Register (PCFS_DIVS54)...............................................................                                                                                                                | 988                                                                     |
| 24.7.36 PCFS Divider Change 55 Register (PCFS_DIVC55)..........................................................988                                                                                                                 |                                                                         |
| 24.7.37 PCFS Divider End 55 Register (PCFS_DIVE55)................................................................                                                                                                                 | 989                                                                     |
| 24.7.38 PCFS Divider Start 55 Register (PCFS_DIVS55)...............................................................                                                                                                                | 990                                                                     |
| 24.7.39 PCFS Divider Change 56 Register (PCFS_DIVC56)..........................................................991                                                                                                                 |                                                                         |
| 24.7.40 PCFS Divider End 56 Register (PCFS_DIVE56)................................................................                                                                                                                 | 992                                                                     |
| 24.7.41 PCFS Divider Start 56 Register (PCFS_DIVS56)...............................................................                                                                                                                | 993                                                                     |
| 24.7.42 PCFS Divider Change 57 Register (PCFS_DIVC57)..........................................................993                                                                                                                 |                                                                         |
| 24.7.43 PCFS Divider End 57 Register (PCFS_DIVE57)................................................................                                                                                                                 | 994                                                                     |
| 24.7.44 PCFS Divider Start 57 Register (PCFS_DIVS57)...............................................................                                                                                                                | 995                                                                     |
| 24.7.45 PCFS Divider Change 58 Register (PCFS_DIVC58)..........................................................996                                                                                                                 |                                                                         |
| 24.7.46 PCFS Divider End 58 Register (PCFS_DIVE58)................................................................                                                                                                                 | 997                                                                     |
| 24.7.47 PCFS Divider Start 58 Register (PCFS_DIVS58)...............................................................                                                                                                                | 998                                                                     |
| 24.7.48 PCFS Divider Change 59 Register (PCFS_DIVC59)..........................................................998                                                                                                                 |                                                                         |
| 24.7.49 PCFS Divider End 59 Register (PCFS_DIVE59)................................................................                                                                                                                 | 999                                                                     |
| 24.7.50 PCFS Divider Start 59 Register (PCFS_DIVS59).............................................................                                                                                                                  | 1000                                                                    |
| 24.7.51 PCFS Divider Change 60 Register (PCFS_DIVC60)........................................................1001 24.7.52 PCFS Divider End 60 Register (PCFS_DIVE60).............................................................. | 1002                                                                    |
| 24.7.53 PCFS Divider Start 60 Register (PCFS_DIVS60).............................................................                                                                                                                  | 1003                                                                    |
| 24.7.54 PCFS Divider Change 61 Register (PCFS_DIVC61)........................................................1003                                                                                                                  |                                                                         |
| 24.7.55 PCFS Divider End 61 Register (PCFS_DIVE61)..............................................................                                                                                                                   | 1004                                                                    |
| 24.7.56 PCFS Divider Start 61 Register (PCFS_DIVS61).............................................................                                                                                                                  | 1005                                                                    |
| 24.7.57 PCFS Divider Change 62 Register (PCFS_DIVC62)........................................................1006 24.7.58 PCFS Divider End 62 Register (PCFS_DIVE62).............................................................. | 1007                                                                    |
| 24.7.59 PCFS Divider Start 62 Register (PCFS_DIVS62).............................................................                                                                                                                  | 1008                                                                    |
| 24.7.60 PCFS Divider Change 63 Register (PCFS_DIVC63)........................................................1008                                                                                                                  |                                                                         |
| 24.7.61 PCFS Divider End 63 Register (PCFS_DIVE63).............................................................. 24.7.62 PCFS Divider Start 63 Register                                                                            | 1009 1010                                                               |
| (PCFS_DIVS63)............................................................. 24.7.63 Clock Mux 0 Select Control Register                                                                                                             | (MUX_0_CSC)........................................................1011 |
| 24.7.65 Clock Mux 0 Divider 0 Control Register                                                                                                                                                                                     | 1012                                                                    |
| 24.7.64 Clock Mux 0 Select Status Register (MUX_0_CSS)......................................................... (MUX_0_DC_0)..................................................                                                     | 1015                                                                    |
| 24.7.66 Clock Mux 0 Divider Update Status Register (MUX_0_DIV_UPD_STAT).........................1016 24.7.67 Clock Mux 1 Select Control Register (MUX_1_CSC)........................................................1017           |                                                                         |
| 24.7.68 Clock Mux 1 Select Status Register (MUX_1_CSS).........................................................                                                                                                                    | 1018                                                                    |
| 24.7.69 Clock Mux 1 Divider 0 Control Register (MUX_1_DC_0)..................................................                                                                                                                      | 1020                                                                    |
| 24.7.70 Clock Mux 1 Divider 1 Control Register (MUX_1_DC_1)..................................................                                                                                                                      | 1021                                                                    |
| 24.7.71 Clock Mux 1 Divider Update Status Register (MUX_1_DIV_UPD_STAT).........................1022                                                                                                                               |                                                                         |
| 24.7.72 Clock Mux 2 Select Control Register (MUX_2_CSC)........................................................1024                                                                                                                |                                                                         |
| 24.7.73 Clock Mux 2 Select Status Register (MUX_2_CSS).........................................................                                                                                                                    | 1025                                                                    |
| 24.7.74 Clock Mux 2 Divider 0 Control Register (MUX_2_DC_0)..................................................                                                                                                                      | 1027                                                                    |
| 24.7.75 Clock Mux 2 Divider 1 Control Register (MUX_2_DC_1)..................................................                                                                                                                      | 1028                                                                    |
| 24.7.76 Clock Mux 2 Divider Update Status Register                                                                                                                                                                                 | (MUX_2_DIV_UPD_STAT).........................1029                       |
| 24.7.77 Clock Mux 3 Select Control Register (MUX_3_CSC)........................................................1031                                                                                                                |                                                                         |
| 24.7.78 Clock Mux 3 Select Status Register (MUX_3_CSS).........................................................                                                                                                                    | 1032                                                                    |
| 24.7.79 Clock Mux 3 Divider 0 Control Register (MUX_3_DC_0)..................................................                                                                                                                      | 1034                                                                    |
| 24.7.80 Clock Mux 3 Divider 1 Control Register (MUX_3_DC_1)..................................................                                                                                                                      | 1035                                                                    |

| 24.7.81 Clock Mux 3 Divider Update Status Register (MUX_3_DIV_UPD_STAT).........................1036                                                                                                                                                                                           |                                                                           |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------|
| 24.7.82 Clock Mux 4 Select Control Register (MUX_4_CSC)........................................................1038                                                                                                                                                                            |                                                                           |
| 24.7.83 Clock Mux 4 Select Status Register (MUX_4_CSS).........................................................                                                                                                                                                                                | 1039                                                                      |
| 24.7.84 Clock Mux 5 Select Control Register (MUX_5_CSC)........................................................1041                                                                                                                                                                            |                                                                           |
| 24.7.85 Clock Mux 5 Select Status Register (MUX_5_CSS).........................................................                                                                                                                                                                                | 1042                                                                      |
| 24.7.86 Clock Mux 6 Select Control Register (MUX_6_CSC)........................................................1044                                                                                                                                                                            |                                                                           |
| 24.7.87 Clock Mux 6 Select Status Register (MUX_6_CSS).........................................................                                                                                                                                                                                | 1046                                                                      |
| 24.7.88 Clock Mux 7 Select Control Register (MUX_7_CSC)........................................................1048                                                                                                                                                                            |                                                                           |
| 24.7.89 Clock Mux 7 Select Status Register (MUX_7_CSS).........................................................                                                                                                                                                                                | 1049                                                                      |
| 24.7.90 Clock Mux 7 Divider 0 Control Register (MUX_7_DC_0)..................................................                                                                                                                                                                                  | 1051                                                                      |
| 24.7.91 Clock Mux 7 Divider Update Status Register (MUX_7_DIV_UPD_STAT).........................1052                                                                                                                                                                                           |                                                                           |
| 24.7.92 Clock Mux 8 Select Control Register (MUX_8_CSC)........................................................1053                                                                                                                                                                            |                                                                           |
| 24.7.93 Clock Mux 8 Select Status Register (MUX_8_CSS).........................................................                                                                                                                                                                                | 1055                                                                      |
| 24.7.94 Clock Mux 8 Divider 0 Control Register (MUX_8_DC_0)..................................................                                                                                                                                                                                  | 1057                                                                      |
| 24.7.95 Clock Mux 8 Divider Update Status Register (MUX_8_DIV_UPD_STAT).........................1058                                                                                                                                                                                           |                                                                           |
| 24.7.96 Clock Mux 9 Select Control Register (MUX_9_CSC)........................................................1059                                                                                                                                                                            |                                                                           |
| 24.7.97 Clock Mux 9 Select Status Register (MUX_9_CSS).........................................................                                                                                                                                                                                | 1060                                                                      |
| 24.7.98 Clock Mux 9 Divider 0 Control Register (MUX_9_DC_0)..................................................                                                                                                                                                                                  | 1062                                                                      |
| 24.7.99 Clock Mux 9 Divider Update Status Register (MUX_9_DIV_UPD_STAT).........................1063                                                                                                                                                                                           |                                                                           |
| 24.8 MC_CGM_5 register descriptions......................................................................................1064 map...................................................................................................1065                                                       |                                                                           |
| 24.8.1 MC_CGM_5 memory                                                                                                                                                                                                                                                                         |                                                                           |
| 24.8.2 Clock Mux 0 Select Control Register                                                                                                                                                                                                                                                     | (MUX_0_CSC)..........................................................1065 |
| 24.8.3 Clock Mux 0 Select Status Register (MUX_0_CSS)...........................................................                                                                                                                                                                               | 1066                                                                      |
| 24.9 Functional description........................................................................................................1068                                                                                                                                                        |                                                                           |
| 24.9.1 Clock selection multiplexer..................................................................................................1068 Hardware-controlled clock multiplexer.................................................................................................1068            |                                                                           |
| Software-controlled clock multiplexer..................................................................................................                                                                                                                                                        | 1070                                                                      |
| 24.9.2 PCFS...................................................................................................................................1072                                                                                                                                             |                                                                           |
| PCFS control........................................................................................................................................1074                                                                                                                                       |                                                                           |
| Clock source power-up and selection..................................................................................................1074                                                                                                                                                      |                                                                           |
| Clock source power-down and deselection.........................................................................................                                                                                                                                                               | 1075                                                                      |
| Clock switch with load change.............................................................................................................1076                                                                                                                                                 |                                                                           |
| 24.9.3 Clock dividers......................................................................................................................1077                                                                                                                                                |                                                                           |
| 50% clock divider.................................................................................................................................1077                                                                                                                                         |                                                                           |
| Clock dividers update...........................................................................................................................1078                                                                                                                                           |                                                                           |
| 24.10 Glossary..........................................................................................................................                                                                                                                                                       | 1078                                                                      |
| 25 Digital Frequency Synthesizer (DFS)............................................1080                                                                                                                                                                                                         |                                                                           |
| Chapter 25.1                                                                                                                                                                                                                                                                                   |                                                                           |
| Overview............................................................................................................................1080                                                                                                                                                       |                                                                           |
| 25.1.1 Block diagram..................................................................................................................... 25.1.2 Features..............................................................................................................................1081    | 1080                                                                      |
| 25.2 Functional description........................................................................................................1082 25.2.1 Submodule sections............................................................................................................1082              |                                                                           |
| Phase generator..................................................................................................................................                                                                                                                                              | 1082                                                                      |
| Divider..................................................................................................................................................1082                                                                                                                                  |                                                                           |
| 25.2.2 Operations...........................................................................................................................1082                                                                                                                                               | 1082                                                                      |
| Port divider configuration.....................................................................................................................                                                                                                                                                |                                                                           |
| 25.2.3 Mode sections.....................................................................................................................1082                                                                                                                                                  |                                                                           |
| Modes of operation.............................................................................................................................. 25.2.4 Clocking.............................................................................................................................. | 1082 1083                                                                 |
| 25.2.5 Reset...................................................................................................................................1083                                                                                                                                            |                                                                           |
| 25.3 Initialization........................................................................................................................1083                                                                                                                                                |                                                                           |
| 25.4 DFS register descriptions..................................................................................................1084                                                                                                                                                           |                                                                           |
| 25.4.1 DFS memory map...............................................................................................................1084                                                                                                                                                       |                                                                           |

| 25.4.2 Port Status Register (PORTSR)..........................................................................................1085                                                                                                                                                  |                                                                                                     |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------|
| 25.4.3 Port Loss of Lock Status (PORTLOLSR)............................................................................1086                                                                                                                                                         |                                                                                                     |
| 25.4.4 Port Reset (PORTRESET)..................................................................................................1087                                                                                                                                                 |                                                                                                     |
| 25.4.5 Control (CTL)......................................................................................................................                                                                                                                                          | 1088                                                                                                |
| 25.4.6 Divider for Port n (DVPORT0 - DVPORT5).........................................................................1089                                                                                                                                                          |                                                                                                     |
| Chapter 26 PLL Digital Interface (PLLDIG)......................................................1091                                                                                                                                                                                 | Chapter 26 PLL Digital Interface (PLLDIG)......................................................1091 |
| 26.1 Overview............................................................................................................................1091                                                                                                                                       |                                                                                                     |
| 26.1.1 Block diagram.....................................................................................................................                                                                                                                                           | 1091                                                                                                |
| 26.1.2 Features..............................................................................................................................1091                                                                                                                                   |                                                                                                     |
| 26.2 ACCEL_PLL register descriptions.....................................................................................1092                                                                                                                                                       |                                                                                                     |
| 26.2.1 ACCEL_PLL memory map..................................................................................................1092                                                                                                                                                   |                                                                                                     |
| 26.2.2 PLL Control (PLLCR)..........................................................................................................                                                                                                                                                | 1092                                                                                                |
| 26.2.3 PLL Status (PLLSR)............................................................................................................1093                                                                                                                                           |                                                                                                     |
| 26.2.4 PLL Divider (PLLDV)...........................................................................................................1094                                                                                                                                           |                                                                                                     |
| 26.2.5 PLL Frequency Modulation (PLLFM)..................................................................................                                                                                                                                                           | 1096                                                                                                |
| 26.2.6 PLL Fractional Divider (PLLFD)..........................................................................................                                                                                                                                                     | 1097                                                                                                |
| 26.2.7 PLL Clock Multiplexer (PLLCLKMUX).................................................................................1098                                                                                                                                                       |                                                                                                     |
| 26.2.8 PLL Output Divider (PLLODIV_0 - PLLODIV_1).................................................................                                                                                                                                                                  | 1099                                                                                                |
| 26.3 CORE_PLL register descriptions.......................................................................................1100                                                                                                                                                      |                                                                                                     |
| 26.3.1 CORE_PLL memory map....................................................................................................1100                                                                                                                                                  |                                                                                                     |
| 26.3.2 PLL Control (PLLCR)..........................................................................................................                                                                                                                                                | 1101                                                                                                |
| 26.3.3 PLL Status (PLLSR)............................................................................................................1102                                                                                                                                           |                                                                                                     |
| 26.3.4 PLL Divider (PLLDV)...........................................................................................................1103                                                                                                                                           |                                                                                                     |
| 26.3.5 PLL Frequency Modulation (PLLFM)..................................................................................                                                                                                                                                           | 1104                                                                                                |
| 26.3.6 PLL Fractional Divider (PLLFD)..........................................................................................                                                                                                                                                     | 1106                                                                                                |
| 26.3.7 PLL Clock Multiplexer (PLLCLKMUX).................................................................................1107                                                                                                                                                       |                                                                                                     |
| 26.3.8 PLL Output Divider (PLLODIV_0 - PLLODIV_1).................................................................                                                                                                                                                                  | 1108                                                                                                |
| 26.4 DDR_PLL register descriptions.........................................................................................                                                                                                                                                         | 1109                                                                                                |
| 26.4.1 DDR_PLL memory map......................................................................................................                                                                                                                                                     | 1109 1110                                                                                           |
| 26.4.2 PLL Control (PLLCR)..........................................................................................................                                                                                                                                                |                                                                                                     |
| 26.4.3 PLL Status (PLLSR)............................................................................................................1110 26.4.4 PLL Divider (PLLDV)...........................................................................................................1111 |                                                                                                     |
| 26.4.5 PLL Frequency Modulation (PLLFM)..................................................................................                                                                                                                                                           | 1113                                                                                                |
| 26.4.6 PLL Fractional Divider (PLLFD)..........................................................................................                                                                                                                                                     | 1114                                                                                                |
| 26.4.7 PLL Clock Multiplexer (PLLCLKMUX).................................................................................1116                                                                                                                                                       |                                                                                                     |
| 26.4.8 PLL Output Divider (PLLODIV_0).......................................................................................                                                                                                                                                        | 1117                                                                                                |
| 26.5 PERIPH_PLL register descriptions....................................................................................1118                                                                                                                                                       |                                                                                                     |
| 26.5.1 PERIPH_PLL memory map.................................................................................................1118                                                                                                                                                   |                                                                                                     |
| 26.5.2 PLL Control (PLLCR)..........................................................................................................                                                                                                                                                | 1118                                                                                                |
| 26.5.3 PLL Status (PLLSR)............................................................................................................1119                                                                                                                                           |                                                                                                     |
| 26.5.4 PLL Divider (PLLDV)...........................................................................................................1120                                                                                                                                           |                                                                                                     |
| 26.5.5 PLL Fractional Divider (PLLFD)..........................................................................................                                                                                                                                                     | 1122                                                                                                |
| 26.5.6 PLL Clock Multiplexer (PLLCLKMUX).................................................................................1123                                                                                                                                                       |                                                                                                     |
| 26.5.7 PLL Output Divider (PLLODIV_0 - PLLODIV_7).................................................................                                                                                                                                                                  | 1124                                                                                                |
| 26.6 Functional description........................................................................................................1125                                                                                                                                             |                                                                                                     |
| 26.6.1 Modes of operation.............................................................................................................                                                                                                                                              | 1125                                                                                                |
| 26.6.2 Input clock frequency..........................................................................................................                                                                                                                                              | 1126                                                                                                |
| 26.6.3 Clock configuration..............................................................................................................1126                                                                                                                                        |                                                                                                     |
| 26.6.4 Loss of lock (LOL)...............................................................................................................1127                                                                                                                                        |                                                                                                     |
| 26.6.5 Frequency modulation.........................................................................................................1127                                                                                                                                            |                                                                                                     |
| Frequency modulation programming................................................................................................... signals...................................................................................................................1128                  | 1127                                                                                                |
| 26.6.6 Interrupt signals.................................................................................................................1129                                                                                                                                       |                                                                                                     |
| 26.7 External                                                                                                                                                                                                                                                                       |                                                                                                     |

| 26.8 Initialization information.....................................................................................................1129                                                                                                                                                           |           |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|
| Chapter 27 Fast Crystal Oscillator Digital Controller (FXOSC)........................1130                                                                                                                                                                                                          |           |
| 27.1 Overview............................................................................................................................1130                                                                                                                                                      |           |
| 27.1.1 Block diagram.....................................................................................................................                                                                                                                                                          | 1130      |
| 27.1.2 Features..............................................................................................................................1130                                                                                                                                                  |           |
| 27.2 FXOSC register descriptions.............................................................................................1130                                                                                                                                                                  |           |
| 27.2.1 FXOSC memory map..........................................................................................................1130                                                                                                                                                              |           |
| 27.2.2 FXOSC Control Register (CTRL)........................................................................................1131                                                                                                                                                                   |           |
| 27.2.3 Oscillator Status Register (STAT).......................................................................................1133                                                                                                                                                                |           |
| 27.3 Functional description........................................................................................................1134                                                                                                                                                            |           |
| 27.3.1 Clock generation in Crystal mode.......................................................................................                                                                                                                                                                     | 1134      |
| 27.3.2 Clock generation in Single-Input Bypass mode.................................................................. Clocking..............................................................................................................................                                       | 1134      |
| 27.3.3                                                                                                                                                                                                                                                                                             | 1135      |
| 27.3.4 Interrupts.............................................................................................................................1135                                                                                                                                                 |           |
| 27.4 External signals.................................................................................................................1135                                                                                                                                                         |           |
| 27.5 Initialization........................................................................................................................1135                                                                                                                                                    |           |
| Reset.............................................................................................1136                                                                                                                                                                                             |           |
| Chapter 28                                                                                                                                                                                                                                                                                         |           |
| 28.1 Introduction........................................................................................................................1136                                                                                                                                                      |           |
| 28.2 Reset features...................................................................................................................1137                                                                                                                                                         |           |
| 28.3 High-level reset sequence.................................................................................................1137 sources....................................................................................................................1138                                |           |
| 28.4 Reset                                                                                                                                                                                                                                                                                         |           |
| 28.5 Reset sources descriptions...............................................................................................                                                                                                                                                                     | 1140      |
| 28.5.1 POR sources.......................................................................................................................1140                                                                                                                                                      |           |
| On-chip POR........................................................................................................................................1140                                                                                                                                            |           |
| Critical LVDs........................................................................................................................................                                                                                                                                              | 1141      |
| External POR_B pin.............................................................................................................................1141                                                                                                                                                |           |
| POR watchdog timer............................................................................................................................1141                                                                                                                                                 |           |
| 28.5.2 Destructive reset sources....................................................................................................1141                                                                                                                                                           |           |
| SPD fail................................................................................................................................................1141                                                                                                                                       |           |
| FCCU failure to react...........................................................................................................................                                                                                                                                                   | 1142      |
| STCU2 unrecoverable fault..................................................................................................................1142                                                                                                                                                    |           |
| Functional reset escalation to destructive reset...................................................................................1142                                                                                                                                                            |           |
| FXOSC failure......................................................................................................................................1142                                                                                                                                            |           |
| CORE_PLL loss of lock........................................................................................................................1142                                                                                                                                                  |           |
| PERIPH_PLL loss of lock.....................................................................................................................1143                                                                                                                                                   |           |
| DDR_PLL loss of lock..........................................................................................................................                                                                                                                                                     | 1143      |
| ACCEL_PLL loss of lock......................................................................................................................1143                                                                                                                                                   |           |
| XBAR_DIV3 clock failure.....................................................................................................................                                                                                                                                                       | 1143      |
| Life cycle error.....................................................................................................................................                                                                                                                                              | 1143      |
| Software destructive reset...................................................................................................................                                                                                                                                                      | 1143      |
| Debug destructive reset.......................................................................................................................1143                                                                                                                                                 |           |
| 28.5.3 Functional reset sources.....................................................................................................1144 FCCU reset reaction ...........................................................................................................................           | 1144      |
| Self-test done.......................................................................................................................................1144                                                                                                                                          |           |
| SWT_0 timeout....................................................................................................................................                                                                                                                                                  |           |
|                                                                                                                                                                                                                                                                                                    | 1144 1144 |
| Software functional reset..................................................................................................................... Debug functional reset.........................................................................................................................1144 |           |
| 28.5.4 Non-MC_RGM and indirect reset sources..........................................................................                                                                                                                                                                             | 1144      |
| JCOMP pin...........................................................................................................................................1144                                                                                                                                           |           |
| 28.5.5 Destructive reset escalation to stay in reset........................................................................1144                                                                                                                                                                   |           |
| 28.5.6 RESET_B............................................................................................................................1145                                                                                                                                                     |           |

| 28.6 Reset                                                                                                                                                                                                                                                                           | process....................................................................................................................1145   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| 28.6.1 Overview.............................................................................................................................                                                                                                                                         | 1145                                                                                                                              |
| 28.6.2 Reset process sequence.....................................................................................................1146                                                                                                                                               |                                                                                                                                   |
| POR sequence.....................................................................................................................................1146                                                                                                                                |                                                                                                                                   |
| Destructive reset sequence.................................................................................................................                                                                                                                                          | 1146                                                                                                                              |
| Functional reset sequence...................................................................................................................1147                                                                                                                                     |                                                                                                                                   |
| Standby reset sequence......................................................................................................................                                                                                                                                         | 1149                                                                                                                              |
| 28.7 Chip status on reset exit....................................................................................................1150                                                                                                                                               |                                                                                                                                   |
| 28.8 Module status during reset process...................................................................................1153                                                                                                                                                       |                                                                                                                                   |
| 28.9 Determining reset cause on reset exit...............................................................................1156 I/Os...........................................................................................................                                        |                                                                                                                                   |
| 28.10 Reset-related                                                                                                                                                                                                                                                                  | 1157                                                                                                                              |
| 28.11 Pad states during reset sequence and immediately after reset exit................................1157                                                                                                                                                                          |                                                                                                                                   |
| 28.12 Software resettable domains...........................................................................................1157                                                                                                                                                     |                                                                                                                                   |
| 28.12.1 Introduction.......................................................................................................................                                                                                                                                          | 1158                                                                                                                              |
| 28.12.2 List of software reset domains/partitions on the chip........................................................                                                                                                                                                                | 1159                                                                                                                              |
| Cortex-A53 software-resettable domain/partition.................................................................................1159                                                                                                                                                 |                                                                                                                                   |
| 28.12.3 State of the software reset domains/partitions after power-up/destructive/functional reset sequence...................................................................................................................................1160                                   |                                                                                                                                   |
| 28.12.4 Software reset partition turn-on flowchart.........................................................................                                                                                                                                                          | 1161                                                                                                                              |
| 28.12.5 Software reset partition turn-off flowchart.........................................................................                                                                                                                                                         | 1161                                                                                                                              |
| 28.12.6 PFE software reset partition turn-off flowchart..................................................................1162                                                                                                                                                        |                                                                                                                                   |
| 28.12.7 PFE software reset partition turn-on flowchart..................................................................1163                                                                                                                                                         |                                                                                                                                   |
| 28.12.8 LLCE software reset partition turn-on flowchart................................................................1164                                                                                                                                                          |                                                                                                                                   |
| 28.12.9 LLCE software reset partition turn-off flowchart................................................................1165                                                                                                                                                         |                                                                                                                                   |
| 28.12.10 Core turn-on sequence...................................................................................................                                                                                                                                                    | 1166                                                                                                                              |
| 28.12.11 Core turn-off sequence...................................................................................................                                                                                                                                                   | 1167                                                                                                                              |
| 28.12.12 Self-triggered reset (warm reset) sequence for Cortex-M7 application core...................1168                                                                                                                                                                            |                                                                                                                                   |
| 28.12.13 Cortex-A53 core warm reset sequence...........................................................................1169                                                                                                                                                          | 1170                                                                                                                              |
| 28.12.14 Software peripheral resets..............................................................................................                                                                                                                                                    |                                                                                                                                   |
| 28.13 Reset Domain Controller (RDC) register descriptions.....................................................1170                                                                                                                                                                   | 1170                                                                                                                              |
| 28.13.1 RDC memory map............................................................................................................ 28.13.2 Software Reset Domain 1 Control (RD1_CTRL_REG).....................................................                                       | 1171                                                                                                                              |
| 28.13.3 Software Reset Domain 2 Control (RD2_CTRL_REG).....................................................                                                                                                                                                                          | 1172 1173                                                                                                                         |
| 28.13.4 Software Reset Domain 3 Control (RD3_CTRL_REG).....................................................                                                                                                                                                                          |                                                                                                                                   |
| 28.13.5 Software Reset Domain 1 Status (RD1_STAT_REG).......................................................1174                                                                                                                                                                     |                                                                                                                                   |
| 28.13.6 Software Reset Domain 2 Status (RD2_STAT_REG).......................................................1175                                                                                                                                                                     |                                                                                                                                   |
| 28.13.7 Software Reset Domain 3 Status (RD3_STAT_REG).......................................................1176                                                                                                                                                                     |                                                                                                                                   |
| Chapter 29 Reset Generation Module (MC_RGM)..........................................1177                                                                                                                                                                                            | Chapter 29 Reset Generation Module (MC_RGM)..........................................1177                                         |
| 29.1 Chip-specific MC_RGM information..................................................................................                                                                                                                                                              | 1177                                                                                                                              |
| 29.1.1 Reset sources..................................................................................................................... 29.1.2 Peripheral numbers.............................................................................................................1177 | 1177                                                                                                                              |
| 29.1.3 Clear functional reset counter during initial application sequence......................................                                                                                                                                                                      | 1177                                                                                                                              |
| 29.1.4 Limitations on individual peripheral resets..........................................................................                                                                                                                                                         | 1177                                                                                                                              |
| 29.2 Introduction........................................................................................................................1177                                                                                                                                        |                                                                                                                                   |
| 29.3 Features............................................................................................................................                                                                                                                                            | 1178                                                                                                                              |
| 29.4 Reset                                                                                                                                                                                                                                                                           | sources....................................................................................................................1179   |
| 29.5 External signal description.................................................................................................1179                                                                                                                                                |                                                                                                                                   |
| 29.6 RESET_B pin assertion and pin safe state control............................................................1179                                                                                                                                                                |                                                                                                                                   |
| 29.7 MC_RGM register descriptions..........................................................................................1179                                                                                                                                                      |                                                                                                                                   |
| 29.7.1 MC RGM Register Map memory map.................................................................................1179                                                                                                                                                           |                                                                                                                                   |
| 29.7.2 Destructive Event Status Register (DES)............................................................................1180                                                                                                                                                       |                                                                                                                                   |
| 29.7.3 Functional /External Reset Status Register (FES)..............................................................1184                                                                                                                                                            |                                                                                                                                   |
| 29.7.4 Functional Event Reset Disable Register (FERD)..............................................................                                                                                                                                                                  | 1188                                                                                                                              |

| 29.7.5 Functional Reset Escalation Counter Register (FREC)......................................................                                                                                                                                                                                   | 1191   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|
| 29.7.6 Functional Reset Escalation Threshold Register (FRET)...................................................                                                                                                                                                                                    | 1191   |
| 29.7.7 Destructive Reset Escalation Threshold Register (DRET)..................................................1192                                                                                                                                                                                |        |
| 29.7.8 External Reset Control Register (ERCTRL)........................................................................1193                                                                                                                                                                        |        |
| 29.7.9 Reset During Standby Status Register (RDSS)..................................................................1194                                                                                                                                                                           |        |
| 29.7.10 Peripheral Reset (PRST0_0).............................................................................................1195                                                                                                                                                                |        |
| 29.7.11 Peripheral Reset (PRST1_0).............................................................................................1198                                                                                                                                                                |        |
| 29.7.12 Peripheral Reset (PRST2_0).............................................................................................1201                                                                                                                                                                |        |
| 29.7.13 Peripheral Reset (PRST3_0).............................................................................................1204                                                                                                                                                                |        |
| 29.7.14 Peripheral Reset Status Register (PSTAT0_0).................................................................1207                                                                                                                                                                           |        |
| 29.7.15 Peripheral Reset Status Register (PSTAT1_0).................................................................1210                                                                                                                                                                           |        |
| 29.7.16 Peripheral Reset Status Register (PSTAT2_0).................................................................1213                                                                                                                                                                           |        |
| 29.7.17 Peripheral Reset Status Register (PSTAT3_0).................................................................1216                                                                                                                                                                           |        |
| 29.8 Functional description........................................................................................................1219                                                                                                                                                            |        |
| 29.8.1 Reset state machine...........................................................................................................                                                                                                                                                              | 1219   |
| Power-on reset sequence....................................................................................................................1220                                                                                                                                                    |        |
| Destructive reset sequence.................................................................................................................                                                                                                                                                        | 1220   |
| Functional reset sequence...................................................................................................................1221 phase............................................................................................................................................ |        |
| Idle                                                                                                                                                                                                                                                                                               | 1221   |
| 29.8.2 Destructive resets............................................................................................................... reset......................................................................................................................1222                           | 1221   |
| 29.8.3 External                                                                                                                                                                                                                                                                                    |        |
| 29.8.4 Functional resets.................................................................................................................1222                                                                                                                                                      |        |
| 29.8.5 Alternate event generation..................................................................................................1222                                                                                                                                                            |        |
| 29.8.6 Reset_b assertion control....................................................................................................1222                                                                                                                                                           |        |
| 29.8.7 Functional reset escalation.................................................................................................                                                                                                                                                                | 1223   |
| 29.8.8 Destructive reset escalation................................................................................................1223                                                                                                                                                            |        |
| 29.8.9 Individual peripheral resets.................................................................................................                                                                                                                                                               | 1224   |
| Chapter 30 Boot...............................................................................................1225                                                                                                                                                                                 |        |
| 30.1 Introduction........................................................................................................................1225                                                                                                                                                      |        |
| 30.2 Features............................................................................................................................                                                                                                                                                          | 1225   |
| 30.3 Boot modes.......................................................................................................................                                                                                                                                                             | 1225   |
| 30.3.1 Serial Boot mode.................................................................................................................1226                                                                                                                                                       |        |
| End-of-line programming.....................................................................................................................                                                                                                                                                       | 1226   |
| Non-responsive modules.....................................................................................................................                                                                                                                                                        | 1226   |
| 30.3.2 Boot from fuses and RCON ...............................................................................................                                                                                                                                                                    | 1227   |
| Boot from fuses....................................................................................................................................1227                                                                                                                                            |        |
| Boot from RCON..................................................................................................................................1227                                                                                                                                               |        |
| RCON mode selection.........................................................................................................................                                                                                                                                                       | 1228   |
| Selection of boot from fuses or boot from RCON................................................................................ Program image..................................................................................................................1229                                 | 1228   |
| 30.4 30.4.1 Image Vector Table (IVT)....................................................................................................1229                                                                                                                                                       |        |
| IVT boot configuration word.................................................................................................................1230                                                                                                                                                   |        |
| Life cycle configuration word................................................................................................................1231                                                                                                                                                  |        |
| 30.4.2 Device Configuration Data (DCD).......................................................................................1232                                                                                                                                                                  |        |
| DCD commands...................................................................................................................................1232                                                                                                                                                |        |
| 30.4.3 Self-Test..............................................................................................................................1236                                                                                                                                                 |        |
| Self-Test boot operation.......................................................................................................................1236                                                                                                                                                |        |
| Self-Test DCD image structure............................................................................................................1236                                                                                                                                                      |        |
| 30.4.4 Application boot...................................................................................................................1236                                                                                                                                                     |        |
| 30.4.5 Serial boot...........................................................................................................................1237                                                                                                                                                  |        |
| 30.5 Boot register descriptions..................................................................................................1239 30.5.1 Boot memory map...............................................................................................................1239                    |        |
| 30.5.2 Boot Configuration 1 (BOOT_GPR_BMR1)........................................................................                                                                                                                                                                                |        |
|                                                                                                                                                                                                                                                                                                    | 1240   |

| 30.5.3 Boot Configuration 2 (BOOT_GPR_BMR2)........................................................................                                                                                                                                                                         | 1241                                                                                               |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------|
| 30.6 Boot register descriptions..................................................................................................1242                                                                                                                                                       |                                                                                                    |
| 30.6.1 Boot memory map...............................................................................................................1242                                                                                                                                                   |                                                                                                    |
| 30.6.2 SRC POR Control (SRC_POR_CTRL_REG)......................................................................1242 flow............................................................................................................................1243                                    |                                                                                                    |
| 30.7 Boot                                                                                                                                                                                                                                                                                   |                                                                                                    |
| 30.7.1 Boot flow phases.................................................................................................................1244                                                                                                                                                |                                                                                                    |
| Initialize 1 boot flow phase...................................................................................................................1244                                                                                                                                         |                                                                                                    |
| Self-Test...............................................................................................................................................1245                                                                                                                                |                                                                                                    |
| Initialize 2 boot flow phase...................................................................................................................1245                                                                                                                                         |                                                                                                    |
| 30.7.2 Boot flow diagram...............................................................................................................                                                                                                                                                     | 1247                                                                                               |
| 30.8 Boot settings and fuse map                                                                                                                                                                                                                                                             | ..............................................................................................1248 |
| 30.9 BootROM impact on module registers' reset values                                                                                                                                                                                                                                       | ........................................................ 1248                                      |
| 30.10 BootROM clock configuration..........................................................................................1248                                                                                                                                                             |                                                                                                    |
| 30.11 Image authentication and decryption...............................................................................1249 boot.......................................................................................................................                                    |                                                                                                    |
| 30.12 Serial                                                                                                                                                                                                                                                                                | 1249                                                                                               |
| 30.12.1 XOSC configuration..........................................................................................................                                                                                                                                                        | 1250                                                                                               |
| 30.12.2 Serial download protocol...................................................................................................1250                                                                                                                                                     |                                                                                                    |
| Serial download protocol - UART and CAN........................................................................................ FlexCAN............................................................................................................................1252                     | 1250                                                                                               |
| 30.12.3                                                                                                                                                                                                                                                                                     |                                                                                                    |
| FlexCAN I/O multiplexer configuration.................................................................................................1252 configuration..............................................................................................................................      |                                                                                                    |
| Clock                                                                                                                                                                                                                                                                                       | 1253                                                                                               |
| Baud rates............................................................................................................................................1253                                                                                                                                  |                                                                                                    |
| FlexCAN boot operation.......................................................................................................................1253                                                                                                                                           |                                                                                                    |
| 30.12.4 UART................................................................................................................................                                                                                                                                                | 1254                                                                                               |
| UART IOMUX configuration.................................................................................................................1254                                                                                                                                               |                                                                                                    |
| Clock configuration.............................................................................................................................. rates.................................................................................................................................    | 1254                                                                                               |
| UART baud                                                                                                                                                                                                                                                                                   | 1254                                                                                               |
| 30.13 Boot from external flash memory.....................................................................................1254                                                                                                                                                              |                                                                                                    |
| 30.13.1 QuadSPI boot....................................................................................................................1255                                                                                                                                                |                                                                                                    |
| Functional description..........................................................................................................................1255                                                                                                                                        |                                                                                                    |
| QuadSPI IOMUX configuration............................................................................................................1258 QuadSPI clock configuration................................................................................................................1259 |                                                                                                    |
| QuadSPI configuration parameters......................................................................................................1260                                                                                                                                                  |                                                                                                    |
| QuadSPI boot flow diagram.................................................................................................................1262                                                                                                                                              |                                                                                                    |
| 30.13.2 SDHC boot......................................................................................................................1263                                                                                                                                                |                                                                                                    |
|                                                                                                                                                                                                                                                                                             | 1264                                                                                               |
| SDHC IOMUX configuration.............................................................................................................. SDHC clock configuration..................................................................................................................1264     |                                                                                                    |
| SDHC supported data rates...............................................................................................................1265                                                                                                                                               |                                                                                                    |
| SDHC boot flow diagrams..................................................................................................................1265 Fail-Safe..........................................................................................................................1272      |                                                                                                    |
| 30.14                                                                                                                                                                                                                                                                                       |                                                                                                    |
| 30.15 Boot target.......................................................................................................................1272                                                                                                                                                |                                                                                                    |
| 30.16 Boot target watchdog.......................................................................................................1272                                                                                                                                                       |                                                                                                    |
| 30.17 Standby boot...................................................................................................................                                                                                                                                                       | 1273                                                                                               |
| Chapter 31 Power Management......................................................................1275                                                                                                                                                                                       |                                                                                                    |
| 31.1 Introduction........................................................................................................................1275                                                                                                                                               |                                                                                                    |
| 31.1.1 Power management functional blocks................................................................................                                                                                                                                                                   | 1275                                                                                               |
| 31.2 Power management features............................................................................................                                                                                                                                                                  | 1275                                                                                               |
| 31.3 Power-related                                                                                                                                                                                                                                                                          |                                                                                                    |
| I/Os.............................................................................................................1276 31.4 Operating modes...............................................................................................................1276                               |                                                                                                    |
| 31.4.1 Reset mode.........................................................................................................................1277                                                                                                                                              |                                                                                                    |
| 31.4.2 Run mode............................................................................................................................1278                                                                                                                                             |                                                                                                    |
| 31.4.3 Standby mode ....................................................................................................................1278                                                                                                                                                |                                                                                                    |
| Standby mode modules.......................................................................................................................                                                                                                                                                 | 1278                                                                                               |

| High-level Standby mode power-down/power-up flow                                                                                                                                                                                                                                                                                                                                                          | diagram...........................................................1279   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------|
| 31.5 Operating mode transitions...............................................................................................                                                                                                                                                                                                                                                                            | 1279                                                                     |
| 31.5.1 Reset mode to Run mode...................................................................................................                                                                                                                                                                                                                                                                          | 1279                                                                     |
| 31.5.2 Configuring clocks...............................................................................................................1279                                                                                                                                                                                                                                                              |                                                                          |
| 31.5.3 Turning on cores and partitions...........................................................................................1279                                                                                                                                                                                                                                                                     |                                                                          |
| 31.5.4 Run mode to Reset mode...................................................................................................                                                                                                                                                                                                                                                                          | 1279                                                                     |
| 31.5.5 Run mode to Standby mode...............................................................................................                                                                                                                                                                                                                                                                            | 1279                                                                     |
| Standby mode entry flow.....................................................................................................................                                                                                                                                                                                                                                                              | 1280                                                                     |
| 31.5.6 Standby mode to Run mode...............................................................................................                                                                                                                                                                                                                                                                            | 1280                                                                     |
| Standby mode exit flow........................................................................................................................1281                                                                                                                                                                                                                                                        |                                                                          |
| 31.5.7 Standby to Reset mode.......................................................................................................1281                                                                                                                                                                                                                                                                   |                                                                          |
| 31.5.8 Wake-up pin pullup/pulldown control during Run and Standby modes...............................1282                                                                                                                                                                                                                                                                                                |                                                                          |
| 31.6 Operating mode control blocks..........................................................................................1283                                                                                                                                                                                                                                                                          |                                                                          |
| 31.6.1 MC_ME...............................................................................................................................                                                                                                                                                                                                                                                               | 1283                                                                     |
| 31.6.2 MC_PCU.............................................................................................................................                                                                                                                                                                                                                                                                | 1283                                                                     |
| 31.6.3 MC_RGM ............................................................................................................................1284                                                                                                                                                                                                                                                            |                                                                          |
| 31.6.4 RTC.....................................................................................................................................1284                                                                                                                                                                                                                                                       |                                                                          |
| 31.6.5 WKPU.................................................................................................................................                                                                                                                                                                                                                                                              | 1284                                                                     |
| NMI pins...............................................................................................................................................1286                                                                                                                                                                                                                                               |                                                                          |
| Wake-up pins.......................................................................................................................................1286                                                                                                                                                                                                                                                   |                                                                          |
| Wake from RTC...................................................................................................................................                                                                                                                                                                                                                                                          | 1286                                                                     |
| 31.6.6 Wake-up pin glitch filter.......................................................................................................1286                                                                                                                                                                                                                                                               |                                                                          |
| 31.7 Power management and power domains..........................................................................1286                                                                                                                                                                                                                                                                                     |                                                                          |
| 31.7.1 Precision voltage monitoring...............................................................................................1287                                                                                                                                                                                                                                                                    |                                                                          |
| 31.7.2 Supply Presence Detectors (SPD)......................................................................................1288                                                                                                                                                                                                                                                                          |                                                                          |
| NCSPD configuration...........................................................................................................................1288 CSPD configuration.............................................................................................................................                                                                                                        | 1291                                                                     |
| 31.7.3 Voltage overshoot and undershoot protection....................................................................                                                                                                                                                                                                                                                                                    | 1291                                                                     |
| 31.7.4 External PMIC interface .....................................................................................................                                                                                                                                                                                                                                                                      | 1291                                                                     |
| Use case: Interfacing to external PMIC ..............................................................................................                                                                                                                                                                                                                                                                     | 1292                                                                     |
| Debug use case: Interfacing to external PMIC ...................................................................................                                                                                                                                                                                                                                                                          | 1292                                                                     |
| Standby mode use case: Interfacing to external PMIC .......................................................................1293                                                                                                                                                                                                                                                                           |                                                                          |
| Safety context for PMIC WDOG .........................................................................................................                                                                                                                                                                                                                                                                    | 1293                                                                     |
| 31.8 Power mode control blocks...............................................................................................                                                                                                                                                                                                                                                                             | 1294                                                                     |
| 31.8.1 PMIC control.......................................................................................................................                                                                                                                                                                                                                                                                | 1294                                                                     |
| Static Voltage Scaling (SVS)...............................................................................................................                                                                                                                                                                                                                                                               | 1294 1296                                                                |
| 31.8.2 PMC.................................................................................................................................... 31.9 Powerup/powerdown ramp rates and sequences.............................................................                                                                                                                                               | 1297                                                                     |
| 31.9.1 Pin behavior during powerup..............................................................................................                                                                                                                                                                                                                                                                          | 1297                                                                     |
| 31.9.2 Chip startup and shutdown.................................................................................................                                                                                                                                                                                                                                                                         | 1297                                                                     |
| 31.9.3 Standby mode entry............................................................................................................1298                                                                                                                                                                                                                                                                 |                                                                          |
| 31.9.4 Standby mode exit..............................................................................................................                                                                                                                                                                                                                                                                    | 1298                                                                     |
| 31.10 Low power modes...........................................................................................................                                                                                                                                                                                                                                                                          | 1298                                                                     |
| 31.10.1 Wake-up sources..............................................................................................................                                                                                                                                                                                                                                                                     | 1298                                                                     |
| 31.11 Power management and power domains........................................................................1298                                                                                                                                                                                                                                                                                      |                                                                          |
| 31.11.1 I/O power domains............................................................................................................1298                                                                                                                                                                                                                                                                 |                                                                          |
| 31.11.2 Standby pads....................................................................................................................                                                                                                                                                                                                                                                                  | 1300                                                                     |
| Chapter 32 Mode Entry Module (MC_ME).......................................................1301                                                                                                                                                                                                                                                                                                           | 1301                                                                     |
| 32.1 Chip-specific MC_ME information..................................................................................... 32.1.1 MC_ME modes....................................................................................................................1301 32.1.2 MC_ME partition 0 mapping................................................................................................1301 |                                                                          |
| 32.1.3 MC_ME partition 1 mapping................................................................................................1302                                                                                                                                                                                                                                                                      |                                                                          |
| 32.1.4 MC_ME partition 2 mapping................................................................................................1304                                                                                                                                                                                                                                                                      |                                                                          |

| 32.1.5 MC_ME partition 3 mapping................................................................................................1304                                                                                                                                             |      |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|
| 32.1.6 Core controls.......................................................................................................................1304                                                                                                                                  |      |
| 32.1.7 Turning off cores and partitions...........................................................................................1305                                                                                                                                           |      |
| 32.1.8 Enable output isolation........................................................................................................1305                                                                                                                                       |      |
| 32.1.9 Disable core clocks.............................................................................................................                                                                                                                                          | 1305 |
| 32.1.10 Disable partition clocks.....................................................................................................                                                                                                                                            | 1306 |
| 32.1.11 Disable COFB clocks........................................................................................................                                                                                                                                              | 1306 |
| 32.1.12 Assert partition reset signals.............................................................................................1306 Introduction........................................................................................................................1306 |      |
| 32.2                                                                                                                                                                                                                                                                             |      |
| 32.3 Features............................................................................................................................                                                                                                                                        | 1307 |
| 32.4 MC_ME register descriptions.............................................................................................1307                                                                                                                                                |      |
| 32.4.1 MC_ME memory map.........................................................................................................                                                                                                                                                 | 1308 |
| 32.4.2 Control Key Register (CTL_KEY)........................................................................................1310                                                                                                                                                |      |
| 32.4.3 Mode Configuration Register (MODE_CONF)....................................................................                                                                                                                                                               | 1311 |
| 32.4.4 Mode Update Register (MODE_UPD).................................................................................1312                                                                                                                                                      |      |
| 32.4.5 Mode Status Register (MODE_STAT)................................................................................                                                                                                                                                          | 1313 |
| 32.4.6 Main Core ID Register (MAIN_COREID)............................................................................                                                                                                                                                           | 1314 |
| 32.4.7 Partition 0 Process Configuration Register (PRTN0_PCONF)............................................1315                                                                                                                                                                  |      |
| 32.4.8 Partition 0 Process Update Register (PRTN0_PUPD)........................................................1316                                                                                                                                                              |      |
| 32.4.9 Partition 0 Status Register (PRTN0_STAT)........................................................................                                                                                                                                                          | 1318 |
| 32.4.10 Partition 0 COFB Set 0 Clock Status Register (PRTN0_COFB0_STAT)..........................1319                                                                                                                                                                            |      |
| 32.4.11 Partition 0 COFB Set 0 Clock Enable Register (PRTN0_COFB0_CLKEN)......................                                                                                                                                                                                   | 1324 |
| 32.4.12 Partition 0 Core 0 Process Configuration Register (PRTN0_CORE0_PCONF)................1329                                                                                                                                                                                |      |
| 32.4.13 Partition 0 Core 0 Process Update Register (PRTN0_CORE0_PUPD)............................1330                                                                                                                                                                            |      |
| 32.4.14 Partition 0 Core 0 Status Register (PRTN0_CORE0_STAT)............................................                                                                                                                                                                        | 1331 |
| 32.4.15 Partition 0 Core 0 Address Register (PRTN0_CORE0_ADDR)........................................                                                                                                                                                                           | 1332 |
| 32.4.16 Partition 0 Core 1 Process Configuration Register (PRTN0_CORE1_PCONF)................1332                                                                                                                                                                                |      |
| 32.4.17 Partition 0 Core 1 Process Update Register (PRTN0_CORE1_PUPD)............................1333                                                                                                                                                                            |      |
| 32.4.18 Partition 0 Core 1 Status Register (PRTN0_CORE1_STAT)............................................                                                                                                                                                                        | 1334 |
| 32.4.19 Partition 0 Core 1 Address Register (PRTN0_CORE1_ADDR)........................................                                                                                                                                                                           | 1335 |
| 32.4.20 Partition 0 Core 2 Process Configuration Register (PRTN0_CORE2_PCONF)................1336                                                                                                                                                                                |      |
| 32.4.21 Partition 0 Core 2 Process Update Register (PRTN0_CORE2_PUPD)............................1337                                                                                                                                                                            |      |
| 32.4.22 Partition 0 Core 2 Status Register (PRTN0_CORE2_STAT)............................................                                                                                                                                                                        | 1338 |
| 32.4.23 Partition 0 Core 2 Address Register (PRTN0_CORE2_ADDR)........................................                                                                                                                                                                           | 1339 |
| 32.4.24 Partition 0 Core 3 Process Configuration Register (PRTN0_CORE3_PCONF)................1340 32.4.25 Partition 0 Core 3 Process Update Register (PRTN0_CORE3_PUPD)............................1341                                                                          |      |
| 32.4.26 Partition 0 Core 3 Status Register (PRTN0_CORE3_STAT)............................................                                                                                                                                                                        | 1342 |
| 32.4.27 Partition 0 Core 3 Address Register (PRTN0_CORE3_ADDR)........................................                                                                                                                                                                           | 1343 |
| 32.4.28 Partition 1 Process Configuration Register (PRTN1_PCONF)..........................................1344                                                                                                                                                                   |      |
| 32.4.29 Partition 1 Process Update Register (PRTN1_PUPD)......................................................1346                                                                                                                                                               |      |
| 32.4.30 Partition 1 Status Register (PRTN1_STAT)......................................................................                                                                                                                                                           | 1347 |
| 32.4.31 Partition 1 Core 0 Process Configuration Register (PRTN1_CORE0_PCONF)................1348                                                                                                                                                                                |      |
| 32.4.32 Partition 1 Core 0 Process Update Register (PRTN1_CORE0_PUPD)............................1349                                                                                                                                                                            |      |
| 32.4.33 Partition 1 Core 0 Status Register (PRTN1_CORE0_STAT)............................................                                                                                                                                                                        | 1350 |
| 32.4.34 Partition 1 Core 0 Address Register (PRTN1_CORE0_ADDR)........................................                                                                                                                                                                           | 1351 |
| 32.4.35 Partition 1 Core 1 Process Configuration Register (PRTN1_CORE1_PCONF)................1352                                                                                                                                                                                |      |
| 32.4.36 Partition 1 Core 1 Process Update Register (PRTN1_CORE1_PUPD)............................1353                                                                                                                                                                            |      |
| 32.4.37 Partition 1 Core 1 Status Register (PRTN1_CORE1_STAT)............................................                                                                                                                                                                        | 1354 |
| 32.4.38 Partition 1 Core 1 Address Register (PRTN1_CORE1_ADDR)........................................                                                                                                                                                                           | 1355 |
| 32.4.39 Partition 1 Core 2 Process Configuration Register (PRTN1_CORE2_PCONF)................1356                                                                                                                                                                                |      |
| 32.4.40 Partition 1 Core 2 Process Update Register (PRTN1_CORE2_PUPD)............................1357                                                                                                                                                                            |      |
| 32.4.41 Partition 1 Core 2 Status Register (PRTN1_CORE2_STAT)............................................                                                                                                                                                                        | 1358 |
| 32.4.42 Partition 1 Core 2 Address Register (PRTN1_CORE2_ADDR)........................................                                                                                                                                                                           | 1359 |
| 32.4.43 Partition 1 Core 3 Process Configuration Register (PRTN1_CORE3_PCONF)................1360                                                                                                                                                                                |      |
| 32.4.44 Partition 1 Core 3 Process Update Register (PRTN1_CORE3_PUPD)............................1361                                                                                                                                                                            |      |

| 32.4.45 Partition 1 Core 3 Status Register (PRTN1_CORE3_STAT)............................................                                                                                                                                                                      | 1362      |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|
| 32.4.46 Partition 1 Core 3 Address Register (PRTN1_CORE3_ADDR)........................................                                                                                                                                                                         | 1363      |
| 32.4.47 Partition 2 Process Configuration Register (PRTN2_PCONF)..........................................1364                                                                                                                                                                 |           |
| 32.4.48 Partition 2 Process Update Register (PRTN2_PUPD)......................................................1366                                                                                                                                                             |           |
| 32.4.49 Partition 2 Status Register (PRTN2_STAT)......................................................................                                                                                                                                                         | 1367      |
| 32.4.50 Partition 2 COFB Set 0 Clock Status Register (PRTN2_COFB0_STAT)..........................1368                                                                                                                                                                          |           |
| 32.4.51 Partition 2 COFB Set 0 Clock Enable Register (PRTN2_COFB0_CLKEN)......................                                                                                                                                                                                 | 1373      |
| 32.4.52 Partition 3 Process Configuration Register (PRTN3_PCONF)..........................................1378                                                                                                                                                                 |           |
| 32.4.53 Partition 3 Process Update Register (PRTN3_PUPD)......................................................1380                                                                                                                                                             |           |
| 32.4.54 Partition 3 Status Register (PRTN3_STAT)......................................................................                                                                                                                                                         | 1381      |
| 32.4.55 Partition 3 COFB Set 0 Clock Status Register (PRTN3_COFB0_STAT)..........................1382                                                                                                                                                                          |           |
| 32.4.56 Partition 3 COFB Set 0 Clock Enable Register (PRTN3_COFB0_CLKEN)...................... processes............................................................................................................1392                                                       | 1387      |
| 32.5 Partition                                                                                                                                                                                                                                                                 |           |
| 32.6 Mode transition..................................................................................................................1393                                                                                                                                     |           |
| 32.7 Standby entry....................................................................................................................                                                                                                                                         | 1394      |
| 32.7.1 Application core shutdown..................................................................................................                                                                                                                                             | 1394      |
| 32.7.2 Application cluster shutdown...............................................................................................1395                                                                                                                                         |           |
| 32.7.3 Main core shutdown and standby entry.............................................................................. Glossary............................................................................................................................                 | 1396      |
| 32.8                                                                                                                                                                                                                                                                           | 1397      |
| Chapter 33 Power Control Unit (MC_PCU)......................................................1398                                                                                                                                                                               |           |
| 33.1 Introduction........................................................................................................................1398                                                                                                                                  |           |
| 33.2 Power sequence FSM.......................................................................................................1398                                                                                                                                             |           |
| Chapter 34 Power Management Controller (PMC)..........................................1401                                                                                                                                                                                     |           |
| 34.1 Chip-specific PMC information..........................................................................................1401                                                                                                                                               |           |
| 34.1.1 Device Status Flag (DSF n ) status signal mapping..............................................................1401 Device Status Flag (DSF0) status signals...........................................................................................                 | 1401      |
| Device Status Flag (DSF1) status signals...........................................................................................                                                                                                                                            | 1401      |
| Device Status Flag (DSF2) status signals...........................................................................................                                                                                                                                            | 1402      |
| 34.1.2 Supply names.....................................................................................................................                                                                                                                                       | 1402      |
| 34.2 Introduction........................................................................................................................1402                                                                                                                                  |           |
| 34.2.1 Features..............................................................................................................................1403                                                                                                                              |           |
| 34.2.2 Block diagram.....................................................................................................................                                                                                                                                      | 1403      |
| SPD monitoring....................................................................................................................................1404                                                                                                                         |           |
| POR and NCSPD event generation.....................................................................................................1404 34.2.3 Modes of operation............................................................................................................. | 1404      |
| 34.3 Memory map and register definition..................................................................................1405                                                                                                                                                  |           |
| 34.3.1 Transfer error description....................................................................................................1405                                                                                                                                      |           |
| 34.3.2 PMC register descriptions...................................................................................................1405                                                                                                                                        |           |
| PMC memory map...............................................................................................................................1405                                                                                                                              |           |
| Source of System Reset (SSR)...........................................................................................................                                                                                                                                        | 1405 1407 |
| Non-Critical Supply Presence Detector Control (NCSPD_CTL)..........................................................                                                                                                                                                            |           |
| NCSPD Status Register (NCSPD_STAT)............................................................................................1411                                                                                                                                             |           |
| CSPD Event Capture (CSPDEF) (CSPD_EVENT_CAPTURE)...........................................................1415                                                                                                                                                                |           |
| NCSPD Event Flag (NCSPDEF) (NCSPD_EVENT_CAPTURE).........................................................1418                                                                                                                                                                  |           |
| Device Status Flag (DSF0) (POR_WDOG_EVENT_CAPTURE0).......................................................1422                                                                                                                                                                 |           |
| Device Status Flag (DSF1) (POR_WDOG_EVENT_CAPTURE1).......................................................1423                                                                                                                                                                 |           |
| Device Status Flag (DSF2) (POR_WDOG_EVENT_CAPTURE2).......................................................1424                                                                                                                                                                 |           |
| 34.4 Functional description........................................................................................................1424                                                                                                                                        |           |
| 34.4.1 Reset...................................................................................................................................1424 registers.............................................................................................................     | 1425      |
| 34.4.2 Event flag 34.4.3 POR watchdog....................................................................................................................1425                                                                                                                  |           |

| Chapter 35 SRAM Controller (SRAMC)...........................................................1426                                                                                                                                                                                            |           |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|
| 35.1 Chip-specific SRAMC information.....................................................................................1426                                                                                                                                                                |           |
| 35.1.1 Standby SRAM....................................................................................................................1426                                                                                                                                                  |           |
| 35.1.2 System RAM and Cortex-M7 implementation.....................................................................1426                                                                                                                                                                      |           |
| 35.1.3 SRAMC registers................................................................................................................                                                                                                                                                       | 1427      |
| 35.1.4 Initialization.........................................................................................................................                                                                                                                                               | 1427      |
| Initialization sequence examples.........................................................................................................                                                                                                                                                    | 1428      |
| 35.2 Introduction........................................................................................................................1429                                                                                                                                                |           |
| 35.2.1 Overview.............................................................................................................................                                                                                                                                                 | 1429      |
| 35.2.2 Features..............................................................................................................................1430                                                                                                                                            |           |
| 35.2.3 Modes of operation.............................................................................................................                                                                                                                                                       | 1431      |
| 35.3 SRAMC register descriptions............................................................................................                                                                                                                                                                 | 1431      |
| 35.3.1 SRAMC memory map.........................................................................................................                                                                                                                                                             | 1431      |
| 35.3.2 Platform RAM Control Register (PRAMCR)........................................................................1431                                                                                                                                                                    |           |
| 35.3.3 Platform RAM Initialization Address Register Start (PRAMIAS).........................................                                                                                                                                                                                 | 1433      |
| 35.3.4 Platform RAM Initialization Address Register End (PRAMIAE)..........................................                                                                                                                                                                                  | 1433      |
| 35.3.5 Platform RAM Status Register (PRAMSR).........................................................................                                                                                                                                                                        | 1434      |
| 35.3.6 Platform RAM ECC Address (PRAMECCA).......................................................................                                                                                                                                                                            | 1436      |
| 35.4 Functional description........................................................................................................1437                                                                                                                                                      |           |
| 35.4.1 Error report..........................................................................................................................1437                                                                                                                                            |           |
| 35.5 Safety considerations........................................................................................................1438                                                                                                                                                       |           |
| 35.5.1 ECC algorithm.....................................................................................................................1438                                                                                                                                                |           |
| 35.5.2 Safety logic..........................................................................................................................1439 Initialization........................................................................................................................1440 |           |
| 35.6                                                                                                                                                                                                                                                                                         |           |
| Chapter 36 DDR Subsystem............................................................................1441 36.1 Chip-specific DDR subsystem information........................................................................1441                                                            |           |
| 36.1.1 Feature configuration .........................................................................................................                                                                                                                                                       | 1441      |
| 36.1.2 Mapping of AXI ports and masters......................................................................................1441                                                                                                                                                            |           |
| 36.1.3 Mapping of AXI ports and monitors.....................................................................................1441                                                                                                                                                            |           |
| 36.1.4 ECC and parity errors.........................................................................................................                                                                                                                                                        | 1441      |
| 36.1.5 Speculative access to DDR memory...................................................................................1441                                                                                                                                                               |           |
| 36.1.6 Limitations...........................................................................................................................1441                                                                                                                                            |           |
| AXI-urgent signals of DDR memory.....................................................................................................1441                                                                                                                                                    |           |
| AXI poison registers.............................................................................................................................1442                                                                                                                                        |           |
| Hardware low power control and Temperature derate limit interrupt...................................................1442                                                                                                                                                                     |           |
| Performance monitor........................................................................................................................... recommendations.......................................................1442                                                                    | 1442      |
| 36.1.7 Non-Binary aligned density support 36.2 Overview............................................................................................................................1442                                                                                                      |           |
| types...................................................................................................... (MC)......................................................................................................                                                                       | 1442      |
| 36.2.1 Supported DRAM                                                                                                                                                                                                                                                                        |           |
| 36.2.2 Memory controller 36.2.3 Physical interface (PHY).....................................................................................................                                                                                                                                | 1442      |
| 36.3                                                                                                                                                                                                                                                                                         | 1442 1443 |
| Architecture....................................................................................................................... 36.3.1 Block diagram.....................................................................................................................                | 1443      |
| 36.3.2 Parity block..........................................................................................................................1443                                                                                                                                            |           |
| 36.3.3 Performance monitor...........................................................................................................1443                                                                                                                                                    |           |
| Performance signals and counters......................................................................................................                                                                                                                                                       | 1443      |
| 36.3.4 APB common interface.......................................................................................................                                                                                                                                                           | 1448      |
| 36.4 Features............................................................................................................................                                                                                                                                                    | 1448 1448 |
| 36.4.1 DDR MC feature list............................................................................................................ 36.4.2 PHY features.......................................................................................................................1450        |           |
| 36.5 Functional description........................................................................................................1451                                                                                                                                                      |           |
| 36.5.1 Exclusive                                                                                                                                                                                                                                                                             |           |
| access.................................................................................................................1451                                                                                                                                                                  |           |

| 36.5.2 Software coherency for AXI ports.......................................................................................                                                                                                                                                      | 1452                                                                                                                               |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------|
| 36.5.3 Host interface (HIF).............................................................................................................1452                                                                                                                                        |                                                                                                                                    |
| 36.5.4 Partial writes........................................................................................................................1452                                                                                                                                   |                                                                                                                                    |
| 36.5.5 XPI queues information.......................................................................................................1453                                                                                                                                            |                                                                                                                                    |
| 36.5.6 Overview of DFI interface....................................................................................................1453                                                                                                                                            |                                                                                                                                    |
| 36.5.7 Low power software interface.............................................................................................                                                                                                                                                    | 1454                                                                                                                               |
| 36.5.8 Transaction service control.................................................................................................                                                                                                                                                 | 1454                                                                                                                               |
| 36.5.9 Transaction scheduling based on aging (per Port): ...........................................................                                                                                                                                                                | 1455                                                                                                                               |
| 36.5.10 Page policy........................................................................................................................1455                                                                                                                                     |                                                                                                                                    |
| Explicit auto-precharge (Per Command)..............................................................................................1455                                                                                                                                             |                                                                                                                                    |
| Intelligent precharges...........................................................................................................................1455                                                                                                                               |                                                                                                                                    |
| Address collision handling...................................................................................................................                                                                                                                                       | 1456                                                                                                                               |
| Write combine......................................................................................................................................1456                                                                                                                             |                                                                                                                                    |
| 36.5.11 Overview of quality of service...........................................................................................                                                                                                                                                   | 1457                                                                                                                               |
| Read classes.......................................................................................................................................                                                                                                                                 | 1457                                                                                                                               |
| Write classes........................................................................................................................................1457                                                                                                                           |                                                                                                                                    |
| 36.5.12 Significance of urgent signal on QoS................................................................................1458 scrubber....................................................................................................................1458                   |                                                                                                                                    |
| 36.6 ECC                                                                                                                                                                                                                                                                            |                                                                                                                                    |
| 36.6.1 Scrub                                                                                                                                                                                                                                                                        | period........................................................................................................................1458 |
| 36.6.2 Normal operation.................................................................................................................1458                                                                                                                                        |                                                                                                                                    |
| 36.6.3 Low power operation -software controlled..........................................................................                                                                                                                                                           | 1459                                                                                                                               |
| 36.6.4 Initialization writes...............................................................................................................1459                                                                                                                                     |                                                                                                                                    |
| 36.7 Overview of inline ECC support.........................................................................................1460                                                                                                                                                    |                                                                                                                                    |
| 36.7.1 Address map.......................................................................................................................1460                                                                                                                                       |                                                                                                                                    |
| 36.7.2 Selectable protected regions...............................................................................................1461                                                                                                                                              |                                                                                                                                    |
| 36.7.3 Locking of ECC region........................................................................................................                                                                                                                                                | 1461                                                                                                                               |
| 36.7.4 Error injection through software (ECC data poisoning).......................................................1462                                                                                                                                                             |                                                                                                                                    |
| 36.7.5 Performance........................................................................................................................1462                                                                                                                                      |                                                                                                                                    |
| 36.7.6 Interrupts related to inline ECC...........................................................................................1462                                                                                                                                              |                                                                                                                                    |
| 36.8 Refresh controls................................................................................................................                                                                                                                                               | 1463                                                                                                                               |
| 36.8.1 Overview of refresh controls............................................................................................... 36.8.2 Refresh using direct software request of refresh command................................................1463                              | 1463                                                                                                                               |
| 36.8.3 Refresh using auto refresh feature inside the MC ..............................................................1463                                                                                                                                                          |                                                                                                                                    |
| Single refresh.......................................................................................................................................1464                                                                                                                           |                                                                                                                                    |
| Burst refresh........................................................................................................................................                                                                                                                               | 1464                                                                                                                               |
| Speculative refresh..............................................................................................................................                                                                                                                                   | 1464                                                                                                                               |
| 36.8.4 Per-bank refresh (LPDDR4 only)........................................................................................                                                                                                                                                       | 1464                                                                                                                               |
| 36.8.5 Fine granularity refresh (DDR4 only) .................................................................................                                                                                                                                                       | 1466                                                                                                                               |
| 36.8.6 Constraints on refresh_timerX_start_value_x32..................................................................1467                                                                                                                                                          |                                                                                                                                    |
| 36.9 ZQ calibration....................................................................................................................1467 36.9.1 Overview of ZQ calibration..................................................................................................1467 |                                                                                                                                    |
| 36.9.2 DDR3/DDR4 devices..........................................................................................................                                                                                                                                                  | 1467                                                                                                                               |
| 36.9.3 LPDDR4                                                                                                                                                                                                                                                                       |                                                                                                                                    |
| devices.................................................................................................................1468 36.9.4 Automatic and software Initiated ZQCS..............................................................................1468                         |                                                                                                                                    |
| 36.9.5 LPDDR4 ZQ reset command..............................................................................................                                                                                                                                                        | 1469                                                                                                                               |
| 36.10 MRR/MPR specific sequences........................................................................................1469                                                                                                                                                        |                                                                                                                                    |
| 36.10.1 Mode register read and write                                                                                                                                                                                                                                                |                                                                                                                                    |
| operations...........................................................................1469 36.10.2 Multi-purpose register (MPR for DDR4 only)....................................................................                                                                    | 1469                                                                                                                               |
| 36.11 ODT control.....................................................................................................................1470                                                                                                                                          |                                                                                                                                    |
| 36.11.1 Overview of ODT                                                                                                                                                                                                                                                             | control...................................................................................................1470                     |
| 36.12 Programming considerations...........................................................................................1471                                                                                                                                                     |                                                                                                                                    |
| 36.12.1 Programming fields based on multiples of DFI clock cycles.............................................                                                                                                                                                                      | 1471                                                                                                                               |
|                                                                                                                                                                                                                                                                                     | 1472                                                                                                                               |
| 36.12.2 Converting times into clock cycles.................................................................................... 36.12.3 Programming mode...........................................................................................................1472              |                                                                                                                                    |
| Standby power state (IO                                                                                                                                                                                                                                                             |                                                                                                                                    |
| 36.12.4 Retention)..................................................................................1473                                                                                                                                                                            |                                                                                                                                    |

| 36.13 Subsystem register descriptions......................................................................................1473                                                                                                                                             |                                                                                                        |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------|
| 36.13.1 subsystem memory map...................................................................................................1473 (reg_grp0)...................................................................................................                           |                                                                                                        |
| 36.13.2 DDR SS Reg                                                                                                                                                                                                                                                          | 1474                                                                                                   |
| 36.14 Performance monitor register descriptions......................................................................1475                                                                                                                                                   |                                                                                                        |
| 36.14.1 PERF memory map...........................................................................................................1475                                                                                                                                      |                                                                                                        |
| 36.14.2 Counter control 0 (COUNTER_0_CTRL_REG_ADDR).....................................................1476                                                                                                                                                                |                                                                                                        |
| 36.14.3 Counter control 1 (COUNTER_1_CTRL_REG_ADDR).....................................................1477                                                                                                                                                                |                                                                                                        |
| 36.14.4 Counter control 2 (COUNTER_2_CTRL_REG_ADDR).....................................................1478                                                                                                                                                                |                                                                                                        |
| 36.14.5 Counter control 3 (COUNTER_3_CTRL_REG_ADDR).....................................................1480                                                                                                                                                                |                                                                                                        |
| 36.14.6 Counter Data (COUNTER_0_DATA_REG_ADDR - COUNTER_3_DATA_REG_ADDR).1482                                                                                                                                                                                               |                                                                                                        |
| 36.14.7 Mode Register Read 0 address (MRR_0_DATA_REG_ADDR)........................................1483                                                                                                                                                                      |                                                                                                        |
| 36.14.8 Mode Register Read 1 address (MRR_1_DATA_REG_ADDR)........................................1484                                                                                                                                                                      |                                                                                                        |
| 36.15 UMCTL2_REGS register descriptions.............................................................................1486                                                                                                                                                    |                                                                                                        |
| 36.15.1 UMCTL2_REGS memory map..........................................................................................1486 (MSTR)..................................................................................................................1490                   |                                                                                                        |
| 36.15.2 Master                                                                                                                                                                                                                                                              |                                                                                                        |
| 36.15.3 Operating mode status (STAT).........................................................................................                                                                                                                                               | 1494                                                                                                   |
| 36.15.4 Mode Register read/write control 0 (MRCTRL0)...............................................................1496                                                                                                                                                     |                                                                                                        |
| 36.15.5 Mode Register Read/Write Control 1 (MRCTRL1)............................................................1499                                                                                                                                                        |                                                                                                        |
| 36.15.6 Mode Register Read/Write Status (MRSTAT)..................................................................                                                                                                                                                          | 1500                                                                                                   |
| 36.15.7 Mode Register Read/Write Control 2 (MRCTRL2)............................................................1501                                                                                                                                                        |                                                                                                        |
| 36.15.8 Temperature derate enable (DERATEEN)........................................................................1502                                                                                                                                                    |                                                                                                        |
| 36.15.9 Temperature derate interval (DERATEINT)......................................................................1504                                                                                                                                                   |                                                                                                        |
| 36.15.10 Temperature derate control (DERATECTL)....................................................................1505 (PWRCTL)........................................................................................                                                    |                                                                                                        |
| 36.15.11 Low power control                                                                                                                                                                                                                                                  | 1506                                                                                                   |
| 36.15.12 Low Power Timing (PWRTMG).......................................................................................1509                                                                                                                                               |                                                                                                        |
| 36.15.13 Hardware low power control (HWLPCTL).......................................................................1510 36.15.14 Refresh Control 0 (RFSHCTL0)......................................................................................1512                    |                                                                                                        |
| 36.15.15 Refresh control 1 (RFSHCTL1).......................................................................................1514                                                                                                                                            |                                                                                                        |
| 36.15.16 Refresh Control 3 (RFSHCTL3)......................................................................................1515                                                                                                                                             |                                                                                                        |
| 36.15.17 Refresh Timing (RFSHTMG)...........................................................................................1517                                                                                                                                            |                                                                                                        |
| 36.15.18 Refresh timing 1 (RFSHTMG1).......................................................................................1519                                                                                                                                             |                                                                                                        |
| 36.15.19 ECC Configuration 0 (ECCCFG0)...................................................................................1520 36.15.20 ECC Configuration 1 (ECCCFG1)...................................................................................1523                 |                                                                                                        |
| 36.15.21 SECDED ECC Status (ECCSTAT).................................................................................                                                                                                                                                       | 1526                                                                                                   |
| 36.15.22 ECC Control (ECCCTL)..................................................................................................                                                                                                                                             | 1527                                                                                                   |
| 36.15.23 ECC Error Counter (ECCERRCNT)................................................................................1530                                                                                                                                                  |                                                                                                        |
| 36.15.24 ECC Corrected Error Address 0 (ECCCADDR0)............................................................1531                                                                                                                                                          |                                                                                                        |
| 36.15.25 ECC Corrected Error Address 1 (ECCCADDR1)............................................................1532                                                                                                                                                          |                                                                                                        |
| 36.15.26 ECC Corrected Syndrome 0 (ECCCSYN0)....................................................................                                                                                                                                                            | 1533 1534                                                                                              |
| 36.15.27 ECC Corrected Syndrome 1 (ECCCSYN1)....................................................................                                                                                                                                                            | 1534                                                                                                   |
| 36.15.28 ECC Corrected Syndrome 2 (ECCCSYN2)....................................................................                                                                                                                                                            |                                                                                                        |
| 36.15.29 ECC Corrected Data Bit Mask 0 (ECCBITMASK0).........................................................1535 36.15.30 ECC Corrected Data Bit Mask 1 (ECCBITMASK1).........................................................1536                                         |                                                                                                        |
| 36.15.31 ECC Corrected Data Bit Mask 2                                                                                                                                                                                                                                      |                                                                                                        |
| (ECCBITMASK2).........................................................1537                                                                                                                                                                                                  |                                                                                                        |
| 36.15.32 ECC Uncorrected Error Address 0 (ECCUADDR0)........................................................1538                                                                                                                                                            |                                                                                                        |
| 36.15.33 ECC Uncorrected Error Address 1 (ECCUADDR1)........................................................1539                                                                                                                                                            |                                                                                                        |
| 36.15.34 ECC Uncorrected Syndrome 0 (ECCUSYN0).................................................................1540                                                                                                                                                         |                                                                                                        |
| 36.15.35 ECC Uncorrected Syndrome 1 (ECCUSYN1).................................................................1541                                                                                                                                                         |                                                                                                        |
| 36.15.36 ECC Uncorrected Syndrome 2 (ECCUSYN2).................................................................1541                                                                                                                                                         |                                                                                                        |
| 36.15.37 DRAM Initialization 0 (INIT0)...........................................................................................1542                                                                                                                                       | (INIT1)...........................................................................................1544 |
| 36.15.38 DRAM Initialization 1                                                                                                                                                                                                                                              |                                                                                                        |
| 36.15.39 DRAM Initialization 2 (INIT2)...........................................................................................1545                                                                                                                                       |                                                                                                        |
| 36.15.40 DRAM Initialization 3 (INIT3)...........................................................................................1546 36.15.41 DRAM Initialization 4 (INIT4)...........................................................................................1547 |                                                                                                        |
| 36.15.42 DRAM Initialization 5 (INIT5)...........................................................................................1548                                                                                                                                       |                                                                                                        |

| 36.15.43 DRAM Initialization 6 (INIT6)...........................................................................................1549                                                                                                                         |                                                                                |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------|
| 36.15.44 DRAM Initialization 7 (INIT7)...........................................................................................1550                                                                                                                         |                                                                                |
| 36.15.45 Rank Control (RANKCTL)...............................................................................................1551                                                                                                                            |                                                                                |
| 36.15.46 DRAM Timing 0 (DRAMTMG0).......................................................................................1553                                                                                                                                  |                                                                                |
| 36.15.47 DRAM Timing 1 (DRAMTMG1).......................................................................................1555                                                                                                                                  |                                                                                |
| 36.15.48 DRAM Timing 2 (DRAMTMG2).......................................................................................1557                                                                                                                                  |                                                                                |
| 36.15.49 DRAM Timing 3 (DRAMTMG3).......................................................................................1560                                                                                                                                  |                                                                                |
| 36.15.50 DRAM Timing 4 (DRAMTMG4).......................................................................................1562                                                                                                                                  |                                                                                |
| 36.15.51 DRAM Timing 5 (DRAMTMG5).......................................................................................1564                                                                                                                                  |                                                                                |
| 36.15.52 DRAM Timing 6 (DRAMTMG6).......................................................................................1566                                                                                                                                  |                                                                                |
| 36.15.53 DRAM Timing 7 (DRAMTMG7).......................................................................................1568                                                                                                                                  |                                                                                |
| 36.15.54 DRAM Timing 8 (DRAMTMG8).......................................................................................1569                                                                                                                                  |                                                                                |
| 36.15.55 DRAM Timing 9 (DRAMTMG9).......................................................................................1570                                                                                                                                  |                                                                                |
| 36.15.56 DRAM Timing 10 (DRAMTMG10)...................................................................................1571                                                                                                                                    |                                                                                |
| 36.15.57 DRAM Timing 11 (DRAMTMG11)...................................................................................1573                                                                                                                                    |                                                                                |
| 36.15.58 DRAM Timing 12 (DRAMTMG12)...................................................................................1574                                                                                                                                    |                                                                                |
| 36.15.59 DRAM Timing 13 (DRAMTMG13)...................................................................................1575                                                                                                                                    |                                                                                |
| 36.15.60 DRAM Timing 14 (DRAMTMG14)...................................................................................1576                                                                                                                                    |                                                                                |
| 36.15.61 DRAM Timing 15 (DRAMTMG15)...................................................................................1577 (ZQCTL0)..................................................................................................                         |                                                                                |
| 36.15.62 ZQ Control 0                                                                                                                                                                                                                                         | 1578                                                                           |
| 36.15.63 ZQ Control 1 (ZQCTL1)..................................................................................................                                                                                                                              | 1580                                                                           |
| 36.15.64 ZQ Control 2 (ZQCTL2)..................................................................................................                                                                                                                              | 1581                                                                           |
| 36.15.65 ZQ Status (ZQSTAT)......................................................................................................                                                                                                                             | 1582                                                                           |
| 36.15.66 DFI Timing 0 (DFITMG0)................................................................................................                                                                                                                               | 1582                                                                           |
| 36.15.67 DFI Timing 1 (DFITMG1)................................................................................................                                                                                                                               | 1585                                                                           |
| 36.15.68 DFI Low Power Configuration 0 (DFILPCFG0)...............................................................1587 36.15.69 DFI Low Power Configuration 1                                                                                                  |                                                                                |
| 36.15.70 DFI Update 0 (DFIUPD0)................................................................................................1589                                                                                                                           | (DFILPCFG1)...............................................................1588 |
| 36.15.71 DFI Update 1 (DFIUPD1)................................................................................................1591                                                                                                                           |                                                                                |
| 36.15.72 DFI Update 2 (DFIUPD2)................................................................................................1592                                                                                                                           |                                                                                |
| 36.15.73 DFI Miscellaneous Control (DFIMISC)............................................................................1593                                                                                                                                  |                                                                                |
| 36.15.74 DFI Timing 2 (DFITMG2)................................................................................................                                                                                                                               | 1595                                                                           |
| 36.15.75 DFI Timing 3 (DFITMG3)................................................................................................                                                                                                                               | 1596                                                                           |
| 36.15.76 DFI Status (DFISTAT).....................................................................................................1597                                                                                                                        |                                                                                |
| 36.15.77 DM/DBI Control (DBICTL)...............................................................................................1598                                                                                                                           |                                                                                |
| 36.15.78 DFI PHY Master (DFIPHYMSTR)...................................................................................                                                                                                                                       | 1599                                                                           |
| 36.15.79 Address Map 0 (ADDRMAP0).........................................................................................1600                                                                                                                                |                                                                                |
| 36.15.80 Address Map 1 (ADDRMAP1).........................................................................................1601                                                                                                                                |                                                                                |
| 36.15.81 Address Map 2 (ADDRMAP2).........................................................................................1602                                                                                                                                |                                                                                |
| 36.15.82 Address Map 3 (ADDRMAP3).........................................................................................1604                                                                                                                                |                                                                                |
| 36.15.83 Address Map 4 (ADDRMAP4).........................................................................................1607 36.15.84 Address Map 5 (ADDRMAP5).........................................................................................1609 |                                                                                |
| 36.15.85 Address Map 6 (ADDRMAP6).........................................................................................1611                                                                                                                                |                                                                                |
| 36.15.86 Address Map 7 (ADDRMAP7).........................................................................................1613                                                                                                                                |                                                                                |
| 36.15.87 Address Map 8 (ADDRMAP8).........................................................................................1614                                                                                                                                |                                                                                |
| 36.15.88 Address Map 9 (ADDRMAP9).........................................................................................1615                                                                                                                                |                                                                                |
| 36.15.89 Address Map 10 (ADDRMAP10).....................................................................................1616                                                                                                                                  |                                                                                |
| 36.15.90 Address Map 11 (ADDRMAP11).....................................................................................1617                                                                                                                                  |                                                                                |
| 36.15.91 ODT Configuration (ODTCFG)........................................................................................1618                                                                                                                               |                                                                                |
| 36.15.92 ODT/Rank Map (ODTMAP)............................................................................................                                                                                                                                    | 1620                                                                           |
| 36.15.93 Scheduler Control (SCHED)...........................................................................................                                                                                                                                 | 1621                                                                           |
| 36.15.94 Scheduler Control 1 (SCHED1)......................................................................................                                                                                                                                   | 1624                                                                           |
| 36.15.95 High Priority Read CAM 1 (PERFHPR1)........................................................................                                                                                                                                          | 1624                                                                           |
| 36.15.96 Low Priority Read CAM 1 (PERFLPR1)..........................................................................1626                                                                                                                                     |                                                                                |
| 36.15.97 Write CAM 1 (PERFWR1)...............................................................................................1627                                                                                                                             |                                                                                |

36.15.98 Debug 0 (DBG0)............................................................................................................. 1628

| 36.15.99 Debug 1 (DBG1).............................................................................................................                                                                                                                         | 1629   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|
| 36.15.100 CAM Debug (DBGCAM)...............................................................................................                                                                                                                                  | 1630   |
| 36.15.101 Command Debug (DBGCMD).......................................................................................1632                                                                                                                                  |        |
| 36.15.102 Status Debug (DBGSTAT)............................................................................................1633                                                                                                                             |        |
| 36.15.103 CAM Debug 1 (DBGCAM1)..........................................................................................                                                                                                                                    | 1634   |
| 36.15.104 Software Register Programming Control Enable (SWCTL)..........................................                                                                                                                                                     | 1635   |
| 36.15.105 Software Register Programming Control Status (SWSTAT).........................................1636                                                                                                                                                 |        |
| 36.15.106 On-Chip Parity Configuration 0 (OCPARCFG0)...........................................................                                                                                                                                              | 1636   |
| 36.15.107 On-Chip Parity Configuration 1 (OCPARCFG1)...........................................................                                                                                                                                              | 1639   |
| 36.15.108 On-Chip Parity Status 0 (OCPARSTAT0).....................................................................1640                                                                                                                                      |        |
| 36.15.109 On-Chip Parity Status 1 (OCPARSTAT1).....................................................................1641                                                                                                                                      |        |
| 36.15.110 On-Chip Parity Status 2 (OCPARSTAT2).....................................................................1643                                                                                                                                      |        |
| 36.15.111 AXI Poison Configuration (POISONCFG).....................................................................1643                                                                                                                                      |        |
| 36.15.112 AXI Poison Status (POISONSTAT)...............................................................................1645                                                                                                                                  |        |
| 36.15.113 Address protection within ECC Status (ECCAPSTAT).................................................                                                                                                                                                  | 1647   |
| 36.15.114 Register parity configuration (REGPARCFG)...............................................................                                                                                                                                           | 1647   |
| 36.15.115 Register parity status (REGPARSTAT).........................................................................1649                                                                                                                                   |        |
| 36.15.116 On-Chip command/Address Protection Configuration (OCCAPCFG)..........................                                                                                                                                                              | 1649   |
| 36.15.117 On-Chip command/Address Protection Status (OCCAPSTAT)....................................1651                                                                                                                                                      |        |
| 36.15.118 On-Chip command/Address Protection Configuration 1 (OCCAPCFG1).....................                                                                                                                                                                | 1652   |
| 36.15.119 On-Chip command/Address Protection Status 1 (OCCAPSTAT1)...............................1654                                                                                                                                                        |        |
| 36.15.120 Temperature Derate Status (DERATESTAT)...............................................................                                                                                                                                              | 1656   |
| 36.16 UMCTL2_MP register descriptions..................................................................................1657                                                                                                                                  |        |
| 36.16.1 UMCTL2_MP memory map...............................................................................................1657                                                                                                                              |        |
| 36.16.2 Port Status (PSTAT).........................................................................................................                                                                                                                         | 1658   |
| 36.16.3 Port Common Configuration (PCCFG)..............................................................................1659                                                                                                                                  |        |
| 36.16.4 Port n Configuration Read (PCFGR_0).............................................................................1661                                                                                                                                 | 1663   |
| 36.16.5 Port n Configuration Write (PCFGW_0)............................................................................                                                                                                                                     |        |
| 36.16.6 Port n Control (PCTRL_0).................................................................................................1665 36.16.7 Port n Read QoS Configuration Register 0 (PCFGQOS0_0)............................................1666          |        |
| 36.16.8 Port n Read QoS Configuration Register 1 (PCFGQOS1_0)............................................1668                                                                                                                                                |        |
| 36.16.9 Port n Write QoS Configuration Register 0 (PCFGWQOS0_0).........................................1669 36.16.10 Port n Write QoS Configuration Register 1 (PCFGWQOS1_0).......................................1671                                     |        |
| 36.16.11 Port n Configuration Read (PCFGR_1)...........................................................................1672                                                                                                                                  |        |
|                                                                                                                                                                                                                                                              | 1673   |
| 36.16.12 Port n Configuration Write (PCFGW_1).......................................................................... 36.16.13 Port n Control (PCTRL_1)...............................................................................................1675 |        |
| 36.16.14 Port n Read QoS Configuration Register 0 (PCFGQOS0_1)..........................................1675                                                                                                                                                 |        |
| 36.16.15 Port n Read QoS Configuration Register 1 (PCFGQOS1_1)..........................................1677                                                                                                                                                 |        |
| 36.16.16 Port n Write QoS Configuration Register 0 (PCFGWQOS0_1).......................................1678                                                                                                                                                  |        |
| 36.16.17 Port n Write QoS Configuration Register 1 (PCFGWQOS1_1).......................................1679                                                                                                                                                  |        |
| 36.16.18 Port n Configuration Read (PCFGR_2)...........................................................................1680                                                                                                                                  |        |
| 36.16.19 Port n Configuration Write (PCFGW_2)..........................................................................                                                                                                                                      | 1681   |
| 36.16.20 Port n Control (PCTRL_2)...............................................................................................1683                                                                                                                         |        |
| 36.16.21 Port n Read QoS Configuration Register 0 (PCFGQOS0_2)..........................................1683                                                                                                                                                 |        |
| 36.16.22 Port n Read QoS Configuration Register 1 (PCFGQOS1_2)..........................................1685                                                                                                                                                 |        |
| 36.16.23 Port n Write QoS Configuration Register 0 (PCFGWQOS0_2).......................................1686                                                                                                                                                  |        |
| 36.16.24 Port n Write QoS Configuration Register 1 (PCFGWQOS1_2).......................................1687                                                                                                                                                  |        |
| 36.16.25 Scrubber Control (SBRCTL)...........................................................................................                                                                                                                                | 1688   |
| 36.16.26 Scrubber Status (SBRSTAT)..........................................................................................                                                                                                                                 | 1689   |
| 36.16.27 Scrubber Write Data Pattern0 (SBRWDATA0)...............................................................                                                                                                                                             |        |
|                                                                                                                                                                                                                                                              | 1690   |

| 37.2 DDR_GPR register descriptions........................................................................................1692                                                                                                                                                |      |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|
| 37.2.1 DDR_GPR memory map.....................................................................................................1692                                                                                                                                            |      |
| 37.2.2 Configuration 0 (DDR_Config_0).........................................................................................1692                                                                                                                                            |      |
| 37.2.3 Configuration 1 (DDR_Config_1).........................................................................................1694                                                                                                                                            |      |
| 37.2.4 Configuration 2 (DDR_Config_2).........................................................................................1695                                                                                                                                            |      |
| 37.2.5 Configuration 3 (DDR_Config_3).........................................................................................1696                                                                                                                                            |      |
| 37.2.6 Configuration 4 (DDR_Config_4).........................................................................................1697                                                                                                                                            |      |
| 37.2.7 Configuration 5 (DDR_Config_5).........................................................................................1699                                                                                                                                            |      |
| 37.2.8 LP3 IO Retention Control (DDR_RET_CONTROL)............................................................                                                                                                                                                                 | 1701 |
| Chapter 38 Quad Serial Peripheral Interface (QuadSPI).................................1703                                                                                                                                                                                    |      |
| 38.1 Chip-specific QuadSPI configuration.................................................................................1703                                                                                                                                                 |      |
| 38.1.1 Overview.............................................................................................................................                                                                                                                                  | 1703 |
| 38.1.2 Supported read modes........................................................................................................1703                                                                                                                                       |      |
| 38.1.3 QuadSPI clocking................................................................................................................1703                                                                                                                                   |      |
| 38.1.4 QuadSPI limitations ............................................................................................................1703                                                                                                                                   |      |
| 38.1.5 Chip-specific feature configuration......................................................................................1704 Introduction........................................................................................................................1704 |      |
| 38.2                                                                                                                                                                                                                                                                          |      |
| 38.2.1 Features..............................................................................................................................1704                                                                                                                             |      |
| 38.2.2 RX buffer push event..........................................................................................................                                                                                                                                         | 1704 |
| 38.2.3 RX buffer POP event...........................................................................................................1705                                                                                                                                     |      |
| 38.2.4 Block diagram.....................................................................................................................                                                                                                                                     | 1705 |
| 38.2.5 QuadSPI modes of operation..............................................................................................1706 description.................................................................................................1707                          |      |
| 38.3 External signal                                                                                                                                                                                                                                                          |      |
| 38.3.1 Driving external signals.......................................................................................................1708 38.4 Memory map and register                                                                                                       |      |
| definition..................................................................................1710 38.4.1 Register write access..........................................................................................................1710                                   |      |
| 38.4.2 QuadSPI register descriptions............................................................................................                                                                                                                                              | 1711 |
| QuadSPI memory map........................................................................................................................                                                                                                                                    | 1711 |
| Module Configuration Register (MCR).................................................................................................1712                                                                                                                                      |      |
| IP Configuration Register (IPCR).........................................................................................................1717                                                                                                                                 |      |
| Flash Memory Configuration Register (FLSHCR)................................................................................1719                                                                                                                                              |      |
| Buffer 0 Configuration Register (BUF0CR)..........................................................................................1720                                                                                                                                        |      |
| Buffer 1 Configuration Register (BUF1CR)..........................................................................................1721                                                                                                                                        |      |
| Buffer 2 Configuration Register (BUF2CR)..........................................................................................1722                                                                                                                                        |      |
| Buffer 3 Configuration Register (BUF3CR)..........................................................................................1724                                                                                                                                        |      |
| Buffer Generic Configuration Register (BFGENCR)............................................................................1725                                                                                                                                               |      |
| Buffer 0 Top Index Register (BUF0IND)..............................................................................................                                                                                                                                           | 1726 |
| Buffer 1 Top Index Register (BUF1IND)..............................................................................................                                                                                                                                           | 1727 |
| Buffer 2 Top Index Register (BUF2IND)..............................................................................................                                                                                                                                           | 1728 |
| AHB Write Configuration Register (AWRCR)......................................................................................                                                                                                                                                | 1729 |
| DLL Flash Memory A Configuration Register (DLLCRA).....................................................................1731                                                                                                                                                   |      |
| DLL Flash Memory B Configuration Register (DLLCRB).....................................................................1733                                                                                                                                                   |      |
| Parity Configuration Register (PARITYCR).........................................................................................                                                                                                                                             | 1735 |
| Serial Flash Memory Address Register (SFAR)..................................................................................                                                                                                                                                 | 1737 |
| Serial Flash Memory Address Configuration Register (SFACR).........................................................                                                                                                                                                           | 1738 |
| Sampling Register (SMPR)..................................................................................................................1740                                                                                                                                |      |
| RX Buffer Status Register (RBSR)......................................................................................................                                                                                                                                        | 1742 |
| RX Buffer Control Register (RBCT).....................................................................................................                                                                                                                                        | 1743 |
| AHB Write Status Register (AWRSR)..................................................................................................1744                                                                                                                                       |      |
| DLL Status Register (DLLSR)..............................................................................................................1745 Data Learning Configuration Register (DLCR).................................................................................... | 1747 |
| Data Learning Status Flash Memory A Register (DLSR_FA)..............................................................                                                                                                                                                          | 1748 |
| Data Learning Status Flash Memory B Register (DLSR_FB)..............................................................                                                                                                                                                          | 1749 |

| TX Buffer Status Register (TBSR).......................................................................................................                                                                                                                                                                                                                                           | 1750      |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|
| TX Buffer Data Register (TBDR)..........................................................................................................1751                                                                                                                                                                                                                                      |           |
| TX Buffer Control Register (TBCT)......................................................................................................1752                                                                                                                                                                                                                                       |           |
| Status Register (SR)............................................................................................................................1753                                                                                                                                                                                                                              |           |
| Flag Register (FR)...............................................................................................................................                                                                                                                                                                                                                                 | 1756      |
| Interrupt and DMA Request Select and Enable Register (RSER).......................................................                                                                                                                                                                                                                                                                | 1760      |
| Sequence Pointer Clear Register (SPTRCLR)....................................................................................                                                                                                                                                                                                                                                     | 1764      |
| Serial Flash Memory A1 Top Address Register (SFA1AD).................................................................                                                                                                                                                                                                                                                             | 1765      |
| Serial Flash Memory A2 Top Address Register (SFA2AD).................................................................                                                                                                                                                                                                                                                             | 1766      |
| Serial Flash Memory B1 Top Address Register (SFB1AD).................................................................                                                                                                                                                                                                                                                             | 1767      |
| Serial Flash Memory B2 Top Address Register (SFB2AD).................................................................                                                                                                                                                                                                                                                             | 1768      |
| Data Learn Pattern Register (DLPR)...................................................................................................                                                                                                                                                                                                                                             | 1769      |
| Flash Memory A Failing Address Status Register (FAILA_ADDR)......................................................1770                                                                                                                                                                                                                                                             |           |
| flash Memory B Failing Address Status Register (FAILB_ADDR).......................................................                                                                                                                                                                                                                                                                | 1771      |
| RX Buffer Data Register (RBDR0 - RBDR63).....................................................................................                                                                                                                                                                                                                                                     | 1771      |
| LUT Key Register (LUTKEY)...............................................................................................................                                                                                                                                                                                                                                          | 1772      |
| LUT Lock Configuration Register (LCKCR).........................................................................................                                                                                                                                                                                                                                                  | 1773      |
| LUT Register (LUT0)............................................................................................................................1774                                                                                                                                                                                                                               |           |
| LUT Register (LUT1)............................................................................................................................1776                                                                                                                                                                                                                               |           |
| LUT Register (LUT2 - LUT79)..............................................................................................................1777                                                                                                                                                                                                                                     |           |
| 38.4.3 Serial flash memory address assignment...........................................................................                                                                                                                                                                                                                                                          | 1778      |
| 38.5 Flash memory mapped AMBA bus....................................................................................1779                                                                                                                                                                                                                                                         |           |
| 38.5.1 AHB bus access read considerations................................................................................. 38.5.2 Memory-mapped serial flash memory data-individual flash memory mode on flash                                                                                                                                                                    | 1780      |
| memory A..................................................................................................................................1781 38.5.3 Memory-mapped serial flash memory data-individual flash memory mode on flash memory B..................................................................................................................................1782 |           |
| 38.5.4 Parallel flash memory mode................................................................................................1782                                                                                                                                                                                                                                             |           |
| 38.5.5 ARDB register descriptions.................................................................................................1783                                                                                                                                                                                                                                            |           |
| ARDB memory map.............................................................................................................................1783                                                                                                                                                                                                                                  |           |
| AHB RX Data Buffer Register (ARDB0 - ARDB127)...........................................................................                                                                                                                                                                                                                                                          | 1784      |
| 38.6 Functional description........................................................................................................1785                                                                                                                                                                                                                                           |           |
| 38.6.1 Serial flash memory access schemes.................................................................................1785                                                                                                                                                                                                                                                    |           |
| 38.6.2 Normal mode.......................................................................................................................1785                                                                                                                                                                                                                                     |           |
| Programmable sequence engine.........................................................................................................1786                                                                                                                                                                                                                                         |           |
| Flexible read xAHB buffers..................................................................................................................                                                                                                                                                                                                                                      | 1789      |
| Abort mechanism during AHB read.....................................................................................................                                                                                                                                                                                                                                              | 1790      |
| HBURST support with AHB read.........................................................................................................                                                                                                                                                                                                                                             | 1790 1791 |
| LUT......................................................................................................................................................                                                                                                                                                                                                                         |           |
| Issuing SFM commands......................................................................................................................                                                                                                                                                                                                                                        | 1793      |
| Flash memory programming................................................................................................................1793                                                                                                                                                                                                                                      |           |
| Flash memory read..............................................................................................................................1794                                                                                                                                                                                                                               |           |
| AHB write.............................................................................................................................................1796                                                                                                                                                                                                                        |           |
| Byte ordering of serial flash memory read data...................................................................................                                                                                                                                                                                                                                                 | 1797      |
| Normal mode interrupt and DMA requests..........................................................................................                                                                                                                                                                                                                                                  | 1799 1801 |
| TX buffer operation..............................................................................................................................                                                                                                                                                                                                                                 | 1801      |
| Address scheme..................................................................................................................................                                                                                                                                                                                                                                  |           |
| OTFAD support....................................................................................................................................1802 Module Disable mode.........................................................................................................                                                                                                |           |
| 38.6.3 38.6.4 Leaving Module Disable mode............................................................................................1803                                                                                                                                                                                                                                         | 1802      |
| 38.7 Initialization/application information...................................................................................1803                                                                                                                                                                                                                                                |           |
| 38.7.1 Power up and reset.............................................................................................................1803 38.7.2 Available status/flag information.........................................................................................                                                                                                      | 1804      |
| IP commands.......................................................................................................................................1804 commands...................................................................................................................................1804                                                                            |           |
| AHB                                                                                                                                                                                                                                                                                                                                                                               |           |

| SFM commands...................................................................................................................................1804                                                                                                                                     |                                                                                                                                                                                                                                      |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Overview of error flags.........................................................................................................................1804                                                                                                                                    |                                                                                                                                                                                                                                      |
| IP bus and AHB access command collisions.......................................................................................1805                                                                                                                                                     |                                                                                                                                                                                                                                      |
| 38.7.3 Flash memory device selection...........................................................................................1805                                                                                                                                                     |                                                                                                                                                                                                                                      |
| 38.7.4 DMA usage.........................................................................................................................                                                                                                                                               | 1806                                                                                                                                                                                                                                 |
| DMA usage in normal mode................................................................................................................                                                                                                                                                | 1806                                                                                                                                                                                                                                 |
| 38.7.5 Flash memory devices address mapping............................................................................1809                                                                                                                                                             |                                                                                                                                                                                                                                      |
| Single mode.........................................................................................................................................1809                                                                                                                                |                                                                                                                                                                                                                                      |
| Serial mode..........................................................................................................................................1810                                                                                                                               |                                                                                                                                                                                                                                      |
| Parallel mode.......................................................................................................................................1811                                                                                                                                |                                                                                                                                                                                                                                      |
| 38.8 Byte ordering - endianness...............................................................................................1812                                                                                                                                                      |                                                                                                                                                                                                                                      |
| 38.8.1 Programming flash memory data........................................................................................1812                                                                                                                                                        |                                                                                                                                                                                                                                      |
| 38.8.2 Reading flash memory data into the RX buffer...................................................................                                                                                                                                                                  | 1812                                                                                                                                                                                                                                 |
| Readout of the RX buffer through RBDRn...........................................................................................1813                                                                                                                                                   |                                                                                                                                                                                                                                      |
| Readout of the RX buffer through ARDBn...........................................................................................1813                                                                                                                                                   |                                                                                                                                                                                                                                      |
| 38.8.3 Reading flash memory data into the AHB buffer.................................................................1813                                                                                                                                                               |                                                                                                                                                                                                                                      |
| Readout of the AHB buffer through memory-mapped read.................................................................                                                                                                                                                                   | 1813                                                                                                                                                                                                                                 |
| 38.9 Driving flash memory control signals in single and dual modes........................................1813 devices............................................................................................1814                                                                  |                                                                                                                                                                                                                                      |
| 38.10 Serial flash memory                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                      |
| 38.10.1 Example sequences..........................................................................................................1814                                                                                                                                                 |                                                                                                                                                                                                                                      |
| Read command (hyperflash memory)..................................................................................................1814                                                                                                                                                  |                                                                                                                                                                                                                                      |
| Read status register (hyperflash memory)...........................................................................................1814                                                                                                                                                 |                                                                                                                                                                                                                                      |
| Word program (hyperflash memory)....................................................................................................1815                                                                                                                                                |                                                                                                                                                                                                                                      |
| Fast read sequence (Macronix/Numonyx/Spansion/Winbond)............................................................1817                                                                                                                                                                  |                                                                                                                                                                                                                                      |
| Fast dual I/O DT read sequence (Macronix)........................................................................................1817                                                                                                                                                   |                                                                                                                                                                                                                                      |
| Fast read quad output (Winbond)........................................................................................................                                                                                                                                                 | 1818                                                                                                                                                                                                                                 |
| 4 x I/O read enhance performance mode (XIP) (Macronix).................................................................1818                                                                                                                                                             |                                                                                                                                                                                                                                      |
| Dual command page program (Numonyx)...........................................................................................1819                                                                                                                                                      |                                                                                                                                                                                                                                      |
| Sector erase (Macronix/Numonyx/Spansion)......................................................................................                                                                                                                                                          | 1819                                                                                                                                                                                                                                 |
| Read status register (Macronix/Numonyx/Spansion/Winbond)...........................................................                                                                                                                                                                     | 1819                                                                                                                                                                                                                                 |
| Data learn instruction sequence .........................................................................................................                                                                                                                                               | 1819                                                                                                                                                                                                                                 |
| 38.10.2 Dual-die flash memories................................................................................................... 38.10.3 Boot initialization sequence...............................................................................................1822              | 1821                                                                                                                                                                                                                                 |
| 38.11 Sampling of serial flash memory input data.....................................................................1823                                                                                                                                                               |                                                                                                                                                                                                                                      |
| 38.11.1 Basic description...............................................................................................................1823                                                                                                                                            |                                                                                                                                                                                                                                      |
| 38.11.2 DQS sampling method......................................................................................................1823                                                                                                                                                   |                                                                                                                                                                                                                                      |
| Basic description..................................................................................................................................1823                                                                                                                                 |                                                                                                                                                                                                                                      |
| External DQS.......................................................................................................................................1825                                                                                                                                 |                                                                                                                                                                                                                                      |
| Dummy Pad loopback..........................................................................................................................1826                                                                                                                                        |                                                                                                                                                                                                                                      |
| External center-aligned read strobe.....................................................................................................1826 38.12 Data learning...................................................................................................................1827 |                                                                                                                                                                                                                                      |
| 38.12.1 Basic description...............................................................................................................1827                                                                                                                                            |                                                                                                                                                                                                                                      |
| 38.12.2 DQS sampling method......................................................................................................1827 38.12.3 Programming the data learning pattern in flash memory..................................................                                   | 1829                                                                                                                                                                                                                                 |
| 38.13 DLL and delay chain usage.............................................................................................1830                                                                                                                                                        |                                                                                                                                                                                                                                      |
| 38.14 Data input hold requirement of flash memory..................................................................1830                                                                                                                                                                 |                                                                                                                                                                                                                                      |
|                                                                                                                                                                                                                                                                                         | 1831                                                                                                                                                                                                                                 |
| 38.15                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                      |
| Glossary..........................................................................................................................                                                                                                                                                      |                                                                                                                                                                                                                                      |
| Chapter 39 Ultra Secured Digital Host Controller (uSDHC).............................1832 39.1 Chip-specific uSDHC                                                                                                                                                                      | information......................................................................................1832 frequency................................................................................................................ 1832 |
| 39.1.1 HS400 39.2 Overview............................................................................................................................1832                                                                                                                              |                                                                                                                                                                                                                                      |
| 39.2.1 Block diagram.....................................................................................................................                                                                                                                                               | 1832                                                                                                                                                                                                                                 |
| 39.2.2 Features..............................................................................................................................1833                                                                                                                                       |                                                                                                                                                                                                                                      |

| 39.3 Functional description........................................................................................................1834                                                                                                                                                                  |                                                                                                                                  |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------|
| 39.3.1 Modes and operations.........................................................................................................1834                                                                                                                                                                 |                                                                                                                                  |
| Data transfer modes............................................................................................................................                                                                                                                                                          | 1834                                                                                                                             |
| 39.3.2 Data buffer..........................................................................................................................                                                                                                                                                             | 1835                                                                                                                             |
| Write operation sequence....................................................................................................................1836                                                                                                                                                         |                                                                                                                                  |
| Read operation sequence....................................................................................................................1836                                                                                                                                                          |                                                                                                                                  |
| Data buffer and block size...................................................................................................................                                                                                                                                                            | 1837                                                                                                                             |
| Dividing large data transfer..................................................................................................................1837                                                                                                                                                       |                                                                                                                                  |
| 39.3.3 DMA AXI interface...............................................................................................................1838                                                                                                                                                              |                                                                                                                                  |
| Internal DMA request...........................................................................................................................1838                                                                                                                                                      |                                                                                                                                  |
| AXI master interface............................................................................................................................                                                                                                                                                         | 1839                                                                                                                             |
| ADMA engine.......................................................................................................................................1839                                                                                                                                                   |                                                                                                                                  |
| 39.3.4 Register bank with IP bus interface.....................................................................................1844                                                                                                                                                                      |                                                                                                                                  |
| SD protocol unit...................................................................................................................................                                                                                                                                                      | 1845                                                                                                                             |
| SD control miscellaneous....................................................................................................................                                                                                                                                                             | 1845                                                                                                                             |
| SD clock control...................................................................................................................................1845                                                                                                                                                  |                                                                                                                                  |
| Command control.................................................................................................................................1845                                                                                                                                                     |                                                                                                                                  |
| Data control..........................................................................................................................................1846                                                                                                                                               |                                                                                                                                  |
| 39.3.5 Card insertion and removal detection.................................................................................                                                                                                                                                                             | 1846                                                                                                                             |
| 39.3.6 Power management and wakeup events............................................................................1846                                                                                                                                                                                |                                                                                                                                  |
| Setting wakeup events.........................................................................................................................1847                                                                                                                                                       |                                                                                                                                  |
| 39.3.7 eMMC fast boot...................................................................................................................1847                                                                                                                                                             |                                                                                                                                  |
| Boot operation......................................................................................................................................1847                                                                                                                                                 |                                                                                                                                  |
| Alternative boot operation....................................................................................................................1848                                                                                                                                                       |                                                                                                                                  |
| 39.3.8 Commands for SD card, SDIO, and eMMC .......................................................................                                                                                                                                                                                      | 1848 1855                                                                                                                        |
| 39.3.9 SDIO interrupt.....................................................................................................................                                                                                                                                                               | mode........................................................................................................................1855 |
| Interrupts in 1-bit Interrupt in 4-bit mode..........................................................................................................................1855                                                                                                                                |                                                                                                                                  |
| Card interrupt handling........................................................................................................................                                                                                                                                                          | 1855                                                                                                                             |
| 39.3.10 Speed mode selection.......................................................................................................1856                                                                                                                                                                  |                                                                                                                                  |
| HS200 mode selection.........................................................................................................................1856 Standard tuning procedure..................................................................................................................            | 1857                                                                                                                             |
| Manual tuning procedure.....................................................................................................................                                                                                                                                                             | 1858                                                                                                                             |
| Switch to HS400 mode........................................................................................................................                                                                                                                                                             | 1859                                                                                                                             |
| Switch to HS400 enhanced mode........................................................................................................1860                                                                                                                                                                |                                                                                                                                  |
| 39.3.11 Software restrictions..........................................................................................................1861 Initialization active................................................................................................................................1861    |                                                                                                                                  |
| Software polling procedure..................................................................................................................                                                                                                                                                             | 1861                                                                                                                             |
| Suspend operation...............................................................................................................................1861                                                                                                                                                     |                                                                                                                                  |
| Data length setting...............................................................................................................................1861 (A)DMA address setting.......................................................................................................................1861 |                                                                                                                                  |
| Data port access..................................................................................................................................1861                                                                                                                                                   |                                                                                                                                  |
| Change clock frequency......................................................................................................................                                                                                                                                                             | 1861                                                                                                                             |
| Multi-block read....................................................................................................................................1862                                                                                                                                                 |                                                                                                                                  |
| 39.3.12 Clocking............................................................................................................................ Clock and reset manager.....................................................................................................................1862            | 1862                                                                                                                             |
| Clock generator....................................................................................................................................1862                                                                                                                                                  |                                                                                                                                  |
| 39.3.13 Command Queuing (CQE) operation................................................................................1863                                                                                                                                                                              |                                                                                                                                  |
| signals.................................................................................................................1864                                                                                                                                                                             |                                                                                                                                  |
| 39.4 External                                                                                                                                                                                                                                                                                            |                                                                                                                                  |
| 39.5 Application information......................................................................................................1865                                                                                                                                                                   |                                                                                                                                  |
| 39.5.1 Command send and response receive basic operation......................................................1865                                                                                                                                                                                       | 1866                                                                                                                             |
| 39.5.2 Card identification mode..................................................................................................... Card detect..........................................................................................................................................               | 1866                                                                                                                             |
| Reset....................................................................................................................................................1867                                                                                                                                            |                                                                                                                                  |
| Voltage validation.................................................................................................................................1868                                                                                                                                                  |                                                                                                                                  |

| Card registry........................................................................................................................................                                                                                            | 1869                                                                                                            |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------|
| 39.5.3 Card access........................................................................................................................                                                                                                       | 1870                                                                                                            |
| Block write............................................................................................................................................1870                                                                                      |                                                                                                                 |
| Block read............................................................................................................................................1872                                                                                       |                                                                                                                 |
| Suspend Resume................................................................................................................................                                                                                                   | 1875                                                                                                            |
| ADMA usage........................................................................................................................................1876                                                                                           |                                                                                                                 |
| Transfer error.......................................................................................................................................1876                                                                                        |                                                                                                                 |
| Card interrupt.......................................................................................................................................1877                                                                                        |                                                                                                                 |
| 39.5.4 Switch function....................................................................................................................1878                                                                                                   |                                                                                                                 |
| Query, enable, and disable SDIO high-speed mode...........................................................................                                                                                                                       | 1878                                                                                                            |
| Query, enable, and disable SD high-speed mode/DDR50 /SDR50 /SDR104.....................................                                                                                                                                          | 1878                                                                                                            |
| Query, enable, and disable eMMC high-speed mode..........................................................................1879                                                                                                                    |                                                                                                                 |
| Set eMMC bus width............................................................................................................................1879                                                                                               |                                                                                                                 |
| 39.5.5 ADMA operation..................................................................................................................1880                                                                                                      |                                                                                                                 |
| ADMA1 operation.................................................................................................................................1880                                                                                             |                                                                                                                 |
| ADMA2 operation.................................................................................................................................1880                                                                                             |                                                                                                                 |
| 39.5.6 Fast boot operation.............................................................................................................                                                                                                          | 1881                                                                                                            |
| Normal fast boot flow ..........................................................................................................................                                                                                                 | 1881                                                                                                            |
| Alternative fast boot flow......................................................................................................................1881                                                                                             |                                                                                                                 |
| Fast boot application case (in DMA mode)..........................................................................................1882                                                                                                           |                                                                                                                 |
| 39.6 uSDHC memory map and register definition.....................................................................1883                                                                                                                           |                                                                                                                 |
| 39.6.1 uSDHC register descriptions...............................................................................................1883                                                                                                            |                                                                                                                 |
| uSDHC memory map...........................................................................................................................1883                                                                                                  |                                                                                                                 |
| DMA System Address (DS_ADDR).....................................................................................................                                                                                                                | 1885                                                                                                            |
| Block Attributes (BLK_ATT).................................................................................................................                                                                                                      | 1887                                                                                                            |
| Command Argument (CMD_ARG).......................................................................................................1888                                                                                                            |                                                                                                                 |
| Command Transfer Type (CMD_XFR_TYP)........................................................................................1889                                                                                                                  |                                                                                                                 |
| Command Response0 (CMD_RSP0)..................................................................................................                                                                                                                   | 1894                                                                                                            |
| Command Response1 (CMD_RSP1)..................................................................................................                                                                                                                   | 1895                                                                                                            |
| Command Response2 (CMD_RSP2)..................................................................................................                                                                                                                   | 1895                                                                                                            |
| Command Response3 (CMD_RSP3)..................................................................................................                                                                                                                   | 1896                                                                                                            |
| Data Buffer Access Port (DATA_BUFF_ACC_PORT).........................................................................                                                                                                                            | 1898                                                                                                            |
| Present State (PRES_STATE).............................................................................................................1898                                                                                                      |                                                                                                                 |
| Protocol Control (PROT_CTRL)...........................................................................................................1904                                                                                                      |                                                                                                                 |
| System Control (SYS_CTRL)...............................................................................................................1908                                                                                                     |                                                                                                                 |
| Interrupt Status (INT_STATUS)...........................................................................................................                                                                                                         | 1913                                                                                                            |
| Interrupt Status Enable (INT_STATUS_EN)........................................................................................                                                                                                                  | 1920                                                                                                            |
| Interrupt Signal Enable (INT_SIGNAL_EN).........................................................................................                                                                                                                 | 1923                                                                                                            |
| Auto CMD12 Error Status (AUTOCMD12_ERR_STATUS)................................................................. Host Controller Capabilities (HOST_CTRL_CAP)................................................................................1930 | 1927                                                                                                            |
| Watermark Level (WTMK_LVL)...........................................................................................................                                                                                                            | 1932                                                                                                            |
| Mixer Control (MIX_CTRL)...................................................................................................................1933                                                                                                  |                                                                                                                 |
| Force Event (FORCE_EVENT)............................................................................................................1937                                                                                                        |                                                                                                                 |
| ADMA Error Status (ADMA_ERR_STATUS).......................................................................................                                                                                                                       | 1939                                                                                                            |
| ADMA System Address (ADMA_SYS_ADDR).....................................................................................1941 DLL (Delay Line) Control                                                                                            | (DLL_CTRL)................................................................................................ 1942 |
| DLL Status (DLL_STATUS).................................................................................................................                                                                                                         | 1944                                                                                                            |
| CLK Tuning Control and Status (CLK_TUNE_CTRL_STATUS)..........................................................1945                                                                                                                               |                                                                                                                 |
| Strobe DLL control (STROBE_DLL_CTRL).........................................................................................                                                                                                                    | 1946                                                                                                            |
| Strobe DLL status (STROBE_DLL_STATUS)......................................................................................1948                                                                                                                  |                                                                                                                 |
| Vendor Specific Register (VEND_SPEC)............................................................................................                                                                                                                 | 1949                                                                                                            |
| eMMC Boot (MMC_BOOT)..................................................................................................................1952                                                                                                       |                                                                                                                 |
| Vendor Specific 2 Register (VEND_SPEC2).......................................................................................                                                                                                                   | 1954                                                                                                            |
| Tuning Control (TUNING_CTRL).........................................................................................................1956                                                                                                        |                                                                                                                 |
| Command Queuing Version (CQVER)................................................................................................                                                                                                                  | 1957                                                                                                            |

| Command Queuing Capabilities (CQCAP)..........................................................................................1958                                                                                                                                                |      |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|
| Command Queuing Configuration (CQCFG).......................................................................................1960                                                                                                                                                  |      |
| Command Queuing Control (CQCTL)..................................................................................................1961                                                                                                                                             |      |
| Command Queuing Interrupt Status (CQIS)........................................................................................1962                                                                                                                                               |      |
| Command Queuing Interrupt Status Enable (CQISTE).......................................................................                                                                                                                                                           | 1963 |
| Command Queuing Interrupt Signal Enable (CQISGE).......................................................................1965                                                                                                                                                       |      |
| Command Queuing Interrupt Coalescing (CQIC)................................................................................                                                                                                                                                       | 1966 |
| Command Queuing Task Descriptor List Base Address (CQTDLBA).................................................                                                                                                                                                                      | 1968 |
| Command Queuing Task Descriptor List Base Address Upper 32 Bits (CQTDLBAU)........................1969                                                                                                                                                                            |      |
| Command Queuing Task Doorbell (CQTDBR)....................................................................................1969                                                                                                                                                    |      |
| Command Queuing Task Completion Notification (CQTCN)...............................................................1971                                                                                                                                                           |      |
| Command Queuing Device Queue Status (CQDQS)..........................................................................                                                                                                                                                             | 1971 |
| Command Queuing Device Pending Tasks (CQDPT).........................................................................1972                                                                                                                                                         |      |
| Command Queuing Task Clear (CQTCLR).........................................................................................                                                                                                                                                      | 1973 |
| Command Queuing Send Status Configuration 1 (CQSSC1)..............................................................1974                                                                                                                                                            |      |
| Command Queuing Send Status Configuration 2 (CQSSC2)..............................................................1975                                                                                                                                                            |      |
| Command Queuing Command Response for Direct-Command Task (CQCRDCT)...........................                                                                                                                                                                                     | 1976 |
| Command Queuing Response Mode Error Mask (CQRMEM)............................................................                                                                                                                                                                     | 1977 |
| Command Queuing Task Error Information (CQTERRI).....................................................................                                                                                                                                                             | 1978 |
| Command Queuing Command Response Index (CQCRI)..................................................................                                                                                                                                                                  | 1980 |
| Command Queuing Command Response Argument (CQCRA)..........................................................1981                                                                                                                                                                   |      |
| Chapter 40 System Timer Module                                                                                                                                                                                                                                                    | 1982 |
| (STM)........................................................                                                                                                                                                                                                                     |      |
| 40.1 Chip-specific STM information...........................................................................................1982                                                                                                                                                 |      |
| 40.1.1 STM instances....................................................................................................................                                                                                                                                          | 1982 |
| 40.2 Overview............................................................................................................................1982                                                                                                                                     |      |
| 40.2.1 Block diagram.....................................................................................................................                                                                                                                                         | 1983 |
| 40.2.2 Features..............................................................................................................................1983                                                                                                                                 |      |
| 40.3 STM_TS register descriptions...........................................................................................                                                                                                                                                      | 1983 |
| 40.3.1 STM_TS memory map........................................................................................................                                                                                                                                                  | 1983 |
| 40.3.2 Control (CR)........................................................................................................................1984                                                                                                                                   |      |
| 40.3.3 Count (CNT)........................................................................................................................1985                                                                                                                                    |      |
| 40.3.4 Channel Control (CCR0 - CCR3)........................................................................................1986                                                                                                                                                  |      |
| 40.3.5 Channel Interrupt (CIR0 - CIR3).........................................................................................                                                                                                                                                   | 1987 |
| 40.3.6 Channel Compare (CMP0 - CMP3)....................................................................................                                                                                                                                                          | 1988 |
| 40.4 STM register descriptions..................................................................................................1989                                                                                                                                              |      |
| 40.4.1 STM memory map...............................................................................................................1989                                                                                                                                          |      |
| 40.4.2 Control (CR)........................................................................................................................1989                                                                                                                                   |      |
| 40.4.3 Count (CNT)........................................................................................................................1991                                                                                                                                    |      |
| 40.4.4 Channel Control (CCR0 - CCR3)........................................................................................1991 40.4.5 Channel Interrupt (CIR0 - CIR3).........................................................................................                  | 1992 |
| 40.4.6 Channel Compare (CMP0 - CMP3)....................................................................................                                                                                                                                                          | 1993 |
| 40.5 Functional description........................................................................................................1994 40.5.1 Count-up timer.................................................................................................................... | 1994 |
| 40.5.2 Compare channels..............................................................................................................1994                                                                                                                                         |      |
| 40.5.3 Behavior in different chip modes.........................................................................................1994                                                                                                                                              |      |
| 40.5.4 Clocking..............................................................................................................................                                                                                                                                     | 1994 |
| 40.5.5 Interrupts.............................................................................................................................1995 40.6 External                                                                                                                  |      |
| signals.................................................................................................................1995 40.7 Initialization........................................................................................................................1995      |      |
| 40.8 Application information......................................................................................................1995                                                                                                                                            |      |
| 40.8.1 Configure the timer..............................................................................................................1995                                                                                                                                      |      |
| 40.8.2 Configure the compare channels........................................................................................                                                                                                                                                     | 1995 |
| 40.8.3 Respond to compare channel                                                                                                                                                                                                                                                 |      |
| events..................................................................................1995                                                                                                                                                                                      |      |

40.9 Glossary............................................................................................................................ 1995

| Chapter 41 Software Watchdog Timer (SWT)................................................. 41.1 Chip-specific SWT information..........................................................................................1996                                                                               | 1996   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|
| 41.1.1 SWT instances and supported cores..................................................................................                                                                                                                                                                               | 1996   |
| 41.1.2 References to Stop mode...................................................................................................                                                                                                                                                                        | 1996   |
| 41.1.3 Configure timeout events and reactions..............................................................................1996                                                                                                                                                                          |        |
| 41.1.4 Resetting SWT instances when a timeout triggers a reset request....................................                                                                                                                                                                                               | 1996   |
| 41.2 Overview............................................................................................................................1996                                                                                                                                                            |        |
| 41.2.1 Block diagram.....................................................................................................................                                                                                                                                                                | 1997   |
| 41.2.2 Features..............................................................................................................................1997                                                                                                                                                        |        |
| 41.3 SWT register descriptions.................................................................................................                                                                                                                                                                          | 1997   |
| 41.3.1 SWT memory map..............................................................................................................                                                                                                                                                                      | 1998   |
| 41.3.2 Control (CR)........................................................................................................................1998                                                                                                                                                          |        |
| 41.3.3 Interrupt (IR)........................................................................................................................2002 41.3.4 Timeout (TO).......................................................................................................................2003         |        |
| 41.3.5 Window (WN)......................................................................................................................2003                                                                                                                                                             |        |
| 41.3.6 Service (SR)........................................................................................................................2004                                                                                                                                                          |        |
| 41.3.7 Counter Output (CO)...........................................................................................................2005                                                                                                                                                                |        |
| 41.3.8 Service Key (SK).................................................................................................................2006                                                                                                                                                             |        |
| 41.3.9 Event Request (RRR).........................................................................................................                                                                                                                                                                      | 2007   |
| 41.4 Functional description........................................................................................................2007                                                                                                                                                                  |        |
| 41.4.1 Behavior in different chip and core modes..........................................................................2007                                                                                                                                                                           |        |
| 41.4.2 Register access latency......................................................................................................                                                                                                                                                                     | 2008   |
| 41.4.3 Service key generation........................................................................................................2008                                                                                                                                                                |        |
| 41.4.4 Clocking..............................................................................................................................                                                                                                                                                            | 2008   |
| 41.4.5 Reset...................................................................................................................................2008                                                                                                                                                      |        |
| 41.4.6 Interrupts.............................................................................................................................2008                                                                                                                                                       |        |
| 41.4.7 Reset only the SWT............................................................................................................                                                                                                                                                                    | 2008   |
| 41.4.8 Test SWT operation............................................................................................................                                                                                                                                                                    | 2009   |
| 41.5 External signals.................................................................................................................2009                                                                                                                                                               |        |
| 41.6 Initialization........................................................................................................................2009                                                                                                                                                          |        |
| 41.6.1 Initialize the SWT................................................................................................................                                                                                                                                                                | 2009   |
| Select the clock source........................................................................................................................2009 Set the timeout period..........................................................................................................................2009 |        |
| Control timeout behavior......................................................................................................................2010                                                                                                                                                       |        |
| Configure locking and unlocking..........................................................................................................2010                                                                                                                                                            |        |
| Select behavior on an invalid access...................................................................................................2011                                                                                                                                                              |        |
| 41.6.2 Initiate service operations...................................................................................................                                                                                                                                                                    | 2011   |
| Initiate a fixed service sequence..........................................................................................................2011                                                                                                                                                          |        |
| Initiate a keyed service sequence........................................................................................................2011                                                                                                                                                            |        |
| Select window service mode................................................................................................................2012                                                                                                                                                           |        |
| Chapter 42 Periodic Interrupt Timer (PIT)........................................................2013                                                                                                                                                                                                    |        |
| 42.1 Chip-specific PIT information.............................................................................................2013                                                                                                                                                                      |        |
| 42.1.1 PIT module instance details................................................................................................2013                                                                                                                                                                   |        |
| 42.1.2 PIT triggers..........................................................................................................................2013                                                                                                                                                        |        |
| 42.2 Overview............................................................................................................................2013                                                                                                                                                            |        |
| 42.2.1 Block diagram.....................................................................................................................                                                                                                                                                                | 2014   |
| 42.2.2 Features..............................................................................................................................2014                                                                                                                                                        |        |
| 42.3 PIT register descriptions....................................................................................................2014 42.3.1 PIT memory map.................................................................................................................2014                        |        |
| 42.3.2 PIT Module Control (MCR)..................................................................................................2016                                                                                                                                                                    |        |

| 42.3.3 PIT Upper Lifetimer (LTMR64H).........................................................................................                                                                                                                                                   | 2017   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|
| 42.3.4 PIT Lower Lifetimer (LTMR64L)..........................................................................................2017                                                                                                                                              |        |
| 42.3.5 Timer Load Value (LDVAL0 - LDVAL6)..............................................................................                                                                                                                                                         | 2018   |
| 42.3.6 Current Timer Value (CVAL0 - CVAL6)..............................................................................                                                                                                                                                        | 2020   |
| 42.3.7 Timer Control (TCTRL0 - TCTRL6).....................................................................................2021                                                                                                                                                 |        |
| 42.3.8 Timer Flag (TFLG0 - TFLG6)..............................................................................................2023                                                                                                                                             |        |
| 42.4 Functional description........................................................................................................2024                                                                                                                                         |        |
| 42.4.1 Modes of operation.............................................................................................................                                                                                                                                          | 2024   |
| 42.4.2 Timer operation...................................................................................................................2024                                                                                                                                   |        |
| Stop and start a timer...........................................................................................................................2025                                                                                                                           |        |
| Stop and start a timer timing................................................................................................................2025                                                                                                                               |        |
| Change timer period............................................................................................................................                                                                                                                                 | 2025   |
| Change timer period timing..................................................................................................................2025                                                                                                                                |        |
| Change timer period dynamically.........................................................................................................2025                                                                                                                                    |        |
| Change timer period dynamically timing..............................................................................................2026                                                                                                                                        |        |
| 42.4.3 Chained timers....................................................................................................................2026                                                                                                                                   |        |
| 42.4.4 Lifetimer..............................................................................................................................                                                                                                                                  | 2026   |
| 42.4.5 Debug mode........................................................................................................................2026                                                                                                                                   |        |
| 42.4.6 Clocking..............................................................................................................................                                                                                                                                   | 2026   |
| 42.4.7 Interrupts.............................................................................................................................2026 signals.................................................................................................................2026 |        |
| 42.5 External                                                                                                                                                                                                                                                                   |        |
| 42.6 Initialization........................................................................................................................2027                                                                                                                                 |        |
| 42.7 Application information......................................................................................................2027                                                                                                                                          |        |
| 42.7.1 Example configuration for general timers............................................................................2027                                                                                                                                                 |        |
| 42.7.2 Example configuration using chained timers.......................................................................2028                                                                                                                                                    |        |
| 42.7.3 Example configuration using the lifetimer...........................................................................                                                                                                                                                     | 2029   |
| Chapter 43 FlexTimer (FTM)...........................................................................                                                                                                                                                                           | 2031   |
| 43.1 Chip-specific FTM information...........................................................................................2031                                                                                                                                               |        |
| 43.1.1 FTM instances.....................................................................................................................2031                                                                                                                                   |        |
| 43.1.2 FTM global time base..........................................................................................................2031                                                                                                                                       |        |
| 43.1.3 Initialization triggers and external triggers...........................................................................2032                                                                                                                                             |        |
| 43.2 Introduction........................................................................................................................2032                                                                                                                                   |        |
| 43.2.1 Features..............................................................................................................................2032                                                                                                                               |        |
| 43.2.2 Modes of operation.............................................................................................................                                                                                                                                          | 2033   |
| 43.2.3 Block Diagram.....................................................................................................................2033                                                                                                                                   |        |
| 43.3 Signal Description..............................................................................................................2034                                                                                                                                       |        |
| 43.4 Memory Map and Register Definition................................................................................2035                                                                                                                                                     |        |
| 43.4.1 Memory map.......................................................................................................................                                                                                                                                        | 2035   |
| 43.4.2 Register descriptions...........................................................................................................2035                                                                                                                                     |        |
| 43.4.3 FTM register descriptions....................................................................................................2035                                                                                                                                        |        |
| FTM memory map................................................................................................................................2035                                                                                                                              |        |
| Status And Control (SC)......................................................................................................................                                                                                                                                   | 2037   |
| Counter (CNT).....................................................................................................................................                                                                                                                              | 2040   |
| Modulo (MOD).....................................................................................................................................                                                                                                                               | 2041   |
| Channel (n) Status And Control (C0SC - C5SC).................................................................................                                                                                                                                                   | 2042   |
| Channel (n) Value (C0V - C5V)...........................................................................................................                                                                                                                                        | 2044   |
| Counter Initial Value (CNTIN)..............................................................................................................                                                                                                                                     | 2045   |
| Capture And Compare Status (STATUS)............................................................................................                                                                                                                                                 | 2046   |
| Features Mode Selection (MODE).......................................................................................................2047                                                                                                                                       |        |
| Synchronization (SYNC)......................................................................................................................2049                                                                                                                                |        |
| Initial State For Channels Output (OUTINIT).......................................................................................2051                                                                                                                                          | 2052   |
| Output Mask (OUTMASK)...................................................................................................................                                                                                                                                        |        |
| Function For Linked Channels (COMBINE).........................................................................................2053                                                                                                                                             |        |

| Deadtime Configuration (DEADTIME).................................................................................................                                                                                                                                                                      | 2057                                                                                                                                         |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------|
| FTM External Trigger (EXTTRIG)........................................................................................................2059                                                                                                                                                              |                                                                                                                                              |
| Channels Polarity (POL)......................................................................................................................                                                                                                                                                           | 2061                                                                                                                                         |
| Fault Mode Status (FMS).....................................................................................................................2062                                                                                                                                                        |                                                                                                                                              |
| Input Capture Filter Control (FILTER)..................................................................................................2063                                                                                                                                                             |                                                                                                                                              |
| Quadrature Decoder Control And Status (QDCTRL)...........................................................................2064                                                                                                                                                                           |                                                                                                                                              |
| Configuration (CONF)..........................................................................................................................2066                                                                                                                                                      |                                                                                                                                              |
| Synchronization Configuration (SYNCONF)........................................................................................2068                                                                                                                                                                     |                                                                                                                                              |
| FTM Inverting Control (INVCTRL).......................................................................................................                                                                                                                                                                  | 2070                                                                                                                                         |
| FTM Software Output Control (SWOCTRL).........................................................................................2071                                                                                                                                                                      |                                                                                                                                              |
| FTM PWM Load (PWMLOAD).............................................................................................................2072                                                                                                                                                                 |                                                                                                                                              |
| Half Cycle Register (HCR)...................................................................................................................2074                                                                                                                                                        |                                                                                                                                              |
| Mirror of Modulo Value (MOD_MIRROR)............................................................................................                                                                                                                                                                         | 2075                                                                                                                                         |
| Mirror of Channel (n) Match Value (C0V_MIRROR - C5V_MIRROR)................................................. Description.......................................................................................................2077                                                                     | 2076                                                                                                                                         |
| 43.5 Functional                                                                                                                                                                                                                                                                                         |                                                                                                                                              |
| 43.5.1 Clock source.......................................................................................................................                                                                                                                                                              | 2077                                                                                                                                         |
| Counter clock source...........................................................................................................................                                                                                                                                                         | 2077                                                                                                                                         |
| 43.5.2 Prescaler.............................................................................................................................2077                                                                                                                                                       |                                                                                                                                              |
| 43.5.3 Counter...............................................................................................................................                                                                                                                                                           | 2078                                                                                                                                         |
| Up counting..........................................................................................................................................2078                                                                                                                                               |                                                                                                                                              |
| Up-down counting................................................................................................................................2080                                                                                                                                                    |                                                                                                                                              |
| Free running counter............................................................................................................................2082                                                                                                                                                    |                                                                                                                                              |
| Counter reset.......................................................................................................................................                                                                                                                                                    | 2082                                                                                                                                         |
| Counter events.....................................................................................................................................2083                                                                                                                                                 |                                                                                                                                              |
| 43.5.4 Channel Modes...................................................................................................................2083                                                                                                                                                             |                                                                                                                                              |
| 43.5.5 Input Capture Mode............................................................................................................                                                                                                                                                                   | 2085                                                                                                                                         |
| Filter for Input Capture Mode...............................................................................................................2086                                                                                                                                                        |                                                                                                                                              |
| FTM Counter Reset in Input Capture Mode.........................................................................................2088 43.5.6 Output Compare mode........................................................................................................2089                             |                                                                                                                                              |
| 43.5.7 Edge-Aligned PWM (EPWM) mode....................................................................................                                                                                                                                                                                 | 2090                                                                                                                                         |
| 43.5.8 Center-Aligned PWM (CPWM) mode..................................................................................2092                                                                                                                                                                             |                                                                                                                                              |
| 43.5.9 Combine mode....................................................................................................................2093                                                                                                                                                             |                                                                                                                                              |
| Asymmetrical PWM..............................................................................................................................2100                                                                                                                                                      |                                                                                                                                              |
| 43.5.10 Modified Combine PWM Mode.........................................................................................                                                                                                                                                                              | 2100                                                                                                                                         |
| Synchronization...................................................................................................................................                                                                                                                                                      | 2102                                                                                                                                         |
| 43.5.11 Complementary Mode.......................................................................................................2102                                                                                                                                                                   |                                                                                                                                              |
| 43.5.12 Registers updated from write buffers................................................................................                                                                                                                                                                            | 2103                                                                                                                                         |
| CNTIN register update.........................................................................................................................2103                                                                                                                                                      |                                                                                                                                              |
| MOD and HCR registers update..........................................................................................................2104 CnV register                                                                                                                                                 |                                                                                                                                              |
| 43.5.13 PWM synchronization.......................................................................................................                                                                                                                                                                      | update.............................................................................................................................2104 2105 |
|                                                                                                                                                                                                                                                                                                         | 2105                                                                                                                                         |
| Hardware trigger..................................................................................................................................                                                                                                                                                      |                                                                                                                                              |
| Software trigger....................................................................................................................................2106 Synchronization Points........................................................................................................................ |                                                                                                                                              |
| MOD register synchronization..............................................................................................................2107                                                                                                                                                          | 2107                                                                                                                                         |
| CNTIN register synchronization...........................................................................................................2110                                                                                                                                                           |                                                                                                                                              |
| C(n)V and C(n+1)V register synchronization.......................................................................................2110                                                                                                                                                                   | 2110                                                                                                                                         |
| OUTMASK register synchronization....................................................................................................                                                                                                                                                                    |                                                                                                                                              |
| INVCTRL register synchronization.......................................................................................................2112                                                                                                                                                             |                                                                                                                                              |
| SWOCTRL register synchronization....................................................................................................2113                                                                                                                                                                |                                                                                                                                              |
| FTM counter synchronization...............................................................................................................2114                                                                                                                                                          | 2117                                                                                                                                         |
| 43.5.14 Inverting............................................................................................................................                                                                                                                                                           |                                                                                                                                              |
| 43.5.15 Software Output Control Mode..........................................................................................2119                                                                                                                                                                      | 2121                                                                                                                                         |
| 43.5.16 Deadtime insertion............................................................................................................ Deadtime insertion corner cases.........................................................................................................                         | 2122                                                                                                                                         |

| 43.5.17 Output mask......................................................................................................................2123                                                                                                                                                   |      |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|
| 43.5.18 Polarity Control..................................................................................................................2124                                                                                                                                                  |      |
| 43.5.19 Initialization.......................................................................................................................                                                                                                                                                   | 2124 |
| 43.5.20 Features Priority................................................................................................................2124                                                                                                                                                   |      |
| 43.5.21 External Trigger.................................................................................................................2125                                                                                                                                                   |      |
| 43.5.22 Initialization Trigger...........................................................................................................2126                                                                                                                                                   |      |
| 43.5.23 Capture Test Mode...........................................................................................................                                                                                                                                                            | 2128 |
| 43.5.24 DMA..................................................................................................................................                                                                                                                                                   | 2129 |
| 43.5.25 Dual Edge Capture Mode..................................................................................................2130                                                                                                                                                            |      |
| One-Shot Capture mode......................................................................................................................2131                                                                                                                                                 |      |
| Continuous Capture mode...................................................................................................................2131                                                                                                                                                  |      |
| Pulse width measurement....................................................................................................................2131                                                                                                                                                 |      |
| Period measurement............................................................................................................................2133                                                                                                                                              |      |
| Read coherency mechanism...............................................................................................................                                                                                                                                                         | 2135 |
| 43.5.26 Quadrature Decoder Mode...............................................................................................                                                                                                                                                                  | 2136 |
| Quadrature Decoder boundary conditions...........................................................................................2139                                                                                                                                                           |      |
| 43.5.27 Debug mode......................................................................................................................2140                                                                                                                                                    |      |
| 43.5.28 Reload Points....................................................................................................................2141                                                                                                                                                   |      |
| Reload Opportunities...........................................................................................................................                                                                                                                                                 | 2141 |
| Frequency of Reload Opportunities.....................................................................................................                                                                                                                                                          | 2143 |
| Update of the Registers.......................................................................................................................                                                                                                                                                  | 2143 |
| 43.5.29 Global Load.......................................................................................................................2144                                                                                                                                                  |      |
| 43.5.30 Global time base (GTB)....................................................................................................                                                                                                                                                              | 2144 |
| Enabling the global time base (GTB)...................................................................................................2145                                                                                                                                                      |      |
| 43.5.31 Channel trigger output.......................................................................................................2145                                                                                                                                                       | 2146 |
| 43.5.32 External Control of Channels Output................................................................................                                                                                                                                                                     |      |
| 43.5.33 Dithering............................................................................................................................2146 PWM Period Dithering......................................................................................................................... | 2147 |
| PWM Edge Dithering...........................................................................................................................                                                                                                                                                   | 2149 |
| 43.6 Reset Overview.................................................................................................................2155                                                                                                                                                        |      |
| 43.7 FTM                                                                                                                                                                                                                                                                                        |      |
| Interrupts...................................................................................................................2156 43.7.1 Timer Overflow Interrupt.....................................................................................................                          | 2156 |
| 43.7.2 Reload Point Interrupt.........................................................................................................                                                                                                                                                          | 2156 |
| 43.7.3 Channel (n) Interrupt...........................................................................................................2157                                                                                                                                                     |      |
| 43.8 Initialization Procedure......................................................................................................2157                                                                                                                                                         |      |
| Chapter 44 Real Time Clock (RTC).................................................................2159                                                                                                                                                                                           |      |
| 44.1 Chip-specific RTC information...........................................................................................2159                                                                                                                                                               |      |
| 44.1.1 RTC Clocking .....................................................................................................................2159 44.2 Overview............................................................................................................................2159     |      |
| 44.2.1 Block diagram.....................................................................................................................                                                                                                                                                       | 2159 |
| 44.2.2 Features..............................................................................................................................2160                                                                                                                                               |      |
| 44.3 Functional description........................................................................................................2161                                                                                                                                                         |      |
| 44.3.1 RTC.....................................................................................................................................2161                                                                                                                                             |      |
| 44.3.2 API functional description....................................................................................................2161                                                                                                                                                       |      |
| 44.3.3 Modes of operation.............................................................................................................                                                                                                                                                          | 2162 |
| Functional mode..................................................................................................................................                                                                                                                                               | 2162 |
| Debug mode........................................................................................................................................                                                                                                                                              | 2162 |
| 44.4 RTC register descriptions..................................................................................................2162                                                                                                                                                            |      |
| 44.4.1 RTC memory map...............................................................................................................2162                                                                                                                                                        |      |
| 44.4.2 RTC Supervisor control register (RTCSUPV).....................................................................                                                                                                                                                                           | 2163 |
| 44.4.3 RTC Control register (RTCC)..............................................................................................2163                                                                                                                                                            |      |
| 44.4.4 RTC Status register (RTCS)...............................................................................................                                                                                                                                                                | 2166 |
| 44.4.5 RTC Counter register (RTCCNT)........................................................................................2167                                                                                                                                                                |      |

| 44.4.6 API Compare value register                                                                                                                                                                                                                                                                       | (APIVAL)................................................................................2168                        |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------|
| 44.4.7 RTC Compare value register (RTCVAL).............................................................................2169                                                                                                                                                                             |                                                                                                                     |
| 44.5 Initialization........................................................................................................................2170                                                                                                                                                         |                                                                                                                     |
| Chapter 45 Inter-Integrated Circuit (I2C).........................................................                                                                                                                                                                                                      | 2171                                                                                                                |
| 45.1 Overview............................................................................................................................2171                                                                                                                                                           |                                                                                                                     |
| 45.2 Introduction to I 2                                                                                                                                                                                                                                                                                | C..............................................................................................................2171 |
| 45.2.1 Definition: I 2 C module.........................................................................................................                                                                                                                                                                | 2171                                                                                                                |
| 45.2.2 Module block diagram.........................................................................................................2172                                                                                                                                                                |                                                                                                                     |
| 45.2.3 Features..............................................................................................................................2172                                                                                                                                                       |                                                                                                                     |
| 45.2.4 Limitations...........................................................................................................................2173                                                                                                                                                       |                                                                                                                     |
| 45.2.5 Modes of operation.............................................................................................................                                                                                                                                                                  | 2173                                                                                                                |
| 45.2.6 Definition: I 2 C conditions.....................................................................................................2173                                                                                                                                                            |                                                                                                                     |
| 45.3 External signal descriptions...............................................................................................2174                                                                                                                                                                    |                                                                                                                     |
| 45.3.1 Signal overview...................................................................................................................2174                                                                                                                                                           |                                                                                                                     |
| 45.3.2 Detailed external signal descriptions...................................................................................2174                                                                                                                                                                     |                                                                                                                     |
| 45.4 I2C register descriptions....................................................................................................2174 map.................................................................................................................2175                                         |                                                                                                                     |
| 45.4.1 I2C memory                                                                                                                                                                                                                                                                                       |                                                                                                                     |
| 45.4.2 I2C Bus Address (IBAD).....................................................................................................                                                                                                                                                                      | 2175                                                                                                                |
| 45.4.3 I2C Bus Frequency Divider (IBFD)......................................................................................2176                                                                                                                                                                       |                                                                                                                     |
| 45.4.4 I2C Bus Control (IBCR).......................................................................................................2177                                                                                                                                                                |                                                                                                                     |
| 45.4.5 I2C Bus Status (IBSR)........................................................................................................                                                                                                                                                                    | 2179                                                                                                                |
| 45.4.6 I2C Bus Data I/O (IBDR).....................................................................................................2181                                                                                                                                                                 |                                                                                                                     |
| 45.4.7 I2C Bus Interrupt Configuration (IBIC)................................................................................                                                                                                                                                                           | 2182                                                                                                                |
| 45.4.8 I2C Bus Debug (IBDBG)..................................................................................................... description........................................................................................................2185                                               | 2183                                                                                                                |
| 45.5 Functional                                                                                                                                                                                                                                                                                         |                                                                                                                     |
| 45.5.1 Notes about module operation............................................................................................2185 Transactions........................................................................................................................2185                            |                                                                                                                     |
| 45.5.2                                                                                                                                                                                                                                                                                                  |                                                                                                                     |
| Protocol overview.................................................................................................................................2185                                                                                                                                                  |                                                                                                                     |
| Transaction protocol definitions...........................................................................................................                                                                                                                                                             | 2186                                                                                                                |
| I 2 C calling address requirements.........................................................................................................2186                                                                                                                                                         |                                                                                                                     |
| High-level protocol steps......................................................................................................................2186                                                                                                                                                     |                                                                                                                     |
| START condition..................................................................................................................................2187                                                                                                                                                   |                                                                                                                     |
| Slave address transmission.................................................................................................................2187                                                                                                                                                         |                                                                                                                     |
| Data transmission................................................................................................................................                                                                                                                                                       | 2187                                                                                                                |
| STOP condition....................................................................................................................................2188                                                                                                                                                  |                                                                                                                     |
| Repeated START condition.................................................................................................................                                                                                                                                                               | 2188                                                                                                                |
| 45.5.3 Arbitration procedure...........................................................................................................2188                                                                                                                                                             |                                                                                                                     |
| 45.5.4 Clock behavior....................................................................................................................                                                                                                                                                               | 2188                                                                                                                |
| Clock synchronization..........................................................................................................................2188 Clock stretching................................................................................................................................... | 2189                                                                                                                |
| Handshaking........................................................................................................................................2189                                                                                                                                                 |                                                                                                                     |
| Clock rate and IBFD settings...............................................................................................................                                                                                                                                                             | 2189                                                                                                                |
| 45.5.5 Interrupts.............................................................................................................................2204                                                                                                                                                      |                                                                                                                     |
| Interrupt vector.....................................................................................................................................2205                                                                                                                                               |                                                                                                                     |
| Interrupt description.............................................................................................................................                                                                                                                                                      | 2205                                                                                                                |
| 45.5.6 DEBUG mode.....................................................................................................................                                                                                                                                                                  | 2205                                                                                                                |
| 45.5.7 DMA interface.....................................................................................................................                                                                                                                                                               | 2207                                                                                                                |
| 45.6 Initialization/application information...................................................................................2207                                                                                                                                                                      |                                                                                                                     |
| 45.6.1 Recommended interrupt service flow..................................................................................2207                                                                                                                                                                         |                                                                                                                     |
| 45.6.2 General programming guidelines (for both master and slave mode)..................................2208                                                                                                                                                                                            |                                                                                                                     |
| 2                                                                                                                                                                                                                                                                                                       | 2208                                                                                                                |
| Initializing the I C module.................................................................................................................... Software response after a transfer.......................................................................................................2209           |                                                                                                                     |
| 45.6.3 Programming guidelines specific to Master mode..............................................................                                                                                                                                                                                     | 2209                                                                                                                |

| Generating START..............................................................................................................................                                                                                                                                                 | 2210                                                                                                                                          |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|
| Transmit/receive sequence..................................................................................................................2210                                                                                                                                                |                                                                                                                                               |
| Generating STOP................................................................................................................................                                                                                                                                                | 2212                                                                                                                                          |
| Generating repeated START...............................................................................................................                                                                                                                                                       | 2213                                                                                                                                          |
| Loss of arbitration................................................................................................................................                                                                                                                                            | 2213                                                                                                                                          |
| 45.6.4 Programming guidelines specific to Slave mode................................................................                                                                                                                                                                           | 2213                                                                                                                                          |
| 45.6.5 DMA application information...............................................................................................                                                                                                                                                              | 2214                                                                                                                                          |
| DMA mode, master transmit................................................................................................................                                                                                                                                                      | 2214                                                                                                                                          |
| DMA mode, master reception..............................................................................................................                                                                                                                                                       | 2215                                                                                                                                          |
| Exiting DMA mode and system requirement considerations...............................................................                                                                                                                                                                          | 2216                                                                                                                                          |
| Chapter 46 Gigabit Ethernet Media Access Controller (GMAC)......................2219                                                                                                                                                                                                           |                                                                                                                                               |
| 46.1 Chip-specific GMAC_0 information....................................................................................2219                                                                                                                                                                  |                                                                                                                                               |
| 46.1.1 GMAC_0 PHY mode selection............................................................................................2219                                                                                                                                                               |                                                                                                                                               |
| 46.1.2 GMAC reset sequence........................................................................................................2219                                                                                                                                                         |                                                                                                                                               |
| 46.1.3 GMAC limitations................................................................................................................                                                                                                                                                        | 2219                                                                                                                                          |
| 46.1.4 Prerequisites for running GMAC in SGMII mode................................................................                                                                                                                                                                            | 2220                                                                                                                                          |
| 46.1.5 1588 timer interface signal connectivity..............................................................................                                                                                                                                                                  | 2221                                                                                                                                          |
| 46.1.6 IO coherency configurations...............................................................................................                                                                                                                                                              | 2221                                                                                                                                          |
| 46.1.7 Availability of detailed documentation.................................................................................2221 Introduction........................................................................................................................2221                    |                                                                                                                                               |
| 46.2                                                                                                                                                                                                                                                                                           |                                                                                                                                               |
| 46.3 Features............................................................................................................................                                                                                                                                                      | 2223                                                                                                                                          |
| 46.4 Architecture.......................................................................................................................                                                                                                                                                       | 2224                                                                                                                                          |
| 46.4.1 Interfaces............................................................................................................................                                                                                                                                                  | 2225                                                                                                                                          |
| 46.4.2 DMA controller....................................................................................................................                                                                                                                                                      | 2225                                                                                                                                          |
| 46.4.3 MAC Transaction Layer (MTL)............................................................................................2226                                                                                                                                                             |                                                                                                                                               |
| 46.4.4 Media Access Controller (MAC)..........................................................................................2226                                                                                                                                                             |                                                                                                                                               |
| 46.4.5 Interrupts.............................................................................................................................2226                                                                                                                                             |                                                                                                                                               |
| 46.5 Transmit and receive FIFOs..............................................................................................2226                                                                                                                                                              |                                                                                                                                               |
| 46.6 Flow control.......................................................................................................................2226                                                                                                                                                   |                                                                                                                                               |
| 46.7 Double VLAN tagging........................................................................................................2226                                                                                                                                                           |                                                                                                                                               |
| 46.8 Descriptors........................................................................................................................ 46.8.1 Descriptor structure.............................................................................................................2227          | 2226                                                                                                                                          |
| 46.8.2 Transmit descriptor.............................................................................................................                                                                                                                                                        | 2227                                                                                                                                          |
|                                                                                                                                                                                                                                                                                                | 2227                                                                                                                                          |
| 46.8.3 Receive descriptor.............................................................................................................. 46.9 Functional description........................................................................................................2228                |                                                                                                                                               |
| 46.10 Availability of detailed documentation.............................................................................                                                                                                                                                                      |                                                                                                                                               |
|                                                                                                                                                                                                                                                                                                | 2228                                                                                                                                          |
| Chapter 47 Packet Forwarding Engine (PFE)..................................................2229                                                                                                                                                                                                |                                                                                                                                               |
| 47.1 47.2 Features............................................................................................................................ 47.3 Initialization........................................................................................................................2230 | Introduction........................................................................................................................2229 2229 |
| 47.4 Programming considerations.............................................................................................2230                                                                                                                                                               |                                                                                                                                               |
| description........................................................................................................2230                                                                                                                                                                        |                                                                                                                                               |
| 47.5 Functional                                                                                                                                                                                                                                                                                |                                                                                                                                               |
| 47.6 Packet parsing...................................................................................................................2231                                                                                                                                                     |                                                                                                                                               |
| 47.7 Layer 2 parsing..................................................................................................................2231                                                                                                                                                     |                                                                                                                                               |
| 47.8 Bridge classifier.................................................................................................................2231                                                                                                                                                    |                                                                                                                                               |
| 47.9 Layer 3 parsing..................................................................................................................2231                                                                                                                                                     |                                                                                                                                               |
| 47.10 Route classifier................................................................................................................2232                                                                                                                                                     | block..................................................................................................................2232                   |
| 47.11 Queuing 47.12 Traffic manager unit ........................................................................................................2232                                                                                                                                          |                                                                                                                                               |
| 47.13 Buffer management.........................................................................................................2232                                                                                                                                                           |                                                                                                                                               |
| 47.14 Host Interface                                                                                                                                                                                                                                                                           |                                                                                                                                               |
| (HIF).........................................................................................................2233                                                                                                                                                                             |                                                                                                                                               |

| 47.15 PHY interface options......................................................................................................2233                                                                                                                                                               |      |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|
| 47.16 PFE configuration............................................................................................................2233                                                                                                                                                             |      |
| 47.17 Software components......................................................................................................2233                                                                                                                                                                 |      |
| Chapter 48 LINFlexD.......................................................................................                                                                                                                                                                                          | 2234 |
| 48.1 Chip-specific LINFlexD information...................................................................................2234                                                                                                                                                                      |      |
| 48.1.1 Filter and channel configuration..........................................................................................2234                                                                                                                                                               |      |
| 48.1.2 LIN_CLK and bus clock relationship...................................................................................                                                                                                                                                                        | 2234 |
| 48.1.3 Chip-specific reset value of LINSR[RDI].............................................................................                                                                                                                                                                         | 2234 |
| 48.1.4 Chip-specific reset value of LINSR[WUF]...........................................................................                                                                                                                                                                           | 2234 |
| 48.2 Introduction........................................................................................................................2234                                                                                                                                                       |      |
| 48.2.1 Block diagram.....................................................................................................................                                                                                                                                                           | 2235 |
| 48.3 Main features.....................................................................................................................2235                                                                                                                                                         |      |
| 48.3.1 LIN mode features...............................................................................................................2236                                                                                                                                                         |      |
| 48.3.2 UART mode features..........................................................................................................                                                                                                                                                                 | 2236 |
| 48.4 Functional description........................................................................................................2237                                                                                                                                                             |      |
| 48.4.1 LIN protocol.........................................................................................................................2237                                                                                                                                                    |      |
| Frames.................................................................................................................................................2237                                                                                                                                         |      |
| Data field..............................................................................................................................................2237                                                                                                                                        |      |
| Break field............................................................................................................................................2238                                                                                                                                         |      |
| Sync field.............................................................................................................................................                                                                                                                                             | 2238 |
| Identifier field........................................................................................................................................2238                                                                                                                                        |      |
| Checksum............................................................................................................................................2238                                                                                                                                            | 2239 |
| 48.4.2 LINFlexD features...............................................................................................................                                                                                                                                                             | 2239 |
| Operating modes................................................................................................................................. STOP mode......................................................................................................................................... | 2240 |
| Test modes..........................................................................................................................................                                                                                                                                                | 2240 |
| Master mode........................................................................................................................................2241                                                                                                                                             |      |
| Slave mode..........................................................................................................................................2242                                                                                                                                            |      |
| Errors...................................................................................................................................................                                                                                                                                           | 2243 |
| Bit error................................................................................................................................................                                                                                                                                           | 2244 |
| Framing error.......................................................................................................................................                                                                                                                                                | 2244 |
| Checksum error...................................................................................................................................                                                                                                                                                   | 2244 |
| Overrun error.......................................................................................................................................                                                                                                                                                |      |
| Timeout error.......................................................................................................................................                                                                                                                                                | 2244 |
| Noise....................................................................................................................................................2246                                                                                                                                       | 2245 |
| Start detection and break delimiter detection in receiver.....................................................................2246                                                                                                                                                                  |      |
| Wakeup management..........................................................................................................................2250                                                                                                                                                     |      |
| Baud rate generation...........................................................................................................................                                                                                                                                                     | 2250 |
| 48.4.3 Timer...................................................................................................................................2251                                                                                                                                                 | 2251 |
| 48.4.4 UART mode........................................................................................................................                                                                                                                                                            |      |
| 8-bit data frames..................................................................................................................................2252                                                                                                                                             |      |
| 9-bit frames..........................................................................................................................................2252                                                                                                                                          |      |
| Buffer in UART mode...........................................................................................................................2252                                                                                                                                                  | 2253 |
| UART transmitter.................................................................................................................................                                                                                                                                                   |      |
| UART receiver.....................................................................................................................................                                                                                                                                                  | 2254 |
| 48.4.5 DMA interface.....................................................................................................................                                                                                                                                                           | 2255 |
| Main features.......................................................................................................................................                                                                                                                                                | 2255 |
| Definitions............................................................................................................................................                                                                                                                                             | 2255 |
| Master node - TX mode.......................................................................................................................2257                                                                                                                                                    |      |
| Master node - RX mode.......................................................................................................................2259                                                                                                                                                    |      |
| UART - TX mode.................................................................................................................................2261                                                                                                                                                 | 2263 |
| UART - RX mode................................................................................................................................ Use cases and limitations....................................................................................................................        | 2265 |

| 48.5 LINFlexD register descriptions..........................................................................................                                                                                                                                                                         | 2266                                                                                                            |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------|
| 48.5.1 LINFlexD memory map.......................................................................................................                                                                                                                                                                     | 2266                                                                                                            |
| 48.5.2 LIN Control Register 1 (LINCR1)........................................................................................                                                                                                                                                                        | 2267                                                                                                            |
| 48.5.3 LIN Interrupt Enable Register (LINIER)...............................................................................2270                                                                                                                                                                      |                                                                                                                 |
| 48.5.4 LIN Status Register (LINSR)...............................................................................................2273                                                                                                                                                                 |                                                                                                                 |
| 48.5.5 LIN Error Status Register (LINESR)....................................................................................2276                                                                                                                                                                     |                                                                                                                 |
| 48.5.6 UART Mode Control Register (UARTCR)...........................................................................2278                                                                                                                                                                             |                                                                                                                 |
| 48.5.7 UART Mode Status Register (UARTSR).............................................................................2284                                                                                                                                                                            |                                                                                                                 |
| 48.5.8 LIN Time-Out Control Status Register (LINTCSR)..............................................................2287                                                                                                                                                                               |                                                                                                                 |
| 48.5.9 LIN Output Compare Register (LINOCR)............................................................................2288                                                                                                                                                                           |                                                                                                                 |
| 48.5.10 LIN Time-Out Control Register (LINTOCR)......................................................................                                                                                                                                                                                 | 2289                                                                                                            |
| 48.5.11 LIN Fractional Baud Rate Register (LINFBRR).................................................................2290                                                                                                                                                                              |                                                                                                                 |
| 48.5.12 LIN Integer Baud Rate Register (LINIBRR)......................................................................                                                                                                                                                                                | 2291                                                                                                            |
| 48.5.13 LIN Checksum Field Register (LINCFR)...........................................................................2292                                                                                                                                                                           |                                                                                                                 |
| 48.5.14 LIN Control Register 2 (LINCR2)......................................................................................                                                                                                                                                                         | 2293                                                                                                            |
| 48.5.15 Buffer Identifier Register (BIDR).......................................................................................                                                                                                                                                                      | 2296                                                                                                            |
| 48.5.16 Buffer Data Register Least Significant (BDRL).................................................................                                                                                                                                                                                | 2297                                                                                                            |
| 48.5.17 Buffer Data Register Most Significant (BDRM).................................................................                                                                                                                                                                                 | 2298                                                                                                            |
| 48.5.18 Global Control Register (GCR).........................................................................................                                                                                                                                                                        | 2299                                                                                                            |
| 48.5.19 UART Preset Timeout Register (UARTPTO)....................................................................2301                                                                                                                                                                                |                                                                                                                 |
| 48.5.20 UART Current Timeout Register (UARTCTO)..................................................................                                                                                                                                                                                     | 2302                                                                                                            |
| 48.5.21 DMA Tx Enable Register (DMATXE)................................................................................                                                                                                                                                                               | 2303                                                                                                            |
| 48.5.22 DMA Rx Enable Register (DMARXE)...............................................................................                                                                                                                                                                                | 2304                                                                                                            |
| 48.6 Programming considerations.............................................................................................2305                                                                                                                                                                      | 2305                                                                                                            |
| 48.6.1 Master node........................................................................................................................ Transmitter...........................................................................................................................................2306 |                                                                                                                 |
| Receiver...............................................................................................................................................2306                                                                                                                                           |                                                                                                                 |
| Transmitter, bit error............................................................................................................................                                                                                                                                                    | 2306                                                                                                            |
| Receiver, checksum error....................................................................................................................2307                                                                                                                                                      |                                                                                                                 |
| 48.6.2 Slave node..........................................................................................................................                                                                                                                                                           | 2307 2307                                                                                                       |
| Transmitter (no identifier filters)........................................................................................................... Receiver (no identifier filters)...............................................................................................................        | 2307                                                                                                            |
|                                                                                                                                                                                                                                                                                                       | 2308                                                                                                            |
| No filters, transmitter, bit error............................................................................................................. No filters, receiver, checksum                                                                                                                        | error..................................................................................................... 2308 |
| 48.6.3 Timeout...............................................................................................................................                                                                                                                                                         | 2308                                                                                                            |
| 48.6.4 UART mode........................................................................................................................                                                                                                                                                              | 2309                                                                                                            |
| 48.6.5 Interrupts.............................................................................................................................2309                                                                                                                                                    |                                                                                                                 |
| 48.6.6 LINFlexD clock tolerance....................................................................................................                                                                                                                                                                   | 2311                                                                                                            |
| Faster receiver tolerance.....................................................................................................................                                                                                                                                                        | 2311                                                                                                            |
| Slower receiver tolerance....................................................................................................................                                                                                                                                                         | 2312                                                                                                            |
| Chapter 49 Serial Peripheral Interface (SPI)...................................................                                                                                                                                                                                                       |                                                                                                                 |
| information............................................................................................                                                                                                                                                                                               | 2313                                                                                                            |
| 49.1 Chip-specific SPI                                                                                                                                                                                                                                                                                | 2313                                                                                                            |
| 49.1.1 Module instance information...............................................................................................                                                                                                                                                                     | 2313                                                                                                            |
| 49.2 Introduction........................................................................................................................2313                                                                                                                                                         |                                                                                                                 |
| 49.2.1 Block diagram.....................................................................................................................                                                                                                                                                             | 2313                                                                                                            |
| 49.2.2 Features..............................................................................................................................2314                                                                                                                                                     |                                                                                                                 |
| 49.2.3 Interface configurations.......................................................................................................2315                                                                                                                                                            |                                                                                                                 |
| SPI configuration..................................................................................................................................2315 49.3 Module signal descriptions................................................................................................2316           |                                                                                                                 |
| 49.3.1 PCS0/SS_b.........................................................................................................................                                                                                                                                                             |                                                                                                                 |
| 49.3.2 PCS1...................................................................................................................................2317                                                                                                                                                    | 2316                                                                                                            |
| 49.3.3                                                                                                                                                                                                                                                                                                |                                                                                                                 |
| PCS2...................................................................................................................................2317 49.3.4 PCS3...................................................................................................................................2317        |                                                                                                                 |

49.3.5 PCS4...................................................................................................................................2317

| 49.3.6 PCS5/PCSS_b....................................................................................................................                                                                                                                                                 | 2317   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|
| 49.3.7 PCS6-PCS7........................................................................................................................2317                                                                                                                                           |        |
| 49.3.8 SCK.....................................................................................................................................2317                                                                                                                                    |        |
| 49.3.9 SIN......................................................................................................................................                                                                                                                                       | 2317   |
| 49.3.10 SOUT................................................................................................................................                                                                                                                                           | 2317   |
| 49.4 Functional description........................................................................................................2318                                                                                                                                                |        |
| 49.4.1 Modes of operation.............................................................................................................                                                                                                                                                 | 2318   |
| Master mode........................................................................................................................................2318                                                                                                                                |        |
| Slave mode..........................................................................................................................................2319                                                                                                                               |        |
| Module Disable mode..........................................................................................................................                                                                                                                                          | 2319   |
| Debug mode........................................................................................................................................                                                                                                                                     | 2319   |
| 49.4.2 Starting and stopping module transfers..............................................................................                                                                                                                                                            | 2319   |
| 49.4.3 SPI configuration.................................................................................................................2319                                                                                                                                          |        |
| Master mode........................................................................................................................................2320                                                                                                                                |        |
| Slave mode..........................................................................................................................................2320                                                                                                                               |        |
| FIFO disable operation........................................................................................................................                                                                                                                                         | 2320   |
| TX FIFO buffering mechanism.............................................................................................................2320                                                                                                                                           |        |
| CMD FIFO buffering mechanism.........................................................................................................                                                                                                                                                  | 2321   |
| RX FIFO buffering mechanism............................................................................................................                                                                                                                                                | 2321   |
| 49.4.4 Module baud rate and clock delay generation....................................................................                                                                                                                                                                 | 2322   |
| Baud rate generator.............................................................................................................................2322                                                                                                                                   |        |
| PCS to SCK delay (t CSC )......................................................................................................................2323                                                                                                                                    |        |
| After SCK delay (t ASC )..........................................................................................................................2323                                                                                                                                 |        |
| Delay after transfer (t DT )......................................................................................................................                                                                                                                                     | 2323   |
| PCSS enable (PCSS_b)......................................................................................................................                                                                                                                                             | 2323   |
| 49.4.5 Transfer formats..................................................................................................................2324                                                                                                                                          |        |
| Classic SPI transfer format (CPHA = 0)...............................................................................................2325 Classic SPI transfer format (CPHA = 1)...............................................................................................2326    |        |
| Modified SPI transfer format (MTFE = 1, CPHA = 0)...........................................................................2326                                                                                                                                                       |        |
| Modified SPI transfer format (MTFE = 1, CPHA = 1)...........................................................................2328                                                                                                                                                       |        |
| Continuous selection format................................................................................................................                                                                                                                                            | 2330   |
| Fast continuous selection format.........................................................................................................                                                                                                                                              | 2331   |
| 49.4.6 Continuous SCK..................................................................................................................2332                                                                                                                                            |        |
| 49.4.7 Slave mode operation constraints.......................................................................................2333                                                                                                                                                     |        |
| 49.4.8 Parity generation and check................................................................................................2334                                                                                                                                                 |        |
| Parity for SPI frames............................................................................................................................2334                                                                                                                                  |        |
| 49.4.9 Clocking..............................................................................................................................                                                                                                                                          | 2334   |
| 49.4.10 Interrupts/DMA requests...................................................................................................                                                                                                                                                     | 2334   |
| EOQ interrupt request..........................................................................................................................2335                                                                                                                                    |        |
| Transmit FIFO fill interrupt or DMA request.........................................................................................2335 CMD FIFO fill interrupt or DMA request...............................................................................................2335     |        |
| Transmit FIFO invalid write interrupt request.......................................................................................2336                                                                                                                                               |        |
| Transfer complete interrupt request.....................................................................................................2336                                                                                                                                           |        |
| Command transfer complete interrupt request....................................................................................                                                                                                                                                        | 2336   |
| Transmit FIFO underflow interrupt request..........................................................................................2336                                                                                                                                                |        |
| Receive FIFO drain interrupt or DMA request.....................................................................................                                                                                                                                                       | 2336   |
|                                                                                                                                                                                                                                                                                        | 2336   |
| Receive FIFO overflow interrupt request.............................................................................................                                                                                                                                                   | 2337   |
| SPI frame parity error interrupt request...............................................................................................                                                                                                                                                |        |
| 49.4.11 Power saving features.......................................................................................................2337 Module Disable mode.......................................................................................................................... | 2337   |
| 49.5 Initialization/application information...................................................................................2337                                                                                                                                                     |        |
|                                                                                                                                                                                                                                                                                        | 2337   |
| 49.5.1 How to manage queues...................................................................................................... 49.5.2 Switching Master and Slave modes....................................................................................2338                      |        |
| 49.5.3 Initializing module in Master/Slave modes..........................................................................2338                                                                                                                                                         |        |

| 49.5.4 Baud rate settings...............................................................................................................                   | 2338   |
|------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|
| 49.5.5 Delay settings......................................................................................................................2339            |        |
| 49.5.6 Calculation of FIFO pointer addresses................................................................................2340                           |        |
| Address calculation for the first-in entry and last-in entry in the TX FIFO............................................2340                                |        |
| Address calculation for the first-in entry and last-in entry in the CMD FIFO........................................2341                                   |        |
| Address calculation for the first-in entry and last-in entry in the RX FIFO...........................................                                     | 2341   |
| 49.6 SPI register descriptions....................................................................................................2341                     |        |
| 49.6.1 SPI memory map................................................................................................................                      | 2341   |
| 49.6.2 Module Configuration Register (MCR)................................................................................2342                             |        |
| 49.6.3 Transfer Count Register (TCR)...........................................................................................2348                        |        |
| 49.6.4 Clock and Transfer Attributes Register (in Master mode) (CTAR0 - CTAR5).....................2349                                                    |        |
| 49.6.5 Clock and Transfer Attributes Register (in Slave mode) (CTAR0_SLAVE)........................                                                        | 2354   |
| 49.6.6 Status Register (SR)...........................................................................................................                     | 2355   |
| 49.6.7 DMA/Interrupt Request Select and Enable Register (RSER).............................................                                                | 2359   |
| 49.6.8 PUSH TX FIFO Register In Master Mode (PUSHR)...........................................................2362                                         |        |
| 49.6.9 PUSH TX FIFO Register In Slave Mode (PUSHR_SLAVE)................................................2366                                               |        |
| 49.6.10 POP RX FIFO Register (POPR).......................................................................................                                 | 2366   |
| 49.6.11 Transmit FIFO Registers (TXFR0 - TXFR4)......................................................................2367                                  |        |
| 49.6.12 Receive FIFO Registers (RXFR0 - RXFR4)......................................................................2368                                   |        |
| 49.6.13 Clock and Transfer Attributes Register Extended (CTARE0 - CTARE5)..........................2369                                                    |        |
| 49.6.14 Status Register Extended (SREX)....................................................................................                                | 2370   |
| 50 CAN (FlexCAN).............................................................................2372                                                          |        |
| Chapter                                                                                                                                                    |        |
| 50.1 Chip-specific FlexCAN information....................................................................................2372                             |        |
| 50.1.1 Overview.............................................................................................................................               | 2372   |
| 50.1.2 Message buffers and data rate...........................................................................................                            | 2372   |
| 50.1.3 Rx FIFO...............................................................................................................................2372          |        |
| 50.1.4 Mode configuration..............................................................................................................2372                |        |
| 50.1.5 Booting with FlexCAN.........................................................................................................                       | 2372   |
| 50.1.6 High-resolution timestamp..................................................................................................                         | 2372   |
| 50.2 Overview............................................................................................................................2372              |        |
| 50.2.1 Block diagram.....................................................................................................................                  | 2373   |
| 50.2.2 Features..............................................................................................................................2374          |        |
| 50.3 Functional description........................................................................................................2375                    |        |
| 50.3.1 Modes of operation.............................................................................................................                     | 2375   |
| Modes of operation details...................................................................................................................2376          |        |
| 50.3.2 Transmission process.........................................................................................................                       | 2378   |
| 50.3.3 Arbitration process..............................................................................................................                   | 2379   |
| Lowest-number message buffer first....................................................................................................2379                 |        |
| Highest-priority message buffer first....................................................................................................                  | 2379   |
| Arbitration process (continued)............................................................................................................2380            |        |
| 50.3.4 Receive process..................................................................................................................2381               |        |
| 50.3.5 Matching process................................................................................................................2382                |        |
| 50.3.6 Move process......................................................................................................................2384              |        |
| Move-in................................................................................................................................................    | 2384   |
| Move-out..............................................................................................................................................2385 |        |
| 50.3.7 Data coherence...................................................................................................................2385               |        |
| Transmission abort mechanism...........................................................................................................2385                |        |
| Message buffer inactivation.................................................................................................................               | 2386   |
| Message buffer lock mechanism.........................................................................................................                     | 2386   |
| 50.3.8 Enhanced RX FIFO.............................................................................................................2387                   |        |
| Enhanced RX FIFO matching process................................................................................................                          | 2389   |
| Enhanced RX FIFO under DMA operation..........................................................................................                             | 2391   |
| Enhanced RX FIFO clear operation.....................................................................................................2392                  |        |

| 50.3.9 Legacy RX FIFO.................................................................................................................                                                                                                                                                                         | 2392                                                                                                                               |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------|
| Legacy RX FIFO in DMA Operation.....................................................................................................2393                                                                                                                                                                       |                                                                                                                                    |
| Clear Legacy FIFO...............................................................................................................................2394                                                                                                                                                           |                                                                                                                                    |
| 50.3.10 CAN protocol-related features...........................................................................................2394                                                                                                                                                                           |                                                                                                                                    |
| CAN FD ISO compliance.....................................................................................................................                                                                                                                                                                     | 2394                                                                                                                               |
| CAN FD frames....................................................................................................................................2394                                                                                                                                                          |                                                                                                                                    |
| Transceiver delay compensation.........................................................................................................                                                                                                                                                                        | 2398                                                                                                                               |
| Remote frames....................................................................................................................................                                                                                                                                                              | 2400                                                                                                                               |
| Overload frames..................................................................................................................................                                                                                                                                                              | 2401                                                                                                                               |
| Message buffer timestamp...................................................................................................................2401                                                                                                                                                                |                                                                                                                                    |
| High-resolution timestamp...................................................................................................................                                                                                                                                                                   | 2401                                                                                                                               |
| Protocol timing.....................................................................................................................................                                                                                                                                                           | 2401                                                                                                                               |
| Arbitration and matching timing...........................................................................................................                                                                                                                                                                     | 2407                                                                                                                               |
| TX arbitration start delay......................................................................................................................2407                                                                                                                                                           |                                                                                                                                    |
| 50.3.11 Clocks...............................................................................................................................                                                                                                                                                                  | 2411                                                                                                                               |
| Clock domains and restrictions............................................................................................................2411 Reset.................................................................................................................................2415                      |                                                                                                                                    |
| 50.3.12                                                                                                                                                                                                                                                                                                        |                                                                                                                                    |
| 50.3.13 Interrupts...........................................................................................................................2416                                                                                                                                                              |                                                                                                                                    |
| 50.3.14 Bus interface.....................................................................................................................                                                                                                                                                                     | 2417                                                                                                                               |
| 50.3.15 Detection and correction of memory errors.......................................................................2420                                                                                                                                                                                   |                                                                                                                                    |
| Sources of memory access..................................................................................................................2421                                                                                                                                                                 |                                                                                                                                    |
| Error indication.....................................................................................................................................2421                                                                                                                                                      |                                                                                                                                    |
| Error reporting......................................................................................................................................2422                                                                                                                                                      |                                                                                                                                    |
| Error response..................................................................................................................................... Error injection.......................................................................................................................................2423 | 2422                                                                                                                               |
| 50.4 External signal descriptions ..............................................................................................2423 ..............................................................................................................................2424                                        |                                                                                                                                    |
| 50.4.1 CAN RX                                                                                                                                                                                                                                                                                                  |                                                                                                                                    |
| 50.4.2 CAN TX                                                                                                                                                                                                                                                                                                  | ..............................................................................................................................2424 |
| 50.5 Memory map and register definition..................................................................................2424                                                                                                                                                                                  |                                                                                                                                    |
| 50.5.1 FlexCAN memory mapping.................................................................................................2424                                                                                                                                                                             |                                                                                                                                    |
| 50.5.2 CAN register descriptions...................................................................................................                                                                                                                                                                            | 2426                                                                                                                               |
| CAN memory map...............................................................................................................................                                                                                                                                                                  | 2426                                                                                                                               |
| Module Configuration (MCR)...............................................................................................................                                                                                                                                                                      | 2428                                                                                                                               |
| Control 1 (CTRL1)................................................................................................................................2433 Free-Running Timer (TIMER)..............................................................................................................                 | 2438                                                                                                                               |
| RX Message Buffers Global Mask (RXMGMASK)...............................................................................2439                                                                                                                                                                                   |                                                                                                                                    |
| Receive 14 Mask (RX14MASK)...........................................................................................................2440                                                                                                                                                                      |                                                                                                                                    |
| Receive 15 Mask (RX15MASK)...........................................................................................................2441                                                                                                                                                                      |                                                                                                                                    |
| Error Counter (ECR)............................................................................................................................                                                                                                                                                                | 2442                                                                                                                               |
| Error and Status 1 (ESR1)...................................................................................................................2444                                                                                                                                                               |                                                                                                                                    |
| Interrupt Masks 2 (IMASK2).................................................................................................................2450                                                                                                                                                                |                                                                                                                                    |
| Interrupt Masks 1 (IMASK1).................................................................................................................2451                                                                                                                                                                |                                                                                                                                    |
| Interrupt Flags 2 (IFLAG2)...................................................................................................................2452                                                                                                                                                              |                                                                                                                                    |
| Interrupt Flags 1 (IFLAG1)...................................................................................................................2453                                                                                                                                                              |                                                                                                                                    |
| Control 2 (CTRL2)................................................................................................................................2456                                                                                                                                                          |                                                                                                                                    |
| Error and Status 2 (ESR2)...................................................................................................................2461                                                                                                                                                               |                                                                                                                                    |
| Cyclic Redundancy Check (CRCR).....................................................................................................                                                                                                                                                                            | 2463                                                                                                                               |
| Legacy RX FIFO Global Mask (RXFGMASK)......................................................................................2464                                                                                                                                                                                |                                                                                                                                    |
| Legacy RX FIFO Information (RXFIR).................................................................................................2465                                                                                                                                                                        |                                                                                                                                    |
| CAN Bit Timing (CBT)..........................................................................................................................2466                                                                                                                                                             |                                                                                                                                    |
| Interrupt Masks 4 (IMASK4).................................................................................................................2468                                                                                                                                                                |                                                                                                                                    |
| Interrupt Masks 3 (IMASK3).................................................................................................................2469                                                                                                                                                                |                                                                                                                                    |
| Interrupt Flags 4 (IFLAG4)...................................................................................................................2470                                                                                                                                                              |                                                                                                                                    |
| Interrupt Flags 3 (IFLAG3)...................................................................................................................2471                                                                                                                                                              |                                                                                                                                    |
| Receive Individual Mask (RXIMR0 - RXIMR127)................................................................................                                                                                                                                                                                    | 2472                                                                                                                               |

| Memory Error Control (MECR)............................................................................................................                                                                                                                                        | 2473      |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|
| Error Injection Address (ERRIAR).......................................................................................................                                                                                                                                        | 2476      |
| Error Injection Data Pattern (ERRIDPR)..............................................................................................2477                                                                                                                                       |           |
| Error Injection Parity Pattern (ERRIPPR)............................................................................................                                                                                                                                           | 2478      |
| Error Report Address (RERRAR)........................................................................................................                                                                                                                                          | 2479      |
| Error Report Data (RERRDR)..............................................................................................................2481                                                                                                                                   |           |
| Error Report Syndrome (RERRSYNR)................................................................................................                                                                                                                                               | 2482      |
| Error Status (ERRSR)..........................................................................................................................2484                                                                                                                             |           |
| Enhanced CAN Bit Timing Prescalers (EPRS)....................................................................................2486                                                                                                                                              |           |
| Enhanced Nominal CAN Bit Timing (ENCBT).....................................................................................                                                                                                                                                   | 2487      |
| Enhanced Data Phase CAN Bit Timing (EDCBT)................................................................................2489                                                                                                                                                 |           |
| Enhanced Transceiver Delay Compensation (ETDC).........................................................................                                                                                                                                                        | 2490      |
| CAN FD Control (FDCTRL).................................................................................................................                                                                                                                                       | 2492      |
| CAN FD Bit Timing (FDCBT)...............................................................................................................                                                                                                                                       | 2496      |
| CAN FD CRC (FDCRC).......................................................................................................................2498                                                                                                                                  |           |
| Enhanced RX FIFO Control (ERFCR).................................................................................................                                                                                                                                              | 2500      |
| Enhanced RX FIFO Interrupt Enable (ERFIER)..................................................................................                                                                                                                                                   | 2507      |
| Enhanced RX FIFO Status (ERFSR)...................................................................................................2508                                                                                                                                         |           |
| High-Resolution Timestamp (HR_TIME_STAMP0 - HR_TIME_STAMP127)......................................                                                                                                                                                                            | 2510      |
| Enhanced RX FIFO Filter Element (ERFFEL0 - ERFFEL127)............................................................                                                                                                                                                              | 2511      |
| 50.5.3 Message buffer structure....................................................................................................                                                                                                                                            | 2512      |
| 50.5.4 FlexCAN memory partition for CAN FD..............................................................................                                                                                                                                                       | 2519      |
| 50.5.5 FlexCAN message buffer memory map..............................................................................2520                                                                                                                                                     |           |
| 50.5.6 Legacy RX FIFO structure..................................................................................................                                                                                                                                              | 2531      |
| 50.5.7 Enhanced RX FIFO structure..............................................................................................2533                                                                                                                                            |           |
| 50.6 Initialization and application information............................................................................2536                                                                                                                                                |           |
| 50.6.1 FlexCAN initialization sequence..........................................................................................2536                                                                                                                                           |           |
| 50.7 Glossary............................................................................................................................                                                                                                                                      | 2537      |
| Chapter 51 Timestamp....................................................................................                                                                                                                                                                       | 2539      |
| 51.1 Timestamping and distribution...........................................................................................2539                                                                                                                                              |           |
| 51.2 Block diagram....................................................................................................................2539                                                                                                                                     |           |
| 51.3 Timestamp synchronization controls.................................................................................2540                                                                                                                                                   |           |
| 51.4 Application information......................................................................................................2540                                                                                                                                         |           |
| 51.4.1 Enable timestamping...........................................................................................................2540                                                                                                                                      |           |
| 51.4.2 Disable timestamping or changing the timestamp source...................................................2540                                                                                                                                                            |           |
| 52 SerDes Subsystem....................................................................... 2541                                                                                                                                                                                |           |
| Chapter                                                                                                                                                                                                                                                                        |           |
| 52.1 Chip-specific SerDes subsystem information....................................................................2541                                                                                                                                                        |           |
| 52.1.1 Programming guideline.......................................................................................................                                                                                                                                            | 2541      |
| 52.1.2 SerDes subsystem working modes.....................................................................................2541                                                                                                                                                 |           |
| 52.1.3 Ethernet MAC mapping to XPCS........................................................................................2542                                                                                                                                                |           |
| 52.1.4 Supported clocking modes..................................................................................................2542                                                                                                                                          |           |
| 52.1.5 Resets required for operation..............................................................................................2543                                                                                                                                         |           |
| 52.1.6 Register configuration for base spec...................................................................................2543                                                                                                                                             |           |
| 52.1.7 Steps to link up with PCIe...................................................................................................                                                                                                                                           | 2543      |
| 52.1.8 Errors when enabling error injection in DMA channel context memories............................2544                                                                                                                                                                    |           |
| 52.1.9 Steps to convert nonsecure accesses into secure accesses..............................................2544                                                                                                                                                              |           |
| 52.1.10 Bus fault............................................................................................................................ 52.1.11 IO coherency configurations............................................................................................. | 2544 2544 |
| 52.1.12 Device and revision IDs....................................................................................................                                                                                                                                            |           |
|                                                                                                                                                                                                                                                                                | 2544      |

| Chapter 53 SerDes General Purpose Registers (SERDES_GPR)..................2545                                                                                                                                                                                                                    |                                                                                                                    |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------|
| 53.1 Introduction........................................................................................................................2545                                                                                                                                                     |                                                                                                                    |
| 53.2 SERDES_GPR register descriptions.................................................................................2545                                                                                                                                                                        |                                                                                                                    |
| 53.2.1 SERDES_GPR memory map..............................................................................................2545                                                                                                                                                                    |                                                                                                                    |
| 53.2.2 PCIE Configuration 0 (PCIE_Config_0)...............................................................................2545                                                                                                                                                                    |                                                                                                                    |
| Chapter 54 Low Latency Communication Engine (LLCE)...............................                                                                                                                                                                                                                 | 2547                                                                                                               |
| 54.1 Introduction........................................................................................................................2547                                                                                                                                                     |                                                                                                                    |
| 54.2 High-level                                                                                                                                                                                                                                                                                   |                                                                                                                    |
| features.............................................................................................................2547 54.3 Reset and boot..................................................................................................................2548                               |                                                                                                                    |
| 54.4 Modes of operation............................................................................................................2548                                                                                                                                                           |                                                                                                                    |
| 54.5 Subsystem control.............................................................................................................2548                                                                                                                                                           |                                                                                                                    |
| 54.5.1 Reset control.......................................................................................................................2548                                                                                                                                                   |                                                                                                                    |
| 54.6 Host interface....................................................................................................................                                                                                                                                                           | 2548                                                                                                               |
| 54.7 Clocking options................................................................................................................2549                                                                                                                                                         |                                                                                                                    |
| 54.8 Global timestamping..........................................................................................................2549                                                                                                                                                            |                                                                                                                    |
| 54.9 Host interface events or interrupts.....................................................................................2549                                                                                                                                                                 |                                                                                                                    |
| 54.10 FIFO interrupts................................................................................................................                                                                                                                                                             | 2550                                                                                                               |
| 54.11 LLCE generic                                                                                                                                                                                                                                                                                | FIFO..........................................................................................................2550 |
| 54.11.1 Features............................................................................................................................2550                                                                                                                                                  |                                                                                                                    |
| 54.11.2 Modes of operation...........................................................................................................                                                                                                                                                             | 2551                                                                                                               |
| 54.11.3 LLCE FIFO register descriptions.......................................................................................2551                                                                                                                                                                |                                                                                                                    |
| LLCE FIFO registers memory map......................................................................................................2551 FIFO Configuration (FCR)....................................................................................................................2554         |                                                                                                                    |
| FIFO Status 0 (SR0)............................................................................................................................                                                                                                                                                   | 2556                                                                                                               |
| FIFO Status 1 (SR1)............................................................................................................................                                                                                                                                                   | 2559                                                                                                               |
| FIFO Interrupt Enable (IER).................................................................................................................2562                                                                                                                                                  |                                                                                                                    |
| FIFO Interrupt Line (ILR)......................................................................................................................2564                                                                                                                                               |                                                                                                                    |
| FIFO Push 0 (PUSHR0).......................................................................................................................2566 FIFO Pop 0 (POPR0)...........................................................................................................................2567 |                                                                                                                    |
| FIFO Fixed MSB (FMR0).....................................................................................................................2567                                                                                                                                                    |                                                                                                                    |
| 54.11.4 Functional description.......................................................................................................                                                                                                                                                             | 2568                                                                                                               |
| Basic push operation...........................................................................................................................                                                                                                                                                   | 2568                                                                                                               |
| Mulit-word push operation....................................................................................................................2568                                                                                                                                                 |                                                                                                                    |
| Basic pop operation.............................................................................................................................                                                                                                                                                  | 2568                                                                                                               |
| Multi-word pop operation.....................................................................................................................                                                                                                                                                     | 2569                                                                                                               |
| Pop operation when FIFO_FCR[POPEN] is 0.....................................................................................                                                                                                                                                                      | 2569                                                                                                               |
| FIFO flush............................................................................................................................................                                                                                                                                            | 2569                                                                                                               |
| FIFO watermark operation...................................................................................................................2569                                                                                                                                                   |                                                                                                                    |
| Last FIFO entry overwrite operation....................................................................................................                                                                                                                                                           | 2569                                                                                                               |
| Error scenarios.....................................................................................................................................2570                                                                                                                                          |                                                                                                                    |
| FIFO performance................................................................................................................................2570                                                                                                                                              |                                                                                                                    |
| 54.11.5 Interrupts...........................................................................................................................2570 54.11.6 Programming.....................................................................................................................2571    |                                                                                                                    |
| 54.12 Core-to-Core                                                                                                                                                                                                                                                                                |                                                                                                                    |
| module.......................................................................................................2571                                                                                                                                                                                 |                                                                                                                    |
| 54.12.1 Block diagram...................................................................................................................                                                                                                                                                          | 2572                                                                                                               |
| 54.12.2 Features............................................................................................................................2572                                                                                                                                                  |                                                                                                                    |
| 54.12.3 Core-to-core register descriptions.....................................................................................2573                                                                                                                                                               |                                                                                                                    |
| Core_to_core memory map..................................................................................................................2573                                                                                                                                                     |                                                                                                                    |
| HOST interrupt from Core 0 Register (HINTC0R)...............................................................................                                                                                                                                                                      | 2573                                                                                                               |
| HOST Interrupt from Core 1 Register (HINTC1R)............................................................................... HOST Interrupt from Core 2 Register (HINTC2R)...............................................................................                                         | 2576 2579                                                                                                          |
| HOST Interrupt from Core 3 Register (HINTC3R)...............................................................................                                                                                                                                                                      | 2581                                                                                                               |

| Core 0 Interrupt from HOST (C0INTHR)..............................................................................................2584                                                                                                                                                |                                                                                                            |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------|
| Core 1 Interrupt From HOST Register (C1INTHR)..............................................................................2587                                                                                                                                                       |                                                                                                            |
| Core 2 Interrupt from HOST Register (C2INTHR)...............................................................................                                                                                                                                                          | 2589                                                                                                       |
| Core 3 Interrupt from HOST Register (C3INTHR)...............................................................................                                                                                                                                                          | 2592                                                                                                       |
| HOST Interrupt from Core 0 Enable Register (HINTC0ER).................................................................2595                                                                                                                                                            |                                                                                                            |
| HOST Interrupt from Core 1 Enable Register (HINTC1ER).................................................................2597                                                                                                                                                            |                                                                                                            |
| HOST Interrupt from Core 2 Enable Register (HINTC2ER).................................................................2599                                                                                                                                                            |                                                                                                            |
| HOST Interrupt from Core 3 Enable Register (HINTC3ER).................................................................2602                                                                                                                                                            |                                                                                                            |
| 54.12.4 Functional description....................................................................................................... status........................................................................................................2605                              | 2604                                                                                                       |
| 54.13 Interrupts and                                                                                                                                                                                                                                                                  |                                                                                                            |
| 54.13.1 Interrupt concentrator (IC).................................................................................................2606                                                                                                                                              |                                                                                                            |
| 54.13.2 Interrupt concentrator register descriptions.......................................................................2606                                                                                                                                                       |                                                                                                            |
| Int_Concentrator memory map............................................................................................................                                                                                                                                               | 2606                                                                                                       |
| Interrupt Concentrator Status Register#14 (ICSR14)..........................................................................                                                                                                                                                          | 2607                                                                                                       |
| Interrupt Concentrator Status Register#15 (ICSR15)..........................................................................                                                                                                                                                          | 2608                                                                                                       |
| Interrupt Concentrator Status Register#16 (ICSR16)..........................................................................                                                                                                                                                          | 2609                                                                                                       |
| Interrupt Concentrator Status Register#17 (ICSR17)..........................................................................                                                                                                                                                          | 2611                                                                                                       |
| Interrupt Concentrator Status Register#18 (ICSR18)..........................................................................                                                                                                                                                          | 2612                                                                                                       |
| Interrupt Concentrator Status Register#19 (ICSR19)..........................................................................                                                                                                                                                          | 2614                                                                                                       |
| Interrupt Concentrator Status Register#20 (ICSR20)..........................................................................                                                                                                                                                          | 2615                                                                                                       |
| Interrupt Concentrator Status Register#21 (ICSR21)..........................................................................                                                                                                                                                          | 2617                                                                                                       |
| Interrupt Concentrator Status Register#22 (ICSR22)..........................................................................                                                                                                                                                          | 2618                                                                                                       |
| Interrupt Concentrator Status Register#23 (ICSR23)..........................................................................                                                                                                                                                          | 2620                                                                                                       |
| Interrupt Concentrator Status Register#24 (ICSR24)..........................................................................                                                                                                                                                          | 2621                                                                                                       |
| Interrupt Concentrator Status Register#25 (ICSR25)..........................................................................                                                                                                                                                          | 2623                                                                                                       |
| Interrupt Concentrator Status Register#26 (ICSR26)..........................................................................                                                                                                                                                          | 2624                                                                                                       |
| Interrupt Concentrator Status Register#27 (ICSR27)..........................................................................                                                                                                                                                          | 2625                                                                                                       |
| 54.13.3 Interrupt routing configuration module (IRCM)..................................................................2626                                                                                                                                                           |                                                                                                            |
| 54.14 Local Interconnect Network (LIN) interfaces...................................................................                                                                                                                                                                  | 2628                                                                                                       |
| 54.15 FlexRay host interface.....................................................................................................2628                                                                                                                                                 | 2628                                                                                                       |
| 54.16 LPSPI.............................................................................................................................. 54.16.1 Block diagram...................................................................................................................    | 2629                                                                                                       |
| 54.16.2 Features............................................................................................................................2629                                                                                                                                      |                                                                                                            |
| 54.16.3 Memory map and registers...............................................................................................                                                                                                                                                       | 2630                                                                                                       |
| LPSPI register descriptions..................................................................................................................2630                                                                                                                                     |                                                                                                            |
| 54.16.4 Functional description.......................................................................................................                                                                                                                                                 | 2658                                                                                                       |
| Master mode........................................................................................................................................2658                                                                                                                               |                                                                                                            |
| Slave mode..........................................................................................................................................2664                                                                                                                              |                                                                                                            |
| Low power modes................................................................................................................................2666                                                                                                                                   |                                                                                                            |
| Debug mode........................................................................................................................................                                                                                                                                    | 2666                                                                                                       |
| Interrupts..............................................................................................................................................2666                                                                                                                          |                                                                                                            |
| Clocks..................................................................................................................................................                                                                                                                              | 2667                                                                                                       |
| Resets..................................................................................................................................................2668                                                                                                                          |                                                                                                            |
| Peripheral Triggers.............................................................................................................................. 54.17 Signal descriptions.......................................................................................................... | 2668 2669                                                                                                  |
| 54.18 External signal description...............................................................................................2669                                                                                                                                                  |                                                                                                            |
| 54.19 LLCE register descriptions..............................................................................................                                                                                                                                                        | 2670                                                                                                       |
| 54.19.1 System control memory map............................................................................................                                                                                                                                                         | 2670                                                                                                       |
| 54.19.2 System Reset Control (LLCE_SYSRSTR)........................................................................2670                                                                                                                                                               |                                                                                                            |
| 55 Universal Serial Bus On-The-Go Controller                                                                                                                                                                                                                                          | 2672                                                                                                       |
| Chapter (USBOTG)............... 55.1 Chip-specific USB                                                                                                                                                                                                                                | information...........................................................................................2672 |
| 55.1.1 Chip-specific USBOTG information.....................................................................................2672                                                                                                                                                      |                                                                                                            |
| 55.1.2 SBUSCFG[AHBBRST] field reset value..............................................................................2672                                                                                                                                                           |                                                                                                            |

| 55.2 Introduction........................................................................................................................2672                                                                                                                                                  |                                                                                                                |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------|
| 55.2.1 Overview.............................................................................................................................                                                                                                                                                   | 2673                                                                                                           |
| 55.2.2 Features..............................................................................................................................2673                                                                                                                                              |                                                                                                                |
| 55.2.3 Modes of operation.............................................................................................................                                                                                                                                                         | 2674                                                                                                           |
| 55.3 External signal description.................................................................................................2674 55.4                                                                                                                                                     |                                                                                                                |
| USBOTG register descriptions..........................................................................................2675                                                                                                                                                                     |                                                                                                                |
| 55.4.1 Core register descriptions...................................................................................................                                                                                                                                                           | 2675                                                                                                           |
| UOTG memory map.............................................................................................................................2675                                                                                                                                               |                                                                                                                |
| Identification (ID)..................................................................................................................................2677                                                                                                                                      |                                                                                                                |
| General Hardware Parameters (HWGENERAL).................................................................................                                                                                                                                                                       | 2678                                                                                                           |
| Host Hardware Parameters (HWHOST)..............................................................................................2679                                                                                                                                                            |                                                                                                                |
| Device Hardware Parameters (HWDEVICE).......................................................................................2680                                                                                                                                                               |                                                                                                                |
| TX Buffer Hardware Parameters (HWTXBUF)....................................................................................                                                                                                                                                                    | 2681                                                                                                           |
| RX Buffer Hardware Parameters (HWRXBUF)....................................................................................2682                                                                                                                                                                |                                                                                                                |
| General Purpose Timer Load (GPTIMER0LD - GPTIMER1LD)..........................................................2683                                                                                                                                                                             |                                                                                                                |
| General Purpose Timer Controller (GPTIMER0CTRL - GPTIMER1CTRL).........................................2684                                                                                                                                                                                    |                                                                                                                |
| System Bus Configuration (SBUSCFG)...............................................................................................2685                                                                                                                                                          |                                                                                                                |
| Capability Register Length (CAPLENGTH).........................................................................................                                                                                                                                                                | 2687                                                                                                           |
| Host Controller Interface Version (HCIVERSION)...............................................................................2687                                                                                                                                                              |                                                                                                                |
| Host Controller Structural Parameters (HCSPARAMS).......................................................................2688                                                                                                                                                                   |                                                                                                                |
| Host Controller Capability Parameters (HCCPARAMS)......................................................................                                                                                                                                                                        | 2690                                                                                                           |
| Device Controller Interface Version (DCIVERSION)...........................................................................                                                                                                                                                                    | 2691                                                                                                           |
| Device Controller Capability Parameters (DCCPARAMS)...................................................................2692                                                                                                                                                                     |                                                                                                                |
| USB Command (USBCMD).................................................................................................................2693                                                                                                                                                      |                                                                                                                |
| USB Status (USBSTS).........................................................................................................................2697                                                                                                                                               |                                                                                                                |
| Interrupt Enable (USBINTR)................................................................................................................                                                                                                                                                     | 2700                                                                                                           |
| USB Frame Index (FRINDEX).............................................................................................................                                                                                                                                                         | 2703                                                                                                           |
| Frame List Base Address or Device Address (PERIODICLISTBASE_or_DEVICEADDR)..................2704                                                                                                                                                                                               |                                                                                                                |
| Next Asynchronous Address or Endpoint List Address (ASYNCLISTADDR_or_ENDPOINTLISTADDR)............................................................................2706                                                                                                                         | 2707                                                                                                           |
| Programmable Burst Size (BURSTSIZE)............................................................................................ TX FIFO Fill Tuning (TXFILLTUNING).................................................................................................2708                        |                                                                                                                |
| IC_USB Enable and Voltage Negotiation (IC_USB)............................................................................                                                                                                                                                                     |                                                                                                                |
|                                                                                                                                                                                                                                                                                                | 2710                                                                                                           |
| ULPI Register Access (ULPI_VIEWPORT)..........................................................................................2711                                                                                                                                                             |                                                                                                                |
| Endpoint NAK (ENDPTNAK)...............................................................................................................                                                                                                                                                         | 2713                                                                                                           |
| Endpoint NAK Enable (ENDPTNAKEN)..............................................................................................                                                                                                                                                                 | 2714                                                                                                           |
| Configure Flag (CONFIGFLAG)...........................................................................................................2715                                                                                                                                                     | 2716                                                                                                           |
| Port Status and Control (PORTSC1)...................................................................................................                                                                                                                                                           | 2723                                                                                                           |
| OTG Status Control (OTGSC).............................................................................................................                                                                                                                                                        |                                                                                                                |
| USB Device Mode (USBMODE)..........................................................................................................2727                                                                                                                                                        |                                                                                                                |
| Endpoint Setup Status (ENDPTSETUPSTAT).................................................................................... Endpoint Initialization (ENDPTPRIME)................................................................................................2730                            | 2729                                                                                                           |
| Endpoint De-Initialize (ENDPTFLUSH)................................................................................................2731                                                                                                                                                        |                                                                                                                |
| Endpoint Status (ENDPTSTAT)...........................................................................................................2732 Endpoint Complete                                                                                                                                   | (ENDPTCOMPLETE)...........................................................................................2734 |
| Endpoint Control 0 (ENDPTCTRL0)....................................................................................................                                                                                                                                                            | 2735                                                                                                           |
| Endpoint Control (ENDPTCTRL1 - ENDPTCTRL5)............................................................................                                                                                                                                                                         | 2737                                                                                                           |
| 55.4.2 Non-core register descriptions............................................................................................                                                                                                                                                              | 2740                                                                                                           |
| UOTGNC memory map....................................................................................................................... Control register (CR)............................................................................................................................2740 | 2740                                                                                                           |
| Functional description........................................................................................................2743                                                                                                                                                             |                                                                                                                |
| 55.5 55.5.1 USB dual role device/host controller...................................................................................2743                                                                                                                                                        |                                                                                                                |
| Host mode............................................................................................................................................2743                                                                                                                                      |                                                                                                                |
| Peripheral (Device) mode....................................................................................................................                                                                                                                                                   | 2743                                                                                                           |
| 55.5.2 System                                                                                                                                                                                                                                                                                  |                                                                                                                |
| interface.................................................................................................................                                                                                                                                                                     | 2743                                                                                                           |

| 55.5.3 DMA engine........................................................................................................................                                                                                                                                                            | 2743                                                                                                                                                           |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 55.5.4 FIFO RAM controller...........................................................................................................                                                                                                                                                                | 2743                                                                                                                                                           |
| 55.5.5 USB power control block.....................................................................................................2744                                                                                                                                                              |                                                                                                                                                                |
| Entering low-power Suspend mode.....................................................................................................2744                                                                                                                                                             |                                                                                                                                                                |
| 55.6 Wake-up                                                                                                                                                                                                                                                                                         | events.................................................................................................................2744                                    |
| 55.6.1 Host mode events...............................................................................................................                                                                                                                                                               | 2744                                                                                                                                                           |
| 55.6.2 Device mode events............................................................................................................2744                                                                                                                                                            |                                                                                                                                                                |
| 55.7 Interrupts...........................................................................................................................                                                                                                                                                           | 2744                                                                                                                                                           |
| 55.7.1 USB core interrupts.............................................................................................................2744                                                                                                                                                          |                                                                                                                                                                |
| 55.7.2 USB wake-up interrupts......................................................................................................                                                                                                                                                                  | 2744                                                                                                                                                           |
| 55.8 Data structures..................................................................................................................2745                                                                                                                                                           |                                                                                                                                                                |
| 55.8.1 Device data structures........................................................................................................                                                                                                                                                                | 2745                                                                                                                                                           |
| Endpoint dQH......................................................................................................................................                                                                                                                                                   | 2745                                                                                                                                                           |
| Endpoint dTD.......................................................................................................................................2748                                                                                                                                              |                                                                                                                                                                |
| 55.8.2 Host data structures............................................................................................................2751                                                                                                                                                          |                                                                                                                                                                |
| Periodic frame list................................................................................................................................                                                                                                                                                  | 2752                                                                                                                                                           |
| Asynchronous list QH pointer..............................................................................................................                                                                                                                                                           | 2754                                                                                                                                                           |
| iTD.......................................................................................................................................................                                                                                                                                           | 2754                                                                                                                                                           |
|                                                                                                                                                                                                                                                                                                      | siTD......................................................................................................................................................2759 |
| Queue element transfer descriptor (qTD)............................................................................................                                                                                                                                                                  | 2764                                                                                                                                                           |
| QH........................................................................................................................................................2770                                                                                                                                       |                                                                                                                                                                |
| Periodic FSTN                                                                                                                                                                                                                                                                                        | .....................................................................................................................................2775                      |
| 55.9 Device mode operation......................................................................................................2777                                                                                                                                                                 |                                                                                                                                                                |
| 55.9.1 Port state and control..........................................................................................................2777 55.9.2 Bus reset.............................................................................................................................2779        |                                                                                                                                                                |
| 55.9.3 Suspend/resume.................................................................................................................2779                                                                                                                                                           |                                                                                                                                                                |
| Suspend operational model.................................................................................................................                                                                                                                                                           | 2779                                                                                                                                                           |
| Resume................................................................................................................................................2780 55.9.4 Managing endpoints............................................................................................................2780 |                                                                                                                                                                |
| Endpoint initialization...........................................................................................................................                                                                                                                                                   | 2780                                                                                                                                                           |
| Stalling.................................................................................................................................................                                                                                                                                            | 2781                                                                                                                                                           |
| Data toggle...........................................................................................................................................2781                                                                                                                                           |                                                                                                                                                                |
| 55.9.5 Packet transfers..................................................................................................................                                                                                                                                                            | 2782                                                                                                                                                           |
| Priming transmit endpoints..................................................................................................................                                                                                                                                                         | 2782                                                                                                                                                           |
| Priming receive endpoints....................................................................................................................2782                                                                                                                                                    |                                                                                                                                                                |
| Interrupt/bulk endpoint operation.........................................................................................................                                                                                                                                                           | 2782                                                                                                                                                           |
| 55.9.6 Control endpoint operation..................................................................................................2784                                                                                                                                                              |                                                                                                                                                                |
| Setup phase.........................................................................................................................................2784                                                                                                                                             |                                                                                                                                                                |
| Data phase...........................................................................................................................................2785                                                                                                                                            |                                                                                                                                                                |
| Status phase........................................................................................................................................2785 Control endpoint bus response matrix.................................................................................................       | 2785                                                                                                                                                           |
| 55.9.7 Isochronous endpoint operation..........................................................................................2785                                                                                                                                                                  |                                                                                                                                                                |
| Isochronous pipe synchronization........................................................................................................2787                                                                                                                                                         |                                                                                                                                                                |
| Isochronous endpoint bus response matrix.........................................................................................                                                                                                                                                                    | 2787                                                                                                                                                           |
| 55.9.8 Managing QHs....................................................................................................................                                                                                                                                                              | 2787                                                                                                                                                           |
| QH initialization....................................................................................................................................2788                                                                                                                                            |                                                                                                                                                                |
| Setup transfers operation.....................................................................................................................2788                                                                                                                                                   |                                                                                                                                                                |
| 55.9.9 Managing transfers with transfer descriptors......................................................................                                                                                                                                                                            | 2789                                                                                                                                                           |
| Software link pointers...........................................................................................................................2789                                                                                                                                                |                                                                                                                                                                |
| Building a TD.......................................................................................................................................                                                                                                                                                 | 2789                                                                                                                                                           |
| Executing a TD....................................................................................................................................                                                                                                                                                   | 2790 2790                                                                                                                                                      |
| Transfer completion.............................................................................................................................                                                                                                                                                     |                                                                                                                                                                |
| Flushing/de-priming an endpoint..........................................................................................................2791                                                                                                                                                        |                                                                                                                                                                |
| Device error matrix...............................................................................................................................2791 interrupts...........................................................................................................                         |                                                                                                                                                                |
| 55.9.10 Servicing                                                                                                                                                                                                                                                                                    | 2792                                                                                                                                                           |

| High frequency interrupts.....................................................................................................................2792                                                                                                                                                                |           |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|
| Error interrupts.....................................................................................................................................2792                                                                                                                                                         |           |
| 55.10 Host mode operation.......................................................................................................2792                                                                                                                                                                              |           |
| 55.10.1 Servicing interrupts...........................................................................................................                                                                                                                                                                           | 2793      |
| High frequency interrupts.....................................................................................................................2793                                                                                                                                                                |           |
| Low frequency interrupts......................................................................................................................2793                                                                                                                                                                |           |
| Error interrupts.....................................................................................................................................2793                                                                                                                                                         |           |
| 55.10.2 Managing isochronous transfers using iTDs ....................................................................2794                                                                                                                                                                                        |           |
| Host controller operational model for iTDs ..........................................................................................2794                                                                                                                                                                         |           |
| Software operational model for iTDs....................................................................................................2795                                                                                                                                                                       |           |
| 55.10.3 Managing control/bulk/interrupt transfers through QHs....................................................                                                                                                                                                                                                 | 2797      |
| Fetch QH .............................................................................................................................................2798                                                                                                                                                        |           |
| Advance queue....................................................................................................................................2799                                                                                                                                                             |           |
| Execute transaction.............................................................................................................................                                                                                                                                                                  | 2799      |
| Write back qTD....................................................................................................................................                                                                                                                                                                | 2803      |
| Follow QH horizontal pointer................................................................................................................2804                                                                                                                                                                  |           |
| Buffer pointer list use for data streaming with qTDs............................................................................                                                                                                                                                                                  | 2804      |
| Adding interrupt QHs to the periodic schedule....................................................................................                                                                                                                                                                                 | 2805      |
| Managing transfer complete interrupts from queue heads..................................................................                                                                                                                                                                                          | 2806      |
| 55.10.4 Split transactions...............................................................................................................2806                                                                                                                                                                     |           |
| Split transactions for asynchronous transfers......................................................................................2806                                                                                                                                                                           |           |
| Split transaction interrupt.....................................................................................................................                                                                                                                                                                  | 2808      |
| Split transaction isochronous...............................................................................................................2818                                                                                                                                                                  |           |
| 55.11 Deviations from the EHCI specifications.........................................................................                                                                                                                                                                                            | 2827      |
| 55.11.1 Embedded transaction translator function.........................................................................2827                                                                                                                                                                                     |           |
| Capability registers..............................................................................................................................                                                                                                                                                                | 2827      |
| Operational registers............................................................................................................................2828                                                                                                                                                             | 2828      |
| Discovery............................................................................................................................................. Data structures.....................................................................................................................................2828   |           |
| Operational model................................................................................................................................2829                                                                                                                                                             |           |
| 55.11.2 Non-zero fields in the register file......................................................................................2831 55.11.3 SOF interrupt.....................................................................................................................2831                             |           |
| 55.11.4 Embedded design.............................................................................................................                                                                                                                                                                              | 2831      |
| Frame adjust register...........................................................................................................................2831                                                                                                                                                              |           |
| 55.11.5 Miscellaneous variations from EHCI.................................................................................                                                                                                                                                                                       | 2831      |
| Programmable physical interface behavior..........................................................................................2831                                                                                                                                                                            |           |
| Discovery.............................................................................................................................................                                                                                                                                                            | 2831      |
| Port Test mode....................................................................................................................................                                                                                                                                                                | 2832      |
| Chapter 56 FlexRay Communication Controller (FlexRay)..............................2833                                                                                                                                                                                                                           |           |
| Overview............................................................................................................................2833                                                                                                                                                                          |           |
| 56.1                                                                                                                                                                                                                                                                                                              |           |
| 56.1.1 References..........................................................................................................................2833                                                                                                                                                                   |           |
| 56.1.2 Block diagram.....................................................................................................................                                                                                                                                                                         | 2833      |
| 56.1.3 Features..............................................................................................................................2834                                                                                                                                                                 |           |
| 56.2 Functional description........................................................................................................2835                                                                                                                                                                           |           |
| 56.2.1 Modes of operation.............................................................................................................                                                                                                                                                                            | 2835      |
| Disabled mode.....................................................................................................................................2835                                                                                                                                                            |           |
| Normal mode.......................................................................................................................................                                                                                                                                                                | 2836      |
| 56.2.2 Clocking..............................................................................................................................                                                                                                                                                                     | 2836      |
| PE clocking..........................................................................................................................................                                                                                                                                                             | 2836      |
| 56.2.3 MB concept.........................................................................................................................                                                                                                                                                                        | 2836 2836 |
| 56.2.4 Physical MB........................................................................................................................                                                                                                                                                                        |           |
| MB header field....................................................................................................................................2836 MB data field........................................................................................................................................2837 |           |

56.2.5 MB types............................................................................................................................. 2837

| Individual MBs......................................................................................................................................2837                                                                                                                              |                                                                                                                                                                                                                                                                       |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Receive shadow buffers.......................................................................................................................2839                                                                                                                                     |                                                                                                                                                                                                                                                                       |
| Receive FIFO.......................................................................................................................................2840                                                                                                                               |                                                                                                                                                                                                                                                                       |
| MB configuration and control data.......................................................................................................                                                                                                                                              | 2841                                                                                                                                                                                                                                                                  |
| Individual MB control data                                                                                                                                                                                                                                                            | ...................................................................................................................2842                                                                                                                                               |
| Receive shadow buffer configuration data...........................................................................................2842                                                                                                                                               |                                                                                                                                                                                                                                                                       |
| Receive FIFO control and configuration data......................................................................................                                                                                                                                                     | 2842                                                                                                                                                                                                                                                                  |
| 56.2.6 FlexRay memory area layout..............................................................................................                                                                                                                                                       | 2843                                                                                                                                                                                                                                                                  |
| FlexRay memory area layout when MCR[FAM] = 0.............................................................................2843                                                                                                                                                         |                                                                                                                                                                                                                                                                       |
| FlexRay memory area layout when MCR[FAM] = 1.............................................................................2843                                                                                                                                                         |                                                                                                                                                                                                                                                                       |
| MB header area when MCR[FAM] = 0.................................................................................................2844                                                                                                                                                 |                                                                                                                                                                                                                                                                       |
| MB header area with MCR[FAM] = 1...................................................................................................2845                                                                                                                                               |                                                                                                                                                                                                                                                                       |
| FIFO MB header area with MCR[FAM] = 1..........................................................................................2845                                                                                                                                                   |                                                                                                                                                                                                                                                                       |
| MB data area.......................................................................................................................................                                                                                                                                   | 2845                                                                                                                                                                                                                                                                  |
| Sync frame table area..........................................................................................................................2845                                                                                                                                   |                                                                                                                                                                                                                                                                       |
| 56.2.7 Physical MB description......................................................................................................2845                                                                                                                                              |                                                                                                                                                                                                                                                                       |
| MB protection and data consistency....................................................................................................2845                                                                                                                                            |                                                                                                                                                                                                                                                                       |
| MB header field description.................................................................................................................                                                                                                                                          | 2845                                                                                                                                                                                                                                                                  |
| MB data field description......................................................................................................................2854                                                                                                                                   |                                                                                                                                                                                                                                                                       |
| 56.2.8 Individual MB functional description....................................................................................2855                                                                                                                                                   |                                                                                                                                                                                                                                                                       |
| Individual MB                                                                                                                                                                                                                                                                         | configuration..................................................................................................................2856                                                                                                                                   |
| Transmit                                                                                                                                                                                                                                                                              | MBs.......................................................................................................................................2857                                                                                                                        |
| Receive 56.2.9 Individual MB                                                                                                                                                                                                                                                          | MBs........................................................................................................................................2865 search...........................................................................................................2872 |
| MB cycle counter filtering.....................................................................................................................2873                                                                                                                                   |                                                                                                                                                                                                                                                                       |
| MB channel assignment consistency...................................................................................................2873                                                                                                                                              |                                                                                                                                                                                                                                                                       |
| Node-related slot multiplexing..............................................................................................................2874                                                                                                                                      |                                                                                                                                                                                                                                                                       |
| MB search error...................................................................................................................................                                                                                                                                    | 2874                                                                                                                                                                                                                                                                  |
| 56.2.10 Individual MB reconfiguration............................................................................................2874                                                                                                                                                 |                                                                                                                                                                                                                                                                       |
| Reconfiguration schemes....................................................................................................................                                                                                                                                           | 2874                                                                                                                                                                                                                                                                  |
| 56.2.11 Receive FIFOs..................................................................................................................                                                                                                                                               | 2875                                                                                                                                                                                                                                                                  |
| Overview..............................................................................................................................................2875                                                                                                                            |                                                                                                                                                                                                                                                                       |
| FIFO configuration...............................................................................................................................                                                                                                                                     | 2875                                                                                                                                                                                                                                                                  |
| FIFO periodic timer..............................................................................................................................                                                                                                                                     | 2876                                                                                                                                                                                                                                                                  |
| FIFO reception.....................................................................................................................................2876                                                                                                                               |                                                                                                                                                                                                                                                                       |
| FIFO almost-full interrupt generation...................................................................................................                                                                                                                                              | 2876                                                                                                                                                                                                                                                                  |
| FIFO overflow error generation............................................................................................................2876                                                                                                                                        |                                                                                                                                                                                                                                                                       |
| FIFO message access.........................................................................................................................2877                                                                                                                                      |                                                                                                                                                                                                                                                                       |
| FIFO update.........................................................................................................................................2877                                                                                                                              |                                                                                                                                                                                                                                                                       |
| FIFO Interrupt Flag Update mode........................................................................................................2877                                                                                                                                           |                                                                                                                                                                                                                                                                       |
| FIFO filtering........................................................................................................................................                                                                                                                                | 2877                                                                                                                                                                                                                                                                  |
| 56.2.12 Channel device modes......................................................................................................2880 mode.................................................................................................................                          |                                                                                                                                                                                                                                                                       |
| Dual Channel Device                                                                                                                                                                                                                                                                   | 2880 mode...............................................................................................................2880                                                                                                                                          |
| Single Channel Device 56.2.13 External clock synchronization..........................................................................................2881                                                                                                                            |                                                                                                                                                                                                                                                                       |
| 56.2.14 Sync FID and sync frame deviation tables........................................................................2882                                                                                                                                                          |                                                                                                                                                                                                                                                                       |
| Sync FID table content.........................................................................................................................2882                                                                                                                                   |                                                                                                                                                                                                                                                                       |
| Sync frame deviation table content......................................................................................................2882                                                                                                                                          |                                                                                                                                                                                                                                                                       |
| Setup of sync FID and sync frame deviation tables.............................................................................2883                                                                                                                                                    | 2883                                                                                                                                                                                                                                                                  |
| Generation of the sync FID and sync frame deviation tables.............................................................. access......................................................................................................................2884                             |                                                                                                                                                                                                                                                                       |
| Sync frame table                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |
| Sync frame table locking and unlocking...............................................................................................2884 56.2.15 MTS generation.................................................................................................................2885 |                                                                                                                                                                                                                                                                       |
| 56.2.16 Key slot transmission........................................................................................................                                                                                                                                                 | 2885                                                                                                                                                                                                                                                                  |

| Key slot assignment.............................................................................................................................2885                                                                                                                                     |      |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|
| Key slot transmission in POC:startup..................................................................................................                                                                                                                                                   | 2885 |
| Key slot transmission in POC:normal active........................................................................................2885                                                                                                                                                   |      |
| 56.2.17 Sync frame filtering...........................................................................................................                                                                                                                                                  | 2886 |
| Sync frame acceptance filtering...........................................................................................................2886                                                                                                                                           |      |
| Sync frame rejection filtering................................................................................................................2886                                                                                                                                       |      |
| 56.2.18 Strobe signal support........................................................................................................                                                                                                                                                    | 2886 |
| Strobe signal assignment.....................................................................................................................2886                                                                                                                                        |      |
| Strobe signal timing.............................................................................................................................                                                                                                                                        | 2886 |
| 56.2.19 Timer support....................................................................................................................2887                                                                                                                                            |      |
| T1 (absolute)........................................................................................................................................2887                                                                                                                                |      |
| T2 (absolute or relative).......................................................................................................................2888                                                                                                                                     |      |
| 56.2.20 Slot status monitoring........................................................................................................2888                                                                                                                                               |      |
| Channel status error counter registers.................................................................................................2890                                                                                                                                              |      |
| Protocol status registers......................................................................................................................                                                                                                                                          | 2890 |
| Slot status registers.............................................................................................................................                                                                                                                                       | 2890 |
| Slot status counter registers................................................................................................................                                                                                                                                            | 2891 |
| MB slot-status field...............................................................................................................................2892                                                                                                                                  |      |
| 56.2.21 System bus access...........................................................................................................                                                                                                                                                     | 2892 |
| System bus access failure types..........................................................................................................2892                                                                                                                                            |      |
| System bus access failure response...................................................................................................                                                                                                                                                    | 2892 |
| 56.2.22 Interrupt support................................................................................................................2893                                                                                                                                            |      |
| Individual interrupt sources..................................................................................................................2893                                                                                                                                       |      |
| Combined interrupt sources.................................................................................................................2894                                                                                                                                          |      |
| Interrupt signal generation schemes....................................................................................................2894                                                                                                                                              |      |
| 56.2.23 Lower bit rate support.......................................................................................................                                                                                                                                                    | 2896 |
| 56.2.24 Protocol engine data memory (PE DRAM).......................................................................                                                                                                                                                                     | 2897 |
| PE DRAM read access........................................................................................................................                                                                                                                                              | 2897 |
| PE DRAM write access........................................................................................................................2898                                                                                                                                         |      |
| PE DRAM write access limitations.......................................................................................................2898                                                                                                                                              |      |
| 56.2.25 CHI LRAM.........................................................................................................................2898                                                                                                                                            |      |
| CHI LRAM read and write access........................................................................................................2899                                                                                                                                               |      |
| 56.2.26 Memory content fault detection.........................................................................................2899 Memory error types..............................................................................................................................2899 |      |
| Memory error reporting........................................................................................................................                                                                                                                                           | 2900 |
| Memory error response........................................................................................................................2902                                                                                                                                        |      |
| 56.2.27 Memory fault injection.......................................................................................................                                                                                                                                                    | 2903 |
| CHI LRAM error injection.....................................................................................................................2903                                                                                                                                        |      |
| PE DRAM error injection......................................................................................................................2904                                                                                                                                        |      |
| 56.2.28 StopWatch function...........................................................................................................2905                                                                                                                                                |      |
| 56.3 External signal description.................................................................................................2906                                                                                                                                                    |      |
| 56.4 Initialization........................................................................................................................2907                                                                                                                                          |      |
| 56.4.1 CC initialization after a system reset...................................................................................2907 initialization...........................................................................................................                           | 2907 |
| 56.4.2 Protocol                                                                                                                                                                                                                                                                          |      |
| 56.4.3 CHI LRAM initialization.......................................................................................................                                                                                                                                                    | 2908 |
| 56.4.4 PE DRAM initialization........................................................................................................                                                                                                                                                    | 2908 |
| 56.5 Application information......................................................................................................2908                                                                                                                                                   |      |
| 56.5.1 CC configuration.................................................................................................................                                                                                                                                                 | 2908 |
| Configure SYMATOR[TIMEOUT] and CHI clock frequency................................................................                                                                                                                                                                       | 2908 |
| Configure data field offsets..................................................................................................................                                                                                                                                           | 2909 |
| 56.5.2 Memory fault injection out of POC:default config................................................................2909 CHI LRAM error injection out of POC:default config............................................................................2909                           |      |
| PE DRAM error injection out of POC:default config.............................................................................2909                                                                                                                                                       |      |
| 56.5.3 Shutdown sequence............................................................................................................2909                                                                                                                                                 |      |
| 56.5.4 Number of usable MBs........................................................................................................2909                                                                                                                                                  |      |

| 56.5.5 Protocol control command execution..................................................................................2910                                                                                                                         |                                                                                                                  |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------|
| 56.5.6 MB search with a simple MB configuration.........................................................................                                                                                                                                | 2911                                                                                                             |
| Simple MB configuration......................................................................................................................2911                                                                                                       |                                                                                                                  |
| Behavior in static segment...................................................................................................................2912                                                                                                       |                                                                                                                  |
| Behavior in dynamic segment..............................................................................................................2913                                                                                                           |                                                                                                                  |
| 56.6 Register conventions and access......................................................................................2913                                                                                                                          |                                                                                                                  |
| 56.6.1 Register reset......................................................................................................................2914                                                                                                         |                                                                                                                  |
| 56.6.2 Register write access..........................................................................................................2914                                                                                                              |                                                                                                                  |
| Register write access restriction..........................................................................................................                                                                                                             | 2914                                                                                                             |
| Register write access requirements.....................................................................................................2915                                                                                                             |                                                                                                                  |
| Internal register access........................................................................................................................2915                                                                                                    |                                                                                                                  |
| 56.6.3 PCR n fields.........................................................................................................................                                                                                                            | 2915                                                                                                             |
| 56.7 FlexRay register descriptions............................................................................................2918                                                                                                                      |                                                                                                                  |
| 56.7.1 FlexRay memory                                                                                                                                                                                                                                   | map.........................................................................................................2919 |
| 56.7.2 Module Version (MVR)........................................................................................................2923                                                                                                                 |                                                                                                                  |
| 56.7.3 Module Configuration (MCR)..............................................................................................                                                                                                                         | 2924                                                                                                             |
| 56.7.4 System Memory Base Address High (SYMBADHR)...........................................................2927                                                                                                                                        |                                                                                                                  |
| 56.7.5 System Memory Base Address Low (SYMBADLR)............................................................2927                                                                                                                                        |                                                                                                                  |
| 56.7.6 Strobe Signal Control (STBSCR)........................................................................................2928                                                                                                                       |                                                                                                                  |
| 56.7.7 MB Data Size (MBDSR)......................................................................................................2930                                                                                                                   |                                                                                                                  |
| 56.7.8 MB Segment Size and Utilization (MBSSUTR)...................................................................2931                                                                                                                                 |                                                                                                                  |
| 56.7.9 PE DRAM Access (PEDRAR).............................................................................................2933                                                                                                                         |                                                                                                                  |
| 56.7.10 PE DRAM Data (PEDRDR)...............................................................................................2934                                                                                                                        |                                                                                                                  |
| 56.7.11 Protocol Operation Control (POCR)..................................................................................2934 56.7.12 Global Interrupt Flag And Enable (GIFER)....................................................................... |                                                                                                                  |
| 56.7.13 Protocol Interrupt Flag 0 (PIFR0)......................................................................................2940                                                                                                                     | 2937                                                                                                             |
| 56.7.14 Protocol Interrupt Flag 1 (PIFR1)......................................................................................2943                                                                                                                     |                                                                                                                  |
| 56.7.15 Protocol Interrupt Enable 0 (PIER0)..................................................................................2945                                                                                                                       |                                                                                                                  |
| 56.7.16 Protocol Interrupt Enable 1 (PIER1)..................................................................................2948                                                                                                                       |                                                                                                                  |
| 56.7.17 CHI Error Flag (CHIERFR)................................................................................................2949                                                                                                                    |                                                                                                                  |
| 56.7.18 MB Interrupt Vector (MBIVEC)..........................................................................................2952                                                                                                                      |                                                                                                                  |
| 56.7.19 Channel A Status Error Counter Register (CASERCR)....................................................2953                                                                                                                                       |                                                                                                                  |
| 56.7.20 Channel B Status Error Counter (CBSERCR)..................................................................                                                                                                                                      | 2954                                                                                                             |
| 56.7.21 Protocol Status 0 (PSR0)..................................................................................................2955                                                                                                                  |                                                                                                                  |
| 56.7.22 Protocol Status 1 (PSR1)..................................................................................................2957                                                                                                                  |                                                                                                                  |
| 56.7.23 Protocol Status 2 (PSR2)..................................................................................................2959                                                                                                                  |                                                                                                                  |
| 56.7.24 Protocol Status 3 (PSR3)..................................................................................................2962                                                                                                                  |                                                                                                                  |
| 56.7.25 MT Counter (MTCTR).......................................................................................................                                                                                                                       | 2965                                                                                                             |
| 56.7.26 Cycle Counter (CYCTR)....................................................................................................2965                                                                                                                   |                                                                                                                  |
| 56.7.27 Slot Counter Channel A (SLTCTAR).................................................................................2966                                                                                                                           |                                                                                                                  |
| 56.7.28 Slot Counter Channel B (SLTCTBR).................................................................................2967                                                                                                                           |                                                                                                                  |
| 56.7.29 Rate Correction Value (RTCORVR)..................................................................................2968 56.7.30 Offset Correction Value (OFCORVR)...............................................................................  | 2969                                                                                                             |
| 56.7.31 Combined Interrupt Flag (CIFR)........................................................................................2969                                                                                                                      |                                                                                                                  |
| 56.7.32 System Memory Access Timeout (SYMATOR)................................................................                                                                                                                                          | 2971                                                                                                             |
| (SFCNTR).......................................................................................2972                                                                                                                                                     |                                                                                                                  |
| 56.7.33 Sync Frame Counter                                                                                                                                                                                                                              |                                                                                                                  |
| 56.7.34 Sync Frame Table Offset (SFTOR)...................................................................................2973                                                                                                                          |                                                                                                                  |
| 56.7.35 Sync Frame Table Configuration Control Status (SFTCCSR)..........................................                                                                                                                                               | 2974 2976                                                                                                        |
| 56.7.36 Sync Frame ID Rejection Filter (SFIDRFR)...................................................................... (SFIDAFVR)......................................................2976                                                             |                                                                                                                  |
| 56.7.37 Sync Frame ID Acceptance Filter Value                                                                                                                                                                                                           |                                                                                                                  |
| 56.7.38 Sync Frame ID Acceptance Filter Mask 56.7.39 NMV n (NMVR0 - NMVR5)...............................................................................................                                                                               | (SFIDAFMR)......................................................2977 2978                                        |
|                                                                                                                                                                                                                                                         | 2979                                                                                                             |
| 56.7.40 Network Management Vector Length Register (NMVLR).................................................                                                                                                                                              |                                                                                                                  |
| 56.7.41 Timer Configuration And Control (TICCR)........................................................................                                                                                                                                 | 2980                                                                                                             |
| 56.7.42 Timer 1 Cycle Set (TI1CYSR)...........................................................................................2982                                                                                                                      |                                                                                                                  |

| 56.7.43 Timer 1 MT Offset (TI1MTOR)..........................................................................................2982                                                                                                                                     |                                                                                                |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------|
| 56.7.44 Timer 2 Configuration 0 (Absolute Timer Configuration) (TI2CR0_ABS)..........................2983                                                                                                                                                             |                                                                                                |
| 56.7.45 Timer 2 Configuration 0 (Relative Timer Configuration) (TI2CR0_REL)...........................2984                                                                                                                                                            |                                                                                                |
| 56.7.46 Timer 2 Configuration 1 (Absolute Timer Configuration) (TI2CR1_ABS)..........................2985                                                                                                                                                             |                                                                                                |
| 56.7.47 Timer 2 Configuration 1 (Relative Timer Configuration)                                                                                                                                                                                                        | (TI2CR1_REL)...........................2986                                                    |
| 56.7.48 Slot Status Selection (SSSR)............................................................................................2986                                                                                                                                  |                                                                                                |
| 56.7.49 Slot Status Counter Condition (SSCCR)...........................................................................2988                                                                                                                                          |                                                                                                |
| 56.7.50 Slot Status (SSR0 - SSR7)...............................................................................................                                                                                                                                      | 2990                                                                                           |
| 56.7.51 Slot Status Counter (SSCR0 - SSCR3)............................................................................                                                                                                                                               | 2993                                                                                           |
| 56.7.52 MTS A Configuration (MTSACFR)....................................................................................2994                                                                                                                                         |                                                                                                |
| 56.7.53 MTS B Configuration (MTSBCFR)....................................................................................2995                                                                                                                                         |                                                                                                |
| 56.7.54 Receive Shadow Buffer Index (RSBIR)............................................................................                                                                                                                                               | 2996                                                                                           |
| 56.7.55 Receive FIFO Watermark And Selection (RFWMSR).......................................................2997                                                                                                                                                      |                                                                                                |
| 56.7.56 Receive FIFO Start Index (RFSIR)...................................................................................                                                                                                                                           | 2998                                                                                           |
| 56.7.57 Receive FIFO Depth And Size (RFDSR)..........................................................................                                                                                                                                                 | 2999                                                                                           |
| 56.7.58 Receive FIFO A Read Index (RFARIR)............................................................................                                                                                                                                                | 3000                                                                                           |
| 56.7.59 Receive FIFO B Read Index (RFBRIR)............................................................................                                                                                                                                                | 3001                                                                                           |
| 56.7.60 Receive FIFO Message ID Acceptance Filter Value (RFMIDAFVR)................................                                                                                                                                                                   | 3001                                                                                           |
| 56.7.61 Receive FIFO Message ID Acceptance Filter Mask (RFMIDAFMR)................................                                                                                                                                                                    | 3002                                                                                           |
| 56.7.62 Receive FIFO Frame ID Rejection Filter Value (RFFIDRFVR).........................................3003                                                                                                                                                         |                                                                                                |
| 56.7.63 Receive FIFO Frame ID Rejection Filter Mask (RFFIDRFMR).........................................3003                                                                                                                                                          |                                                                                                |
| 56.7.64 Receive FIFO Range Filter Configuration (RFRFCFR).....................................................3004                                                                                                                                                    |                                                                                                |
| 56.7.65 Receive FIFO Range Filter Control (RFRFCTR)..............................................................                                                                                                                                                     | 3005                                                                                           |
| 56.7.66 Last Dynamic Transmit Slot Channel A (LDTXSLAR)......................................................                                                                                                                                                         | 3007                                                                                           |
| 56.7.67 Last Dynamic Transmit Slot Channel B (LDTXSLBR)...................................................... (PCR0).......................................................................................3009                                                       | 3008                                                                                           |
| 56.7.68 Protocol Configuration 0                                                                                                                                                                                                                                      |                                                                                                |
| 56.7.69 Protocol Configuration 1 (PCR1).......................................................................................3009 56.7.70 Protocol Configuration 2 (PCR2).......................................................................................3010 |                                                                                                |
| 56.7.71 Protocol Configuration 3 (PCR3).......................................................................................3011                                                                                                                                    |                                                                                                |
| 56.7.72 Protocol Configuration 4 (PCR4).......................................................................................3012                                                                                                                                    |                                                                                                |
| 56.7.73 Protocol Configuration 5 (PCR5).......................................................................................3012                                                                                                                                    |                                                                                                |
| 56.7.74 Protocol Configuration 6 (PCR6).......................................................................................3013                                                                                                                                    |                                                                                                |
| 56.7.75 Protocol Configuration 7 (PCR7).......................................................................................3014                                                                                                                                    |                                                                                                |
| 56.7.76 Protocol Configuration 8 (PCR8).......................................................................................3015                                                                                                                                    |                                                                                                |
| 56.7.77 Protocol Configuration 9 (PCR9).......................................................................................3015                                                                                                                                    |                                                                                                |
| 56.7.78 Protocol Configuration 10 (PCR10)...................................................................................3016                                                                                                                                      |                                                                                                |
| 56.7.79 Protocol Configuration 11 (PCR11)...................................................................................3017                                                                                                                                      |                                                                                                |
| 56.7.80 Protocol Configuration 12 (PCR12)...................................................................................3018                                                                                                                                      |                                                                                                |
| 56.7.81 Protocol Configuration 13 (PCR13)...................................................................................3018                                                                                                                                      |                                                                                                |
| 56.7.82 Protocol Configuration 14 (PCR14)...................................................................................3019                                                                                                                                      | (PCR15)...................................................................................3020 |
| 56.7.83 Protocol Configuration 15 56.7.84 Protocol Configuration 16 (PCR16)...................................................................................3020                                                                                                    |                                                                                                |
| 56.7.85 Protocol Configuration 17 (PCR17)...................................................................................3021                                                                                                                                      |                                                                                                |
| 56.7.86 Protocol Configuration 18 (PCR18)...................................................................................3022                                                                                                                                      |                                                                                                |
| 56.7.87 Protocol Configuration 19 (PCR19)...................................................................................3022                                                                                                                                      |                                                                                                |
| 56.7.88 Protocol Configuration 20 (PCR20)...................................................................................3023                                                                                                                                      |                                                                                                |
| 56.7.89 Protocol Configuration 21 (PCR21)...................................................................................3024                                                                                                                                      |                                                                                                |
| 56.7.90 Protocol Configuration 22 (PCR22)...................................................................................3024                                                                                                                                      |                                                                                                |
| 56.7.91 Protocol Configuration 23 (PCR23)...................................................................................3025                                                                                                                                      |                                                                                                |
| 56.7.92 Protocol Configuration 24                                                                                                                                                                                                                                     |                                                                                                |
| (PCR24)...................................................................................3026                                                                                                                                                                        | (PCR25)...................................................................................3026 |
| 56.7.93 Protocol Configuration 25                                                                                                                                                                                                                                     |                                                                                                |
| 56.7.94 Protocol Configuration 26 (PCR26)...................................................................................3027                                                                                                                                      | (PCR27)...................................................................................3028 |
| 56.7.95 Protocol Configuration 27 56.7.96 Protocol Configuration 28 (PCR28)...................................................................................3028                                                                                                    |                                                                                                |
| 56.7.97 Protocol Configuration 29 (PCR29)...................................................................................3029                                                                                                                                      |                                                                                                |

| 56.7.98 Protocol Configuration 30                                                                                                                                                                                                                                         | (PCR30)...................................................................................3030   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------|
| 56.7.99 Stopwatch Count High (STPWHR)...................................................................................                                                                                                                                                  | 3030                                                                                             |
| 56.7.100 Stopwatch Count Low (STPWLR)...................................................................................3031                                                                                                                                              |                                                                                                  |
| 56.7.101 Protocol Event Output Enable And Stopwatch Control (PEOER)...................................3032                                                                                                                                                                |                                                                                                  |
| 56.7.102 Receive FIFO Start Data Offset (RFSDOR)....................................................................3033                                                                                                                                                  |                                                                                                  |
| 56.7.103 Receive FIFO System Memory Base Address High (RFSYMBADHR)...........................3033                                                                                                                                                                         |                                                                                                  |
| 56.7.104 Receive FIFO System Memory Base Address Low (RFSYMBADLR)............................3034                                                                                                                                                                         |                                                                                                  |
| 56.7.105 Receive FIFO Periodic Timer (RFPTR)..........................................................................                                                                                                                                                    | 3035                                                                                             |
| 56.7.106 Receive FIFO Fill Level and Pop Count (RFFLPCR)......................................................3035                                                                                                                                                        |                                                                                                  |
| 56.7.107 ECC Error Interrupt Flag And Enable (EEIFER).............................................................                                                                                                                                                        | 3037                                                                                             |
| 56.7.108 ECC Error Report And Injection Control (EERICR)........................................................                                                                                                                                                          | 3039                                                                                             |
| 56.7.109 ECC Error Report Address (EERAR)..............................................................................3041                                                                                                                                               |                                                                                                  |
| 56.7.110 ECC Error Report Data (EERDR)...................................................................................                                                                                                                                                 | 3042                                                                                             |
| 56.7.111 ECC Error Report Code (EERCR)..................................................................................                                                                                                                                                  | 3044                                                                                             |
| 56.7.112 ECC Error Injection Address (EEIAR).............................................................................3044                                                                                                                                             |                                                                                                  |
| 56.7.113 ECC Error Injection Data (EEIDR)..................................................................................                                                                                                                                               | 3045                                                                                             |
| 56.7.114 ECC Error Injection Code (EEICR).................................................................................                                                                                                                                                | 3046                                                                                             |
| 56.7.115 MB Configuration Control Status (MBCCSR0 - MBCCSR255).......................................3047                                                                                                                                                                 |                                                                                                  |
| 56.7.116 MB Cycle Counter Filter (MBCCFR0 - MBCCFR255).....................................................3049                                                                                                                                                           |                                                                                                  |
| 56.7.117 MB FID (MBFIDR0 - MBFIDR255)..................................................................................3051                                                                                                                                               |                                                                                                  |
| 56.7.118 MB Index (MBIDXR0 - MBIDXR255)..............................................................................                                                                                                                                                     | 3052                                                                                             |
| 56.7.119 MB Data Field Offset (MBDOR0 - MBDOR259).............................................................                                                                                                                                                            | 3052                                                                                             |
| 56.7.120 LRAM ECC Error Test Register (LEETR0 - LEETR5)....................................................                                                                                                                                                               | 3053                                                                                             |
| 56.8 Glossary............................................................................................................................                                                                                                                                 | 3054                                                                                             |
| Chapter 57 Cross-Triggering Unit (CTU).........................................................                                                                                                                                                                           | 3056                                                                                             |
| 57.1 Chip-specific CTU information...........................................................................................3056                                                                                                                                         |                                                                                                  |
| 57.1.1 CTU connections.................................................................................................................3056                                                                                                                               |                                                                                                  |
| 57.2 Introduction........................................................................................................................3056                                                                                                                             |                                                                                                  |
| 57.3 Block                                                                                                                                                                                                                                                                |                                                                                                  |
| diagram....................................................................................................................3057 57.4 CTU overview....................................................................................................................3057 |                                                                                                  |
| 57.4.1 Modes of operation.............................................................................................................                                                                                                                                    | 3058                                                                                             |
| 57.5 Signal description..............................................................................................................3058                                                                                                                                 |                                                                                                  |
| 57.6 CTU register descriptions..................................................................................................3058                                                                                                                                      |                                                                                                  |
| 57.6.1 CTU memory map...............................................................................................................3058                                                                                                                                  |                                                                                                  |
| 57.6.2 Trigger Generator Subunit Input Selection Register (TGSISR)..........................................                                                                                                                                                              | 3060                                                                                             |
| 57.6.3 Trigger Generator Subunit Control Register (TGSCR).......................................................                                                                                                                                                          | 3063                                                                                             |
| 57.6.4 Trigger Compare Register (T0CR - T7CR).........................................................................                                                                                                                                                    | 3064                                                                                             |
| 57.6.5 TGS Counter Compare Register (TGSCCR)......................................................................                                                                                                                                                        | 3065                                                                                             |
| 57.6.6 TGS Counter Reload Register (TGSCRR)..........................................................................3065                                                                                                                                                 |                                                                                                  |
| 57.6.7 Commands List Control Register 1 (CLCR1)......................................................................3066                                                                                                                                                 |                                                                                                  |
| 57.6.8 Commands List Control Register 2 (CLCR2)......................................................................3067                                                                                                                                                 |                                                                                                  |
| 57.6.9 Trigger Handler Control Register 1 (THCR1)......................................................................3069                                                                                                                                               |                                                                                                  |
| 57.6.10 Trigger Handler Control Register 2 (THCR2)....................................................................3072                                                                                                                                                |                                                                                                  |
| 57.6.11 Commands List Register A for ADC single-conversion mode commands (CLR_A_1 - CLR_A_24)................................................................................................................................3075                                         |                                                                                                  |
| 57.6.12 Command List Register B for ADC dual-conversion mode commands (CLR_B_1 - CLR_B_24)................................................................................................................................3077                                            |                                                                                                  |
| 57.6.13 FIFO DMA Control Register (FDCR).................................................................................3078                                                                                                                                             |                                                                                                  |
| 57.6.14 FIFO Control Register (FCR)............................................................................................                                                                                                                                           | 3080                                                                                             |
| 57.6.15 FIFO Threshold Register (FTH)........................................................................................ 57.6.16 FIFO Status Register (FST)..............................................................................................            | 3082 3083                                                                                        |
| 57.6.17 FIFO Right Aligned Data Register (FR0 - FR3)................................................................                                                                                                                                                      | 3086                                                                                             |
| 57.6.18 FIFO Signed Left Aligned Data Register (FL0 - FL3)........................................................3087                                                                                                                                                    |                                                                                                  |

| 57.6.19 Error Flag Register (EFR).................................................................................................                                                                                                                                                      | 3088   |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|
| 57.6.20 Interrupt Flag Register (IFR).............................................................................................                                                                                                                                                      | 3090   |
| 57.6.21 Interrupt/DMA Register (IR)..............................................................................................                                                                                                                                                       | 3092   |
| 57.6.22 Control ON Time Register (COTR)...................................................................................                                                                                                                                                              | 3094   |
| 57.6.23 Control Register (CR)........................................................................................................3095                                                                                                                                               |        |
| 57.6.24 Digital Filter Register (DFR)..............................................................................................3097                                                                                                                                                 |        |
| 57.6.25 Expected Value A Register (EXPAR)................................................................................3098                                                                                                                                                           |        |
| 57.6.26 Expected Value B Register (EXPBR)................................................................................3098                                                                                                                                                           |        |
| 57.6.27 Counter Range Register (CNTRNGR)..............................................................................3099                                                                                                                                                              |        |
| 57.6.28 List Control/Status Register (LISTCSR)............................................................................3100                                                                                                                                                          |        |
| 57.7 Functional                                                                                                                                                                                                                                                                         |        |
| description........................................................................................................3101 57.7.1 Trigger Generator Subunit (TGS)........................................................................................3101                              |        |
| 57.7.2 TGS in triggered mode........................................................................................................3102                                                                                                                                                |        |
| 57.7.3 TGS in sequential mode......................................................................................................3103                                                                                                                                                 |        |
| 57.7.4 TGS counter........................................................................................................................3105                                                                                                                                          |        |
| 57.7.5 Scheduler subunit (SU).......................................................................................................3107                                                                                                                                                |        |
| 57.7.6 ADC commands list.............................................................................................................3108                                                                                                                                               |        |
| 57.7.7 ADC command list format...................................................................................................                                                                                                                                                       | 3109   |
| 57.7.8 ADC command list operation modes...................................................................................3110                                                                                                                                                          |        |
| 57.7.9 ADC results FIFOs..............................................................................................................3111                                                                                                                                              |        |
| 57.7.10 Reload mechanism...........................................................................................................                                                                                                                                                     | 3112   |
| 57.8 Interrupts and DMA requests.............................................................................................3113                                                                                                                                                       |        |
| 57.8.1 DMA support.......................................................................................................................                                                                                                                                               | 3113   |
| 57.8.2 CTU faults and errors..........................................................................................................3114                                                                                                                                              |        |
| CTU parallel list errors.........................................................................................................................                                                                                                                                       | 3114   |
| 57.8.3 CTU interrupt/DMA requests...............................................................................................3114                                                                                                                                                    |        |
| Chapter 58 Analog-to-Digital Converter (SAR_ADC).......................................3116                                                                                                                                                                                             |        |
| 58.1 Chip-specific SAR_ADC                                                                                                                                                                                                                                                              |        |
| information.................................................................................                                                                                                                                                                                            | 3116   |
| 58.1.1 SAR_ADC instances........................................................................................................... 58.1.2 SAR_ADC resolution...........................................................................................................3116            | 3116   |
| 58.1.3 Analog watchdogs...............................................................................................................3116                                                                                                                                              |        |
| 58.1.4 Normal and injection trigger................................................................................................                                                                                                                                                     | 3116   |
| 58.1.5 SAR_ADC channel assignments.........................................................................................3116                                                                                                                                                         |        |
| 58.2 Introduction........................................................................................................................3117 58.2.1 Block diagram..................................................................................................................... | 3117   |
| 58.2.2 Features..............................................................................................................................3118                                                                                                                                       |        |
| 58.3 Functional description........................................................................................................3119 58.3.1 Submodules........................................................................................................................       | 3119   |
| 58.3.2 Special channels.................................................................................................................3119                                                                                                                                            |        |
| 58.3.3 Conversion..........................................................................................................................3119                                                                                                                                         |        |
| Normal Conversion mode....................................................................................................................                                                                                                                                              | 3120   |
| Injected Conversion mode...................................................................................................................                                                                                                                                             | 3122   |
| CTU conversion mode.........................................................................................................................                                                                                                                                            | 3123   |
| Abort of conversion..............................................................................................................................3123                                                                                                                                   |        |
| Conversion time...................................................................................................................................3124                                                                                                                                  |        |
|                                                                                                                                                                                                                                                                                         | 3127   |
| Conversion data processing................................................................................................................ 58.3.4 ADC clock prescaler and sample time settings...................................................................3127                   |        |
| 58.3.5 Presampling........................................................................................................................                                                                                                                                              | 3127   |
| Presampling channel enable................................................................................................................3128                                                                                                                                          |        |
| 58.3.6 Programmable analog watchdog........................................................................................                                                                                                                                                             | 3128   |
| 58.3.7 Clocking..............................................................................................................................                                                                                                                                           | 3129   |
| 58.3.8 Reset...................................................................................................................................3130                                                                                                                                     |        |
| 58.3.9 Interrupts.............................................................................................................................3130                                                                                                                                      |        |

| 58.3.10 DMA..................................................................................................................................                                                                                                                     | 3132                                                                                                                              |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------|
| 58.3.11 Power-Down mode............................................................................................................3133                                                                                                                           |                                                                                                                                   |
| 58.3.12 Low-power mode support..................................................................................................3134                                                                                                                              |                                                                                                                                   |
| 58.3.13 External start feature.........................................................................................................3134                                                                                                                       |                                                                                                                                   |
| 58.3.14 Auto-Clock-Off                                                                                                                                                                                                                                            | mode.........................................................................................................3135                 |
| 58.3.15 Calibration.........................................................................................................................3135                                                                                                                  |                                                                                                                                   |
| 58.3.16 Self-test.............................................................................................................................3136                                                                                                                |                                                                                                                                   |
| CPU mode...........................................................................................................................................                                                                                                               | 3137                                                                                                                              |
| Abort and abort chain for self-testing channel.....................................................................................                                                                                                                               | 3139                                                                                                                              |
| Self-test analog watchdog....................................................................................................................3139                                                                                                                 |                                                                                                                                   |
| S1 algorithm: calculated voltage comparison method.........................................................................                                                                                                                                       | 3140                                                                                                                              |
| Watchdog timer....................................................................................................................................3141                                                                                                            |                                                                                                                                   |
| Baud rate control for test channel........................................................................................................3142                                                                                                                    |                                                                                                                                   |
| 58.3.17 Offset and gain values......................................................................................................                                                                                                                              | 3143                                                                                                                              |
| Writing for 12-bit                                                                                                                                                                                                                                                | ADC..........................................................................................................................3143 |
| 58.4 External signals.................................................................................................................3144                                                                                                                        |                                                                                                                                   |
| 58.5 Initialization........................................................................................................................3144                                                                                                                   |                                                                                                                                   |
| 58.5.1 Running calibration.............................................................................................................                                                                                                                           | 3144                                                                                                                              |
| 58.5.2 Running normal conversion................................................................................................                                                                                                                                  | 3144                                                                                                                              |
| 58.5.3 Running injected conversion...............................................................................................3145                                                                                                                             |                                                                                                                                   |
| 58.5.4 Running CTU triggered conversion.....................................................................................3145                                                                                                                                  |                                                                                                                                   |
| 58.5.5 Running self-test.................................................................................................................                                                                                                                         | 3146                                                                                                                              |
| 58.6 SAR_ADC register descriptions.........................................................................................3146                                                                                                                                   |                                                                                                                                   |
| 58.6.1 SAR_ADC memory map.....................................................................................................                                                                                                                                    | 3146                                                                                                                              |
| 58.6.2 Main Configuration (MCR).................................................................................................. (MSR)..............................................................................................................3153         | 3148                                                                                                                              |
| 58.6.3 Main Status                                                                                                                                                                                                                                                |                                                                                                                                   |
| 58.6.4 Interrupt Status (ISR)..........................................................................................................                                                                                                                           | 3156                                                                                                                              |
| 58.6.5 Channel Pending 0 (CEOCFR0).........................................................................................3159                                                                                                                                   |                                                                                                                                   |
| 58.6.6 Channel Pending 1 (CEOCFR1).........................................................................................3162                                                                                                                                   | 3166                                                                                                                              |
| 58.6.7 Interrupt Mask (IMR)...........................................................................................................                                                                                                                            | 3167                                                                                                                              |
| 58.6.8 Channel Interrupt Mask 0 (CIMR0)..................................................................................... 58.6.9 Channel Interrupt Mask 1 (CIMR1).....................................................................................         | 3169                                                                                                                              |
| 58.6.10 Watchdog Threshold Interrupt Status (WTISR)................................................................                                                                                                                                               | 3172                                                                                                                              |
| 58.6.11 Watchdog Threshold Interrupt Mask (WTIMR).................................................................                                                                                                                                                | 3178                                                                                                                              |
| 58.6.12 DMAE (DMAE)..................................................................................................................3182                                                                                                                         |                                                                                                                                   |
| 58.6.13 DMA 0 (DMAR0)...............................................................................................................                                                                                                                              | 3183                                                                                                                              |
| 58.6.14 DMA 1 (DMAR1)...............................................................................................................                                                                                                                              | 3185                                                                                                                              |
| 58.6.15 Analog Watchdog Threshold 0 (THRHLR0)......................................................................3187                                                                                                                                           |                                                                                                                                   |
| 58.6.16 Analog Watchdog Threshold 1 (THRHLR1)......................................................................3188                                                                                                                                           |                                                                                                                                   |
| 58.6.17 Analog Watchdog Threshold 2 (THRHLR2)......................................................................3189                                                                                                                                           |                                                                                                                                   |
| 58.6.18 Analog Watchdog Threshold 3 (THRHLR3)......................................................................3190                                                                                                                                           | 3191                                                                                                                              |
| 58.6.19 Presampling Control (PSCR)............................................................................................ 58.6.20 Presampling 0 (PSR0)...................................................................................................... | 3192                                                                                                                              |
|                                                                                                                                                                                                                                                                   | 3194                                                                                                                              |
| 58.6.21 Presampling 1 (PSR1)...................................................................................................... 58.6.22 Conversion Timing 0 (CTR0)............................................................................................ |                                                                                                                                   |
|                                                                                                                                                                                                                                                                   | 3197                                                                                                                              |
| 58.6.23 Conversion Timing 1                                                                                                                                                                                                                                       | 3197                                                                                                                              |
| (CTR1)............................................................................................ 58.6.24 Normal Conversion Mask 0 (NCMR0)...............................................................................3198                                    |                                                                                                                                   |
| 58.6.25 Normal Conversion Mask 1 (NCMR1)...............................................................................3200                                                                                                                                       |                                                                                                                                   |
| 58.6.26 Injected Conversion Mask 0 (JCMR0)..............................................................................                                                                                                                                          | 3202                                                                                                                              |
| 58.6.27 Injected Conversion Mask 1 (JCMR1)..............................................................................                                                                                                                                          | 3204                                                                                                                              |
| 58.6.28 User OFFSET and Gain (USROFSGN)............................................................................3206                                                                                                                                           |                                                                                                                                   |
| 58.6.29 Power Down Exit Delay (PDEDR).....................................................................................3207                                                                                                                                    | 3208                                                                                                                              |
| 58.6.30 Precision Channel n Data (PCDR0 - PCDR7)..................................................................                                                                                                                                                |                                                                                                                                   |
| 58.6.31 Internal Channel n Data (ICDR32 - ICDR39)....................................................................3210                                                                                                                                         |                                                                                                                                   |
| 58.6.32 Analog Watchdog Threshold 4 (THRHLR4)......................................................................3211                                                                                                                                           |                                                                                                                                   |

| 58.6.33 Analog Watchdog Threshold 5                                                                                                                                                                                                                                                  | (THRHLR5)......................................................................3212   |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------|
| 58.6.34 Analog Watchdog Threshold 6 (THRHLR6)......................................................................3213                                                                                                                                                              |                                                                                       |
| 58.6.35 Analog Watchdog Threshold 7 (THRHLR7)......................................................................3214                                                                                                                                                              |                                                                                       |
| 58.6.36 Channel Watchdog Select 0 (CWSELR0).........................................................................3215                                                                                                                                                             |                                                                                       |
| 58.6.37 Channel Watchdog Select 4 (CWSELR4).........................................................................3217                                                                                                                                                             |                                                                                       |
| 58.6.38 Channel Watchdog Enable 0 (CWENR0).........................................................................                                                                                                                                                                  | 3219                                                                                  |
| 58.6.39 Channel Watchdog Enable 1 (CWENR1).........................................................................                                                                                                                                                                  | 3221                                                                                  |
| 58.6.40 Analog Watchdog Out of Range 0 (AWORR0).................................................................                                                                                                                                                                     | 3223                                                                                  |
| 58.6.41 Analog Watchdog Out of Range 1 (AWORR1).................................................................                                                                                                                                                                     | 3227                                                                                  |
| 58.6.42 Self-Test Configuration 1 (STCR1)...................................................................................                                                                                                                                                         | 3230                                                                                  |
| 58.6.43 Self-Test Configuration 2 (STCR2)...................................................................................                                                                                                                                                         | 3231                                                                                  |
| 58.6.44 Self-Test Configuration 3 (STCR3)...................................................................................                                                                                                                                                         | 3235                                                                                  |
| 58.6.45 Self-Test Baud Rate (STBRR)..........................................................................................                                                                                                                                                        | 3236                                                                                  |
| 58.6.46 Self-Test Status 1 (STSR1)...............................................................................................3237                                                                                                                                                |                                                                                       |
| 58.6.47 Self-Test Status 2 (STSR2)...............................................................................................3242                                                                                                                                                |                                                                                       |
| 58.6.48 Self-Test Status 3 (STSR3)...............................................................................................3243                                                                                                                                                |                                                                                       |
| 58.6.49 Self-Test Status 4 (STSR4)...............................................................................................3244                                                                                                                                                |                                                                                       |
| 58.6.50 Self-Test Data 1 (STDR1).................................................................................................3245                                                                                                                                                |                                                                                       |
| 58.6.51 Self-Test Data 2 (STDR2).................................................................................................3246                                                                                                                                                |                                                                                       |
| 58.6.52 Self-Test Analog Watchdog 0 (STAW0R).........................................................................3248                                                                                                                                                            |                                                                                       |
| 58.6.53 Self-Test Analog Watchdog 1A (STAW1AR)....................................................................                                                                                                                                                                   | 3249                                                                                  |
| 58.6.54 Self-Test Analog Watchdog 1B (STAW1BR)....................................................................                                                                                                                                                                   | 3250                                                                                  |
| 58.6.55 Self-Test Analog Watchdog 2 (STAW2R).........................................................................3251                                                                                                                                                            |                                                                                       |
| 58.6.56 Self-Test Analog Watchdog 3 (STAW3R).........................................................................3252                                                                                                                                                            |                                                                                       |
| 58.6.57 Self-Test Analog Watchdog 4 (STAW4R).........................................................................3253                                                                                                                                                            |                                                                                       |
| 58.6.58 Self-Test Analog Watchdog 5 (STAW5R).........................................................................3255                                                                                                                                                            |                                                                                       |
| 58.6.59 Calibration Status (CALSTAT)..........................................................................................                                                                                                                                                       | 3256                                                                                  |
| Chapter 59 Thermal Monitoring Unit (TMU).....................................................3261                                                                                                                                                                                    |                                                                                       |
|                                                                                                                                                                                                                                                                                      | 3261                                                                                  |
| 59.1 Chip-specific TMU information.......................................................................................... 59.1.1 Local temperature sensor placements................................................................................3261                          |                                                                                       |
| 59.1.2 TCMCFG configuration.......................................................................................................                                                                                                                                                   | 3261                                                                                  |
| 59.1.3 Calibration table..................................................................................................................                                                                                                                                           | 3261                                                                                  |
| 59.2 Overview............................................................................................................................3262                                                                                                                                        |                                                                                       |
| 59.2.1 Block diagram.....................................................................................................................                                                                                                                                            | 3262                                                                                  |
| 59.2.2 Features..............................................................................................................................3262                                                                                                                                    |                                                                                       |
| 59.3 Functional description........................................................................................................3263                                                                                                                                              |                                                                                       |
| 59.3.1 Operation............................................................................................................................                                                                                                                                         | 3263                                                                                  |
| 59.3.2 Monitoring...........................................................................................................................                                                                                                                                         | 3263                                                                                  |
| 59.3.3 Reporting.............................................................................................................................3264                                                                                                                                    |                                                                                       |
| 59.3.4 Using temperature thresholds.............................................................................................3264                                                                                                                                                 |                                                                                       |
| 59.3.5 Clocking..............................................................................................................................                                                                                                                                        | 3265                                                                                  |
| 59.3.6 Interrupts.............................................................................................................................3265                                                                                                                                   |                                                                                       |
| 59.4 Initialization........................................................................................................................3265                                                                                                                                      |                                                                                       |
| 59.5 External signals.................................................................................................................3266                                                                                                                                           |                                                                                       |
| 59.6 TMU register descriptions..................................................................................................3266                                                                                                                                                 |                                                                                       |
| 59.6.1 TMU memory map..............................................................................................................                                                                                                                                                  | 3266                                                                                  |
| 59.6.2 Mode (TMR)........................................................................................................................3267                                                                                                                                        |                                                                                       |
| 59.6.3 Status (TSR).......................................................................................................................                                                                                                                                           | 3268 3270                                                                             |
| 59.6.4 Monitor Site (TMSR)...........................................................................................................                                                                                                                                                | 3271                                                                                  |
| 59.6.5 Monitor Temperature Measurement Interval (TMTMIR).....................................................                                                                                                                                                                        |                                                                                       |
| 59.6.6 Interrupt Enable (TIER).......................................................................................................3272 59.6.7 Interrupt Detect (TIDR)........................................................................................................3273 |                                                                                       |
| 59.6.8 Interrupt Immediate Site Capture (TIISCR).........................................................................3276                                                                                                                                                        |                                                                                       |

| 59.6.9 Interrupt Average Site Capture (TIASCR)...........................................................................3276                                                                                                                                                             |           |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|
| 59.6.10 Interrupt Critical Site Capture (TICSCR)...........................................................................3277                                                                                                                                                           |           |
| 59.6.11 Monitor High Temperature Capture (TMHTCR)................................................................3278                                                                                                                                                                     |           |
| 59.6.12 Monitor Low Temperature Capture (TMLTCR).................................................................                                                                                                                                                                         | 3279      |
| 59.6.13 Monitor Rising Temperature Rate Capture (TMRTRCR)..................................................3281                                                                                                                                                                           |           |
| 59.6.14 Monitor Falling Temperature Rate Capture (TMFTRCR)..................................................3282                                                                                                                                                                          |           |
| 59.6.15 Monitor High Temperature Immediate Threshold (TMHTITR)..........................................                                                                                                                                                                                  | 3283      |
| 59.6.16 Monitor High Temperature Average Threshold (TMHTATR)............................................                                                                                                                                                                                  | 3284      |
| 59.6.17 Monitor High Temperature Average Critical Threshold (TMHTACTR)..............................3285                                                                                                                                                                                  |           |
| 59.6.18 Monitor Low Temperature Immediate Threshold (TMLTITR)............................................3286                                                                                                                                                                             |           |
| 59.6.19 Monitor Low Temperature Average Threshold (TMLTATR)..............................................3287                                                                                                                                                                             |           |
| 59.6.20 Monitor Low Temperature Average Critical Threshold (TMLTACTR)...............................3288                                                                                                                                                                                  |           |
| 59.6.21 Monitor Rising Temperature Rate Critical Threshold (TMRTRCTR).................................3289                                                                                                                                                                                |           |
| 59.6.22 Monitor Falling Temperature Rate Critical Threshold (TMFTRCTR)................................                                                                                                                                                                                    | 3289      |
| 59.6.23 Temperature Configuration (TTCFGR).............................................................................                                                                                                                                                                   | 3290      |
| 59.6.24 Sensor Configuration (TSCFGR)......................................................................................                                                                                                                                                               | 3292      |
| 59.6.25 Report Immediate Temperature at Site (TRITSR0 - TRITSR2)........................................                                                                                                                                                                                  | 3292      |
| 59.6.26 Report Average Temperature at Site (TRATSR0 - TRATSR2).........................................3293                                                                                                                                                                               |           |
| 59.6.27 Central Module Configuration (TCMCFG).........................................................................3294                                                                                                                                                                |           |
| 59.6.28 Temperature Range Control a (TTRCR0 - TTRCR15).....................................................                                                                                                                                                                               | 3296      |
| 59.7 Glossary............................................................................................................................                                                                                                                                                 | 3297      |
| Chapter 60 Security.........................................................................................                                                                                                                                                                              | 3298      |
| 60.1                                                                                                                                                                                                                                                                                      |           |
| Introduction........................................................................................................................3298                                                                                                                                                  |           |
| 60.2 Secure software updates...................................................................................................3299                                                                                                                                                       |           |
| 60.3 Secure vehicle network and messaging............................................................................3299 boot.......................................................................................................................3299                                 |           |
| 60.4 Secure                                                                                                                                                                                                                                                                               |           |
| 60.5 Additional recommendation for PMIC setup or configuration............................................3299 registers.............................................................................................3299                                                                 |           |
| 60.6 Security subsystem                                                                                                                                                                                                                                                                   |           |
| 60.6.1 Security subsystem register descriptions............................................................................3299                                                                                                                                                           |           |
| SEC memory map................................................................................................................................3300 External Debugger Status (EXT_DBGSTAT).......................................................................................3300      |           |
| HSE GPR 0 (HSE_GPR0)...................................................................................................................                                                                                                                                                   |           |
| HSE GPR n (HSE_GPR1)...................................................................................................................                                                                                                                                                   | 3301 3302 |
| HSE GPR n (HSE_GPR2)...................................................................................................................                                                                                                                                                   | 3303      |
| HSE GPR n (HSE_GPR3 - HSE_GPR11)...........................................................................................                                                                                                                                                               | 3303      |
| 61 Field Analysis Mechanisms...........................................................3305                                                                                                                                                                                               |           |
| Chapter                                                                                                                                                                                                                                                                                   |           |
| 61.1 Introduction........................................................................................................................3305                                                                                                                                             |           |
| 61.2 Prerequisites......................................................................................................................3305                                                                                                                                              |           |
| 61.3 Infrastructural preparedness..............................................................................................3305 61.3.1 Key storage.........................................................................................................................3305       |           |
| 61.3.2 ADKP calculation and provisioning.....................................................................................                                                                                                                                                             | 3305      |
| 61.4 Field failure analysis..........................................................................................................3305                                                                                                                                                 |           |
| 61.5 CQC life cycle and retention..............................................................................................3305                                                                                                                                                       |           |
| Chapter 62 Messaging Unit (MU)....................................................................                                                                                                                                                                                        | 3307      |
| 62.1 Chip-specific MU information.............................................................................................3307                                                                                                                                                        |           |
| 62.1.1 Instances.............................................................................................................................3307                                                                                                                                         |           |
| 62.1.2 Register sets....................................................................................................................... 62.2 Overview............................................................................................................................3307 | 3307      |
| 62.2.1 Block diagram.....................................................................................................................                                                                                                                                                 | 3308      |

| 62.2.2 Features..............................................................................................................................3308                                                                                                                   |                                                                                                                           |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------|
| 62.3 Register definition..............................................................................................................3309                                                                                                                          |                                                                                                                           |
| 62.3.1 MU register descriptions.....................................................................................................                                                                                                                                | 3309                                                                                                                      |
| MU memory map.................................................................................................................................                                                                                                                      | 3309                                                                                                                      |
| Version ID (VER).................................................................................................................................                                                                                                                   | 3310                                                                                                                      |
| Parameter Register (PAR)...................................................................................................................3311                                                                                                                     |                                                                                                                           |
| Control Register (CR)..........................................................................................................................                                                                                                                     | 3312                                                                                                                      |
| Status Register (SR)............................................................................................................................3314                                                                                                                |                                                                                                                           |
| Core Control Register 0 (CCR0)..........................................................................................................3316                                                                                                                        |                                                                                                                           |
| Core Sticky Status Register 0 (CSSR0)...............................................................................................3317                                                                                                                            |                                                                                                                           |
| Flag Control Register (FCR)................................................................................................................                                                                                                                         | 3319                                                                                                                      |
| Flag Status Register (FSR)..................................................................................................................3320                                                                                                                    |                                                                                                                           |
| General-purpose Interrupt Enable Register (GIER).............................................................................3320                                                                                                                                   |                                                                                                                           |
| General-purpose Control Register (GCR)............................................................................................3321                                                                                                                              |                                                                                                                           |
| General-purpose Status Register (GSR).............................................................................................                                                                                                                                  | 3322                                                                                                                      |
| Transmit Control Register (TCR).........................................................................................................                                                                                                                            | 3323                                                                                                                      |
| Transmit Status Register (TSR)...........................................................................................................3324                                                                                                                       |                                                                                                                           |
| Receive Control Register (RCR)..........................................................................................................3325                                                                                                                        |                                                                                                                           |
| Receive Status Register (RSR)...........................................................................................................                                                                                                                            | 3326                                                                                                                      |
| Transmit Register (TR0 - TR15)..........................................................................................................                                                                                                                            | 3327                                                                                                                      |
| Receive Register (RR0 - RR15)...........................................................................................................3328                                                                                                                        |                                                                                                                           |
| 62.3.2 MU register descriptions.....................................................................................................                                                                                                                                | 3329                                                                                                                      |
| MU memory map.................................................................................................................................                                                                                                                      | 3329                                                                                                                      |
| Version ID (VER).................................................................................................................................                                                                                                                   | 3330                                                                                                                      |
| Parameter Register (PAR)...................................................................................................................3331                                                                                                                     |                                                                                                                           |
| Control Register (CR)..........................................................................................................................                                                                                                                     | 3332                                                                                                                      |
| Status Register (SR)............................................................................................................................3334                                                                                                                |                                                                                                                           |
| Core Control Register 0 (CCR0)..........................................................................................................3336                                                                                                                        |                                                                                                                           |
| Core Sticky Status Register 0 (CSSR0)...............................................................................................3337                                                                                                                            |                                                                                                                           |
| Flag Control Register (FCR)................................................................................................................                                                                                                                         | 3339                                                                                                                      |
| Flag Status Register (FSR)..................................................................................................................3340                                                                                                                    |                                                                                                                           |
| General-purpose Interrupt Enable Register (GIER).............................................................................3340                                                                                                                                   |                                                                                                                           |
| General-purpose Control Register (GCR)............................................................................................3341                                                                                                                              |                                                                                                                           |
| General-purpose Status Register (GSR).............................................................................................                                                                                                                                  | 3342                                                                                                                      |
| Transmit Control Register (TCR).........................................................................................................                                                                                                                            | 3343                                                                                                                      |
| Transmit Status Register (TSR)...........................................................................................................3344                                                                                                                       |                                                                                                                           |
| Receive Control Register (RCR)..........................................................................................................3345                                                                                                                        |                                                                                                                           |
| Receive Status Register (RSR)........................................................................................................... Transmit Register (TR0 -                                                                                                   | 3346 TR15).......................................................................................................... 3347 |
| Receive Register (RR0 - RR15)...........................................................................................................3348                                                                                                                        |                                                                                                                           |
| 62.4 Functional description........................................................................................................3349                                                                                                                             |                                                                                                                           |
| 62.4.1 Event update timing............................................................................................................                                                                                                                              | 3350                                                                                                                      |
| 62.4.2 Interrupts.............................................................................................................................3350                                                                                                                  |                                                                                                                           |
| 62.4.3 Resets.................................................................................................................................3351                                                                                                                  |                                                                                                                           |
| Asynchronous system reset.................................................................................................................3351                                                                                                                      |                                                                                                                           |
| MU software reset................................................................................................................................3351                                                                                                               |                                                                                                                           |
| 62.5 External signals.................................................................................................................3351 62.6                                                                                                                     |                                                                                                                           |
| Application information......................................................................................................3352 62.6.1 Messaging protocols using interrupts..................................................................................3352 |                                                                                                                           |
| 62.6.2 Messaging protocols using event interrupts........................................................................3353                                                                                                                                       |                                                                                                                           |
| 62.6.3 Exclusive access to shared memory...................................................................................3354                                                                                                                                     |                                                                                                                           |
| 62.6.4 Packet data transfers..........................................................................................................                                                                                                                              | 3355                                                                                                                      |
| 62.6.5 Freeing a processor from deadlock.....................................................................................3356                                                                                                                                   |                                                                                                                           |

| Chapter 63 On-Chip One Time Programmable (OCOTP) Controller...............3358                                                                                                                                                                                     |      |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|
| 63.1 Chip-specific OCOTP information.....................................................................................                                                                                                                                          | 3358 |
| 63.1.1 Double-bit ECC (DED) error for HSE_H..............................................................................3358                                                                                                                                      |      |
| 63.2 Overview............................................................................................................................3358                                                                                                                      |      |
| 63.2.1 Block diagram.....................................................................................................................                                                                                                                          | 3358 |
| 63.2.2 Features..............................................................................................................................3359                                                                                                                  |      |
| 63.3 Functional description........................................................................................................3359                                                                                                                            |      |
| 63.3.1 Operation............................................................................................................................                                                                                                                       | 3359 |
| Shadow register reload........................................................................................................................3359                                                                                                                 |      |
| Fuse values..........................................................................................................................................3359                                                                                                          |      |
| Fuse protection and overrides.............................................................................................................                                                                                                                         | 3360 |
| eFuse and shadow register read.........................................................................................................                                                                                                                            | 3360 |
| eFuse and shadow register writes.......................................................................................................                                                                                                                            | 3361 |
| 63.3.2 Mode of operations.............................................................................................................                                                                                                                             | 3362 |
| Stop mode of OCOTP controlled through input signal.........................................................................3362                                                                                                                                    |      |
| 63.3.3 Clocking..............................................................................................................................                                                                                                                      | 3362 |
| 63.3.4 Interrupts.............................................................................................................................3362                                                                                                                 |      |
| 63.3.5 Behavior during reset..........................................................................................................3362                                                                                                                         |      |
| 63.3.6 CRC (Polynomial CRC-32/MPEG-2) test............................................................................3362                                                                                                                                         |      |
| 63.3.7 Fuse ECC............................................................................................................................3363                                                                                                                    |      |
| 63.4 Memory maps/register definitions......................................................................................3363                                                                                                                                    |      |
| 63.4.1 OCOTP register descriptions..............................................................................................                                                                                                                                   | 3364 |
| OCOTP memory map..........................................................................................................................                                                                                                                         | 3364 |
| System master's control (CTRL_SYS).................................................................................................3365 System master's eFuse address for read or write operation (ADDR_SYS).........................................3367          |      |
| System master's eFuse write data (WRDATA_SYS)...........................................................................3367                                                                                                                                       |      |
| System master's eFuse read data (RDATA_SYS)...............................................................................3368                                                                                                                                     |      |
| FBXC control (CTRL_FBX)..................................................................................................................3369                                                                                                                      |      |
| eFuse region for CRC validation (CRC_RGN_SYS)............................................................................3370                                                                                                                                      |      |
| Pre-calculated CRC eFuse address for comparison (CRC_ADDR_SYS)...........................................                                                                                                                                                          | 3371 |
| CRC calculated from the eFuses (CRC_VALUE_SYS).......................................................................                                                                                                                                              | 3372 |
| General purpose (GPR0 - GPR1)........................................................................................................3373                                                                                                                          |      |
| System master's access status (STATUS_SYS).................................................................................3373 OCOTP design version (VERSION).................................................................................................... | 3375 |
| ECC status for single-bit ECC error (SEC0)........................................................................................                                                                                                                                 | 3376 |
| ECC status for single-bit ECC error (SEC1)........................................................................................                                                                                                                                 | 3380 |
| ECC status for single-bit ECC error (SEC2)........................................................................................                                                                                                                                 | 3385 |
| ECC status for single-bit ECC error (SEC3)........................................................................................                                                                                                                                 | 3390 |
| ECC status for double-bit ECC error (DED0).......................................................................................3391                                                                                                                              |      |
| ECC status for double-bit ECC error (DED1).......................................................................................3396                                                                                                                              |      |
| ECC status for double-bit ECC error (DED2).......................................................................................3400                                                                                                                              |      |
| ECC status for double-bit ECC error (DED3).......................................................................................3405                                                                                                                              |      |
| ECC error injector (ERR_INJCTR).......................................................................................................3406                                                                                                                         |      |
| Shadow (SHADOWS0 - SHADOWS102)............................................................................................                                                                                                                                         | 3407 |
| Shadow (SHADOWS103 - SHADOWS127)........................................................................................                                                                                                                                           | 3408 |
| Chapter 64 Fusebox Controller (FBXC)...........................................................3410                                                                                                                                                                |      |
| 64.1 Introduction........................................................................................................................3410                                                                                                                      |      |
| 64.1.1 Overview.............................................................................................................................                                                                                                                       | 3410 |
| 64.1.2 Features..............................................................................................................................3410                                                                                                                  |      |
| Chapter 65 Safety............................................................................................3412                                                                                                                                                  |      |
| 65.1 Introduction........................................................................................................................3412                                                                                                                      |      |

| Chapter 66 Error Reporting Module (ERM).....................................................                                                                                                                                                                    | 3413      |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|
| 66.1 Chip-specific ERM information..........................................................................................3413                                                                                                                                |           |
| 66.1.1 Instances and supported channels.....................................................................................                                                                                                                                    | 3413      |
| 66.1.2 Memory error event sources and captured information......................................................                                                                                                                                                | 3413      |
| 66.1.3 Over-reported single-bit ECC errors for QuadSPI accesses...............................................3416                                                                                                                                              |           |
| 66.2 ERM_PFE, ERM_LLCE, and ERM_Standby_RAM instances...........................................3417                                                                                                                                                            |           |
| 66.2.1 Instances and numbers of channels...................................................................................                                                                                                                                     | 3417      |
| 66.2.2 Memory error event sources and captured information......................................................                                                                                                                                                | 3417      |
| 66.3 Overview............................................................................................................................3432                                                                                                                   |           |
| 66.3.1 Features..............................................................................................................................3432                                                                                                               |           |
| 66.3.2 Block diagram.....................................................................................................................                                                                                                                       | 3433      |
| 66.4 ERM_CPU0 register descriptions......................................................................................3433                                                                                                                                   |           |
| 66.4.1 ERM_CPU0 memory map...................................................................................................3434                                                                                                                               |           |
| 66.4.2 ERM Configuration Register 0 (CR0)..................................................................................3434                                                                                                                                 |           |
| 66.4.3 ERM Status Register 0 (SR0).............................................................................................                                                                                                                                 | 3437      |
| 66.4.4 ERM Memory a Error Address Register (EAR0 - EAR1)....................................................                                                                                                                                                    | 3440      |
| 66.4.5 ERM Memory a Syndrome Register (SYN0 - SYN1)..........................................................3441                                                                                                                                               |           |
| 66.4.6 ERM Memory a Correctable Error Count Register (CORR_ERR_CNT0 - CORR_ERR_CNT5)..................................................................................................................3442                                                      |           |
| 66.5 ERM_CPU1 register descriptions......................................................................................3443                                                                                                                                   |           |
| 66.5.1 ERM_CPU1 memory map...................................................................................................3444                                                                                                                               |           |
| 66.5.2 ERM Configuration Register 0 (CR0)..................................................................................3444                                                                                                                                 |           |
| 66.5.3 ERM Status Register 0 (SR0).............................................................................................                                                                                                                                 | 3447      |
| 66.5.4 ERM Memory a Error Address Register (EAR0 - EAR1)....................................................                                                                                                                                                    | 3450      |
| 66.5.5 ERM Memory a Syndrome Register (SYN0 - SYN1)..........................................................3451                                                                                                                                               |           |
| 66.5.6 ERM Memory a Correctable Error Count Register (CORR_ERR_CNT0 -                                                                                                                                                                                           |           |
| CORR_ERR_CNT5)..................................................................................................................3452                                                                                                                            |           |
| 66.6 ERM_CPU2 register descriptions......................................................................................3453                                                                                                                                   |           |
| 66.6.1 ERM_CPU2 memory map...................................................................................................3454                                                                                                                               |           |
| 66.6.2 ERM Configuration Register 0 (CR0)..................................................................................3454                                                                                                                                 |           |
| 66.6.3 ERM Status Register 0 (SR0).............................................................................................                                                                                                                                 | 3457      |
| 66.6.4 ERM Memory a Error Address Register (EAR0 - EAR1)....................................................                                                                                                                                                    | 3460      |
| 66.6.5 ERM Memory a Syndrome Register (SYN0 - SYN1)..........................................................3461                                                                                                                                               |           |
| 66.6.6 ERM Memory a Correctable Error Count Register (CORR_ERR_CNT0 - CORR_ERR_CNT5)..................................................................................................................3462                                                      |           |
| 66.7 ERM_PER register descriptions........................................................................................3463                                                                                                                                  |           |
| 66.7.1 ERM_PER memory map.....................................................................................................3464                                                                                                                              |           |
| 66.7.2 ERM Configuration Register 0 (CR0)..................................................................................3465                                                                                                                                 |           |
| 66.7.3 ERM Configuration Register 1 (CR1)..................................................................................3467                                                                                                                                 |           |
| 66.7.4 ERM Status Register 0 (SR0).............................................................................................                                                                                                                                 | 3470      |
| 66.7.5 ERM Status Register 1 (SR1).............................................................................................                                                                                                                                 | 3474      |
| 66.7.6 ERM Memory a Error Address Register (EAR0 - EAR9)....................................................                                                                                                                                                    | 3476      |
| 66.7.7 ERM Memory a Correctable Error Count Register (CORR_ERR_CNT0 - CORR_ERR_CNT9)..................................................................................................................3477                                                      |           |
| 66.7.8 ERM Memory a Syndrome Register (SYN8 - SYN9)..........................................................3478 66.8 descriptions.......................................................................................3479                                  |           |
| ERM_PFE0 register                                                                                                                                                                                                                                               |           |
| 66.8.1 ERM_PFE0 memory map...................................................................................................                                                                                                                                   | 3479      |
| 66.8.2 ERM Configuration Register 0 (CR0)..................................................................................3481                                                                                                                                 |           |
| 66.8.3 ERM Configuration Register 1 (CR1)..................................................................................3484 66.8.4 ERM Status Register 0 (SR0)............................................................................................. | 3486      |
| 66.8.5 ERM Status Register 1 (SR1).............................................................................................                                                                                                                                 | 3490 3492 |
| 66.8.6 ERM Memory a Error Address Register (EAR0 - EAR10)..................................................                                                                                                                                                     |           |
| 66.8.7 ERM Memory a Syndrome Register (SYN0 - SYN10)........................................................3493                                                                                                                                                |           |

## 66.8.8 ERM Memory a Correctable Error Count Register (CORR\_ERR\_CNT0 -

| CORR_ERR_CNT10)................................................................................................................3494                                                                                                                           |                                                                                                                                                                                     |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 66.9 ERM_PFE1 register descriptions.......................................................................................3495                                                                                                                                |                                                                                                                                                                                     |
| 66.9.1 ERM_PFE1 memory map...................................................................................................                                                                                                                                 | 3496                                                                                                                                                                                |
| 66.9.2 ERM Configuration Register 0                                                                                                                                                                                                                           | (CR0)..................................................................................3498                                                                                         |
| 66.9.3 ERM Configuration Register 1                                                                                                                                                                                                                           | (CR1)..................................................................................3500                                                                                         |
| 66.9.4 ERM Status Register 0 (SR0).............................................................................................                                                                                                                               | 3503                                                                                                                                                                                |
| 66.9.5 ERM Status Register 1 (SR1).............................................................................................                                                                                                                               | 3507                                                                                                                                                                                |
| 66.9.6 ERM Memory a Error Address Register (EAR0 - EAR12)..................................................                                                                                                                                                   | 3510                                                                                                                                                                                |
| 66.9.7 ERM Memory a Syndrome Register (SYN0 - SYN12)........................................................3511                                                                                                                                              |                                                                                                                                                                                     |
| 66.9.8 ERM Memory a Correctable Error Count Register (CORR_ERR_CNT0 - CORR_ERR_CNT12)................................................................................................................3511                                                     |                                                                                                                                                                                     |
| 66.10 ERM_PFE10 register descriptions...................................................................................3513                                                                                                                                  |                                                                                                                                                                                     |
| 66.10.1 ERM_PFE10 memory map...............................................................................................                                                                                                                                   | 3513                                                                                                                                                                                |
| 66.10.2 ERM Configuration Register 0 (CR0)................................................................................3515                                                                                                                                |                                                                                                                                                                                     |
| 66.10.3 ERM Configuration Register 1 (CR1)................................................................................3518                                                                                                                                |                                                                                                                                                                                     |
| 66.10.4 ERM Status Register 0 (SR0)...........................................................................................                                                                                                                                | 3521                                                                                                                                                                                |
| 66.10.5 ERM Status Register 1 (SR1)...........................................................................................                                                                                                                                | 3524                                                                                                                                                                                |
| 66.10.6 ERM Memory a Error Address Register (EAR0 - EAR12)................................................                                                                                                                                                    | 3527                                                                                                                                                                                |
| 66.10.7 ERM Memory a Syndrome Register (SYN0 - SYN12)......................................................3528                                                                                                                                               |                                                                                                                                                                                     |
| 66.10.8 ERM Memory a Correctable Error Count Register (CORR_ERR_CNT0 - CORR_ERR_CNT12)................................................................................................................3529                                                    |                                                                                                                                                                                     |
| 66.11 ERM_PFE11 register descriptions...................................................................................3530                                                                                                                                  |                                                                                                                                                                                     |
| 66.11.1 ERM_PFE11 memory map...............................................................................................                                                                                                                                   | 3531                                                                                                                                                                                |
| 66.11.2 ERM Configuration Register 0 (CR0)................................................................................3534                                                                                                                                |                                                                                                                                                                                     |
| 66.11.3 ERM Configuration Register 1 (CR1)................................................................................3537 66.11.4 ERM Configuration Register 2 (CR2)................................................................................3540 |                                                                                                                                                                                     |
| 66.11.5 ERM Status Register 0 (SR0)...........................................................................................                                                                                                                                | 3542                                                                                                                                                                                |
| 66.11.6 ERM Status Register 1                                                                                                                                                                                                                                 | 3546                                                                                                                                                                                |
| (SR1)...........................................................................................                                                                                                                                                              | 3550                                                                                                                                                                                |
| 66.11.7 ERM Status Register 2 (SR2)...........................................................................................                                                                                                                                | 3554                                                                                                                                                                                |
| 66.11.8 ERM Memory a Error Address Register (EAR0 - EAR23)................................................ 66.11.9 ERM Memory a Syndrome Register (SYN0 -                                                                                                     | SYN23)......................................................3555                                                                                                                    |
| 66.11.10 ERM Memory a Correctable Error Count Register (CORR_ERR_CNT0 -                                                                                                                                                                                       |                                                                                                                                                                                     |
| CORR_ERR_CNT23)................................................................................................................3556                                                                                                                           |                                                                                                                                                                                     |
| 66.12 ERM_PFE12 register descriptions...................................................................................3558 66.12.1 ERM_PFE12 memory map...............................................................................................      | 3558                                                                                                                                                                                |
| 66.12.2 ERM Configuration Register 0 (CR0)................................................................................3561                                                                                                                                |                                                                                                                                                                                     |
| 66.12.3 ERM Configuration Register 1 (CR1)................................................................................3564 (CR2)................................................................................3566                                      |                                                                                                                                                                                     |
| 66.12.4 ERM Configuration Register 2 66.12.5 ERM Status Register 0 (SR0)...........................................................................................                                                                                           | 3569                                                                                                                                                                                |
| 66.12.6 ERM Status Register 1 (SR1)...........................................................................................                                                                                                                                | 3573                                                                                                                                                                                |
| 66.12.7 ERM Status Register 2 (SR2)...........................................................................................                                                                                                                                | 3576                                                                                                                                                                                |
| 66.12.8 ERM Memory a Error Address Register (EAR0 - EAR16)................................................                                                                                                                                                    | 3578                                                                                                                                                                                |
| 66.12.9 ERM Memory a Syndrome Register (SYN0 - SYN16)......................................................3579                                                                                                                                               |                                                                                                                                                                                     |
| 66.12.10 ERM Memory a Correctable Error Count Register (CORR_ERR_CNT0 - CORR_ERR_CNT16)................................................................................................................3580                                                   |                                                                                                                                                                                     |
| 66.13 ERM_PFE13 register descriptions...................................................................................3581 map...............................................................................................                               |                                                                                                                                                                                     |
| 66.13.1 ERM_PFE13 memory                                                                                                                                                                                                                                      | 3582                                                                                                                                                                                |
| 66.13.2 ERM Configuration Register 0                                                                                                                                                                                                                          | (CR0)................................................................................3584                                                                                           |
| 66.13.3 ERM Configuration Register 1                                                                                                                                                                                                                          | (CR1)................................................................................3587 (CR2)................................................................................3590 |
| 66.13.4 ERM Configuration Register 2 66.13.5 ERM Status Register 0 (SR0)...........................................................................................                                                                                           | 3592                                                                                                                                                                                |
| 66.13.6 ERM Status Register 1                                                                                                                                                                                                                                 | 3596                                                                                                                                                                                |
| (SR1)........................................................................................... 66.13.7 ERM Status Register 2 (SR2)...........................................................................................                               | 3600                                                                                                                                                                                |
| 66.13.8 ERM Memory a Error Address Register (EAR0 - EAR17)................................................                                                                                                                                                    | 3602                                                                                                                                                                                |

| 66.13.9 ERM Memory a Syndrome Register (SYN0 - SYN17)......................................................3603                                                                                                                                               |                                                                                                                                     |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|
| 66.13.10 ERM Memory a Correctable Error Count Register (CORR_ERR_CNT0 - CORR_ERR_CNT17)................................................................................................................3604                                                   |                                                                                                                                     |
| 66.14 ERM_PFE14 register descriptions...................................................................................3605                                                                                                                                  |                                                                                                                                     |
| 66.14.1 ERM_PFE14 memory map...............................................................................................                                                                                                                                   | 3606                                                                                                                                |
| 66.14.2 ERM Configuration Register 0 (CR0)................................................................................3607                                                                                                                                |                                                                                                                                     |
| 66.14.3 ERM Configuration Register 1 (CR1)................................................................................3610                                                                                                                                |                                                                                                                                     |
| 66.14.4 ERM Status Register 0 (SR0)...........................................................................................                                                                                                                                | 3613                                                                                                                                |
| 66.14.5 ERM Status Register 1 (SR1)...........................................................................................                                                                                                                                | 3616                                                                                                                                |
| 66.14.6 ERM Memory a Error Address Register (EAR0 - EAR12)................................................                                                                                                                                                    | 3619                                                                                                                                |
| 66.14.7 ERM Memory a Syndrome Register (SYN0 - SYN12)......................................................3620                                                                                                                                               |                                                                                                                                     |
| 66.14.8 ERM Memory a Correctable Error Count Register (CORR_ERR_CNT0 - CORR_ERR_CNT12)................................................................................................................3621                                                    |                                                                                                                                     |
| 66.15 ERM_PFE15 register descriptions...................................................................................3622                                                                                                                                  |                                                                                                                                     |
| 66.15.1 ERM_PFE15 memory map...............................................................................................                                                                                                                                   | 3623                                                                                                                                |
| 66.15.2 ERM Configuration Register 0 (CR0)................................................................................3625                                                                                                                                |                                                                                                                                     |
| 66.15.3 ERM Configuration Register 1 (CR1)................................................................................3627                                                                                                                                |                                                                                                                                     |
| 66.15.4 ERM Status Register 0 (SR0)...........................................................................................                                                                                                                                | 3630                                                                                                                                |
| 66.15.5 ERM Status Register 1 (SR1)...........................................................................................                                                                                                                                | 3634                                                                                                                                |
| 66.15.6 ERM Memory a Error Address Register (EAR0 - EAR12)................................................                                                                                                                                                    | 3637                                                                                                                                |
| 66.15.7 ERM Memory a Syndrome Register (SYN0 - SYN12)......................................................3638                                                                                                                                               |                                                                                                                                     |
| 66.15.8 ERM Memory a Correctable Error Count Register (CORR_ERR_CNT0 - CORR_ERR_CNT12)................................................................................................................3638                                                    |                                                                                                                                     |
| 66.16 ERM_PFE2 register descriptions.....................................................................................3640                                                                                                                                 |                                                                                                                                     |
| 66.16.1 ERM_PFE2 memory map.................................................................................................                                                                                                                                  | 3640                                                                                                                                |
| 66.16.2 ERM Configuration Register 0 (CR0)................................................................................3643                                                                                                                                |                                                                                                                                     |
| 66.16.3 ERM Configuration Register 1 (CR1)................................................................................3646                                                                                                                                |                                                                                                                                     |
| 66.16.4 ERM Configuration Register 2 (CR2)................................................................................3648                                                                                                                                |                                                                                                                                     |
| 66.16.5 ERM Status Register 0 (SR0)...........................................................................................                                                                                                                                | 3651                                                                                                                                |
| 66.16.6 ERM Status Register 1 (SR1)...........................................................................................                                                                                                                                | 3655                                                                                                                                |
| 66.16.7 ERM Status Register 2 (SR2)...........................................................................................                                                                                                                                | 3658                                                                                                                                |
| 66.16.8 ERM Memory a Error Address Register (EAR0 - EAR16)................................................                                                                                                                                                    | 3660                                                                                                                                |
| 66.16.9 ERM Memory a Syndrome Register (SYN0 - SYN16)......................................................3661 66.16.10 ERM Memory a Correctable Error Count Register (CORR_ERR_CNT0 -                                                                       | CORR_ERR_CNT16)................................................................................................................3662 |
| 66.17 ERM_PFE3 register descriptions.....................................................................................3663                                                                                                                                 |                                                                                                                                     |
| 66.17.1 ERM_PFE3 memory map.................................................................................................                                                                                                                                  | 3664                                                                                                                                |
| 66.17.2 ERM Configuration Register 0 (CR0)................................................................................3666                                                                                                                                |                                                                                                                                     |
| 66.17.3 ERM Configuration Register 1 (CR1)................................................................................3669                                                                                                                                |                                                                                                                                     |
| 66.17.4 ERM Configuration Register 2 (CR2)................................................................................3672                                                                                                                                |                                                                                                                                     |
| 66.17.5 ERM Status Register 0 (SR0)...........................................................................................                                                                                                                                | 3674                                                                                                                                |
| 66.17.6 ERM Status Register 1 (SR1)...........................................................................................                                                                                                                                | 3678                                                                                                                                |
| 66.17.7 ERM Status Register 2 (SR2)........................................................................................... 66.17.8 ERM Memory a Error Address Register (EAR0 - EAR16)................................................                     | 3682                                                                                                                                |
| 66.17.9 ERM Memory a Syndrome Register (SYN0 - SYN16)......................................................3684                                                                                                                                               | 3683                                                                                                                                |
| 66.17.10 ERM Memory a Correctable Error Count Register (CORR_ERR_CNT0 -                                                                                                                                                                                       |                                                                                                                                     |
| CORR_ERR_CNT16)................................................................................................................3685                                                                                                                           |                                                                                                                                     |
| 66.18 ERM_PFE4 register descriptions.....................................................................................3687                                                                                                                                 |                                                                                                                                     |
| 66.18.1 ERM_PFE4 memory map.................................................................................................                                                                                                                                  | 3687                                                                                                                                |
| 66.18.2 ERM Configuration Register 0 (CR0)................................................................................3689                                                                                                                                |                                                                                                                                     |
| 66.18.3 ERM Configuration Register 1 (CR1)................................................................................3692                                                                                                                                |                                                                                                                                     |
| 66.18.4 ERM Configuration Register 2 (CR2)................................................................................3695                                                                                                                                |                                                                                                                                     |
| 66.18.5 ERM Status Register 0 (SR0)...........................................................................................                                                                                                                                | 3697                                                                                                                                |
| 66.18.6 ERM Status Register 1 (SR1)........................................................................................... 66.18.7 ERM Status Register 2 (SR2)........................................................................................... | 3701 3705                                                                                                                           |

| 66.18.8 ERM Memory a Error Address Register (EAR0 - EAR16)................................................                                                                                                                                                 | 3707                                                                                                                                |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|
| 66.18.9 ERM Memory a Syndrome Register (SYN0 - SYN16)......................................................3708                                                                                                                                            |                                                                                                                                     |
| 66.18.10 ERM Memory a Correctable Error Count Register (CORR_ERR_CNT0 - CORR_ERR_CNT16)................................................................................................................3709                                                |                                                                                                                                     |
| 66.19 ERM_PFE5 register descriptions.....................................................................................3710                                                                                                                              |                                                                                                                                     |
| 66.19.1 ERM_PFE5 memory map.................................................................................................                                                                                                                               | 3711                                                                                                                                |
| 66.19.2 ERM Configuration Register 0 (CR0)................................................................................3713                                                                                                                             |                                                                                                                                     |
| 66.19.3 ERM Configuration Register 1 (CR1)................................................................................3716                                                                                                                             |                                                                                                                                     |
| 66.19.4 ERM Configuration Register 2 (CR2)................................................................................3719                                                                                                                             |                                                                                                                                     |
| 66.19.5 ERM Status Register 0 (SR0)...........................................................................................                                                                                                                             | 3721                                                                                                                                |
| 66.19.6 ERM Status Register 1 (SR1)...........................................................................................                                                                                                                             | 3725                                                                                                                                |
| 66.19.7 ERM Status Register 2 (SR2)...........................................................................................                                                                                                                             | 3729                                                                                                                                |
| 66.19.8 ERM Memory a Error Address Register (EAR0 - EAR16)................................................                                                                                                                                                 | 3730                                                                                                                                |
| 66.19.9 ERM Memory a Syndrome Register (SYN0 - SYN16)......................................................3731 -                                                                                                                                          |                                                                                                                                     |
| 66.19.10 ERM Memory a Correctable Error Count Register (CORR_ERR_CNT0 CORR_ERR_CNT16)................................................................................................................3732                                                  |                                                                                                                                     |
| 66.20 ERM_PFE6 register descriptions.....................................................................................3734                                                                                                                              |                                                                                                                                     |
| 66.20.1 ERM_PFE6 memory map.................................................................................................                                                                                                                               | 3734                                                                                                                                |
| 66.20.2 ERM Configuration Register 0 (CR0)................................................................................3736                                                                                                                             |                                                                                                                                     |
| 66.20.3 ERM Configuration Register 1 (CR1)................................................................................3739                                                                                                                             |                                                                                                                                     |
| 66.20.4 ERM Configuration Register 2 (CR2)................................................................................3742                                                                                                                             |                                                                                                                                     |
| 66.20.5 ERM Status Register 0 (SR0)...........................................................................................                                                                                                                             | 3744                                                                                                                                |
| 66.20.6 ERM Status Register 1 (SR1)...........................................................................................                                                                                                                             | 3748                                                                                                                                |
| 66.20.7 ERM Status Register 2 (SR2)...........................................................................................                                                                                                                             | 3752                                                                                                                                |
| 66.20.8 ERM Memory a Error Address Register (EAR0 - EAR16)................................................                                                                                                                                                 | 3754                                                                                                                                |
| 66.20.9 ERM Memory a Syndrome Register (SYN0 - SYN16)......................................................3755 66.20.10 ERM Memory a Correctable Error Count Register (CORR_ERR_CNT0 -                                                                    | CORR_ERR_CNT16)................................................................................................................3756 |
| 66.21 ERM_PFE7 register descriptions.....................................................................................3757                                                                                                                              |                                                                                                                                     |
| 66.21.1 ERM_PFE7 memory map.................................................................................................                                                                                                                               | 3758                                                                                                                                |
| 66.21.2 ERM Configuration Register 0 (CR0)................................................................................3760                                                                                                                             |                                                                                                                                     |
| 66.21.3 ERM Configuration Register 1 (CR1)................................................................................3763                                                                                                                             |                                                                                                                                     |
| 66.21.4 ERM Configuration Register 2 (CR2)................................................................................3766                                                                                                                             |                                                                                                                                     |
| 66.21.5 ERM Status Register 0 (SR0)...........................................................................................                                                                                                                             | 3768                                                                                                                                |
| 66.21.6 ERM Status Register 1 (SR1)...........................................................................................                                                                                                                             | 3772                                                                                                                                |
| 66.21.7 ERM Status Register 2 (SR2)...........................................................................................                                                                                                                             | 3776                                                                                                                                |
| 66.21.8 ERM Memory a Error Address Register (EAR0 - EAR16)................................................                                                                                                                                                 | 3777                                                                                                                                |
| 66.21.9 ERM Memory a Syndrome Register (SYN0 - SYN16)......................................................3778                                                                                                                                            |                                                                                                                                     |
| 66.21.10 ERM Memory a Correctable Error Count Register (CORR_ERR_CNT0 - CORR_ERR_CNT16)................................................................................................................3779                                                |                                                                                                                                     |
| 66.22 ERM_PFE8 register descriptions.....................................................................................3781 map.................................................................................................                         |                                                                                                                                     |
| 66.22.1 ERM_PFE8 memory                                                                                                                                                                                                                                    | 3781 (CR0)................................................................................3783                                      |
| 66.22.2 ERM Configuration Register 0 66.22.3 ERM Configuration Register 1 (CR1)................................................................................3786                                                                                        |                                                                                                                                     |
| 66.22.4 ERM Configuration Register 2 (CR2)................................................................................3789                                                                                                                             |                                                                                                                                     |
| 66.22.5 ERM Status Register 0 (SR0)...........................................................................................                                                                                                                             | 3791                                                                                                                                |
| 66.22.6 ERM Status Register 1 (SR1)...........................................................................................                                                                                                                             | 3795                                                                                                                                |
| 66.22.7 ERM Status Register 2 (SR2)...........................................................................................                                                                                                                             | 3799                                                                                                                                |
| 66.22.8 ERM Memory a Error Address Register (EAR0 - EAR16)................................................                                                                                                                                                 | 3801                                                                                                                                |
| 66.22.9 ERM Memory a Syndrome Register (SYN0 - SYN16)......................................................3802 66.22.10 ERM Memory a Correctable Error Count Register (CORR_ERR_CNT0 -                                                                    |                                                                                                                                     |
| CORR_ERR_CNT16)................................................................................................................3803                                                                                                                        |                                                                                                                                     |
| 66.23 ERM_PFE9 register descriptions.....................................................................................3804 66.23.1 ERM_PFE9 memory map................................................................................................. | 3805                                                                                                                                |
| (CR0)................................................................................3807                                                                                                                                                                  |                                                                                                                                     |
| 66.23.2 ERM Configuration Register 0                                                                                                                                                                                                                       |                                                                                                                                     |

| 66.23.3 ERM Configuration Register 1                                                                                                                                                                                                                                            | (CR1)................................................................................3810   |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------|
| 66.23.4 ERM Configuration Register 2 (CR2)................................................................................3813                                                                                                                                                  |                                                                                             |
| 66.23.5 ERM Status Register 0 (SR0)...........................................................................................                                                                                                                                                  | 3815                                                                                        |
| 66.23.6 ERM Status Register 1 (SR1)...........................................................................................                                                                                                                                                  | 3819                                                                                        |
| 66.23.7 ERM Status Register 2 (SR2)...........................................................................................                                                                                                                                                  | 3823                                                                                        |
| 66.23.8 ERM Memory a Error Address Register (EAR0 - EAR16)................................................                                                                                                                                                                      | 3824                                                                                        |
| 66.23.9 ERM Memory a Syndrome Register (SYN0 - SYN16)......................................................3825                                                                                                                                                                 |                                                                                             |
| 66.23.10 ERM Memory a Correctable Error Count Register (CORR_ERR_CNT0 - CORR_ERR_CNT16)................................................................................................................3826                                                                     |                                                                                             |
| 66.24 ERM_STDBY_SRAM register descriptions.....................................................................                                                                                                                                                                 | 3828                                                                                        |
| 66.24.1 ERM_STDBY_SRAM memory map..................................................................................                                                                                                                                                             | 3828                                                                                        |
| 66.24.2 ERM Configuration Register 0 (CR0)................................................................................3828                                                                                                                                                  |                                                                                             |
| 66.24.3 ERM Status Register 0 (SR0)...........................................................................................                                                                                                                                                  | 3831                                                                                        |
| 66.24.4 ERM Memory 0 Error Address Register (EAR0)...............................................................3832                                                                                                                                                           |                                                                                             |
| 66.24.5 ERM Memory 0 Syndrome Register (SYN0).....................................................................3833                                                                                                                                                          |                                                                                             |
| 66.24.6 ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0).........................3834                                                                                                                                                                              |                                                                                             |
| 66.25 ERM_eDMA0 register descriptions..................................................................................3835                                                                                                                                                     |                                                                                             |
| 66.25.1 ERM_eDMA0 memory map..............................................................................................                                                                                                                                                      | 3835                                                                                        |
| 66.25.2 ERM Configuration Register 0 (CR0)................................................................................3836                                                                                                                                                  |                                                                                             |
| 66.25.3 ERM Status Register 0 (SR0)...........................................................................................                                                                                                                                                  | 3838                                                                                        |
| 66.25.4 ERM Memory 0 Error Address Register (EAR0)...............................................................3839                                                                                                                                                           |                                                                                             |
| 66.25.5 ERM Memory 0 Syndrome Register (SYN0).....................................................................3840                                                                                                                                                          |                                                                                             |
| 66.25.6 ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0).........................3841                                                                                                                                                                              |                                                                                             |
| 66.26 ERM_eDMA1 register descriptions..................................................................................3842                                                                                                                                                     |                                                                                             |
| 66.26.1 ERM_eDMA1 memory map..............................................................................................                                                                                                                                                      | 3843                                                                                        |
| 66.26.2 ERM Configuration Register 0 (CR0)................................................................................3843                                                                                                                                                  |                                                                                             |
| 66.26.3 ERM Status Register 0 (SR0)...........................................................................................                                                                                                                                                  | 3845                                                                                        |
| 66.26.4 ERM Memory 0 Error Address Register (EAR0)...............................................................3847                                                                                                                                                           |                                                                                             |
| 66.26.5 ERM Memory 0 Syndrome Register (SYN0).....................................................................3848                                                                                                                                                          |                                                                                             |
| 66.26.6 ERM Memory 0 Correctable Error Count Register (CORR_ERR_CNT0).........................3848                                                                                                                                                                              |                                                                                             |
| 66.27 ERM register descriptions...............................................................................................                                                                                                                                                  | 3849 3850                                                                                   |
| 66.27.1 ERM memory map............................................................................................................ 66.27.2 ERM Configuration Register 0 (CR0)................................................................................3851               |                                                                                             |
| 66.27.3 ERM Configuration Register 1 (CR1)................................................................................3854                                                                                                                                                  |                                                                                             |
| 66.27.4 ERM Status Register 0 (SR0)...........................................................................................                                                                                                                                                  | 3856                                                                                        |
| 66.27.5 ERM Status Register 1 (SR1)...........................................................................................                                                                                                                                                  | 3860                                                                                        |
| 66.27.6 ERM Memory a Error Address Register (EAR0 - EAR6)..................................................                                                                                                                                                                     | 3862                                                                                        |
| 66.27.7 ERM Memory a Syndrome Register (SYN0 - SYN6)........................................................3863                                                                                                                                                                |                                                                                             |
| 66.27.8 ERM Memory a Correctable Error Count Register (CORR_ERR_CNT0 - CORR_ERR_CNT8)..................................................................................................................3864                                                                     |                                                                                             |
| 66.28 Functional description......................................................................................................3865                                                                                                                                          |                                                                                             |
| 66.28.1 Single-bit correction events...............................................................................................3865                                                                                                                                         |                                                                                             |
| 66.28.2 Non-correctable error events............................................................................................ 66.29 Initialization......................................................................................................................3866 | 3865                                                                                        |
| 66.30                                                                                                                                                                                                                                                                           | 3866                                                                                        |
| Glossary..........................................................................................................................                                                                                                                                              |                                                                                             |
| (FCCU).....................................3867                                                                                                                                                                                                                                 | (FCCU).....................................3867                                             |
| Chapter 67 Fault Collection and Control Unit                                                                                                                                                                                                                                    |                                                                                             |
| 67.1 Chip-specific FCCU information........................................................................................3867                                                                                                                                                 |                                                                                             |
| 67.1.1 Chip-boundary FCCU signals.............................................................................................                                                                                                                                                  | 3867                                                                                        |
| 67.1.2 Fault mapping ....................................................................................................................                                                                                                                                       | 3867                                                                                        |
| 67.1.3 Clock frequency..................................................................................................................                                                                                                                                        | 3867                                                                                        |
| 67.1.4 Single fault signal flow.........................................................................................................3868 67.1.5 FOSU timer                                                                                                                  |                                                                                             |
| interval.............................................................................................................3869 67.1.6 Supported internal chip reactions........................................................................................3869                  |                                                                                             |

| 67.1.7 Supported FCCU EOUT fault output modes                                                                                                                                                                                                                                                      | (protocols).....................................................3869   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------|
| 67.1.8 Recommended reaction for the fault NCF[21] NoC Mission_Fault_0..................................3869                                                                                                                                                                                        |                                                                        |
| 67.1.9 NCFs reaction restriction.....................................................................................................3869                                                                                                                                                          |                                                                        |
| 67.1.10 Clearing FCCU faults........................................................................................................                                                                                                                                                               | 3869                                                                   |
| 67.2                                                                                                                                                                                                                                                                                               |                                                                        |
| Overview............................................................................................................................3870 67.2.1 Block diagram.....................................................................................................................                 | 3870                                                                   |
| 67.2.2 Features..............................................................................................................................3871                                                                                                                                                  |                                                                        |
| 67.3 Functional description........................................................................................................3872                                                                                                                                                            |                                                                        |
| 67.3.1 Definitions...........................................................................................................................                                                                                                                                                      | 3872                                                                   |
| 67.3.2 FSM description..................................................................................................................                                                                                                                                                           | 3872                                                                   |
| 67.3.3 Fault priority scheme and nesting.......................................................................................                                                                                                                                                                    | 3873                                                                   |
| 67.3.4 Fault recovery.....................................................................................................................                                                                                                                                                         | 3874                                                                   |
| 67.3.5 EOUT interface...................................................................................................................                                                                                                                                                           | 3876                                                                   |
| Bi-Stable protocol.................................................................................................................................3877                                                                                                                                            |                                                                        |
| 67.3.6 Modes of operation.............................................................................................................                                                                                                                                                             | 3878                                                                   |
| Put FCCU in the NORMAL state..........................................................................................................3878                                                                                                                                                         |                                                                        |
| Manage faults......................................................................................................................................                                                                                                                                                | 3879                                                                   |
| Run operations.....................................................................................................................................3880 FOSU..................................................................................................................................     |                                                                        |
| 67.3.7                                                                                                                                                                                                                                                                                             | 3880                                                                   |
| 67.3.8 Clocking..............................................................................................................................                                                                                                                                                      | 3881                                                                   |
| 67.3.9 Interrupts.............................................................................................................................3881                                                                                                                                                 |                                                                        |
| 67.4 External signals.................................................................................................................3882                                                                                                                                                         |                                                                        |
| 67.5 Initialization........................................................................................................................3883                                                                                                                                                    |                                                                        |
| 67.5.1 Prepare FCCU for configuration..........................................................................................3883                                                                                                                                                                |                                                                        |
| Introduction..........................................................................................................................................                                                                                                                                             | 3883                                                                   |
| About preparing FCCU for configuration..............................................................................................3883                                                                                                                                                           |                                                                        |
| Configure the CONFIG state................................................................................................................3884                                                                                                                                                     |                                                                        |
| Put FCCU in the CONFIG state...........................................................................................................3884                                                                                                                                                        |                                                                        |
| 67.5.2 Configure FCCU..................................................................................................................3884 Introduction.......................................................................................................................................... | 3884                                                                   |
| About configuring FCCU......................................................................................................................3884 Configure the non-critical fault channels..............................................................................................3884       |                                                                        |
| Application information .....................................................................................................3885                                                                                                                                                                  |                                                                        |
| 67.6                                                                                                                                                                                                                                                                                               |                                                                        |
| 67.6.1 Use cases and limitations...................................................................................................                                                                                                                                                                | 3885                                                                   |
| 67.7 Register descriptions.........................................................................................................3886 67.7.1 FCCU register descriptions.................................................................................................3886                     |                                                                        |
| FCCU memory map.............................................................................................................................3886                                                                                                                                                   |                                                                        |
| Control (CTRL).....................................................................................................................................3887                                                                                                                                            |                                                                        |
| Control Key (CTRLK)...........................................................................................................................3890                                                                                                                                                 |                                                                        |
| Configuration (CFG).............................................................................................................................3891                                                                                                                                               | 3893                                                                   |
| Non-critical Fault Configuration (NCF_CFG0 - NCF_CFG3)...............................................................                                                                                                                                                                              | NCFS_CFG7).................................................3895        |
| Non-critical Fault-State Configuration (NCFS_CFG0 -                                                                                                                                                                                                                                                |                                                                        |
| Non-critical Fault Status (NCF_S0 - NCF_S3).....................................................................................3896                                                                                                                                                               |                                                                        |
| Non-critical Fault Key (NCFK)..............................................................................................................3898                                                                                                                                                    |                                                                        |
| Non-critical Fault Enable (NCF_E0 - NCF_E3)....................................................................................3899 Non-critical-Fault Alarm-State Timeout Enable (NCF_TOE0 - NCF_TOE3)........................................3900                                                |                                                                        |
| Non-critical-Fault Alarm-State Timeout Interval (NCF_TO).................................................................                                                                                                                                                                          | 3901                                                                   |
| Configuration-State Timeout Interval (CFG_TO).................................................................................                                                                                                                                                                     | 3902                                                                   |
| IO Control (EINOUT)............................................................................................................................3903                                                                                                                                                |                                                                        |
| Status (STAT)......................................................................................................................................                                                                                                                                                | 3905                                                                   |
| Normal-to-Alarm Freeze Status (N2AF_STATUS)...............................................................................3907                                                                                                                                                                     |                                                                        |
| Alarm-to-Fault Freeze Status (A2FF_STATUS)...................................................................................3908                                                                                                                                                                  |                                                                        |
| Normal-to-Fault Freeze Status (N2FF_STATUS)................................................................................                                                                                                                                                                        | 3909                                                                   |
| Fault-to-Alarm Freeze Status (F2AF_STATUS)...................................................................................3911                                                                                                                                                                  |                                                                        |
| Non-critical Fault Fake (NCFF)............................................................................................................3912                                                                                                                                                     |                                                                        |

| IRQ Status (IRQ_STAT).......................................................................................................................3913                                                                                                                                     |      |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|
| IRQ Enable (IRQ_EN)..........................................................................................................................3915                                                                                                                                    |      |
| Transient Configuration Lock (TRANS_LOCK)....................................................................................3916                                                                                                                                                    |      |
| Permanent Configuration Lock (PERMNT_LOCK)..............................................................................                                                                                                                                                             | 3917 |
| Delta T (DELTA_T)..............................................................................................................................                                                                                                                                      | 3918 |
| Non-critical Alarm-State Interrupt-Request Enable (IRQ_ALARM_EN0 - IRQ_ALARM_EN3)............                                                                                                                                                                                        | 3919 |
| Non-critical Fault-State Non-maskable-Interrupt-Request Enable (NMI_EN0 - NMI_EN3).................                                                                                                                                                                                  | 3920 |
| Non-critical Fault-State EOUT Signaling Enable (EOUT_SIG_EN0 - EOUT_SIG_EN3).....................                                                                                                                                                                                    | 3922 |
| Alarm-State Timer (TMR_ALARM)......................................................................................................                                                                                                                                                  | 3923 |
| Configuration-State Timer (TMR_CFG)...............................................................................................                                                                                                                                                   | 3924 |
| Fault-Output Timer (TMR_ETMR)........................................................................................................3925                                                                                                                                            |      |
| 67.7.2 Configuration registers........................................................................................................3926                                                                                                                                           |      |
| Definition..............................................................................................................................................3926                                                                                                                         |      |
| Configuration registers.........................................................................................................................3926                                                                                                                                 |      |
| 67.7.3 CFG register bit value at different events............................................................................3927                                                                                                                                                    |      |
| 67.8 Glossary............................................................................................................................                                                                                                                                            | 3927 |
| (CMU_FC)....................                                                                                                                                                                                                                                                         |      |
| Chapter 68 Clock Monitoring Unit-Frequency Check                                                                                                                                                                                                                                     | 3928 |
| 68.1 Chip-specific CMU_FC information...................................................................................                                                                                                                                                             | 3928 |
| 68.1.1 Clock-monitoring modules...................................................................................................3928                                                                                                                                               |      |
| 68.1.2 Interrupts.............................................................................................................................3928                                                                                                                                   |      |
| 68.1.3 CMU 27 and CMU 28 accessibility......................................................................................3928                                                                                                                                                     |      |
| 68.2 Overview............................................................................................................................3928                                                                                                                                        |      |
| 68.2.1 Block diagram..................................................................................................................... Features..............................................................................................................................3929 | 3928 |
| 68.2.2                                                                                                                                                                                                                                                                               |      |
| 68.3 CMU_FC register descriptions...........................................................................................3929                                                                                                                                                     |      |
| 68.3.1 CMU_FC memory map........................................................................................................3929                                                                                                                                                 |      |
| 68.3.2 Global Configuration Register (GCR)..................................................................................3930                                                                                                                                                     |      |
| 68.3.3 Reference Count Configuration Register (RCCR)..............................................................                                                                                                                                                                   | 3931 |
| 68.3.4 High Threshold Configuration Register (HTCR)..................................................................3932                                                                                                                                                            |      |
| 68.3.5 Low Threshold Configuration Register (LTCR)...................................................................3933                                                                                                                                                            |      |
| 68.3.6 Status Register (SR)...........................................................................................................                                                                                                                                               | 3934 |
| 68.3.7 Interrupt Enable Register (IER)...........................................................................................3936                                                                                                                                                |      |
| 68.4 Functional description........................................................................................................3943                                                                                                                                              |      |
| 68.4.1 Frequency checking............................................................................................................3943                                                                                                                                            |      |
| Monitored clock lost.............................................................................................................................                                                                                                                                    | 3943 |
| 68.4.2 Clocking..............................................................................................................................                                                                                                                                        | 3944 |
| 68.4.3 Reset...................................................................................................................................3944                                                                                                                                  |      |
| 68.5 External signals.................................................................................................................3944 68.6                                                                                                                                      |      |
| Programming guidelines....................................................................................................3944 68.6.1 Programming RCCR[REF_CNT].........................................................................................3944                         |      |
| 68.6.2 Programming HFREF and LFREF......................................................................................                                                                                                                                                             | 3945 |
| 68.6.3 Module programming sequence .........................................................................................3947                                                                                                                                                     |      |
| 68.7 Glossary............................................................................................................................                                                                                                                                            | 3948 |
| Chapter 69 Clock Monitoring Unit - Frequency Meter (CMU_FM)...................3949                                                                                                                                                                                                   |      |
| 69.1 Chip-specific CMU_FM information...................................................................................3949                                                                                                                                                         |      |
| 69.1.1 Clock-monitoring modules...................................................................................................3949                                                                                                                                               |      |
| 69.2 Overview............................................................................................................................3949                                                                                                                                        |      |
| 69.2.1 Block diagram.....................................................................................................................                                                                                                                                            | 3949 |
| 69.2.2 Features..............................................................................................................................3949 69.3 CMU_FM register descriptions..........................................................................................3949    |      |
| 69.3.1 CMU_FM memory map.......................................................................................................3950                                                                                                                                                  |      |

| 69.3.2 Global Configuration Register (GCR)..................................................................................3950                                                                                                                                          |                                                                                                                    |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------|
| 69.3.3 Reference Count Configuration Register (RCCR)..............................................................                                                                                                                                                        | 3951                                                                                                               |
| 69.3.4 Status Register (SR)...........................................................................................................                                                                                                                                    | 3952                                                                                                               |
| 69.4 Functional description........................................................................................................3953                                                                                                                                   |                                                                                                                    |
| 69.4.1 Clocking..............................................................................................................................                                                                                                                             | 3953                                                                                                               |
| 69.4.2 Reset...................................................................................................................................3954                                                                                                                       |                                                                                                                    |
| 69.5 Programming guidelines....................................................................................................3954                                                                                                                                       |                                                                                                                    |
| 69.5.1 Programming RCCR[REF_CNT].........................................................................................3954                                                                                                                                             |                                                                                                                    |
| 69.5.2 Module programming sequence..........................................................................................3955                                                                                                                                          |                                                                                                                    |
| 69.6 External signals.................................................................................................................3955                                                                                                                                |                                                                                                                    |
| Chapter 70 Selftest Top General Purpose Registers (SELFTEST_GPR_TOP)3956                                                                                                                                                                                                  |                                                                                                                    |
| 70.1 Introduction........................................................................................................................3956                                                                                                                             |                                                                                                                    |
| 70.2 SELFTEST_GPR_TOP register descriptions....................................................................                                                                                                                                                           | 3956                                                                                                               |
| 70.2.1 SELFTEST_GPR_TOP memory map.................................................................................                                                                                                                                                       | 3956                                                                                                               |
| 70.2.2 Reset Domain Self-test Enable (Reset_Domain_Selftest_Enable_Register)......................3956                                                                                                                                                                    |                                                                                                                    |
| 70.2.3 Reset Domain Self-test Enable Status (Reset_Domain_Selftest_Enable_Status_Register)3957                                                                                                                                                                            |                                                                                                                    |
| Chapter 71 Selftest General Purpose Registers (SELFTEST_GPR)...............3959                                                                                                                                                                                           |                                                                                                                    |
| 71.1 Introduction........................................................................................................................3959                                                                                                                             |                                                                                                                    |
| 71.2 Memory map for self-test GPRs........................................................................................3959                                                                                                                                            |                                                                                                                    |
| 71.3 SELFTEST_GPR register descriptions..............................................................................3959                                                                                                                                                 |                                                                                                                    |
| 71.3.1 SELFTEST_GPR memory map..........................................................................................                                                                                                                                                  | 3959                                                                                                               |
| 71.3.2 Generic 0 (Generic_Reg0)..................................................................................................                                                                                                                                         | 3960                                                                                                               |
| 71.3.3 Generic 1 (Generic_Reg1)..................................................................................................                                                                                                                                         | 3961                                                                                                               |
| 71.3.4 LBIST Program (LBIST_Prog_Reg)....................................................................................                                                                                                                                                 | 3961                                                                                                               |
| Chapter 72 Self-Test Control Unit (STCU2).....................................................3963                                                                                                                                                                        |                                                                                                                    |
| 72.1 Chip-specific STCU2 information...................................................................................... 72.1.1 BIST sequences..................................................................................................................3963    | 3963                                                                                                               |
| 72.1.2 Overview.............................................................................................................................                                                                                                                              | 3963                                                                                                               |
| 72.1.3 LBIST mapping...................................................................................................................                                                                                                                                   | 3964                                                                                                               |
| 72.1.4 MBIST mapping..................................................................................................................                                                                                                                                    | 3966                                                                                                               |
| 72.1.5 Running MBIST sequences on CM7 memories..................................................................3968                                                                                                                                                      |                                                                                                                    |
| 72.1.6 Indicating fault state during main reset domain self-test.....................................................3968                                                                                                                                                 |                                                                                                                    |
| 72.1.7 Error events management in main reset domain self-test...................................................3968                                                                                                                                                      |                                                                                                                    |
| 72.1.8 Online self-test reset or interrupt generation.......................................................................3969                                                                                                                                          |                                                                                                                    |
| 72.1.9 AUTOLOCK_VALUE for register write access through STCU2_SKC.................................3969                                                                                                                                                                    |                                                                                                                    |
| 72.1.10 PLL loss of lock during self test.........................................................................................3969                                                                                                                                    |                                                                                                                    |
| 72.1.11 STCU2 BIST start (BSTART) register description............................................................                                                                                                                                                        | 3969                                                                                                               |
| 72.1.12 STCU2 algorithm select (ALGOSEL) register description ................................................3970                                                                                                                                                        |                                                                                                                    |
| 72.1.13 Self-test programming sequence......................................................................................                                                                                                                                              | 3971                                                                                                               |
| 72.1.14 Handling unrecoverable                                                                                                                                                                                                                                            |                                                                                                                    |
| faults...........................................................................................3972 72.2 Introduction........................................................................................................................3972                       |                                                                                                                    |
| 72.3 Main features.....................................................................................................................3972                                                                                                                               |                                                                                                                    |
| 72.4 Block                                                                                                                                                                                                                                                                |                                                                                                                    |
| diagram....................................................................................................................3973 72.5 Peripheral bus                                                                                                                       | interface.....................................................................................................3974 |
| 72.6 BISTs and BIST partitions.................................................................................................3975                                                                                                                                       |                                                                                                                    |
|                                                                                                                                                                                                                                                                           | 3975                                                                                                               |
| 72.6.1 Definition: BIST...................................................................................................................                                                                                                                                |                                                                                                                    |
| 72.6.2 Definition: BIST partition..................................................................................................... 72.6.3 Example: BIST partitions on a chip.....................................................................................3975 | 3975                                                                                                               |
| 72.6.4 Types of BIST                                                                                                                                                                                                                                                      |                                                                                                                    |
| partitions......................................................................................................3976                                                                                                                                                      |                                                                                                                    |

| 72.7 BIST sequences................................................................................................................3976                                                                                                               |      |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|
| 72.7.1 Definition: BIST sequence...................................................................................................3976                                                                                                               |      |
| 72.7.2 STCU2 executes MBISTs before LBISTs...........................................................................                                                                                                                                 | 3976 |
| 72.7.3 Example: Single-phase BIST sequence..............................................................................3976                                                                                                                          |      |
| 72.7.4 Example: Multi-phase BIST sequence................................................................................3976                                                                                                                         |      |
| 72.7.5 Types of BIST sequences...................................................................................................3976                                                                                                                 |      |
| 72.7.6 Supported BIST sequences................................................................................................                                                                                                                       | 3977 |
| 72.8 STCU2 register descriptions..............................................................................................3977                                                                                                                    |      |
| 72.8.1 STCU2 memory map..........................................................................................................                                                                                                                     | 3977 |
| 72.8.2 STCU2 Run Software (RUNSW).........................................................................................3990                                                                                                                        |      |
| 72.8.3 STCU2 SK Code (SKC)......................................................................................................                                                                                                                      | 3991 |
| 72.8.4 STCU2 Configuration (CFG)...............................................................................................3992                                                                                                                   |      |
| 72.8.5 STCU2 Watchdog Granularity (WDG)................................................................................                                                                                                                               | 3995 |
| 72.8.6 STCU2 Interrupt Flag (INT_FLG)........................................................................................3996                                                                                                                     |      |
| 72.8.7 STCU2 Error (ERR_STAT)..................................................................................................3997                                                                                                                   |      |
| 72.8.8 STCU2 Error FM (ERR_FM)...............................................................................................                                                                                                                         | 3999 |
| 72.8.9 STCU2 Online LBIST Status (LBSSW0).............................................................................4000                                                                                                                            |      |
| 72.8.10 STCU2 Online LBIST Status (LBSSW1)...........................................................................4001                                                                                                                             |      |
| 72.8.11 STCU2 Online LBIST End Flag (LBESW0).......................................................................4002                                                                                                                               |      |
| 72.8.12 STCU2 Online LBIST End Flag (LBESW1).......................................................................4003                                                                                                                               |      |
| 72.8.13 STCU2 Online LBIST Unrecoverable FM (LBUFM0)........................................................4004                                                                                                                                      |      |
| 72.8.14 STCU2 Online LBIST Unrecoverable FM (LBUFM1)........................................................4005                                                                                                                                      |      |
| 72.8.15 STCU2 Online MBIST Status (MBSSW0).........................................................................4006                                                                                                                               |      |
| 72.8.16 STCU2 Online MBIST Status (MBSSW1).........................................................................4011                                                                                                                               |      |
| 72.8.17 STCU2 Online MBIST Status (MBSSW2).........................................................................4016 72.8.18 STCU2 Online MBIST Status (MBSSW3).........................................................................4020       |      |
| 72.8.19 STCU2 Online MBIST End Flag (MBESW0).....................................................................4021                                                                                                                                 |      |
| 72.8.20 STCU2 Online MBIST End Flag (MBESW1).....................................................................4025                                                                                                                                 |      |
| 72.8.21 STCU2 Online MBIST End Flag (MBESW2).....................................................................4029                                                                                                                                 |      |
| 72.8.22 STCU2 Online MBIST End Flag (MBESW3).....................................................................4033                                                                                                                                 |      |
| 72.8.23 STCU2 MBIST Unrecoverable FM (MBUFM0).................................................................                                                                                                                                        | 4034 |
| 72.8.24 STCU2 MBIST Unrecoverable FM (MBUFM1).................................................................                                                                                                                                        | 4039 |
| 72.8.25 STCU2 MBIST Unrecoverable FM (MBUFM2).................................................................                                                                                                                                        | 4044 |
| 72.8.26 STCU2 MBIST Unrecoverable FM (MBUFM3).................................................................                                                                                                                                        | 4049 |
| 72.8.27 STCU2 LBIST Control (LB_CTRL0 - LB_CTRL59)...........................................................4050                                                                                                                                     |      |
|                                                                                                                                                                                                                                                       | 4054 |
| 72.8.28 STCU2 LBIST PC Stop (LB_PCS0 - LB_PCS59)............................................................. 72.8.29 STCU2 Online LBIST MISR Expected Low (LB_MISRELSW0 - LB_MISRELSW59).......4054                                                  |      |
| 72.8.30 STCU2 Online LBIST MISR Expected High (LB_MISREHSW0 - LB_MISREHSW59).....4055                                                                                                                                                                 |      |
| 72.8.31 STCU2 Online LBIST MISR Read Low (LB_MISRRLSW0 - LB_MISRRLSW59).............4056                                                                                                                                                              |      |
| 72.8.32 STCU2 Online LBIST MISR Read High (LB_MISRRHSW0 - LB_MISRRHSW59)...........4057                                                                                                                                                               |      |
| 72.8.33 STCU2 Algorithm Select (ALGOSEL)...............................................................................4058                                                                                                                           |      |
| 72.8.34 STCU2 MBIST Stagger (STGGR).....................................................................................4058                                                                                                                          |      |
| 72.8.35 STCU2 BIST Start (BSTART)...........................................................................................                                                                                                                          | 4059 |
| 72.8.36 STCU2 MBIST Control (MB_CTRL0 - MB_CTRL109)......................................................4060                                                                                                                                         |      |
| 72.9 Functional description........................................................................................................4062                                                                                                               |      |
| 72.9.1 FSM description..................................................................................................................                                                                                                              | 4062 |
| 72.9.2 BIST scheduling..................................................................................................................4062                                                                                                          |      |
| 72.9.3 ABORT management..........................................................................................................4062                                                                                                                 |      |
| Hardware ABORT management..........................................................................................................4062                                                                                                               |      |
| 72.9.4 FCCU interface...................................................................................................................                                                                                                              | 4062 |
| 72.9.5 Watchdogs..........................................................................................................................                                                                                                            | 4063 |
| BIST watchdog timer............................................................................................................................4063                                                                                                   |      |
| Register write-access watchdog timer................................................................................................. limitations................................................................................................4063 | 4063 |
| 72.10 Use cases and Glossary..........................................................................................................................                                                                                                |      |
| 72.11                                                                                                                                                                                                                                                 | 4063 |

| Chapter 73 Safety by Software (SBSW)..........................................................4064                                                                                                                                                                |                                                                |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------|
| 73.1 Overview............................................................................................................................4064                                                                                                                     |                                                                |
| 73.1.1 Block diagram.....................................................................................................................                                                                                                                         | 4064                                                           |
| 73.1.2 Features..............................................................................................................................4066                                                                                                                 |                                                                |
| 73.2 Functional description........................................................................................................4066                                                                                                                           |                                                                |
| 73.2.1 Submodule sections............................................................................................................4066                                                                                                                         |                                                                |
| SBSW controller...................................................................................................................................4066                                                                                                            |                                                                |
| TMC.....................................................................................................................................................                                                                                                          | 4066                                                           |
| TMWDPI..............................................................................................................................................                                                                                                              | 4071                                                           |
| 73.2.2 Clocking..............................................................................................................................                                                                                                                     | 4076                                                           |
| 73.2.3 Reset...................................................................................................................................4076                                                                                                               |                                                                |
| 73.2.4 Interrupts.............................................................................................................................4076                                                                                                                |                                                                |
| 73.3 External signals.................................................................................................................4076                                                                                                                        |                                                                |
| 73.4 Initialization........................................................................................................................4077                                                                                                                   |                                                                |
| 73.4.1 Unlocking/locking the TMC configuration............................................................................4077                                                                                                                                    |                                                                |
| 73.4.2 Unlocking/locking the TMWDP configuration......................................................................4078                                                                                                                                        |                                                                |
| 73.5 Application information......................................................................................................4079                                                                                                                            |                                                                |
| 73.6 Register descriptions.........................................................................................................4079                                                                                                                           |                                                                |
| 73.6.1 SBSW register descriptions................................................................................................                                                                                                                                 | 4079                                                           |
| SBSW memory map............................................................................................................................                                                                                                                       | 4079                                                           |
| TMC Configuration Unlock (TMC_CONFIG_UNLOCK).......................................................................4090                                                                                                                                           |                                                                |
| TMWDP Configuration Unlock (TMWDP_CONFIG_UNLOCK)...........................................................                                                                                                                                                       | 4091                                                           |
| TMC Configuration Status (TMC_CONFIG_STATUS).........................................................................4092                                                                                                                                         |                                                                |
| TMWDP Configuration Status (TMWDP_CONFIG_STATUS).............................................................4093                                                                                                                                                 |                                                                |
| Debug Mode (DEBUG_MODE)............................................................................................................4094                                                                                                                           |                                                                |
| TMC Fault Status (TMC_FAULT_STATUS).........................................................................................4095                                                                                                                                  |                                                                |
| TMWDP Fault Status (TMWDP_FAULT_STATUS).............................................................................4096                                                                                                                                          |                                                                |
| TMC Configuration (TMC_0_CONFIG - TMC_31_CONFIG)...............................................................                                                                                                                                                   | 4097                                                           |
| TMC Distance (TMC_0_DISTANCE - TMC_31_DISTANCE)..............................................................                                                                                                                                                     | 4098                                                           |
| TMC Timeout (TMC_0_TIMEOUT - TMC_31_TIMEOUT)...................................................................                                                                                                                                                   | 4099                                                           |
| TMC Control (TMC_0_CONTROL - TMC_31_CONTROL)..................................................................4100                                                                                                                                                |                                                                |
| TMC R0 Data (TMC_0_R0 - TMC_31_R0)..........................................................................................                                                                                                                                      | 4101                                                           |
| TMC R1 Data (TMC_0_R1 - TMC_31_R1)..........................................................................................                                                                                                                                      | 4102                                                           |
| TMC Status (TMC_0_STATUS - TMC_31_STATUS)..........................................................................                                                                                                                                               | 4103                                                           |
| TMC Timer (TMC_0_TIMER - TMC_31_TIMER).................................................................................                                                                                                                                           | 4104                                                           |
| TMWDP Configuration Address (TMWDP_CONFIG_ADDR)..............................................................4105                                                                                                                                                 |                                                                |
| TMWDP Control (TMWDP_CONTROL)..............................................................................................                                                                                                                                       | 4106 4107                                                      |
| TMWDP Status (TMWDP_STATUS)...................................................................................................                                                                                                                                    |                                                                |
| TMWDP Automata Status (TMWDP_AUTOMATA_STATUS).............................................................4108                                                                                                                                                    | 4109                                                           |
| TMWDP Automata Illegal Transition (TMWDP_AUTOMATA_ILLGL_TRANS)...................................                                                                                                                                                                 |                                                                |
| TMWDP Automata Time Violation (TMWDP_AUTOMATA_TIME_VIOLATION).................................4110 TMWDP Automaton Status (AUT_0_STATUS - AUT_31_STATUS)...................................................                                                       | 4111                                                           |
| TMWDP Automaton Progress Request (AUT_0_PRGS_REQ - AUT_31_PRGS_REQ).....................                                                                                                                                                                          | 4112                                                           |
| TMWDP Core Domain ID (TC_ID).......................................................................................................4114                                                                                                                           |                                                                |
| (EIM).........................................................                                                                                                                                                                                                    | (EIM)......................................................... |
| Chapter 74 Error Injection Module                                                                                                                                                                                                                                 | 4116                                                           |
| 74.1 Chip-specific EIM information............................................................................................4116                                                                                                                                |                                                                |
| 74.1.1 Instances, memory channels, and targets..........................................................................                                                                                                                                          | 4116                                                           |
| 74.1.2 ACP_EIM channel assignments..........................................................................................4116 RCCU alarms corresponding to channels 28-30.................................................................................4124 |                                                                |
| 74.1.3 EIM_0 channel assignments...............................................................................................                                                                                                                                   | 4126                                                           |
| 74.1.4 EIM_1 channel assignments...............................................................................................                                                                                                                                   | 4129                                                           |
| 74.1.5 EIM_2 channel assignments...............................................................................................                                                                                                                                   | 4133                                                           |

| 74.1.6 EIM_3 channel assignments...............................................................................................                                                                                                        | 4135   |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|
| 74.1.7 Constraints for using EIM on Cortex-A53 cache memories................................................                                                                                                                          | 4136   |
| 74.2 Chip-specific EIM information............................................................................................4137                                                                                                     |        |
| 74.2.1 EIM instances......................................................................................................................4137                                                                                         |        |
| 74.2.2 EIM_MISC channel assignments........................................................................................                                                                                                            | 4138   |
| 74.2.3 EIM_PFE channel assignments                                                                                                                                                                                                     | 4140   |
| ......................................................................................... 74.2.4 EIM_LLCE channel assignments........................................................................................                  | 4149   |
| 74.3 Overview............................................................................................................................4150                                                                                          |        |
| 74.3.1 Features..............................................................................................................................4150                                                                                      |        |
| 74.3.2 Block diagram.....................................................................................................................                                                                                              | 4150   |
| 74.4 EIM register descriptions...................................................................................................4151                                                                                                  |        |
| 74.4.1 EIM memory map................................................................................................................4154                                                                                              |        |
| 74.4.2 Error Injection Module Configuration Register (EIMCR).....................................................                                                                                                                      | 4160   |
| 74.4.3 Error Injection Channel Enable register (EICHEN).............................................................                                                                                                                   | 4161   |
| 74.4.4 Error Injection Channel Descriptor n, Word0 (EICHD0_WORD0 - EICHD7_WORD0).......4170                                                                                                                                            |        |
| 74.4.5 Error Injection Channel Descriptor n, Word1 (EICHD0_WORD1 - EICHD10_WORD1).....4171                                                                                                                                             |        |
| 74.4.6 Error Injection Channel Descriptor n, Word2 (EICHD0_WORD2 - EICHD28_WORD2).....4173                                                                                                                                             |        |
| 74.4.7 Error Injection Channel Descriptor n, Word3 (EICHD0_WORD3 - EICHD28_WORD3).....4174                                                                                                                                             |        |
| 74.4.8 Error Injection Channel Descriptor n, Word4 (EICHD0_WORD4 - EICHD27_WORD4).....4176                                                                                                                                             |        |
| 74.4.9 Error Injection Channel Descriptor n, Word5 (EICHD0_WORD5 - EICHD7_WORD5).......4177                                                                                                                                            |        |
| 74.4.10 Error Injection Channel Descriptor n, Word6 (EICHD0_WORD6 - EICHD7_WORD6).....4179                                                                                                                                             |        |
| 74.4.11 Error Injection Channel Descriptor n, Word7 (EICHD0_WORD7 - EICHD7_WORD7).....4180                                                                                                                                             |        |
| 74.4.12 Error Injection Channel Descriptor n, Word8 (EICHD0_WORD8 - EICHD7_WORD8).....4181                                                                                                                                             |        |
| 74.4.13 Error Injection Channel Descriptor n, Word0 (EICHD8_WORD0 - EICHD9_WORD0).....4182                                                                                                                                             |        |
| 74.4.14 Error Injection Channel Descriptor 10, Word0 (EICHD10_WORD0).................................4183                                                                                                                              |        |
| 74.4.15 Error Injection Channel Descriptor 11, Word0 (EICHD11_WORD0).................................4184                                                                                                                              |        |
| 74.4.16 Error Injection Channel Descriptor 11, Word1 (EICHD11_WORD1).................................4185                                                                                                                              |        |
| 74.4.17 Error Injection Channel Descriptor 12, Word0 (EICHD12_WORD0).................................4186                                                                                                                              |        |
| 74.4.18 Error Injection Channel Descriptor 12, Word1 (EICHD12_WORD1).................................4187                                                                                                                              |        |
| 74.4.19 Error Injection Channel Descriptor n, Word0 (EICHD13_WORD0 - EICHD15_WORD0).4188                                                                                                                                               |        |
| 74.4.20 Error Injection Channel Descriptor 13, Word1 (EICHD13_WORD1).................................4189                                                                                                                              |        |
| 74.4.21 Error Injection Channel Descriptor n, Word1 (EICHD14_WORD1 - EICHD16_WORD1).4190                                                                                                                                               |        |
| 74.4.22 Error Injection Channel Descriptor 16, Word0 (EICHD16_WORD0).................................4191                                                                                                                              |        |
| 74.4.23 Error Injection Channel Descriptor 17, Word0 (EICHD17_WORD0).................................4192                                                                                                                              |        |
| 74.4.24 Error Injection Channel Descriptor 17, Word1 (EICHD17_WORD1).................................4193                                                                                                                              |        |
| 74.4.25 Error Injection Channel Descriptor 18, Word0 (EICHD18_WORD0).................................4194                                                                                                                              |        |
| 74.4.26 Error Injection Channel Descriptor 18, Word1 (EICHD18_WORD1).................................4195                                                                                                                              |        |
| 74.4.27 Error Injection Channel Descriptor n, Word0 (EICHD19_WORD0 - EICHD21_WORD0).4196                                                                                                                                               |        |
| 74.4.28 Error Injection Channel Descriptor 19, Word1 (EICHD19_WORD1).................................4197                                                                                                                              |        |
| 74.4.29 Error Injection Channel Descriptor n, Word1 (EICHD20_WORD1 - EICHD22_WORD1).4198 74.4.30 Error Injection Channel Descriptor 22, Word0 (EICHD22_WORD0).................................4199                                     |        |
| 74.4.31 Error Injection Channel Descriptor 23, Word0 (EICHD23_WORD0).................................4200                                                                                                                              |        |
| 74.4.32 Error Injection Channel Descriptor 23, Word1 (EICHD23_WORD1).................................4201                                                                                                                              |        |
| 74.4.33 Error Injection Channel Descriptor 24, Word0 (EICHD24_WORD0).................................4202                                                                                                                              |        |
| 74.4.34 Error Injection Channel Descriptor 24, Word1 (EICHD24_WORD1).................................4203                                                                                                                              |        |
| 74.4.35 Error Injection Channel Descriptor n, Word0 (EICHD25_WORD0 - EICHD27_WORD0).4204                                                                                                                                               |        |
| 74.4.36 Error Injection Channel Descriptor 25, Word1 (EICHD25_WORD1).................................4205                                                                                                                              |        |
| 74.4.37 Error Injection Channel Descriptor n, Word1 (EICHD26_WORD1 - EICHD27_WORD1).4206                                                                                                                                               |        |
| 74.4.38 Error Injection Channel Descriptor 28, Word1 (EICHD28_WORD1).................................4207                                                                                                                              |        |
| 74.4.39 Error Injection Channel Descriptor 29, Word1 (EICHD29_WORD1).................................4208                                                                                                                              |        |
| 74.4.40 Error Injection Channel Descriptor 30, Word1 (EICHD30_WORD1).................................4209                                                                                                                              |        |
| EIM_0 register descriptions...............................................................................................4210                                                                                                         |        |
| 74.5                                                                                                                                                                                                                                   |        |
| 74.5.1 EIM_0 memory map............................................................................................................4211                                                                                                | 4212   |
| 74.5.2 Error Injection Module Configuration Register (EIMCR)..................................................... 74.5.3 Error Injection Channel Enable register (EICHEN)............................................................. | 4212   |

| 74.5.4 Error Injection Channel Descriptor 0, Word1                                                                                                                                                                          | (EICHD0_WORD1).......................................4216                                                           |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------|
| 74.5.5 Error Injection Channel Descriptor 0, Word2 (EICHD0_WORD2).......................................4216                                                                                                                |                                                                                                                     |
| 74.5.6 Error Injection Channel Descriptor 0, Word3 (EICHD0_WORD3).......................................4217                                                                                                                |                                                                                                                     |
| 74.5.7 Error Injection Channel Descriptor 0, Word4 (EICHD0_WORD4).......................................4218                                                                                                                |                                                                                                                     |
| 74.5.8 Error Injection Channel Descriptor 0, Word5 (EICHD0_WORD5).......................................4219                                                                                                                |                                                                                                                     |
| 74.5.9 Error Injection Channel Descriptor 0, Word6 (EICHD0_WORD6).......................................4220                                                                                                                |                                                                                                                     |
| 74.5.10 Error Injection Channel Descriptor 0, Word7 (EICHD0_WORD7).....................................4221                                                                                                                 |                                                                                                                     |
| 74.5.11 Error Injection Channel Descriptor 0, Word8 (EICHD0_WORD8).....................................4222 descriptions...............................................................................................4223 |                                                                                                                     |
| 74.6 EIM_1 register                                                                                                                                                                                                         |                                                                                                                     |
| 74.6.1 EIM_1 memory                                                                                                                                                                                                         | map............................................................................................................4225 |
| 74.6.2 Error Injection Module Configuration Register (EIMCR).....................................................                                                                                                           | 4229                                                                                                                |
| 74.6.3 Error Injection Channel Enable register (EICHEN).............................................................                                                                                                        | 4230                                                                                                                |
| 74.6.4 Error Injection Channel Descriptor n, Word1 (EICHD0_WORD1 - EICHD14_WORD1).....4236                                                                                                                                  |                                                                                                                     |
| 74.6.5 Error Injection Channel Descriptor n, Word2 (EICHD0_WORD2 - EICHD14_WORD2).....4238                                                                                                                                  |                                                                                                                     |
| 74.6.6 Error Injection Channel Descriptor n, Word3 (EICHD0_WORD3 - EICHD14_WORD3).....4239                                                                                                                                  |                                                                                                                     |
| 74.6.7 Error Injection Channel Descriptor n, Word4 (EICHD0_WORD4 - EICHD14_WORD4).....4240                                                                                                                                  |                                                                                                                     |
| 74.6.8 Error Injection Channel Descriptor n, Word5 (EICHD0_WORD5 - EICHD14_WORD5).....4242                                                                                                                                  |                                                                                                                     |
| 74.6.9 Error Injection Channel Descriptor n, Word6 (EICHD0_WORD6 - EICHD14_WORD6).....4243                                                                                                                                  |                                                                                                                     |
| 74.6.10 Error Injection Channel Descriptor n, Word7 (EICHD0_WORD7 - EICHD14_WORD7)...4244                                                                                                                                   |                                                                                                                     |
| 74.6.11 Error Injection Channel Descriptor n, Word8 (EICHD0_WORD8 - EICHD14_WORD8)...4246 descriptions...............................................................................................4247                   |                                                                                                                     |
| 74.7 EIM_2 register                                                                                                                                                                                                         |                                                                                                                     |
| 74.7.1 EIM_2 memory                                                                                                                                                                                                         | map............................................................................................................4248 |
| 74.7.2 Error Injection Module Configuration Register (EIMCR).....................................................                                                                                                           | 4250                                                                                                                |
| 74.7.3 Error Injection Channel Enable register (EICHEN).............................................................                                                                                                        | 4251                                                                                                                |
| 74.7.4 Error Injection Channel Descriptor n, Word1 (EICHD0_WORD1 - EICHD5_WORD1).......4255                                                                                                                                 |                                                                                                                     |
| 74.7.5 Error Injection Channel Descriptor n, Word2 (EICHD0_WORD2 - EICHD5_WORD2).......4256                                                                                                                                 |                                                                                                                     |
| 74.7.6 Error Injection Channel Descriptor n, Word3 (EICHD0_WORD3 - EICHD5_WORD3).......4257                                                                                                                                 |                                                                                                                     |
| 74.7.7 Error Injection Channel Descriptor n, Word4 (EICHD0_WORD4 - EICHD5_WORD4).......4258                                                                                                                                 |                                                                                                                     |
| 74.7.8 Error Injection Channel Descriptor n, Word5 (EICHD0_WORD5 - EICHD5_WORD5).......4259 74.7.9 Error Injection Channel Descriptor n, Word6 (EICHD0_WORD6 - EICHD5_WORD6).......4260                                     |                                                                                                                     |
| 74.7.10 Error Injection Channel Descriptor n, Word7 (EICHD0_WORD7 - EICHD5_WORD7).....4261 (EICHD0_WORD8 -                                                                                                                  |                                                                                                                     |
| 74.7.11 Error Injection Channel Descriptor n, Word8 descriptions...............................................................................................4263                                                         | EICHD5_WORD8).....4262                                                                                              |
| 74.8 EIM_3 register 74.8.1 EIM_3 memory                                                                                                                                                                                     | map............................................................................................................4264 |
| 74.8.2 Error Injection Module Configuration Register (EIMCR).....................................................                                                                                                           | 4266                                                                                                                |
| 74.8.3 Error Injection Channel Enable register (EICHEN).............................................................                                                                                                        | 4266                                                                                                                |
| 74.8.4 Error Injection Channel Descriptor n, Word1 (EICHD0_WORD1 - EICHD3_WORD1).......4270                                                                                                                                 |                                                                                                                     |
| 74.8.5 Error Injection Channel Descriptor n, Word2 (EICHD0_WORD2 - EICHD3_WORD2).......4271 74.8.6 Error Injection Channel Descriptor n, Word3 (EICHD0_WORD3 - EICHD3_WORD3).......4272                                     |                                                                                                                     |
| 74.8.7 Error Injection Channel Descriptor n, Word4 (EICHD0_WORD4 - EICHD3_WORD4).......4273                                                                                                                                 |                                                                                                                     |
| 74.8.8 Error Injection Channel Descriptor n, Word5 (EICHD0_WORD5 - EICHD3_WORD5).......4274                                                                                                                                 |                                                                                                                     |
| 74.8.9 Error Injection Channel Descriptor n, Word6 (EICHD0_WORD6 - EICHD3_WORD6).......4275                                                                                                                                 |                                                                                                                     |
| 74.8.10 Error Injection Channel Descriptor n, Word7 (EICHD0_WORD7 - EICHD3_WORD7).....4276                                                                                                                                  |                                                                                                                     |
| 74.8.11 Error Injection Channel Descriptor n, Word8 (EICHD0_WORD8 - EICHD3_WORD8).....4277                                                                                                                                  |                                                                                                                     |
| 74.9 EIM_LLCE register descriptions........................................................................................4278                                                                                             |                                                                                                                     |
| 74.9.1 EIM_LLCE memory                                                                                                                                                                                                      | map.....................................................................................................4279        |
| 74.9.2 Error Injection Module Configuration                                                                                                                                                                                 | 4280                                                                                                                |
| Register (EIMCR)..................................................... 74.9.3 Error Injection Channel Enable register (EICHEN).............................................................                                  | 4281                                                                                                                |
| 74.9.4 Error Injection Channel Descriptor n, Word0 (EICHD0_WORD0 - EICHD6_WORD0).......4285 -                                                                                                                               |                                                                                                                     |
| 74.9.5 Error Injection Channel Descriptor n, Word1 (EICHD0_WORD1                                                                                                                                                            | EICHD6_WORD1).......4286                                                                                            |
| 74.10 EIM_MISC register descriptions......................................................................................4287                                                                                              |                                                                                                                     |
| 74.10.1 EIM_MISC memory                                                                                                                                                                                                     | map...................................................................................................4289          |
| 74.10.2 Error Injection Module Configuration Register                                                                                                                                                                       | (EIMCR)................................................... 4291                                                     |
| 74.10.3 Error Injection Channel Enable register (EICHEN)...........................................................                                                                                                         | 4291                                                                                                                |
| 74.10.4 Error Injection Channel Descriptor n, Word1 (EICHD0_WORD1 - EICHD4_WORD1).....4298                                                                                                                                  |                                                                                                                     |

| 74.10.5 Error Injection Channel Descriptor n, Word2 (EICHD0_WORD2 - EICHD15_WORD2)...4299                                                                                                                         |                                                    |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------|
| 74.10.6 Error Injection Channel Descriptor n, Word3 (EICHD0_WORD3 - EICHD14_WORD3)...4300 74.10.7 Error Injection Channel Descriptor n, Word4 (EICHD2_WORD4 - EICHD4_WORD4).....4302                              |                                                    |
| 74.10.8 Error Injection Channel Descriptor 5, Word1 (EICHD5_WORD1).....................................4303                                                                                                       |                                                    |
| 74.10.9 Error Injection Channel Descriptor 6, Word1 (EICHD6_WORD1).....................................4304                                                                                                       |                                                    |
| 74.10.10 Error Injection Channel Descriptor n, Word1 (EICHD7_WORD1 - EICHD8_WORD1)...4305                                                                                                                         |                                                    |
| 74.10.11 Error Injection Channel Descriptor 9, Word1 (EICHD9_WORD1)...................................4306                                                                                                        |                                                    |
| 74.10.12 Error Injection Channel Descriptor n, Word1 (EICHD10_WORD1 - EICHD11_WORD1)4307                                                                                                                          |                                                    |
| 74.10.13 Error Injection Channel Descriptor 12, Word1 (EICHD12_WORD1)...............................4308                                                                                                          |                                                    |
| 74.10.14 Error Injection Channel Descriptor n, Word1 (EICHD13_WORD1 - EICHD14_WORD1)4309                                                                                                                          |                                                    |
| 74.10.15 Error Injection Channel Descriptor 15, Word1 (EICHD15_WORD1)...............................4310                                                                                                          |                                                    |
| 74.10.16 Error Injection Channel Descriptor 16, Word1 (EICHD16_WORD1)...............................4311                                                                                                          |                                                    |
| 74.11 EIM_PFE0 register descriptions......................................................................................4311                                                                                    |                                                    |
| 74.11.1 EIM_PFE0 memory map...................................................................................................4314                                                                                |                                                    |
| 74.11.2 Error Injection Module Configuration Register                                                                                                                                                             | 4316                                               |
| (EIMCR)................................................... 74.11.3 Error Injection Channel Enable register (EICHEN)...........................................................                                    | 4317                                               |
| 74.11.4 Error Injection Channel Descriptor 0, Word0 (EICHD0_WORD0).....................................4327                                                                                                       |                                                    |
| 74.11.5 Error Injection Channel Descriptor n, Word1 (EICHD0_WORD1 - EICHD1_WORD1).....4328                                                                                                                        |                                                    |
| 74.11.6 Error Injection Channel Descriptor 1, Word0 (EICHD1_WORD0).....................................4329                                                                                                       |                                                    |
| 74.11.7 Error Injection Channel Descriptor n, Word2 (EICHD1_WORD2 - EICHD28_WORD2)...4330                                                                                                                         |                                                    |
| 74.11.8 Error Injection Channel Descriptor 2, Word0 (EICHD2_WORD0).....................................4331                                                                                                       |                                                    |
| 74.11.9 Error Injection Channel Descriptor 2, Word1 (EICHD2_WORD1).....................................4332                                                                                                       |                                                    |
| 74.11.10 Error Injection Channel Descriptor 2, Word3 (EICHD2_WORD3)...................................4333                                                                                                        |                                                    |
| 74.11.11 Error Injection Channel Descriptor 2, Word4 (EICHD2_WORD4)...................................4334                                                                                                        |                                                    |
| 74.11.12 Error Injection Channel Descriptor 3, Word0 (EICHD3_WORD0)...................................4335                                                                                                        |                                                    |
| 74.11.13 Error Injection Channel Descriptor n, Word1 (EICHD3_WORD1 - EICHD4_WORD1)...4336                                                                                                                         |                                                    |
| 74.11.14 Error Injection Channel Descriptor 4, Word0 (EICHD4_WORD0)...................................4337 74.11.15 Error Injection Channel Descriptor n, Word0 (EICHD5_WORD0 -                                   | EICHD6_WORD0)...4338                               |
| 74.11.16 Error Injection Channel Descriptor n, Word1 (EICHD5_WORD1 - EICHD7_WORD1)...4339                                                                                                                         |                                                    |
| 74.11.17 Error Injection Channel Descriptor 7, Word0 (EICHD7_WORD0)...................................4340 74.11.18 Error Injection Channel Descriptor 8, Word0                                                   |                                                    |
| (EICHD8_WORD0)...................................4341 EICHD9_WORD1)...4342                                                                                                                                        |                                                    |
| 74.11.19 Error Injection Channel Descriptor n, Word1 (EICHD8_WORD1 - 74.11.20 Error Injection Channel Descriptor 9, Word0 (EICHD9_WORD0)...................................4343                                   |                                                    |
| 74.11.21 Error Injection Channel Descriptor n, Word0 (EICHD10_WORD0 - EICHD11_WORD0)4344                                                                                                                          |                                                    |
| 74.11.22 Error Injection Channel Descriptor n, Word1 (EICHD10_WORD1 -                                                                                                                                             | EICHD12_WORD1)4345                                 |
| 74.11.23 Error Injection Channel Descriptor 12, Word0 (EICHD12_WORD0)...............................4346                                                                                                          |                                                    |
| 74.11.24 Error Injection Channel Descriptor 13, Word0 (EICHD13_WORD0)...............................4347                                                                                                          |                                                    |
| 74.11.25 Error Injection Channel Descriptor n, Word1 (EICHD13_WORD1 - EICHD14_WORD1)4348                                                                                                                          |                                                    |
| 74.11.26 Error Injection Channel Descriptor 14, Word0 (EICHD14_WORD0)...............................4349                                                                                                          |                                                    |
| 74.11.27 Error Injection Channel Descriptor n, Word0 (EICHD15_WORD0 - EICHD16_WORD0)4350                                                                                                                          |                                                    |
| 74.11.28 Error Injection Channel Descriptor n, Word1 (EICHD15_WORD1 - EICHD17_WORD1)4351 74.11.29 Error Injection Channel Descriptor 17, Word0 (EICHD17_WORD0)...............................4352                 |                                                    |
| 74.11.30 Error Injection Channel Descriptor 18, Word0 (EICHD18_WORD0)...............................4353                                                                                                          |                                                    |
| 74.11.31 Error Injection Channel Descriptor n, Word1 (EICHD18_WORD1 - EICHD19_WORD1)4354                                                                                                                          |                                                    |
| 74.11.32 Error Injection Channel Descriptor 19, Word0 (EICHD19_WORD0)...............................4355                                                                                                          |                                                    |
| 74.11.33 Error Injection Channel Descriptor n, Word0 (EICHD20_WORD0 - EICHD21_WORD0)4356                                                                                                                          |                                                    |
| 74.11.34 Error Injection Channel Descriptor n, Word1 (EICHD20_WORD1 - EICHD22_WORD1)4357                                                                                                                          |                                                    |
| 74.11.35 Error Injection Channel Descriptor 22, Word0 (EICHD22_WORD0)...............................4358 74.11.36 Error Injection Channel Descriptor 23, Word0 (EICHD23_WORD0)...............................4359 |                                                    |
| 74.11.37 Error Injection Channel Descriptor n, Word1 (EICHD23_WORD1 -                                                                                                                                             |                                                    |
| EICHD24_WORD1)4360                                                                                                                                                                                                |                                                    |
| 74.11.38 Error Injection Channel Descriptor 24, Word0 (EICHD24_WORD0)...............................4361                                                                                                          |                                                    |
| 74.11.39 Error Injection Channel Descriptor n, Word0 (EICHD25_WORD0 - EICHD26_WORD0)4362                                                                                                                          |                                                    |
| 74.11.40 Error Injection Channel Descriptor n, Word1 (EICHD25_WORD1 - EICHD27_WORD1)4363                                                                                                                          |                                                    |
| (EICHD27_WORD0)...............................4364                                                                                                                                                                |                                                    |
| 74.11.41 Error Injection Channel Descriptor 27, Word0 74.11.42 Error Injection Channel Descriptor 28, Word0                                                                                                       | (EICHD28_WORD0)...............................4365 |

| 74.11.43 Error Injection Channel Descriptor n, Word1 (EICHD28_WORD1 - EICHD29_WORD1)4366                                                                                                          |                                                                                                                                |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------|
| 74.11.44 Error Injection Channel Descriptor 29, Word0 (EICHD29_WORD0)...............................4367                                                                                          |                                                                                                                                |
| 74.11.45 Error Injection Channel Descriptor n, Word0 (EICHD30_WORD0 - EICHD31_WORD0)4368                                                                                                          |                                                                                                                                |
| 74.11.46 Error Injection Channel Descriptor n, Word1 (EICHD30_WORD1 - EICHD31_WORD1)4369                                                                                                          | 74.11.46 Error Injection Channel Descriptor n, Word1 (EICHD30_WORD1 - EICHD31_WORD1)4369                                       |
| 74.12 EIM_PFE1 register descriptions......................................................................................4370                                                                    |                                                                                                                                |
| 74.12.1 EIM_PFE1 memory map...................................................................................................4372                                                                |                                                                                                                                |
| 74.12.2 Error Injection Module Configuration Register (EIMCR)...................................................                                                                                  | 4373                                                                                                                           |
| 74.12.3 Error Injection Channel Enable register (EICHEN)...........................................................                                                                               | 4374                                                                                                                           |
| 74.12.4 Error Injection Channel Descriptor 0, Word0 (EICHD0_WORD0).....................................4380                                                                                       |                                                                                                                                |
| 74.12.5 Error Injection Channel Descriptor 0, Word1 (EICHD0_WORD1).....................................4381                                                                                       |                                                                                                                                |
| 74.12.6 Error Injection Channel Descriptor 1, Word0 (EICHD1_WORD0).....................................4382                                                                                       |                                                                                                                                |
| 74.12.7 Error Injection Channel Descriptor n, Word1 (EICHD1_WORD1 - EICHD2_WORD1).....4383                                                                                                        |                                                                                                                                |
| 74.12.8 Error Injection Channel Descriptor n, Word2 (EICHD1_WORD2 - EICHD14_WORD2)...4384                                                                                                         |                                                                                                                                |
| 74.12.9 Error Injection Channel Descriptor 2, Word0 (EICHD2_WORD0).....................................4385                                                                                       |                                                                                                                                |
| 74.12.10 Error Injection Channel Descriptor n, Word0 (EICHD3_WORD0 - EICHD4_WORD0)...4386                                                                                                         |                                                                                                                                |
| 74.12.11 Error Injection Channel Descriptor n, Word1 (EICHD3_WORD1 - EICHD5_WORD1)...4387                                                                                                         |                                                                                                                                |
| 74.12.12 Error Injection Channel Descriptor 5, Word0 (EICHD5_WORD0)...................................4388                                                                                        |                                                                                                                                |
| 74.12.13 Error Injection Channel Descriptor 6, Word0 (EICHD6_WORD0)...................................4389                                                                                        |                                                                                                                                |
| 74.12.14 Error Injection Channel Descriptor n, Word1 (EICHD6_WORD1 - EICHD7_WORD1)...4390                                                                                                         |                                                                                                                                |
| 74.12.15 Error Injection Channel Descriptor 7, Word0 (EICHD7_WORD0)...................................4391                                                                                        |                                                                                                                                |
| 74.12.16 Error Injection Channel Descriptor n, Word0 (EICHD8_WORD0 - EICHD9_WORD0)...4392                                                                                                         |                                                                                                                                |
| 74.12.17 Error Injection Channel Descriptor n, Word1 (EICHD8_WORD1 - EICHD13_WORD1).4393                                                                                                          |                                                                                                                                |
| 74.12.18 Error Injection Channel Descriptor 10, Word0 (EICHD10_WORD0)...............................4394                                                                                          |                                                                                                                                |
| 74.12.19 Error Injection Channel Descriptor 11, Word0 (EICHD11_WORD0)...............................4395                                                                                          |                                                                                                                                |
| 74.12.20 Error Injection Channel Descriptor 12, Word0 (EICHD12_WORD0)...............................4396                                                                                          |                                                                                                                                |
| 74.12.21 Error Injection Channel Descriptor n, Word0 (EICHD13_WORD0 - EICHD14_WORD0)4397                                                                                                          |                                                                                                                                |
| 74.12.22 Error Injection Channel Descriptor n, Word3 (EICHD13_WORD3 - EICHD14_WORD3)4398                                                                                                          |                                                                                                                                |
| 74.12.23 Error Injection Channel Descriptor n, Word4 (EICHD13_WORD4 - EICHD14_WORD4)4399                                                                                                          |                                                                                                                                |
| 74.12.24 Error Injection Channel Descriptor 14, Word1 (EICHD14_WORD1)...............................4400                                                                                          |                                                                                                                                |
| 74.13 EIM_PFE2 register descriptions......................................................................................4401                                                                    | 74.13 EIM_PFE2 register descriptions......................................................................................4401 |
| 74.13.1 EIM_PFE2 memory map...................................................................................................4403                                                                |                                                                                                                                |
| 74.13.2 Error Injection Module Configuration Register (EIMCR)...................................................                                                                                  | 4406                                                                                                                           |
| 74.13.3 Error Injection Channel Enable register (EICHEN)...........................................................                                                                               | 4407                                                                                                                           |
| 74.13.4 Error Injection Channel Descriptor n, Word1 (EICHD0_WORD1 - EICHD3_WORD1).....4416                                                                                                        |                                                                                                                                |
| 74.13.5 Error Injection Channel Descriptor n, Word1 (EICHD4_WORD1 - EICHD5_WORD1).....4417                                                                                                        |                                                                                                                                |
| 74.13.6 Error Injection Channel Descriptor 6, Word1 (EICHD6_WORD1).....................................4418                                                                                       |                                                                                                                                |
| 74.13.7 Error Injection Channel Descriptor n, Word1 (EICHD7_WORD1 - EICHD8_WORD1).....4419                                                                                                        |                                                                                                                                |
| 74.13.8 Error Injection Channel Descriptor 9, Word1 (EICHD9_WORD1).....................................4420                                                                                       |                                                                                                                                |
| 74.13.9 Error Injection Channel Descriptor n, Word1 (EICHD10_WORD1 - EICHD11_WORD1).4421                                                                                                          |                                                                                                                                |
| 74.13.10 Error Injection Channel Descriptor 12, Word1 (EICHD12_WORD1)...............................4422                                                                                          |                                                                                                                                |
| 74.13.11 Error Injection Channel Descriptor n, Word1 (EICHD13_WORD1 - EICHD14_WORD1)4423 74.13.12 Error Injection Channel Descriptor 15, Word1 (EICHD15_WORD1)...............................4424 |                                                                                                                                |
| 74.13.13 Error Injection Channel Descriptor n, Word0 (EICHD16_WORD0 - EICHD21_WORD0)4425                                                                                                          |                                                                                                                                |
| 74.13.14 Error Injection Channel Descriptor n, Word1 (EICHD16_WORD1 - EICHD30_WORD1)4426 74.13.15 Error Injection Channel Descriptor n, Word2 (EICHD16_WORD2 - EICHD30_WORD2)4428                 | (EICHD22_WORD0)...............................4429                                                                             |
| 74.13.16 Error Injection Channel Descriptor 22, Word0 74.13.17 Error Injection Channel Descriptor 22, Word3 (EICHD22_WORD3)...............................4430                                    |                                                                                                                                |
| 74.13.18 Error Injection Channel Descriptor 22, Word4 (EICHD22_WORD4)...............................4431                                                                                          |                                                                                                                                |
| 74.13.19 Error Injection Channel Descriptor 22, Word5 (EICHD22_WORD5)...............................4432                                                                                          |                                                                                                                                |
| 74.13.20 Error Injection Channel Descriptor 22, Word6 (EICHD22_WORD6)...............................4433                                                                                          |                                                                                                                                |
| 74.13.21 Error Injection Channel Descriptor 22, Word7 (EICHD22_WORD7)...............................4434                                                                                          |                                                                                                                                |
| 74.13.22 Error Injection Channel Descriptor 22, Word8 (EICHD22_WORD8)...............................4435                                                                                          |                                                                                                                                |
| 74.13.23 Error Injection Channel Descriptor n, Word0 (EICHD23_WORD0 - EICHD30_WORD0)4436                                                                                                          | (EICHD31_WORD0)...............................4437                                                                             |
| 74.13.24 Error Injection Channel Descriptor 31, Word0 74.13.25 Error Injection Channel Descriptor 31, Word1                                                                                       | (EICHD31_WORD1)...............................4438                                                                             |

| 74.14 EIM_PFE3 register descriptions......................................................................................4439                                                                                                                                    |                                                                                                            |
|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------|
| 74.14.1 EIM_PFE3 memory map...................................................................................................4441                                                                                                                                |                                                                                                            |
| 74.14.2 Error Injection Module Configuration Register (EIMCR)...................................................                                                                                                                                                  | 4445                                                                                                       |
| 74.14.3 Error Injection Channel Enable register (EICHEN)...........................................................                                                                                                                                               | 4446                                                                                                       |
| 74.14.4 Error Injection Channel Descriptor 0, Word0 (EICHD0_WORD0).....................................4455                                                                                                                                                       |                                                                                                            |
| 74.14.5 Error Injection Channel Descriptor n, Word1 (EICHD0_WORD1 - EICHD8_WORD1).....4456                                                                                                                                                                        |                                                                                                            |
| 74.14.6 Error Injection Channel Descriptor n, Word2 (EICHD0_WORD2 - EICHD31_WORD2)...4458                                                                                                                                                                         |                                                                                                            |
| 74.14.7 Error Injection Channel Descriptor n, Word3 (EICHD0_WORD3 - EICHD10_WORD3)...4459                                                                                                                                                                         |                                                                                                            |
| 74.14.8 Error Injection Channel Descriptor n, Word4 (EICHD0_WORD4 - EICHD10_WORD4)...4460                                                                                                                                                                         |                                                                                                            |
| 74.14.9 Error Injection Channel Descriptor n, Word5 (EICHD0_WORD5 - EICHD10_WORD5)...4461                                                                                                                                                                         |                                                                                                            |
| 74.14.10 Error Injection Channel Descriptor n, Word6 (EICHD0_WORD6 - EICHD10_WORD6).4462                                                                                                                                                                          |                                                                                                            |
| 74.14.11 Error Injection Channel Descriptor n, Word7 (EICHD0_WORD7 - EICHD10_WORD7).4463                                                                                                                                                                          |                                                                                                            |
| 74.14.12 Error Injection Channel Descriptor n, Word8 (EICHD0_WORD8 - EICHD10_WORD8).4464                                                                                                                                                                          |                                                                                                            |
| 74.14.13 Error Injection Channel Descriptor n, Word0 (EICHD1_WORD0 - EICHD8_WORD0)...4465                                                                                                                                                                         |                                                                                                            |
| 74.14.14 Error Injection Channel Descriptor 9, Word0 (EICHD9_WORD0)...................................4466                                                                                                                                                        |                                                                                                            |
| 74.14.15 Error Injection Channel Descriptor 9, Word1 (EICHD9_WORD1)...................................4467                                                                                                                                                        |                                                                                                            |
| 74.14.16 Error Injection Channel Descriptor 10, Word0 (EICHD10_WORD0)...............................4468                                                                                                                                                          |                                                                                                            |
| 74.14.17 Error Injection Channel Descriptor n, Word1 (EICHD10_WORD1 - EICHD18_WORD1)4469                                                                                                                                                                          |                                                                                                            |
| 74.14.18 Error Injection Channel Descriptor n, Word0 (EICHD11_WORD0 - EICHD18_WORD0)4470                                                                                                                                                                          |                                                                                                            |
| 74.14.19 Error Injection Channel Descriptor 19, Word0 (EICHD19_WORD0)...............................4472                                                                                                                                                          |                                                                                                            |
| 74.14.20 Error Injection Channel Descriptor 19, Word1 (EICHD19_WORD1)...............................4473                                                                                                                                                          |                                                                                                            |
| 74.14.21 Error Injection Channel Descriptor n, Word0 (EICHD20_WORD0 - EICHD31_WORD0)4474                                                                                                                                                                          |                                                                                                            |
| 74.14.22 Error Injection Channel Descriptor n, Word1 (EICHD20_WORD1 - EICHD31_WORD1)4475 descriptions......................................................................................4476                                                                   |                                                                                                            |
| 74.15 EIM_PFE4 register 74.15.1 EIM_PFE4 memory                                                                                                                                                                                                                   | map...................................................................................................4477 |
| 74.15.2 Error Injection Module Configuration Register (EIMCR)...................................................                                                                                                                                                  | 4478                                                                                                       |
| 74.15.3 Error Injection Channel Enable register (EICHEN)...........................................................                                                                                                                                               | 4479                                                                                                       |
| 74.15.4 Error Injection Channel Descriptor 0, Word0 (EICHD0_WORD0).....................................4484                                                                                                                                                       |                                                                                                            |
| 74.15.5 Error Injection Channel Descriptor n, Word1 (EICHD0_WORD1 - EICHD9_WORD1).....4485                                                                                                                                                                        |                                                                                                            |
| 74.15.6 Error Injection Channel Descriptor n, Word2 (EICHD0_WORD2 - EICHD9_WORD2).....4487                                                                                                                                                                        |                                                                                                            |
| 74.15.7 Error Injection Channel Descriptor 1, Word0 (EICHD1_WORD0).....................................4488                                                                                                                                                       |                                                                                                            |
| 74.15.8 Error Injection Channel Descriptor n, Word0 (EICHD2_WORD0 - EICHD9_WORD0).....4489                                                                                                                                                                        |                                                                                                            |
| 74.16 EIM_PFE5 register descriptions......................................................................................4490 74.16.1 EIM_PFE5 memory map...................................................................................................4492 | 4495                                                                                                       |
| 74.16.2 Error Injection Module Configuration Register (EIMCR)................................................... 74.16.3 Error Injection Channel Enable register                                                                                                  | 4496                                                                                                       |
| (EICHEN)........................................................... 74.16.4 Error Injection Channel Descriptor n, Word1 (EICHD0_WORD1 -                                                                                                                           | EICHD1_WORD1).....4505                                                                                     |
| 74.16.5 Error Injection Channel Descriptor n, Word1 (EICHD2_WORD1 - EICHD3_WORD1).....4506                                                                                                                                                                        |                                                                                                            |
| 74.16.6 Error Injection Channel Descriptor 4, Word1 (EICHD4_WORD1).....................................4507                                                                                                                                                       |                                                                                                            |
| 74.16.7 Error Injection Channel Descriptor n, Word1 (EICHD5_WORD1 - EICHD6_WORD1).....4508                                                                                                                                                                        |                                                                                                            |
| 74.16.8 Error Injection Channel Descriptor 7, Word1 (EICHD7_WORD1).....................................4509                                                                                                                                                       |                                                                                                            |
| 74.16.9 Error Injection Channel Descriptor n, Word0 (EICHD8_WORD0 - EICHD13_WORD0)...4510                                                                                                                                                                         |                                                                                                            |
| 74.16.10 Error Injection Channel Descriptor n, Word1 (EICHD8_WORD1 - EICHD27_WORD1).4511 74.16.11 Error Injection Channel Descriptor n, Word2 (EICHD8_WORD2 -                                                                                                     |                                                                                                            |
| 74.16.12 Error Injection Channel Descriptor 14, Word0 (EICHD14_WORD0)...............................4514                                                                                                                                                          | EICHD28_WORD2).4513                                                                                        |
| 74.16.13 Error Injection Channel Descriptor 15, Word0 (EICHD15_WORD0)...............................4515                                                                                                                                                          |                                                                                                            |
| 74.16.14 Error Injection Channel Descriptor 16, Word0 (EICHD16_WORD0)...............................4516                                                                                                                                                          |                                                                                                            |
| 74.16.15 Error Injection Channel Descriptor 17, Word0 (EICHD17_WORD0)...............................4517                                                                                                                                                          |                                                                                                            |
| 74.16.16 Error Injection Channel Descriptor 18, Word0 (EICHD18_WORD0)...............................4518                                                                                                                                                          |                                                                                                            |
| 74.16.17 Error Injection Channel Descriptor 19, Word0 (EICHD19_WORD0)...............................4519                                                                                                                                                          |                                                                                                            |
| 74.16.18 Error Injection Channel Descriptor 20, Word0 (EICHD20_WORD0)...............................4520                                                                                                                                                          |                                                                                                            |
| 74.16.19 Error Injection Channel Descriptor 21, Word0 (EICHD21_WORD0)...............................4521                                                                                                                                                          |                                                                                                            |
| 74.16.20 Error Injection Channel Descriptor 22, Word0 (EICHD22_WORD0)...............................4522                                                                                                                                                          |                                                                                                            |
| 74.16.21 Error Injection Channel Descriptor 23, Word0 (EICHD23_WORD0)...............................4523                                                                                                                                                          |                                                                                                            |
| 74.16.22 Error Injection Channel Descriptor 24, Word0 (EICHD24_WORD0)...............................4524                                                                                                                                                          |                                                                                                            |

| 74.16.23 Error Injection Channel Descriptor 25, Word0 (EICHD25_WORD0)...............................4525                                                                                                                                                                        |                    |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------|
| 74.16.24 Error Injection Channel Descriptor 25, Word3 (EICHD25_WORD3)...............................4526                                                                                                                                                                        |                    |
| 74.16.25 Error Injection Channel Descriptor 25, Word4 (EICHD25_WORD4)...............................4527                                                                                                                                                                        |                    |
| 74.16.26 Error Injection Channel Descriptor 26, Word0 (EICHD26_WORD0)...............................4528                                                                                                                                                                        |                    |
| 74.16.27 Error Injection Channel Descriptor 27, Word0 (EICHD27_WORD0)...............................4529                                                                                                                                                                        |                    |
| 74.16.28 Error Injection Channel Descriptor 28, Word0 (EICHD28_WORD0)...............................4530                                                                                                                                                                        |                    |
| 74.16.29 Error Injection Channel Descriptor n, Word1 (EICHD28_WORD1 - EICHD29_WORD1)4531                                                                                                                                                                                        |                    |
| 74.16.30 Error Injection Channel Descriptor 29, Word0 (EICHD29_WORD0)...............................4532                                                                                                                                                                        |                    |
| 74.16.31 Error Injection Channel Descriptor n, Word0 (EICHD30_WORD0 - EICHD31_WORD0)4533                                                                                                                                                                                        |                    |
| 74.16.32 Error Injection Channel Descriptor n, Word1 (EICHD30_WORD1 - 74.17 EIM_PFE6 register descriptions......................................................................................4535                                                                            | EICHD31_WORD1)4534 |
| 74.17.1 EIM_PFE6 memory                                                                                                                                                                                                                                                         |                    |
| map...................................................................................................4536 74.17.2 Error Injection Module Configuration Register (EIMCR)...................................................                                                     | 4536               |
| 74.17.3 Error Injection Channel Enable register (EICHEN)...........................................................                                                                                                                                                             | 4537               |
| 74.17.4 Error Injection Channel Descriptor n, Word0 (EICHD0_WORD0 - EICHD1_WORD0).....4541                                                                                                                                                                                      |                    |
| 74.17.5 Error Injection Channel Descriptor n, Word1 (EICHD0_WORD1 - EICHD1_WORD1).....4542                                                                                                                                                                                      |                    |
| 74.18 Functional description......................................................................................................4542                                                                                                                                          |                    |
| 74.19 Initialization......................................................................................................................4543                                                                                                                                  |                    |
| 74.21 Glossary..........................................................................................................................                                                                                                                                        |                    |
|                                                                                                                                                                                                                                                                                 | 4543               |
| Chapter 75 Cyclic Redundancy Check (CRC) Unit..........................................4544                                                                                                                                                                                     |                    |
| 75.1 Overview............................................................................................................................4544                                                                                                                                   |                    |
| 75.1.1 Block diagram.....................................................................................................................                                                                                                                                       | 4544               |
| 75.1.2 Features..............................................................................................................................4544                                                                                                                               |                    |
| 75.2 Functional description........................................................................................................4544                                                                                                                                         |                    |
| 75.2.1 Peripheral bus interface......................................................................................................                                                                                                                                           | 4545               |
| 75.2.2 Operation sections..............................................................................................................                                                                                                                                         | 4546               |
| 75.2.3 Clocking..............................................................................................................................                                                                                                                                   | 4547               |
| 75.2.4 Interrupts.............................................................................................................................4547                                                                                                                              |                    |
| 75.3 External signals.................................................................................................................4547                                                                                                                                      |                    |
| 75.4 Initialization .......................................................................................................................4547                                                                                                                                 |                    |
| 75.4.1 Programming example........................................................................................................4547 75.4.2 Register programming.........................................................................................................4549 |                    |
| Configuration register values...............................................................................................................                                                                                                                                    | 4550               |
| Current status register initial values.....................................................................................................4550                                                                                                                                 |                    |
| Examples of input data and expected output data...............................................................................4550 CRC register descriptions..................................................................................................4551              |                    |
| 75.5 75.5.1 CRC memory map..............................................................................................................                                                                                                                                        | 4551               |
| 75.5.2 Configuration Register (CFG1 - CFG3)...............................................................................4551                                                                                                                                                  |                    |
| 75.5.3 Input Register (INP1 - INP3)...............................................................................................                                                                                                                                              | 4553               |
| 75.5.4 Current Status Register (CSTAT1 - CSTAT3)....................................................................                                                                                                                                                            | 4554               |
| 75.5.5 Output Register (OUTP1 - OUTP3)....................................................................................                                                                                                                                                      | 4555               |
| Chapter 76 Debug............................................................................................4557                                                                                                                                                                |                    |
| 76.1                                                                                                                                                                                                                                                                            |                    |
| Introduction........................................................................................................................4557                                                                                                                                        |                    |
| 76.2 Block diagram....................................................................................................................4557                                                                                                                                      |                    |
| 76.2.1 S32G accelerator subsystem debug block diagram............................................................4558 76.3 Features............................................................................................................................                 | 4559               |
| 76.4 Debug................................................................................................................................4561                                                                                                                                  |                    |
| 76.4.1 Test and Debug Access Port (TAP) connectivity................................................................                                                                                                                                                            | 4561               |
| 76.4.2 Debug Access Port (DAP) TAP...........................................................................................4561                                                                                                                                               |                    |
| 76.4.3 System JTAG Controller (JTAGC)......................................................................................                                                                                                                                                     | 4562               |
| Chip JTAG ID.......................................................................................................................................4564                                                                                                                         |                    |

| JTAG Data Communication (JDC) module..........................................................................................4564                                                                                                                                                       |                                                                                                                      |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------|
| 76.5 APB memory map.............................................................................................................                                                                                                                                                         | 4565                                                                                                                 |
| 76.5.1 S32G accelerator debug APB memory map.......................................................................4573                                                                                                                                                                  |                                                                                                                      |
| 76.6 Trace.................................................................................................................................                                                                                                                                              | 4574                                                                                                                 |
| 76.6.1 Trace modules and connectivity..........................................................................................4574                                                                                                                                                      |                                                                                                                      |
| S32G accelerator trace modules and connectivity...............................................................................4576                                                                                                                                                       |                                                                                                                      |
| 76.6.2 Trace assignments..............................................................................................................4577                                                                                                                                               |                                                                                                                      |
| S32G accelerator trace assignments...................................................................................................4578                                                                                                                                                |                                                                                                                      |
| 76.7 Embedded Cross Trigger (ECT)........................................................................................4578                                                                                                                                                            |                                                                                                                      |
| 76.7.1 CTI assignments................................................................................................................. assignments...................................................................................4583                                               | 4579                                                                                                                 |
| S32G accelerator subsystem CTI 76.8 NoC trace..........................................................................................................................                                                                                                                  |                                                                                                                      |
|                                                                                                                                                                                                                                                                                          | 4586                                                                                                                 |
| 76.8.1 S32G accelerator subsystem NoC trace.............................................................................4592                                                                                                                                                             |                                                                                                                      |
| 76.8.2 Observability.......................................................................................................................                                                                                                                                              | 4594                                                                                                                 |
| Concepts..............................................................................................................................................4594                                                                                                                               |                                                                                                                      |
| Operation.............................................................................................................................................                                                                                                                                   | 4595                                                                                                                 |
| Technical reference.............................................................................................................................                                                                                                                                         | 4601                                                                                                                 |
| 76.9 Debug and trace under functional reset............................................................................                                                                                                                                                                  | 4612                                                                                                                 |
| 76.10 MDM_AP register descriptions........................................................................................4613                                                                                                                                                           |                                                                                                                      |
| 76.10.1 MDM_AP memory map.....................................................................................................4614                                                                                                                                                       |                                                                                                                      |
| 76.10.2 MDM_AP status (STATUS)...............................................................................................4614                                                                                                                                                        |                                                                                                                      |
| 76.10.3 MDM_AP control (CONTROL)..........................................................................................                                                                                                                                                               | 4617                                                                                                                 |
| 76.10.4 WIR enable (WIR_EN)......................................................................................................                                                                                                                                                        | 4622                                                                                                                 |
| 76.10.5 WIR release (WIR_REL)...................................................................................................                                                                                                                                                         | 4623                                                                                                                 |
| 76.10.6 MDM_AP status 2 (STATUS2)..........................................................................................4623                                                                                                                                                          |                                                                                                                      |
| 76.10.7 Cortex-A53 A0 debug (CORTEX_A53_A0_IP_DBG)........................................................4626                                                                                                                                                                           |                                                                                                                      |
| 76.10.8 MDM_AP control 2 (CONTROL2).....................................................................................                                                                                                                                                                 | 4627                                                                                                                 |
| 76.10.9 Cortex-A53 A1 debug (CA53_A1_IP_DBG)......................................................................                                                                                                                                                                       | 4628                                                                                                                 |
| 76.10.10 Cortex-A53 B0 debug (CORTEX_A53_B0_IP_DBG)......................................................4628                                                                                                                                                                            |                                                                                                                      |
| 76.10.11 Cortex-A53 B1 debug (CORTEX_A53_B1_IP_DBG)......................................................4629                                                                                                                                                                            |                                                                                                                      |
| 76.10.12 Cortex M7_0 debug (CORTEX_M7_0_IP_DBG).............................................................4630                                                                                                                                                                         |                                                                                                                      |
| 76.10.13 Cortex M7_1 debug (CORTEX_M7_1_IP_DBG).............................................................4631                                                                                                                                                                         |                                                                                                                      |
| 76.10.14 Cortex M7_2 debug (CORTEX_M7_2_IP_DBG).............................................................4631                                                                                                                                                                         |                                                                                                                      |
| 76.10.15 DAP enable control (DAP_EN_CTRL)............................................................................                                                                                                                                                                    | 4632                                                                                                                 |
| 76.11 Debug resets...................................................................................................................4634 76.12 Security............................................................................................................................4634 |                                                                                                                      |
| 76.12.1 Arm authentication signals................................................................................................4634                                                                                                                                                   |                                                                                                                      |
| 76.12.2 Security fuses....................................................................................................................4635                                                                                                                                           |                                                                                                                      |
| 76.13 Programming checklists..................................................................................................                                                                                                                                                           | 4635                                                                                                                 |
| 76.13.1 FCCU considerations........................................................................................................4635                                                                                                                                                  |                                                                                                                      |
| 76.13.2 Lockstep considerations....................................................................................................4635                                                                                                                                                  |                                                                                                                      |
| 76.14 Pin interface.....................................................................................................................4636                                                                                                                                             |                                                                                                                      |
| 76.14.1 Debug port pin descriptions..............................................................................................                                                                                                                                                        | 4636                                                                                                                 |
| 76.14.2 Trace port pin descriptions................................................................................................4636                                                                                                                                                  |                                                                                                                      |
| 76.15 Timestamp distribution network.......................................................................................4636                                                                                                                                                          |                                                                                                                      |
| 76.15.1 S32G accelerator timestamp distribution network.............................................................4637                                                                                                                                                                 |                                                                                                                      |
| 76.16 Low power debug ...........................................................................................................4638                                                                                                                                                    |                                                                                                                      |
| 76.17 References......................................................................................................................4638                                                                                                                                               |                                                                                                                      |
| Chapter 77 JTAG Controller (JTAGC)............................................................. 4639 77.1 Chip-specific JTAGC information......................................................................................                                                          | 4639 register...................................................................................................4639 |
| 77.1.1 Chip identification 77.1.2 Clock frequency during the boot process............................................................................4639                                                                                                                                |                                                                                                                      |
| 77.2 Overview............................................................................................................................4639                                                                                                                                            |                                                                                                                      |

77.2.1 Block diagram..................................................................................................................... 4639

| 77.2.2 Features..............................................................................................................................4639                                                                                                                                             |                                                                                                                              |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------|
| 77.3 Register description...........................................................................................................4640                                                                                                                                                      |                                                                                                                              |
| 77.3.1 Instruction register...............................................................................................................4640                                                                                                                                                |                                                                                                                              |
| 77.3.2 Bypass register...................................................................................................................                                                                                                                                                     | 4640                                                                                                                         |
| 77.3.3 Device identification register...............................................................................................                                                                                                                                                          | 4640                                                                                                                         |
| 77.3.4 Boundary scan register.......................................................................................................                                                                                                                                                          | 4641                                                                                                                         |
| 77.4 Functional description........................................................................................................4642                                                                                                                                                       |                                                                                                                              |
| 77.4.1 Modes of operation.............................................................................................................                                                                                                                                                        | 4642                                                                                                                         |
| IEEE 1149.1-2001 defined test modes................................................................................................4642                                                                                                                                                       |                                                                                                                              |
| Bypass mode.......................................................................................................................................                                                                                                                                            | 4642                                                                                                                         |
| 77.4.2 IEEE 1149.1-2001 (JTAG) TAP..........................................................................................                                                                                                                                                                  | 4642                                                                                                                         |
| 77.4.3 TAP controller state machine..............................................................................................4642                                                                                                                                                         |                                                                                                                              |
| Enabling the TAP controller.................................................................................................................                                                                                                                                                  | 4643                                                                                                                         |
| Selecting an IEEE 1149.1-2001 register..............................................................................................4643                                                                                                                                                      |                                                                                                                              |
| 77.4.4 JTAGC block instructions....................................................................................................4644                                                                                                                                                       |                                                                                                                              |
| IDCODE instruction..............................................................................................................................4644                                                                                                                                          |                                                                                                                              |
| PRELOAD instruction..........................................................................................................................                                                                                                                                                 | 4644                                                                                                                         |
| EXTEST external test instruction.........................................................................................................4644                                                                                                                                                 |                                                                                                                              |
| HIGHZ instruction................................................................................................................................                                                                                                                                             | 4644                                                                                                                         |
| CLAMP instruction...............................................................................................................................                                                                                                                                              | 4644                                                                                                                         |
| ACCESS_AUX_x instructions .............................................................................................................                                                                                                                                                       | 4644                                                                                                                         |
| BYPASS instruction.............................................................................................................................                                                                                                                                               | 4645                                                                                                                         |
| 77.4.5 Boundary scan....................................................................................................................                                                                                                                                                      | 4645                                                                                                                         |
| 77.4.6 Clocking..............................................................................................................................                                                                                                                                                 | 4645                                                                                                                         |
| 77.4.7 Interrupts.............................................................................................................................4645                                                                                                                                            |                                                                                                                              |
| 77.4.8 Reset...................................................................................................................................4645                                                                                                                                           |                                                                                                                              |
| JTAGC reset configuration...................................................................................................................4645 77.5 External signals.................................................................................................................4645   |                                                                                                                              |
| 77.5.1 Test clock input (TCK).........................................................................................................4646                                                                                                                                                    |                                                                                                                              |
| 77.5.2 Test data input (TDI)...........................................................................................................                                                                                                                                                       | 4646                                                                                                                         |
| 77.5.3 Test data output (TDO).......................................................................................................                                                                                                                                                          | 4646                                                                                                                         |
| 77.5.4 Test mode select (TMS)......................................................................................................4646                                                                                                                                                       |                                                                                                                              |
| 77.5.5 JCOMP JTAG compliance..................................................................................................                                                                                                                                                                | 4646                                                                                                                         |
| 77.6 Initialization........................................................................................................................4646                                                                                                                                               |                                                                                                                              |
| 77.7 Application information......................................................................................................4646                                                                                                                                                        |                                                                                                                              |
| Chapter 78 JTAG Data Communication (JDC)................................................4647                                                                                                                                                                                                  |                                                                                                                              |
| 78.1 Overview............................................................................................................................4647 78.1.1 Block diagram.....................................................................................................................       | 4647                                                                                                                         |
| 78.2 Functional description........................................................................................................4648                                                                                                                                                       |                                                                                                                              |
| 78.2.1 JDC functionality.................................................................................................................                                                                                                                                                     | 4648                                                                                                                         |
| 78.2.2 JTAG register access..........................................................................................................4648                                                                                                                                                     |                                                                                                                              |
| JDC block instructions......................................................................................................................... 78.2.3 Clocking.............................................................................................................................. | 4648 4649                                                                                                                    |
| 78.2.4 Interrupts.............................................................................................................................4649                                                                                                                                            | signals.................................................................................................................4649 |
| 78.3 External 78.4 Initialization........................................................................................................................4649                                                                                                                                 |                                                                                                                              |
| 78.5 JDC register descriptions..................................................................................................                                                                                                                                                              | 4649                                                                                                                         |
| 78.5.1 JDC memory map...............................................................................................................                                                                                                                                                          | 4649                                                                                                                         |
| 78.5.2 Module Configuration Register (MCR)................................................................................4650 78.5.3 Module Status Register (MSR)...........................................................................................                                 | 4651                                                                                                                         |
| 78.5.4 JTAG Output Data Register (JOUT_IPS)............................................................................4652                                                                                                                                                                   |                                                                                                                              |
| 78.5.5 JTAG Input Data Register (JIN_IPS)...................................................................................4653                                                                                                                                                              |                                                                                                                              |

| 78.6 Non-memory-mapped register definition...........................................................................4654                                                                                                                                                                          |           |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------|
| 78.6.1 JTAG output data register (JOUT)......................................................................................                                                                                                                                                                      | 4654      |
| 78.6.2 JTAG input data register (JIN)............................................................................................                                                                                                                                                                  | 4654      |
| 78.7 Secure challenge/response connection procedure...........................................................                                                                                                                                                                                     | 4655      |
| 78.8 Glossary............................................................................................................................                                                                                                                                                          | 4656      |
| Chapter 79 Aurora Trace Port (ATP) Subsystem............................................                                                                                                                                                                                                           | 4657      |
| 79.1 Introduction........................................................................................................................4657                                                                                                                                                      |           |
| 79.1.1 Features..............................................................................................................................4657                                                                                                                                                  |           |
| 79.2                                                                                                                                                                                                                                                                                               |           |
| Overview............................................................................................................................4658 79.3 ATP register descriptions..................................................................................................                          | 4658      |
| 79.3.1 ATP memory map...............................................................................................................                                                                                                                                                               | 4658      |
| 79.3.2 PLL Control (PLLC).............................................................................................................4660                                                                                                                                                         |           |
| 79.3.3 PLL Status (PLLS)..............................................................................................................                                                                                                                                                             | 4661      |
| 79.3.4 PLL Divider (PLLDIV)..........................................................................................................4662                                                                                                                                                          |           |
| 79.3.5 PLL Calibration 2 (PLLCAL_2)............................................................................................4664                                                                                                                                                                |           |
| 79.3.6 PLL Clock MUX (PLLCKMUX)............................................................................................4665                                                                                                                                                                    |           |
| 79.3.7 AL Status (ALS)..................................................................................................................                                                                                                                                                           | 4666      |
| 79.3.8 AL General Control (ALGC)................................................................................................                                                                                                                                                                   | 4668      |
| 79.3.9 AL Training Control (ALTC).................................................................................................4670                                                                                                                                                             |           |
| 79.3.10 LVDS TX IO Configuration (LVDSTX)...............................................................................4673                                                                                                                                                                       |           |
| 79.3.11 LVDS RX IO Configuration (LVDSRX)..............................................................................4675                                                                                                                                                                        |           |
| 79.3.12 LVDS TX OBE Configuration (LVDSTXOBE)...................................................................                                                                                                                                                                                   | 4676      |
| 79.3.13 CIA Control (CIAC)............................................................................................................4677                                                                                                                                                         |           |
| 79.3.14 Aurora Trace Port Enable (ATPE).....................................................................................4679                                                                                                                                                                   |           |
| 79.3.15 Integration Mode Control (ITCTRL)...................................................................................4680                                                                                                                                                                   |           |
| 79.3.16 Claim Tag Set (CLAIMSET)..............................................................................................4680                                                                                                                                                                 |           |
| 79.3.17 Claim Tag Clear (CLAIMCLR)...........................................................................................4681                                                                                                                                                                  |           |
| 79.3.18 Device Affinity 0 (DEVAFF0).............................................................................................4682                                                                                                                                                               |           |
| 79.3.19 Device Affinity 1 (DEVAFF1).............................................................................................4682 79.3.20 Lock Access Register (LAR).............................................................................................                               | 4683      |
| 79.3.21 Lock Status Register (LSR)...............................................................................................4684                                                                                                                                                              |           |
| 79.3.22 Authentication Status (AUTHSTATUS).............................................................................4685                                                                                                                                                                        |           |
| 79.3.23 Device Architecture (DEVARCH)......................................................................................4686                                                                                                                                                                    |           |
| 79.3.24 Device Configuration 2 (DEVID2).....................................................................................                                                                                                                                                                       | 4687      |
| 79.3.25 Device Configuration 1 (DEVID1).....................................................................................                                                                                                                                                                       | 4687      |
| 79.3.26 Device Configuration (DEVID)..........................................................................................                                                                                                                                                                     | 4688      |
| 79.3.27 Device Type Identifier (DEVTYPE)...................................................................................                                                                                                                                                                        | 4689      |
| 79.3.28 Peripheral Identification Register 4 (PIDR4).....................................................................                                                                                                                                                                          | 4690      |
| 79.3.29 Peripheral Identification Register 0 (PIDR0).....................................................................                                                                                                                                                                          | 4690      |
| 79.3.30 Peripheral Identification Register 1 (PIDR1).....................................................................                                                                                                                                                                          | 4691 4692 |
| 79.3.31 Peripheral Identification Register 2 (PIDR2).....................................................................                                                                                                                                                                          | 4693      |
| 79.3.32 Peripheral Identification Register 3 (PIDR3)..................................................................... 79.3.33 Component Identification Register 0 (CIDR0)...................................................................4694                                               |           |
| 79.3.34 Component Identification Register 1 (CIDR1)...................................................................4694                                                                                                                                                                         |           |
| 79.3.35 Component Identification Register 2 (CIDR2)...................................................................4695                                                                                                                                                                         |           |
| 79.3.36 Component Identification Register 3 (CIDR3)...................................................................4696                                                                                                                                                                         |           |
| 79.4 Functional description........................................................................................................4697                                                                                                                                                            |           |
| 79.4.1 CoreSight interface adaptor................................................................................................                                                                                                                                                                 | 4697      |
| CIA functional blocks...........................................................................................................................                                                                                                                                                   | 4697      |
| TPIU interface module.........................................................................................................................                                                                                                                                                     | 4698      |
| Buffer management module.................................................................................................................4698 AL interface module.............................................................................................................................4698 |           |
| Register configuration module.............................................................................................................                                                                                                                                                         | 4698      |

| Clock gating module............................................................................................................................                                                                                                                      | 4698                                                                                                         |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------|
| 79.4.2 Aurora link...........................................................................................................................4699                                                                                                                    |                                                                                                              |
| AL functional blocks.............................................................................................................................4699                                                                                                                |                                                                                                              |
| AL link training.....................................................................................................................................                                                                                                                | 4700                                                                                                         |
| AL static training..................................................................................................................................                                                                                                                 | 4700                                                                                                         |
| AL transmission procedure..................................................................................................................                                                                                                                          | 4701                                                                                                         |
| AL clock compensation considerations................................................................................................4701                                                                                                                             |                                                                                                              |
| 79.4.3 Aurora PHY.........................................................................................................................4702                                                                                                                       |                                                                                                              |
| AP modes of operation........................................................................................................................                                                                                                                        | 4702                                                                                                         |
| AP functional blocks.............................................................................................................................4702                                                                                                                |                                                                                                              |
| 79.4.4 Aurora PLL..........................................................................................................................4703                                                                                                                      |                                                                                                              |
| PLL clock configuration........................................................................................................................4704                                                                                                                  |                                                                                                              |
| 79.5 Initialization sequence.......................................................................................................4704                                                                                                                              |                                                                                                              |
| Appendix A General Changes......................................................................... A.1 General changes.................................................................................................................4707                         | 4707                                                                                                         |
| Appendix B Release notes...............................................................................4708                                                                                                                                                          |                                                                                                              |
| B.1 About This Manual changes................................................................................................4708 changes...........................................................................................................4708             |                                                                                                              |
| B.2 Introduction                                                                                                                                                                                                                                                     |                                                                                                              |
| B.3 Memory Map changes.........................................................................................................4708                                                                                                                                  |                                                                                                              |
| B.4 Signal Description changes.................................................................................................4708                                                                                                                                  |                                                                                                              |
| B.5 Arm modules changes........................................................................................................ changes..........................................................................................................4708                | 4708                                                                                                         |
| B.6 NoC module                                                                                                                                                                                                                                                       |                                                                                                              |
| B.7 Ncore...................................................................................................................................4708                                                                                                                     |                                                                                                              |
| B.7.1 Chip-specific Ncore information changes.............................................................................                                                                                                                                           | 4708                                                                                                         |
| B.7.2 Ncore module changes                                                                                                                                                                                                                                           | ........................................................................................................4708 |
| B.8 MSCM module changes......................................................................................................4708 B.9 MCM module changes .......................................................................................................4708 |                                                                                                              |
| B.10 A53_CLUSTER_GPR module changes............................................................................4709                                                                                                                                                  |                                                                                                              |
| B.11 CM7_CLUSTER_GPR module changes...........................................................................4709                                                                                                                                                   |                                                                                                              |
| B.12 Enhanced Direct Memory Access (eDMA)........................................................................4709                                                                                                                                                |                                                                                                              |
| B.12.1 Chip-specific eDMA information changes...........................................................................4709                                                                                                                                         |                                                                                                              |
| B.12.2 eDMA3 module changes....................................................................................................                                                                                                                                      | 4709                                                                                                         |
| B.13 DMA_CRC module changes ............................................................................................4709                                                                                                                                         |                                                                                                              |
| B.14 Direct Memory Access Multiplexer (DMAMUX)................................................................                                                                                                                                                       | 4709                                                                                                         |
| B.14.1 Chip-specific DMAMUX information changes.....................................................................4709                                                                                                                                             |                                                                                                              |
| B.14.2 DMAMUX module changes................................................................................................                                                                                                                                         | 4709                                                                                                         |
| B.15 Extended Resource Domain Controller (XRDC)...............................................................4709                                                                                                                                                   |                                                                                                              |
| B.15.1 Chip-specific XRDC information changes...........................................................................4709                                                                                                                                         |                                                                                                              |
| B.15.2 Chip-specific XRDC information changes...........................................................................4709                                                                                                                                         |                                                                                                              |
| B.15.3 Chip-specific XRDC changes.............................................................................................                                                                                                                                       | 4709                                                                                                         |
| B.15.4 XRDC module changes......................................................................................................                                                                                                                                     | 4710                                                                                                         |
| B.16 System Integration Unit Lite2 (SIUL2)...............................................................................4710                                                                                                                                        |                                                                                                              |
| B.16.1 Application Extension-Specific SIUL2 Changes.................................................................                                                                                                                                                 | 4710                                                                                                         |
| B.16.2 SIUL2 module changes .....................................................................................................                                                                                                                                    | 4710                                                                                                         |
| B.17 SEMA42 module changes.................................................................................................4710                                                                                                                                      |                                                                                                              |
| B.18 SRC module changes.......................................................................................................4710                                                                                                                                   |                                                                                                              |
| B.19 S32G_MAIN_GPR module changes.................................................................................4710                                                                                                                                               |                                                                                                              |
| B.20 S32G_STDBY_GPR module changes..............................................................................4710                                                                                                                                                 |                                                                                                              |

| B.21 REG_PROT module changes...........................................................................................4710                                                                                                                                                    |                                                                                                                           |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------|
| B.22 Wakeup Unit (WKPU).......................................................................................................                                                                                                                                                 | 4710                                                                                                                      |
| B.22.1 Chip-specific [S32G] information changes..........................................................................4710                                                                                                                                                  |                                                                                                                           |
| B.22.2 WKPU module changes                                                                                                                                                                                                                                                     | .....................................................................................................4710                 |
| B.23 Clocking                                                                                                                                                                                                                                                                  | changes..............................................................................................................4711 |
| B.24 Clock Generation Module (MC_CGM)..............................................................................                                                                                                                                                            | 4711                                                                                                                      |
| B.24.1 Chip-specific MC_CGM information                                                                                                                                                                                                                                        | changes.....................................................................4711                                          |
| B.24.2 Chip-specific MC_CGM_2 implementation                                                                                                                                                                                                                                   | changes...........................................................4711                                                    |
| B.24.3 MC_CGM module changes                                                                                                                                                                                                                                                   | ................................................................................................4711                      |
| B.25 DFS module changes                                                                                                                                                                                                                                                        | .......................................................................................................4711               |
| B.26 PLLDIG module changes..................................................................................................4711                                                                                                                                               |                                                                                                                           |
| B.27 FXOSC module changes..................................................................................................                                                                                                                                                    | 4711                                                                                                                      |
| B.28 Reset changes..................................................................................................................4711                                                                                                                                       |                                                                                                                           |
| B.29 Reset Generation Module (MC_RGM)..............................................................................4712                                                                                                                                                        |                                                                                                                           |
| B.29.1 Chip-specific MC_RGM information                                                                                                                                                                                                                                        | changes.....................................................................4712                                          |
| B.29.2 MC_RGM module changes.................................................................................................4712 changes....................................................................................................................4712              |                                                                                                                           |
| B.30 Boot                                                                                                                                                                                                                                                                      |                                                                                                                           |
| B.31 Power management changes...........................................................................................                                                                                                                                                       | 4712                                                                                                                      |
| B.32 Mode Entry Module (MC_ME)...........................................................................................4712                                                                                                                                                  |                                                                                                                           |
| B.32.1 Chip-specific MC_ME information                                                                                                                                                                                                                                         | changes........................................................................4712                                       |
| B.32.2 MC_ME module changes....................................................................................................4712                                                                                                                                            |                                                                                                                           |
| B.33 MC_PCU changes.............................................................................................................4712                                                                                                                                           |                                                                                                                           |
| B.34 Power Management Controller (PMC)..............................................................................4712                                                                                                                                                       |                                                                                                                           |
| B.34.1 Chip-specific PMC information changes B.34.2 PMC module changes........................................................................................................                                                                                                 | ............................................................................4712 4712                                     |
| B.35 SRAM Controller (SRAMC)...............................................................................................4712                                                                                                                                                |                                                                                                                           |
| B.35.1 Chip-specific [S32G] information changes..........................................................................4712                                                                                                                                                  |                                                                                                                           |
| B.35.2 SRAMC module changes ..................................................................................................                                                                                                                                                 | 4713                                                                                                                      |
| B.36 DDR Subsystem................................................................................................................4713                                                                                                                                         |                                                                                                                           |
| B.36.1 Chip-specific DDR information changes.............................................................................4713                                                                                                                                                  |                                                                                                                           |
| B.36.2 DDR module changes.........................................................................................................4713                                                                                                                                         |                                                                                                                           |
| B.37 DDR_GPR module changes.............................................................................................                                                                                                                                                       | 4713                                                                                                                      |
| B.38 Quad Serial Peripheral Interface (QuadSPI).....................................................................4713                                                                                                                                                       |                                                                                                                           |
| B.38.1 Chip-specific QuadSPI changes.........................................................................................4713                                                                                                                                              |                                                                                                                           |
| B.38.2 QuadSPI module changes                                                                                                                                                                                                                                                  | .................................................................................................4713                     |
| B.39 Ultra Secured Digital Host Controller (uSDHC).................................................................4713                                                                                                                                                        |                                                                                                                           |
| B.39.1 Chip-specific uSDHC implementation changes..................................................................4713                                                                                                                                                        |                                                                                                                           |
| B.39.2 uSDHC module changes....................................................................................................                                                                                                                                                | 4714                                                                                                                      |
| B.40 System Timer Module (STM)............................................................................................4714 B.40.1 Chip-specific STM information                                                                                                            | changes............................................................................. 4714                                 |
| B.40.2 STM module changes.........................................................................................................4714                                                                                                                                         |                                                                                                                           |
| B.41 Software Watchdog Timer (SWT).....................................................................................4714                                                                                                                                                    |                                                                                                                           |
| B.41.1 Chip-specific SWT information changes.............................................................................4714                                                                                                                                                  |                                                                                                                           |
| B.41.2 SWT module changes........................................................................................................                                                                                                                                              | 4714                                                                                                                      |
| B.42 Periodic Interrupt Timer                                                                                                                                                                                                                                                  | (PIT)............................................................................................4715                     |
| B.42.1 Chip-specific PIT information changes...............................................................................                                                                                                                                                    | 4715                                                                                                                      |
| B.42.2 PIT module changes                                                                                                                                                                                                                                                      | ..........................................................................................................4715            |
| B.43 FlexTimer (FTM)...............................................................................................................                                                                                                                                            | 4715                                                                                                                      |
| B.43.1 Chip-specific FTM                                                                                                                                                                                                                                                       | changes............................................................................. 4715                                 |
| information B.43.2 FTM module changes.........................................................................................................4715                                                                                                                             |                                                                                                                           |
| B.44 Real Time Clock (RTC).....................................................................................................4715                                                                                                                                            |                                                                                                                           |
| B.44.1 Chip-specific RTC implementation changes.......................................................................4715                                                                                                                                                     |                                                                                                                           |
| B.44.2 RTC module changes.........................................................................................................4715 B.45 I 2 C module changes..........................................................................................................4715 |                                                                                                                           |
| B.46 Gigabit Ethernet Media Access Controller (GMAC)..........................................................4715                                                                                                                                                             |                                                                                                                           |

| B.46.1 Chip-specific GMAC                                                                                                                                                                                                                                                                                                    | changes.............................................................................................4715       |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------|
| B.46.2 GMAC subsystem changes................................................................................................                                                                                                                                                                                                | 4715                                                                                                           |
| B.47 PFE module changes........................................................................................................4715                                                                                                                                                                                          |                                                                                                                |
| B.48 LINFlexD...........................................................................................................................4716                                                                                                                                                                                 |                                                                                                                |
| B.48.1 Chip-specific LINFlexD information                                                                                                                                                                                                                                                                                    | changes......................................................................4716                              |
| B.48.2 LINFlexD module changes.................................................................................................                                                                                                                                                                                              | 4716                                                                                                           |
| B.49 Serial Peripheral Interface (SPI).......................................................................................                                                                                                                                                                                                | 4716                                                                                                           |
| B.49.1 Chip-specific SPI information changes...............................................................................4716                                                                                                                                                                                              |                                                                                                                |
| B.49.2 SPI module changes                                                                                                                                                                                                                                                                                                    | ..........................................................................................................4716 |
| B.50 CAN (FlexCAN).................................................................................................................4716                                                                                                                                                                                      |                                                                                                                |
| B.50.1 Chip-specific S32G FlexCAN implementation                                                                                                                                                                                                                                                                             | changes......................................................4716                                              |
| B.50.2 FlexCAN module changes..................................................................................................4716                                                                                                                                                                                          |                                                                                                                |
| B.51 S32G CAN Timestamp changes.......................................................................................4716                                                                                                                                                                                                   |                                                                                                                |
| B.52 Chip-specific SerDes information changes.......................................................................4716                                                                                                                                                                                                     |                                                                                                                |
| B.53 SERDES_GPR module changes...................................................................................... module....................................................................................................................                                                                              | 4716                                                                                                           |
| B.54 LLCE                                                                                                                                                                                                                                                                                                                    | 4717                                                                                                           |
| B.55 Universal Serial Bus On-The-Go Controller (USBOTG)................................................... changes........................................................................................                                                                                                                   | 4717                                                                                                           |
| B.55.1 Chip-specific USBOTG                                                                                                                                                                                                                                                                                                  | 4717                                                                                                           |
| B.55.2 USBOTG module changes                                                                                                                                                                                                                                                                                                 | ................................................................................................ 4717          |
| B.56 FlexRay module changes                                                                                                                                                                                                                                                                                                  | .................................................................................................4717          |
| B.57 Cross-Triggering Unit (CTU).............................................................................................4717                                                                                                                                                                                            |                                                                                                                |
| B.57.1 Chip-specific CTU changes................................................................................................ B.57.2 CTU module changes.........................................................................................................4717                                                      | 4717                                                                                                           |
| B.58 Analog-to-Digital Converter (SAR_ADC)...........................................................................4717                                                                                                                                                                                                    |                                                                                                                |
| B.58.1 Chip-specific ADC information changes.............................................................................                                                                                                                                                                                                    | 4717                                                                                                           |
| B.58.2 SAR_ADC module changes                                                                                                                                                                                                                                                                                                | ...............................................................................................4717            |
| B.59 Thermal Monitoring Unit B.59.1 Chip-specific TMU information                                                                                                                                                                                                                                                            | (TMU).........................................................................................4718             |
| B.59.2 TMU changes ....................................................................................................................                                                                                                                                                                                      | changes.............................................................................4718 4718                  |
| B.60 Security changes                                                                                                                                                                                                                                                                                                        |                                                                                                                |
| ..............................................................................................................4718 B.61 Field analysis mechanisms changes.................................................................................4718                                                                               |                                                                                                                |
| B.62 Messaging Unit (MU)........................................................................................................                                                                                                                                                                                             | 4718                                                                                                           |
| B.62.1 Chip-specific MU information changes...............................................................................                                                                                                                                                                                                   | 4718                                                                                                           |
| B.62.2 MU changes........................................................................................................................4718                                                                                                                                                                                |                                                                                                                |
| B.63 On-Chip One Time Programmable (OCOTP) Controller...................................................4718 B.63.1 Chip-specific CRC implementation changes......................................................................                                                                                           |                                                                                                                |
| B.63.2 OCOTP Controller module changes...................................................................................4719                                                                                                                                                                                                | 4718                                                                                                           |
| B.64 FBXC module changes.....................................................................................................4719                                                                                                                                                                                            |                                                                                                                |
| changes.................................................................................................................                                                                                                                                                                                                     | 4719                                                                                                           |
| B.65 Safety B.66 Error Reporting                                                                                                                                                                                                                                                                                             | 4719                                                                                                           |
| Module (ERM)......................................................................................... B.66.1 Chip-specific ERM information changes.............................................................................4719 changes.............................................................................4719 |                                                                                                                |
| B.66.2 Chip-specific ERM information                                                                                                                                                                                                                                                                                         |                                                                                                                |
| B.66.3 ERM module changes........................................................................................................                                                                                                                                                                                            | 4719                                                                                                           |
| B.67 Fault Collection and Control Unit (FCCU).........................................................................4719 .............................................................................................                                                                                                     |                                                                                                                |
| B.67.1 FCCU chip-specific changes .....................................................................................................                                                                                                                                                                                      | 4719                                                                                                           |
| B.67.2 FCCU module changes                                                                                                                                                                                                                                                                                                   | 4719                                                                                                           |
| B.68 Clock Monitoring Unit-Frequency Check (CMU_FC)........................................................                                                                                                                                                                                                                  | 4720                                                                                                           |
| B.68.1 Chip-specific CMU_FC information changes......................................................................4720 changes..................................................................................................4720                                                                                      |                                                                                                                |
| B.68.2 CMU_FC module                                                                                                                                                                                                                                                                                                         |                                                                                                                |
| Clock Monitoring Unit - Frequency                                                                                                                                                                                                                                                                                            |                                                                                                                |
| B.69 Meter (CMU_FM).......................................................4720 B.69.1 Chip-specific CMU_FM information changes......................................................................4720                                                                                                                     |                                                                                                                |
| B.69.2 CMU_FM module changes.................................................................................................                                                                                                                                                                                                | 4720                                                                                                           |
| B.70 SELFTEST_GPR_TOP module changes..........................................................................4720                                                                                                                                                                                                           | changes...................................................................................4720                 |
| B.71 SELFTEST_GPR module B.72 Self-Test Control Unit (STCU2).........................................................................................4720                                                                                                                                                                    |                                                                                                                |

Contents

| B.72.1 Chip-specific STCU2 information changes.........................................................................4720                   |      |
|-----------------------------------------------------------------------------------------------------------------------------------------------|------|
| B.72.2 STCU2 module changes.....................................................................................................4720          |      |
| B.73 SBSW module changes....................................................................................................4720              |      |
| B.74 Error Injection Module (EIM).............................................................................................4721            |      |
| B.74.1 Chip-specific EIM information changes..............................................................................                    | 4721 |
| B.74.2 Chip-specific EIM information changes..............................................................................                    | 4721 |
| B.74.3 EIM changes.......................................................................................................................4721 |      |
| B.75 CRC module changes ......................................................................................................4721            |      |
| B.76 Debug changes.................................................................................................................4721       |      |
| B.77 JTAG Controller (JTAGC).................................................................................................4721             |      |
| B.77.1 Chip-specific JTAGC information changes.........................................................................4721                   |      |
| B.77.2 JTAGC module changes.....................................................................................................4721          |      |
| B.78 JDC module changes........................................................................................................4722           |      |
| B.79 ATP module changes........................................................................................................4722           |      |

## Chapter 1 About This Manual

## 1.1 Audience

This reference manual (RM) is intended for system software, hardware developers, and applications programmers who need to develop products using this chip. It assumes that its users understand operating systems, microprocessor system design, and basic principles of software and hardware.

## 1.2 Organization

This manual has two main sets of chapters.

- Chapters in the first set contain information that applies to all components on the chip.
- Chapters in the second set are organized into functional groupings that detail particular areas of functionality.
- Examples of these groupings are clocking, timers, and communication interfaces.
- Each grouping includes chapters that provide a technical description of individual modules.

## 1.2.1 Attachments

This manual includes key information in the files attached to it. For example, memory map and I/O details. Use the content in these attachments in conjunction with this manual's content.

## NOTE

Select the paperclip icon on the left side of the PDF window to see the list of attachments.

## 1.3 Module descriptions

Each module chapter has two main parts:

- The first section, chip-specific [module name] information, provides details such as the number of module instances on the chip and connections between that module and the other ones. Read this section first because its content is crucial for understanding the information in the other sections of the chapter.
- The subsequent sections provide general information about the module, including its signals, registers, and functional description.

The following figure shows you an example of this demarcation.

<!-- image -->

## 1.3.1 Chip-specific information that clarifies content in the same chapter

The following figure shows an example of chip-specific information that clarifies general module information presented later in the chapter. In this case, the chip-specific register reset values supercede the reset values that appear in the register diagram.

Figure 2. Example of chip-specific information that clarifies content in the same chapter

<!-- image -->

## 1.3.2 Chip-specific information that refers to a different chapter

Related chip-specific information may be provided in different chapters of the manual. The following figure shows an example of two such connected pieces of information. In this case, read both before you proceed.

Figure 3. Example of chip-specific information that refers to a different chapter

<!-- image -->

## 1.4 Register descriptions

Module chapters present register information in the following:

- Memory maps, which contain:
- An offset from the module's base address
- The mnemonic and name of each register
- The width of each register (in bits)
- The reset value of each register
- Register figures
- Field-description tables
- Associated text

The following figure shows register figure conventions used throughout the manual.

<!-- image -->

## NOTE

Reset values of reserved locations documented in this manual are subject to change and must not be used for diagnostic purposes.

## 1.5 Conventions

## 1.5.1 Notes and cautions

Specific information is provided as part of notes and cautions throughout this manual.

## NOTE

Emphasizes information that deserves extra attention.

## CAUTION

Informs you of situations that could lead to highly undesirable outcomes-such as damage to the chip or irreversible malfunction.

## 1.5.2 Numbering systems

The following suffixes identify different numbering systems:

Table 1. Numbering systems

| This suffix   | Identifies a                                                                                                                                                      |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| b             | Binary number. For example, the binary equivalent of the number 5 is mentioned as 101b. In some cases, 0b is prefixed to binary numbers.                          |
| d             | Decimal number. Decimal numbers are followed by this suffix only when there is a possibility of confusion. In general, decimal numbers are used without a suffix. |
| h             | Hexadecimal number. For example, the hexadecimal equivalent of the number 60 is mentioned as 3Ch. In some cases, 0x is prefixed to hexadecimal numbers.           |

## 1.5.3 Typographic notation

The following typographic notations are used throughout this document:

Table 2. Typographic notation

| Example                     | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|-----------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| x and other italicized text | The italized, lowercase x is used as a placeholder for replaceable numbers. In general, italicized text is used for titles of publications and for emphasis. Additionally, italics could be used for metasymbols in syntax descriptions. Plain lowercase letters are used as placeholders for single letters and numbers.                                                                                                                                                                          |
| code font                   | Fixed-width font (such as Courier) used for code. It is used for a letter, word, or phrase that you want the user to type. For example, "Type Read and press Enter." This type of font is also used for instruction mnemonics, directives, symbols, subcommands, parameters, operators, computer-language elements, code listings, commands that appear in running text, and for sample code. Instruction mnemonics and directives in text and tables are mentioned in all caps; for example, BSR. |
| SR[SCM]                     | A mnemonic in square brackets represents the name of a register field. This example refers to the Scaling Mode (SCM) field in the Status Register (SR).                                                                                                                                                                                                                                                                                                                                            |
| REVNO[6:4], XAD[7:0]        | Numbers in brackets that are separated by a colon represent either:  A subset of a register's named field For example, REVNO[6:4] refers to bits 6-4 that are part of the COREREV field occupying bits 6-0 of the REVNO register.  A continuous range of individual signals of a bus For example, XAD[7:0] refers to signals 7-0 of the XAD bus.                                                                                                                                                 |
| MOD.REG                     | A period separates the elements of a hierarchy: subsystem.module.register. For example:  SWT.TO means that the TO register is located in the SWT module.  SMU.XRDC.CR means that the CR register is located in the XRDC module within the SMU subsystem.                                                                                                                                                                                                                                         |

## 1.5.4 Special terms

The following terms have special meanings.

Table 3. Special terms

| Term       | Meaning                                                                                                                                                                                                          |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Asserted   | Refers to the state of a signal as follows:  An active-high signal is asserted when high (1).  An active-low signal is asserted when low (0).                                                                  |
| Deasserted | Refers to the state of a signal as follows:  An active-high signal is deasserted when low (0).  An active-low signal is deasserted when high (1). In some cases, deasserted signals are described as negated . |
| Reserved   | Refers to a memory space, register, field, or programming setting. Writes to a reserved location can result in unpredictable functionality or behavior. You must:                                                |

Table continues on the next page...

Table 3. Special terms (continued)

| Term                   | Meaning                                                                                                                                                                                                                                                                                                      |
|------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                        |  Not modify the default value of a reserved programming setting, such as the reset value of a reserved register field.  Consider undefined locations in memory to be reserved.  Not use the reset values of reserved locations documented in this manual for diagnostic purposes. They subject to change. |
| Write 1 to clear (w1c) | Refers to the access type of a register field that is used to clear the field by writing the value 1 to it.                                                                                                                                                                                                  |
| Undefined (u)          | Refers to undefined reset values                                                                                                                                                                                                                                                                             |

## 1.6 Editorial changes

Each new release of this document includes editorial improvements such as:

- Spelling
- Grammar
- Punctuation
- Voice
- Tense
- Capitalization
- Formatting
- Punctuation
- Presentation
- Navigation

About This Manual

## Chapter 2 Introduction

## 2.1 Overview

S32G2 is a family of high-performance vehicle network processors that combine controller area network (CAN), local interconnect network (LIN), and FlexRay networking with high-data-rate Ethernet networking. It also combines a functional safe-core infrastructure with MPU cores and includes high-level security features.

S32G2 family includes the following variants:

- S32G234M
- S32G233A
- S32G254A
- S32G274A

This document primarily represents the features offered by the superset S32G274A. To compare the features of the S32G2 family variants, please see the Feature comparison.

## 2.2 Applications

Combining ASIL D safety, hardware security, high-performance real-time and application processing and network acceleration, this chip targets applications that includes:

- Central gateways and domain controllers connecting various networks and translating their protocols
- Safety processor for ADAS and autonomous driving
- High-performance central compute nodes
- FOTA masters controlling secure software image downloads and their distribution to the ECUs in the network
- Secure key management
- Smart antennas

## 2.3 Block diagram

The following figure shows the block diagram for S32G274A, the superset chip in the S32G2 family.

Figure 5. Block diagram

Introduction

<!-- image -->

## 2.4 Module functional categories

The modules related to S32G2 on this device are grouped into functional categories.

## NOTE

The module names in the following table may change in future releases.

Table 4. Module functional categories

| Module categories   | Module names                                                                                                                                                                                                                                                                                                                   |
|---------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| System              |  Arm  Cortex-A53  Arm Cortex-M7  System NoC  Accelerator NoC  NCore  Enhanced Direct Memory Access (eDMA)  DMA CRC  Direct Memory Access Multiplexer (DMAMUX)  Extended Resource Domain Controller (XRDC)  System Integration Unit Lite2 (SIUL)  Semaphores2 (SEMA42)  Miscellaneous System Control Module (MSCM) |
| Clocking            |  Clock Generation Module (MC_CGM)                                                                                                                                                                                                                                                                                             |

Table continues on the next page...

Table 4. Module functional categories (continued)

| Module categories              | Module names                                                                                                                                                                                                                                                                                  |
|--------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                                |  Fast Internal RC Oscillator Digital Interface (FIRC)  Slow Internal RC Oscillator (SIRC)  Digital Frequency Synthesizer (DFS)  Phase-Locked Loop (PLL) for Aurora  Dual PLL Digital Interface (PLLDIG)  Fast Crystal Oscillator Digital Controller (FXOSC)                             |
| Reset and boot                 |  Reset Generation Module (MC_RGM)                                                                                                                                                                                                                                                            |
| Power management               |  Mode Entry Module (MC_ME)  Power Control Unit (MC_PCU)  Power Management Controller (PMC) digital  Supply Presence Detector (SPD)                                                                                                                                                        |
| Memories and memory interfaces |  System RAM (SRAM)  DDR DRAM CTRL  DDR DRAM PHY  External flash memory interface  Quad Serial Peripheral Interface (QuadSPI)  On-the-Fly AES Decryption module (OTFAD)  Ultra Secured Digital Host Controller (uSDHC)                                                                  |
| Timer                          |  Software Watchdog Timer (SWT)  System Timer Module (STM)  Periodic Interrupt Timer (PIT)  FlexTimer module (FlexTimer)  Real Time Clock (RTC)                                                                                                                                           |
| Communication interface        |  Inter-Integrated Circuit (I 2 C)  Ethernet  FlexRay communication controller (FlexRay)  LINFlexD  CAN (FlexCAN)  De-serial Serial Peripheral Interface (DSPI)  Peripheral Component Interconnect Express (PCIe) controller  PCIe Gen3 PHY  Low Latency Communications Engine (LLCE) |

Table continues on the next page...

Table 4. Module functional categories (continued)

| Module categories   | Module names                                                                                                                                                                                                                                                                  |
|---------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                     |  Ethernet Packet Forwarding Engine (PFE)  Universal Serial Bus (USB)  Universal Serial Bus OTG Controller (USBOTG)                                                                                                                                                         |
| Analog              |  Analog-to-Digital Converter (SAR_ADC)  Cross Trigger Unit (CTU)  Temperature Monitor Unit (TMU) digital  TMU analog  TMU sense  Thermal diode  Secure Digital (SD)                                                                                                    |
| Security            |  On-Chip One-Time Programmable (OCOTP) Controller  External Interface Module (EIM)  Register Protection (REG_PROT)  SRAM Controller (OCPSRAMC)  Hardware Security Engine (HSE_H)                                                                                         |
| Safety              |  Error Reporting Module (ERM)  Fault Collection and Control Unit (FCCU)  Redundancy Control and Checker Unit (RCCU)  Clock Monitor Unit (CMU)  Self-Test Control Unit (STCU2)  Safety by Software (SBSW)  Error Injection Module (EIM)  Cyclic Redundancy Check (CRC) |
| Debug and trace     |  JTAG Controller (JTAGC)  IEEE 1149.7 Compact JTAG Test Access Port Controller (CJTAG)  JTAG Data Controller (JDC)  Aurora Trace Port (ATP)                                                                                                                               |

## 2.5 Feature comparison

The following table compares the features of chips in the S32G2 family.

Table 5. Feature comparison

| Feature                 | S32G234M                | S32G233A                | S32G254A                | S32G274A                |
|-------------------------|-------------------------|-------------------------|-------------------------|-------------------------|
| Compute and bus modules | Compute and bus modules | Compute and bus modules | Compute and bus modules | Compute and bus modules |

Table continues on the next page...

Table 5. Feature comparison (continued)

| Feature                                  | S32G234M                                            | S32G233A                                                                              | S32G254A                                                                    | S32G274A                                                    |
|------------------------------------------|-----------------------------------------------------|---------------------------------------------------------------------------------------|-----------------------------------------------------------------------------|-------------------------------------------------------------|
| CPUs: applications                       | N/A                                                 | Cluster 0: single Cortex-A53 core (only core 0 is available on these chips)           | Cluster 0: single Cortex-A53 core (only core 0 is available on these chips) | Cluster 0: dual Cortex-A53 core                             |
| CPUs: applications                       | N/A                                                 | Cluster 1: single Cortex-A53 core (only Core 0 is available on these chips)           | Cluster 1: single Cortex-A53 core (only Core 0 is available on these chips) | Cluster 1: dual Cortex-A53 core                             |
| L1 cache                                 | N/A                                                 | 32 KB I-cache and 32 KB D-cache per Cortex-A53 core                                   | 32 KB I-cache and 32 KB D-cache per Cortex-A53 core                         | 32 KB I-cache and 32 KB D-cache per Cortex-A53 core         |
| L2 cache                                 | N/A                                                 | 512 KB per cluster                                                                    | 512 KB per cluster                                                          | 512 KB per cluster                                          |
| Cache coherency interconnect             | N/A                                                 | Yes                                                                                   | Yes                                                                         | Yes                                                         |
| Interrupt controller for Cortex-A53 core | N/A                                                 | Generic interrupt controller (CoreLink  GIC-500)                                     | Generic interrupt controller (CoreLink  GIC-500)                           | Generic interrupt controller (CoreLink  GIC-500)           |
| Core maximum frequencies                 | Cortex-M7 core: 400 MHz                             | Cortex-A53 core: 1 GHz Cortex-M7 core: 400 MHz                                        | Cortex-A53 core: 1 GHz Cortex-M7 core: 400 MHz                              | Cortex-A53 core: 1 GHz Cortex-M7 core: 400 MHz              |
| Lockstep support for Cortex- A53 cores   | N/A                                                 | Configurable: lockstep clusters or two independent clusters                           | Configurable: lockstep clusters or two independent clusters                 | Configurable: lockstep clusters or two independent clusters |
| CPUs: real-time                          | 3 Cortex-M7 cores in lockstep                       | 1 Cortex-M7 core in lockstep (only the Cortex-M7 core 0 is avaialable on these chips) | 3 Cortex-M7 cores in lockstep                                               | 3 Cortex-M7 cores in lockstep                               |
| L1 cache                                 | 32 KB I-cache and 32 KB D-cache per Cortex-M7 core  | 32 KB I-cache and 32 KB D-cache per Cortex-M7 core                                    | 32 KB I-cache and 32 KB D-cache per Cortex-M7 core                          | 32 KB I-cache and 32 KB D-cache per Cortex-M7 core          |
| DTCM                                     | 64 KB per Cortex-M7 core                            | 64 KB per Cortex-M7 core                                                              | 64 KB per Cortex-M7 core                                                    | 64 KB per Cortex-M7 core                                    |
| Interrupt controller for Cortex-M7 core  | 3 NVICs                                             | 1 NVIC                                                                                | 3 NVICs                                                                     | 3 NVICs                                                     |
| DMA                                      | 2 eDMA (supporting lockstep), each with 32 channels | 2 eDMA (supporting lockstep), each with 32 channels                                   | 2 eDMA (supporting lockstep), each with 32 channels                         | 2 eDMA (supporting lockstep), each with 32 channels         |
| DMAMUX inputs                            | 128 per DMA                                         | 128 per DMA                                                                           | 128 per DMA                                                                 | 128 per DMA                                                 |
| Debug run control                        | Arm CoreSight  JTAG (IEEE 1149.1)                  | Arm CoreSight  JTAG (IEEE 1149.1)                                                    | Arm CoreSight  JTAG (IEEE 1149.1)                                          | Arm CoreSight  JTAG (IEEE 1149.1)                          |
| Debug trace                              | Aurora 4-lane                                       | Aurora 4-lane                                                                         | Aurora 4-lane                                                               | Aurora 4-lane                                               |
| SWT                                      | 7                                                   | 7                                                                                     | 7                                                                           | 7                                                           |
| STM                                      | 8                                                   | 8                                                                                     | 8                                                                           | 8                                                           |
| Memory modules                           | Memory modules                                      | Memory modules                                                                        | Memory modules                                                              | Memory modules                                              |
| System RAM                               | 8 MB                                                | 6 MB                                                                                  | 8 MB                                                                        | 8 MB                                                        |
| System RAM ports                         | 16 ports, interleaved 64-byte                       | 16 ports, interleaved 64-byte                                                         | 16 ports, interleaved 64-byte                                               | 16 ports, interleaved 64-byte                               |
| DRAM                                     | N/A                                                 | LPDDR4 and DDR3L                                                                      | LPDDR4 and DDR3L                                                            | LPDDR4 and DDR3L                                            |
| DRAM physical interface (PHY)            | N/A                                                 | 32                                                                                   | 32                                                                         | 32                                                         |
| QuadSPI                                  | 1 (supports two identical devices)                  | 1 (supports two identical devices)                                                    | 1 (supports two identical devices)                                          | 1 (supports two identical devices)                          |

Table continues on the next page...

Table 5. Feature comparison (continued)

| Feature                                                    | S32G234M                                                                   | S32G233A                                                                   | S32G254A                                                                   | S32G274A                                                                   |
|------------------------------------------------------------|----------------------------------------------------------------------------|----------------------------------------------------------------------------|----------------------------------------------------------------------------|----------------------------------------------------------------------------|
| uSDHC                                                      | 1                                                                          | 1                                                                          | 1                                                                          | 1                                                                          |
| Fuses 1                                                    | 2 banks at 4k Bits each                                                    | 2 banks at 4k Bits each                                                    | 2 banks at 4k Bits each                                                    | 2 banks at 4k Bits each                                                    |
| Standby SRAM with ECC                                      | 32 KB                                                                      | 32 KB                                                                      | 32 KB                                                                      | 32 KB                                                                      |
| Security modules                                           | Security modules                                                           | Security modules                                                           | Security modules                                                           | Security modules                                                           |
| Security subsystem                                         | HSE_H                                                                      | HSE_H                                                                      | HSE_H                                                                      | HSE_H                                                                      |
| Resource isolation                                         | XRDC supporting 8 domains                                                  | XRDC supporting 8 domains                                                  | XRDC supporting 8 domains                                                  | XRDC supporting 8 domains                                                  |
| Arm TrustZone                                             | N/A Yes                                                                    | N/A Yes                                                                    | N/A Yes                                                                    | N/A Yes                                                                    |
| Life cycle                                                 | Yes                                                                        | Yes                                                                        | Yes                                                                        | Yes                                                                        |
| Secure debug                                               | Yes                                                                        | Yes                                                                        | Yes                                                                        | Yes                                                                        |
| OTFAD                                                      | Yes                                                                        | Yes                                                                        | Yes                                                                        | Yes                                                                        |
| Communication interface modules                            | Communication interface modules                                            | Communication interface modules                                            | Communication interface modules                                            | Communication interface modules                                            |
| Comms acceleration                                         | LLCE                                                                       | LLCE                                                                       | LLCE                                                                       | LLCE                                                                       |
| CAN with flexible data rate                                | 16 (in LLCE) + 4                                                           | 16 (in LLCE) + 4                                                           | 16 (in LLCE) + 4                                                           | 16 (in LLCE) + 4                                                           |
| FlexRay with dual-channel support for protocol version 2.1 | 1 (in LLCE) + 1                                                            | 1 (in LLCE) + 1                                                            | 1 (in LLCE) + 1                                                            | 1 (in LLCE) + 1                                                            |
| LINFlexD                                                   | 4 (in LLCE) + 3                                                            | 4 (in LLCE) + 3                                                            | 4 (in LLCE) + 3                                                            | 4 (in LLCE) + 3                                                            |
| SPI                                                        | 4 (in LLCE, can be enabled with firmware) + 6                              | 4 (in LLCE, can be enabled with firmware) + 6                              | 4 (in LLCE, can be enabled with firmware) + 6                              | 4 (in LLCE, can be enabled with firmware) + 6                              |
| Ethernet acceleration                                      | PFE                                                                        | PFE                                                                        | PFE                                                                        | PFE                                                                        |
| MAC                                                        | 4 (3 PFE_MAC + 1 GMAC_0)                                                   | 4 (3 PFE_MAC + 1 GMAC_0)                                                   | 4 (3 PFE_MAC + 1 GMAC_0)                                                   | 4 (3 PFE_MAC + 1 GMAC_0)                                                   |
| Supported Ethernet interfaces                              | MII, RMII, RGMII, and SGMII                                                | MII, RMII, RGMII, and SGMII                                                | MII, RMII, RGMII, and SGMII                                                | MII, RMII, RGMII, and SGMII                                                |
| SerDes subsystem with PCIe                                 | supporting Gen2 in and X2 modes only) 2 supporting Gen3 in X1 and X2 modes | supporting Gen2 in and X2 modes only) 2 supporting Gen3 in X1 and X2 modes | supporting Gen2 in and X2 modes only) 2 supporting Gen3 in X1 and X2 modes | supporting Gen2 in and X2 modes only) 2 supporting Gen3 in X1 and X2 modes |
| SerDes subsystem lanes                                     | configurable for PCIe or SGMII                                             | configurable for PCIe or SGMII                                             | configurable for PCIe or SGMII                                             | configurable for PCIe or SGMII                                             |
| USBOTG                                                     | N/A 1 supporting USB 2.0 and ULPI interfaces                               | N/A 1 supporting USB 2.0 and ULPI interfaces                               | N/A 1 supporting USB 2.0 and ULPI interfaces                               | N/A 1 supporting USB 2.0 and ULPI interfaces                               |
| I 2 C                                                      | 5                                                                          | 5                                                                          | 5                                                                          | 5                                                                          |
| CRC                                                        | 1                                                                          | 1                                                                          | 1                                                                          | 1                                                                          |
| Generic modules                                            | Generic modules                                                            | Generic modules                                                            | Generic modules                                                            | Generic modules                                                            |
| PIT                                                        | 2                                                                          | 2                                                                          | 2                                                                          | 2                                                                          |
| SAR_ADC                                                    | 2, each supporting 12 bits and 6 channels                                  | 2, each supporting 12 bits and 6 channels                                  | 2, each supporting 12 bits and 6 channels                                  | 2, each supporting 12 bits and 6 channels                                  |
| FTM                                                        | 2, each supporting 6 channels                                              | 2, each supporting 6 channels                                              | 2, each supporting 6 channels                                              | 2, each supporting 6 channels                                              |
| CTU                                                        | 1                                                                          | 1                                                                          | 1                                                                          | 1                                                                          |

Table continues on the next page...

Table 5. Feature comparison (continued)

| Feature                    | S32G234M                                                                         | S32G233A                                                                         | S32G254A                                                                         | S32G274A                                                                         |
|----------------------------|----------------------------------------------------------------------------------|----------------------------------------------------------------------------------|----------------------------------------------------------------------------------|----------------------------------------------------------------------------------|
| SEMA42                     | 1                                                                                | 1                                                                                | 1                                                                                | 1                                                                                |
| Clocking, power, and reset | Clocking, power, and reset                                                       | Clocking, power, and reset                                                       | Clocking, power, and reset                                                       | Clocking, power, and reset                                                       |
| FIRC frequency             | 48 MHz                                                                           | 48 MHz                                                                           | 48 MHz                                                                           | 48 MHz                                                                           |
| SIRC frequency             | 32 kHz                                                                           | 32 kHz                                                                           | 32 kHz                                                                           | 32 kHz                                                                           |
| FXOSC frequency            | 20-40 MHz                                                                        | 20-40 MHz                                                                        | 20-40 MHz                                                                        | 20-40 MHz                                                                        |
| PLL                        | 5                                                                                | 5                                                                                | 5                                                                                | 5                                                                                |
| Low-power mode             | Yes                                                                              | Yes                                                                              | Yes                                                                              | Yes                                                                              |
| RTC                        | 1 with API function                                                              | 1 with API function                                                              | 1 with API function                                                              | 1 with API function                                                              |
| Wake-up sources            | 24                                                                               | 24                                                                               | 24                                                                               | 24                                                                               |
| Miscellaneous              | Miscellaneous                                                                    | Miscellaneous                                                                    | Miscellaneous                                                                    | Miscellaneous                                                                    |
| Package                    | 525 flip chip plastic ball grid array (525 FC-PBGA), 19 mm  19 mm, 0.8 mm pitch | 525 flip chip plastic ball grid array (525 FC-PBGA), 19 mm  19 mm, 0.8 mm pitch | 525 flip chip plastic ball grid array (525 FC-PBGA), 19 mm  19 mm, 0.8 mm pitch | 525 flip chip plastic ball grid array (525 FC-PBGA), 19 mm  19 mm, 0.8 mm pitch |

1. The first 4k Bits bank is assigned exclusively to the HSE. The second 4k Bits bank is solely for system configuration and not free for other user purposes.

Introduction

## Chapter 3 Memory Map

## 3.1 Introduction

See the device Memory map tables attached to this document as an Excel file. Locate the paperclip symbol on the left side of the PDF window, and click on it.

## NOTE

Accesses to reserved space is not allowed and will result in indeterminate results.

## Chapter 4 Signal Description

## 4.1 IOMUX and signal details

See the IOMUX spreadsheet attached to this document. Locate the paperclip symbol on the left side of the PDF window, and click it. Double-click on the Excel file to open it.

## Chapter 5 Arm Modules

## 5.1 Core complex platform components

The following table lists the platform components which comprise the core complex.

Table 6. Core complex platform components

| Component                                           | Description                                                                                                                                                                                                                                             | Reference                                                                                                                                                                                                              |
|-----------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Arm Cortex-A53 MPCore clusters complex              |  Two Arm Cortex-A53 clusters, two cores per cluster, up to 1 GHz  NoC Interconnect fabric  Ncore Cache Coherent Interconnect                                                                                                                         |  Overview: Cortex-A53 cluster complex  Cortex-A53 implementation details: Arm Cortex-A53 MPCore  Cortex-A53 documentation: Arm Cortex-A53 MPCore Processor Technical Reference Manual, Revision r0p4 at www.arm.com |
| Arm  Cortex  -M7 processor clusters               |  Three Arm Cortex-M7 delayed lockstep clusters, two cores per cluster, up to 400 Mhz  An in-order issue, super-scalar pipeline with dynamic branch prediction                                                                                         |  Overview: Cortex-M7 Core Introduction  Cortex-M7 documentation: Arm Cortex-M7 Processor Technical Reference Manual, DDI 0489D Revision r1p1 at www.arm.com                                                          |
| Arm CoreLink Generic Interrupt Controller (GIC-500) |  The Arm GIC architecture divides interrupt management and processing among a distributor block and one or more CPU interface blocks.  The GIC-500 includes a register set for managing interrupt sources, interrupt behavior, and interrupt routing. |  Overview: Arm CoreLink Generic Interrupt Controller (GIC-500)  Arm CoreLink GIC-500 Generic Interrupt Controller Technical Reference Manual at infocenter.arm.com                                                   |
| Device debug and trace interfaces                   | Based on Arm CoreSight TM architecture supplemented with the Secured JTAG controller (SJC) to support security features                                                                                                                                 |  Arm debug documentation: Arm Debug Interface Architecture Specification ADIv5.0 to ADIv5.2 and Arm CoreSight Architecture Specification at www.arm.com                                                               |

## 5.2 Cortex-A53 cluster complex

The Arm Cortex-A53 complex provides a high-performance host processing environment. It also supports lower power run modes on the chip through frequency scaling.

The GIC-500 module provides interrupt management and routing outside of the processors.

## 5.2.1 Arm Cortex-A53 MPCore

The Arm  Cortex  -A53 cluster is a mid-range, low-power Arm processor that implements the Armv8-A architecture. Each chip includes two identical Arm Cortex-A53 clusters. The implementation options for each chip are shown below.

## NOTE

For Cortex A-53 cores, EL0 is the User Mode and EL1 is the Supervisor Mode.

Table 7. Arm Cortex-A53 cluster configuration by chip

| Implementation option                        | Quad                                                                                     | Quad                                                                                     |
|----------------------------------------------|------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------|
|                                              | Cluster 0                                                                                | Cluster 1                                                                                |
| Number of cores                              | 2                                                                                        | 2                                                                                        |
| L1 data cache size                           |  32 KB 2-way set associative instruction cache  32 KB 4-way set associative data cache |  32 KB 2-way set associative instruction cache  32 KB 4-way set associative data cache |
| L2 cache                                     | Included                                                                                 | Included                                                                                 |
| L2 cache size                                | 512 KB                                                                                   | 512 KB                                                                                   |
| SCU-L2 cache protection                      | Included                                                                                 | Included                                                                                 |
| Advanced SIMD and floating-point extension 1 | Included                                                                                 | Included                                                                                 |
| Cryptography extension                       | Included                                                                                 | Included                                                                                 |
| CPU cache protection                         | Included                                                                                 | Included                                                                                 |
| AMBA 5 CHI or AMBA 4 ACE interface           | AMBA 4 ACE                                                                               | AMBA 4 ACE                                                                               |
| v7 or v8 debug memory map                    | v8                                                                                       | v8                                                                                       |

1. Also, referred to as FPU and Neon extension

Additionally, the standard features include:

- A Snoop Control Unit (SCU) to maintain L1 cache coherency among the cores
- A generic timer to schedule events and trigger interrupts based on an incrementing counter value. It provides generation of timer events as interrupt outputs and generation of event streams.
- Instruction tracing capability through Embedded Trace Macrocell
- A cross-trigger module

Each core includes:

- Arm v8-A instruction set architecture and both AArch32 and AArch64 execution states
- Asymmetric/symmetric multi-processing capability
- A Floating Point Unit (FPU) implemented with the Arm Vector Floating Point v3 architecture with 16 double-precision registers (VFPv3-D16), compliant with the ANSI/IEEE Standard 754-1985 and IEEE Standard for Binary Floating-Point Arithmetic (IEEE 754)
- A Cortex-A53 Neon Media Processing Engine (MPE), which extends the capabilities of the FPU with an implementation of the Arm Neon Advanced SIMD instruction set for further acceleration of media and signal processing functions. It includes an additional register set supporting a rich set of SIMD operations over 8, 16, and 32-bit integer and 32-bit floating-point data types.
- In-order 8-stage dual issue pipeline implementation
- 512-KB L2 cache with ECC protection including software control for L2 cache flush.
- MMU that provides fine-grained memory system control through a set of virtual-to-physical address mappings and memory attributes. For example, cacheability and shareability, held in page tables.
- Debug resources for supporting trace and cross-trigger functions [1]
- A set of timer registers
- [1] The device debug and trace is based on the Arm CoreSight   architecture. For more information on the CoreSight Debug components, see the Arm  CoreSight   Technical Reference Manual.

Arm Modules

- A Generic Interrupt Controller (GIC) CPU interface, in conjunction with the external (to the clusters) GIC-500 Generic Interrupt Controller, acts as a centralized resource for supporting and managing interrupts.
- Includes registers for managing interrupt sources, interrupt behavior, and interrupt routing to the Cortex-A53
- Supports the Arm architecture security extensions
- Supports enabling, disabling, and generating cluster interrupts from hardware (peripheral) interrupt sources
- Supports generation of software interrupts
- Supports interrupt masking and prioritization
- Supports virtualization of interrupts for each Cortex-A53 CPU
- Supports Interrupt Translation Service (ITS) that provides ID translation and core migration for messagebased interrupts

The Cortex-A53 supports cache protection in the form of ECC or parity on all the RAM instances:

- L2 Cache Tag Array is protected with the Single-Bit Error Correction, Double-bit Error Detection (SECDED) capability through ECC protection. On a single-bit upset, the tag is rewritten with the corrected data and the access is retried. On a multi-bit upset, the tag is invalidated. The event is reported in the L2MERRSR register. Uncorrectable errors in the L2 Cache Tag Array cause the nINTERRIRQ interrupt line to be asserted.
- L2 Cache Data Array is protected with the SECDED capability through ECC protection on L2 Cache Tag and Data arrays. On a single-bit upset, the data is rewritten in-line. On a multi-bit upset, the tag is invalidated. The event is reported in the L2MERRSR register. Uncorrectable errors in the L2 Data Array because of an instruction fetch, TLB pagewalk, or load instruction result in either a precise data abort or a prefetch abort, and the event is reported to the L2MERRSR register. Uncorrectable errors in the L2 Data Array because of cache eviction cause the nINTERRIRQ interrupt line to be asserted. The event is reported in the L2MERRSR register.
- L1 Instruction Cache Tag arrays are protected with the SED capability through the parity coverage. In the event of a parity mismatch, both lines in the cache set are invalidated, then the line requested is refetched. The event is reported to the CPUMERRSR register.
- L1 Data Cache Tag arrays are protected with the Single-Error Detection (SED) capability through the parity coverage. In the event of a parity mismatch, the line is cleaned then evicted from the L1. The correct address for eviction is retrieved from the SCU duplicate tags. The event is reported to the CPUMERRSR register.
- L1 Instruction Cache Data arrays are protected with SED capability through the parity coverage. In the event of a parity mismatch, both lines in the cache set are invalidated, then the line requested is refetched. The event is reported to the CPUMERRSR register.
- L1 Data Cache Data arrays are protected with SECDED capability through ECC protection. On a single-bit upset, the data is rewritten in-line and the line is invalidated from the L1 cache. The event is reported to the CPUMERRSR register. On a multi-bit upset, the line is invalidated from the L1 cache and either causes an abort or the nINTERRIRQ interrupt line to be asserted. The event is reported to the CPUMERRSR register.

## NOTE

nINTERRIRQ is mapped as an SPI in interrupt controllers and also reported as an NCF in FCCU.

## 5.2.2 Arm CoreLink Generic Interrupt Controller (GIC-500)

The Arm GIC architecture divides interrupt management and processing among a distributor block and one or more CPU interface blocks. The GIC-500 module is the distributor block. It provides central interrupt management and interrupt routing for both the clusters. Each processor core has a GIC CPU interface, which enables GIC-500 to route interrupts to either individual or multiple cores, depending on the interrupt type.

Arm Modules

<!-- image -->

The GIC-500 module includes a register set for managing interrupt sources, interrupt behavior, and interrupt routing. Support is included for:

- Enabling, disabling, and generating processor interrupts from the hardware (peripheral) interrupt sources
- 16 software-generated interrupts (SGIs)
- Interrupt masking and prioritization
- Uniprocessor and multiprocessor environments
- Wakeup events in power-management environments
- Locality-specific peripheral interrupts (LPIs)
- Shared peripheral interrupts (SPIs)
- 16 private peripheral interrupts (PPIs)

## NOTE

- Only the system register access method is supported (that is, by programming SRE = 1) for accessing GIC CPU Interface registers and memory mapped access is not supported. The Technical Reference Manual (TRM) provides more details on the access method of GIC CPU interface registers.
- Cortex-A53 Technical Reference Manual

http://infocenter.arm.com/help/topic/com.arm.doc.ddi0500f/DDI0500F\_cortex\_a53\_r0p4\_trm.pdf

- The operating mode of GIC-500 modules (lockstep/degraded) can be selected using the A53 GPR06[GIC500\_LOCKSTEP\_EN] register field.
- Error injection in GIC500 memories might result in the lockstep failure reported to FCCU if the two GIC500 modules are operating in the lockstep mode.

Table 8. GIC registers reset

| Offset        | Name                  | Type   | Reset      | Description                                     |
|---------------|-----------------------|--------|------------|-------------------------------------------------|
| 0x000         | GICD_CTLR             | RW     | 0x00000030 | Distributor Control Register                    |
| 0x004         | GICD_TYPER            | RO     | 0x007B0471 | Interrupt Controller Type Register              |
| 0x008         | GICD_IIDR             | RO     | 0x0001143B | Distributor Implementer Identification Register |
| 0x084 - 0xC4  | GICD_IGROUPR0-17      | RW     | 0x00000000 | Interrupt Group Registers                       |
| 0x104- 0x148  | GICD_ISENABLER1-1 7   | RW     | 0x00000000 | Interrupt Set- Enable Registers                 |
| 0x184- 0x1C8  | GICD0_ICENABLER17     | RW     | 0x00000000 | Interrupt Clear- Enable Registers               |
| 0x204-0x248   | GICD_ISPENDR1-17      | RW     | 0x00000000 | Interrupt Set- Pending Registers                |
| 0x284-0x2C8   | GICD_ICPENDR1-17      | RW     | 0x00000000 | Interrupt Set- Pending Registers                |
| 0x304-0x348   | GICD_ISACTIVERnd0- 17 | RW     | 0x00000000 | GICv2 Interrupt Set- Active Registers           |
| 0x384-0x3C8   | GICD_ICACTIVER0-17    | RW     | 0x00000000 | Interrupt Clear- Active Registers               |
| 0x420-0x63C   | GICD_IPRIORITYR8-1 43 | RW     | 0x00000000 | Interrupt Priority Registers                    |
| 0xC08-C8C     | GICD_ICFGR2-35        | RW     | 0x00000000 | Interrupt Configuration Registers               |
| 0x6100-0x7EF8 | GICD_IROUTER32-99 1   | RW     | 0x00000000 | SGI Clear- Pending Registers                    |
| 0xFFE0        | GICD_PIDR0            | RO     | 0x00000092 | Identification Register 0-4                     |
| 0xFFE4        | GICD_PIDR1            | RO     | 0x000000B4 | Identification Register 0-4                     |

Table continues on the next page...

Table 8. GIC registers reset (continued)

| Offset   | Name       | Type   | Reset      | Description                           |
|----------|------------|--------|------------|---------------------------------------|
| 0xFFE8   | GICD_PIDR2 | RO     | 0x0000003B | Identification Register 0-4           |
| 0xFFEC   | GICD_PIDR3 | RO     | 0x00000000 | Identification Register 0-4           |
| 0xFFD0   | GICD_PIDR4 | RO     | 0x00000044 | Identification Register 0-4           |
| 0xFFF0   | GICD_CIDR0 | RO     | 0x0000000D | Component Identification Register 0-3 |
| 0xFFF4   | GICD_CIDR1 | RO     | 0x000000F0 | Component Identification Register 0-3 |
| 0xFFF8   | GICD_CIDR2 | RO     | 0x00000005 | Component Identification Register 0-3 |
| 0xFFFC   | GICD_CIDR3 | RO     | 0x000000B1 | Component Identification Register 0-3 |

## 5.3 Operation details

## 5.3.1 Operation mode

The chip supports two modes of operation for Cortex-A53 clusters.

- Decoupled mode: The decoupled or performance mode allows the two Cortex-A53 clusters to operate in an independent manner. All the four cores are available for the software application.
- Lock step mode: In this mode, the two Cortex-A53 clusters operate in delayed lockstep configuration, that is, core0 of cluster0 is in lock step with core0 of cluster1 and core1 of cluster0 is in lock step with core1 of cluster1. Only cluster0 is available in the system for software application while cluster1 works as a checker or redundant module. The clock, reset, or other configurations of cluster1 and its cores, as available in MC\_RGM, MC\_ME, and A53 GPR registers, are not used in this mode.

The default mode of operation for the Cortex-A53 clusters is the decoupled mode. The selection between lockstep and decoupled mode is controlled by the A53 GPR06[CA53\_LOCKSTEP\_EN] register bit.

## NOTE

The operating mode should be changed only when A53 reset domain is in the reset state.

## 5.3.2 Booting Cortex-A53 cores in 32-bit mode

The default boot mode of Cortex-A53 core is AArch64. Booting in AArch32 mode shall be done through the exception level in software, that is, by moving from the higher exception level to lower exception level.

## 5.3.3 Cluster clock gating

For information about turning on the Cortex-M7 application cores or the Cortex-A53 cluster cores, see the section "Core turn-on sequence" in the Reset chapter of this document. The Technical Reference Manual (TRM) provides more detail about core shutdown procedures.

- Cortex-A53 Technical Reference Manual

http://infocenter.arm.com/help/topic/com.arm.doc.ddi0500f/DDI0500F\_cortex\_a53\_r0p4\_trm.pdf

- Cortex-M7 Technical Reference Manual http://infocenter.arm.com/help/topic/com.arm.doc.ddi0489b/DDI0489B\_cortex\_m7\_trm.pdf

## 5.3.4 Cortex-A53 system counter

The A53 system counter value is driven from a 64-bit counter generated of a divided clock of FXOSC\_CLK. The divide factor is controlled by GPR00[CA53\_COUNTER\_CLK\_DIV\_VAL]. The divide value equals to GPR00[CA53\_COUNTER\_CLK\_DIV\_VAL]+1.

The system counters get reset along with Cortex-A53 clusters whenever A53 reset domain is reset following the sequence described in section "Software reset partition turn-off flowchart" of Reset chapter.

## 5.3.5 Cortex-A53 system error interrupt

NMIs from FCCU and WKPU are routed as system error interrupts to the Cortex-A53 cores. The reporting of the NMIs to each of the four cores can be enabled through the IRNMIC register inside MSCM.

## 5.3.6 Cortex-A53 wake-up from WFE

Executing the SEV instruction from any of the Cortex-A53 core generates a wake-up event for all the Cortex-A53 cores available in the chip. Cortex-M7 cores can also generate a wake-up event for Cortex-A53 cores in a cluster using GPR01 in A53\_GPR (bit 0 - cluster0 and bit 1 - cluster1). The GPR mechanism is not used by the Cortex-A53 cores and executing SEV instruction suffices. GPR01[bit 1] is not used when Cortex-A53 clusters are operating in the lockstep mode as only cluster0 is operational effectively.

## 5.3.7 Cortex-A53 PMUEVENT bus signals observation

The chip contains observers to capture and count the number of times events are signaled on PMUEVENT bus of Cortex-A53 cores. This information can be particularly useful to Cortex-M7 cores for debug or safety application. There is one PMUEVENT bus observer per Cortex-A53 core available in the chip. There are 30 counters present inside a PMUEVENT bus observer, one counter per bus signal. Each counter has a control register and a status register.

## Base address of PMUEVENT observer

- A53 cluster0 core0 PMUEVENT bus observer - 0x4004\_8100
- A53 cluster0 core1 PMUEVENT bus observer - 0x4004\_8200
- A53 cluster1 core0 PMUEVENT bus observer - 0x4004\_8300
- A53 cluster1 core1 PMUEVENT bus observer - 0x4004\_8400

## Procedure to read event count on PMUEVENT bus signals

The software follows the following procedure to enable the counter and read the count of a number of times an event is signaled on a PMUEVENT bus signal "a" of a Cortex-A53 core. Here, "a" ranges from 0 to 29.

1. Program fields of PMUEVENT Observer Control Register (CTLa) to values mentioned below.
- REVTINPSEL = 2'b01
- CTRSTRTSEL = 2'b01
- CTRSTPSEL = 2'b10
- CPYCOUNT = 1'b1
- CLRCNTR = 1'b0

## NOTE

For more information on the base address of PMUEVENT observer, see the section base address of PMUEVENT observer.

## 5.3.7.1.1 PMUEVENTOBSERVER memory map

PMUEVENTOBSERVER base address: 0h

| Offset    | Register                                           |   Width (In bits) | Access   | Reset value   |
|-----------|----------------------------------------------------|-------------------|----------|---------------|
| 0h - 74h  | PMUEVENT Observer Control Register (CTL0 - CTL29)  |                32 | RW       | 0000_000Ch    |
| 80h - F4h | PMUEVENT Observer Status Register (STAT0 - STAT29) |                32 | RW       | 0000_0000h    |

## 5.3.7.1.2 PMUEVENT Observer Control Register (CTL0 - CTL29)

## Offset

For a = 0 to 29:

| Register   | Offset        |
|------------|---------------|
| CTLa       | 0h + (a  4h) |

## Function

This register controls PMUEVENT observer.

## Diagram

<!-- image -->

Arm Modules

2. On a PMU interrupt or FCCU interrupt (due to memory errors related PMUEVENTs, see FCCU NCF list attached to this document), read the count value in the status register - PMUEVENT Observer Status Register (STATa).
3. Program CTLa[CLRCNTR] to 1'b1 in order to clear the counter and the status register.

## 5.3.7.1 PMUEVENT observer register descriptions

## Fields

| Field          | Function                                                                                                                                                                                             |
|----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 -        | Reserved                                                                                                                                                                                             |
| 23 -           | Reserved                                                                                                                                                                                             |
| 22-10 -        | Reserved                                                                                                                                                                                             |
| 9 CLRCNTR      | This bit is used to clear the counter value. 0b - Do not clear the counter value. 1b - Clear the counter value.                                                                                      |
| 8 CPYCOUNT     | This bit is used to copy the counter value to the status register for software to read. 0b - Do not copy the counter value to the status register 1b - Copy the counter value to the status register |
| 7-6 CTRSTPSEL  | Input to select the counter stop trigger 00b - Reserved 01b - Falling edge detect signal used as stop trigger 10b - Reserved 11b - Reserved                                                          |
| 5-4 CTRSTRTSEL | Input to select the counter start trigger 00b - Reserved 01b - Input to select the counter start trigger 10b - Reserved 11b - Reserved                                                               |
| 3-2 -          | Reserved                                                                                                                                                                                             |
| 1-0 REVTINPSEL | Rise event input select to counter 00b - Reserved 01b - Rise level of signal used as input to counter 10b - Reserved 11b - Reserved                                                                  |

## 5.3.7.1.3 PMUEVENT Observer Status Register (STAT0 - STAT29)

## Offset

For a = 0 to 29:

| Register   | Offset         |
|------------|----------------|
| STATa      | 80h + (a  4h) |

## Function

This register shows the PMUEVENT observer status.

## Diagram

<!-- image -->

## Fields

| Field     | Function                                                             |
|-----------|----------------------------------------------------------------------|
| 31-0      | Number of events counted by the counter corresponding to PMUEVENT[a] |
| COUNT_VAL |                                                                      |

## 5.3.8 Cortex-A53/GIC500 lockstep operation

The following AArch64 Generic Timer registers must be initialized before entering Lockstep mode. The GIC Timer registers must be symmetrically initialized to the same values across both Cortex-A53 processor clusters:

- CNTKCTL\_EL1 - Counter-timer Kernel Control Register
- CNTFRQ\_EL0 Counter-timer Frequency Register
- CNTPCT\_EL0 - Counter-time Physical Count Register
- CNTVCT\_EL0 - Counter-timer Virtual Count Register
- CNTP\_TVAL\_EL0 - Counter-timer Physical Timer TimerValue Register
- CNTP\_CTL\_EL0 - Counter-timer Physical Timer Control Register
- CNTP\_CVAL\_EL0 - Counter-timer Physical Timer Compare Value Register
- CNTP\_TVAL\_EL0 - Counter-timer Physical Timer Value Register
- CNTV\_CTL\_EL0 - Counter-timer Virtual Timer Control Register

- CNTV\_CVAL\_EL0 - Counter-timer Virtual Timer Compare Value Register
- CNTVOFF\_EL2 - Counter-timer Virtual Offset Register
- CNTHCTL\_EL2 - Counter-timer Hypervisor Control Register
- CNTHP\_TVAL\_EL2 - Counter-timer Hypervisor Physical Timer TimerValue Register
- CNTHP\_CTL\_EL2 - Counter-timer Hypervisor Physical Timer Control Register
- CNTHP\_CVAL\_EL2 - Counter-timer Hypervisor Physical Time Compare Value Register
- CNTPS\_TVAL\_EL1 - Counter-timer Physical Secure Timer TimerValue Register
- CNTPS\_CTL\_EL1 - Counter-timer Physical Secure Timer Control Register
- CNTPS\_CVAL\_EL1 - Counter-timer Physical Secure Timer Compare Value Register

The Cortex-A53 clusters are configurable to run either independently or in a delayed lockstep configuration. In the lockstep mode, one cluster is considered the main cluster and the second cluster is considered the checker cluster. From a software perspective, the two clusters operate as a single cluster in the lockstep mode. Cortex-A53 Cluster0 is the main execution cluster, where Cortex-A53 Cluster1 follows execution of Cortex-A53 Cluster0. The replicated processing elements within each cluster contain:

- Cores
- L1 Cache Controller
- L2 Cache Controller
- Snoop Control Unit (SCU)

Equivalent operation of replicated resources is supervised by comparators (RCCU) on all functional signals leaving the cluster for the rest of the MCU. Any operational deviations between the supervised signals causes the FCCU to be notified of the discrepancy.

The Checker Cluster does not have a direct connection to the system. All of the outputs of Checker Cluster that target the system (as well as any other non-duplicated resource, like cache memories) terminates in an RCCU for analysis, and all the inputs to Checker Cluster from the system are siphoned from the main cluster system inputs. An abstract view of the implementation including delays and RCCUs is shown in the following figure, but does not show the local memory.

<!-- image -->

Similarly, the GIC500 interrupt controller for the Cortex-A53 can be optionally run in a delayed lockstep configuration. In the lockstep mode, one GIC500 instance is considered the main component and the second GIC500 instance is considered the

Arm Modules

Arm Modules checker component. From a software perspective, two components operate as a single interrupt controller in the lockstep mode. GIC500\_0 is the main interrupt controller component, where GIC500\_1 follows execution of GIC500\_0.

Equivalent operation of replicated resources is supervised by comparators (RCCU) on all functional signals leaving the cluster for the rest of the MCU. Any operational deviations between the supervised signals causes the FCCU to be notified of the discrepancy.

The checker GIC500\_1 does not have a direct connection to the system. All of the outputs of checker GIC500\_1 that target terminates in an RCCU for analysis, and all the inputs to Checker GIC500\_1 from the system are siphoned from the Main Cluster system inputs. An abstract view of the implementation including delays and RCCUs is shown in figure, but does not show the local memory.

## NOTE

There are controls for selecting to run the Cortex-A53 clusters in either lockstep mode or performance mode. However, in either mode the GIC500 continues to run in lockstep mode with GIC500\_0 as the main interrupt controller component.

Arm Modules

<!-- image -->

## 5.3.9 Cortex-M7 lockstep operation

The checker Cortex-M7 does not have a direct connection to the system. All of the outputs of checker CM7 that target the system (as well as any other non-duplicated resource, like cache memories)terminate in an RCCU for analysis, and all the inputs to Checker CM7 from the system are siphoned from the Main Core system inputs. An abstract view of the implementation including delays and RCCUs is shown in the following figure.

Arm Modules

<!-- image -->

## 5.4 Cortex-M7 overview

## 5.4.1 Cortex-M7 core introduction

The Cortex-M7 processor is a highly efficient, high-performance embedded processor that features low interrupt latency, low-cost debug, and has backwards compatibility with existing Cortex-M profile processors. The processor has an in-order super-scalar pipeline and supports dual-issue of load/load and load/store instruction pairs to multiple memory interfaces.

Memory interfaces that the processor supports include:

- Tightly Coupled Memory (TCM) interface
- Harvard instruction and data caches and AXI master (AXIM) interface
- Dedicated low-latency AHB-Lite peripheral (AHBP) interface

The processor includes a Memory Protection Unit (MPU) that you can configure to protect regions of memory. The MPU supports for up to 16 regions.

The Cortex-M7 processor includes floating-point arithmetic functionality, with support for single-precision arithmetic.

The Cortex-M7 core includes several memory interfaces:

- 64-bit Data Tightly Coupled Memory (DTCM), which is split into two interleaved 32-bit interfaces named D0TCM and D1TCM. RAM is expected to be connected to these interfaces and provides zero wait state data fetches.
- 64-bit AXI AMBA4 memory interface with a 32K instruction cache and a 32K data cache for efficient access to external resources
- 32-bit AHBP Peripheral port for interfacing with low latency on chip peripherals
- 32-bit AHBS Slave port for interfacing with slaves such as DMA

The Cortex-M7 core also includes:

- Nested Vectored Interrupt Controller (NVIC)
- Debug and Trace Unit (Coresight components)

The Cortex-M7 processor is intended for deeply embedded applications that require fast interrupt response features.

With D-Cache enabled, Cortex-M7 can randomly perform speculative load from any Normal type memory space through its AXIM bus.

## 5.4.1.1 Buses, interconnects, and interfaces

The Arm Cortex-M7 core includes four buses, as described in the following table.

| Bus name                     | Description                                                                                                                                       |
|------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------|
| AXI Master (AXIM) bus        | This bus connects to NoC and provides the Cortex-M7 high-bandwidth access to memory and peripherals.                                              |
| AHB Slave (AHBS) bus         | The AHBS interface provides system access to Cortex-M7 TCM.                                                                                       |
| AHB Peripheral (AHBP) bus    | This bus connects to NoC and provides the Cortex-M7 low-latency D-side access to peripherals.                                                     |
| Private Peripheral bus (PPB) | The PPB bus provides access to these modules:  Arm modules such as the NVIC, ETCM, ITM, DWT, and ROM tables  Miscellaneous Control Module (MCM) |

## 5.4.2 Debug facilities

This device has extensive debug capabilities including run control and tracing capabilities. The standard Arm debug port that supports JTAG.

Arm Modules

## Chapter 6 NoC Subsystem

## 6.1 Introduction

NoC is an interconnect matrix that supports communication between various initiators and targets.

A NoC instance on this chip supports communication to and from system resources including:

- Core clusters
- Cores
- Peripherals
- System RAM

A NoC instance in the accelerator subsystem supports communication to and from modules in that subsystem.

For more details, see "NoC trace" section in the Debug chapter.

## 6.2 Features

- Supports various industry standard socket protocols (primarily AXI, AHB, APB, and OCP) for versatile integration of master and slave agents
- Packetization to reduce routing congestion
- Fine-grain pipeline insertion to ease timing closure
- Transaction buffering to uphold bandwidth for critical traffic paths
- Rate adapters to reduce the performance effects of clock domain crossings
- Advanced Quality of Service mechanisms
- Support for multi-channel reorder buffers
- Integrated firewalls enable freedom from interference
- Integrated, Coresight-compliant debug capability

## 6.3 Functional description

## 6.3.1 Observability

See the "NoC trace" section in the Debug chapter in this Reference Manual for details.

## 6.3.2 Quality of service (QoS)

In NoC interconnects, QoS is the statistical allocation of throughput and delay, in terms of bandwidth and latency, to the transactions transported between initiators and targets.

The default QoS settings have been validated by NXP for application use-cases and do not require further tuning.

## 6.3.3 Resilience features

## 6.3.3.1 Unit fault aggregation and reporting

When the various resilience mechanisms detect a hardware fault in a unit, they assert a fault output during one clock cycle. At each NoC unit level, all faults are sent to a single checker or BIST module that aggregates the faults and reports them to a single controller per NoC power domain, which interacts with system software.

NoC Subsystem

The NoC software-synthesis engine automatically instantiates checker or BIST modules in all units that produce faults according to the fault parameter values.

## 6.3.3.1.1 Mission mode

In Mission mode, the fault controller reports faults from the checker or BIST modules under its control, typically using the MissionInt output as an interrupt.

The granularity of mission fault reporting is per checker or BIST. In other words, NoC internal registers indicate which checker or BIST module, and consequently which associated NoC unit, has experienced a hardware fault. There is no way to discriminate inside a unit which resilience mechanism triggered the reported fault, nor how many faults were reported.

After reset, the fault controller starts in Mission mode.

## 6.3.3.1.2 BIST mode

The checker or BIST module implements a BIST function that detects possible faults in the fault aggregation logic.

The checker or BIST module enters BIST mode under request by the fault controller on its Start input. In BIST mode, the module does not report unit faults, but performs the following steps:

1. Applies patterns in the register that check the fault detection and aggregation logic.
2. Reports any failure of the patterns detected by the FSM to the fault controller on the Status output.
3. Reports successful completion of the BIST sequence to the fault controller on the Status output and returns to Mission mode, with a Status indicating absence of fault, until the Mission mode function detects a new unit fault.

## 6.3.3.2 Fault controller

A single fault controller is automatically instantiated for each power domain that contains units with fault outputs.

The fault controller performs the following functions:

- In Mission mode, gathers the NoC unit faults that the resilience mechanisms detect and reports the faults to you.
- Under system software control, triggers BIST sequences of the fault reporting chain, to detect latent faults in all checker or BIST modules under its control.

The fault controller has the following single-bit outputs, which can be exported to the NoC boundary:

- MissionInt - Reflects the value of Faults[MissionFault], when enable is set. When high, indicates that a mission fault has been detected in one of the units, and more information is available in the fault controller registers.
- LatentInt - Reflects the value of BistDone[BistDone] when IntEn[BistDoneEn] is set. When high, indicates that the BIST sequence is done, so the software can read Faults[LatentFault] to check if BIST sequences have been successful or not. More information is available in the fault controller LatentFault 0-3 status registers.

## 6.3.3.2.1 Mission mode

Mission mode is the normal operating mode of the checker or BIST module, in which it monitors the unit itself and aggregates results into a single status, stored in a local FSM before being issued to the fault controller.

After reset of the unit, the checker or BIST module is in Mission mode, and output status is 0, indicating absence of a fault.

## 6.3.3.2.2 BIST mode

The fault controller enters BIST mode under software control, using the BistCtl register.

In BIST mode, the controller starts a BIST sequence in parallel on all the checker or BIST modules under its control. Latent fault reporting granularity is per checker or BIST, like mission faults.

## NOTE

Until the BIST sequence has completed, the system is fully functional but ignores any possible mission fault. The interval during which it ignores mission faults depends on the timeout register settings of the controller, which depend on the largest number of inputs of all checker or BIST modules under its control (see timeout registers).

After a BIST sequence has completed successfully for all checker or BIST modules, the controller resumes Mission mode.

NoC Subsystem

## Chapter 7 Ncore

## 7.1 Chip-specific Ncore information

## 7.1.1 Ncore interface units and module mapping

Table 9. Ncore interface units and module mapping

| Ncore interface unit   | Chip modules         | Type of agent   | Additional information                                                        |
|------------------------|----------------------|-----------------|-------------------------------------------------------------------------------|
| CAIU0                  | Cortex-A53 cluster 0 | Fully-coherent  | Connects to Ncore via the AMBA ACE interface                                  |
| CAIU1                  | Cortex-A53 cluster 1 | Fully-coherent  | Connects to Ncore via the AMBA ACE interface                                  |
| NCBU0                  | SerDes_1, PFE        | IO-coherent     | Routes originating traffic through NoC_1 to Ncore via a shared AXI4 interface |
| NCBU1                  | SerDes_0, GMAC_0     | IO-coherent     | Routes originating traffic through NoC_0 to Ncore via a shared AXI4 interface |
| CMIU                   | -                    | Memory          | Routes transactions to NoC_0                                                  |

There are QoS generators implemented for CAIU0 and CAIU1 inside CCTI. They operate in fixed mode, that is, assign fixed urgency value to packets. The urgency value is used as specified in Priority[P0] register of the corresponding QoS generator.

## 7.2 Introduction

Ncore is a cache-coherent interconnect module. It enables the integration of heterogenous coherent agents and non-coherent agents in a chip. It processes transactions with coherent access semantics from various fully-coherent and IO-coherent masters, targeting shared resources.

## 7.3 Features

- Configurable heterogenous agents that are:
- Fully coherent
- IO-coherent
- Non-coherent
- Configurable snoop filter
- Heterogenous coherence models including:
- Cache state models
- Transaction processing models
- Transaction types
- Resiliency package that provides additional functional safety features, such as:
- Coherent data path protection
- Hardware unit duplication
- Memory protection
- Functional safety checker

## 7.4 Block diagram

<!-- image -->

## 7.5 Signal description

Ncore has a single clock domain. All agent interfaces and transport datapath operate synchronously at the same operating frequency.

## 7.6 Functional description

## 7.6.1 Caches and cache coherency

Caching is a common performance feature that buffers copies of data (caches) near to the processing units on the chip that manipulates data. Caches consist of relatively small memory arrays and have a short access time. This increases system performance by reducing average memory latency along two dimensions:

- Data which are accessed previously and are likely to be accessed again, and data that are accessed frequently are allocated in the cache. This decreases the waiting time that a processing unit may spend for receiving the data.
- Data are allocated to the caches in quantities (cachelines) larger than the typical size of memory access performed by a processing unit. This prefetch effect reduces the latency for subsequent memory accesses.

The presence of caches creates multiple copies of the same data. All copies must remain consistent. This complete process is termed as cache coherency.

## 7.6.2 Ncore agents

This chip consists of following set of agents that communicate through the Ncore:

- Master agent: This block initiates read and write transactions to a single physical address. These agents are classified based on the type of transactions they issue:

Ncore

- Non-coherent agent: For a given physical address, a non-coherent agent directly accesses the data in the corresponding memory location.
- Coherent agent: For a given physical address, a coherent agent may access the data either in the corresponding memory location or in one of the caches in the system. Coherent agents are further classified as:
- Fully-coherent agent: The master agent that performs the coherent transaction obtains a copy of the data that is required to remain coherent with respect to coherent transactions from other master agents.
- IO-coherent agent: The master agent obtains a copy of the data that is not required to remain coherent.
- Slave agent: This block services read and write transactions for a given set of physical addresses. These agents are classified based on how they access the read and write transaction results:
- Memory agent: It provides access to memory locations. A read access to the physical address by a memory agent returns the last value written.
- Non-memory agent: It provides access to other forms of system functionality. A read access to the physical address by a memory agent may not return the last value written, and multiple reads may return different values. A read and write access may cause side effects like raising an interrupt or initiating a hardware state machine.

For mapping between the modules on this chip and their respective Ncore agent classification, see the chip-specific Ncore information.

## 7.6.3 Ncore interfaces

The Ncore agents connect with Ncore through the following interfaces.

## 7.6.3.1 Coherent agent interface (CAI)

CAI provides a means for a fully-coherent agent to be connected to the Ncore. The CAI behaves as a fully-coherent slave (ACE slave).

CAI classifies agent transactions as either non-coherent or coherent. Non-coherent agent transactions are delivered directly to the NCTI or an external interconnect. Coherent agent transactions are decoded and translated into individual protocol transactions. Each protocol transaction allocates an entry in an outstanding transaction table (OTT) that tracks the outstanding protocol transactions as they progress through the various phases of the coherence protocol. In addition, coherent read and write transactions also allocate an OTT data buffer for staging read data or write data, respectively.

In CAI, each functional port has an analogous structural unit-Coherent agent interface unit (CAIU).

The CAI in this chip has the following properties:

- ACE protocol
- 32-bit address
- 6-bit transaction ID width
- 128-bit data width
- Supports distributed virtual memory (DVM) on AR and AC channels
- Supports outstanding transactions

The CAI in this chip has the following configuration for supporting outstanding transactions:

- Supports up to 16 outstanding protocol transactions
- Supports 16 data buffers for outstanding protocol transactions, protected by SECDED ECC
- Supports up to four command messages per port and directory pair
- Supports up to four cache-to-cache data messages per port

- Supports heterogeneous mix of coherent and non-coherent transactions sharing the same transaction ID. Only one non-coherent transaction may have the same transaction ID

## 7.6.3.2 Coherent memory interface (CMI)

CMI provides a mechanism for the Ncore to access a memory agent coherently. The CMI has an analogous structural unitCoherent memory interface unit (CMIU).

The CMI in this chip has the following properties:

- AXI protocol
- 40-bit address
- 5-bit transaction ID width
- 128-bit data width

## 7.6.3.3 Non coherent bridge (NCB)

NCB translates a non-coherent transaction into one or more coherent transactions that access a directory cacheline. The NCB behaves as an IO-coherent master.

In an NCB, each functional port has an analogous structural unit-Non-coherent bridge unit (NCBU).

The NCB in this chip has the following properties:

- AXI protocol
- 32-bit address
- 6-bit transaction ID width
- 128-bit data width
- Supports outstanding transactions

The NCB in this chip has the following configuration for supporting outstanding transactions:

- Up to 16 outstanding protocol transactions
- 16 data buffers for outstanding protocol transactions, protected by SECDED ECC

## 7.6.3.4 Directory

The directory provides a point of serialization for establishing transaction ordering and sequences coherence operations and memory accesses. The directory is configured with a snoop filter. See Snoop filter for more information.

The directory has an analogous structural unit-Directory unit (DIRU).

The directory in this chip has the following properties:

- Supports a 64-byte line size
- Supports up to 48 active protocol transactions
- four exclusive monitors per port

Ncore

## 7.6.3.4.1 Snoop filter

This unit is configured within the DIRU to reduce the system bandwidth needed to enforce coherence. The DIRU accesses the snoop filter in parallel with its regular operations, to determine the state of the caching agent, and thus identifying the required coherence operations.

A snoop filter is configured to store different types of information to make trade-offs between snoop filter area and coherence bandwidth. A snoop filter is of two types, depending upon the type of information stored:

- Null filter
- Tag filter

The null filter stores no information about its associated caching agents. For every coherent transaction, the directory broadcasts snoop messages to the caching agents.

Snoop message - A snoop filter transmits coherency operations to caching agents through snoop messages.

The tag filter is a set-associative structure that stores information about previous cached transactions. This ensures that only the necessary coherence operations are performed on those caching agents. Tag filter achieves this by:

- Tagging entries by physical address
- Storing cacheline validity
- Storing ownership information about its associated caching agents

Snoop filter is further classified into two types based on the information stored in a tag filter entry:

- Presence vector filter:

Each caching agent is represented by a bit that indicates whether the caching agent possesses a valid copy of the cacheline.

- Owner-sharer filter:

The tag filter categorizes the caching agents into two types-owner and sharer.

Owner- Each caching agent that is represented by a pointer field, indicates that the caching agent is an owner. An owner caches a valid copy of data that may be either dirty or unique.

Sharer- Each caching agent that is represented by a bit, indicates that the caching agent is a sharer. A sharer caches a valid, clean and non-unique copy of data.

The snoop filter in this chip is a tag filter of the owner-sharer type. It has the following features:

- Organized as a 12-way set associative caching agent with 2048 sets per way
- Supports up to eight outstanding snoop messages per directory port and caching agent port pair.

## 7.6.4 Transport interconnect

The transport interconnect provide a means for the Ncore interfaces to communicate with each other. It also enables communication with and between the non-coherent agents. Ncore uses the following transport interconnects:

- Non-coherent transport interconnect (NCTI): It provides connection between the non-coherent master and the coherent bridges, and between the non-coherent ports of a CAIU. The functionality of NCTI is performed by NoC in this chip.
- Coherent-capable transport interconnect (CCTI): It provides communication between the coherent units to communicate with each other. The functionality of CCTI is performed by NoC in this chip.
- Control and status transport interconnect (CSTI): It transport non-coherent transactions to the control and status registers in the Ncore coherent units.

Ncore

## 7.6.5 Storage protection

Storage structures in this chip, such as tag filters and transaction table data buffers, are configured with a protection scheme to enable error detection and correction capability. This protection scheme is called SECDED entry-Single-error correction, double-error detection code per entry

With the SECDED entry storage protection scheme, Ncore can:

- Detect double-bit errors in an entry. These are uncorrectable errors.
- Correct single-bit errors in an entry. These are correctable errors.

Each structural unit connected to the Ncore interfaces logs and signals correctable and uncorrectable errors separately. Ncore aggregates all the error interrupts from the units and outputs two interrupt signals-a combined correctable interrupt signal and a combined uncorrectable interrupt signal.

## 7.6.5.1 Error types

An error is defined to be a deviation from correct or expected system behavior. Following are the various errors that Ncore interacts with:

- Undetectable error-deviation that Ncore is unable to detect.
- Detectable error-deviation that Ncore is able to detect. These errors are classified as follows:
- Data corruption error-an uncorrectable error that a transaction encounters in a data storage (for example, data buffers).
- Address corruption error-an uncorrectable error that a transaction encounters in an address storage (for example, tag filters).
- Transport error-an uncorrectable error that a transaction encounters in a transport interconnect (for example, CCTI).

## 7.6.6 Resiliency

Ncore has a highly reliable resiliency feature that enables functional safety and fault tolerance for the chip. It has the following units to support its resiliency feature:

- Fault controller to monitor and log faults detected in the interconnect
- Built-in self-test (BIST) finite state machine (FSM) that enables checking of the Ncore fault detection logic

Ncore has the following properties to support its resiliency feature:

- Duplication of CAI, CMI, DIR and NCB
- Protects datapath packet including packet validity checker, header parity and payload parity
- Protects control register parity
- Transport timeout detection with 32K clocks timeout period

The following figure illustrates a high-level overview of the different elements of Ncore enabled with the resiliency feature:

Ncore

Ncore

<!-- image -->

## 7.6.6.1 Component logic duplication

Ncore uses a mechanism called 'component logic duplication' for providing its resiliency feature. This capability replicates the logic for all the Ncore components:

- CAI
- CMI
- DIR
- NCB

It creates logic for two identical modules of the logical component. The two identical modules are functional component and duplicated component. The replicated logic operates in lock-step with the original component logic and it is configured to operate one clock cycle apart.

Ncore uses an additional logic-checking logic-known as safety checker to ensure that the original and replicated logic operates in lockstep.

Ncore reports two types of faults to the fault controller:

- Mission fault

The checker component receives one cycle delayed version of the same inputs as the functional component. The safety checker module receives the functional component outputs and delays it by one cycle, then compares them with the checker component outputs. Any discrepancy is reported as a mission fault.

Ncore

After a mission fault is detected, it remains logged inside the checker component until a BIST sequence clears it (See the BIST sequence).

- Latent fault

The safety checker module implements two identical comparator trees checking simultaneously that the output of the checker component is identical to the delayed version of the output of the functional component. A mismatch between the output of the comparator trees is reported as a latent fault.

## 7.6.6.2 Fault controller

The fault controller component monitors and logs faults reported by all safety checkers in the system, and drives an interrupt signal to notify the host system that a fault in the coherent interconnect has occurred. The fault controller hosts a register interface which allows you to identify the source of detected faults. (See Functional safety controller (FSC) register descriptions)

You can also use the fault controller to manage the BIST for the fault reporting logic. The fault controller has a BIST FSM that you use to:

- Communicate with the safety checkers
- Check the fault reporting logic
- Clear the mission and latent faults

After any faults are detected, you can execute a BIST sequence to debug the cause of the faults.

The SCBISTC register provides you the option of executing the BIST sequence automatically or manually depending on your requirement. If the automatic running of the BIST sequence fails, you can execute each step one by one to find out which step fails.

See BIST sequence for the procedure.

## 7.6.6.3 BIST sequence

The BIST sequence is as follows:

1. Reset safety checkers faults

You reset all the safety checkers in this step.

This step clears all the mission and latent faults from the safety checkers. On completion of this step, the SCMFn[MISSIONFAULT] and SCLFn[LATENTFAULT] must read as 0.

2. Force functional component comparator tree error

You program the functional component output to 1 in this step.

This step sets all the mission and latent faults from the safety checkers. On completion of this step, the SCMFn[MISSIONFAULT] and SCLFn[LATENTFAULT] must read as 1.

3. Reset safety checker faults, and force duplicated component comparator tree error

You reset all the safety checkers and program the duplicated component output to 1 in this step.

This step clears all the mission faults and sets all the latent faults from the safety checkers.

On completion of this step, SCMFn[MISSIONFAULT] must read as 0 and SCLFn[LATENTFAULT] must read as 1.

4. Reset safety checker faults, and force both functional and duplicated component comparator tree error

You reset all the safety checkers and program both the functional component and duplicated component outputs to 1 in this step.

This step sets all the mission faults and clears all the latent faults from the safety checkers.

On completion of this step, SCMFn[MISSIONFAULT] must read as 1 and SCLFn[LATENTFAULT] must read as 0.

5. Reset safety checkers faults

You reset all the safety checkers in this step.

This step clears all the mission and latent faults from the safety checkers. On completion of this step, SCMFn[MISSIONFAULT] and SCLFn[LATENTFAULT] must read as 0.

## NOTE

Performing BIST sequence latches mission and latent faults in FCCU. You must clear the faults by running the FCCU fault clear mechanism. See the FCCU chapter in this Reference Manual for details.

## 7.6.7 Coherent read/write transactions

The various components in the Ncore work together to communicate and enforce cache coherence on shared transactions. Each coherent transaction initiates a series of protocol transactions and organizes all the operations to carry out the coherent transaction while ensuring the following:

- Maintains coherence amongst all coherent agents in the chip
- Updates the DIRU that oversees the cache state of all coherent agents in the chip

## 7.6.7.1 Coherent read transactions

To issue a coherent read transaction, you issue a coherent transaction to the CAI. Ncore performs the following operations on this request:

1. The CAI issues a command to the directory.
2. Ncore access the snoop filter in the directory to determine if the read data is resident in the cache of another coherent master connected to Ncore.
3. The directory issues a snoop message to all the coherent masters indicating the type of coherence operation to be performed.
4. The coherent masters receiving the snoop message responds by indicating the result of the snoop transaction.
- If the data is found in cache, it is called a directory hit.
- If the data is not found in any cache, it is called a directory miss.

On a directory hit, the snooped agent forwards the data to the requesting agent.

On a directory miss, the directory issues a memory read transaction through the CMI. The directory fetches the requested data from the main memory and forwards it to the requesting agent.

## 7.6.7.2 Coherent write transactions

To issue a coherent write transaction, you issue a coherent transaction to the CAI. Ncore performs the following operations on this request:

1. The CAI issues a command to the directory.
2. The directory issues a snoop message to all the coherent masters to invalidate the copies of the data resident in all the caches.
3. The directory issues the write to main memory through the CMI.

## 7.7 Reset and initialization

## NOTE

You must perform the following before executing any cache coherence management operation:

- Initialize Ncore
- Move the chip modules connected with CAIU0 and CAIU1 out of reset. See the chip-specific Ncore information to know about the chip modules that are connected with CAIU0 and CAIU1.

Each structural unit must be in operational state, before processing any transaction.

Ncore

For a component to be in an operational state, each structural unit within the component must be in operational state.

After a component is in operational state, it can be in either of the following states:

- Offline state
- Online state

A component processes coherent transactions only if it is in an online state.

For a component to be in an online state, each structural unit within the component must be in online state.

A component can be in either of the following states with respect to processing transactions:

- Active state
- Inactive state

A component is in the active state when it is tracking state pertaining to outstanding transactions, otherwise it is in the inactive state. Additionally, when a component is in an offline state, it is in the inactive state with respect to coherent transactions; however, with respect to non-coherent transactions, the component may be in either of the states.

In a configuration with only one coherent agent connected to the CAIUs as active, snoop activity is not required to maintain coherency between the CAIUs. So, when you configure to disable any of the coherent agent, you must ensure disabling of snoop messages (by using DIRUCASE0[CASNPENn]) and DVM messages (by using CSADSE0[DVMSNPENn]) to the CAI.

The following sections describes the sequences that you must perform for transitioning the various components to online state.

## 7.7.1 CAI initialization

Perform the following procedure for transitioning the CAI to online state:

1. Ensure that all the CAIUs within the interface are in operational state: read the CAIUID register here to identify the features and configuration information of the corresponding CAIU.

Perform this step for each CAIU if the discovery routine is not performed. See Discovery routine for its procedure.

2. For a fully-coherent agent interface, enable snoop messages to the CAI for each DIRU by writing 1 to the DIRUCASE0[CASNPENn] field corresponding to the CAIUs within the interface.
3. For a CAI that supports ACE DVM transactions on the address coherency channel, enable DVM messages to the CAI for each CAIU within the interface by writing 1 to the corresponding CSADSE0[DVMSNPENn] field.

After CAI is transitioned to operational state, it may enter active state with respect to non-coherent transactions, but it remains in offline state until the above procedure completes.

## 7.7.2 CMI initialization

To transition the CMI to online state, ensure that all the CMIUs within the interface are in operational state: read the CMIUID register to identify the features and configuration information of the corresponding CMIU.

Perform this for each CMIU if the discovery routine is not performed. See Discovery routine for its procedure.

## 7.7.3 NCB initialization

To transition the NCB to online state, ensure that all the NCBUs within the interface are in operational state: read the NCBUID register to identify the features and configuration information of the corresponding NCBU.

Perform this for each NCBU if the discovery routine is not done. See Discovery routine for its procedure.

## 7.7.4 Directory initialization

To transition the directory to online state, ensure that all the DIRUs within the interface are in operational state.

The snoop filter (tag filter) in the directory is in offline state. Following is the procedure to transition the snoop filter to online state:

1. Ensure that the directory is in online state.

Ncore

2. Ensure the following points for each caching agent associated with the snoop filter:
- a. All outstanding coherent transactions that may allocate cacheline in the agent's cache are complete.
- b. Entire cache of the agent is clean and invalidated.
- c. All the remaining outstanding coherent transactions from the agent are complete.
- d. No new coherent transaction is initiated by the agent.
3. Perform an initialize all entries maintenance operation for each snoop filter in each DIRU within the directory by writing the appropriate values to the DIRUSFMC register. See Snoop filter maintenance for the maintenance operations.
4. Poll the DIRUSFMA[MNTOPACTV] field for each snoop filter in each DIRU within the directory until the field value equals 0.
5. Enable snoop filtering for each snoop filter in each DIRU within the directory by writing 1 to the corresponding DIRUSFE[SFENn] field.

After the directory is in online state, agents may issue coherent transactions via CAIs or NCBs in the online state to any CMI in the online state.

## 7.7.5 Discovery routine

After all the structural units are in operational state, execute the discovery routine to determine the:

- Number of snoop filters
- Number of each type of unit
- Various unit associations

The discovery routine procedure is as follows:

1. Validate the coherent subsystem release version by using the CSID[RELVER] field.
2. Identify the number of snoop filters in the coherent subsystem by using the CSID[NUMSFS] field.
3. Identify the configuration of each snoop filter in the coherent subsystem by using the corresponding CSSFIDRa register.
4. Identify the number of CAIUs, NCBUs, DIRUs, and CMIUs by using the CSUID register.
5. Read the following CAIUID register fields for each CAIU:
- a. CAIID: To identify the CAI with which the CAIU is associated.
- b. CA: To learn whether the CAIU is associated with a caching agent (that is, a fully-coherent agent). If it is associated, then this field also indicates that a corresponding DIRUCASE0[CASNPENn] field is present.
- c. SFID: If you learn that the CAIU is associated with a caching agent, use this field to identify the snoop filter with which the caching agent is associated. Skip to the next step if the CAIU is not associated with a caching agent.
- d. TYPE: To learn whether the CAIU is associated with a DVM agent. If it is associated, then this field also indicates that a corresponding CSADSE[DVMSNPENn] field is present.
6. Read the NCBUID[NCBID] field for each NCBU to identify the NCB associated with it.
7. Read the following CMIUID register fields for each CMIU:
- a. CMIID: To identify the CMI with which the CMIU is associated.

Discovery routine does not take into account the state of coherent agent connected to the CAIUs. If one of the coherent agent associated with a CAIU is in an inactive state, you must configure Ncore to avoid snoop activity towards the inactive caching agent. So, when you transition a CAIU to offline state, you must disable snoop messages (by using DIRUCASE0[CASNPENn]) and DVM messages (by using CSADSE0[DVMSNPENn]) to the CAI.

Ncore

## 7.8 Maintenance operations

Use maintenance operations to initialize caching structures in the coherent subsystem and to manage those caching structures relative to non-coherent agents. The set of caching structures includes any snoop filters (tag filters) in DIRUs. Each set include the following registers:

- A maintenance control register (DIRUSFMC)
- A maintenance activity register (DIRUSFMA)
- A pair of maintenance location registers (DIRUSFMLR0 and DIRUSFMLR1)

Perform a maintenance operation by executing the following procedure:

1. Write the appropriate maintenance location registers with the location of the entry on which the operation is to be performed (if required for the operation).
2. Write the appropriate maintenance control register to initiate the maintenance operation.
3. Poll the maintenance operation active field (MNTOPACTV) in the appropriate maintenance activity register until the field value equals 0.

Successful completion of step 3 completes the maintenance operation.

For each DIRU, you can perform only one maintenance operation at a time. Writes to the maintenance operation registers while the corresponding MNTOPACTV field value equals 1 is ignored.

A maintenance operation operates only on the caching structure implemented by a unit.

## 7.8.1 Snoop filter maintenance

For a given DIRU, following is a list of maintenance operations that you could perform on a snoop filter:

- Initialize all entries: This operation invalidates all entries in the snoop filter and any associated victim buffer, and initializes the error protection bits in the entries.
- Flush all entries: This operation issues recall transactions for all valid entries in the snoop filter and any associated victim buffer, and leaves all entries in the invalid state.
- Flush entry at set and way: This operation issues a recall transaction for a valid entry at the specified physical set and way in the snoop filter, and leaves the entry in the invalid state.
- Flush entry at address: This operation issues a recall transaction for a valid entry at the specified address in any snoop filter and any associated victim buffer, and leaves the entry in the invalid state.
- Flush all victim buffer entries: This operation issues a recall transaction for all valid entries in the victim buffer associated with the designated snoop filter, and leaves all entries in the invalid state

The DIRUSFMC register corresponding to a DIRU contains the following fields to control the maintenance operation on its snoop filter:

- SFMNTOP: Write appropriate value to this field to specify the type of maintenance operation to be performed.
- SFID: This field identifies the snoop filter on which maintenance operation is performed.
- SFSECATTR: This field identifies the security attribute (secure versus non-secure) of the address on which the snoop filter maintenance operation is performed. A value of 1 indicates a secured configuration.

For the flush entry at set and way maintenance operation, the DIRUSFMLR0 register corresponding to a DIRU contains the following fields to identify the snoop filter entry on which maintenance operation is performed:

- MNTSET: This field identifies the physical set on which maintenance operation is performed.
- MNTWAY: This field identifies the physical way on which maintenance operation is performed.

This operation accesses the snoop filter directly, independent of whether permutation-based interleaving has been enabled for set selection. Additionally, the DIRUSFMLR0[MNTWORD] and DIRUSFMLR1[MNTADDR] field values are set to 0.

Ncore

For flush entry at address maintenance operation, the DIRUSFMLR0 and DIRUSFMLR1 registers corresponding to a DIRU represents a directory cacheline address within the coherent subsystem address window. Following is the procedure to form this address:

1. Mask off the physical address bits above the most significant bit of the coherent subsystem address window.
2. Shift the result right by the number of bits in the directory cacheline offset.
3. Write the lower order 32 bits of the result into the DIRUSFMLR0 register and the remaining higher order bits into the DIRUSFMLR1 register. There may not be any high order bits for certain system configurations, and in such cases, you do not write anything to the DIRUSFMLR1 register.

The table below summarizes the location specifications based on the type of maintenance operation performed.

Table 10. Location specification

| DIRUSFMC[SFMN TOP]   | Maintenance operation           | DIRUSFMLR1[MN TADDR]        | DIRUSFMLR0[MN TWORD]        | DIRUSFMLR0 [MNTWAY]         | DIRUSFMLR0 [MNTSET]         |
|----------------------|---------------------------------|-----------------------------|-----------------------------|-----------------------------|-----------------------------|
| 0h                   | Initialize all entries          | 0                           | 0                           | 0                           | 0                           |
| 1h-3h                | Reserved                        | N/A                         | N/A                         | N/A                         | N/A                         |
| 4h                   | Flush all entries               | 0                           | 0                           | 0                           | 0                           |
| 5h                   | Flush entry at set and way      | 0                           | 0                           | Way                         | Set                         |
| 6h                   | Flush entry at address          | Directory cacheline address | Directory cacheline address | Directory cacheline address | Directory cacheline address |
| 7h                   | Reserved                        | N/A                         | N/A                         | N/A                         | N/A                         |
| 8h                   | Flush all victim buffer entries | 0                           | 0                           | 0                           | 0                           |
| 9h-Fh                | Reserved                        | N/A                         | N/A                         | N/A                         | N/A                         |

Ncore indicates status (whether in progress or have completed) of a maintenance operation by writing to the DIRUSFMA[MNTOPACTV] field.

- A field value of 1 indicates that maintenance operation is ongoing.
- A field value of 0 indicates completion of the maintenance operation.

For the following maintenance operations, you must perform the operation in each DIRU to flush the entire snoop filter:

- Initialize all entries
- Flush all entries
- Flush all victim buffer entries

For the following maintenance operations you must perform the operation only in the appropriate DIRU:

- Flush entry at set and way
- Flush entry at address

## 7.9 Power management

You reduce power consumption of the system by transitioning component from an operational state to non-operational state.

Before transitioning the units in the component into the non-operational state, you must transition all structural units of a component to an offline state or to the inactive state for non-coherent transactions.

Ncore

After transitioning components in the coherent subsystem from online state to offline state, preserve the following order to transition the components from the operational state to the non-operational state:

1. Any or all of the following, as required:
- CAI
- NCB
- CMI
2. Directory and any tag filters after all of the above are in the offline state

The following sections describes the sequences that you must perform for transitioning the various components to offline state.

## 7.9.1 CAI power management

Perform the following procedure for transitioning a CAI to offline state:

1. Ensure the following conditions are fulfilled:
- For fully-coherent agent interface, all outstanding coherent transactions that may allocate cacheline in the agent's cache are complete.
- For fully-coherent agent interface, entire cache of the agent is clean and invalidated.
- All the remaining outstanding coherent transactions from the agent are complete.
- No new coherent transaction is initiated by the agent.
2. For a fully-coherent agent interface, disable snoop messages to the CAI for each DIRU by writing 0 to the DIRUCASE0[CASNPENn] field corresponding to the CAIUs within the interface.
3. For a fully-coherent agent interface, poll the DIRUCASA0[CASNPACTVn] field corresponding to the CAIUs within the interface for each DIRU until the field value equals 0.
4. For a CAI that supports ACE DVM transactions on the AC channel, disable DVM messages to the CAI for each CAIU within the interface by writing 0 to the corresponding CSADSE0[DVMSNPENn] field.
5. For a CAI that supports ACE DVM transactions on the AC channel, poll the CSADSA[DVMSNPACTVn] field corresponding to the CAIUs within the interface until the field value equals 0.
6. Poll the CAIUTA[SNPACTV] field for each CAIU within the CAI until the field value equals 0.

Additionally, for non-coherent transactions, perform the following procedure for transitioning a CAI to inactive state:

7. Ensure that the CAI is in offline state.
8. Ensure the following conditions are fulfilled:
- All outstanding coherent transactions from all the agent are complete.
- No new coherent transaction is initiated by any agent.
9. Poll the CAIUTA[TRANSACTV] field for each CAIU within the CAI until the field value equals 0.

See CAI initialization for the procedure to transition the CAI back to online state.

## 7.9.1.1 Isolated power state

CAI supports an additional state for power management-isolated power state.

In this state:

- Coherent read and write transactions are translated into non-coherent transactions.
- Certain other coherent transactions are terminated within CAI.

In the isolated power state, CAI does not require any additional coherent subsystem resources to process native agent transactions, thus it enables you to transition all other components in the coherent subsystem into offline state. The components

Ncore in the offline state may then be transitioned into the non-operational state, depending on the configuration of the clock and voltage domains in the system.

The system power state in which a single CAI is in the isolated state and the rest of components in the coherent subsystem are in the offline state is known as the single-agent low-power state.

Perform the following procedure for transitioning a CAI to isolated power state:

1. Ensure the following conditions are fulfilled:
- All other CAIs are in the offline state.
- All NCBs are in the offline state.
2. For a fully-coherent agent interface, disable snoop messages to the CAI for each DIRU by writing 0 to the DIRUCASE0[CASNPENn] field corresponding to the CAIUs within the interface.
3. For a fully-coherent agent interface, poll the DIRUCASA0[CASNPACTVn] field corresponding to the CAIUs within the interface for each DIRU until the field value equals 0.
4. For a CAI that supports ACE DVM transactions on the AC channel, disable DVM messages to the CAI for each CAIU within the interface by writing 0 to the corresponding CSADSE0[DVMSNPENn] field.
5. For a CAI that supports ACE DVM transactions on the AC channel, poll the CSADSA[DVMSNPACTVn] field corresponding to the CAIUs within the interface until the field value equals 0.
6. Poll the CAIUTA[SNPACTV] field for each CAIU within the CAI until the field value equals 0.
7. Enable isolated power state for each CAIU within the CAI by writing 1 to CAIUTC[ISOLEN].
8. Poll the CAIUTA[COHACTV] field for each CAIU within the CAI until the field value equals 0.

After the CAI enters the Isolated power state, perform the following procedure to enter the single-agent low-power state:

1. Ensure the following conditions are fulfilled:
- All other CAIs are in the offline state.
- All NCBs are in the offline state.
2. Transition the CMI and Directory to the offline state.

You can also transition the components in the offline state into the non-operational state.

Perform the following procedure to exit the single-agent low-power state:

1. Transition the CMI and Directory to the online state.
2. Transition the CAI in Isolated power state to the offline state.

Ncore writes 0 to CAIUTC[ISOLEN] on performing this step.

You can transition the CAIs and NCBs to the online state after exiting the single-agent low-power state.

## 7.9.2 NCB power management

Perform the following procedure for transitioning an NCB to offline state:

1. Ensure that the following conditions are fulfilled:
- All outstanding non-coherent transactions from all the agents are complete.
- No new non-coherent transaction is initiated by any agent.
2. Poll the NCBUTA[TRANSACTV] field for each NCBU within the interface until the field value equals 0.

See NCB initialization for the procedure to transition the NCB back to online state.

## 7.9.3 CMI power management

Perform the following procedure for transitioning a CMI to offline state:

1. Ensure that the following conditions are fulfilled:
- All outstanding coherent transactions from all the agents are complete.
- No new coherent transaction is initiated by any agent.
2. Poll the CMIUTA[TRANSACTV] field for each CMIU within the interface until the field value equals 0.

See CMI initialization for the procedure to transition the CMI back to online state.

## 7.9.4 Directory power management

Perform the following steps for transitioning a tag filter in a directory to online state:

1. Disable snoop filtering for each DIRU by writing 0 to the DIRUSFE[SFENn] field corresponding to the snoop filter.

Perform the following procedure for transitioning a directory to offline state:

1. Ensure that the following conditions are fulfilled:
- All outstanding coherent transactions from all the agents are complete.
- No new coherent transaction is initiated by any agent.
2. Poll the DIRUTA[TRANSACTV] field for each DIRU within the interface until the field value equals 0.

See Directory initialization for the procedure to transition the directory back to online state.

## 7.10 Memory map and register definition

Only full-word (32-bit) accesses are allowed on all registers in the Ncore memory space.

Access to the reserved space in between the Ncore memory mapped space generates decode error.

## 7.10.1 Coherent agent interface unit (CAIU) register descriptions

## 7.10.1.1 CAIU memory map

CAIU0 base address: 5040\_0000h

CAIU1 base address: 5040\_1000h

| Offset   | Register                                                 |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------------------|-------------------|----------|---------------|
| 0h       | CAIU Transaction Control (CAIUTC)                        |                32 | RW       | 0000_0001h    |
| 4h       | CAIU Transaction Activity (CAIUTA)                       |                32 | R        | 0000_0000h    |
| 100h     | CAIU Correctable Error Control (CAIUCEC)                 |                32 | RW       | 0000_0000h    |
| 104h     | CAIU Correctable Error Status (CAIUCES)                  |                32 | RW       | 0000_0000h    |
| 108h     | CAIU Correctable Error Location Register 0 (CAIUCELR0)   |                32 | RW       | 0000_0000h    |
| 10Ch     | CAIU Correctable Error Location Register 1 (CAIUCELR1)   |                32 | RW       | 0000_0000h    |
| 124h     | CAIU Correctable Error Status Alias (CAIUCESA)           |                32 | RW       | 0000_0000h    |
| 140h     | CAIU Uncorrectable Error Control (CAIUUEC)               |                32 | RW       | 0000_0000h    |
| 144h     | CAIU Uncorrectable Error Status (CAIUUES)                |                32 | RW       | 0000_0000h    |
| 148h     | CAIU Uncorrectable Error Location Register 0 (CAIUUELR0) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Ncore

## Table continued from the previous page...

| Offset   | Register                                                 |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------------------|-------------------|----------|---------------|
| 14Ch     | CAIU Uncorrectable Error Location Register 1 (CAIUUELR1) |                32 | RW       | 0000_0000h    |
| 164h     | CAIU Uncorrectable Error Status Alias (CAIUUESA)         |                32 | RW       | 0000_0000h    |
| FFCh     | CAIU Identification (CAIUID)                             |                32 | R        | See section   |

## 7.10.1.2 CAIU Transaction Control (CAIUTC)

## Offset

| Register   | Offset   |
|------------|----------|
| CAIUTC     | 0h       |

## Function

Use this register to enable agent transactions in a CAIU.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                              |
|---------|-------------------------------------------------------|
| 31-2    | Reserved                                              |
| -       |                                                       |
| 1       | Agent Isolation Enable                                |
| ISOLEN  | Write a 1 to this field to enable isolation mode.     |
| 0       | Agent Transaction Enable                              |
| TRANSEN | Write a 1 to this field to enable agent transactions. |

Ncore

## 7.10.1.3 CAIU Transaction Activity (CAIUTA)

## Offset

| Register   | Offset   |
|------------|----------|
| CAIUTA     | 4h       |

## Function

Use this register to learn whether certain protocol transactions are active in a CAIU.

## Diagram

<!-- image -->

## Fields

| Field       | Function                                                                                                                                                                |
|-------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-3 -      | Reserved                                                                                                                                                                |
| 2 COHACTV   | Coherent Transaction Active Ncore writes a 1 to this field when the unit is performing any activity related to the coherent transactions, and is cleared otherwise.     |
| 1 SNPACTV   | Snoop Transaction Active Ncore writes a 1 to this field when the unit is performing any activity related to snoop messages, and is cleared otherwise.                   |
| 0 TRANSACTV | Transaction Active Ncore writes a 1 to this field when the unit is performing any activity related to the native agent coherent transactions, and is cleared otherwise. |

## 7.10.1.4 CAIU Correctable Error Control (CAIUCEC)

## Offset

| Register   | Offset   |
|------------|----------|
| CAIUCEC    | 100h     |

## Function

Use this register to control the detection and signaling of correctable errors in a CAIU.

## Diagram

<!-- image -->

## Fields

| Field              | Function                                                                                                                                                                                                                             |
|--------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12 -            | Reserved                                                                                                                                                                                                                             |
| 11-4 ERRTHRESHO LD | Correctable Error Threshold Use this field to determine the threshold number of correctable errors that must be detected before Ncore asserts the correctable error interrupt signal.                                                |
| 3-2 -              | Reserved                                                                                                                                                                                                                             |
| 1 ERRINTEN         | Correctable Error Interrupt Enable Use this field to control assertion of the correctable error interrupt signal on fulfilment of proper conditions. 0b - Disable assertion 1b - Enable assertion                                    |
| 0 ERRDETEN         | Correctable Error Detection Enable Use this field to control the correctable error detection and logging logic. 0b - Disable correctable error detection and logging logic 1b - Enable correctable error detection and logging logic |

## 7.10.1.5 CAIU Correctable Error Status (CAIUCES)

## Offset

| Register   | Offset   |
|------------|----------|
| CAIUCES    | 104h     |

## Function

This register logs information about the correctable errors in a CAIU.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17      | 16      |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|---------|---------|
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO | ERRINFO |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |         |         |
| Reset  | 0        | 0        | 0        | 0 0      | 0        |          | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1       | 0       |
| R      | ERRTYPE  | ERRTYPE  | ERRTYPE  | ERRTYPE  | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | Reserved | Reserved | ERRO VF | ERRV LD |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          | W1C     | W1C     |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       |

## Fields

| Field         | Function                                                                                                                                                                                                                                                                        |
|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 -       | Reserved                                                                                                                                                                                                                                                                        |
| 23-16 ERRINFO | Error Info Ncore writes appropriate values to this field to indicate additional information about logged errors. Ncore writes to this field only when CAIUCES[ERRVLD] = 1; otherwise, the field is undefined.                                                                   |
| 15-12 ERRTYPE | Error Type Ncore writes appropriate values to this field to indicate the type of logged error. Ncore writes to this field only when CAIUCES[ERRVLD] = 1; otherwise, the field is undefined. When Ncore writes 0 to this field, CAIUCES[ERRINFO] = 0 decodes to OTT data buffers |
| 11-4 ERRCOUNT | Error Count This field indicates the number of correctable errors detected by the unit. The field value stops incrementing when you write 1 to CAIUCES[ERROVF].                                                                                                                 |
| 3-2           | Reserved                                                                                                                                                                                                                                                                        |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                                                                                         |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -        |                                                                                                                                                                                                                                                                                                                                                                  |
| 1 ERROVF | Error Overflow Ncore writes a 1 to this field to indicate that the number of correctable errors detected by the unit overflowed the value indicated by CAIUCES[ERRCOUNT]. You write 1 to this field to clear the CAIUCES[ERRCOUNT] field.                                                                                                                        |
| 0 ERRVLD | Error Valid Ncore writes a 1 to this field to indicate that the following registers have logged information about the correctable error; otherwise, certain fields in these registers are undefined.  CAIU Correctable Error Status (CAIUCES)  CAIU Correctable Error Location Register 0 (CAIUCELR0)  CAIU Correctable Error Location Register 1 (CAIUCELR1) |

## 7.10.1.6 CAIU Correctable Error Location Register 0 (CAIUCELR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CAIUCELR0  | 108h     |

## Function

This register logs information about the correctable error locations in a CAIU.

## Diagram

<!-- image -->

Ncore

## Fields

| Field         | Function                                                                                                                                                                |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-26 ERRWORD | Error Word When CAIUCES[ERRVLD] = 1, this field indicates the data word in which the logged error was detected; otherwise, the field is undefined.                      |
| 25-20 ERRWAY  | Error Way When CAIUCES[ERRVLD] = 1, this field indicates the way on which the logged error was detected; otherwise, the field is undefined.                             |
| 19-0 ERRENTRY | Error Entry or Set When CAIUCES[ERRVLD] = 1, this field indicates the entry or the set index on which the logged error was detected; otherwise, the field is undefined. |

## 7.10.1.7 CAIU Correctable Error Location Register 1 (CAIUCELR1)

## Offset

| Register   | Offset   |
|------------|----------|
| CAIUCELR1  | 10Ch     |

## Function

This register logs information about correctable error locations in a CAIU.

## Diagram

<!-- image -->

## Fields

| Field   | Function   |
|---------|------------|
| 31-12   | Reserved   |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                     |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 11-0    | Error Address                                                                                                                                                |
| ERRADDR | When CAIUCES[ERRVLD] = 1, this field indicates the high-order address bits of the transaction that encountered the error; otherwise, the field is undefined. |

## 7.10.1.8 CAIU Correctable Error Status Alias (CAIUCESA)

## Offset

| Register   | Offset   |
|------------|----------|
| CAIUCESA   | 124h     |

## Function

Use this register to have a write access to the CAIU Correctable Error Status (CAIUCES) for diagnostic purposes.

## Diagram

<!-- image -->

## Fields

| Field         | Function                                                                                                                                                                                                       |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 -       | Reserved                                                                                                                                                                                                       |
| 23-16 ERRINFO | Error Info Ncore writes appropriate values to this field to indicate additional information about logged errors. Ncore writes to this field only when CAIUCESA[ERRVLD] = 1; otherwise, the field is undefined. |
| 15-12 ERRTYPE | Error Type Ncore writes appropriate values to this field to indicate the type of logged error.                                                                                                                 |

Table continues on the next page...

Ncore

## Table continued from the previous page...

| Field         | Function                                                                                                                                                                                                                                                                                                                                                                                              |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|               | Ncore writes to this field only when CAIUCESA[ERRVLD] = 1; otherwise, the field is undefined. When Ncore writes 0 to this field, CAIUCESA[ERRINFO] = 0 decodes to OTT data buffers.                                                                                                                                                                                                                   |
| 11-4 ERRCOUNT | Error Count This field indicates the number of correctable errors detected by the unit. The field value stops incrementing when you write a 1 to CAIUCESA[ERROVF].                                                                                                                                                                                                                                    |
| 3-2 -         | Reserved                                                                                                                                                                                                                                                                                                                                                                                              |
| 1 ERROVF      | Error Overflow Ncore writes a 1 to this field to indicate that the number of correctable errors detected by the unit overflowed the value indicated by CAIUCESA[ERRCOUNT]. You write 1 to this field to clear the CAIUCESA[ERRCOUNT] field, and it also clears this field.                                                                                                                            |
| 0 ERRVLD      | Error Valid Ncore writes a 1 to this field to indicate that the following registers have logged information about a correctable error; otherwise, certain fields in these registers are undefined.  CAIU Correctable Error Status (CAIUCES)  CAIU Correctable Error Location Register 0 (CAIUCELR0)  CAIU Correctable Error Location Register 1 (CAIUCELR1) You write 1 to this field to clear it. |

## 7.10.1.9 CAIU Uncorrectable Error Control (CAIUUEC)

## Offset

| Register   | Offset   |
|------------|----------|
| CAIUUEC    | 140h     |

## Function

Use this register to control the detection and signaling of uncorrectable errors in a CAIU.

## Diagram

Ncore

<!-- image -->

## Fields

| Field              | Function                                                                                                                                                                                                                                 |
|--------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12 -            | Reserved                                                                                                                                                                                                                                 |
| 11-4 ERRTHRESHO LD | Uncorrectable Error Threshold Use this field to determine the threshold number of uncorrectable errors that must be detected before the Ncore asserts the uncorrectable error interrupt signal.                                          |
| 3-2 -              | Reserved                                                                                                                                                                                                                                 |
| 1 ERRINTEN         | Uncorrectable Error Interrupt Enable Usethis field to control the assertion of uncorrectable error interrupt signal on fulfilment of proper conditions. 0b - Disable assertion 1b - Enable assertion                                     |
| 0 ERRDETEN         | Uncorrectable Error Detection Enable Use this field to control uncorrectable error detection and logging logic. 0b - Disable uncorrectable error detection and logging logic 1b - Enable uncorrectable error detection and logging logic |

## 7.10.1.10 CAIU Uncorrectable Error Status (CAIUUES)

## Offset

| Register   | Offset   |
|------------|----------|
| CAIUUES    | 144h     |

## Function

This register logs information about the uncorrectable errors in a CAIU.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17      | 16      |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|---------|---------|
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO | ERRINFO |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |         |         |
| Reset  | 0        | 0        | 0        | 0 0      |          | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1       | 0       |
| R      | ERRTYPE  | ERRTYPE  | ERRTYPE  | ERRTYPE  | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | Reserved | Reserved | ERRO VF | ERRV LD |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          | W1C     | W1C     |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       |

## Fields

| Field         | Function                                                                                                                                                                                                                                                                        |
|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 -       | Reserved                                                                                                                                                                                                                                                                        |
| 23-16 ERRINFO | Error Info Ncore writes appropriate values to this field to indicate additional information about logged errors. Ncore writes to this field only when CAIUUES[ERRVLD] = 1; otherwise, the field is undefined.                                                                   |
| 15-12 ERRTYPE | Error Type Ncore writes appropriate values to this field to indicate the type of logged error. Ncore writes to this field only when CAIUUES[ERRVLD] = 1; otherwise, the field is undefined. When Ncore writes 0 to this field, CAIUUES[ERRINFO] = 0 decodes to OTT data buffers |
| 11-4 ERRCOUNT | Error Count This field indicates the number of uncorrectable errors detected by the unit. The field value stops incrementing when you write a 1 to CAIUUES[ERROVF].                                                                                                             |
| 3-2 -         | Reserved                                                                                                                                                                                                                                                                        |
| 1 ERROVF      | Error Overflow Ncore writes a 1 to this field to indicate that the number of uncorrectable errors detected by the unit overflowed the value indicated by CAIUUES[ERRCOUNT]. You write a 1 to this field to clear the CAIUUES[ERRCOUNT] field, and it also clears this field.    |
| 0 ERRVLD      | Error Valid Ncore writes a 1 to this field to indicate that the following registers have logged information about an uncorrectable error; otherwise, certain fields in these registers are undefined.                                                                           |

Table continues on the next page...

Ncore

Table continued from the previous page...

| Field   | Function                                                                                                                                                          |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         |  CAIU Uncorrectable Error Status (CAIUUES)  CAIU Uncorrectable Error Location Register 0 (CAIUUELR0)  CAIU Uncorrectable Error Location Register 1 (CAIUUELR1) |

## 7.10.1.11 CAIU Uncorrectable Error Location Register 0 (CAIUUELR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CAIUUELR0  | 148h     |

## Function

This register logs information about uncorrectable error locations in a CAIU.

## Diagram

<!-- image -->

| Bits    | 31      | 30      | 29      | 28      | 27      | 26      | 25     | 24       | 23     | 22     | 21     | 20     | 19       | 18       | 17       | 16       |
|---------|---------|---------|---------|---------|---------|---------|--------|----------|--------|--------|--------|--------|----------|----------|----------|----------|
| R W     | ERRWORD | ERRWORD | ERRWORD | ERRWORD | ERRWORD | ERRWORD | ERRWAY | ERRWAY   | ERRWAY | ERRWAY | ERRWAY | ERRWAY | ERRENTRY | ERRENTRY | ERRENTRY | ERRENTRY |
| Reset   | 0       | 0       | 0       | 0       | 0       | 0       | 0      | 0        | 0      | 0      | 0      | 0      | 0        | 0        | 0        | 0        |
| Bits    | 15      | 14      | 13      | 12      | 11      | 10      | 9      | 8        | 7      | 6      | 5      | 4      | 3        | 2        | 1        | 0        |
| R       |         |         |         |         |         |         |        | ERRENTRY |        |        |        |        |          |          |          |          |
| W Reset | 0       | 0       | 0       | 0       | 0       | 0       | 0      | 0        | 0      | 0      | 0      | 0      | 0        | 0        | 0        | 0        |

## Fields

| Field         | Function                                                                                                                                                                |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-26 ERRWORD | Error Word When CAIUUES[ERRVLD] = 1, this field indicates the data word in which the logged error was detected; otherwise, the field is undefined.                      |
| 25-20 ERRWAY  | Error Way When CAIUUES[ERRVLD] = 1, this field indicates the way on which the logged error was detected; otherwise, the field is undefined.                             |
| 19-0 ERRENTRY | Error Entry or Set When CAIUUES[ERRVLD] = 1, this field indicates the entry or the set index on which the logged error was detected; otherwise, the field is undefined. |

Ncore

## 7.10.1.12 CAIU Uncorrectable Error Location Register 1 (CAIUUELR1)

## Offset

| Register   | Offset   |
|------------|----------|
| CAIUUELR1  | 14Ch     |

## Function

This register logs information about uncorrectable errors in a CAIU.

## Diagram

<!-- image -->

## Fields

| Field        | Function                                                                                                                   |
|--------------|----------------------------------------------------------------------------------------------------------------------------|
| 31-12        | Reserved                                                                                                                   |
| 11-0 ERRADDR | Error Address When CAIUUES[ERRVLD] = 1, this field indicates the encountered the error; otherwise, the field is undefined. |

## 7.10.1.13 CAIU Uncorrectable Error Status Alias (CAIUUESA)

## Offset

| Register   | Offset   |
|------------|----------|
| CAIUUESA   | 164h     |

## Function

Use this register to have write access to the CAIU Uncorrectable Error Status (CAIUUES) for diagnostic purposes.

Ncore

## Diagram

<!-- image -->

## Fields

| Field         | Function                                                                                                                                                                                                                                                                          |
|---------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 -       | Reserved                                                                                                                                                                                                                                                                          |
| 23-16 ERRINFO | Error Info Ncore writes appropriate values to this field to indicate additional information about logged errors. Ncore writes to this field only when CAIUUESA[ERRVLD] = 1; otherwise, the field is undefined.                                                                    |
| 15-12 ERRTYPE | Error Type Ncore writes appropriate values to this field to indicate the type of logged error. Ncore writes to this field only when CAIUUESA[ERRVLD] = 1; otherwise, the field is undefined. When Ncore writes 0 to this field, CAIUUESA[ERRINFO] = 0 decodes to OTT data buffers |
| 11-4 ERRCOUNT | Error Count This field indicates the number of uncorrectable errors detected by the unit. The field value stops incrementing when you write a 1 to CAIUUESA[ERROVF].                                                                                                              |
| 3-2 -         | Reserved                                                                                                                                                                                                                                                                          |
| 1 ERROVF      | Error Overflow Ncore writes a 1 to this field to indicate that the number of uncorrectable errors detected by the unit overflowed the value indicated by CAIUUESA[ERRCOUNT]. You write a 1 to this field to clear the CAIUUESA[ERRCOUNT] field.                                   |
| 0 ERRVLD      | Error Valid Ncore writes a 1 to this field to indicate that the following registers have logged information about an uncorrectable error; otherwise, certain fields in these registers are undefined.                                                                             |

Table continues on the next page...

Ncore

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                   |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         |  CAIU Uncorrectable Error Status (CAIUUES)  CAIU Uncorrectable Error Location Register 0 (CAIUUELR0)  CAIU Uncorrectable Error Location Register 1 (CAIUUELR1) You write a 1 to this field to clear it. |

## 7.10.1.14 CAIU Identification (CAIUID)

## Offset

| Register   | Offset   |
|------------|----------|
| CAIUID     | FFCh     |

## Function

Use this register to identify certain features and configuration information about a CAIU.

## Diagram

<!-- image -->

Reset

## Register reset values

| Register   | Reset value                         |
|------------|-------------------------------------|
| CAIUID     | CAIU0: 0000_8001h CAIU1: 0000_8101h |

## Fields

| Field   | Function   |
|---------|------------|
| 31-25   | Reserved   |

Table continues on the next page...

See Register reset values.

Ncore

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                             |
|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -           |                                                                                                                                                                                                                                      |
| 24-20 SFID  | Snoop Filter Identifier Ncore writes to this field to identify the snoop filter with which the CAI is associated.                                                                                                                    |
| 19-16 TYPE  | Type Ncore writes appropriate values to this field to identify the type of CAIU. 0000b - ACE CAI with DVM support 0001b - ACE-Lite CAI with DVM support 0010b - ACE CAI without DVM support 0011b - ACE-Lite CAI without DVM support |
| 15 CA       | Caching Agent Ncore writes to this field to identify whether the CAI is represented as a caching agent in a snoop filter. 0b - CAI is not represented as a caching agent 1b - CAI is represented as a caching agent                  |
| 14-8 CAIID  | CAI Identifier Ncore writes to this field to identify the CAI with which the CAIU is associated.                                                                                                                                     |
| 7-0 IMPLVER | Implementation Version Ncore writes to this field to indicate the implementation version of the CAIU. 0b - Unimplemented CAIU 1b - Implemented CAIU                                                                                  |

## 7.10.2 Non-coherent bridge unit (NCBU) register descriptions

## 7.10.2.1 NCBU memory map

NCBU0 base address: 5046\_0000h

NCBU1 base address: 5046\_1000h

| Offset   | Register                                 |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------|-------------------|----------|---------------|
| 0h       | NCBU Transaction Control (NCBUTC)        |                32 | RW       | 0000_0001h    |
| 4h       | NCBU Transaction Activity (NCBUTA)       |                32 | R        | 0000_0000h    |
| 100h     | NCBU Correctable Error Control (NCBUCEC) |                32 | RW       | 0000_0000h    |
| 104h     | NCBU Correctable Error Status (NCBUCES)  |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Ncore

Table continued from the previous page...

| Offset   | Register                                                 |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------------------|-------------------|----------|---------------|
| 108h     | NCBU Correctable Error Location Register 0 (NCBUCELR0)   |                32 | RW       | 0000_0000h    |
| 10Ch     | NCBU Correctable Error Location Register 1 (NCBUCELR1)   |                32 | RW       | 0000_0000h    |
| 124h     | NCBU Correctable Error Status Alias (NCBUCESA)           |                32 | RW       | 0000_0000h    |
| 140h     | NCBU Uncorrectable Error Control (NCBUUEC)               |                32 | RW       | 0000_0000h    |
| 144h     | NCBU Uncorrectable Error Status (NCBUUES)                |                32 | RW       | 0000_0000h    |
| 148h     | NCBU Uncorrectable Error Location Register 0 (NCBUUELR0) |                32 | RW       | 0000_0000h    |
| 14Ch     | NCBU Uncorrectable Error Location Register 1 (NCBUUELR1) |                32 | RW       | 0000_0000h    |
| 164h     | NCBU Uncorrectable Error Status Alias (NCBUUESA)         |                32 | RW       | 0000_0000h    |
| FFCh     | NCBU Identification Register (NCBUID)                    |                32 | R        | See section   |

## 7.10.2.2 NCBU Transaction Control (NCBUTC)

## Offset

| Register   | Offset   |
|------------|----------|
| NCBUTC     | 0h       |

## Function

Use this register to enable agent transactions in a NCBU.

## Diagram

<!-- image -->

Ncore

## Fields

| Field   | Function                                              |
|---------|-------------------------------------------------------|
| 31-1    | Reserved                                              |
| 0       | Agent Transaction Enable                              |
| TRANSEN | Write a 1 to this field to enable agent transactions. |

## 7.10.2.3 NCBU Transaction Activity (NCBUTA)

## Offset

| Register   | Offset   |
|------------|----------|
| NCBUTA     | 4h       |

## Function

Use this register to learn whether certain protocol transactions are active in a NCBU.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                            |
|---------|-------------------------------------------------------------------------------------------------------------------------------------|
| 31-3    | Reserved                                                                                                                            |
| 2       | Coherent Transaction Active                                                                                                         |
| COHACTV | Ncore writes a 1 to this field when the unit is performing any activity related to coherent transactions, and is cleared otherwise. |
| 1       | Snoop Transaction Active                                                                                                            |

Table continues on the next page...

Ncore

## Table continued from the previous page...

| Field     | Function                                                                                                                                         |
|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------|
| SNPACTV   | Ncore writes a 1 to this field when the unit is performing any activity related to snoop messages, and is cleared otherwise.                     |
| 0         | Transaction Active                                                                                                                               |
| TRANSACTV | Ncore writes a 1 to this field when the unit is performing any activity related to native agent coherent transactions, and is cleared otherwise. |

## 7.10.2.4 NCBU Correctable Error Control (NCBUCEC)

## Offset

| Register   | Offset   |
|------------|----------|
| NCBUCEC    | 100h     |

## Function

Use this register to control the detection and signaling or correctable errors in a NCBU.

## Diagram

<!-- image -->

## Fields

| Field              | Function                                                                                                                                                                              |
|--------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12              | Reserved                                                                                                                                                                              |
| 11-4 ERRTHRESHO LD | Correctable Error Threshold Usethis field to determine the threshold numberofcorrectable errors that must bedetected before the Ncore asserts the correctable error interrupt signal. |
| 3-2                | Reserved                                                                                                                                                                              |

Table continues on the next page...

Ncore

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                         |
|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -          |                                                                                                                                                                                                                                  |
| 1 ERRINTEN | Correctable Error Interrupt Enable Use this field to control assertion of correctable error interrupt signal on fulfilment of proper conditions. 0b - Disable assertion 1b - Enable assertion                                    |
| 0 ERRDETEN | Correctable Error Detection Enable Use this field to control correctable error detection and logging logic. 0b - Disable correctable error detection and logging logic 1b - Enable correctable error detection and logging logic |

## 7.10.2.5 NCBU Correctable Error Status (NCBUCES)

## Offset

| Register   | Offset   |
|------------|----------|
| NCBUCES    | 104h     |

## Function

This register logs information about correctable errors in a NCBU.

## Diagram

<!-- image -->

## Fields

| Field   | Function   |
|---------|------------|
| 31-24   | Reserved   |

Table continues on the next page...

Ncore

## Table continued from the previous page...

| Field         | Function                                                                                                                                                                                                                                                                                                                                                       |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -             |                                                                                                                                                                                                                                                                                                                                                                |
| 23-16 ERRINFO | Error Info Ncore writes appropriate values to this field to indicate additional information about logged errors. Ncore writes to this field only when NCBUCES[ERRVLD] = 1; otherwise, the field is undefined.                                                                                                                                                  |
| 15-12 ERRTYPE | Error Type Ncore writes appropriate values to this field to indicate the type of logged error. Ncore writes to this field only when NCBUCES[ERRVLD] = 1; otherwise, the field is undefined.  0h - NCBU data correctable error. When NCBUCES[ERRTYPE] = 0, it decodes to OTT data buffers                                                                      |
| 11-4 ERRCOUNT | Error Count This field indicates the number of correctable errors detected by the unit. The field value stops incrementing when you write a 1 to NCBUCES[ERROVF].                                                                                                                                                                                              |
| 3-2 -         | Reserved                                                                                                                                                                                                                                                                                                                                                       |
| 1 ERROVF      | Error Overflow Ncore writes a 1 to this field to indicate that the number of correctable errors detected by the unit overflowed the value indicated by NCBUCES[ERRCOUNT]. You write a 1 to this field to clear the NCBUCES[ERRCOUNT].                                                                                                                          |
| 0 ERRVLD      | Error Valid Ncore writes a 1 to this field to indicate that the following registers have logged information about a correctable error; otherwise, certain fields in these registers are undefined.  NCBU Correctable Error Status (NCBUCES)  NCBU Correctable Error Location Register 0 (NCBUCELR0)  NCBU Correctable Error Location Register 1 (NCBUCELR1) |

## 7.10.2.6 NCBU Correctable Error Location Register 0 (NCBUCELR0)

## Offset

| Register   | Offset   |
|------------|----------|
| NCBUCELR0  | 108h     |

## Function

This register logs information about the correctable error locations in a NCBU.

Ncore

## Diagram

<!-- image -->

| Bits    | 31      | 30      | 29      | 28      | 27      | 26      | 25     | 24       | 23     | 22     | 21     | 20     | 19       | 18       | 17       | 16       |
|---------|---------|---------|---------|---------|---------|---------|--------|----------|--------|--------|--------|--------|----------|----------|----------|----------|
| R W     | ERRWORD | ERRWORD | ERRWORD | ERRWORD | ERRWORD | ERRWORD | ERRWAY | ERRWAY   | ERRWAY | ERRWAY | ERRWAY | ERRWAY | ERRENTRY | ERRENTRY | ERRENTRY | ERRENTRY |
| Reset   | 0       | 0       | 0       | 0       | 0       | 0       | 0      | 0        | 0      | 0      | 0      | 0      | 0        | 0        | 0        | 0        |
| Bits    | 15      | 14      | 13      | 12      | 11      | 10      | 9      | 8        | 7      | 6      | 5      | 4      | 3        | 2        | 1        | 0        |
| R       |         |         |         |         |         |         |        | ERRENTRY |        |        |        |        |          |          |          |          |
| W Reset | 0       | 0       | 0       | 0       | 0       | 0       | 0      | 0        | 0      | 0      | 0      | 0      | 0        | 0        | 0        | 0        |

## Fields

| Field         | Function                                                                                                                                                                  |
|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-26 ERRWORD | Error Word When NCBUCES[ERRVLD] = 1, this field indicates the data word in which the logged error was detected; otherwise, the field is undefined.                        |
| 25-20 ERRWAY  | Error Way When NCBUCES[ERRVLD] = 1, this field indicates the way on which the logged error was detected; otherwise, the field is undefined.                               |
| 19-0 ERRENTRY | Error Entry (or Set) When NCBUCES[ERRVLD] = 1, this field indicates the entry or the set index on which the logged error was detected; otherwise, the field is undefined. |

## 7.10.2.7 NCBU Correctable Error Location Register 1 (NCBUCELR1)

## Offset

| Register   | Offset   |
|------------|----------|
| NCBUCELR1  | 10Ch     |

## Function

This register logs information about the correctable error locations in a NCBU.

Ncore

## Diagram

Ncore

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | Reserved | Reserved | Reserved | Reserved |          |          |          |          |          |          |          |          |          |          |          |          |
| W      |          |          |          |          | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field   | Function                                                                                                                                                     |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12   | Reserved                                                                                                                                                     |
| 11-0    | Error Address                                                                                                                                                |
| ERRADDR | When NCBUCES[ERRVLD] = 1, this field indicates the high-order address bits of the transaction that encountered the error; otherwise, the field is undefined. |

## 7.10.2.8 NCBU Correctable Error Status Alias (NCBUCESA)

## Offset

| Register   | Offset   |
|------------|----------|
| NCBUCESA   | 124h     |

## Function

Use this register to have write access to the NCBU Correctable Error Status (NCBUCES) for diagnostic purposes.

## Diagram

<!-- image -->

## Fields

| Field         | Function                                                                                                                                                                                                                                                                                                                                                       |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 -       | Reserved                                                                                                                                                                                                                                                                                                                                                       |
| 23-16 ERRINFO | Error Info Ncore writes appropriate values to this field to indicate additional information about logged errors. Ncore writes to this field only when NCBUCESA[ERRVLD] = 1; otherwise, the field is undefined.                                                                                                                                                 |
| 15-12 ERRTYPE | Error Type Ncore writes appropriate values to this field to indicate the type of logged error. Ncore writes to this field only when NCBUCESA[ERRVLD] = 1; otherwise, the field is undefined.  0h - NCBU data correctable error. When NCBUCESA[ERRINFO] = 0h, it decodes to OTT data buffers                                                                   |
| 11-4 ERRCOUNT | Error Count This field indicates the number of correctable errors detected by the unit. The field value stops incrementing when you write a 1 to NCBUCESA[ERROVF].                                                                                                                                                                                             |
| 3-2 -         | Reserved                                                                                                                                                                                                                                                                                                                                                       |
| 1 ERROVF      | Error Overflow Ncore writes a 1 to this field to indicate that the number of correctable errors detected by the unit overflowed the value indicated by NCBUCESA[ERRCOUNT]. You write a 1 to this field to clear the NCBUCESA[ERRCOUNT].                                                                                                                        |
| 0 ERRVLD      | Error Valid Ncore writes a 1 to this field to indicate that the following registers have logged information about a correctable error; otherwise, certain fields in these registers are undefined.  NCBU Correctable Error Status (NCBUCES)  NCBU Correctable Error Location Register 0 (NCBUCELR0)  NCBU Correctable Error Location Register 1 (NCBUCELR1) |

## 7.10.2.9 NCBU Uncorrectable Error Control (NCBUUEC)

## Offset

| Register   | Offset   |
|------------|----------|
| NCBUUEC    | 140h     |

## Function

Use this register to control the detection and signaling of uncorrectable errors in a NCBU.

## Diagram

Ncore

<!-- image -->

## Fields

| Field              | Function                                                                                                                                                                                                                                 |
|--------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12 -            | Reserved                                                                                                                                                                                                                                 |
| 11-4 ERRTHRESHO LD | Uncorrectable Error Threshold Use this field to determine the threshold number of uncorrectable errors that must be detected before Ncore asserts the uncorrectable error interrupt signal.                                              |
| 3-2 -              | Reserved                                                                                                                                                                                                                                 |
| 1 ERRINTEN         | Uncorrectable Error Interrupt Enable Use this field to control assertion of uncorrectable error interrupt signal on fulfilment of proper conditions. 0b - Disable assertion 1b - Enable assertion                                        |
| 0 ERRDETEN         | Uncorrectable Error Detection Enable Use this field to control uncorrectable error detection and logging logic. 0b - Disable uncorrectable error detection and logging logic 1b - Enable uncorrectable error detection and logging logic |

## 7.10.2.10 NCBU Uncorrectable Error Status (NCBUUES)

## Offset

| Register   | Offset   |
|------------|----------|
| NCBUUES    | 144h     |

## Function

This register logs information about the uncorrectable errors in a NCBU.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17      | 16      |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|---------|---------|
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO | ERRINFO |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |         |         |
| Reset  | 0        | 0        | 0        | 0 0      |          | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1       | 0       |
| R      | ERRTYPE  | ERRTYPE  | ERRTYPE  | ERRTYPE  | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | Reserved | Reserved | ERRO VF | ERRV LD |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          | W1C     | W1C     |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       |

## Fields

| Field         | Function                                                                                                                                                                                                                                                                            |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 -       | Reserved                                                                                                                                                                                                                                                                            |
| 23-16 ERRINFO | Error Info Ncore writes appropriate values to this field to indicate additional information about logged errors. Ncore writes to this field only when NCBUUES[ERRVLD] = 1; otherwise, the field is undefined.                                                                       |
| 15-12 ERRTYPE | Error Type Ncore writes appropriate values to this field to indicate the type of logged error. Ncore writes to this field only when NCBUUES[ERRVLD] = 1; otherwise, the field is undefined.  0h - NCBU data uncorrectable error, when NCBUUES[ERRINFO] = 0, it decodes to OTT data |
| 11-4 ERRCOUNT | Error Count This field indicates the number of uncorrectable errors detected by the unit. The field value stops incrementing when you write a 1 to NCBUUES[ERROVF].                                                                                                                 |
| 3-2 -         | Reserved                                                                                                                                                                                                                                                                            |
| 1 ERROVF      | Error Overflow Ncore writes a 1 to this field to indicate that the number of uncorrectable errors detected by the unit overflowed the value indicated by NCBUUES[ERRCOUNT]. You write a 1 to this field to clear the NCBUUES[ERRCOUNT].                                             |
| 0 ERRVLD      | Error Valid Ncore writes a 1 to this field to indicate that the following registers have logged information about an uncorrectable error; otherwise, certain fields in these registers are undefined.                                                                               |

Table continues on the next page...

Ncore

Table continued from the previous page...

| Field   | Function                                                                                                                                                          |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         |  NCBU Uncorrectable Error Status (NCBUUES)  NCBU Uncorrectable Error Location Register 0 (NCBUUELR0)  NCBU Uncorrectable Error Location Register 1 (NCBUUELR1) |

## 7.10.2.11 NCBU Uncorrectable Error Location Register 0 (NCBUUELR0)

## Offset

| Register   | Offset   |
|------------|----------|
| NCBUUELR0  | 148h     |

## Function

This register logs information about uncorrectable error locations in a NCBU.

## Diagram

<!-- image -->

## Fields

| Field         | Function                                                                                                                                                                  |
|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-26 ERRWORD | Error Word When NCBUUES[ERRVLD] = 1, this field indicates the data word on which the logged error was detected; otherwise, the field is undefined.                        |
| 25-20 ERRWAY  | Error Way When NCBUUES[ERRVLD] = 1, this field indicates the way on which the logged error was detected; otherwise, the field is undefined.                               |
| 19-0 ERRENTRY | Error Entry (or Set) When NCBUUES[ERRVLD] = 1, this field indicates the entry or the set index on which the logged error was detected; otherwise, the field is undefined. |

Ncore

## 7.10.2.12 NCBU Uncorrectable Error Location Register 1 (NCBUUELR1)

## Offset

| Register   | Offset   |
|------------|----------|
| NCBUUELR1  | 14Ch     |

## Function

This register logs information about uncorrectable error locations in a NCBU.

## Diagram

<!-- image -->

## Fields

| Field        | Function                                                                                                                                                                   |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12        | Reserved                                                                                                                                                                   |
| 11-0 ERRADDR | Error Address When NCBUUES[ERRVLD] = 1, this field indicates the high-order address bits of the transaction that encountered the error; otherwise, the field is undefined. |

## 7.10.2.13 NCBU Uncorrectable Error Status Alias (NCBUUESA)

## Offset

| Register   | Offset   |
|------------|----------|
| NCBUUESA   | 164h     |

## Function

Use this register to have write access to the NCBU Uncorrectable Error Status (NCBUUES) for diagnostic purposes.

Ncore

## Diagram

<!-- image -->

## Fields

| Field         | Function                                                                                                                                                                                                                                                                                                                                                     |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 -       | Reserved                                                                                                                                                                                                                                                                                                                                                     |
| 23-16 ERRINFO | Error Info Ncore writes appropriate values to this field to indicate additional information about logged errors. Ncore writes to this field only when NCBUUESA[ERRVLD] = 1; otherwise, the field is undefined.                                                                                                                                               |
| 15-12 ERRTYPE | Error Type Ncore writes appropriate values to this field to indicate the type of logged error. Ncore writes to this field only when NCBUUESA[ERRVLD] = 1; otherwise, the field is undefined.  0h - NCBU data uncorrectable error, when NCBUUESA[ERRINFO] = 0, it decodes to OTT data                                                                        |
| 11-4 ERRCOUNT | Error Count This field indicates the number of uncorrectable errors detected by the unit. The field stops incrementing when you write a 1 to NCBUUESA[ERROVF].                                                                                                                                                                                               |
| 3-2 -         | Reserved                                                                                                                                                                                                                                                                                                                                                     |
| 1 ERROVF      | Error Overflow Ncore writes a 1 to this field to indicate that the number of uncorrectable errors detected by the unit overflowed the value indicated by NCBUUESA[ERRCOUNT]. You write a 1 to this field to clear the NCBUUESA[ERRCOUNT].                                                                                                                    |
| 0 ERRVLD      | Error Valid If this field is set, the NCBU Uncorrectable Error Status (NCBUUES), NCBU Uncorrectable Error Location Register 0 (NCBUUELR0) and NCBUUncorrectable Error Location Register 1 (NCBUUELR1) have logged information about an uncorrectable error; otherwise, certain fields in these registers are undefined. Writing a 1 to this field clears it. |

Ncore

## 7.10.2.14 NCBU Identification Register (NCBUID)

## Offset

| Register   | Offset   |
|------------|----------|
| NCBUID     | FFCh     |

## Function

Use this register to identify certain features and configuration information about a NCBU.

## Diagram

<!-- image -->

Reset

## Register reset values

| Register   | Reset value                         |
|------------|-------------------------------------|
| NCBUID     | NCBU0: 0003_0001h NCBU1: 0003_0101h |

## Fields

| Field      | Function                                                                                                          |
|------------|-------------------------------------------------------------------------------------------------------------------|
| 31         | Reserved                                                                                                          |
| 30-25      | Reserved                                                                                                          |
| 24-20 SFID | Snoop Filter Identifier Ncore writes to this field to identify the snoop filter with which the NCB is associated. |
| 19-16 TYPE | Type                                                                                                              |

Table continues on the next page...

See Register reset values.

Ncore

## Table continued from the previous page...

| Field       | Function                                                                                                                                            |
|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|             | Ncore writes appropriate values to this field to identify the type of NCBU. Ncore always writes 11b to this field.                                  |
| 15 CA       | Caching Agent Ncore writes to this field to identify whether the NCB is represented as a caching agent in a snoop filter.                           |
| 14-8 NCBID  | Non-Coherent Bridge Identifier Ncore writes to this field to identify the NCB with which the NCBU is associated.                                    |
| 7-0 IMPLVER | Implementation Version Ncore writes to this field to indicate the implementation version of the NCBU. 0b - Unimplemented NCBU 1b - Implemented NCBU |

## 7.10.3 Directory unit (DIRU) register descriptions

## 7.10.3.1 DIRU memory map

DIRU base address: 5048\_0000h

| Offset   | Register                                                       |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------------------------|-------------------|----------|---------------|
| 4h       | DIRU Transaction Activity (DIRUTA)                             |                32 | R        | 0000_0000h    |
| 10h      | DIRU Snoop Filtering Enable (DIRUSFE)                          |                32 | RW       | 0000_0000h    |
| 40h      | DIRU Caching Agent Snoop Enable (DIRUCASE0)                    |                32 | RW       | 0000_0000h    |
| 50h      | DIRU Caching Agent Snoop Activity (DIRUCASA0)                  |                32 | R        | 0000_0000h    |
| 80h      | DIRU Snoop Filter Maintenance Control (DIRUSFMC)               |                32 | RW       | 0000_0000h    |
| 84h      | DIRU Snoop Filter Maintenance Activity (DIRUSFMA)              |                32 | R        | 0000_0000h    |
| 88h      | DIRU Snoop Filter Maintenance Location Register 0 (DIRUSFMLR0) |                32 | RW       | 0000_0000h    |
| 8Ch      | DIRU Snoop Filter Maintenance Location Register 1 (DIRUSFMLR1) |                32 | RW       | 0000_0000h    |
| 100h     | DIRU Correctable Error Control (DIRUCEC)                       |                32 | RW       | 0000_0000h    |
| 104h     | DIRU Correctable Error Status (DIRUCES)                        |                32 | RW       | 0000_0000h    |
| 108h     | DIRU Correctable Error Location Register 0 (DIRUCELR0)         |                32 | RW       | 0000_0000h    |
| 10Ch     | DIRU Correctable Error Location Register 1 (DIRUCELR1)         |                32 | RW       | 0000_0000h    |
| 124h     | DIRU Correctable Error Status Alias (DIRUCESA)                 |                32 | RW       | 0000_0000h    |
| 140h     | DIRU Uncorrectable Error Control (DIRUUEC)                     |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Ncore

## Table continued from the previous page...

| Offset   | Register                                                 |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------------------|-------------------|----------|---------------|
| 144h     | DIRU Uncorrectable Error Status (DIRUUES)                |                32 | RW       | 0000_0000h    |
| 148h     | DIRU Uncorrectable Error Location Register 0 (DIRUUELR0) |                32 | RW       | 0000_0000h    |
| 14Ch     | DIRU Uncorrectable Error Location Register 1 (DIRUUELR1) |                32 | RW       | 0000_0000h    |
| 164h     | DIRU Uncorrectable Error Status Alias (DIRUUESA)         |                32 | RW       | 0000_0000h    |
| FFCh     | DIRU Identification Register (DIRUID)                    |                32 | R        | 0000_0001h    |

## 7.10.3.2 DIRU Transaction Activity (DIRUTA)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRUTA     | 4h       |

## Function

Use this register to learn whether certain protocol transactions are active in a DIRU.

## Diagram

<!-- image -->

## Fields

| Field     | Function                                                                                                                          |
|-----------|-----------------------------------------------------------------------------------------------------------------------------------|
| 31-1      | Reserved                                                                                                                          |
| 0         | Transaction Active                                                                                                                |
| TRANSACTV | Ncore writes a 1 to this field when the unit is performing any activity related to coherent transactions, and is clear otherwise. |

Ncore

## 7.10.3.3 DIRU Snoop Filtering Enable (DIRUSFE)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRUSFE    | 10h      |

## Function

Use this register to control snoop filtering for a given snoop filter in a DIRU.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                              |
|---------|---------------------------------------------------------------------------------------|
| 31-1    | Reserved                                                                              |
| -       |                                                                                       |
| 0-0     | Snoop Filter Enable                                                                   |
| SFENn   | Write a 1 to this field to enable snoop filtering for the corresponding snoop filter. |

## 7.10.3.4 DIRU Caching Agent Snoop Enable (DIRUCASE0)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRUCASE0  | 40h      |

## Function

Use this register to control snoop messages to the specified CAIU associated with a caching agent.

Ncore

Ncore

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |          | CASN     | CASN     |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          | PEN1     | PEN0     |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

<!-- image -->

## Fields

| Field    | Function                                                      |
|----------|---------------------------------------------------------------|
| 31-2     | Reserved                                                      |
| -        |                                                               |
| 1-0      | Caching Agent Snoop Enable                                    |
| CASNPENn | Write a 1 to this field to enable snoop messages to the CAIU. |

## 7.10.3.5 DIRU Caching Agent Snoop Activity (DIRUCASA0)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRUCASA0  | 50h      |

## Function

Use this register to learn whether the snoop messages are active to the specified CAIU associated with a caching agent.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17          | 16          |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|-------------|-------------|
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved    | Reserved    |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |             |             |
| Reset  | 0        | 0        | 0        | 0 0      |          | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0           | 0           |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1           | 0           |
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | CASN PAC... | CASN PAC... |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |             |             |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0           | 0           |

## Fields

| Field      | Function                                                                                                                         |
|------------|----------------------------------------------------------------------------------------------------------------------------------|
| 31-2       | Reserved                                                                                                                         |
| 1-0        | Caching Agent Snoop Activity                                                                                                     |
| CASNPACTVn | Ncore writes a 1 to this field to indicate that snoop messages are active to the CAIU; otherwise, snoop messages are not active. |

## 7.10.3.6 DIRU Snoop Filter Maintenance Control (DIRUSFMC)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRUSFMC   | 80h      |

## Function

Use this register to control maintenance operations on a snoop filter for a given DIRU.

When you write to this register, the unit performs the snoop filter maintenance operation specified by the value written to the Snoop Filter Maintenance Operation field on the snoop filter specified by the value written to the Snoop Filter Identifier field.

Before writing to this register you must read DIRUSFMA[MNTOPACTV] and ensure that it is 0.

## Diagram

<!-- image -->

## Fields

| Field   | Function                        |
|---------|---------------------------------|
| 31-22   | Reserved                        |
| 21      | Snoop Filter Security Attribute |

Table continues on the next page...

Ncore

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                   |
|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SFSECATTR   | Identifies the security attribute of the address on which the maintenance operation is performed. 0b - System is not configured with security attribute. 1b - System is configured with security attribute.                                                                                                                                                                                |
| 20-16 SFID  | Snoop Filter Identifier Identifies the snoop filter on which the maintenance operation is performed.                                                                                                                                                                                                                                                                                       |
| 15-4 -      | Reserved                                                                                                                                                                                                                                                                                                                                                                                   |
| 3-0 SFMNTOP | Snoop Filter Maintenance Operation Write appropriate values to this field to specify the type of maintenance operation to be performed on a snoop filter. 0000b - Initialize all entries 0001-0011b - Reserved 0100b - Flush all entries 0101b - Flush entry at set and way 0110b - Flush entry at address 0111b - Reserved 1000b - Flush all victim buffer entries 1001b-1111b - Reserved |

## 7.10.3.7 DIRU Snoop Filter Maintenance Activity (DIRUSFMA)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRUSFMA   | 84h      |

## Function

Use this register to learn about maintenance operation activities on a snoop filter for a given DIRU.

Ncore

Ncore

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16          |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|-------------|
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved    |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |             |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0           |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0           |
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | MNTO PAC... |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |             |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0           |

## Fields

| Field     | Function                                                                                                                                   |
|-----------|--------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1      | Reserved                                                                                                                                   |
| 0         | Maintenance Operation Active                                                                                                               |
| MNTOPACTV | Ncore writes a 1 to this field when the unit is performing any maintenance operation activity on the snoop filter, and is clear otherwise. |

## 7.10.3.8 DIRU Snoop Filter Maintenance Location Register 0 (DIRUSFMLR0)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRUSFMLR0 | 88h      |

## Function

Contains maintenance operation information.

## Diagram

<!-- image -->

| Bits    | 31      | 30      | 29      | 28      | 27      | 26      | 25     | 24     | 23     | 22     | 21     | 20     | 19     | 18     | 17     | 16     |
|---------|---------|---------|---------|---------|---------|---------|--------|--------|--------|--------|--------|--------|--------|--------|--------|--------|
| R W     | MNTWORD | MNTWORD | MNTWORD | MNTWORD | MNTWORD | MNTWORD | MNTWAY | MNTWAY | MNTWAY | MNTWAY | MNTWAY | MNTWAY | MNTSET | MNTSET | MNTSET | MNTSET |
| Reset   | 0       | 0       | 0       | 0       | 0       | 0       | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| Bits    | 15      | 14      | 13      | 12      | 11      | 10      | 9      | 8      | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
| R       |         |         |         |         |         |         |        | MNTSET |        |        |        |        |        |        |        |        |
| W Reset | 0       | 0       | 0       | 0       | 0       | 0       | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

## Fields

| Field         | Function                                                                                                                                        |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-26 MNTWORD | Maintenance Word Function of this field depends on the type of maintenance operation being performed. See Snoop filter maintenance for details. |
| 25-20 MNTWAY  | Maintenance Way Function of this field depends on the type of maintenance operation being performed. See Snoop filter maintenance for details.  |
| 19-0 MNTSET   | Maintenance Set Function of this field depends on the type of maintenance operation being performed. See Snoop filter maintenance for details.  |

## 7.10.3.9 DIRU Snoop Filter Maintenance Location Register 1 (DIRUSFMLR1)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRUSFMLR1 | 8Ch      |

## Function

This register indicates the location in a snoop filter or the address on which the snoop filter maintenance operation is performed in a DIRU.

## Diagram

<!-- image -->

## Fields

| Field   | Function   |
|---------|------------|
| 31-2    | Reserved   |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                       |
|---------|--------------------------------------------------------------------------------------------------------------------------------|
| -       |                                                                                                                                |
| 1-0     | Maintenance Address                                                                                                            |
| MNTADDR | Function of this field depends on the type of maintenance operation being performed. See Snoop filter maintenance for details. |

## 7.10.3.10 DIRU Correctable Error Control (DIRUCEC)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRUCEC    | 100h     |

## Function

Use this field to control correctable error detection and logging logic.

## Diagram

<!-- image -->

## Fields

| Field              | Function                                                                                                                                                                              |
|--------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12 -            | Reserved                                                                                                                                                                              |
| 11-4 ERRTHRESHO LD | Correctable Error Threshold Use this field to determine the threshold number of correctable errors that must be detected before Ncore asserts the correctable error interrupt signal. |
| 3-2                | Reserved                                                                                                                                                                              |

Table continues on the next page...

Ncore

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                         |
|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -          |                                                                                                                                                                                                                                  |
| 1 ERRINTEN | Correctable Error Interrupt Enable Use this field to control assertion of correctable error interrupt signal on fulfilment of proper conditions. 0b - Disable assertion 1b - Enable assertion                                    |
| 0 ERRDETEN | Correctable Error Detection Enable Use this field to control correctable error detection and logging logic. 0b - Disable correctable error detection and logging logic 1b - Enable correctable error detection and logging logic |

## 7.10.3.11 DIRU Correctable Error Status (DIRUCES)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRUCES    | 104h     |

## Function

This register logs information about correctable errors in a DIRU.

## Diagram

<!-- image -->

## Fields

| Field   | Function   |
|---------|------------|
| 31-24   | Reserved   |

Table continues on the next page...

Ncore

## Table continued from the previous page...

| Field         | Function                                                                                                                                                                                                                                                                                                                                                                 |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -             |                                                                                                                                                                                                                                                                                                                                                                          |
| 23-16 ERRINFO | Error Info Ncore write appropriate values to this field to indicate additional information about logged errors. Ncore writes to this field only when DIRUCES[ERRVLD] = 1; otherwise, the field is undefined.                                                                                                                                                             |
| 15-12 ERRTYPE | Error Type Ncore write appropriate values to this field to indicate the type of logged error. Ncore writes to this field only when DIRUCES[ERRVLD] = 1; otherwise, the field is undefined.  4h - Snoop filter entry correctable error. When: - DIRUCES[ERRINFO] = 0, it decodes to reserved - DIRUCES[ERRINFO] = any other value, it decodes to snoop filter identifier |
| 11-4 ERRCOUNT | Error Count This field indicates the number of correctable errors detected by the unit. The field value stops incrementing when you write 1 to DIRUCES[ERROVF].                                                                                                                                                                                                          |
| 3-2 -         | Reserved                                                                                                                                                                                                                                                                                                                                                                 |
| 1 ERROVF      | Error Overflow Ncore writes a 1 to this field to indicate that the number of correctable errors detected by the unit overflowed the value indicated by DIRUCES[ERRCOUNT]. You write a 1 to this field to clear the DIRUCES[ERRCOUNT] field.                                                                                                                              |
| 0 ERRVLD      | Error Valid Ncore writes a 1 to this field to indicate that the following registers have logged information about a correctable error; otherwise, certain fields in these registers are undefined.  DIRU Correctable Error Status (DIRUCES)  DIRU Correctable Error Location Register 0 (DIRUCELR0)  DIRU Correctable Error Location Register 1 (DIRUCELR1)           |

## 7.10.3.12 DIRU Correctable Error Location Register 0 (DIRUCELR0)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRUCELR0  | 108h     |

## Function

This register logs information about the correctable error locations in a DIRU.

## Diagram

<!-- image -->

| Bits    | 31      | 30      | 29      | 28      | 27      | 26      | 25     | 24       | 23     | 22     | 21     | 20     | 19       | 18       | 17       | 16       |
|---------|---------|---------|---------|---------|---------|---------|--------|----------|--------|--------|--------|--------|----------|----------|----------|----------|
| R W     | ERRWORD | ERRWORD | ERRWORD | ERRWORD | ERRWORD | ERRWORD | ERRWAY | ERRWAY   | ERRWAY | ERRWAY | ERRWAY | ERRWAY | ERRENTRY | ERRENTRY | ERRENTRY | ERRENTRY |
| Reset   | 0       | 0       | 0       | 0       | 0       | 0       | 0      | 0        | 0      | 0      | 0      | 0      | 0        | 0        | 0        | 0        |
| Bits    | 15      | 14      | 13      | 12      | 11      | 10      | 9      | 8        | 7      | 6      | 5      | 4      | 3        | 2        | 1        | 0        |
| R       |         |         |         |         |         |         |        | ERRENTRY |        |        |        |        |          |          |          |          |
| W Reset | 0       | 0       | 0       | 0       | 0       | 0       | 0      | 0        | 0      | 0      | 0      | 0      | 0        | 0        | 0        | 0        |

## Fields

| Field         | Function                                                                                                                                                                  |
|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-26 ERRWORD | Error Word When DIRUCES[ERRVLD] = 1, this field indicates the data word on which the logged error was detected; otherwise, the field is undefined.                        |
| 25-20 ERRWAY  | Error Way When DIRUCES[ERRVLD] = 1, this field indicates the way on which the logged error was detected; otherwise, the field is undefined.                               |
| 19-0 ERRENTRY | Error Entry (or Set) When DIRUCES[ERRVLD] = 1, this field indicates the entry or the set index on which the logged error was detected; otherwise, the field is undefined. |

## 7.10.3.13 DIRU Correctable Error Location Register 1 (DIRUCELR1)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRUCELR1  | 10Ch     |

## Function

This register logs information about the correctable error locations in a DIRU.

Ncore

## Diagram

Ncore

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | Reserved | Reserved | Reserved | Reserved |          |          |          |          |          |          |          |          |          |          |          |          |
| W      |          |          |          |          | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field   | Function                                                                                                                                                     |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12   | Reserved                                                                                                                                                     |
| 11-0    | Error Address                                                                                                                                                |
| ERRADDR | When DIRUCES[ERRVLD] = 1, this field indicates the high-order address bits of the transaction that encountered the error; otherwise, the field is undefined. |

## 7.10.3.14 DIRU Correctable Error Status Alias (DIRUCESA)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRUCESA   | 124h     |

## Function

Use this register to have write access to the DIRU Correctable Error Status (DIRUCES) for diagnostic purposes.

## Diagram

<!-- image -->

## Fields

| Field         | Function                                                                                                                                                                                                                                                                                                                                                                                                |
|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                |
| 23-16 ERRINFO | Error Info Ncore write appropriate values to this field to indicate additional information about logged errors. Ncore writes to this field only when DIRUCESA[ERRVLD] = 1; otherwise, the field is undefined.                                                                                                                                                                                           |
| 15-12 ERRTYPE | Error Type Ncore write appropriate values to this field to indicate the type of logged error. Ncore writes to this field only when DIRUCESA[ERRVLD] = 1; otherwise, the field is undefined.  4h - Snoop filter entry correctable error. When: - DIRUCESA[ERRINFO] = 0, it decodes to reserved - DIRUCESA[ERRINFO] = any other value, it decodes to snoop filter identifier                             |
| 11-4 ERRCOUNT | Error Count This field indicates the number of correctable errors detected by the unit. The field value stops incrementing when you write a 1 to DIRUCESA[ERROVF].                                                                                                                                                                                                                                      |
| 3-2 -         | Reserved                                                                                                                                                                                                                                                                                                                                                                                                |
| 1 ERROVF      | Error Overflow Ncore writes a 1 to this field to indicate that the number of correctable errors detected by the unit overflowed the value indicated by DIRUCESA[ERRCOUNT]. You write a 1 to this field to clear the DIRUCESA[ERRCOUNT] field.                                                                                                                                                           |
| 0 ERRVLD      | Error Valid Ncore writes a 1 to this field to indicate that the following registers have logged information about a correctable error; otherwise, certain fields in these registers are undefined.  DIRU Correctable Error Status (DIRUCES)  DIRU Correctable Error Location Register 0 (DIRUCELR0)  DIRU Correctable Error Location Register 1 (DIRUCELR1) You write a 1 to this field to clear it. |

## 7.10.3.15 DIRU Uncorrectable Error Control (DIRUUEC)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRUUEC    | 140h     |

## Function

Use this register to control the detection and signaling of uncorrectable errors in a DIRU.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27           | 26           | 25           | 24           | 23           | 22           | 21           | 20           | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|----------|----------|----------|----------|
| R      | Reserved | Reserved | Reserved | Reserved | Reserved     | Reserved     | Reserved     | Reserved     | Reserved     | Reserved     | Reserved     | Reserved     | Reserved | Reserved | Reserved | Reserved |
| W      |          |          |          |          |              |              |              |              |              |              |              |              |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11           | 10           | 9            | 8            | 7            | 6            | 5            | 4            | 3        | 2        | 1        | 0        |
| R      | Reserved | Reserved | Reserved | Reserved | ERRTHRESHOLD | ERRTHRESHOLD | ERRTHRESHOLD | ERRTHRESHOLD | ERRTHRESHOLD | ERRTHRESHOLD | ERRTHRESHOLD | ERRTHRESHOLD | Reserved | Reserved | ERRIN    | ERRD     |
| W      |          |          |          |          |              |              |              |              |              |              |              |              |          |          | TEN      | ETEN     |
| Reset  | 0        | 0        | 0        | 0        | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0        | 0        | 0        | 0        |

## Fields

| Field              | Function                                                                                                                                                                                                                                 |
|--------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12 -            | Reserved                                                                                                                                                                                                                                 |
| 11-4 ERRTHRESHO LD | Uncorrectable Error Threshold Use this field to determine the threshold number of uncorrectable errors that must be detected before Ncore asserts the uncorrectable error interrupt signal.                                              |
| 3-2 -              | Reserved                                                                                                                                                                                                                                 |
| 1 ERRINTEN         | Uncorrectable Error Interrupt Enable Use this field to control assertion of uncorrectable error interrupt signal on fulfilment of proper conditions. 0b - Disable assertion 1b - Enable assertion                                        |
| 0 ERRDETEN         | Uncorrectable Error Detection Enable Use this field to control uncorrectable error detection and logging logic. 0b - Disable uncorrectable error detection and logging logic 1b - Enable uncorrectable error detection and logging logic |

## 7.10.3.16 DIRU Uncorrectable Error Status (DIRUUES)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRUUES    | 144h     |

Ncore

## Function

This register logs information about the uncorrectable errors in a DIRU.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17      | 16      |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|---------|---------|
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO | ERRINFO |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |         |         |
| Reset  | 0        | 0        | 0        | 0 0      | 0        |          | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1       | 0       |
| R      | ERRTYPE  | ERRTYPE  | ERRTYPE  | ERRTYPE  | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | Reserved | Reserved | ERRO VF | ERRV LD |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          | W1C     | W1C     |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       |

## Fields

Field

31-24

-

23-16

ERRINFO

## 15-12 ERRTYPE

Function

Reserved

Error Info

Ncore write appropriate values to this field to indicate additional information about logged errors.

Ncore writes to this field only when DIRUUES[ERRVLD] = 1; otherwise, the field is undefined.

Error Type

Ncore write appropriate values to this field to indicate the type of logged error.

Ncore writes to this field only when DIRUUES[ERRVLD] = 1; otherwise, the field is undefined.

- 4h - Snoop filter entry uncorrectable error. When:
- DIRUUES[ERRINFO] = 0, it decodes to reserved
- DIRUUES[ERRINFO] = any other value, it decodes to snoop filter identifier
- 5h - Recall transaction error.

| DIRUUES[E RRINFO] bits   | Value   | Description        |
|--------------------------|---------|--------------------|
| 23:22                    | 0b      | Reserved           |
| 21                       | 0b      | Secure address     |
|                          | 1b      | Non-secure address |
| 20:18                    | 0b      | Reserved           |
| 17:16                    | 0b      | Reserved           |
|                          | 1b      | Transport error    |

Ncore

Ncore

| Field         | Function                                                                                                                                                                                                                                                                                                                                                                | Function                                                                                                                                                                                                                                                                                                                                                                | Function                                                                                                                                                                                                                                                                                                                                                                |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|               | DIRUUES[E RRINFO] bits                                                                                                                                                                                                                                                                                                                                                  | Value                                                                                                                                                                                                                                                                                                                                                                   | Description                                                                                                                                                                                                                                                                                                                                                             |
|               |                                                                                                                                                                                                                                                                                                                                                                         | 10b                                                                                                                                                                                                                                                                                                                                                                     | Address corruption error                                                                                                                                                                                                                                                                                                                                                |
|               |                                                                                                                                                                                                                                                                                                                                                                         | 11b                                                                                                                                                                                                                                                                                                                                                                     | Data corruption error                                                                                                                                                                                                                                                                                                                                                   |
| 11-4 ERRCOUNT | Error Count This field indicates the number of uncorrectable errors detected by the unit. The field value stops incrementing when you write a 1 to DIRUUES[ERROVF].                                                                                                                                                                                                     | Error Count This field indicates the number of uncorrectable errors detected by the unit. The field value stops incrementing when you write a 1 to DIRUUES[ERROVF].                                                                                                                                                                                                     | Error Count This field indicates the number of uncorrectable errors detected by the unit. The field value stops incrementing when you write a 1 to DIRUUES[ERROVF].                                                                                                                                                                                                     |
| 3-2 -         | Reserved                                                                                                                                                                                                                                                                                                                                                                | Reserved                                                                                                                                                                                                                                                                                                                                                                | Reserved                                                                                                                                                                                                                                                                                                                                                                |
| 1 ERROVF      | Error Overflow Ncore writes a 1 to this field to indicate that the number of uncorrectable errors detected by the unit overflowed the value indicated by DIRUUES[ERRCOUNT]. You write a 1 to this field to clear the DIRUUES[ERRCOUNT] field.                                                                                                                           | Error Overflow Ncore writes a 1 to this field to indicate that the number of uncorrectable errors detected by the unit overflowed the value indicated by DIRUUES[ERRCOUNT]. You write a 1 to this field to clear the DIRUUES[ERRCOUNT] field.                                                                                                                           | Error Overflow Ncore writes a 1 to this field to indicate that the number of uncorrectable errors detected by the unit overflowed the value indicated by DIRUUES[ERRCOUNT]. You write a 1 to this field to clear the DIRUUES[ERRCOUNT] field.                                                                                                                           |
| 0 ERRVLD      | Error Valid Ncore writes a 1 to this field to indicate that the following registers have logged information about an uncorrectable error; otherwise, certain fields in these registers are undefined.  DIRU Uncorrectable Error Status (DIRUUES)  DIRU Uncorrectable Error Location Register 0 (DIRUUELR0)  DIRU Uncorrectable Error Location Register 1 (DIRUUELR1) | Error Valid Ncore writes a 1 to this field to indicate that the following registers have logged information about an uncorrectable error; otherwise, certain fields in these registers are undefined.  DIRU Uncorrectable Error Status (DIRUUES)  DIRU Uncorrectable Error Location Register 0 (DIRUUELR0)  DIRU Uncorrectable Error Location Register 1 (DIRUUELR1) | Error Valid Ncore writes a 1 to this field to indicate that the following registers have logged information about an uncorrectable error; otherwise, certain fields in these registers are undefined.  DIRU Uncorrectable Error Status (DIRUUES)  DIRU Uncorrectable Error Location Register 0 (DIRUUELR0)  DIRU Uncorrectable Error Location Register 1 (DIRUUELR1) |

## 7.10.3.17 DIRU Uncorrectable Error Location Register 0 (DIRUUELR0)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRUUELR0  | 148h     |

## Function

This register logs information about uncorrectable errors in a DIRU.

## Diagram

<!-- image -->

| Bits    | 31      | 30      | 29      | 28      | 27      | 26      | 25     | 24       | 23     | 22     | 21     | 20     | 19       | 18       | 17       | 16       |
|---------|---------|---------|---------|---------|---------|---------|--------|----------|--------|--------|--------|--------|----------|----------|----------|----------|
| R W     | ERRWORD | ERRWORD | ERRWORD | ERRWORD | ERRWORD | ERRWORD | ERRWAY | ERRWAY   | ERRWAY | ERRWAY | ERRWAY | ERRWAY | ERRENTRY | ERRENTRY | ERRENTRY | ERRENTRY |
| Reset   | 0       | 0       | 0       | 0       | 0       | 0       | 0      | 0        | 0      | 0      | 0      | 0      | 0        | 0        | 0        | 0        |
| Bits    | 15      | 14      | 13      | 12      | 11      | 10      | 9      | 8        | 7      | 6      | 5      | 4      | 3        | 2        | 1        | 0        |
| R       |         |         |         |         |         |         |        | ERRENTRY |        |        |        |        |          |          |          |          |
| W Reset | 0       | 0       | 0       | 0       | 0       | 0       | 0      | 0        | 0      | 0      | 0      | 0      | 0        | 0        | 0        | 0        |

## Fields

| Field         | Function                                                                                                                                                                  |
|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-26 ERRWORD | Error Word When DIRUUES[ERRVLD] = 1, this field indicates the data word on which the logged error was detected; otherwise, the field is undefined.                        |
| 25-20 ERRWAY  | Error Way When DIRUUES[ERRVLD] = 1, this field indicates the way on which the logged error was detected; otherwise, the field is undefined.                               |
| 19-0 ERRENTRY | Error Entry (or Set) When DIRUUES[ERRVLD] = 1, this field indicates the entry or the set index on which the logged error was detected; otherwise, the field is undefined. |

## 7.10.3.18 DIRU Uncorrectable Error Location Register 1 (DIRUUELR1)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRUUELR1  | 14Ch     |

## Function

This register logs information about the uncorrectable errors in a DIRU.

Ncore

## Diagram

Ncore

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | Reserved | Reserved | Reserved | Reserved |          |          |          |          |          |          |          |          |          |          |          |          |
| W      |          |          |          |          | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field   | Function                                                                                                                                                     |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12   | Reserved                                                                                                                                                     |
| 11-0    | Error Address                                                                                                                                                |
| ERRADDR | When DIRUUES[ERRVLD] = 1, this field indicates the high-order address bits of the transaction that encountered the error; otherwise, the field is undefined. |

## 7.10.3.19 DIRU Uncorrectable Error Status Alias (DIRUUESA)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRUUESA   | 164h     |

## Function

Use this register to have write access to the DIRU Uncorrectable Error Status (DIRUUES) for diagnostic purposes.

## Diagram

<!-- image -->

## Fields

| Field         | Function                                                                                                                                                                                                                                                                                                                                                                                                       | Function                                                                                                                                                                                                                                                                                                                                                                                                       | Function                                                                                                                                                                                                                                                                                                                                                                                                       |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                       |
| 23-16 ERRINFO | Error Info Ncore write appropriate values to this field to indicate additional information about logged errors. Ncore writes to this field only when DIRUUESA[ERRVLD] = 1; otherwise, the field is undefined.                                                                                                                                                                                                  | Error Info Ncore write appropriate values to this field to indicate additional information about logged errors. Ncore writes to this field only when DIRUUESA[ERRVLD] = 1; otherwise, the field is undefined.                                                                                                                                                                                                  | Error Info Ncore write appropriate values to this field to indicate additional information about logged errors. Ncore writes to this field only when DIRUUESA[ERRVLD] = 1; otherwise, the field is undefined.                                                                                                                                                                                                  |
| 15-12 ERRTYPE | Error Type Ncore write appropriate values to this field to indicate the type of logged error. Ncore writes to this field only when DIRUUESA[ERRVLD] = 1; otherwise, the field is undefined.  4h - Snoop filter entry uncorrectable error. When: - DIRUUESA[ERRINFO] = 0, it decodes to reserved - DIRUUESA[ERRINFO] = any other value, it decodes to snoop filter identifier  5h - Recall transaction error. | Error Type Ncore write appropriate values to this field to indicate the type of logged error. Ncore writes to this field only when DIRUUESA[ERRVLD] = 1; otherwise, the field is undefined.  4h - Snoop filter entry uncorrectable error. When: - DIRUUESA[ERRINFO] = 0, it decodes to reserved - DIRUUESA[ERRINFO] = any other value, it decodes to snoop filter identifier  5h - Recall transaction error. | Error Type Ncore write appropriate values to this field to indicate the type of logged error. Ncore writes to this field only when DIRUUESA[ERRVLD] = 1; otherwise, the field is undefined.  4h - Snoop filter entry uncorrectable error. When: - DIRUUESA[ERRINFO] = 0, it decodes to reserved - DIRUUESA[ERRINFO] = any other value, it decodes to snoop filter identifier  5h - Recall transaction error. |
| 15-12 ERRTYPE | DIRUUESA[ ERRINFO] bits                                                                                                                                                                                                                                                                                                                                                                                        | Value                                                                                                                                                                                                                                                                                                                                                                                                          | Description                                                                                                                                                                                                                                                                                                                                                                                                    |
| 15-12 ERRTYPE | 23:22                                                                                                                                                                                                                                                                                                                                                                                                          | 0b                                                                                                                                                                                                                                                                                                                                                                                                             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                       |
| 15-12 ERRTYPE | 21                                                                                                                                                                                                                                                                                                                                                                                                             | 0b                                                                                                                                                                                                                                                                                                                                                                                                             | Secure address                                                                                                                                                                                                                                                                                                                                                                                                 |
| 15-12 ERRTYPE |                                                                                                                                                                                                                                                                                                                                                                                                                | 1b                                                                                                                                                                                                                                                                                                                                                                                                             | Non-secure address                                                                                                                                                                                                                                                                                                                                                                                             |
| 15-12 ERRTYPE | 20:18                                                                                                                                                                                                                                                                                                                                                                                                          | 0b                                                                                                                                                                                                                                                                                                                                                                                                             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                       |
| 15-12 ERRTYPE | 17:16                                                                                                                                                                                                                                                                                                                                                                                                          | 0b                                                                                                                                                                                                                                                                                                                                                                                                             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                       |
| 15-12 ERRTYPE |                                                                                                                                                                                                                                                                                                                                                                                                                | 1b                                                                                                                                                                                                                                                                                                                                                                                                             | Transport error                                                                                                                                                                                                                                                                                                                                                                                                |
| 15-12 ERRTYPE |                                                                                                                                                                                                                                                                                                                                                                                                                | 10b                                                                                                                                                                                                                                                                                                                                                                                                            | Address corruption error                                                                                                                                                                                                                                                                                                                                                                                       |
| 15-12 ERRTYPE |                                                                                                                                                                                                                                                                                                                                                                                                                | 11b                                                                                                                                                                                                                                                                                                                                                                                                            | Data corruption error                                                                                                                                                                                                                                                                                                                                                                                          |
| 11-4 ERRCOUNT | Error Count This field indicates the number of uncorrectable errors detected by the unit. The field stops incrementing when you write 1 to DIRUUESA[ERROvf].                                                                                                                                                                                                                                                   | Error Count This field indicates the number of uncorrectable errors detected by the unit. The field stops incrementing when you write 1 to DIRUUESA[ERROvf].                                                                                                                                                                                                                                                   | Error Count This field indicates the number of uncorrectable errors detected by the unit. The field stops incrementing when you write 1 to DIRUUESA[ERROvf].                                                                                                                                                                                                                                                   |
| 3-2 -         | Reserved                                                                                                                                                                                                                                                                                                                                                                                                       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                       |
| 1 ERROVF      | Error Overflow Ncore writes a 1 to this field to indicate that the number of uncorrectable errors detected by the unit overflowed the value indicated by DIRUUESA[ERRCOUNT].                                                                                                                                                                                                                                   | Error Overflow Ncore writes a 1 to this field to indicate that the number of uncorrectable errors detected by the unit overflowed the value indicated by DIRUUESA[ERRCOUNT].                                                                                                                                                                                                                                   | Error Overflow Ncore writes a 1 to this field to indicate that the number of uncorrectable errors detected by the unit overflowed the value indicated by DIRUUESA[ERRCOUNT].                                                                                                                                                                                                                                   |

Table continues on the next page...

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                              |
|----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          | You write a 1 to this field to clear the DIRUUESA[ERRCOUNT] field, and it also clears this field.                                                                                                     |
| 0 ERRVLD | Error Valid Ncore writes a 1 to this field to indicate that the following registers have logged information about an uncorrectable error; otherwise, certain fields in these registers are undefined. |

## 7.10.3.20 DIRU Identification Register (DIRUID)

## Offset

| Register   | Offset   |
|------------|----------|
| DIRUID     | FFCh     |

## Function

Contains DIRU implementation version.

## Diagram

<!-- image -->

## Fields

| Field   | Function   |
|---------|------------|
| 31-8    | Reserved   |

Table continues on the next page...

Ncore

## Table continued from the previous page...

| Field   | Function                                                                                                                     |
|---------|------------------------------------------------------------------------------------------------------------------------------|
| 7-0     | Implementation Version                                                                                                       |
| IMPLVER | Ncore writes to this field to indicate the implementation version of the DIRU. 0b - Unimplemented DIRU 1b - Implemented DIRU |

## 7.10.4 Coherent memory interface unit (CMIU) register descriptions

## 7.10.4.1 CMIU memory map

CMIU base address: 504C\_0000h

| Offset   | Register                                                 |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------------------|-------------------|----------|---------------|
| 4h       | CMIU Transaction Activity (CMIUTA)                       |                32 | R        | 0000_0000h    |
| 100h     | CMIU Correctable Error Control (CMIUCEC)                 |                32 | RW       | 0000_0000h    |
| 104h     | CMIU Correctable Error Status (CMIUCES)                  |                32 | RW       | 0000_0000h    |
| 108h     | CMIU Correctable Error Location Register 0 (CMIUCELR0)   |                32 | RW       | 0000_0000h    |
| 10Ch     | CMIU Correctable Error Location Register 1 (CMIUCELR1)   |                32 | RW       | 0000_0000h    |
| 124h     | CMIU Correctable Error Status Alias (CMIUCESA)           |                32 | RW       | 0000_0000h    |
| 140h     | CMIU Uncorrectable Error Control (CMIUUEC)               |                32 | RW       | 0000_0000h    |
| 144h     | CMIU Uncorrectable Error Status (CMIUUES)                |                32 | RW       | 0000_0000h    |
| 148h     | CMIU Uncorrectable Error Location Register 0 (CMIUUELR0) |                32 | RW       | 0000_0000h    |
| 14Ch     | CMIU Uncorrectable Error Location Register 1 (CMIUUELR1) |                32 | RW       | 0000_0000h    |
| 164h     | CMIU Uncorrectable Error Status Alias (CMIUUESA)         |                32 | RW       | 0000_0000h    |
| FFCh     | CMIU Identification Register (CMIUID)                    |                32 | R        | 0000_0001h    |

## 7.10.4.2 CMIU Transaction Activity (CMIUTA)

## Offset

| Register   | Offset   |
|------------|----------|
| CMIUTA     | 4h       |

## Function

Use this register to learn whether, certain protocol transactions are active in a CMIU.

Ncore

## Diagram

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16          |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|-------------|
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved    |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |             |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0           |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0           |
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | TRAN SAC... |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |             |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0           |

Ncore

<!-- image -->

## Fields

| Field     | Function                                                                                                                              |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------|
| 31-1      | Reserved                                                                                                                              |
| 0         | Transaction Active                                                                                                                    |
| TRANSACTV | Ncore writes a 1 to this field when the unit is performing any activity related to the coherent transactions, and is clear otherwise. |

## 7.10.4.3 CMIU Correctable Error Control (CMIUCEC)

## Offset

| Register   | Offset   |
|------------|----------|
| CMIUCEC    | 100h     |

## Function

Use this register to control the detection and signaling of correctable errors in a CMIU.

## Diagram

<!-- image -->

## Fields

| Field              | Function                                                                                                                                                                                                                         |
|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12 -            | Reserved                                                                                                                                                                                                                         |
| 11-4 ERRTHRESHO LD | Correctable Error Threshold Use this field to determine the threshold number of correctable errors that must be detected before Ncore asserts the correctable error interrupt signal.                                            |
| 3-2 -              | Reserved                                                                                                                                                                                                                         |
| 1 ERRINTEN         | Correctable Error Interrupt Enable Use this field to control assertion of correctable error interrupt signal on fulfilment of proper conditions. 0b - Disable assertion 1b - Enable assertion                                    |
| 0 ERRDETEN         | Correctable Error Detection Enable Use this field to control correctable error detection and logging logic. 0b - Disable correctable error detection and logging logic 1b - Enable correctable error detection and logging logic |

## 7.10.4.4 CMIU Correctable Error Status (CMIUCES)

## Offset

| Register   | Offset   |
|------------|----------|
| CMIUCES    | 104h     |

## Function

This register logs information about the correctable errors in a CMIU.

Ncore

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17      | 16      |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|---------|---------|
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO | ERRINFO |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |         |         |
| Reset  | 0        | 0        | 0        | 0 0      |          | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1       | 0       |
| R      | ERRTYPE  | ERRTYPE  | ERRTYPE  | ERRTYPE  | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | Reserved | Reserved | ERRO VF | ERRV LD |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          | W1C     | W1C     |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       |

## Fields

| Field         | Function                                                                                                                                                                                                                                                                                  |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 -       | Reserved                                                                                                                                                                                                                                                                                  |
| 23-16 ERRINFO | Error Info Ncore write appropriate values to this field to indicate additional information about logged errors. Ncore writes to this field only when CMIUCES[ERRVLD] = 1; otherwise, the field is undefined.                                                                              |
| 15-12 ERRTYPE | Error Type Ncore write appropriate values to this field to indicate the type of logged error. Ncore writes to this field only when CMIUCES[ERRVLD] = 1; otherwise, the field is undefined.  6h - CMIU data correctable error. When CMIUCES[ERRINFO] = 1h, it decodes to RTT data buffers |
| 11-4 ERRCOUNT | Error Count This field indicates the number of correctable errors detected by the unit. The field value stops incrementing when you write 1 to CMIUCES[ERROVF].                                                                                                                           |
| 3-2 -         | Reserved                                                                                                                                                                                                                                                                                  |
| 1 ERROVF      | Error Overflow Ncore writes a 1 to this field to indicate that the number of correctable errors detected by the unit overflowed the value indicated by CMIUCES[ERRCOUNT]. You write a 1 to this field to clear the CMIUCES[ERRCOUNT] field, and it also clears this field.                |
| 0 ERRVLD      | Error Valid Ncore writes a 1 to this field to indicate that the following registers have logged information about a correctable error; otherwise, certain fields in these registers are undefined.                                                                                        |

Table continues on the next page...

Ncore

Table continued from the previous page...

| Field   | Function                                                                                                                                                    |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         |  CMIU Correctable Error Status (CMIUCES)  CMIU Correctable Error Location Register 0 (CMIUCELR0)  CMIU Correctable Error Location Register 1 (CMIUCELR1) |

## 7.10.4.5 CMIU Correctable Error Location Register 0 (CMIUCELR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CMIUCELR0  | 108h     |

## Function

This register logs information about the correctable error locations in a CMIU.

## Diagram

<!-- image -->

## Fields

| Field         | Function                                                                                                                                                                |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-26 ERRWORD | Error Word When CMIUCES[ERRVLD] = 1, this field indicates the data word in which the logged error was detected; otherwise, the field is undefined.                      |
| 25-20 ERRWAY  | Error Way When CMIUCES[ERRVLD] = 1, this field indicates the way on which the logged error was detected; otherwise, the field is undefined.                             |
| 19-0 ERRENTRY | Error Entry or Set When CMIUCES[ERRVLD] = 1, this field indicates the entry or the set index on which the logged error was detected; otherwise, the field is undefined. |

Ncore

## 7.10.4.6 CMIU Correctable Error Location Register 1 (CMIUCELR1)

## Offset

| Register   | Offset   |
|------------|----------|
| CMIUCELR1  | 10Ch     |

## Function

This register logs information about the correctable error locations in a CMIU.

## Diagram

<!-- image -->

## Fields

| Field        | Function                                                                                                                                                                   |
|--------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12        | Reserved                                                                                                                                                                   |
| 11-0 ERRADDR | Error Address When CMIUCES[ERRVLD] = 1, this field indicates the high-order address bits of the transaction that encountered the error; otherwise, the field is undefined. |

## 7.10.4.7 CMIU Correctable Error Status Alias (CMIUCESA)

## Offset

| Register   | Offset   |
|------------|----------|
| CMIUCESA   | 124h     |

## Function

You use this register to have write access to the CMIU Correctable Error Status (CMIUCES) for diagnostic purposes.

Ncore

## Diagram

<!-- image -->

## Fields

| Field         | Function                                                                                                                                                                                                                                                                                    |
|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 -       | Reserved                                                                                                                                                                                                                                                                                    |
| 23-16 ERRINFO | Error Info Ncore writes appropriate values to this field to indicate additional information about logged errors. Ncore writes to this field only when CMIUCESA[ERRVLD] = 1; otherwise, the field is undefined.                                                                              |
| 15-12 ERRTYPE | Error Type Ncore writes appropriate values to this field to indicate the type of logged error. Ncore writes to this field only when CMIUCESA[ERRVLD] = 1; otherwise, the field is undefined.  6h - CMIU data correctable error. When CMIUCESA[ERRINFO] = 1, it decodes to RTT data buffers |
| 11-4 ERRCOUNT | Error Count This field indicates the number of correctable errors detected by the unit. The field value stops incrementing when you write a 1 to CMIUCESA[ERROVF].                                                                                                                          |
| 3-2 -         | Reserved                                                                                                                                                                                                                                                                                    |
| 1 ERROVF      | Error Overflow Ncore writes a 1 to this field to indicate that the number of correctable errors detected by the unit overflowed the value indicated by CMIUCESA[ERRCOUNT]. You write a 1 to this field to clear the CMIUCESA[ERRCOUNT] field.                                               |
| 0 ERRVLD      | Error Valid Ncore writes a 1 to this field to indicate that the following registers have logged information about a correctable error; otherwise, certain fields in these registers are undefined.                                                                                          |

Table continues on the next page...

Ncore

Table continued from the previous page...

| Field   | Function                                                                                                                                                    |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         |  CMIU Correctable Error Status (CMIUCES)  CMIU Correctable Error Location Register 0 (CMIUCELR0)  CMIU Correctable Error Location Register 1 (CMIUCELR1) |

## 7.10.4.8 CMIU Uncorrectable Error Control (CMIUUEC)

## Offset

| Register   | Offset   |
|------------|----------|
| CMIUUEC    | 140h     |

## Function

Use this register to control the detection and signaling of uncorrectable errors in a CMIU.

## Diagram

<!-- image -->

## Fields

| Field              | Function                                                                                                                                                                                    |
|--------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12 -            | Reserved                                                                                                                                                                                    |
| 11-4 ERRTHRESHO LD | Uncorrectable Error Threshold Use this field to determine the threshold number of uncorrectable errors that must be detected before Ncore asserts the uncorrectable error interrupt signal. |
| 3-2 -              | Reserved                                                                                                                                                                                    |

Table continues on the next page...

Ncore

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                 |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1 ERRINTEN | Uncorrectable Error Interrupt Enable Usethis field to control the assertion of uncorrectable error interrupt signal on fulfilment of proper conditions. 0b - Disable assertion 1b - Enable assertion                                     |
| 0 ERRDETEN | Uncorrectable Error Detection Enable Use this field to control uncorrectable error detection and logging logic. 0b - Disable uncorrectable error detection and logging logic 1b - Enable uncorrectable error detection and logging logic |

## 7.10.4.9 CMIU Uncorrectable Error Status (CMIUUES)

## Offset

| Register   | Offset   |
|------------|----------|
| CMIUUES    | 144h     |

## Function

This register logs information about the uncorrectable errors in a CMIU.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17      | 16      |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|---------|---------|
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO  | ERRINFO | ERRINFO |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |         |         |
| Reset  | 0        | 0        | 0        | 0 0      |          | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1       | 0       |
| R      | ERRTYPE  | ERRTYPE  | ERRTYPE  | ERRTYPE  | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | ERRCOUNT | Reserved | Reserved | ERRO VF | ERRV LD |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          | W1C     | W1C     |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0       | 0       |

## Fields

| Field   | Function   |
|---------|------------|
| 31-24   | Reserved   |

Table continues on the next page...

Ncore

## Table continued from the previous page...

| Field         | Function                                                                                                                                                                                                                                                                                                                                                                |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 23-16 ERRINFO | Error Info Ncore writes appropriate values to this field to indicate additional information about logged errors. Ncore writes to this field only when CMIUUES[ERRVLD] = 1; otherwise, the field is undefined.                                                                                                                                                           |
| 15-12 ERRTYPE | Error Type Ncore writes appropriate values to this field to indicate the type of logged error. Ncore writes to this field only when CMIUUES[ERRVLD] = 1; otherwise, the field is undefined.  6h - CMIU data uncorrectable error. When CMIUUES[ERRINFO] = 1h, it decodes to HTT data buffers                                                                            |
| 11-4 ERRCOUNT | Error Count This field indicates the number of uncorrectable errors detected by the unit. The field value stops incrementing when you write a 1 to CMIUUES[ERROVF].                                                                                                                                                                                                     |
| 3-2 -         | Reserved                                                                                                                                                                                                                                                                                                                                                                |
| 1 ERROVF      | Error Overflow Ncore writes a 1 to this field to indicate that the number of uncorrectable errors detected by the unit overflowed the value indicated by CMIUUES[ERRCOUNT]. You write a 1 to this field to clear the CMIUUES[ERRCOUNT] field.                                                                                                                           |
| 0 ERRVLD      | Error Valid Ncore writes a 1 to this field to indicate that the following registers have logged information about an uncorrectable error; otherwise, certain fields in these registers are undefined.  CMIU Uncorrectable Error Status (CMIUUES)  CMIU Uncorrectable Error Location Register 0 (CMIUUELR0)  CMIU Uncorrectable Error Location Register 1 (CMIUUELR1) |

## 7.10.4.10 CMIU Uncorrectable Error Location Register 0 (CMIUUELR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CMIUUELR0  | 148h     |

## Function

This register logs information about uncorrectable error locations in a CMIU.

## Diagram

<!-- image -->

| Bits    | 31      | 30      | 29      | 28      | 27      | 26      | 25     | 24       | 23     | 22     | 21     | 20     | 19       | 18       | 17       | 16       |
|---------|---------|---------|---------|---------|---------|---------|--------|----------|--------|--------|--------|--------|----------|----------|----------|----------|
| R W     | ERRWORD | ERRWORD | ERRWORD | ERRWORD | ERRWORD | ERRWORD | ERRWAY | ERRWAY   | ERRWAY | ERRWAY | ERRWAY | ERRWAY | ERRENTRY | ERRENTRY | ERRENTRY | ERRENTRY |
| Reset   | 0       | 0       | 0       | 0       | 0       | 0       | 0      | 0        | 0      | 0      | 0      | 0      | 0        | 0        | 0        | 0        |
| Bits    | 15      | 14      | 13      | 12      | 11      | 10      | 9      | 8        | 7      | 6      | 5      | 4      | 3        | 2        | 1        | 0        |
| R       |         |         |         |         |         |         |        | ERRENTRY |        |        |        |        |          |          |          |          |
| W Reset | 0       | 0       | 0       | 0       | 0       | 0       | 0      | 0        | 0      | 0      | 0      | 0      | 0        | 0        | 0        | 0        |

## Fields

| Field         | Function                                                                                                                                                                  |
|---------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-26 ERRWORD | Error Word When CMIUUES[ERRVLD] = 1, this field indicates the data word on which the logged error was detected; otherwise, the field is undefined.                        |
| 25-20 ERRWAY  | Error Way When CMIUUES[ERRVLD] = 1, this field indicates the way on which the logged error was detected; otherwise, the field is undefined.                               |
| 19-0 ERRENTRY | Error Entry (or Set) When CMIUUES[ERRVLD] = 1, this field indicates the entry or the set index on which the logged error was detected; otherwise, the field is undefined. |

## 7.10.4.11 CMIU Uncorrectable Error Location Register 1 (CMIUUELR1)

## Offset

| Register   | Offset   |
|------------|----------|
| CMIUUELR1  | 14Ch     |

## Function

This register logs information about the uncorrectable error locations in a CMIU.

Ncore

## Diagram

Ncore

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | Reserved | Reserved | Reserved | Reserved |          |          |          |          |          |          |          |          |          |          |          |          |
| W      |          |          |          |          | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  | ERRADDR  |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field   | Function                                                                                                                                                     |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-12   | Reserved                                                                                                                                                     |
| 11-0    | Error Address                                                                                                                                                |
| ERRADDR | When CMIUUES[ERRVLD] = 1, this field indicates the high-order address bits of the transaction that encountered the error; otherwise, the field is undefined. |

## 7.10.4.12 CMIU Uncorrectable Error Status Alias (CMIUUESA)

## Offset

| Register   | Offset   |
|------------|----------|
| CMIUUESA   | 164h     |

## Function

Use this register to have write access to the CMIU Correctable Error Status (CMIUCES) for diagnostic purposes.

## Diagram

<!-- image -->

## Fields

| Field         | Function                                                                                                                                                                                                                                                                                                                                                                |
|---------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                |
| 23-16 ERRINFO | Error Info Ncore writes appropriate values to this field to indicate the additional information about logged errors. Ncore writes to this field only when CMIUUESA[ERRVLD] = 1; otherwise, the field is undefined.                                                                                                                                                      |
| 15-12 ERRTYPE | Error Type Ncore write appropriate values to this field to indicate the type of logged error. Ncore writes to this field only when CMIUUESA[ERRVLD] = 1; otherwise, the field is undefined.  6h - CMIU data uncorrectable error. When CMIUUES[ERRINFO] = 1h, it decodes to HTT data buffers.                                                                           |
| 11-4 ERRCOUNT | Error Count This field indicates the number of uncorrectable errors detected by the unit. The field stops incrementing when you write a 1 to CMIUUESA[ERROVF].                                                                                                                                                                                                          |
| 3-2 -         | Reserved                                                                                                                                                                                                                                                                                                                                                                |
| 1 ERROVF      | Error Overflow Ncore writes a 1 to this field to indicate that the number of uncorrectable errors detected by the unit overflowed the value indicated by CMIUUESA[ERRCOUNT]. You write a 1 to this field to clear the CMIUUESA[ERRCOUNT] field.                                                                                                                         |
| 0 ERRVLD      | Error Valid Ncore writes a 1 to this field to indicate that the following registers have logged information about an uncorrectable error; otherwise, certain fields in these registers are undefined.  CMIU Uncorrectable Error Status (CMIUUES)  CMIU Uncorrectable Error Location Register 0 (CMIUUELR0)  CMIU Uncorrectable Error Location Register 1 (CMIUUELR1) |

## 7.10.4.13 CMIU Identification Register (CMIUID)

## Offset

| Register   | Offset   |
|------------|----------|
| CMIUID     | FFCh     |

## Function

Use this register to identify certain features and configuration information about a CMIU.

## Diagram

Ncore

<!-- image -->

| Bits   | 31       | 30       | 29        | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|----------|-----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | 0        | Reserved | Reserved  | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| W      |          |          |           |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0         | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15       | 14       | 13        | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | Reserved | Reserved | Reserv ed | CMIID    | CMIID    | CMIID    | CMIID    | CMIID    | IMPLVER  | IMPLVER  | IMPLVER  | IMPLVER  | IMPLVER  | IMPLVER  | IMPLVER  | IMPLVER  |
| W      |          |          |           |          |          |          |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0        | 0        | 0         | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 1        |

## Fields

| Field       | Function                                                                                                                                            |
|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -        | Reserved                                                                                                                                            |
| 30-14 -     | Reserved                                                                                                                                            |
| 13 -        | Reserved                                                                                                                                            |
| 12-8 CMIID  | Coherent Memory Interface Identifier Ncore writes to this field to identify the CMI with which the CMIU is associated.                              |
| 7-0 IMPLVER | Implementation Version Ncore writes to this field to indicate the implementation version of the CMIU. 0b - Unimplemented CMIU 1b - Implemented CMIU |

## 7.10.5 Coherent subsystem (CSR) register descriptions

## 7.10.5.1 CSR memory map

CSR base address: 504F\_F000h

| Offset   | Register                                           |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------------|-------------------|----------|---------------|
| 40h      | Coherent Subsystem ACE DVM Snoop Enable (CSADSE0)  |                32 | RW       | 0000_0000h    |
| 50h      | Coherent Subsystem ACE DVM Snoop Activity (CSADSA) |                32 | R        | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset      | Register                                                              |   Width (In bits) | Access   | Reset value   |
|-------------|-----------------------------------------------------------------------|-------------------|----------|---------------|
| 100h        | Coherent Subsystem Correctable Error Interrupt Status (CSCEIS0)       |                32 | R        | 0000_0000h    |
| 10Ch        | Coherent Subsystem Correctable Error Interrupt Status (CSCEIS3)       |                32 | R        | 0000_0000h    |
| 110h        | Coherent Subsystem Correctable Error Interrupt Status (CSCEIS4)       |                32 | R        | 0000_0000h    |
| 118h        | Coherent Subsystem Correctable Error Interrupt Status (CSCEIS6)       |                32 | R        | 0000_0000h    |
| 140h        | Coherent Subsystem Uncorrectable Error Interrupt Status (CSUEIS0)     |                32 | R        | 0000_0000h    |
| 14Ch        | Coherent Subsystem Uncorrectable Error Interrupt Status (CSUEIS3)     |                32 | R        | 0000_0000h    |
| 150h        | Coherent Subsystem Uncorrectable Error Interrupt Status (CSUEIS4)     |                32 | R        | 0000_0000h    |
| 158h        | Coherent Subsystem Uncorrectable Error Interrupt Status (CSUEIS6)     |                32 | R        | 0000_0000h    |
| F00h        | Coherent Subsystem Snoop Filter Identification (CSSFIDR0)             |                32 | R        | 0CB0_07FFh    |
| F04h - F7Ch | Coherent Subsystem Snoop Filter Identification (CSSFIDR1 - CSSFIDR31) |                32 | R        | 0000_0000h    |
| FF8h        | Coherent Subsystem Unit Identification (CSUID)                        |                32 | R        | 0101_0202h    |
| FFCh        | Coherent Subsystem Identification (CSID)                              |                32 | R        | 0000_0109h    |

## 7.10.5.2 Coherent Subsystem ACE DVM Snoop Enable (CSADSE0)

## Offset

| Register   | Offset   |
|------------|----------|
| CSADSE0    | 40h      |

## Function

Use this register to enable DVM-related snoop messages to the CAIU associated with a snooped DVM agent.

Ncore

Ncore

<!-- image -->

## Fields

| Field         | Function                                                                                                                      |
|---------------|-------------------------------------------------------------------------------------------------------------------------------|
| 31-2 -        | Reserved                                                                                                                      |
| 1-0 DVMSNPENn | ACE DVM Snoop Enable n Use this field to control DVM-related snoop messages for the respective CAIU. 0b - Disable 1b - Enable |

## 7.10.5.3 Coherent Subsystem ACE DVM Snoop Activity (CSADSA)

## Offset

| Register   | Offset   |
|------------|----------|
| CSADSA     | 50h      |

## Function

Use this register to learn whether the DVM-related snoop messages to the CAIU that is associated with a snooped DVM agent is active or not.

## Diagram

Ncore

<!-- image -->

| Bits 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R Reserved   | Bits 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R Reserved   | Bits 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R Reserved   | Bits 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R Reserved   | Bits 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R Reserved   | Bits 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R Reserved   | Bits 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R Reserved   | Bits 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R Reserved   | Bits 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R Reserved   | Bits 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R Reserved   | Bits 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R Reserved   | Bits 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R Reserved   | Bits 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R Reserved   | Bits 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R Reserved   | Bits 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R Reserved   | Bits 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R Reserved   | Bits 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 R Reserved   |
|-------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------|
| W                                                                 | W                                                                 | W                                                                 | W                                                                 | W                                                                 | W                                                                 | W                                                                 | W                                                                 | W                                                                 | W                                                                 | W                                                                 | W                                                                 | W                                                                 | W                                                                 | W                                                                 | W                                                                 | W                                                                 |
| Reset                                                             | 0                                                                 | 0                                                                 | 0                                                                 | 0                                                                 | 0                                                                 | 0                                                                 | 0                                                                 | 0                                                                 | 0                                                                 | 0                                                                 | 0                                                                 | 0                                                                 | 0                                                                 | 0                                                                 | 0                                                                 | 0                                                                 |
| Bits                                                              | 15                                                                | 14                                                                | 13                                                                | 12                                                                | 11                                                                | 10                                                                | 9                                                                 | 8                                                                 | 7                                                                 | 6                                                                 | 5                                                                 | 4                                                                 | 3                                                                 | 2                                                                 | 1                                                                 | 0                                                                 |
| R                                                                 | Reserved                                                          | Reserved                                                          | Reserved                                                          | Reserved                                                          | Reserved                                                          | Reserved                                                          | Reserved                                                          | Reserved                                                          | Reserved                                                          | Reserved                                                          | Reserved                                                          | Reserved                                                          | Reserved                                                          | Reserved                                                          | DVMS NPA...                                                       | DVMS NPA...                                                       |
| W                                                                 |                                                                   |                                                                   |                                                                   |                                                                   |                                                                   |                                                                   |                                                                   |                                                                   |                                                                   |                                                                   |                                                                   |                                                                   |                                                                   |                                                                   |                                                                   |                                                                   |

## Fields

| Field        | Function                                                                                         |
|--------------|--------------------------------------------------------------------------------------------------|
| 31-2         | Reserved                                                                                         |
| 1-0          | ACE DVM Snoop Active                                                                             |
| DVMSNPACTV n | Ncore writes a 1 to this field if DVM-related snoop messages are active for the respective CAIU. |

## 7.10.5.4 Coherent Subsystem Correctable Error Interrupt Status (CSCEIS0 - CSCEIS3)

## Offset

| Register   | Offset   |
|------------|----------|
| CSCEIS0    | 100h     |
| CSCEIS3    | 10Ch     |

## Function

Use these registers to learn whether a unit has asserted a correctable error interrupt.

See the following table for the mapping between the register and the corresponding Ncore unit:

Table 11. Register and Ncore unit mapping

| Register   | Ncore unit   |
|------------|--------------|
| CSCEIS0    | CAIU         |
| CSCEIS3    | NCBU         |
| CSCEIS4    | DIRU         |
| CSCEIS6    | CMIU         |

## Diagram

Ncore

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17          | 16          |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|-------------|-------------|
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved    | Reserved    |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |             |             |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0           | 0           |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1           | 0           |
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | ERRIN TV... | ERRIN TV... |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |             |             |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0           | 0           |

## Fields

| Field        | Function                                                                                                                                                                                            |
|--------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-2 -       | Reserved                                                                                                                                                                                            |
| 1 ERRINTVLD1 | Error Interrupt Valid Ncore writes a 1 to this field to indicate that a correctable error interrupt is asserted by the respective Ncore unit. See Table 11 for the register and Ncore unit mapping. |
| 0 ERRINTVLD0 | Error Interrupt Valid Ncore writes a 1 to this field to indicate that a correctable error interrupt is asserted by the respective Ncore unit. See Table 11 for the register and Ncore unit mapping. |

## 7.10.5.5 Coherent Subsystem Correctable Error Interrupt Status (CSCEIS4 - CSCEIS6)

## Offset

| Register   | Offset   |
|------------|----------|
| CSCEIS4    | 110h     |
| CSCEIS6    | 118h     |

## Function

Use these registers to learn whether a unit has asserted a correctable error interrupt.

See the following table for the mapping between the register and the corresponding Ncore unit:

Table 12. Register and Ncore unit mapping

| Register   | Ncore unit   |
|------------|--------------|
| CSCEIS0    | CAIU         |

Table continues on the next page...

Table 12. Register and Ncore unit mapping (continued)

| Register   | Ncore unit   |
|------------|--------------|
| CSCEIS3    | NCBU         |
| CSCEIS4    | DIRU         |
| CSCEIS6    | CMIU         |

## Diagram

<!-- image -->

## Fields

| Field      | Function                                                                                                                                                                      |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1       | Reserved                                                                                                                                                                      |
| 0          | Error Interrupt Valid                                                                                                                                                         |
| ERRINTVLD0 | Ncore writes a 1 to this field to indicate that a correctable error interrupt is asserted by the respective Ncore unit. See Table 11 for the register and Ncore unit mapping. |

## 7.10.5.6 Coherent Subsystem Uncorrectable Error Interrupt Status (CSUEIS0 - CSUEIS3)

## Offset

| Register   | Offset   |
|------------|----------|
| CSUEIS0    | 140h     |
| CSUEIS3    | 14Ch     |

## Function

Use these registers to learn whether a unit has asserted an uncorrectable error interrupt.

See the following table for the mapping between the register and the corresponding Ncore unit:

Ncore

Table 13. Register and Ncore unit mapping

| Register   | Ncore unit   |
|------------|--------------|
| CSUEIS0    | CAIU         |
| CSUEIS3    | NCBU         |
| CSUEIS4    | DIRU         |
| CSUEIS6    | CMIU         |

## Diagram

<!-- image -->

## Fields

| Field        | Function                                                                                                                                                                                               |
|--------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-2 -       | Reserved                                                                                                                                                                                               |
| 1 ERRINTVLD1 | Error Interrupt Valid Ncore writes a 1 to this field to indicate that an uncorrectable error interrupt is asserted by the respective Ncore unit. See Table 13 for the register and Ncore unit mapping. |
| 0 ERRINTVLD0 | Error Interrupt Valid Ncore writes a 1 to this field to indicate that an uncorrectable error interrupt is asserted by the respective Ncore unit. See Table 13 for the register and Ncore unit mapping. |

## 7.10.5.7 Coherent Subsystem Uncorrectable Error Interrupt Status (CSUEIS4 - CSUEIS6)

## Offset

| Register   | Offset   |
|------------|----------|
| CSUEIS4    | 150h     |
| CSUEIS6    | 158h     |

Ncore

## Function

Use these registers to learn whether a unit has asserted an uncorrectable error interrupt.

See the following table for the mapping between the register and the corresponding Ncore unit:

Table 14. Register and Ncore unit mapping

| Register   | Ncore unit   |
|------------|--------------|
| CSUEIS0    | CAIU         |
| CSUEIS3    | NCBU         |
| CSUEIS4    | DIRU         |
| CSUEIS6    | CMIU         |

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16          |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|-------------|
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved    |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |             |
| Reset  | 0        | 0        | 0        | 0 0      |          | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0           |
| Bits   | 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0           |
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | ERRIN TV... |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |             |
| Reset  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0           |

## Fields

| Field      | Function                                                                                                                                                                         |
|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1       | Reserved                                                                                                                                                                         |
| 0          | Error Interrupt Valid                                                                                                                                                            |
| ERRINTVLD0 | Ncore writes a 1 to this field to indicate that an uncorrectable error interrupt is asserted by the respective Ncore unit. See Table 13 for the register and Ncore unit mapping. |

## 7.10.5.8 Coherent Subsystem Snoop Filter Identification (CSSFIDR0)

## Offset

| Register   | Offset   |
|------------|----------|
| CSSFIDR0   | F00h     |

## Function

Use these registers to learn the configuration information of the snoop filters in the coherent subsystem.

Ncore

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28      | 27      | 26      | 25      | 24      | 23      | 22      | 21      | 20      | 19      | 18      | 17      | 16      |
|--------|----------|----------|----------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| R      | Reserved | Reserved | Reserved | TYPE    | TYPE    | TYPE    | NUMWAYS | NUMWAYS | NUMWAYS | NUMWAYS | NUMWAYS | NUMWAYS | NUMSETS | NUMSETS | NUMSETS | NUMSETS |
| W      |          |          |          |         |         |         |         |         |         |         |         |         |         |         |         |         |
| Reset  | 0        | 0        | 0        | 0       | 1       | 1       | 0       | 0       | 1       | 0       | 1       | 1       | 0       | 0       | 0       | 0       |
| Bits   | 15       | 14       | 13       | 12      | 11      | 10      | 9       | 8       | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
| R      | NUMSETS  | NUMSETS  | NUMSETS  | NUMSETS | NUMSETS | NUMSETS | NUMSETS | NUMSETS | NUMSETS | NUMSETS | NUMSETS | NUMSETS | NUMSETS | NUMSETS | NUMSETS | NUMSETS |
| W      |          |          |          |         |         |         |         |         |         |         |         |         |         |         |         |         |
| Reset  | 0        | 0        | 0        | 0       | 0       | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       | 1       |

## Fields

| Field         | Function                                                                                                                                                                                                                                                                 |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-29 -       | Reserved                                                                                                                                                                                                                                                                 |
| 28-26 TYPE    | Snoop Filter Type Ncore writes appropriate values to this field to identify the type of snoop filter. 000b - Unimplemented filter 001b - Null filter 010b - Tag filter - presence vector 011b - Tag filter - owner-sharer vector                                         |
| 25-20 NUMWAYS | Number of Snoop Filter Ways Ncore writes a value to this field that equals to 'number of ways (that is, the associativity) in the snoop filter minus one'.                                                                                                               |
| 19-0 NUMSETS  | Number of Snoop Filter Sets Ncore writes a value to this field that equals to 'number of sets in the snoop filter minus one' in each DIRU. To determine the total number of sets in the snoop filter, increment this value by one and multiply with the number of DIRUs. |

## 7.10.5.9 Coherent Subsystem Snoop Filter Identification (CSSFIDR1 - CSSFIDR31)

## Offset

For a = 1 to 31:

| Register   | Offset          |
|------------|-----------------|
| CSSFIDRa   | F00h + (a  4h) |

Ncore

## Function

Use these registers to learn the configuration information of the snoop filters in the coherent subsystem.

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28      | 27      | 26      | 25      | 24      | 23      | 22      | 21      | 20      | 19      | 18      | 17      | 16      |
|--------|----------|----------|----------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| R      | Reserved | Reserved | Reserved | TYPE    | TYPE    | TYPE    | NUMWAYS | NUMWAYS | NUMWAYS | NUMWAYS | NUMWAYS | NUMWAYS |         | NUMSETS | NUMSETS | NUMSETS |
| W      |          |          |          |         |         |         |         |         |         |         |         |         |         |         |         |         |
| Reset  | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| Bits   | 15       | 14       | 13       | 12      | 11      | 10      | 9       | 8       | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
| R      | NUMSETS  | NUMSETS  | NUMSETS  | NUMSETS | NUMSETS | NUMSETS | NUMSETS | NUMSETS | NUMSETS | NUMSETS | NUMSETS | NUMSETS | NUMSETS | NUMSETS | NUMSETS | NUMSETS |
| W      |          |          |          |         |         |         |         |         |         |         |         |         |         |         |         |         |
| Reset  | 0        | 0        | 0        | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |

## Fields

| Field         | Function                                                                                                                                                                                                                                                                 |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-29 -       | Reserved                                                                                                                                                                                                                                                                 |
| 28-26 TYPE    | Snoop Filter Type Ncore writes appropriate values to this field to identify the type of snoop filter. 000b - Unimplemented filter 001b - Null filter 010b - Tag filter - presence vector 011b - Tag filter - owner-sharer vector                                         |
| 25-20 NUMWAYS | Number of Snoop Filter Ways Ncore writes a value to this field that equals to 'number of ways (that is, the associativity) in the snoop filter minus one'.                                                                                                               |
| 19-0 NUMSETS  | Number of Snoop Filter Sets Ncore writes a value to this field that equals to 'number of sets in the snoop filter minus one' in each DIRU. To determine the total number of sets in the snoop filter, increment this value by one and multiply with the number of DIRUs. |

## 7.10.5.10 Coherent Subsystem Unit Identification (CSUID)

## Offset

| Register   | Offset   |
|------------|----------|
| CSUID      | FF8h     |

Ncore

## Function

Use this register to learn the number of units in the coherent subsystem.

## Diagram

<!-- image -->

| Bits   | 31       | 30   | 29       | 28       | 27       | 26       | 25       | 24   | 23        | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|----------|------|----------|----------|----------|----------|----------|------|-----------|----------|----------|----------|----------|----------|----------|----------|
| R      | Reserved |      | NUMCMIUS | NUMCMIUS | NUMCMIUS | NUMCMIUS | NUMCMIUS |      | Reserved  | Reserved | NUMDIRUS | NUMDIRUS | NUMDIRUS | NUMDIRUS | NUMDIRUS | NUMDIRUS |
| W      |          |      |          |          |          |          |          |      |           |          |          |          |          |          |          |          |
| Reset  | 0        | 0    | 0        | 0        | 0        | 0        | 0        | 1    | 0         | 0        | 0        | 0        | 0        | 0        | 0        | 1        |
| Bits   | 15       | 14   | 13       | 12       | 11       | 10       | 9        | 8    | 7         | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | Reserved |      | NUMNCBUS | NUMNCBUS | NUMNCBUS | NUMNCBUS | NUMNCBUS |      | Reserv ed | NUMCAIUS | NUMCAIUS | NUMCAIUS | NUMCAIUS | NUMCAIUS | NUMCAIUS | NUMCAIUS |
| W      |          |      |          |          |          |          |          |      |           |          |          |          |          |          |          |          |
| Reset  | 0        | 0    | 0        | 0        | 0        | 0        | 1        | 0    | 0         | 0        | 0        | 0        | 0        | 0        | 1        | 0        |

## Fields

| Field          | Function                                                                                              |
|----------------|-------------------------------------------------------------------------------------------------------|
| 31-30 -        | Reserved                                                                                              |
| 29-24 NUMCMIUS | Number of CMIUs Ncore writes to this field to indicate the number of CMIUs in the coherent subsystem. |
| 23-22 -        | Reserved                                                                                              |
| 21-16 NUMDIRUS | Number of DIRUs Ncore writes to this field to indicate the number of DIRUs in the coherent subsystem. |
| 15-14 -        | Reserved                                                                                              |
| 13-8 NUMNCBUS  | Number of NCBUs Ncore writes to this field to indicate the number of NCBUs in the coherent subsystem. |
| 7 -            | Reserved                                                                                              |
| 6-0 NUMCAIUS   | Number of CAIUs Ncore writes to this field to indicate the number of CAIUs in the coherent subsystem. |

Ncore

## 7.10.5.11 Coherent Subsystem Identification (CSID)

## Offset

| Register   | Offset   |
|------------|----------|
| CSID       | FFCh     |

## Function

Use this register to get the identification information about the coherent subsystem.

## Diagram

<!-- image -->

## Fields

| Field            | Function                                                                                                                                                                                                                                                                                                                                                                          |
|------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-23 -          | Reserved                                                                                                                                                                                                                                                                                                                                                                          |
| 22-18 NUMSFS     | Number of Snoop Filters (-1) Ncore writes a value to this field that equals to 'the number of snoop filters minus one'.                                                                                                                                                                                                                                                           |
| 17-11 -          | Reserved                                                                                                                                                                                                                                                                                                                                                                          |
| 10-8 DIRCLOFFSET | Directory Cache Line Offset (-5) Ncore writes to this field to indicate the width in bits of the directory cacheline offset. The number of bits in the directory cacheline offset equals the value of this field +5. For example, for a 6-bit offset the value of this field equals one. The size in bytes of the directory cacheline is equal to two to the power of the offset. |
| 7-0 RELVER       | Release Version Ncore writes to this field to indicate the release version.                                                                                                                                                                                                                                                                                                       |

## 7.10.6 CCTI fault controller register descriptions

## 7.10.6.1 CCTI\_fault\_ctrl memory map

CCTI\_fault\_ctrl base address: 5050\_0000h

| Offset   | Register                         |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------|-------------------|----------|---------------|
| 0h       | Core ID (COREID)                 |                32 | R        | 7073_B716h    |
| 4h       | Revision ID (REVISIONID)         |                32 | R        | C67F_8700h    |
| 8h       | Mission Fault 0 (MISSION_FAULT0) |                32 | R        | 0000_0000h    |
| Ch       | Mission Fault 1 (MISSION_FAULT1) |                32 | R        | 0000_0000h    |
| 10h      | Mission Fault 2 (MISSION_FAULT2) |                32 | R        | 0000_0000h    |
| 14h      | Mission Fault 3 (MISSION_FAULT3) |                32 | R        | 0000_0000h    |
| 18h      | Latent Fault 0 (LATENT_FAULT0)   |                32 | R        | 0000_0000h    |
| 1Ch      | Latent Fault 1 (LATENT_FAULT1)   |                32 | R        | 0000_0000h    |
| 20h      | Latent Fault 2 (LATENT_FAULT2)   |                32 | R        | 0000_0000h    |
| 24h      | Latent Fault 3 (LATENT_FAULT3)   |                32 | R        | 0000_0000h    |
| 28h      | Faults (FAULTS)                  |                32 | R        | 0000_0000h    |
| 2Ch      | Interrupt Enable (INTEN)         |                32 | RW       | 0000_0000h    |
| 30h      | Interrupt Clear (INTCLR)         |                32 | RW       | 0000_0000h    |
| 34h      | BIST Control (BISTCTL)           |                32 | RW       | 0000_0000h    |
| 38h      | BIST Done (BIST_DONE)            |                32 | R        | 0000_0002h    |
| 3Ch      | BIST Timeout 1 (BIST_TO1)        |                32 | RW       | 0000_FFFFh    |
| 40h      | BIST Timeout 2 (BIST_TO2)        |                32 | RW       | 0000_00FFh    |

## 7.10.6.2 Core ID (COREID)

## Offset

| Register   | Offset   |
|------------|----------|
| COREID     | 0h       |

## Function

Contains core type and a parameter checksum.

Ncore

## Diagram

Ncore

<!-- image -->

## Fields

| Field         | Function                                                        |
|---------------|-----------------------------------------------------------------|
| 31-8          | Core Checksum                                                   |
| CORECHECKS UM | This field contains a checksum of the parameters of the module. |
| 7-0           | Core Type ID                                                    |
| CORETYPEID    | This field identifies the type of core.                         |

## 7.10.6.3 Revision ID (REVISIONID)

## Offset

| Register   | Offset   |
|------------|----------|
| REVISIONID | 4h       |

## Function

Contains software information.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                     |
|---------|----------------------------------------------------------------------------------------------|
| 31-8    | NoC ID                                                                                       |
| NOCID   | This field contains the build revision of the software that generates the module's HDL code. |
| 7-0     | User ID                                                                                      |
| USERID  | This field contains a user defined value. The field is not used anywhere inside the module.  |

## 7.10.6.4 Mission Fault 0 (MISSION\_FAULT0)

## Offset

<!-- image -->

## Fields

| Field               | Function                                                                                                                                                                                                  | Function                                                                                                                                                                                                  |
|---------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 MISSIONFAUL T0 | Mission Fault This field reports the mission faults for the Ncore components. The following table provides a mapping between the bit position and corresponding Ncore unit for which faults are reported. | Mission Fault This field reports the mission faults for the Ncore components. The following table provides a mapping between the bit position and corresponding Ncore unit for which faults are reported. |
|                     | Bit position                                                                                                                                                                                              | Ncore component                                                                                                                                                                                           |
|                     | 0                                                                                                                                                                                                         | FSC                                                                                                                                                                                                       |
|                     | 1                                                                                                                                                                                                         | FSC                                                                                                                                                                                                       |
|                     | 2                                                                                                                                                                                                         | NCBU1                                                                                                                                                                                                     |
|                     | 3                                                                                                                                                                                                         | NCBU1                                                                                                                                                                                                     |
|                     | 4                                                                                                                                                                                                         | NCBU0                                                                                                                                                                                                     |

Ncore

Ncore

| Field   | Function     |                 |
|---------|--------------|-----------------|
|         | Bit position | Ncore component |
|         | 5            | NCBU0           |
|         | 6            | CMIU            |
|         | 7            | CMIU            |
|         | 8            | DIRU            |
|         | 9            | DIRU            |
|         | 10           | CAIU1           |
|         | 11           | CAIU1           |
|         | 12           | CAIU0           |
|         | 13           | CAIU0           |

## 7.10.6.5 Mission Fault 1 (MISSION\_FAULT1)

## Offset

<!-- image -->

## Fields

| Field          | Function                                                                   |
|----------------|----------------------------------------------------------------------------|
| 31-0           | Mission Fault                                                              |
| MISSIONFAUL T1 | This field does not report mission faults for any of the Ncore components. |

## 7.10.6.6 Mission Fault 2 (MISSION\_FAULT2)

## Offset

| Register       | Offset   |
|----------------|----------|
| MISSION_FAULT2 | 10h      |

<!-- image -->

## Fields

| Field          | Function                                                                   |
|----------------|----------------------------------------------------------------------------|
| 31-0           | Mission Fault                                                              |
| MISSIONFAUL T2 | This field does not report mission faults for any of the Ncore components. |

## 7.10.6.7 Mission Fault 3 (MISSION\_FAULT3)

## Offset

| Register       | Offset   |
|----------------|----------|
| MISSION_FAULT3 | 14h      |

Ncore

| Bits   | 31            | 30            | 29            | 28            | 27            | 26            | 25            | 24            | 23            | 22            | 21            | 20            | 19            | 18            | 17            | 16            |
|--------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|---------------|
| R      | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 |
| W      |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |
| Bits   | 15            | 14            | 13            | 12            | 11            | 10            | 9             | 8             | 7             | 6             | 5             | 4             | 3             | 2             | 1             | 0             |
| R      | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 | MISSIONFAULT3 |
| W      |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |               |
| Reset  | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             | 0             |

<!-- image -->

## Fields

| Field          | Function                                                                   |
|----------------|----------------------------------------------------------------------------|
| 31-0           | Mission Fault                                                              |
| MISSIONFAUL T3 | This field does not report mission faults for any of the Ncore components. |

## 7.10.6.8 Latent Fault 0 (LATENT\_FAULT0)

## Offset

| Register      | Offset   |
|---------------|----------|
| LATENT_FAULT0 | 18h      |

<!-- image -->

## Fields

| Field              | Function                                                                                                                                                                                                | Function                                                                                                                                                                                                |
|--------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 LATENTFAULT 0 | Latent Fault This field reports the latent faults for the Ncore components. The following table provides a mapping between the bit position and corresponding Ncore unit for which faults are reported. | Latent Fault This field reports the latent faults for the Ncore components. The following table provides a mapping between the bit position and corresponding Ncore unit for which faults are reported. |
| 31-0 LATENTFAULT 0 | Bit position                                                                                                                                                                                            | Ncore component                                                                                                                                                                                         |
| 31-0 LATENTFAULT 0 | 0                                                                                                                                                                                                       | FSC                                                                                                                                                                                                     |
| 31-0 LATENTFAULT 0 | 1                                                                                                                                                                                                       | FSC                                                                                                                                                                                                     |
| 31-0 LATENTFAULT 0 | 2                                                                                                                                                                                                       | NCBU1                                                                                                                                                                                                   |
| 31-0 LATENTFAULT 0 | 3                                                                                                                                                                                                       | NCBU1                                                                                                                                                                                                   |
| 31-0 LATENTFAULT 0 | 4                                                                                                                                                                                                       | NCBU0                                                                                                                                                                                                   |
| 31-0 LATENTFAULT 0 | 5                                                                                                                                                                                                       | NCBU0                                                                                                                                                                                                   |
| 31-0 LATENTFAULT 0 | 6                                                                                                                                                                                                       | CMIU                                                                                                                                                                                                    |
| 31-0 LATENTFAULT 0 | 7                                                                                                                                                                                                       | CMIU                                                                                                                                                                                                    |
| 31-0 LATENTFAULT 0 | 8                                                                                                                                                                                                       | DIRU                                                                                                                                                                                                    |
| 31-0 LATENTFAULT 0 | 9                                                                                                                                                                                                       | DIRU                                                                                                                                                                                                    |
| 31-0 LATENTFAULT 0 | 10                                                                                                                                                                                                      | CAIU1                                                                                                                                                                                                   |
| 31-0 LATENTFAULT 0 | 11                                                                                                                                                                                                      | CAIU1                                                                                                                                                                                                   |
| 31-0 LATENTFAULT 0 | 12                                                                                                                                                                                                      | CAIU0                                                                                                                                                                                                   |
| 31-0 LATENTFAULT 0 | 13                                                                                                                                                                                                      | CAIU0                                                                                                                                                                                                   |

## 7.10.6.9 Latent Fault 1 (LATENT\_FAULT1)

## Offset

| Register      | Offset   |
|---------------|----------|
| LATENT_FAULT1 | 1Ch      |

| Bits   | 31           | 30           | 29           | 28           | 27           | 26           | 25           | 24           | 23           | 22           | 21           | 20           | 19           | 18           | 17           | 16           |
|--------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|--------------|
| R      | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 |
| W      |              |              |              |              |              |              |              |              |              |              |              |              |              |              |              |              |
| Reset  | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            |
| Bits   | 15           | 14           | 13           | 12           | 11           | 10           | 9            | 8            | 7            | 6            | 5            | 4            | 3            | 2            | 1            | 0            |
| R      | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 | LATENTFAULT1 |
| W      |              |              |              |              |              |              |              |              |              |              |              |              |              |              |              |              |
| Reset  | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            | 0            |

<!-- image -->

## Fields

| Field         | Function                                                                  |
|---------------|---------------------------------------------------------------------------|
| 31-0          | Latent Fault                                                              |
| LATENTFAULT 1 | This field does not report latent faults for any of the Ncore components. |

## 7.10.6.10 Latent Fault 2 (LATENT\_FAULT2)

## Offset

| Register      | Offset   |
|---------------|----------|
| LATENT_FAULT2 | 20h      |

<!-- image -->

## Fields

| Field         | Function                                                                  |
|---------------|---------------------------------------------------------------------------|
| 31-0          | Latent Fault                                                              |
| LATENTFAULT 2 | This field does not report latent faults for any of the Ncore components. |

## 7.10.6.11 Latent Fault 3 (LATENT\_FAULT3)

## Offset

| Register      | Offset   |
|---------------|----------|
| LATENT_FAULT3 | 24h      |

<!-- image -->

## Fields

| Field         | Function                                                                  |
|---------------|---------------------------------------------------------------------------|
| 31-0          | Latent Fault                                                              |
| LATENTFAULT 3 | This field does not report latent faults for any of the Ncore components. |

## 7.10.6.12 Faults (FAULTS)

## Offset

| Register   | Offset   |
|------------|----------|
| FAULTS     | 28h      |

## Function

Contains fault-related functions.

Ncore

## Diagram

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27 26    | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17          | 16          |          |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|-------------|-------------|----------|
| R W    | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved    | Reserved    | Reserved |
| Reset  | 0        | 0        | 0 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0           | 0           |          |
| Bits   | 15       | 14       | 13 12    | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1           | 0           |          |
| R      |          |          |          |          |          | Reserved |          |          |          |          |          |          |          | MISSI ON... | LATEN TF... |          |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |             |             |          |
| Reset  | 0        | 0        | 0 0      | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0           | 0           |          |

## Fields

| Field           | Function      |
|-----------------|---------------|
| 31-2 -          | Reserved      |
| 1 MISSIONFAUL T | Mission Fault |
| 0 LATENTFAULT   | Latent Fault  |

## 7.10.6.13 Interrupt Enable (INTEN)

## Offset

| Register   | Offset   |
|------------|----------|
| INTEN      | 2Ch      |

## Function

Use this register to enable generation of interrupt on different events.

Ncore

## Diagram

Ncore

<!-- image -->

## Fields

| Field             | Function                                                                                                     |
|-------------------|--------------------------------------------------------------------------------------------------------------|
| 31-2 -            | Reserved                                                                                                     |
| 1 MISSIONFAUL TEN | Mission Fault Interrupt Enable Write a 1 to this field to enable generation of interrupt on a mission fault. |
| 0 BISTDONEEN      | BIST Done Interrupt Enable Write a 1 to this field to enable generation of interrupt on BIST done.           |

## 7.10.6.14 Interrupt Clear (INTCLR)

## Offset

| Register   | Offset   |
|------------|----------|
| INTCLR     | 30h      |

## Function

Use this field to clear the interrupts generated on faults.

## Diagram

Ncore

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17          | 16          |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|-------------|-------------|
| R W    | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved    | Reserved    |
| Reset  | 0        | 0        | 0 0      | 0        | 0        | 0        |          | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0           | 0           |
| Bits   | 15       | 14       | 13 12    | 11       | 10       |          | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1           | 0           |
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | MISSI ON... | LATEN TF... |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          | W1C         | W1C         |
| Reset  | 0        | 0        | 0 0      | 0        |          | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0           | 0           |

## Fields

| Field              | Function                                                                              |
|--------------------|---------------------------------------------------------------------------------------|
| 31-2 -             | Reserved                                                                              |
| 1 MISSIONFAUL TCLR | Clear Mission Fault Write a 1 to this field to clear the interrupt on mission faults. |
| 0 LATENTFAULT CLR  | Clear Latent Fault Write a 1 to this field to clear the interrupt on latent faults.   |

## 7.10.6.15 BIST Control (BISTCTL)

## Offset

| Register   | Offset   |
|------------|----------|
| BISTCTL    | 34h      |

## Function

Contains BIST-related functions.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29    | 28   | 27 26   | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17          | 16          |
|--------|------|------|-------|------|---------|----------|----------|------|------|------|------|------|------|-------------|-------------|
| R W    |      |      |       |      |         |          | Reserved |      |      |      |      |      |      |             |             |
| Reset  | 0    | 0    | 0 0   | 0    | 0       | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0           |
| Bits   | 15   | 14   | 13 12 | 11   | 10      | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1           | 0           |
| R      |      |      |       |      |         | Reserved |          |      |      |      |      |      |      | BISTD ON... | BISTS TA... |
| W      |      |      |       |      |         |          |          |      |      |      |      |      |      | W1C         | W1C         |
| Reset  | 0    | 0    | 0 0   | 0    | 0       | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0           |

## Fields

| Field         | Function                                                                                        |
|---------------|-------------------------------------------------------------------------------------------------|
| 31-2 -        | Reserved                                                                                        |
| 1 BISTDONECLR | Clear BIST Done Write a 1 to this field to clear the BIST_DONE[BISTDONE] field.                 |
| 0 BISTSTART   | Start BIST Sequence Write a 1 to this field to command the BIST FSM to start the BIST sequence. |

## 7.10.6.16 BIST Done (BIST\_DONE)

## Offset

| Register   | Offset   |
|------------|----------|
| BIST_DONE  | 38h      |

## Function

Indicates BIST and mission mode status.

Ncore

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29    | 28   | 27 26   | 25       | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17          | 16        |
|--------|------|------|-------|------|---------|----------|----------|------|------|------|------|------|------|-------------|-----------|
| R W    |      |      |       |      |         |          | Reserved |      |      |      |      |      |      |             |           |
| Reset  | 0    | 0    | 0 0   | 0    | 0       | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0         |
| Bits   | 15   | 14   | 13 12 | 11   | 10      | 9        | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1           | 0         |
| R      |      |      |       |      |         | Reserved |          |      |      |      |      |      |      | MISSI ON... | BISTD ONE |
| W      |      |      |       |      |         |          |          |      |      |      |      |      |      |             |           |
| Reset  | 0    | 0    | 0 0   | 0    | 0       | 0        | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 1           | 0         |

## Fields

| Field      | Function                                                                                   |
|------------|--------------------------------------------------------------------------------------------|
| 31-2       | Reserved                                                                                   |
| 1          | Mission Mode Status                                                                        |
| 0 BISTDONE | BIST Done Status Ncore writes 1 to this field to indicate completion of the BIST sequence. |

## 7.10.6.17 BIST Timeout 1 (BIST\_TO1)

## Offset

| Register   | Offset   |
|------------|----------|
| BIST_TO1   | 3Ch      |

## Function

Contains BIST timeout 1.

Ncore

## Diagram

Ncore

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24       | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|----------|------|------|------|------|------|------|------|------|
| R W    |      |      |      |      |      |      |      | Reserved |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0        | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8        | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      | BISTTO1  |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |          |      |      |      |      |      |      |      |      |
| Reset  | 1    | 1    | 1    | 1    | 1    | 1    | 1    | 1        | 1    | 1    | 1    | 1    | 1    | 1    | 1    | 1    |

## Fields

| Field   | Function     |
|---------|--------------|
| 31-16   | Reserved     |
| 15-0    | BIST Timeout |
| BISTTO1 |              |

## 7.10.6.18 BIST Timeout 2 (BIST\_TO2)

## Offset

| Register   | Offset   |
|------------|----------|
| BIST_TO2   | 40h      |

## Function

Contains BIST timeout 2.

## Diagram

<!-- image -->

## Fields

| Field   | Function     |
|---------|--------------|
| 31-8    | Reserved     |
| 7-0     | BIST Timeout |

## 7.10.7 Functional safety controller (FSC) register descriptions

## 7.10.7.1 FSC memory map

FSC base address: 5060\_0000h

| Offset   | Register                                         |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------|-------------------|----------|---------------|
| 0h       | FSC BIST Control (SCBISTC)                       |                32 | RW       | 0000_0000h    |
| 4h       | FSC BIST Activity (SCBISTA)                      |                32 | R        | 0000_0000h    |
| 8h       | FSC Correctable Errors Threshold (SCCETH)        |                32 | RW       | 0000_0001h    |
| 10h      | FSC Latent Fault (SCLF0)                         |                32 | R        | 0000_0000h    |
| 20h      | FSC Mission Fault (SCMF0)                        |                32 | R        | 0000_0000h    |
| 30h      | FSC Correctable Error Threshold Fault (SCCETHF0) |                32 | R        | 0000_0000h    |

## 7.10.7.2 FSC BIST Control (SCBISTC)

## Offset

| Register   | Offset   |
|------------|----------|
| SCBISTC    | 0h       |

## Function

Use this register to control the BIST FSM for executing the BIST sequence. (See the BIST sequence).

Ncore

Ncore

<!-- image -->

| Bits   | 31       | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16          |
|--------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|-------------|
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved    |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |          |             |
| Reset  | 0        | 0        | 0        | 0 0      |          | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0           |
| Bits   | 15       | 14       | 13       | 12 11    |          | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0           |
| R      | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |          | 0        | 0           |
| W      |          |          |          |          |          |          |          |          |          |          |          |          |          | TEP      | BISTS    | BISTS TA... |
| Reset  | 0        | 0        | 0        | 0 0      |          | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0           |

## Fields

| Field       | Function                                                                                                 |
|-------------|----------------------------------------------------------------------------------------------------------|
| 31-2 -      | Reserved                                                                                                 |
| 1 BISTSTEP  | BIST Step Write a 1 to this field to command the BIST FSM to move to the next step in the BIST sequence. |
| 0 BISTSTART | BIST Start Write a 1 to this field to command the BIST FSM to start the BIST sequence.                   |

## 7.10.7.3 FSC BIST Activity (SCBISTA)

## Offset

| Register   | Offset   |
|------------|----------|
| SCBISTA    | 4h       |

## Function

Use this register to learn about any BIST activity, that is to learn whether any error has been reported or whether the BIST sequence has completed (See BIST sequence).

## Diagram

Ncore

<!-- image -->

## Fields

| Field        | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|--------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-10 -      | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 9-5 BISTERR  | BIST Error Each bit position in this field represents one step of the BIST sequence. As each step of the BIST sequence completes and if the sequence has completed with an error, Ncore writes 1 to the respective bit position of the field.  Bit position 5 corresponds to step 1 of the BIST sequence  Bit position 6 corresponds to step 2 of the BIST sequence  Bit position 7 corresponds to step 3 of the BIST sequence  Bit position 8 corresponds to step 4 of the BIST sequence  Bit position 9 corresponds to step 5 of the BIST sequence This field resets on starting a BIST sequence (that is, when you write 1 to SCBISTC[BISTSTART]). |
| 4-0 BISTDONE | BIST Done Each bit position in this field represents one step of the BIST sequence. As each step of the BIST sequence completes, Ncore writes a 1 to the respective bit position of the field.  Bit position 0 corresponds to step 1 of the BIST sequence  Bit position 1 corresponds to step 2 of the BIST sequence  Bit position 2 corresponds to step 3 of the BIST sequence  Bit position 3 corresponds to step 4 of the BIST sequence  Bit position 4 corresponds to step 5 of the BIST sequence This field resets on starting a BIST sequence (that is, when you write 1 to SCBISTC[BISTSTART]).                                                |

## 7.10.7.4 FSC Correctable Errors Threshold (SCCETH)

## Offset

| Register   | Offset   |
|------------|----------|
| SCCETH     | 8h       |

## Function

Specifies threshold number of correctable errors.

## Diagram

<!-- image -->

## Fields

| Field   | Function                     |
|---------|------------------------------|
| 31-8    | Reserved                     |
| 7-0     | Correctable Errors Threshold |

## 7.10.7.5 FSC Latent Fault (SCLF0)

## Offset

| Register   | Offset   |
|------------|----------|
| SCLF0      | 10h      |

## Function

Use this register to learn the status of latent faults for different Ncore components. See "Latent fault" in Component logic duplication to learn what causes the safety checker to report this fault.

Ncore

## Diagram

Ncore

<!-- image -->

## Fields

| Field           | Function                                                                                                                                                                                                                                                           | Function                                                                                                                                                                                                                                                           |
|-----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-6 -          | Reserved                                                                                                                                                                                                                                                           | Reserved                                                                                                                                                                                                                                                           |
| 5-0 LATENTFAULT | Latent Fault Ncore reports the status of the latent faults corresponding to each of the Ncore components in this field. The table below shows the bit positions of this field that reports the status of the faults corresponding to each of the Ncore components: | Latent Fault Ncore reports the status of the latent faults corresponding to each of the Ncore components in this field. The table below shows the bit positions of this field that reports the status of the faults corresponding to each of the Ncore components: |
|                 | Bit position                                                                                                                                                                                                                                                       | Ncore component                                                                                                                                                                                                                                                    |
|                 | 0                                                                                                                                                                                                                                                                  | CAIU0                                                                                                                                                                                                                                                              |
|                 | 1                                                                                                                                                                                                                                                                  | CAIU1                                                                                                                                                                                                                                                              |
|                 | 2                                                                                                                                                                                                                                                                  | NCBU0                                                                                                                                                                                                                                                              |
|                 | 3                                                                                                                                                                                                                                                                  | NCBU1                                                                                                                                                                                                                                                              |
|                 | 4                                                                                                                                                                                                                                                                  | DIRU                                                                                                                                                                                                                                                               |
|                 | 5                                                                                                                                                                                                                                                                  | CMIU                                                                                                                                                                                                                                                               |

## 7.10.7.6 FSC Mission Fault (SCMF0)

## Offset

| Register   | Offset   |
|------------|----------|
| SCMF0      | 20h      |

## Function

Use this register to learn the status of mission faults for different Ncore components. See "Mission fault" in Component logic duplication to learn what causes the safety checker to report this fault.

## Diagram

Ncore

<!-- image -->

## Fields

| Field             | Function                                                                                                                                                                                                                                                              | Function                                                                                                                                                                                                                                                              |
|-------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-6 -            | Reserved                                                                                                                                                                                                                                                              | Reserved                                                                                                                                                                                                                                                              |
| 5-0 MISSIONFAUL T | Mission Faults Ncore reports the status of the mission faults corresponding to each of the Ncore components in this field. The table below shows the bit positions of this field that reports the status of the faults corresponding to each of the Ncore components: | Mission Faults Ncore reports the status of the mission faults corresponding to each of the Ncore components in this field. The table below shows the bit positions of this field that reports the status of the faults corresponding to each of the Ncore components: |
|                   | Bit position                                                                                                                                                                                                                                                          | Ncore component                                                                                                                                                                                                                                                       |
|                   | 0                                                                                                                                                                                                                                                                     | CAIU0                                                                                                                                                                                                                                                                 |
|                   | 1                                                                                                                                                                                                                                                                     | CAIU1                                                                                                                                                                                                                                                                 |
|                   | 2                                                                                                                                                                                                                                                                     | NCBU0                                                                                                                                                                                                                                                                 |
|                   | 3                                                                                                                                                                                                                                                                     | NCBU1                                                                                                                                                                                                                                                                 |
|                   | 4                                                                                                                                                                                                                                                                     | DIRU                                                                                                                                                                                                                                                                  |
|                   | 5                                                                                                                                                                                                                                                                     | CMIU                                                                                                                                                                                                                                                                  |

## 7.10.7.7 FSC Correctable Error Threshold Fault (SCCETHF0)

## Offset

| Register   | Offset   |
|------------|----------|
| SCCETHF0   | 30h      |

## Function

Use this register to learn the status of correctable errors above threshold fault for different Ncore components.

## Diagram

Ncore

<!-- image -->

## Fields

| Field            | Function                                                                                                                                                                                                                                          | Function                                                                                                                                                                                                                                          |
|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-6 -           | Reserved                                                                                                                                                                                                                                          | Reserved                                                                                                                                                                                                                                          |
| 5-0 CERRTHFAUL T | Correctable Error Threshold Fault Ncore reports the status of correctable errors above threshold fault in this field. The table below shows the bit positions of this field that report the faults corresponding to each of the Ncore components: | Correctable Error Threshold Fault Ncore reports the status of correctable errors above threshold fault in this field. The table below shows the bit positions of this field that report the faults corresponding to each of the Ncore components: |
| 5-0 CERRTHFAUL T | Bit position                                                                                                                                                                                                                                      | Ncore component                                                                                                                                                                                                                                   |
| 5-0 CERRTHFAUL T | 0                                                                                                                                                                                                                                                 | CAIU0                                                                                                                                                                                                                                             |
| 5-0 CERRTHFAUL T | 1                                                                                                                                                                                                                                                 | CAIU1                                                                                                                                                                                                                                             |
| 5-0 CERRTHFAUL T | 2                                                                                                                                                                                                                                                 | NCBU0                                                                                                                                                                                                                                             |
| 5-0 CERRTHFAUL T | 3                                                                                                                                                                                                                                                 | NCBU1                                                                                                                                                                                                                                             |
| 5-0 CERRTHFAUL T | 4                                                                                                                                                                                                                                                 | DIRU                                                                                                                                                                                                                                              |
| 5-0 CERRTHFAUL T | 5                                                                                                                                                                                                                                                 | CMIU                                                                                                                                                                                                                                              |

## Chapter 8 Miscellaneous System Control Module (MSCM)

## 8.1 Introduction

MSCM contains CPU configuration and on-chip memory controller registers.

## 8.1.1 Features

- Availability of software-accessible processor core configuration information
- Interrupt router control registers
- Message-based interrupt configuration and management registers

## 8.2 Core configuration registers and partitioning

Read-only core configuration registers contain data that defines the core setup for this chip. You can access these registers using 32-bit read references. Other access sizes and attempted write accesses terminate with an error.

The core configuration portion of the MSCM programming model map is organized based on the logical core number, and not on any type of physical port number. The following table shows how the configuration is partitioned.

Table 15. Core configuration registers and partitioning

| Offset address range   | Purpose                                                                                                                                                                                                                                                                                                                                                                                                                    |
|------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0h-18h                 | This address range corresponds to registers that define the generic core configuration information for core processor X (CPX). The Cortex-M7 and Cortex-A53 cores on the chip can access CPX registers by using either User or Privileged mode. Reads by non-core bus masters (including the debugger) are treated as read-as-zero (RAZ) accesses. Write attempts are not permitted and terminate with a system bus error. |
| 20h-38h                | This address range corresponds to registers that define the configuration information for core processor 0 (CP0). A bus master can access these registers in either User or Privileged mode. Write attempts are not permitted and terminate with a system bus error.                                                                                                                                                       |
| 40h-58h                | This address range corresponds to registers that define the configuration information for core processor 1 (CP1). A bus master can access these registers in either User or Privileged mode. Write attempts are not permitted and terminate with a system bus error.                                                                                                                                                       |
| 60h-78h                | This address range corresponds to registers that define the configuration information for core processor 2 (CP2). A bus master can access these registers in either User or Privileged mode. Write attempts are not permitted and terminate with a system bus error.                                                                                                                                                       |
| 80h-98h                | This address range corresponds to registers that define the configuration information for core processor 3 (CP3).                                                                                                                                                                                                                                                                                                          |

Table continues on the next page...

Table 15. Core configuration registers and partitioning (continued)

| Offset address range   | Purpose                                                                                                                                                                                                                                                    |
|------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                        | A bus master can access these registers in either User or Privileged mode. Write attempts are not permitted and terminate with an error.                                                                                                                   |
| A0h-B8h                | This address range corresponds to registers that define the configuration information for core processor 4 (CP4). A bus master can access these registers in either User or Privileged mode. Write attempts are not permitted and terminate with an error. |
| C0h-D8h                | This address range corresponds to registers that define the configuration information for core processor 5 (CP5). A bus master can access these registers in either User or Privileged mode. Write attempts are not permitted and terminate with an error. |
| E0h-F8h                | This address range corresponds to registers that define the configuration information for core processor 6 (CP6). A bus master can access these registers in either User or Privileged mode. Write attempts are not permitted and terminate with an error. |

## NOTE

- Attempted accesses to reserved locations are not permitted and terminate with an error. Debugger accesses referred to in this document are accesses from the system MEM-AP and not the core accesses through debugger.

## 8.3 Shared peripheral interrupt (SPI) routing

The SPI router portion of MSCM provides a set of memory-mapped registers defining the interrupt routing for all SPIs on this chip.

## 8.4 MSCM register descriptions

## 8.4.1 MSCM memory map

MSCM base address: 4019\_8000h

| Offset   | Register                              |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------|-------------------|----------|---------------|
| 0h       | Processor X Type (CPXTYPE)            |                32 | R        | See section   |
| 4h       | Processor X Number (CPXNUM)           |                32 | R        | See section   |
| 8h       | Processor X Revision (CPXREV)         |                32 | R        | See section   |
| Ch       | Processor X Configuration 0 (CPXCFG0) |                32 | R        | See section   |
| 10h      | Processor X Configuration 1 (CPXCFG1) |                32 | R        | See section   |
| 14h      | Processor X Configuration 2 (CPXCFG2) |                32 | R        | See section   |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                              |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------|-------------------|----------|---------------|
| 18h      | Processor X Configuration 3 (CPXCFG3) |                32 | R        | See section   |
| 20h      | Processor Type (CP0TYPE)              |                32 | R        | 4135_3330h    |
| 24h      | Processor Number (CP0NUM)             |                32 | R        | 0000_0000h    |
| 28h      | Processor Count (CP0REV)              |                32 | R        | 0000_0004h    |
| 2Ch      | Processor Configuration 0 (CP0CFG0)   |                32 | R        | 0702_0704h    |
| 30h      | Processor Configuration 1 (CP0CFG1)   |                32 | R        | 0000_000Bh    |
| 34h      | Processor Configuration 2 (CP0CFG2)   |                32 | R        | 0000_0000h    |
| 38h      | Processor Configuration 3 (CP0CFG3)   |                32 | R        | 0000_0017h    |
| 40h      | Processor Type (CP1TYPE)              |                32 | R        | 4135_3331h    |
| 44h      | Processor Number (CP1NUM)             |                32 | R        | 0000_0001h    |
| 48h      | Processor Count (CP1REV)              |                32 | R        | 0000_0004h    |
| 4Ch      | Processor Configuration 0 (CP1CFG0)   |                32 | R        | 0702_0704h    |
| 50h      | Processor Configuration 1 (CP1CFG1)   |                32 | R        | 0000_000Bh    |
| 54h      | Processor Configuration 2 (CP1CFG2)   |                32 | R        | 0000_0000h    |
| 58h      | Processor Configuration 3 (CP1CFG3)   |                32 | R        | 0000_0017h    |
| 60h      | Processor Type (CP2TYPE)              |                32 | R        | 4135_3332h    |
| 64h      | Processor Number (CP2NUM)             |                32 | R        | 0000_0002h    |
| 68h      | Processor Count (CP2REV)              |                32 | R        | 0000_0004h    |
| 6Ch      | Processor Configuration 0 (CP2CFG0)   |                32 | R        | 0702_0704h    |
| 70h      | Processor Configuration 1 (CP2CFG1)   |                32 | R        | 0000_000Bh    |
| 74h      | Processor Configuration 2 (CP2CFG2)   |                32 | R        | 0000_0000h    |
| 78h      | Processor Configuration 3 (CP2CFG3)   |                32 | R        | 0000_0017h    |
| 80h      | Processor Type (CP3TYPE)              |                32 | R        | 4135_3333h    |
| 84h      | Processor Number (CP3NUM)             |                32 | R        | 0000_0003h    |
| 88h      | Processor Count (CP3REV)              |                32 | R        | 0000_0004h    |
| 8Ch      | Processor Configuration 0 (CP3CFG0)   |                32 | R        | 0702_0704h    |
| 90h      | Processor Configuration 1 (CP3CFG1)   |                32 | R        | 0000_000Bh    |
| 94h      | Processor Configuration 2 (CP3CFG2)   |                32 | R        | 0000_0000h    |
| 98h      | Processor Configuration 3 (CP3CFG3)   |                32 | R        | 0000_0017h    |
| A0h      | Processor Type (CP4TYPE)              |                32 | R        | 434D_3730h    |
| A4h      | Processor Number (CP4NUM)             |                32 | R        | 0000_0004h    |

Table continues on the next page...

Miscellaneous System Control Module (MSCM)

Table continued from the previous page...

| Offset   | Register                                               |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------|-------------------|----------|---------------|
| A8h      | Processor Count (CP4REV)                               |                32 | R        | 0000_0011h    |
| ACh      | Processor Configuration 0 (CP4CFG0)                    |                32 | R        | 0702_0704h    |
| B0h      | Processor Configuration 1 (CP4CFG1)                    |                32 | R        | 0000_000Bh    |
| B4h      | Processor Configuration 2 (CP4CFG2)                    |                32 | R        | 0800_0000h    |
| B8h      | Processor Configuration 3 (CP4CFG3)                    |                32 | R        | 0000_000Bh    |
| C0h      | Processor Type (CP5TYPE)                               |                32 | R        | 434D_3731h    |
| C4h      | Processor Number (CP5NUM)                              |                32 | R        | 0000_0005h    |
| C8h      | Processor Count (CP5REV)                               |                32 | R        | 0000_0011h    |
| CCh      | Processor Configuration 0 (CP5CFG0)                    |                32 | R        | 0702_0704h    |
| D0h      | Processor Configuration 1 (CP5CFG1)                    |                32 | R        | 0000_000Bh    |
| D4h      | Processor Configuration 2 (CP5CFG2)                    |                32 | R        | 0800_0000h    |
| D8h      | Processor Configuration 3 (CP5CFG3)                    |                32 | R        | 0000_000Bh    |
| E0h      | Processor Type (CP6TYPE)                               |                32 | R        | 434D_3732h    |
| E4h      | Processor Number (CP6NUM)                              |                32 | R        | 0000_0006h    |
| E8h      | Processor Count (CP6REV)                               |                32 | R        | 0000_0011h    |
| ECh      | Processor Configuration 0 (CP6CFG0)                    |                32 | R        | 0702_0704h    |
| F0h      | Processor Configuration 1 (CP6CFG1)                    |                32 | R        | 0000_000Bh    |
| F4h      | Processor Configuration 2 (CP6CFG2)                    |                32 | R        | 0800_0000h    |
| F8h      | Processor Configuration 3 (CP6CFG3)                    |                32 | R        | 0000_000Bh    |
| 200h     | Interrupt Router CP0 Interrupt0 Status (IRCP0ISR0)     |                32 | RW       | 0000_0000h    |
| 204h     | Interrupt Router CP0 Interrupt0 Generation (IRCP0IGR0) |                32 | RW       | 0000_0000h    |
| 208h     | Interrupt Router CP0 Interrupt1 Status (IRCP0ISR1)     |                32 | RW       | 0000_0000h    |
| 20Ch     | Interrupt Router CP0 Interrupt1 Generation (IRCP0IGR1) |                32 | RW       | 0000_0000h    |
| 210h     | Interrupt Router CP0 Interrupt2 Status (IRCP0ISR2)     |                32 | RW       | 0000_0000h    |
| 214h     | Interrupt Router CP0 Interrupt2 Generation (IRCP0IGR2) |                32 | RW       | 0000_0000h    |
| 218h     | Interrupt Router CP0 Interrupt3 Status (IRCP0ISR3)     |                32 | RW       | 0000_0000h    |
| 21Ch     | Interrupt Router CPn Interruptx Generation (IRCP0IGR3) |                32 | RW       | 0000_0000h    |
| 220h     | Interrupt Router CP1 Interrupt0 Status (IRCP1ISR0)     |                32 | RW       | 0000_0000h    |
| 224h     | Interrupt Router CP1 Interrupt0 Generation (IRCP1IGR0) |                32 | RW       | 0000_0000h    |
| 228h     | Interrupt Router CP1 Interrupt1 Status (IRCP1ISR1)     |                32 | RW       | 0000_0000h    |
| 22Ch     | Interrupt Router CP1 Interrupt1 Generation (IRCP1IGR1) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Miscellaneous System Control Module (MSCM)

Table continued from the previous page...

| Offset   | Register                                               |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------------|-------------------|----------|---------------|
| 230h     | Interrupt Router CP1 Interrupt2 Status (IRCP1ISR2)     |                32 | RW       | 0000_0000h    |
| 234h     | Interrupt Router CP1 Interrupt2 Generation (IRCP1IGR2) |                32 | RW       | 0000_0000h    |
| 238h     | Interrupt Router CP1 Interrupt3 Status (IRCP1ISR3)     |                32 | RW       | 0000_0000h    |
| 23Ch     | Interrupt Router CPn Interruptx Generation (IRCP1IGR3) |                32 | RW       | 0000_0000h    |
| 240h     | Interrupt Router CP2 Interrupt0 Status (IRCP2ISR0)     |                32 | RW       | 0000_0000h    |
| 244h     | Interrupt Router CP2 Interrupt0 Generation (IRCP2IGR0) |                32 | RW       | 0000_0000h    |
| 248h     | Interrupt Router CP2 Interrupt1 Status (IRCP2ISR1)     |                32 | RW       | 0000_0000h    |
| 24Ch     | Interrupt Router CP2 Interrupt1 Generation (IRCP2IGR1) |                32 | RW       | 0000_0000h    |
| 250h     | Interrupt Router CP2 Interrupt2 Status (IRCP2ISR2)     |                32 | RW       | 0000_0000h    |
| 254h     | Interrupt Router CP2 Interrupt2 Generation (IRCP2IGR2) |                32 | RW       | 0000_0000h    |
| 258h     | Interrupt Router CP2 Interrupt3 Status (IRCP2ISR3)     |                32 | RW       | 0000_0000h    |
| 25Ch     | Interrupt Router CPn Interruptx Generation (IRCP2IGR3) |                32 | RW       | 0000_0000h    |
| 260h     | Interrupt Router CP3 Interrupt0 Status (IRCP3ISR0)     |                32 | RW       | 0000_0000h    |
| 264h     | Interrupt Router CP3 Interrupt0 Generation (IRCP3IGR0) |                32 | RW       | 0000_0000h    |
| 268h     | Interrupt Router CP3 Interrupt1 Status (IRCP3ISR1)     |                32 | RW       | 0000_0000h    |
| 26Ch     | Interrupt Router CP3 Interrupt1 Generation (IRCP3IGR1) |                32 | RW       | 0000_0000h    |
| 270h     | Interrupt Router CP3 Interrupt2 Status (IRCP3ISR2)     |                32 | RW       | 0000_0000h    |
| 274h     | Interrupt Router CP3 Interrupt2 Generation (IRCP3IGR2) |                32 | RW       | 0000_0000h    |
| 278h     | Interrupt Router CP3 Interrupt3 Status (IRCP3ISR3)     |                32 | RW       | 0000_0000h    |
| 27Ch     | Interrupt Router CPn Interruptx Generation (IRCP3IGR3) |                32 | RW       | 0000_0000h    |
| 280h     | Interrupt Router CP4 Interrupt0 Status (IRCP4ISR0)     |                32 | RW       | 0000_0000h    |
| 284h     | Interrupt Router CP4 Interrupt0 Generation (IRCP4IGR0) |                32 | RW       | 0000_0000h    |
| 288h     | Interrupt Router CP4 Interrupt1 Status (IRCP4ISR1)     |                32 | RW       | 0000_0000h    |
| 28Ch     | Interrupt Router CP4 Interrupt1 Generation (IRCP4IGR1) |                32 | RW       | 0000_0000h    |
| 290h     | Interrupt Router CP4 Interrupt2 Status (IRCP4ISR2)     |                32 | RW       | 0000_0000h    |
| 294h     | Interrupt Router CP4 Interrupt2 Generation (IRCP4IGR2) |                32 | RW       | 0000_0000h    |
| 298h     | Interrupt Router CP4 Interrupt3 Status (IRCP4ISR3)     |                32 | RW       | 0000_0000h    |
| 29Ch     | Interrupt Router CPn Interruptx Generation (IRCP4IGR3) |                32 | RW       | 0000_0000h    |
| 2A0h     | Interrupt Router CP5 Interrupt0 Status (IRCP5ISR0)     |                32 | RW       | 0000_0000h    |
| 2A4h     | Interrupt Router CP5 Interrupt0 Generation (IRCP5IGR0) |                32 | RW       | 0000_0000h    |
| 2A8h     | Interrupt Router CP5 Interrupt1 Status (IRCP5ISR1)     |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Miscellaneous System Control Module (MSCM)

Table continued from the previous page...

| Offset      | Register                                                                 |   Width (In bits) | Access   | Reset value   |
|-------------|--------------------------------------------------------------------------|-------------------|----------|---------------|
| 2ACh        | Interrupt Router CP5 Interrupt1 Generation (IRCP5IGR1)                   |                32 | RW       | 0000_0000h    |
| 2B0h        | Interrupt Router CP5 Interrupt2 Status (IRCP5ISR2)                       |                32 | RW       | 0000_0000h    |
| 2B4h        | Interrupt Router CP5 Interrupt2 Generation (IRCP5IGR2)                   |                32 | RW       | 0000_0000h    |
| 2B8h        | Interrupt Router CP5 Interrupt3 Status (IRCP5ISR3)                       |                32 | RW       | 0000_0000h    |
| 2BCh        | Interrupt Router CPn Interruptx Generation (IRCP5IGR3)                   |                32 | RW       | 0000_0000h    |
| 2C0h        | Interrupt Router CP6 Interrupt0 Status (IRCP6ISR0)                       |                32 | RW       | 0000_0000h    |
| 2C4h        | Interrupt Router CP6 Interrupt0 Generation (IRCP6IGR0)                   |                32 | RW       | 0000_0000h    |
| 2C8h        | Interrupt Router CP6 Interrupt1 Status (IRCP6ISR1)                       |                32 | RW       | 0000_0000h    |
| 2CCh        | Interrupt Router CP6 Interrupt1 Generation (IRCP6IGR1)                   |                32 | RW       | 0000_0000h    |
| 2D0h        | Interrupt Router CP6 Interrupt2 Status (IRCP6ISR2)                       |                32 | RW       | 0000_0000h    |
| 2D4h        | Interrupt Router CP6 Interrupt2 Generation (IRCP6IGR2)                   |                32 | RW       | 0000_0000h    |
| 2D8h        | Interrupt Router CP6 Interrupt3 Status (IRCP6ISR3)                       |                32 | RW       | 0000_0000h    |
| 2DCh        | Interrupt Router CPn Interruptx Generation (IRCP6IGR3)                   |                32 | RW       | 0000_0000h    |
| 318h        | Interrupt Router CP0 Interrupt4 Status (IRCP0ISR4)                       |                32 | RW       | 0000_0000h    |
| 31Ch        | Interrupt Router CPn Interruptx Generation (IRCP0IGR4)                   |                32 | RW       | 0000_0000h    |
| 338h        | Interrupt Router CP1 Interrupt4 Status (IRCP1ISR4)                       |                32 | RW       | 0000_0000h    |
| 33Ch        | Interrupt Router CPn Interruptx Generation (IRCP1IGR4)                   |                32 | RW       | 0000_0000h    |
| 358h        | Interrupt Router CP2 Interrupt4 Status (IRCP2ISR4)                       |                32 | RW       | 0000_0000h    |
| 35Ch        | Interrupt Router CPn Interruptx Generation (IRCP2IGR4)                   |                32 | RW       | 0000_0000h    |
| 378h        | Interrupt Router CP3 Interrupt4 Status (IRCP3ISR4)                       |                32 | RW       | 0000_0000h    |
| 37Ch        | Interrupt Router CPn Interruptx Generation (IRCP3IGR4)                   |                32 | RW       | 0000_0000h    |
| 398h        | Interrupt Router CP4 Interrupt4 Status (IRCP4ISR4)                       |                32 | RW       | 0000_0000h    |
| 39Ch        | Interrupt Router CPn Interruptx Generation (IRCP4IGR4)                   |                32 | RW       | 0000_0000h    |
| 3B8h        | Interrupt Router CP5 Interrupt4 Status (IRCP5ISR4)                       |                32 | RW       | 0000_0000h    |
| 3BCh        | Interrupt Router CPn Interruptx Generation (IRCP5IGR4)                   |                32 | RW       | 0000_0000h    |
| 3D8h        | Interrupt Router CP6 Interrupt4 Status (IRCP6ISR4)                       |                32 | RW       | 0000_0000h    |
| 3DCh        | Interrupt Router CPn Interruptx Generation (IRCP6IGR4)                   |                32 | RW       | 0000_0000h    |
| 400h        | Interrupt Router Configuration (IRCPCFG)                                 |                32 | RW       | 0000_0000h    |
| 800h        | Interrupt Router Nonmaskable Interrupt Control (IRNMIC)                  |                32 | RW       | 0000_0000h    |
| 880h - A5Eh | Interrupt Router Shared Peripheral Routing Control (IRSPRC0 - IRSPRC239) |                16 | RW       | 000Fh         |

Miscellaneous System Control Module (MSCM)

## 8.4.2 Processor X Type (CPXTYPE)

## Offset

| Register   | Offset   |
|------------|----------|
| CPXTYPE    | 0h       |

## Function

Provides a CPU-specific response indicating the personality of the core making the access. The 32-bit response includes four ASCII characters defining the CPU type (Cortex-A53 or Cortex-M7) along with a byte defining the logical revision number. This number follows Arm's rYpZ nomenclature.

A read from the Cortex-A53 or Cortex-M7 returns the appropriate processor information. Reads from any other bus master return all 0s. Attempted write accesses terminate with an error.

Access: Read by core masters Cortex-M7 and Cortex-A53 only

## Diagram

<!-- image -->

## Fields

| Field            | Function                                                           | Function                                                           |
|------------------|--------------------------------------------------------------------|--------------------------------------------------------------------|
| 31-0 PERSONALITY | Processor Personality Defines the processor personality for CP x . | Processor Personality Defines the processor personality for CP x . |
|                  | Processor                                                          | Personality                                                        |
|                  | CP x = Cortex-A53 cluster 0 core 0                                 | 41_35_33_30h (Cortex-A53_0)                                        |
|                  | CP x = Cortex-A53 cluster 0 core 1                                 | 41_35_33_31h (Cortex-A53_1)                                        |
|                  | CP x = Cortex-A53 cluster 0 core 2                                 | 41_35_33_34h (Cortex-A53_4)                                        |
|                  | CP x = Cortex-A53 cluster 0 core 3                                 | 41_35_33_35h (Cortex-A53_5)                                        |
|                  | CP x = Cortex-M7_0                                                 | 43_4D_37_30h (Cortex-M7_0)                                         |
|                  | CP x = Cortex-M7_1                                                 | 43_4D_37_31h (Cortex-M7_1)                                         |
|                  | CP x = Cortex-M7_2                                                 | 43_4D_37_32h (Cortex-M7_2)                                         |

Miscellaneous System Control Module (MSCM)

| Field   | Function   | Function    |
|---------|------------|-------------|
|         | Processor  | Personality |

## 8.4.3 Processor X Number (CPXNUM)

## Offset

| Register   | Offset   |
|------------|----------|
| CPXNUM     | 4h       |

## Function

Provides a CPU-specific response indicating the logical processor number of the core making the access.

A read from the Cortex-A53 or the Cortex-M7 cores returns the appropriate processor information. Reads from any other bus master return all 0s. Attempted write accesses terminate with an error.

Access: Read by core masters Cortex-M7 and Cortex-A53 only

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | CPN  | CPN  | CPN  | CPN  | CPN  | CPN  | CPN  | CPN  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    |

## Fields

| Field   | Function                                                         | Function                                                         |
|---------|------------------------------------------------------------------|------------------------------------------------------------------|
| 31-8 -  | Reserved                                                         | Reserved                                                         |
| 7-0 CPN | Processor Number Defines the logical processor number for CP x . | Processor Number Defines the logical processor number for CP x . |
|         | Processor description                                            | Logical processor number                                         |
|         | Cortex-A53 cluster 0 core 0                                      | CPN = 0                                                          |

Miscellaneous System Control Module (MSCM)

| Field   | Function                    | Function                 |
|---------|-----------------------------|--------------------------|
|         | Processor description       | Logical processor number |
|         | Cortex-A53 cluster 0 core 1 | CPN = 1                  |
|         | Cortex-A53 cluster 1 core 0 | CPN = 2                  |
|         | Cortex-A53 cluster 1 core 1 | CPN = 3                  |
|         | Cortex-M7 core 0            | CPN = 4                  |
|         | Cortex-M7 core 1            | CPN = 5                  |
|         | Cortex-M7 core 2            | CPN = 6                  |
|         | Cortex-M7 core 3            | -                        |
|         | Cortex-A53 cluster 0 core 2 | -                        |
|         | Cortex-A53 cluster 0 core 3 | -                        |
|         | Cortex-A53 cluster 1 core 2 | -                        |
|         | Cortex-A53 cluster 1 core 3 | -                        |

## 8.4.4 Processor X Revision (CPXREV)

## Offset

| Register   | Offset   |
|------------|----------|
| CPXREV     | 8h       |

## Function

Provides a CPU-specific response indicating the logical revision number of the core. The number follows Arm's rYpZ nomenclature.

A read from the Cortex-A53 or the Cortex-M7 cores returns the appropriate processor information. Reads from any other bus master return all 0s. Attempted write accesses terminate with an error.

Access: Read by core masters Cortex-M7 and Cortex-A53 only

## Diagram

Miscellaneous System Control Module (MSCM)

<!-- image -->

| Bits   | 31   | 30   | 29    | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|-------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |       |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | u    | u    | u     | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    |
| Bits   | 15   | 14   | 13 12 |      | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0     | 0    | 0    | 0    | 0    | 0    | RYPZ | RYPZ | RYPZ | RYPZ | RYPZ | RYPZ | RYPZ | RYPZ |
| W      |      |      |       |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | u    | u    | u u   |      | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    |

## Fields

| Field    | Function                                                     | Function                                                     |
|----------|--------------------------------------------------------------|--------------------------------------------------------------|
| 31-8 -   | Reserved                                                     | Reserved                                                     |
| 7-0 RYPZ | Processor Revision Defines the processor revision for CP x . | Processor Revision Defines the processor revision for CP x . |
|          | Processor description                                        | Revision                                                     |
|          | Cortex-A53                                                   | RYPZ = 04h corresponding to the r0p4 core release            |
|          | Cortex-M7                                                    | RYPZ = 11h corresponding to the r1p1 core release            |

## 8.4.5 Processor X Configuration 0 (CPXCFG0)

## Offset

| Register   | Offset   |
|------------|----------|
| CPXCFG0    | Ch       |

## Function

Provides a CPU-specific response detailing configuration information. In this case, it is information on level 1 (L1) cache, if present.

A read from Cortex-A53 or Cortex-M7 returns the appropriate processor information. Reads from any other bus master return all 0s. Attempted write accesses terminate with an error.

Access: Read by core masters Cortex-M7 and Cortex-A53 only

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | ICSZ | ICSZ | ICSZ | ICSZ | ICSZ | ICSZ | ICSZ | ICSZ | ICWY | ICWY | ICWY | ICWY | ICWY | ICWY | ICWY | ICWY |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | DCSZ | DCSZ | DCSZ | DCSZ | DCSZ | DCSZ | DCSZ | DCSZ | DCWY | DCWY | DCWY | DCWY | DCWY | DCWY | DCWY | DCWY |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    |

## Fields

| Field      | Function                                                                                                                                                                                                                                                       |
|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 ICSZ | L1 Instruction Cache Size Provides an encoded value of the instruction cache size. The capacity of the memory is derived using the formula 2^(8+SZ) and expressed as bytes. Here, SZ is a non-zero value, and SZ = 0 indicates that the memory is not present. |
| 31-24 ICSZ | Instruction cache size ICSZ                                                                                                                                                                                                                                    |
| 31-24 ICSZ | No instruction cache 0h 4h                                                                                                                                                                                                                                     |
| 31-24 ICSZ | 4 KB instruction cache                                                                                                                                                                                                                                         |
| 31-24 ICSZ | 8 KB instruction cache 5h                                                                                                                                                                                                                                      |
| 31-24 ICSZ | 16 KB instruction cache 6h                                                                                                                                                                                                                                     |
| 31-24 ICSZ | 32 KB instruction cache 7h                                                                                                                                                                                                                                     |
| 31-24 ICSZ | 64 KB instruction cache 8h                                                                                                                                                                                                                                     |
| 31-24 ICSZ | 128 KB instruction cache 9h                                                                                                                                                                                                                                    |
| 31-24 ICSZ | 256 KB instruction cache Ah                                                                                                                                                                                                                                    |
| 31-24 ICSZ | 512 KB instruction cache Bh                                                                                                                                                                                                                                    |
| 31-24 ICSZ | Cortex-A53 cores 7h (32 KB)                                                                                                                                                                                                                                    |
| 31-24 ICSZ | Cortex-M7 cores 7h (32 KB)                                                                                                                                                                                                                                     |
| 23-16 ICWY | L1 Instruction Cache Ways Provides the number of cache ways for the instruction cache.  For the Cortex-A53 cores in this chip, ICWY = 2h (2-way set-associative).  For the Cortex-M7 cores in this chip, ICWY = 2h (2-way set-associative).                  |
| 15-8       | L1 Data Cache Size                                                                                                                                                                                                                                             |

Miscellaneous System Control Module (MSCM)

Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                        | Function                                                                                                                                                                                                                        |
|----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DCSZ     | Provides an encoded value of the data cache size. The capacity of the memory is derived using the formula 2^(8+SZ) and expressed as bytes. Here, SZ is a non-zero value, and SZ = 0 indicates that the memory is not present.   | Provides an encoded value of the data cache size. The capacity of the memory is derived using the formula 2^(8+SZ) and expressed as bytes. Here, SZ is a non-zero value, and SZ = 0 indicates that the memory is not present.   |
| DCSZ     | Data cache size                                                                                                                                                                                                                 | DCSZ                                                                                                                                                                                                                            |
| DCSZ     | No data cache                                                                                                                                                                                                                   | 0h                                                                                                                                                                                                                              |
| DCSZ     | 4 KB data cache                                                                                                                                                                                                                 | 4h                                                                                                                                                                                                                              |
| DCSZ     | 8 KB data cache                                                                                                                                                                                                                 | 5h                                                                                                                                                                                                                              |
| DCSZ     | 16 KB data cache                                                                                                                                                                                                                | 6h                                                                                                                                                                                                                              |
| DCSZ     | 32 KB data cache                                                                                                                                                                                                                | 7h                                                                                                                                                                                                                              |
| DCSZ     | 64 KB data cache                                                                                                                                                                                                                | 8h                                                                                                                                                                                                                              |
| DCSZ     | 128 KB data cache                                                                                                                                                                                                               | 9h                                                                                                                                                                                                                              |
| DCSZ     | 256 KB data cache                                                                                                                                                                                                               | Ah                                                                                                                                                                                                                              |
| DCSZ     | 512 KB data cache                                                                                                                                                                                                               | Bh                                                                                                                                                                                                                              |
| DCSZ     | Cortex-A53 cores                                                                                                                                                                                                                | 7h (32 KB)                                                                                                                                                                                                                      |
| DCSZ     | Cortex-M7 cores                                                                                                                                                                                                                 | 7h (32 KB)                                                                                                                                                                                                                      |
| 7-0 DCWY | L1 Data Cache Ways Provides the number of cache ways for the data cache.  For the Cortex-A53 cores in this chip, DCWY = 4h (4-way set-associative).  For the Cortex-M7 cores in this chip, DCWY = 4h (4-way set-associative). | L1 Data Cache Ways Provides the number of cache ways for the data cache.  For the Cortex-A53 cores in this chip, DCWY = 4h (4-way set-associative).  For the Cortex-M7 cores in this chip, DCWY = 4h (4-way set-associative). |

## 8.4.6 Processor X Configuration 1 (CPXCFG1)

## Offset

| Register   | Offset   |
|------------|----------|
| CPXCFG1    | 10h      |

## Function

Provides a CPU-specific response detailing configuration information. In this case, it is information on level 2 (L2) cache, if present.

A read from the Cortex-A53 or Cortex-M7 cores returns the appropriate processor information. Reads from any other bus master return all 0s. Attempted write accesses terminate with an error.

Access: Read by core masters Cortex-M7 and Cortex-A53 only

Miscellaneous System Control Module (MSCM)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | L2SZ | L2SZ | L2SZ | L2SZ | L2SZ | L2SZ | L2SZ | L2SZ | L2WY | L2WY | L2WY | L2WY | L2WY | L2WY | L2WY | L2WY |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    | u    |

## Fields

| Field      | Function                                                                                                                                                                                                                                  |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 L2SZ | L2 Cache Size Provides an encoded value of the L2 cache size. The capacity of the memory is derived using the formula 2^(8+SZ) and expressed as bytes. Here, SZ is a non-zero value, and SZ = 0 indicates that the memory is not present. |
| 31-24 L2SZ | L2 cache size L2SZ                                                                                                                                                                                                                        |
| 31-24 L2SZ | No L2 cache 0h                                                                                                                                                                                                                            |
| 31-24 L2SZ | 4 KB L2 cache 4h                                                                                                                                                                                                                          |
| 31-24 L2SZ | 8 KB L2 cache 5h                                                                                                                                                                                                                          |
| 31-24 L2SZ | 16 KB L2 cache 6h                                                                                                                                                                                                                         |
| 31-24 L2SZ | 32 KB L2 cache 7h                                                                                                                                                                                                                         |
| 31-24 L2SZ | 64 KB L2 cache 8h                                                                                                                                                                                                                         |
| 31-24 L2SZ | 128 KB L2 cache 9h                                                                                                                                                                                                                        |
| 31-24 L2SZ | 256 KB L2 cache Ah                                                                                                                                                                                                                        |
| 31-24 L2SZ | 512 KB L2 cache Bh (512 KB)                                                                                                                                                                                                               |
| 31-24 L2SZ | Cortex-A53 cores Bh (512 KB per cluster)                                                                                                                                                                                                  |
| 31-24 L2SZ | Cortex-M7 cores 0h (not present)                                                                                                                                                                                                          |
| 23-16 L2WY | L2 Cache Ways Provides the number of cache ways for the L2 cache.  For the Cortex-A53 cores in this chip, L2WY = 10h (16-way set-associative).  For the Cortex-M7 cores in this chip, L2WY = 0h (not present).                          |
| 15-0 -     | Reserved                                                                                                                                                                                                                                  |

Miscellaneous System Control Module (MSCM)

## 8.4.7 Processor X Configuration 2 (CPXCFG2)

## Offset

| Register   | Offset   |
|------------|----------|
| CPXCFG2    | 14h      |

## Function

Provides a CPU-specific response detailing configuration information. In this case, it is information on tightly coupled local memories, if present.

A read from the Cortex-A53 or the Cortex-M7 cores returns the appropriate processor information. Reads from any other bus master return all 0s. Attempted write accesses terminate with an error.

Access: Read by core masters Cortex-M7 and Cortex-A53 only

## Diagram

<!-- image -->

| Bits   | 31     | 30     | 29     | 28     | 27     | 26     | 25     | 24     | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|--------|--------|--------|--------|--------|--------|--------|--------|------|------|------|------|------|------|------|------|
| R      | DTCMSZ | DTCMSZ | DTCMSZ | DTCMSZ | DTCMSZ | DTCMSZ | DTCMSZ | DTCMSZ | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    |
| W      |        |        |        |        |        |        |        |        |      |      |      |      |      |      |      |      |
| Reset  | u      | u      | u      | u      | u      | u      | u      | u      | u    | u    | u    | u    | u    | u    | u    | u    |
| Bits   | 15     | 14     | 13     | 12     | 11     | 10     | 9      | 8      | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | ITCMSZ | ITCMSZ | ITCMSZ | ITCMSZ | ITCMSZ | ITCMSZ | ITCMSZ | ITCMSZ | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    |
| W      |        |        |        |        |        |        |        |        |      |      |      |      |      |      |      |      |
| Reset  | u      | u      | u      | u      | u      | u      | u      | u      | u    | u    | u    | u    | u    | u    | u    | u    |

## Fields

| Field        | Function                                                                                                                                                                                                                                                                           | Function                                                                                                                                                                                                                                                                           |
|--------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 DTCMSZ | Tightly Coupled Data Memory Size Provides an encoded value of the tightly coupled local data memory size. The capacity of the memory derived using the formula 2^(8+SZ) and expressed as bytes. Here, SZ is a non-zero value, and SZ = 0 indicates that the memory is not present. | Tightly Coupled Data Memory Size Provides an encoded value of the tightly coupled local data memory size. The capacity of the memory derived using the formula 2^(8+SZ) and expressed as bytes. Here, SZ is a non-zero value, and SZ = 0 indicates that the memory is not present. |
|              | DTCML                                                                                                                                                                                                                                                                              | DTCMSZ                                                                                                                                                                                                                                                                             |
|              | No DTCML                                                                                                                                                                                                                                                                           | 0h                                                                                                                                                                                                                                                                                 |
|              | 4 KB DTCML                                                                                                                                                                                                                                                                         | 4h                                                                                                                                                                                                                                                                                 |
|              | 8 KB DTCML                                                                                                                                                                                                                                                                         | 5h                                                                                                                                                                                                                                                                                 |
|              | 16 KB DTCML                                                                                                                                                                                                                                                                        | 6h                                                                                                                                                                                                                                                                                 |
|              | 32 KB DTCML                                                                                                                                                                                                                                                                        | 7h                                                                                                                                                                                                                                                                                 |
|              | 64 KB DTCML                                                                                                                                                                                                                                                                        | 8h                                                                                                                                                                                                                                                                                 |

Miscellaneous System Control Module (MSCM)

Miscellaneous System Control Module (MSCM)

| Field       | Function                                                                                                                                                                                                                                                                                            | Function                                                                                                                                                                                                                                                                                            |
|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             | DTCML                                                                                                                                                                                                                                                                                               | DTCMSZ                                                                                                                                                                                                                                                                                              |
|             | 128 KB DTCML                                                                                                                                                                                                                                                                                        | 9h                                                                                                                                                                                                                                                                                                  |
|             | 256 KB DTCML                                                                                                                                                                                                                                                                                        | Ah                                                                                                                                                                                                                                                                                                  |
|             | 512 KB DTCML                                                                                                                                                                                                                                                                                        | Bh                                                                                                                                                                                                                                                                                                  |
|             | Cortex-A53 cores                                                                                                                                                                                                                                                                                    | 0h (not present)                                                                                                                                                                                                                                                                                    |
|             | Cortex-M7 cores                                                                                                                                                                                                                                                                                     | 8h (64 KB)                                                                                                                                                                                                                                                                                          |
| 23-17 -     | Reserved                                                                                                                                                                                                                                                                                            | Reserved                                                                                                                                                                                                                                                                                            |
| 16 -        | Reserved                                                                                                                                                                                                                                                                                            | Reserved                                                                                                                                                                                                                                                                                            |
| 15-8 ITCMSZ | Instruction Tightly Coupled Memory Size Provides an encoded value of the tightly coupled local instruction memory size. The capacity of the memory is derived using the formula 2^(8+SZ) and expressed as bytes. Here, SZ is a non-zero value, and SZ = 0 indicates that the memory is not present. | Instruction Tightly Coupled Memory Size Provides an encoded value of the tightly coupled local instruction memory size. The capacity of the memory is derived using the formula 2^(8+SZ) and expressed as bytes. Here, SZ is a non-zero value, and SZ = 0 indicates that the memory is not present. |
|             | ITCMU                                                                                                                                                                                                                                                                                               | ITCMSZ                                                                                                                                                                                                                                                                                              |
|             | No ITCM                                                                                                                                                                                                                                                                                             | 0h                                                                                                                                                                                                                                                                                                  |
|             | 4 KB ITCMU                                                                                                                                                                                                                                                                                          | 4h                                                                                                                                                                                                                                                                                                  |
|             | 8 KB ITCMU                                                                                                                                                                                                                                                                                          | 5h                                                                                                                                                                                                                                                                                                  |
|             | 16 KB ITCMU                                                                                                                                                                                                                                                                                         | 6h                                                                                                                                                                                                                                                                                                  |
|             | 32 KB ITCMU                                                                                                                                                                                                                                                                                         | 7h                                                                                                                                                                                                                                                                                                  |
|             | 64 KB ITCMU                                                                                                                                                                                                                                                                                         | 8h                                                                                                                                                                                                                                                                                                  |
|             | 128 KB ITCMU                                                                                                                                                                                                                                                                                        | 9h                                                                                                                                                                                                                                                                                                  |
|             | 256 KB ITCMU                                                                                                                                                                                                                                                                                        | 10h                                                                                                                                                                                                                                                                                                 |
|             | 512 KB ITCMU                                                                                                                                                                                                                                                                                        | 11h                                                                                                                                                                                                                                                                                                 |
|             | Cortex-A53 cores                                                                                                                                                                                                                                                                                    | 0h (not present)                                                                                                                                                                                                                                                                                    |
|             | Cortex-M7 cores                                                                                                                                                                                                                                                                                     | 0h (not present)                                                                                                                                                                                                                                                                                    |
| 7-1 -       | Reserved                                                                                                                                                                                                                                                                                            | Reserved                                                                                                                                                                                                                                                                                            |
| 0 -         | Reserved                                                                                                                                                                                                                                                                                            | Reserved                                                                                                                                                                                                                                                                                            |

## 8.4.8 Processor X Configuration 3 (CPXCFG3)

## Offset

| Register   | Offset   |
|------------|----------|
| CPXCFG3    | 18h      |

## Function

Provides a CPU-specific response detailing configuration information. In this case, it is information on processor options.

A privileged read from Cortex-A53 or Cortex-M7 returns the appropriate processor information. Reads from any other bus master return all 0s. Attempted write accesses terminate with an error.

Access: Read by core masters Cortex-M7 and Cortex-A53 only

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                                                 |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5 -  | Reserved                                                                                                                                                                                                                                                                                                                 |
| 4 CPY   | Cryptography Indicates whether cryptography extensions are supported in the core.  If cryptography support is not included, CPY = 0h.  If cryptography support is included, CPY = 1h.  For the Cortex-A53 cores in this chip, CPY = 1h (supported).  For the Cortex-M7 cores in this chip, CPY = 0h (not supported). |
| 3 CMP   | Core Memory Protection Unit Indicates whether the core memory protection hardware is included in this core.                                                                                                                                                                                                              |

Table continues on the next page...

Miscellaneous System Control Module (MSCM)

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                                                                                                                 |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          |  If core memory protection is not included, CMP = 0h.  If core memory protection is included, CMP = 1h.  For the Cortex-A53 cores in this chip, CMP = 0h (not supported).  For the Cortex-M7 cores in this chip, CMP = 1h (supported).                                                                                                                                               |
| 2 MMU    | Memory Management Unit Indicates whether the virtual management capabilities are supported in this core.  If MMU support is not included, MMU = 0h.  If MMU support is included, MMU = 1h.  For the Cortex-A53 cores in this chip, MMU = 1h (supported).  For the Cortex-M7 cores in this chip, MMU = 0h (not supported).                                                            |
| 1 SIMD   | SIMD/Neon Instruction Support Indicates whether the instruction set extensions supporting SIMD and/or Neon capabilities are supported in the processor.  If SIMD/Neon support is not included, SIMD = 0h.  If SIMD/Neon support is included, SIMD = 1h.  For the Cortex-A53 cores in this chip, SIMD = 1h (supported).  For the Cortex-M7 cores in this chip, SIMD = 1h (supported). |
| 0 HW_FPU | Floating Point Unit Indicates whether hardware support for floating point capabilities is supported in the processor.  If HW_FPU support is not included, HW_FPU = 0h.  If HW_FPU support is included, HW_FPU = 1h.  For the Cortex-A53 cores in this chip, HW_FPU = 1h (supported).  For the Cortex-M7 cores in this chip, HW_FPU = 1h (supported).                                 |

## 8.4.9 Processor Type (CP0TYPE - CP6TYPE)

## Offset

| Register   | Offset   |
|------------|----------|
| CP0TYPE    | 20h      |
| CP1TYPE    | 40h      |
| CP2TYPE    | 60h      |
| CP3TYPE    | 80h      |

Table continues on the next page...

Table continued from the previous page...

| Register   | Offset   |
|------------|----------|
| CP4TYPE    | A0h      |
| CP5TYPE    | C0h      |
| CP6TYPE    | E0h      |

## Function

Defines the configuration information for CP0-6 . It has the same field definitions and functionality as provided in Processor X Type (CPXTYPE).

A read from any bus master returns the appropriate processor information and attempted write accesses terminate with an error.

<!-- image -->

## Register reset values

| Register   | Reset value   |
|------------|---------------|
| CP0TYPE    | 4135_3330h    |
| CP1TYPE    | 4135_3331h    |
| CP2TYPE    | 4135_3332h    |
| CP3TYPE    | 4135_3333h    |
| CP4TYPE    | 434D_3730h    |
| CP5TYPE    | 434D_3731h    |
| CP6TYPE    | 434D_3732h    |

Miscellaneous System Control Module (MSCM)

## Fields

| Field            | Function                                                           | Function                                                           |
|------------------|--------------------------------------------------------------------|--------------------------------------------------------------------|
| 31-0 PERSONALITY | Processor Personality Defines the processor personality for CP x . | Processor Personality Defines the processor personality for CP x . |
|                  | Processor                                                          | Personality                                                        |
|                  | CP x = Cortex-A53 cluster 0 core 0                                 | 41_35_33_30h (Cortex-A53_0)                                        |
|                  | CP x = Cortex-A53 cluster 0 core 1                                 | 41_35_33_31h (Cortex-A53_1)                                        |
|                  | CP x = Cortex-A53 cluster 1 core 0                                 | 41_35_33_34h (Cortex-A53_4)                                        |
|                  | CP x = Cortex-A53 cluster 1 core 1                                 | 41_35_33_35h (Cortex-A53_5)                                        |
|                  | CP x = Cortex-M7_0                                                 | 43_4D_37_30h (Cortex-M7_0)                                         |
|                  | CP x = Cortex-M7_1                                                 | 43_4D_37_31h (Cortex-M7_1)                                         |
|                  | CP x = Cortex-M7_2                                                 | 43_4D_37_32h (Cortex-M7_2)                                         |

## 8.4.10 Processor Number (CP0NUM - CP6NUM)

## Offset

| Register   | Offset   |
|------------|----------|
| CP0NUM     | 24h      |
| CP1NUM     | 44h      |
| CP2NUM     | 64h      |
| CP3NUM     | 84h      |
| CP4NUM     | A4h      |
| CP5NUM     | C4h      |
| CP6NUM     | E4h      |

## Function

Defines the configuration information for CP0-6 . It has the same field definitions and functionality as provided in Processor X Number (CPXNUM).

A privileged read from any bus master returns the appropriate processor information. Attempted write accesses terminate with an error.

## NOTE

The reset value depends on the processor.

Miscellaneous System Control Module (MSCM)

<!-- image -->

## Register reset values

| Register   | Reset value   |
|------------|---------------|
| CP0NUM     | 0000_0000h    |
| CP1NUM     | 0000_0001h    |
| CP2NUM     | 0000_0002h    |
| CP3NUM     | 0000_0003h    |
| CP4NUM     | 0000_0004h    |
| CP5NUM     | 0000_0005h    |
| CP6NUM     | 0000_0006h    |

## Fields

| Field   | Function                                                         | Function                                                         |
|---------|------------------------------------------------------------------|------------------------------------------------------------------|
| 31-8 -  | Reserved                                                         | Reserved                                                         |
| 7-0 CPN | Processor Number Defines the logical processor number for CP x . | Processor Number Defines the logical processor number for CP x . |
|         | Processor description                                            | Logical processor number                                         |
|         | Cortex-A53 cluster 0 core 0                                      | CPN = 0                                                          |
|         | Cortex-A53 cluster 0 core 1                                      | CPN = 1                                                          |
|         | Cortex-A53 cluster 1 core 0                                      | CPN = 2                                                          |
|         | Cortex-A53 cluster 1 core 1                                      | CPN = 3                                                          |
|         | Cortex-M7 core 0                                                 | CPN = 4                                                          |
|         | Cortex-M7 core 1                                                 | CPN = 5                                                          |

| Field   | Function              | Function                 |
|---------|-----------------------|--------------------------|
|         | Processor description | Logical processor number |
|         | Cortex-M7 core 2      | CPN = 6                  |

## 8.4.11 Processor Count (CP0REV - CP6REV)

## Offset

| Register   | Offset   |
|------------|----------|
| CP0REV     | 28h      |
| CP1REV     | 48h      |
| CP2REV     | 68h      |
| CP3REV     | 88h      |
| CP4REV     | A8h      |
| CP5REV     | C8h      |
| CP6REV     | E8h      |

## Function

Defines the configuration information for CP0-6 . It has the same field definitions and functionality as provided in Processor X Revision (CPXREV).

A read from any bus master returns the appropriate processor information. Attempted write accesses terminate with an error.

## Diagram

<!-- image -->

Reset

See Register reset values.

## Register reset values

| Register      | Reset value   |
|---------------|---------------|
| CP0REV-CP3REV | 0000_0004h    |
| CP4REV-CP6REV | 0000_0011h    |

## Fields

| Field    | Function                                                   | Function                                                   |
|----------|------------------------------------------------------------|------------------------------------------------------------|
| 31-8 -   | Reserved                                                   | Reserved                                                   |
| 7-0 RYPZ | Processor Revision Defines the processor revision for CPx: | Processor Revision Defines the processor revision for CPx: |
|          | Processor description                                      | Revision                                                   |
|          | Cortex-A53                                                 | RYPZ = 4h corresponding to the r0p4 core release           |
|          | Cortex-M7                                                  | RYPZ = 11h corresponding to the r1p1 core release          |

## 8.4.12 Processor Configuration 0 (CP0CFG0 - CP6CFG0)

## Offset

| Register   | Offset   |
|------------|----------|
| CP0CFG0    | 2Ch      |
| CP1CFG0    | 4Ch      |
| CP2CFG0    | 6Ch      |
| CP3CFG0    | 8Ch      |
| CP4CFG0    | ACh      |
| CP5CFG0    | CCh      |
| CP6CFG0    | ECh      |

## Function

Defines the configuration 0 information for CP0-6 . It has the same field definitions and functionality as provided in Processor X Configuration 0 (CPXCFG0).

A read from any bus master returns the appropriate processor information. Attempted write accesses terminate with an error.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | ICSZ | ICSZ | ICSZ | ICSZ | ICSZ | ICSZ | ICSZ | ICSZ | ICWY | ICWY | ICWY | ICWY | ICWY | ICWY | ICWY | ICWY |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | DCSZ | DCSZ | DCSZ | DCSZ | DCSZ | DCSZ | DCSZ | DCSZ | DCWY | DCWY | DCWY | DCWY | DCWY | DCWY | DCWY | DCWY |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 0    |

## Fields

| Field      | Function                                                                                                                                                                                                                                                       |
|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 ICSZ | L1 Instruction Cache Size Provides an encoded value of the instruction cache size. The capacity of the memory is derived using the formula 2^(8+SZ) and expressed as bytes. Here, SZ is a non-zero value, and SZ = 0 indicates that the memory is not present. |
| 31-24 ICSZ | Instruction cache size ICSZ                                                                                                                                                                                                                                    |
| 31-24 ICSZ | No instruction cache 0h                                                                                                                                                                                                                                        |
| 31-24 ICSZ | 4 KB instruction cache 4h                                                                                                                                                                                                                                      |
| 31-24 ICSZ | 8 KB instruction cache 5h                                                                                                                                                                                                                                      |
| 31-24 ICSZ | 16 KB instruction cache 6h                                                                                                                                                                                                                                     |
| 31-24 ICSZ | 32 KB instruction cache 7h                                                                                                                                                                                                                                     |
| 31-24 ICSZ | 64 KB instruction cache 8h                                                                                                                                                                                                                                     |
| 31-24 ICSZ | 128 KB instruction cache 9h                                                                                                                                                                                                                                    |
| 31-24 ICSZ | 256 KB instruction cache Ah                                                                                                                                                                                                                                    |
| 31-24 ICSZ | 512 KB instruction cache Bh                                                                                                                                                                                                                                    |
| 31-24 ICSZ | Cortex-A53 cores 7h (32 KB)                                                                                                                                                                                                                                    |
| 31-24 ICSZ | Cortex-M7 cores 7h (32 KB)                                                                                                                                                                                                                                     |
| 23-16 ICWY | L1 Instruction Cache Ways Provides the number of cache ways for the instruction cache.  For the Cortex-A53 core in this chip, ICWY = 2h (2-way set-associative).  For the Cortex-M7 cores in this chip, ICWY = 2h (2-way set-associative).                   |
| 15-8       | L1 Data Cache Size                                                                                                                                                                                                                                             |

Miscellaneous System Control Module (MSCM)

Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                       | Function                                                                                                                                                                                                                       |
|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DCSZ     | Provides an encoded value of the data cache size. The capacity of the memory is derived using the formula 2^(8+SZ) and expressed as bytes. Here, SZ is a non-zero value, and SZ = 0 indicates that the memory is not present.  | Provides an encoded value of the data cache size. The capacity of the memory is derived using the formula 2^(8+SZ) and expressed as bytes. Here, SZ is a non-zero value, and SZ = 0 indicates that the memory is not present.  |
| DCSZ     | Data cache size                                                                                                                                                                                                                | DCSZ                                                                                                                                                                                                                           |
| DCSZ     | No data cache                                                                                                                                                                                                                  | 0h                                                                                                                                                                                                                             |
| DCSZ     | 4 KB data cache                                                                                                                                                                                                                | 4h                                                                                                                                                                                                                             |
| DCSZ     | 8 KB data cache                                                                                                                                                                                                                | 5h                                                                                                                                                                                                                             |
| DCSZ     | 16 KB data cache                                                                                                                                                                                                               | 6h                                                                                                                                                                                                                             |
| DCSZ     | 32 KB data cache                                                                                                                                                                                                               | 7h                                                                                                                                                                                                                             |
| DCSZ     | 64 KB data cache                                                                                                                                                                                                               | 8h                                                                                                                                                                                                                             |
| DCSZ     | 128 KB data cache                                                                                                                                                                                                              | 9h                                                                                                                                                                                                                             |
| DCSZ     | 256 KB data cache                                                                                                                                                                                                              | Ah                                                                                                                                                                                                                             |
| DCSZ     | 512 KB data cache                                                                                                                                                                                                              | Bh                                                                                                                                                                                                                             |
| DCSZ     | Cortex-A53 cores                                                                                                                                                                                                               | 7h (32 KBs)                                                                                                                                                                                                                    |
| DCSZ     | Cortex-M7 cores                                                                                                                                                                                                                | 7h (32 KBs)                                                                                                                                                                                                                    |
| 7-0 DCWY | L1 Data Cache Ways Provides the number of cache ways for the data cache.  For the Cortex-A53 core in this chip, DCWY = 4h (4-way set-associative).  For the Cortex-M7 cores in this chip, DCWY = 4h (4-way set-associative). | L1 Data Cache Ways Provides the number of cache ways for the data cache.  For the Cortex-A53 core in this chip, DCWY = 4h (4-way set-associative).  For the Cortex-M7 cores in this chip, DCWY = 4h (4-way set-associative). |

## 8.4.13 Processor Configuration 1 (CP0CFG1 - CP6CFG1)

## Offset

| Register   | Offset   |
|------------|----------|
| CP0CFG1    | 30h      |
| CP1CFG1    | 50h      |
| CP2CFG1    | 70h      |
| CP3CFG1    | 90h      |
| CP4CFG1    | B0h      |
| CP5CFG1    | D0h      |
| CP6CFG1    | F0h      |

Miscellaneous System Control Module (MSCM)

## Function

Defines the configuration 1 information for CP0-6 . It has the same field definitions and functionality as provided in Processor X Configuration 1 (CPXCFG1).

A privileged read from any bus master returns the appropriate processor information. Attempted write accesses terminate with an error.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | L2SZ | L2SZ | L2SZ | L2SZ | L2SZ | L2SZ | L2SZ | L2SZ | L2WY | L2WY | L2WY | L2WY | L2WY | L2WY | L2WY | L2WY |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 0    | 1    | 1    |

## Fields

| Field      | Function                                                                                                                                                                                                                                  | Function                                                                                                                                                                                                                                  |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 L2SZ | L2 Cache Size Provides an encoded value of the L2 cache size. The capacity of the memory is derived using the formula 2^(8+SZ) and expressed as bytes. Here, SZ is a non-zero value, and SZ = 0 indicates that the memory is not present. | L2 Cache Size Provides an encoded value of the L2 cache size. The capacity of the memory is derived using the formula 2^(8+SZ) and expressed as bytes. Here, SZ is a non-zero value, and SZ = 0 indicates that the memory is not present. |
|            | L2 cache size                                                                                                                                                                                                                             | L2SZ                                                                                                                                                                                                                                      |
|            | No L2 cache                                                                                                                                                                                                                               | 0h                                                                                                                                                                                                                                        |
|            | 4 KB L2 cache                                                                                                                                                                                                                             | 4h                                                                                                                                                                                                                                        |
|            | 8 KB L2 cache                                                                                                                                                                                                                             | 5h                                                                                                                                                                                                                                        |
|            | 16 KB L2 cache                                                                                                                                                                                                                            | 6h                                                                                                                                                                                                                                        |
|            | 32 KB L2 cache                                                                                                                                                                                                                            | 7h                                                                                                                                                                                                                                        |
|            | 64 KB L2 cache                                                                                                                                                                                                                            | 8h                                                                                                                                                                                                                                        |
|            | 128 KB L2 cache                                                                                                                                                                                                                           | 9h                                                                                                                                                                                                                                        |
|            | 256 KB L2 cache                                                                                                                                                                                                                           | Ah                                                                                                                                                                                                                                        |
|            | 512 KB L2 cache                                                                                                                                                                                                                           | Bh (512 KB)                                                                                                                                                                                                                               |
|            | Cortex-A53 cores                                                                                                                                                                                                                          | Bh (512 KB per cluster)                                                                                                                                                                                                                   |
|            | Cortex-M7 cores                                                                                                                                                                                                                           | 0h (not present)                                                                                                                                                                                                                          |
| 23-16      | L2 Cache Ways                                                                                                                                                                                                                             | L2 Cache Ways                                                                                                                                                                                                                             |

Table continues on the next page...

Miscellaneous System Control Module (MSCM)

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                           |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| L2WY    | Provides the number of cache ways for the L2 cache.  For the Cortex-A53 cores in this chip, L2WY = 10h (16-way set-associative).  For the Cortex-M7 cores in this chip, L2WY = 0h (not present). |
| 15-0 -  | Reserved                                                                                                                                                                                           |

## 8.4.14 Processor Configuration 2 (CP0CFG2 - CP6CFG2)

## Offset

| Register   | Offset   |
|------------|----------|
| CP0CFG2    | 34h      |
| CP1CFG2    | 54h      |
| CP2CFG2    | 74h      |
| CP3CFG2    | 94h      |
| CP4CFG2    | B4h      |
| CP5CFG2    | D4h      |
| CP6CFG2    | F4h      |

## Function

Defines the configuration 2 information for CP0-6 . It has the same field definitions and functionality as provided in Processor X Configuration 2 (CPXCFG2).

A privileged read from any bus master returns the appropriate processor information. Attempted write accesses terminate with an error.

## Diagram

<!-- image -->

## Register reset values

| Register        | Reset value   |
|-----------------|---------------|
| CP0CFG2-CP3CFG2 | 0000_0000h    |
| CP4CFG2-CP6CFG2 | 0800_0000h    |

## Fields

| Field       | Function                                                                                                                                                                                                                                                                                | Function                                                                                                                                                                                                                                                                                |
|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 TMLSZ | Tightly Coupled Memory Lower Size Provides an encoded value of the tightly coupled local memory lower size. The capacity of the memory is derived using the formula 2^(8+SZ) and expressed as bytes. Here, SZ is a non-zero value, and SZ = 0 indicates that the memory is not present. | Tightly Coupled Memory Lower Size Provides an encoded value of the tightly coupled local memory lower size. The capacity of the memory is derived using the formula 2^(8+SZ) and expressed as bytes. Here, SZ is a non-zero value, and SZ = 0 indicates that the memory is not present. |
| 31-24 TMLSZ | TCML                                                                                                                                                                                                                                                                                    | TMLSZ                                                                                                                                                                                                                                                                                   |
| 31-24 TMLSZ | No TCML                                                                                                                                                                                                                                                                                 | 0h                                                                                                                                                                                                                                                                                      |
| 31-24 TMLSZ | 4 KB TCML                                                                                                                                                                                                                                                                               | 4h                                                                                                                                                                                                                                                                                      |
| 31-24 TMLSZ | 8 KB TCML                                                                                                                                                                                                                                                                               | 5h                                                                                                                                                                                                                                                                                      |
| 31-24 TMLSZ | 16 KB TCML                                                                                                                                                                                                                                                                              | 6h                                                                                                                                                                                                                                                                                      |
| 31-24 TMLSZ | 32 KB TCML                                                                                                                                                                                                                                                                              | 7h                                                                                                                                                                                                                                                                                      |
| 31-24 TMLSZ | 64 KB TCML                                                                                                                                                                                                                                                                              | 8h                                                                                                                                                                                                                                                                                      |
| 31-24 TMLSZ | 128 KB TCML                                                                                                                                                                                                                                                                             | 9h                                                                                                                                                                                                                                                                                      |
| 31-24 TMLSZ | 256 KB TCML                                                                                                                                                                                                                                                                             | Ah                                                                                                                                                                                                                                                                                      |
| 31-24 TMLSZ | 512 KB TCML                                                                                                                                                                                                                                                                             | Bh                                                                                                                                                                                                                                                                                      |
| 31-24 TMLSZ | Cortex-A53 cores                                                                                                                                                                                                                                                                        | 0h (not present)                                                                                                                                                                                                                                                                        |
| 31-24 TMLSZ | Cortex-M7 cores                                                                                                                                                                                                                                                                         | 7h (32 KB)                                                                                                                                                                                                                                                                              |
| 23-17 -     | Reserved                                                                                                                                                                                                                                                                                | Reserved                                                                                                                                                                                                                                                                                |
| 16 -        | Reserved                                                                                                                                                                                                                                                                                | Reserved                                                                                                                                                                                                                                                                                |
| 15-8 TMUSZ  | Tightly Coupled Memory Upper Size Provides an encoded value of the tightly coupled local memory upper size. The capacity of the memory is derived using the formula 2^(8+SZ) and expressed as bytes. Here, SZ is a non-zero value, and SZ = 0 indicates that the memory is not present. | Tightly Coupled Memory Upper Size Provides an encoded value of the tightly coupled local memory upper size. The capacity of the memory is derived using the formula 2^(8+SZ) and expressed as bytes. Here, SZ is a non-zero value, and SZ = 0 indicates that the memory is not present. |
| 15-8 TMUSZ  | TCMU                                                                                                                                                                                                                                                                                    | TMUSZ                                                                                                                                                                                                                                                                                   |
| 15-8 TMUSZ  | No TCMU                                                                                                                                                                                                                                                                                 | 0h                                                                                                                                                                                                                                                                                      |

| Field   | Function         | Function         |
|---------|------------------|------------------|
|         | TCMU             | TMUSZ            |
|         | 4 KB TCMU        | 4h               |
|         | 8 KB TCMU        | 5h               |
|         | 16 KB TCMU       | 6h               |
|         | 32 KB TCMU       | 7h               |
|         | 64 KB TCMU       | 8h               |
|         | 128 KB TCMU      | 9h               |
|         | 256 KB TCMU      | Ah               |
|         | 512 KB TCMU      | Bh               |
|         | Cortex-A53 cores | 0h (not present) |
|         | Cortex-M7 cores  | 7h (32 KB)       |
| 7-1 -   | Reserved         | Reserved         |
| 0 -     | Reserved         | Reserved         |

## 8.4.15 Processor Configuration 3 (CP0CFG3 - CP6CFG3)

## Offset

| Register   | Offset   |
|------------|----------|
| CP0CFG3    | 38h      |
| CP1CFG3    | 58h      |
| CP2CFG3    | 78h      |
| CP3CFG3    | 98h      |
| CP4CFG3    | B8h      |
| CP5CFG3    | D8h      |
| CP6CFG3    | F8h      |

## Function

Defines the configuration 3 information for CP0-6 . It has the same field definitions and functionality as provided in Processor X Configuration 3 (CPXCFG3).

A privileged read from any bus master returns the appropriate processor information. Attempted write accesses terminate with an error.

## Diagram

Reset

Miscellaneous System Control Module (MSCM)

<!-- image -->

## Register reset values

| Register        | Reset value   |
|-----------------|---------------|
| CP0CFG3-CP3CFG3 | 0000_0017h    |
| CP4CFG3-CP6CFG3 | 0000_000Bh    |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                                                               |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-5 -  | Reserved                                                                                                                                                                                                                                                                                                                               |
| 4 CPY   | Cryptography Indicates whether the core supports cryptography extensions.  If cryptography support is not included, CPY = 0h.  If cryptography support is included, CPY = 1h.  For the Cortex-A53 cores in this chip, CPY = 1h (supported).  For the Cortex-M7 cores in this chip, CPY = 0h (not supported).                       |
| 3 CMP   | Core Memory Protection Unit Indicates whether the core includes memory protection hardware.  If core memory protection is not included, CMP = 0h.  If core memory protection is included, CMP = 1h.  For the Cortex-A53 cores in this chip, CMP = 0h (not supported).  For the Cortex-M7 cores in this chip, CMP = 1h (supported). |
| 2 MMU   | Memory Management Unit Indicates whether the core includes virtual management capabilities.                                                                                                                                                                                                                                            |

Table continues on the next page...

See Register reset values.

## Table continued from the previous page...

| Field    | Function                                                                                                                                                                                                                                                                                                                                                                     |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|          |  If MMU support is not included, MMU = 0h.  If MMU support is included, MMU = 1h.  For the Cortex-A53 cores in this chip, MMU = 1h (supported).  For the Cortex-M7 cores in this chip, MMU = 0h (not supported).                                                                                                                                                         |
| 1 SIMD   | SIMD/Neon instruction support Indicates whether the processor includes instruction set extensions supporting SIMD and/or Neon capabilities.  If SIMD/Neon support is not included, SIMD = 0h.  If SIMD/Neon support is included, SIMD = 1h.  For the Cortex-A53 cores in this chip, SIMD = 1h (supported).  For the Cortex-M7 cores in this chip, SIMD = 1h (supported). |
| 0 HW_FPU | Floating Point Unit Indicates whether the processor includes hardware support for floating point capabilities.  If HW_FPU support is not included, HW_FPU = 0h.  If HW_FPU support is included, HW_FPU = 1h.  For the Cortex-A53 cores in this chip, HW_FPU = 1h (supported).  For the Cortex-M7 cores in this chip, HW_FPU = 1h (supported).                            |

## 8.4.16 Interrupt Router CPa Interruptb Status (IRCP0ISR0 - IRCP6ISR2)

## Offset

For a = 0 to 6; b = 0 to 2:

| Register   | Offset                      |
|------------|-----------------------------|
| IRCPaISRb  | 200h + (a  20h) + (b  8h) |

## Function

Provides an interrupt bitmap, in which each bit defines the state of a unique MSI based on the initiating core. An MSI interrupt is cleared in an interrupt handler by writing a 1 to the appropriate field in the IRCPnISRx register.

In this discussion, CPm represents the initiating core and CPn represents the target core for a core-to-core interrupt.

## Read access

- Reads to IRCPnISRx are only accessible in Privileged mode using 32-bit (word) accesses.
- Privileged, 32-bit read accesses from non-core (and non-debugger) bus masters are treated as Read-as-Zero (RAZ).
- Attempted accesses in User mode or the ones using a size other than 32 bits are not permitted. They terminate with an error.
- When CPn requests to read IRCPnISRx, MSCM returns the entire content of IRCPnISRx.
- When a trusted core, as indicated by IRCPCFG, requests to read IRCPnISRx MSCM returns the entire content of IRCPnISRx.

Miscellaneous System Control Module (MSCM)

- When the debugger requests to read IRCPnISRx, MSCM returns the entire content of IRCPnISRx.
- When CPm requests to read IRCPnISRx, MSCM only returns the value of the corresponding status, CPm\_INT, while not exposing all other pending interrupts initiated by the other cores.
- When CPm requests to read IRCPnISRx, MSCM returns the value of the corresponding status, CPm\_INT, in bit position 0, reflecting how CPm set the MSI when it wrote to IRCPnISRx. All other fields on the returned read value are zero-filled.

## Write access

- Writes to IRCPnISRx are only accessible in Privileged mode using 32-bit (word) accesses.
- Attempted accesses in User mode or the ones using a size other than 32 bits are not permitted. They terminate with an error.
- Writes to IRCPnISRx follow the Write 1 to Clear (W1C) protocol, whereby writing a 1 clears the corresponding field, and writing 0 is ignored.
- PCIe\_0 access is restricted to registers IRCPnIGR3 and IRCPnISR3, and PCIe\_1 access is restricted to registers IRCPnIGR4 and IRCPnISR4.
- The target core, CPn, has full access to write to all the fields of IRCPnISRx.
- A trusted core, as indicated by IRCPCFG, has full access to write to all the fields of IRCPnISRx.
- When CPm is different from CPn, the W1C action by CPm only clears IRCPnISRx[CPm\_INT].
- The CPm field must present W1C in bit position 0 to clear its corresponding interrupt. Write data bits 1-31 that CPm presents are ignored.
- The privileged write accesses from non-core (and non-debugger) bus masters are treated as Writes Ignored (WI).
- The privileged write accesses from the debugger are treated as WI.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|------|------|------|------|------|------|------|------|------|----------|----------|----------|----------|----------|----------|----------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| W      |      |      |      |      |      |      |      |      |      |          |          |          |          |          |          |          |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      |      |      |      |      | 0    |      |      |      |      | CP6_ INT | CP5_ INT | CP4_ INT | CP3_ INT | CP2_ INT | CP1_ INT | CP0_ INT |
| W      |      |      |      |      |      |      |      |      |      | W1C      | W1C      | W1C      | W1C      | W1C      | W1C      | W1C      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field   | Function             |
|---------|----------------------|
| 31-7    | Reserved             |
| -       |                      |
| 6       | CP6-to-CPn Interrupt |
| CP6_INT |                      |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                                                                                                                                                       |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | Generates a directed interrupt initiated by core 6 targeting core n , if the appropriate interrupt routing bit is enabled. The interrupt is negated when the target core, a trusted core, or core 6 writes a 1 to clear the field. 0b - CP6 does not assert any interrupt to CPn. 1b - Interrupt to CPn, initiated by CP6, is asserted.                        |
| 5 CP5_INT | CP5-to-CPn Interrupt Generates a directed interrupt initiated by core 5 targeting core n , if the appropriate interrupt routing bit is enabled. The interrupt is negated when the target core, a trusted core, or core 5 writes a 1 to clear the field. 0b - CP5 does not assert any interrupt to CPn. 1b - Interrupt to CPn, initiated by CP5, is asserted.   |
| 4 CP4_INT | PCIe_1 Interrupt 0b - Not asserted 1b - Asserted                                                                                                                                                                                                                                                                                                               |
| 3 CP3_INT | PCIe_0 Interrupt 0b - Not asserted 1b - Asserted                                                                                                                                                                                                                                                                                                               |
| 2 CP2_INT | CP2-to-CPn Interrupt Generates a directed interrupt initiated by core 2 targeting core n , if the appropriate interrupt routing bit is enabled. The interrupt is negated when the target core, a trusted core, or core 2 writes a 1 to clear the field. 0b - CP2 does not assert any interrupt to CPn. 1b - Interrupt to CPn, initiated by CP2, is asserted.   |
| 1 CP1_INT | CP1-to-CPn Interrupt Generates a directed interrupt initiated by core 1 targeting core n , if the appropriate interrupt routing field is enabled. The interrupt is negated when the target core, a trusted core, or core 1 writes a 1 to clear the field. 0b - CP1 does not assert any interrupt to CPn. 1b - Interrupt to CPn, initiated by CP1, is asserted. |
| 0 CP0_INT | CP0-to-CPn Interrupt Generates a directed interrupt initiated by core 0 targeting core n , if the appropriate interrupt routing bit is enabled. The interrupt is negated when the target core, a trusted core, or core 0 writes a 1 to clear the field. 0b - CP0 does not assert any interrupt to CPn. 1b - Interrupt to CPn, initiated by CP0, is asserted.   |

## 8.4.17 Interrupt Router CPa Interruptb Generation (IRCP0IGR0 - IRCP6IGR2)

## Offset

For a = 0 to 6; b = 0 to 2:

| Register   | Offset                      |
|------------|-----------------------------|
| IRCPaIGRb  | 204h + (a  20h) + (b  8h) |

## Function

Provides a mechanism for cores to initiate an MSI to another core in the system.

Privileged, 32-bit accesses from the:

- Cortex-A53 or Cortex-M7 cores are treated as RAZ/W
- Debugger are treated as RAZ/WI
- Non-core (and non-debugger) bus masters are treated as RAZ/WI

Attempted accesses in User mode or the ones using a size other than 32 bits are not permitted. They terminate with an error.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                  |
|---------|---------------------------------------------------------------------------|
| 31-1    | Reserved                                                                  |
| -       |                                                                           |
| 0       | Interrupt Enable                                                          |
| INT_EN  | Initiates a core-to-core interrupt targeting CP n when CP m writes to it. |

## 8.4.18 Interrupt Router CPa Interruptb Status (IRCP0ISR3 - IRCP6ISR4)

## Offset

For a = 0 to 6; b = 3 to 4:

| Register   | Offset                        |
|------------|-------------------------------|
| IRCPaISRb  | -E8h + (a  20h) + (b  100h) |

## Function

Generates a directed interrupt initiated by PCIe, targeting core n, if the appropriate interrupt routing bit is enabled. The interrupt is negated when the target core or a trusted core writes 1 to clear the field.

CPn represents the target core for a PCIe-to-core interrupt.

## Read access

- Reads to IRCPnISRx are only accessible in Privileged mode using 32-bit (word) accesses.
- Privileged, 32-bit read accesses from non-core (and non-debugger) bus masters are treated as Read-as-Zero (RAZ).
- Privileged, 32-bit read accesses from any other core, except CPn, are treated as RAZ.
- Attempted accesses in User mode or the ones using a size other than 32 bits are not permitted. They terminate with an error.
- When CPn requests to read IRCPnISRx, MSCM returns the entire content of IRCPnISRx.
- When the debugger requests to read IRCPnISRx, MSCM returns the entire content of IRCPnISRx.
- When a trusted core, as indicated by IRCPCFG, requests to read IRCPnISRx, MSCM returns the entire content of the IRCP0ISRx register.

## Write access

- Writes to IRCPnISRx are only accessible in Privileged mode using 32-bit (word) accesses.
- Writes to IRCPnISRx follow the W1C protocol, whereby writing 1 clears the corresponding field and writing 0 is ignored.
- Privileged, 32-bit write accesses from the debugger are treated as WI.
- Privileged, 32-bit write accesses from non-core (and non-debugger) bus masters are treated as WI.
- Attempted accesses in User mode or the ones using a size other than 32 bits are not permitted. They terminate with an error.
- The target core, CPn, has full access to write to all the fields of the IRCP0ISRx register.
- A trusted core, as indicated by IRCPCFG, has full access to write to all the fields of IRCPnISRx.

## Diagram

<!-- image -->

## NOTE

IRCPnISR3 and IRCPnIGR3 correspond to the PCIe\_0 interrupt; IRCPnISR4 and IRCPnIGR4 correspond to the PCIe\_1 interrupt.

## Fields

| Field         | Function                                                                                                                         |
|---------------|----------------------------------------------------------------------------------------------------------------------------------|
| 31-16 -       | Reserved                                                                                                                         |
| 15 PCIE_INT15 | PCIe-to-CPn Interrupt15 0b - PCIe does not assert any interrupt to CPn. 1b - Interrupt15 to CPn, initiated by PCIe, is asserted. |
| 14 PCIE_INT14 | PCIe-to-CPn Interrupt14 0b - PCIe does not assert any interrupt to CPn. 1b - Interrupt14 to CPn, initiated by PCIe, is asserted. |
| 13 PCIE_INT13 | PCIe-to-CPn Interrupt13 0b - PCIe does not assert any interrupt to CPn. 1b - Interrupt13 to CPn, initiated by PCIe, is asserted. |
| 12 PCIE_INT12 | PCIe-to-CPn Interrupt12 0b - PCIe does not assert any interrupt to CPn. 1b - Interrupt12 to CPn, initiated by PCIe, is asserted. |
| 11 PCIE_INT11 | PCIe-to-CPn Interrupt11 0b - PCIe does not assert any interrupt to CPn. 1b - Interrupt11 to CPn, initiated by PCIe, is asserted. |
| 10 PCIE_INT10 | PCIe-to-CPn Interrupt10 0b - PCIe does not assert any interrupt to CPn. 1b - Interrupt10 to CPn, initiated by PCIe, is asserted. |
| 9 PCIE_INT9   | PCIe-to-CPn Interrupt9 0b - PCIe does not assert any interrupt to CPn. 1b - Interrupt9 to CPn, initiated by PCIe, is asserted.   |
| 8 PCIE_INT8   | PCIe-to-CPn Interrupt8 0b - PCIe does not assert any interrupt to CPn. 1b - Interrupt8 to CPn, initiated by PCIe, is asserted.   |
| 7 PCIE_INT7   | PCIe-to-CPn Interrupt7 0b - PCIe does not assert any interrupt to CPn. 1b - Interrupt7 to CPn, initiated by PCIe, is asserted.   |
| 6 PCIE_INT6   | PCIe-to-CPn Interrupt6 0b - PCIe does not assert any interrupt to CPn. 1b - Interrupt6 to CPn, initiated by PCIe, is asserted.   |

Table continues on the next page...

Table continued from the previous page...

| Field       | Function                                                                                                                       |
|-------------|--------------------------------------------------------------------------------------------------------------------------------|
| 5 PCIE_INT5 | PCIe-to-CPn Interrupt5 0b - PCIe does not assert any interrupt to CPn. 1b - Interrupt5 to CPn, initiated by PCIe, is asserted. |
| 4 PCIE_INT4 | PCIe-to-CPn Interrupt4 0b - PCIe does not assert any interrupt to CPn. 1b - Interrupt4 to CPn, initiated by PCIe, is asserted. |
| 3 PCIE_INT3 | PCIe-to-CPn Interrupt3 0b - PCIe does not assert any interrupt to CPn. 1b - Interrupt3 to CPn, initiated by PCIe, is asserted. |
| 2 PCIE_INT2 | PCIe-to-CPn Interrupt2 0b - PCIe does not assert any interrupt to CPn. 1b - Interrupt2 to CPn, initiated by PCIe, is asserted. |
| 1 PCIE_INT1 | PCIe-to-CPn Interrupt1 0b - PCIe does not assert any interrupt to CPn. 1b - Interrupt1 to CPn, initiated by PCIe, is asserted. |
| 0 PCIE_INT0 | PCIe-to-CPn Interrupt0 0b - PCIe does not assert any interrupt to CPn. 1b - Interrupt0 to CPn, initiated by PCIe, is asserted. |

## 8.4.19 Interrupt Router CPn Interruptx Generation (IRCP0IGR3 - IRCP6IGR3)

## Offset

| Register   | Offset   |
|------------|----------|
| IRCP0IGR3  | 21Ch     |
| IRCP1IGR3  | 23Ch     |
| IRCP2IGR3  | 25Ch     |
| IRCP3IGR3  | 27Ch     |
| IRCP4IGR3  | 29Ch     |
| IRCP5IGR3  | 2BCh     |
| IRCP6IGR3  | 2DCh     |

## Function

Provides a mechanism for PCIe to initiate an MSI to a core in the system. When PCIe writes to any of the fields in this register, the action initiates a core-to-core interrupt targeting CPn.

Miscellaneous System Control Module (MSCM)

Privileged, 32-bit accesses from the:

- PCIe are treated as WORZ
- Debugger are treated as RAZ/WI
- Bus masters other than the PCIe or debugger are treated as RAZ/WI

Attempted accesses in User mode or the ones using a size other than 32 bits are not permitted. They terminate with an error.

## Diagram

<!-- image -->

| Bits   | 31        | 30        | 29        | 28        | 27        | 26        | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16       |
|--------|-----------|-----------|-----------|-----------|-----------|-----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| R      | 0         | 0         | 0         | 0         | 0         | 0         | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| W      |           |           |           |           |           |           |          |          |          |          |          |          |          |          |          |          |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| Bits   | 15        | 14        | 13        | 12        | 11        | 10        | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| R      | 0         | 0         | 0         | 0         | 0         | 0         | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| W      | INT15 _EN | INT14 _EN | INT13 _EN | INT12 _EN | INT11 _EN | INT10 _EN | INT9_ EN | INT8_ EN | INT7_ EN | INT6_ EN | INT5_ EN | INT4_ EN | INT3_ EN | INT2_ EN | INT1_ EN | INT0_ EN |
| Reset  | 0         | 0         | 0         | 0         | 0         | 0         | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

## Fields

| Field       | Function           |
|-------------|--------------------|
| 31-16 -     | Reserved           |
| 15 INT15_EN | Interrupt15 Enable |
| 14 INT14_EN | Interrupt14 Enable |
| 13 INT13_EN | Interrupt13 Enable |
| 12 INT12_EN | Interrupt12 Enable |
| 11 INT11_EN | Interrupt11 Enable |
| 10 INT10_EN | Interrupt10 Enable |
| 9           | Interrupt9 Enable  |

Table continues on the next page...

Miscellaneous System Control Module (MSCM)

Table continued from the previous page...

| Field     | Function          |
|-----------|-------------------|
| INT9_EN   |                   |
| 8 INT8_EN | Interrupt8 Enable |
| 7 INT7_EN | Interrupt7 Enable |
| 6 INT6_EN | Interrupt6 Enable |
| 5 INT5_EN | Interrupt5 Enable |
| 4 INT4_EN | Interrupt4 Enable |
| 3 INT3_EN | Interrupt3 Enable |
| 2 INT2_EN | Interrupt2 Enable |
| 1 INT1_EN | Interrupt1 Enable |
| 0 INT0_EN | Interrupt0 Enable |

## 8.4.20 Interrupt Router CPn Interruptx Generation (IRCP0IGR4 - IRCP6IGR4)

## Offset

| Register   | Offset   |
|------------|----------|
| IRCP0IGR4  | 31Ch     |
| IRCP1IGR4  | 33Ch     |
| IRCP2IGR4  | 35Ch     |
| IRCP3IGR4  | 37Ch     |
| IRCP4IGR4  | 39Ch     |
| IRCP5IGR4  | 3BCh     |
| IRCP6IGR4  | 3DCh     |

## Function

Provides a mechanism for PCIe to initiate an MSI to a core in the system. When PCIe writes to any of the fields in this register, the action initiates a core-to-core interrupt targeting CPn.

Privileged, 32-bit accesses from the:

- PCIe are treated as WORZ
- Debugger are treated as RAZ/WI
- Bus masters other than the PCIe or debugger are treated as RAZ/WI

Attempted accesses in User mode or the ones using a size other than 32 bits are not permitted. They terminate with an error.

## Diagram

<!-- image -->

## Fields

| Field       | Function           |
|-------------|--------------------|
| 31-16 -     | Reserved           |
| 15 INT15_EN | Interrupt15 Enable |
| 14 INT14_EN | Interrupt14 Enable |
| 13 INT13_EN | Interrupt13 Enable |
| 12 INT12_EN | Interrupt12 Enable |
| 11 INT11_EN | Interrupt11 Enable |
| 10          | Interrupt10 Enable |

Table continues on the next page...

Miscellaneous System Control Module (MSCM)

Table continued from the previous page...

| Field     | Function          |
|-----------|-------------------|
| INT10_EN  |                   |
| 9 INT9_EN | Interrupt9 Enable |
| 8 INT8_EN | Interrupt8 Enable |
| 7 INT7_EN | Interrupt7 Enable |
| 6 INT6_EN | Interrupt6 Enable |
| 5 INT5_EN | Interrupt5 Enable |
| 4 INT4_EN | Interrupt4 Enable |
| 3 INT3_EN | Interrupt3 Enable |
| 2 INT2_EN | Interrupt2 Enable |
| 1 INT1_EN | Interrupt1 Enable |
| 0 INT0_EN | Interrupt0 Enable |

## 8.4.21 Interrupt Router Configuration (IRCPCFG)

## Offset

| Register   | Offset   |
|------------|----------|
| IRCPCFG    | 400h     |

## Function

Provides a mechanism to designate specific cores in the system as trusted. These trusted cores are allowed to access and manage outstanding MSIs.

Privileged, 32-bit accesses from the:

- Cortex-A53 or Cortex-M7 cores are treated as R/W
- Debugger are treated as R/WI
- Non-core (and non-debugger) bus master are not supported

Attempted accesses in User mode or the ones using a size other than 32 bits are not permitted. They terminate with an error.

You can access this register only in Privileged mode for both reads and writes.

## Diagram

<!-- image -->

## Fields

| Field    | Function                                                                                                                                                                                                                                                                                   |
|----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 LOCK  | Provides a locking mechanism that can be used to limit the ability to write to the register. If the value of this field is 1, it remains asserted until the next reset. 0b - Register can be written to by any privileged write. 1b - Register is locked (read-only) until the next reset. |
| 30-12 -  | Reserved                                                                                                                                                                                                                                                                                   |
| 11-7 -   | Reserved                                                                                                                                                                                                                                                                                   |
| 6 CP6_TR | Indicates whether CP6 is a trusted core with access to read the full contents of the IRCP n ISR x register. 0b - Not trusted 1b - Trusted                                                                                                                                                  |
| 5 CP5_TR | Indicates whether CP5 is a trusted core with access to read the full contents of the IRCP n ISR x register. 0b - Not trusted 1b - Trusted                                                                                                                                                  |
| 4 CP4_TR | Indicates whether CP4 is a trusted core with access to read the full contents of the IRCP n ISR x register. 0b - Not trusted 1b - Trusted                                                                                                                                                  |

Table continues on the next page...

Miscellaneous System Control Module (MSCM)

Table continued from the previous page...

| Field    | Function                                                                                                                                  |
|----------|-------------------------------------------------------------------------------------------------------------------------------------------|
| 3 CP3_TR | Indicates whether CP3 is a trusted core with access to read the full contents of the IRCP n ISR x register. 0b - Not trusted 1b - Trusted |
| 2 CP2_TR | Indicates whether CP2 is a trusted core with access to read the full contents of the IRCP n ISR x register. 0b - Not trusted 1b - Trusted |
| 1 CP1_TR | Indicates whether CP1 is a trusted core with access to read the full contents of the IRCP n ISR x register. 0b - Not trusted 1b - Trusted |
| 0 CP0_TR | Indicates whether CP0 is a trusted core with access to read the full contents of the IRCP n ISR x register. 0b - Not trusted 1b - Trusted |

## 8.4.22 Interrupt Router Nonmaskable Interrupt Control (IRNMIC)

## Offset

| Register   | Offset   |
|------------|----------|
| IRNMIC     | 800h     |

## Function

Enables the routing control for the nonmaskable interrupt (NMI) request to specific cores. For this chip, each interrupt request can be routed using the enable fields in this register. If the value of all the fields is 0, the interrupt request is disabled. Privileged accesses from non-core (and non-debug) bus masters are treated as RAZ/WI and any attempted User mode reference is terminated with an error.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22          | 21    | 20    | 19    | 18    | 17    | 16    |
|--------|------|------|------|------|------|------|------|------|------|-------------|-------|-------|-------|-------|-------|-------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0     | 0     | 0     | 0     | 0     | 0     |
| W      |      |      |      |      |      |      |      |      |      |             |       |       |       |       |       |       |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0     | 0     | 0     | 0     | 0     | 0     |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6           | 5     | 4     | 3     | 2     | 1     | 0     |
| R      | 0 0  | 0 0  | 0 0  | 0 0  | 0 0  | 0 0  | 0 0  | 0 0  | 0 0  | CP6_N MI... | CP5_N | CP4_N | CP3_N | CP2_N | CP1_N | CP0_N |
| W      |      |      |      |      |      |      |      |      |      |             | MI... | MI... | MI... | MI... | MI... | MI... |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0           | 0     | 0     | 0     | 0     | 0     | 0     |

## Fields

| Field        | Function                                                                                           |
|--------------|----------------------------------------------------------------------------------------------------|
| 31-12 -      | Reserved                                                                                           |
| 11-7 -       | Reserved                                                                                           |
| 6 CP6_NMI_EN | Enables CP6 NMI interrupt steering to Cortex-M7 core 2 NMI. 0b - Disabled 1b - Enabled             |
| 5 CP5_NMI_EN | Enables CP5 NMI interrupt steering to Cortex-M7 core 1 NMI. 0b - Disabled 1b - Enabled             |
| 4 CP4_NMI_EN | Enables CP4 NMI interrupt steering to Cortex-M7 core 0 NMI. 0b - Disabled 1b - Enabled             |
| 3 CP3_NMI_EN | Enables CP3 NMI interrupt steering to Cortex-A53 cluster 1 core 1 nSEI. 0b - Disabled 1b - Enabled |
| 2 CP2_NMI_EN | Enables CP2 NMI interrupt steering to Cortex-A53 cluster 1 core 0 nSEI. 0b - Disabled 1b - Enabled |
| 1 CP1_NMI_EN | Enables CP1 NMI interrupt steering to Cortex-A53 cluster 0 core 1 nSEI. 0b - Disabled 1b - Enabled |
| 0 CP0_NMI_EN | Enables CP0 NMI interrupt steering to Cortex-A53 cluster 0 core 0 nSEI. 0b - Disabled 1b - Enabled |

## 8.4.23 Interrupt Router Shared Peripheral Routing Control (IRSPRC0 - IRSPRC239)

## Offset

For a = 0 to 239:

| Register   | Offset          |
|------------|-----------------|
| IRSPRCa    | 880h + (a  2h) |

## Function

Provides an array of halfword (16-bit) registers, where each register defines the routing control for the corresponding interrupt request. For this chip, each interrupt request can be routed using the bit-mapped fields in IRSPRCn. If all the CPxEn bits are cleared, the interrupt request is disabled. For each routing control, halfword can be locked by asserting the LOCK field.

Non-core, non-debugger accesses to these registers receive errors and the read data is undefined.

Access: Privileged read/write

## Diagram

<!-- image -->

## Fields

| Field    | Function                                                                                                                                                                                                                                                                                                 |
|----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 LOCK  | Lock Interrupt Request Provides a mechanism to lock the routing of the corresponding interrupt request. After the field is asserted, attempted writes to the IRSPRC n register are ignored until the next reset clears the flag. 0b - Writes to IRSPRCn are allowed. 1b - Writes to IRSPRCn are ignored. |
| 14-5 -   | Reserved                                                                                                                                                                                                                                                                                                 |
| 4 -      | Reserved                                                                                                                                                                                                                                                                                                 |
| 3 M7_2   | Enable Cortex-M7_2 Interrupt Steering Enables the routing of the corresponding interrupt request to Cortex-M7_2.                                                                                                                                                                                         |
| 2 M7_1   | Enable Cortex-M7_1 Interrupt Steering Enables the routing of the corresponding interrupt request to Cortex-M7_1.                                                                                                                                                                                         |
| 1 M7_0   | Enable Cortex-M7_0 Interrupt Steering Enables the routing of the corresponding interrupt request to Cortex-M7_0.                                                                                                                                                                                         |
| 0 GIC500 | Enable GIC500 Interrupt Steering Enables the routing of the corresponding interrupt request to GIC500 associated with the Cortex-A53 clusters.                                                                                                                                                           |

## 8.5 Functional description

This section discusses the following topics:

- MSI routing

Miscellaneous System Control Module (MSCM)

- Core-to-core MSIs
- PCIe-to-core MSIs
- Interrupt steering and semaphores
- Interrupt handling overview
- MSCM interrupt router functional description

## 8.5.1 Register and field structure for CPn

MSIs are interrupts that are indirectly broadcast to a target core by writing configuration bits in MSCM. These interrupts can either be initiated by one core targeting another core in the system (known as core-to-core interrupts), or by PCIe targeting a core in the system (known as PCIe-to-core interrupts).

These MSIs are initiated via writes to IRCPnIGRx and managed through the IRCPnISRx registers, where n indicates the logical core number (0-6) and x represents interrupt numbers 0-4 (0-2 represent core-to-core interrupts, 3 represents the PCIe\_0 interrupt, and 4 represents the PCIe\_1 interrupt). Each of the seven cores can support up to three outstanding core-to-core interrupts and two outstanding PCIe-to-core interrupts.

The following table shows the register and field structure for IRCPnIGRx and IRCPnISRx. It applies to every CPn.

Table 16. Register and field structure for CPn

|   Interrupt number ( x ) | Interrupt type               | IRCP n GR x fields   | IRCP n ISR x fields   |
|--------------------------|------------------------------|----------------------|-----------------------|
|                        0 | CP n core-to-core interrupt0 | INT_EN               | CP0_INT-CP3_INT       |
|                        1 | CP n core-to-core interrupt1 | INT_EN               | CP0_INT-CP3_INT       |
|                        2 | CP n core-to-core interrupt2 | INT_EN               | CP0_INT-CP3_INT       |
|                        3 | PCIe_0-to-core interrupt     | INT0_EN-INT15_EN     | CP0_INT-CP15_INT      |
|                        4 | PCIe_1-to-core interrupt     | INT0_EN-INT15_EN     | CP0_INT-CP15_INT      |

## 8.5.1.1 Core-to-core MSIs

The next figure depicts the sequence for initiating a core-to-core MSI, in which CPm represents the initiating core, CPn represents the target core, and CPx indicates the MSI number. CPm writes to the IRCPnIGRx to initiate an MSI. The outstanding MSI that CPm initiates, targeting CPn, is reflected in the corresponding bit-mapped field in IRCPnISRx. For example, an MSI is initiated by CP6 by writing to IRCPnIGR[INT\_EN], and then reflected in IRCPnISRx[CP6\_INT].

## NOTE

Three core-to-core MSIs are available. Therefore, at any given time, the different cores can initiate up to three pending MSIs.

<!-- image -->

Miscellaneous System Control Module (MSCM)

## 8.5.1.2 PCIe-to-core MSIs

The following figure depicts the sequence for initiating a PCIe-to-core interrupt, in which CPn represents the target core. PCIe writes to IRCPnIGRp to initiate an MSI. The outstanding MSI targeting CPn is reflected in IRCPnISR3. This register contains bit-mapped fields indicating the initiating source of the MSI. A given core can support up to 16 outstanding PCIe-initiated MSIs.

<!-- image -->

## 8.5.2 Interrupt steering and semaphores

This section discusses these topics:

- Interrupt handling overview
- MSCM interrupt router functional description

## 8.5.2.1 Interrupt handling overview

The interrupt handling mechanisms of the Cortex-A53 and Cortex-M7 cores differ significantly. The Cortex-A53 processor uses a simple, two-interrupt request mechanism: fast interrupt request (FIQ) and interrupt request (IRQ), with two corresponding exception vector instructions, while the Cortex-M7 has a nested vector interrupt controller (NVIC) tightly coupled to the processor core. The real-time performance of Cortex-M7 means that the NVIC directly provides the appropriate interrupt vector, in the form of the starting instruction address for the interrupt handler, to the core. These Cortex-M7 architectural features directly translate into faster interrupt service routine (ISR) entries and exit capabilities, with an improved runtime performance. See the Arm core technical reference manuals for details.

In the Cortex-A53 core complex, a generic interrupt controller (GIC) manages the IRQ collection and prioritization for the processor and provides a functionality similar to the NVIC of Cortex-M7. To minimize software complexity, a common view of the interrupt requests and their routing mechanisms is implemented, although it must be recognized that the differences between the NVIC and the GIC do require the ISRs to be customized for the appropriate processor.

In this architecture, a total of 240 IRQs are supported where this parameter is defined by the realistic limits of the NVIC implementation, both in terms of silicon size and supported frequency of operation. These 240 IRQs are split into a total of eight directed requests and 232+ shared peripheral requests. Unless noted otherwise, let the directed requests be defined as INT[7:0] and the shared peripheral requests as INT[239:8]. The association of the interrupt request bit number and its corresponding position within the IRQ vectors is needed for both the NVIC and GIC service routines.

## 8.5.2.2 MSCM interrupt router functional description

As described in MSCM register descriptions, the interrupt routing registers enable the steering of requests to the processor cores.

Miscellaneous System Control Module (MSCM)

## Chapter 9 Miscellaneous Control Module (MCM)

## 9.1 Introduction

The Miscellaneous Control Module (MCM) provides miscellaneous control functions and contains Cortex-M7 local memory descriptors.

## NOTE

MCM is accessible using the Private Peripheral Bus of Cortex-M7.

## 9.1.1 Features

The MCM includes the following features:

- Program-visible information on the platform configuration and revision
- Floating Point Exception monitor and interrupt control
- Local memory descriptors:
- ITCM
- D0TCM
- D1TCM
- ICACHE
- DCACHE

## 9.2 Memory map/register descriptions

The memory map and register descriptions below describe the registers using byte addresses.

## NOTE

Writing in read-only registers at 0x0 results in a bus error.

## 9.2.1 MCM register descriptions

## 9.2.1.1 MCM memory map

MCM base address: E008\_0000h

| Offset   | Register                                |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------|-------------------|----------|---------------|
| 0h       | SoC-defined Platform Revision (PLREV)   |                16 | R        | 0000h         |
| 2h       | Processor Core Type (PCT)               |                16 | R        | AC70h         |
| Ch       | Core Platform Control (CPCR)            |                32 | RW       | 0000_0200h    |
| 10h      | Interrupt Status and Control (ISCR)     |                32 | RW       | 0000_0000h    |
| 400h     | Local Memory Descriptor 0 (LMEM_DESC_0) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

## Table continued from the previous page...

| Offset      | Register                                              |   Width (In bits) | Access   | Reset value   |
|-------------|-------------------------------------------------------|-------------------|----------|---------------|
| 404h - 408h | Local Memory Descriptor a (LMEM_DESC_1 - LMEM_DESC_2) |                32 | RW       | 8604_2000h    |
| 40Ch        | Local Memory Descriptor 3 (LMEM_DESC_3)               |                32 | RW       | 8626_4000h    |
| 410h        | Local Memory Descriptor 4 (LMEM_DESC_4)               |                32 | RW       | 8644_6000h    |

## 9.2.1.2 SoC-defined Platform Revision (PLREV)

## Offset

| Register   | Offset   |
|------------|----------|
| PLREV      | 0h       |

## Function

The PLREV is a 16-bit read-only register specifying an SoC-defined platform revision number. The state of this register is defined by a platform input signal; it can only be read from the IPS programming model. Any attempted write is ignored.

## Diagram

Bits

15

14

13

12

11

10

9

8

7

6

5

4

3

2

1

0

R

PLREV

W

Reset

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

0

<!-- image -->

## Fields

| Field   | Function                                                                                                    |
|---------|-------------------------------------------------------------------------------------------------------------|
| 15-0    | The PLREV[15:0] field is specified by a platform input signal to define a software-visible revision number. |
| PLREV   |                                                                                                             |

## 9.2.1.3 Processor Core Type (PCT)

## Offset

| Register   | Offset   |
|------------|----------|
| PCT        | 2h       |

## Function

The PCT is a 16-bit read-only register specifying the architecture of the processor core within the platform on the device. The state of this register is defined by a module input signal, which can only be read from the IPS programming model. Any attempted write is ignored.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                           |
|---------|----------------------------------------------------------------------------------------------------|
| 15-0    | This MCM design supports the Arm Cortex M7 core. The following value identifies this core complex. |
| PCT     | 1010_1100_0111_0000b - Arm Cortex M7                                                               |

## 9.2.1.4 Core Platform Control (CPCR)

## Offset

| Register   | Offset   |
|------------|----------|
| CPCR       | Ch       |

## Function

CR defines the arbitration and protection schemes for the two system RAM arrays.

## Diagram

<!-- image -->

Miscellaneous Control Module (MCM)

## Fields

| Field          | Function                                                                                                                                                                                                                                                                         |
|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-28 -        | Reserved                                                                                                                                                                                                                                                                         |
| 27 CM7_AHBSPRI | AHB Slave Priority This field indicates the access priority on the AHBS port of the Cortex-M7. This setting has no effect unless enabled by AHBSCR[CTL] 1 of the CM7 core. NOTE 0b - Uses a round-robin arbitration scheme 1b - AHB-slave access has priority over a core access |
| 26-11 -        | Reserved                                                                                                                                                                                                                                                                         |
| 10 -           | Reserved                                                                                                                                                                                                                                                                         |
| 9 -            | Reserved                                                                                                                                                                                                                                                                         |
| 8-0 -          | Reserved                                                                                                                                                                                                                                                                         |

1. For more information see Cortex-M7 documentation: Arm Cortex-M7 Processor Technical Reference Manual at www.arm.com.

## 9.2.1.5 Interrupt Status and Control (ISCR)

## Offset

| Register   | Offset   |
|------------|----------|
| ISCR       | 10h      |

## Function

The MCM\_ISCR register defines the configuration of, and reports status for, a number of core-related interrupt exception conditions. It includes:

- Enable and status fields associated with the core's floating-point exceptions
- Bus errors associated with the core's cache write buffer
- Events associated with the debug ETB module

The individual event indicators are first qualified with their exception enables, and then logically summed to form an interrupt request sent to the core's NVIC.

Bits 15-8 are read-only indicator flags based on the processor's FPSCR register. Attempted writes to these fields are ignored. When these flags are 1, they retain this value until software clears the corresponding FPSCR field. For more information see Cortex-M7 documentation: Arm Cortex-M7 Processor Technical Reference Manual at www.arm.com.

## Diagram

<!-- image -->

| Bits   | 31    | 30   | 29   | 28    | 27     | 26     | 25     | 24    | 23   | 22     | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------|------|------|-------|--------|--------|--------|-------|------|--------|------|------|------|------|------|------|
| R W    | FIDCE | 0    | 0    | FIXCE | FUFC E | FOFC E | FDZC E | FIOCE | 0    | 0      | WABE | 0    | 0    | 0    | 0    | 0    |
| Reset  | 0     | 0    | 0    | 0     | 0      | 0      | 0      | 0     | 0    | 0      | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15    | 14   | 13   | 12    | 11     | 10     | 9      | 8     | 7    | 6      | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | FIDC  | 0    |      | FIXC  | FUFC   | FOFC   | FDZC   | FIOC  | 0    | WABS O | WABS | 0    | 0    | 0    | 0    | 0    |
| W      |       |      |      |       |        |        |        |       |      |        | W1C  |      |      |      |      |      |
| Reset  | 0     | 0    | 0    | 0     | 0      | 0      | 0      | 0     | 0    | 0      | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field    | Function                                                                         |
|----------|----------------------------------------------------------------------------------|
| 31 FIDCE | FPU Input Denormal Interrupt Enable 0b - Disable interrupt 1b - Enable interrupt |
| 30-29 -  | Reserved                                                                         |
| 28 FIXCE | FPU Inexact Interrupt Enable 0b - Disable interrupt 1b - Enable interrupt        |
| 27 FUFCE | FPU Underflow Interrupt Enable 0b - Disable interrupt 1b - Enable interrupt      |
| 26 FOFCE | FPU Overflow Interrupt Enable 0b - Disable interrupt 1b - Enable interrupt       |
| 25 FDZCE | FPU Divide-by-Zero Interrupt Enable 0b - Disable interrupt 1b - Enable interrupt |
| 24 FIOCE | FPU Invalid Operation Interrupt Enable                                           |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                      |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - Disable interrupt 1b - Enable interrupt                                                                                                                                                                                                                                                                                  |
| 23-22 - | Reserved                                                                                                                                                                                                                                                                                                                      |
| 21 WABE | TCM Write Abort Interrupt Enable 0b - Disable interrupt 1b - Enable Interrupt                                                                                                                                                                                                                                                 |
| 20-16 - | Reserved                                                                                                                                                                                                                                                                                                                      |
| 15 FIDC | FPU Input Denormal Interrupt Status This read-only field is a copy of the core's FPSCR[IDC] field. It indicates that an input denormalized number has been detected in the processor's FPU. When this field is 1, it retains this value until software clears the FPSCR[IDC] field. 0b - No interrupt 1b - Interrupt occurred |
| 14-13 - | Reserved                                                                                                                                                                                                                                                                                                                      |
| 12 FIXC | FPU Inexact Interrupt Status This read-only field is a copy of the core's FPSCR[IXC] field. It indicates that an inexact number has been detected in the processor's FPU. When this field is 1, it retains this value until software clears the FPSCR[IXC] field. 0b - No interrupt 1b - Interrupt occurred                   |
| 11 FUFC | FPU Underflow Interrupt Status This read-only field is a copy of the core's FPSCR[UFC] field. It indicates that an underflow has been detected in the processor's FPU. When this field is 1, it retains this value until software clears the FPSCR[UFC] field. 0b - No interrupt 1b - Interrupt occurred                      |
| 10 FOFC | FPU Overflow Interrupt Status This read-only field is a copy of the core's FPSCR[OFC] field. It indicates that an overflow has been detected in the processor's FPU. When this field is 1, it retains this value until software clears the FPSCR[OFC] field.                                                                  |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                    |
|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - No interrupt 1b - Interrupt occurred                                                                                                                                                                                                                                                                                   |
| 9 FDZC  | FPU Divide-by-Zero Interrupt Status This read-only field is a copy of the core's FPSCR[DZC] field. It indicates that a divide-by-zero operation has been detected in the processor's FPU. When this field is 1, it retains this value until software clears the FPSCR[DZC] field. 0b - No interrupt 1b - Interrupt occurred |
| 8 FIOC  | FPU Invalid Operation Interrupt Status This read-only field is a copy of the core's FPSCR[IOC] field. It indicates that an illegal operation has been detected in the processor's FPU. When this field is 1, it retains this value until software clears the FPSCR[IOC] field. 0b - No interrupt 1b - Interrupt occurred    |
| 7 -     | Reserved                                                                                                                                                                                                                                                                                                                    |
| 6 WABSO | Write Abort on Slave Overrun The overrun conditions are reported only if WABE=1. 0b - No write abort overrun 1b - Write abort overrun occurred                                                                                                                                                                              |
| 5 WABS  | Write Abort on Slave This field indicates when a write abort has occurred on the AHBS interface. 0b - No write abort occurred on AHBS interface 1b - Write abort occurred on AHBS interface                                                                                                                                 |
| 4-0 -   | Reserved                                                                                                                                                                                                                                                                                                                    |

## 9.2.1.6 Local Memory Descriptor 0 (LMEM\_DESC\_0)

## Offset

| Register    | Offset   |
|-------------|----------|
| LMEM_DESC_0 | 400h     |

## Function

## NOTE

The DESC\_a registers map to the LMEMs like this:

- DESC\_0: Not present
- DESC\_1: D0TCM
- DESC\_2: D1TCM
- DESC\_3: ICACHE
- DESC\_4: DCACHE

## NOTE

The reserved bits can be read and written (instead of read as zero and write ignored). Setting any of these bits does not have any functional impact.

<!-- image -->

| Diagram Bits   | 31   | 30   | 29       | 28         | 27         | 26         | 25         | 24         | 23         | 22         | 21         | 20         | 19       | 18       | 17       | 16       |
|----------------|------|------|----------|------------|------------|------------|------------|------------|------------|------------|------------|------------|----------|----------|----------|----------|
| R              | LMV  |      | Reserved | LMSZ H     | LMSZ       | LMSZ       | LMSZ       | LMSZ       | WY         | WY         | WY         | WY         | DPW      | DPW      | DPW      | Reserv   |
| W              |      |      |          |            |            |            |            |            |            |            |            |            |          |          |          | ed       |
| Reset          | 0    | 0    | 0        | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0        | 0        | 0        | 0        |
| Bits           | 15   | 14   | 13       | 12         | 11         | 10         | 9          | 8          | 7          | 6          | 5          | 4          | 3        | 2        | 1        | 0        |
| R              | MT   | MT   | MT       |            |            |            |            |            |            |            |            |            | Reserved | Reserved |          |          |
|                |      |      |          | Reserved W | Reserved W | Reserved W | Reserved W | Reserved W | Reserved W | Reserved W | Reserved W | Reserved W | Reserved | Reserved | Reserved | Reserved |
| Reset          | 0    | 0    | 0        | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0        | 0        | 0        | 0        |

## Fields

| Field    | Function                                                                                                                                          |
|----------|---------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 LMV   | Local Memory Valid This read-only field defines the validity (presence) of the local memory. 0b - LMEM n not present 1b - LMEM n present          |
| 30-29 -  | Reserved                                                                                                                                          |
| 28 LMSZH | LMEM Size Hole This field is used for local memories that are not fully populated (that is, memory "hole" in the upper 25 %of the address range). |

Table continues on the next page...

Miscellaneous Control Module (MCM)

Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                  |
|------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-24 LMSZ | Local Memory Size 0000b - 0 KB 0001b - 1 KB 0010b - 2 KB 0011b - 4 KB 0100b - 8 KB 0101b - 16 KB 0110b - 32 KB 0111b - 64 KB 1000b - 128 KB 1001b - 256 KB 1010b - 512 KB 1011b - 1024 KB 1100b - 2048 KB 1101b - 4096 KB 1110b - 8192 KB |
| 23-20 WY   | Level 1 Cache Ways 0000b - No cache 0010b - 2-way set associative 0100b - 4-way set associative                                                                                                                                           |
| 19-17 DPW  | Data Path Width LMEM data path width. This read-only field defines the width of the local memory. 000b-001b - Reserved 010b - LMEM n is 32-bits wide 011b - LMEM n is 64-bits wide 100b-111b - Reserved                                   |
| 16 -       | Reserved                                                                                                                                                                                                                                  |
| 15-13 MT   | Memory Type 000b - ITCM 001b - DTCM                                                                                                                                                                                                       |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                    |
|---------|-----------------------------|
|         | 010b - ICACHE 011b - DCACHE |
| 12-4 -  | Reserved                    |
| 3-2 -   | Reserved                    |
| 1-0 -   | Reserved                    |

## 9.2.1.7 Local Memory Descriptor a (LMEM\_DESC\_1 - LMEM\_DESC\_2)

## Offset

| Register    | Offset   |
|-------------|----------|
| LMEM_DESC_1 | 404h     |
| LMEM_DESC_2 | 408h     |

## Function

## NOTE

The DESC\_a registers map to the LMEMs like this:

- DESC\_0: Not present
- DESC\_1: D0TCM
- DESC\_2: D1TCM
- DESC\_3: ICACHE
- DESC\_4: DCACHE

## NOTE

The reserved bits can be read and written (instead of read as zero and write ignored). Setting any of these bits does not have any functional impact.

## Diagram

<!-- image -->

| Bits   | 31   | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16        |
|--------|------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|-----------|
| R      | LMV  | Reserved | Reserved | LMSZ H   | LMSZ     | LMSZ     | LMSZ     | LMSZ     | WY       | WY       | WY       | WY       | DPW      | DPW      | DPW      | Reserv ed |
| W      |      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |           |
| Reset  | 1    | 0        | 0        | 0        | 0        | 1        | 1        | 0        | 0        | 0        | 0        | 0        | 0        | 1        | 0        | 0         |
| Bits   | 15   | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0         |
| R      | MT   | MT       | MT       |          |          |          |          |          |          |          |          |          | Reserved | Reserved | Reserved | Reserved  |
| W      |      |          |          | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |          |          |          |           |
| Reset  | 0    | 0        | 1        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0         |

## Fields

| Field      | Function                                                                                                                                                                                                                                                                           |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 LMV     | Local Memory Valid This read-only field defines the validity (presence) of the local memory. 0b - LMEM n not present 1b - LMEM n present                                                                                                                                           |
| 30-29 -    | Reserved                                                                                                                                                                                                                                                                           |
| 28 LMSZH   | LMEM Size Hole This field is used for local memories that are not fully populated (that is, local memories that include a memory "hole" in the upper 25 %of the address range). 0b - LMEM n is a power-of-2 capacity 1b - LMEM n is not a power-of-2, with capacity of 0.75 x LMSZ |
| 27-24 LMSZ | Local Memory Size 0000b - 0 KB 0001b - 1 KB 0010b - 2 KB 0011b - 4 KB 0100b - 8 KB 0101b - 16 KB 0110b - 32 KB 0111b - 64 KB 1000b - 128 KB                                                                                                                                        |

Table continues on the next page...

Miscellaneous Control Module (MCM)

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                           |
|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | 1010b - 512 KB 1011b - 1024 KB 1100b - 2048 KB 1101b - 4096 KB 1110b - 8192 KB 1111b - 16384 KB                                                                                    |
| 23-20 WY  | Level 1 Cache Ways 0000b - No cache 0010b - 2-way set associative 0100b - 4-way set associative                                                                                    |
| 19-17 DPW | Data Path Width LMEM data path width. This read-only field defines the width of the local memory. 000b-001b - Reserved 010b - LMEM n is 32-bits wide 011b - LMEM n is 64-bits wide |
| 16 -      | Reserved                                                                                                                                                                           |
| 15-13 MT  | Memory Type 000b - ITCM 001b - DTCM 010b - ICACHE 011b - DCACHE                                                                                                                    |
| 12-4 -    | Reserved                                                                                                                                                                           |
| 3-2 -     | Reserved                                                                                                                                                                           |
| 1-0 -     | Reserved                                                                                                                                                                           |

## 9.2.1.8 Local Memory Descriptor 3 (LMEM\_DESC\_3)

## Offset

| Register    | Offset   |
|-------------|----------|
| LMEM_DESC_3 | 40Ch     |

## Function

## NOTE

The DESC\_a registers map to the LMEMs like this:

- DESC\_0: Not present
- DESC\_1: D0TCM
- DESC\_2: D1TCM
- DESC\_3: ICACHE
- DESC\_4: DCACHE

## NOTE

The reserved bits can be read and written (instead of read as zero and write ignored). Setting any of these bits does not have any functional impact.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                              |
|---------|-----------------------------------------------------------------------------------------------------------------------|
| 31      | Local Memory Valid                                                                                                    |
| LMV     | This read-only field defines the validity (presence) of the local memory. 0b - LMEM n not present 1b - LMEM n present |
| 30-29   | Reserved                                                                                                              |

Table continues on the next page...

Miscellaneous Control Module (MCM)

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                           |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -          |                                                                                                                                                                                                                                                                                    |
| 28 LMSZH   | LMEM Size Hole This field is used for local memories that are not fully populated (that is, local memories that include a memory "hole" in the upper 25 %of the address range). 0b - LMEM n is a power-of-2 capacity 1b - LMEM n is not a power-of-2, with capacity of 0.75 x LMSZ |
| 27-24 LMSZ | Local Memory Size 0000b - 0 KB 0001b - 1 KB 0010b - 2 KB 0011b - 4 KB 0100b - 8 KB 0101b - 16 KB 0110b - 32 KB 0111b - 64 KB 1000b - 128 KB 1001b - 256 KB 1010b - 512 KB 1011b - 1024 KB 1100b - 2048 KB 1101b - 4096 KB 1110b - 8192 KB                                          |
| 23-20 WY   | Level 1 Cache Ways 0000b - No cache 0010b - 2-way set associative 0100b - 4-way set associative                                                                                                                                                                                    |
| 19-17 DPW  | Data Path Width LMEM data path width. This read-only field defines the width of the local memory. 000b-001b - Reserved 010b - LMEM n is 32-bits wide 011b - LMEM n is 64-bits wide 100b-111b - Reserved                                                                            |

Table continues on the next page...

Table continued from the previous page...

| Field    | Function                                                        |
|----------|-----------------------------------------------------------------|
| 16 -     | Reserved                                                        |
| 15-13 MT | Memory Type 000b - ITCM 001b - DTCM 010b - ICACHE 011b - DCACHE |
| 12-4 -   | Reserved                                                        |
| 3-2 -    | Reserved                                                        |
| 1-0 -    | Reserved                                                        |

## 9.2.1.9 Local Memory Descriptor 4 (LMEM\_DESC\_4)

## Offset

| Register    | Offset   |
|-------------|----------|
| LMEM_DESC_4 | 410h     |

## Function

## NOTE

The DESC\_a registers map to the LMEMs like this:

- DESC\_0: Not present
- DESC\_1: D0TCM
- DESC\_2: D1TCM
- DESC\_3: ICACHE
- DESC\_4: DCACHE

## NOTE

The reserved bits can be read and written (instead of read as zero and write ignored). Setting any of these bits does not have any functional impact.

## Diagram

<!-- image -->

| Bits   | 31   | 30       | 29       | 28       | 27       | 26       | 25       | 24       | 23       | 22       | 21       | 20       | 19       | 18       | 17       | 16        |
|--------|------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|-----------|
| R      | LMV  | Reserved | Reserved | LMSZ H   | LMSZ     | LMSZ     | LMSZ     | LMSZ     | WY       | WY       | WY       | WY       | DPW      | DPW      | DPW      | Reserv ed |
| W      |      |          |          |          |          |          |          |          |          |          |          |          |          |          |          |           |
| Reset  | 1    | 0        | 0        | 0        | 0        | 1        | 1        | 0        | 0        | 1        | 0        | 0        | 0        | 1        | 0        | 0         |
| Bits   | 15   | 14       | 13       | 12       | 11       | 10       | 9        | 8        | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0         |
| R      | MT   | MT       | MT       |          |          |          |          |          |          |          |          |          | Reserved | Reserved | Reserved | Reserved  |
| W      |      |          |          | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |          |          |          |           |
| Reset  | 0    | 1        | 1        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0         |

## Fields

| Field      | Function                                                                                                                                                                                                                                                                           |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 LMV     | Local Memory Valid This read-only field defines the validity (presence) of the local memory. 0b - LMEM n not present 1b - LMEM n present                                                                                                                                           |
| 30-29 -    | Reserved                                                                                                                                                                                                                                                                           |
| 28 LMSZH   | LMEM Size Hole This field is used for local memories that are not fully populated (that is, local memories that include a memory "hole" in the upper 25 %of the address range). 0b - LMEM n is a power-of-2 capacity 1b - LMEM n is not a power-of-2, with capacity of 0.75 x LMSZ |
| 27-24 LMSZ | Local Memory Size 0000b - 0 KB 0001b - 1 KB 0010b - 2 KB 0011b - 4 KB 0100b - 8 KB 0101b - 16 KB 0110b - 32 KB 0111b - 64 KB 1000b - 128 KB                                                                                                                                        |

Table continues on the next page...

Miscellaneous Control Module (MCM)

Table continued from the previous page...

| Field     | Function                                                                                                                                                                           |
|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | 1010b - 512 KB 1011b - 1024 KB 1100b - 2048 KB 1101b - 4096 KB 1110b - 8192 KB 1111b - 16384 KB                                                                                    |
| 23-20 WY  | Level 1 Cache Ways 0000b - No cache 0010b - 2-way set associative 0100b - 4-way set associative                                                                                    |
| 19-17 DPW | Data Path Width LMEM data path width. This read-only field defines the width of the local memory. 000b-001b - Reserved 010b - LMEM n is 32-bits wide 011b - LMEM n is 64-bits wide |
| 16 -      | Reserved                                                                                                                                                                           |
| 15-13 MT  | Memory Type 000b - ITCM 001b - DTCM 010b - ICACHE 011b - DCACHE                                                                                                                    |
| 12-4 -    | Reserved                                                                                                                                                                           |
| 3-2 -     | Reserved                                                                                                                                                                           |
| 1-0 -     | Reserved                                                                                                                                                                           |

## 9.3 Functional description

## 9.3.1 Interrupts

MCM generates an interrupt if any of the following are true:

- FPU input denormal interrupt is enabled (FIDCE) and an input is denormalized (FIDC).
- FPU inexact interrupt is enabled (FIXCE) and a number is inexact (FIXC).
- FPU underflow interrupt is enabled (FUFCE) and an underflow occurs (FUFC).
- FPU overflow interrupt is enabled (FOFCE) and an overflow occurs (FOFC).
- FPU divide-by-zero interrupt is enabled (FDZCE) and a divide-by-zero occurs (FDZC).
- FPU invalid operation interrupt is enabled (FDZCE) and an invalid operation occurs (FDZC).
- Write abort interrupt is enabled (WABE) and a write abort occurs (CM7 WABORTS INDICATOR).

## Determining interrupt source

To determine the exact source of the interrupt for Cortex-M7 core, qualify the interrupt status flags with the corresponding interrupt enable fields.

- MCM\_ISCR[31:16] &amp;&amp; MCM\_ISCR[15:0]
- Search the result for asserted flags, which indicate the exact interrupt sources.

## 9.4 Glossary

ITCM

Instruction Tightly Coupled Memory

DTCM

Data Tightly Coupled Memory

ICACHE

Instruction Cache Memory

DCACHE

Data Cache Memory

Miscellaneous Control Module (MCM)

## Chapter 10 A53 Cluster General Purpose Registers (A53\_GPR)

## 10.1 Introduction

The Cortex-A53 cluster GPRs provide status and control the configuration of the Cortex-A53 clusters/cores and GIC500.

## 10.2 Technical reference

Many of the register fields in this chapter are documented in more detail in Arm   Cortex  -A53 MPCore Processor Technical Reference Manual, Revision r0p4, at https://www.arm.com.

## 10.3 A53\_CLUSTER\_GPR register descriptions

## 10.3.1 A53\_CLUSTER\_GPR memory map

A53\_GPR base address: 4007\_C400h

| Offset   | Register                              |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------------|-------------------|----------|---------------|
| 0h       | GPR00 (GPR00)                         |                32 | RW       | 0700_036Fh    |
| 4h       | GPR01 (GPR01)                         |                32 | RW       | 0000_0000h    |
| 18h      | GPR06 (GPR06)                         |                32 | RW       | 0000_0004h    |
| 1Ch      | GPR07 (GPR07)                         |                32 | RW       | 0001_0000h    |
| 20h      | GPR08 (GPR08)                         |                32 | R        | 0000_0000h    |
| 24h      | GPR09 (GPR09)                         |                32 | RW       | 0000_0000h    |
| 28h      | Cluster0 Core0 CPUMERRSR High (GPR10) |                32 | R        | 0000_0000h    |
| 2Ch      | Cluster0 Core0 CPUMERRSR Low (GPR11)  |                32 | R        | 0000_0000h    |
| 30h      | Cluster0 Core1 CPUMERRSR High (GPR12) |                32 | R        | 0000_0000h    |
| 34h      | Cluster0 Core1 CPUMERRSR Low (GPR13)  |                32 | R        | 0000_0000h    |
| 38h      | Cluster1 Core0 CPUMERRSR High (GPR14) |                32 | R        | 0000_0000h    |
| 3Ch      | Cluster1 Core0 CPUMERRSR Low (GPR15)  |                32 | R        | 0000_0000h    |
| 40h      | Cluster1 Core1 CPUMERRSR High (GPR16) |                32 | R        | 0000_0000h    |
| 44h      | Cluster1 Core1 CPUMERRSR Low (GPR17)  |                32 | R        | 0000_0000h    |
| 48h      | Cluster0 L2MERRSR High (GPR18)        |                32 | R        | 0000_0000h    |
| 4Ch      | Cluster0 L2MERRSR Low (GPR19)         |                32 | R        | 0000_0000h    |
| 50h      | Cluster1 L2MERRSR High (GPR20)        |                32 | R        | 0000_0000h    |
| 54h      | GPR21 (GPR21)                         |                32 | R        | 0000_0000h    |

## 10.3.2 GPR00 (GPR00)

## Offset

| Register   | Offset   |
|------------|----------|
| GPR00      | 0h       |

## Function

Controls CA53 system counter clock division factor and configurations for Cortex-A53 clusters.

## Diagram

<!-- image -->

## Fields

| Field                            | Function                                                                                                   |
|----------------------------------|------------------------------------------------------------------------------------------------------------|
| 31-27 -                          | Reserved                                                                                                   |
| 26-24 CA53_COUNTE R_CLK_DIV_VA L | CA53 System Counter Clock Divide Value A programmed value of N divides the counter clock frequency by N+1. |
| 23-22 -                          | Reserved                                                                                                   |
| 21 CA53_1_CORE 1_VINITHI         | VINITHI Of Core1 Of Cluster1 Reflects the state of the VINITHI signal. See Technical reference.            |
| 20 CA53_1_CORE 0_VINITHI         | VINITHI Of Core0 Of Cluster1 Reflects the state of the VINITHI signal. See Technical reference.            |
| 19                               | VINITHI Of Core1 Of Cluster0                                                                               |

Table continues on the next page...

## Table continued from the previous page...

| Field                    | Function                                                                                                                                                                                                   |
|--------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CA53_0_CORE 1_VINITHI    | Reflects the state of the VINITHI signal. See Technical reference.                                                                                                                                         |
| 18 CA53_0_CORE 0_VINITHI | VINITHI Of Core0 Of Cluster0 Reflects the state of the VINITHI signal. See Technical reference.                                                                                                            |
| 17 CA53_1_CORE 1_CFGTE   | CFGTE Of Core1 Of Cluster1 Reflects the state of the CFGTE signal that enables T32 exceptions at reset. See Technical reference.                                                                           |
| 16 CA53_1_CORE 0_CFGTE   | CFGTE Of Core0 Of Cluster1 Reflects the state of the CFGTE signal that enables T32 exceptions at reset. See Technical reference.                                                                           |
| 15 CA53_1_CORE 1_CFGEND  | CFGEND Of Core1 Of Cluster1 Reflects the state of the CFGEND signal that describes the endianness configuration at reset. See Technical reference. The default value of this bit must not be changed. NOTE |
| 14 CA53_1_CORE 0_CFGEND  | CFGEND Of Core0 Of Cluster1 Reflects the state of the CFGEND signal that describes the endianness configuration at reset. See Technical reference. The default value of this bit must not be changed. NOTE |
| 13 CA53_0_CORE 1_CFGTE   | CFGTE Of Core1 Of Cluster0 Reflects the state of the CFGTE signal that enables T32 exceptions at reset. See Technical reference.                                                                           |
| 12 CA53_0_CORE 0_CFGTE   | CFGTE Of Core0 Of Cluster0 Reflects the state of the CFGTE signal that enables T32 exceptions at reset. See Technical reference.                                                                           |
| 11 CA53_0_CORE 1_CFGEND  | CFGEND Of Core1 Of Cluster0 Reflects the state of the CFGEND signal that describes the endianness configuration at reset. See Technical reference. The default value of this bit must not be changed. NOTE |
| 10                       | CFGEND Of Core0 Of Cluster0                                                                                                                                                                                |

Table continues on the next page...

## Table continued from the previous page...

| Field                          | Function                                                                                                                                                                       |
|--------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CA53_0_CORE 0_CFGEND           | Reflects the state of the CFGEND signal that describes the endianness configuration at reset. See Technical reference. The default value of this bit must not be changed. NOTE |
| 9 CA53_1_BROA DCASTOUTER       | BROADCASTOUTER Of Cluster1 Reflects the state of the BROADCASTOUTER signal. See Technical reference. The default value of this bit must not be changed. NOTE                   |
| 8 CA53_1_BROA DCASTINNER       | BROADCASTINNER Of Cluster1 Reflects the state of the BROADCASTINNER signal. See Technical reference. The default value of this bit must not be changed. NOTE                   |
| 7 CA53_1_BROA DCASTCACHE MAINT | BROADCASTCACHEMAINT Of Cluster1 Reflects the state of the BROADCASTCACHEMAINT signal. See Technical reference. The default value of this bit must not be changed. NOTE         |
| 6 CA53_0_BROA DCASTOUTER       | BROADCASTOUTER Of Cluster0 Reflects the state of the BROADCASTOUTER signal. See Technical reference. The default value of this bit must not be changed. NOTE                   |
| 5 CA53_0_BROA DCASTINNER       | BROADCASTINNER Of Cluster0 Reflects the state of the BROADCASTINNER signal. See Technical reference. The default value of this bit must not be changed. NOTE                   |
| 4 CA53_0_BROA DCASTCACHE MAINT | BROADCASTCACHEMAINT Of Cluster0 Reflects the state of the BROADCASTCACHEMAINT signal. See Technical reference. The default value of this bit must not be changed. NOTE         |
| 3 CA53_1_CORE 1_AA64nAA32      | AA64nAA32 Of Core1 Of Cluster1 Reflects the state of the register width state (AA64nAA32) signal. See Technical reference.                                                     |

Table continues on the next page...

Table continued from the previous page...

| Field                     | Function                                                                                                                   |
|---------------------------|----------------------------------------------------------------------------------------------------------------------------|
| 2 CA53_1_CORE 0_AA64nAA32 | AA64nAA32 Of Core0 Of Cluster1 Reflects the state of the register width state (AA64nAA32) signal. See Technical reference. |
| 1 CA53_0_CORE 1_AA64nAA32 | AA64nAA32 Of Core1 Of Cluster0 Reflects the state of the register width state (AA64nAA32) signal. See Technical reference. |
| 0 CA53_0_CORE 0_AA64nAA32 | AA64nAA32 Of Core0 Of Cluster0 Reflects the state of the register width state (AA64nAA32) signal. See Technical reference. |

## 10.3.3 GPR01 (GPR01)

## Offset

| Register   | Offset   |
|------------|----------|
| GPR01      | 4h       |

## Function

Controls WFE event generation, clock gating, and CP15SDISABLE for Cortex-A53 clusters.

## Diagram

<!-- image -->

## Fields

| Field   | Function   |
|---------|------------|
| 31-28   | Reserved   |

Table continues on the next page...

## Table continued from the previous page...

| Field                          | Function                                                                                                                                                                                                                                                                                                                            |
|--------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27 CA53_1_CORE 1_CP15SDISAB LE | CP15SDISABLE Of Core1 Of Cluster1 Reflects the state of the CP15SDISABLE signal. See Technical reference.                                                                                                                                                                                                                           |
| 26 CA53_1_CORE 0_CP15SDISAB LE | CP15SDISABLE Of Core0 Of Cluster1 Reflects the state of the CP15SDISABLE signal. See Technical reference.                                                                                                                                                                                                                           |
| 25 CA53_0_CORE 1_CP15SDISAB LE | CP15SDISABLE Of Core1 Of Cluster0 Reflects the state of the CP15SDISABLE signal. See Technical reference.                                                                                                                                                                                                                           |
| 24 CA53_0_CORE 0_CP15SDISAB LE | CP15SDISABLE Of Core0 Of Cluster0 Reflects the state of the CP15SDISABLE signal. See Technical reference.                                                                                                                                                                                                                           |
| 23-10 -                        | Reserved                                                                                                                                                                                                                                                                                                                            |
| 9 CLUSTER1_CG _EN              | Cluster1 Clock Gating Enable Enables or disables the gating of cluster1 clock during STANDBYWFIL2 retention state. 0b - Disable 1b - Enable                                                                                                                                                                                         |
| 8 CLUSTER0_CG _EN              | Cluster0 Clock Gating Enable Enables or disables the gating of cluster0 clock during STANDBYWFIL2 retention state. 0b - Disable 1b - Enable                                                                                                                                                                                         |
| 7-2 -                          | Reserved                                                                                                                                                                                                                                                                                                                            |
| 1 WFE_EVT_CA5 3_CLUSTER1       | WFE Event for Cortex-A53 Cluster1 Generates a wake-up event for cluster1 to exit from WFE retention state. It is particularly useful for heterogeneous cores in the system to wake the cluster from WFE state. Writing a 1 to this field generates an event. If you write a 1 to this field, you must then write a 0 to this field. |
| 0                              | WFE Event For Cortex-A53 Cluster0                                                                                                                                                                                                                                                                                                   |

Table continues on the next page...

A53 Cluster General Purpose Registers (A53\_GPR)

Table continued from the previous page...

| Field                  | Function                                                                                                                                                                                                                                                                                          |
|------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| WFE_EVT_CA5 3_CLUSTER0 | Generates a wake-up event for cluster0 to exit from WFE retention state. It is particularly useful for heterogeneous cores in the system to wake the cluster from WFE state. Writing a 1 to this field generates an event. If you write a 1 to this field, you must then write a 0 to this field. |

## 10.3.4 GPR06 (GPR06)

## Offset

| Register   | Offset   |
|------------|----------|
| GPR06      | 18h      |

## Function

Controls lockstep mode for Cortex-A53 clusters and GIC500 modules. See "Arm CoreLink Generic Interrupt Controller (GIC-500)" in the "ARM Modules" chapter.

## Diagram

<!-- image -->

## Fields

| Field   | Function                 |
|---------|--------------------------|
| 31-9    | Reserved                 |
| -       |                          |
| 8       | Reserved                 |
| -       |                          |
| 7-3     | Reserved                 |
| -       |                          |
| 2-1     | Lockstep Mode For GIC500 |

Table continues on the next page...

A53 Cluster General Purpose Registers (A53\_GPR)

Table continued from the previous page...

| Field               | Function                                                                                                                                                                                                 |
|---------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| GIC500_LOCK STEP_EN | Enables or disables Lockstep mode. 00b - Lockstep disabled with GIC0 enabled and GIC1 disabled 01b - Lockstep disabled with GIC0 disabled and GIC1 enabled 10b - Lockstep enabled 11b - Lockstep enabled |
| 0 CA53_LOCKST EP_EN | Lockstep Mode For Cortex-A53 Clusters Enables or disables Lockstep mode. Do not enable ACE DVM Snoop for Cortex-A53 cluster1 in Ncore if Lockstep mode is enabled. 0b - Disable 1b - Enable              |

## 10.3.5 GPR07 (GPR07)

## Offset

| Register   | Offset   |
|------------|----------|
| GPR07      | 1Ch      |

## Function

Drives cluster ID affinity values for Cortex-A53 clusters.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                            |
|---------|-----------------------------------------------------|
| 31-24   | Cluster ID Affinity Level 2 For Cortex-A53 Cluster1 |

Table continues on the next page...

A53 Cluster General Purpose Registers (A53\_GPR)

Table continued from the previous page...

| Field                       | Function                                            |
|-----------------------------|-----------------------------------------------------|
| CA53_1_CLUS TERIDAFF2       |                                                     |
| 23-16 CA53_1_CLUS TERIDAFF1 | Cluster ID Affinity Level 1 For Cortex-A53 Cluster1 |
| 15-8 CA53_0_CLUS TERIDAFF2  | Cluster ID Affinity Level 2 For Cortex-A53 Cluster0 |
| 7-0 CA53_0_CLUS TERIDAFF1   | Cluster ID Affinity Level 1 For Cortex-A53 Cluster0 |

## 10.3.6 GPR08 (GPR08)

## Offset

| Register   | Offset   |
|------------|----------|
| GPR08      | 20h      |

## Function

Provides the status of WFI, WFE, WFIL2, and warm reset of Cortex-A53 cluster cores.

## Diagram

<!-- image -->

## Fields

| Field                               | Function                                                                                                                                           |
|-------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-28 -                             | Reserved                                                                                                                                           |
| 27 CA53_1_CORE 1_STANDBYW FI_STATUS | STANDBYWFI Status Of Core1 Of Cluster1 Indicates the STANDBYWFI status of core1 of cluster1. 0b - Not in STANDBYWFI state 1b - In STANDBYWFI state |
| 26 CA53_1_CORE 0_STANDBYW FI_STATUS | STANDBYWFI Status Of Core0 Of Cluster1 Indicates the STANDBYWFI status of core0 of cluster1. 0b - Not in STANDBYWFI state 1b - In STANDBYWFI state |
| 25 CA53_0_CORE 1_STANDBYW FI_STATUS | STANDBYWFI Status Of Core1 Of Cluster0 Indicates the STANDBYWFI status of core1 of cluster0. 0b - Not in STANDBYWFI state 1b - In STANDBYWFI state |
| 24 CA53_0_CORE 0_STANDBYW FI_STATUS | STANDBYWFI Status Of Core0 Of Cluster0 Indicates the STANDBYWFI status of core0 of cluster0. 0b - Not in STANDBYWFI state 1b - In STANDBYWFI state |
| 23-20 -                             | Reserved                                                                                                                                           |
| 19 CA53_1_CORE 1_STANDBYW FE_STATUS | STANDBYWFE Status Of Core1 Of Cluster1 Indicates the STANDBYWFE status of core1 of cluster1. 0b - Not in STANDBYWFE state 1b - In STANDBYWFE state |
| 18 CA53_1_CORE 0_STANDBYW FE_STATUS | STANDBYWFE Status Of Core0 Of Cluster1 Indicates the STANDBYWFE status of core0 of cluster1. 0b - Not in STANDBYWFE state 1b - In STANDBYWFE state |
| 17                                  | STANDBYWFE Status Of Core1 Of Cluster0 Indicates the STANDBYWFE status of core1 of cluster0.                                                       |

Table continues on the next page...

A53 Cluster General Purpose Registers (A53\_GPR)

## Table continued from the previous page...

| Field                               | Function                                                                                                                                                       |
|-------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CA53_0_CORE 1_STANDBYW FE_STATUS    | 0b - Not in STANDBYWFE state 1b - In STANDBYWFE state                                                                                                          |
| 16 CA53_0_CORE 0_STANDBYW FE_STATUS | STANDBYWFE Status Of Core0 Of Cluster0 Indicates the STANDBYWFE status of core0 of cluster0. 0b - Not in STANDBYWFE state 1b - In STANDBYWFE state             |
| 15-10 -                             | Reserved                                                                                                                                                       |
| 9 CLUSTER1_ST ANDBYWFIL2_ STATUS    | STANDBYWFIL2 Status Of Cortex-A53 Cluster1 Indicates the STANDBYWFIL2 status of Cortex-A53 cluster1. 0b - Not in STANDBYWFIL2 state 1b - In STANDBYWFIL2 state |
| 8 CLUSTER0_ST ANDBYWFIL2_ STATUS    | STANDBYWFIL2 Status Of Cortex-A53 Cluster0 Indicates the STANDBYWFIL2 status of Cortex-A53 cluster0. 0b - Not in STANDBYWFIL2 state 1b - In STANDBYWFIL2 state |
| 7-4 -                               | Reserved                                                                                                                                                       |
| 3 CA53_1_CORE 1_WARM_RES ET_STATUS  | Warm Reset Status Of Core1 Of Cluster1 Indicates the warm reset status of core1 of cluster1. 0b - Reset in progress 1b - Reset request completed               |
| 2 CA53_1_CORE 0_WARM_RES ET_STATUS  | Warm Reset Status Of Core0 Of Cluster1 Indicates the warm reset status of core0 of cluster1. 0b - Reset in progress 1b - Reset request completed               |
| 1 CA53_0_CORE 1_WARM_RES ET_STATUS  | Warm Reset Status Of Core1 of Cluster0 Indicates the warm reset status of core1 of cluster0. 0b - Reset in progress 1b - Reset request completed               |

Table continues on the next page...

A53 Cluster General Purpose Registers (A53\_GPR)

Table continued from the previous page...

| Field                              | Function                                                                                                                                         |
|------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------|
| 0 CA53_0_CORE 0_WARM_RES ET_STATUS | Warm Reset Status Of Core0 Of Cluster0 Indicates the warm reset status of core0 of cluster0. 0b - Reset in progress 1b - Reset request completed |

## 10.3.7 GPR09 (GPR09)

## Offset

| Register   | Offset   |
|------------|----------|
| GPR09      | 24h      |

## Function

Drives the uppermost byte of the 40-bit reset vector base address of Cortex-A53 cores.

## Diagram

<!-- image -->

| Bits   | 31                           | 30                           | 29                           | 28                           | 27                           | 26                           | 25                           | 24                           | 23                           | 22                           | 21                           | 20                           | 19                           | 18                           | 17                           | 16                           |
|--------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|------------------------------|
| R W    | CA53_1_CORE1_RVBARADDR_39_32 | CA53_1_CORE1_RVBARADDR_39_32 | CA53_1_CORE1_RVBARADDR_39_32 | CA53_1_CORE1_RVBARADDR_39_32 | CA53_1_CORE1_RVBARADDR_39_32 | CA53_1_CORE1_RVBARADDR_39_32 | CA53_1_CORE1_RVBARADDR_39_32 | CA53_1_CORE1_RVBARADDR_39_32 | CA53_1_CORE0_RVBARADDR_39_32 | CA53_1_CORE0_RVBARADDR_39_32 | CA53_1_CORE0_RVBARADDR_39_32 | CA53_1_CORE0_RVBARADDR_39_32 | CA53_1_CORE0_RVBARADDR_39_32 | CA53_1_CORE0_RVBARADDR_39_32 | CA53_1_CORE0_RVBARADDR_39_32 | CA53_1_CORE0_RVBARADDR_39_32 |
| Reset  | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            |
| Bits   | 15                           | 14                           | 13                           | 12                           | 11                           | 10                           | 9                            | 8                            | 7                            | 6                            | 5                            | 4                            | 3                            | 2                            | 1                            | 0                            |
| R W    | CA53_0_CORE1_RVBARADDR_39_32 | CA53_0_CORE1_RVBARADDR_39_32 | CA53_0_CORE1_RVBARADDR_39_32 | CA53_0_CORE1_RVBARADDR_39_32 | CA53_0_CORE1_RVBARADDR_39_32 | CA53_0_CORE1_RVBARADDR_39_32 | CA53_0_CORE1_RVBARADDR_39_32 | CA53_0_CORE1_RVBARADDR_39_32 | CA53_0_CORE0_RVBARADDR_39_32 | CA53_0_CORE0_RVBARADDR_39_32 | CA53_0_CORE0_RVBARADDR_39_32 | CA53_0_CORE0_RVBARADDR_39_32 | CA53_0_CORE0_RVBARADDR_39_32 | CA53_0_CORE0_RVBARADDR_39_32 | CA53_0_CORE0_RVBARADDR_39_32 | CA53_0_CORE0_RVBARADDR_39_32 |
| Reset  | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            | 0                            |

## Fields

| Field                                | Function                                                                                                                            |
|--------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|
| 31-24 CA53_1_CORE 1_RVBARADD R_39_32 | Uppermost Byte Of 40-bit Reset Vector Base Address Of Core1 Of Cortex-A53 cluster1 Drives RVBARADDR1[39:32] of Cortex-A53 cluster1. |
| 23-16 CA53_1_CORE 0_RVBARADD R_39_32 | Uppermost Byte Of 40-bit Reset Vector Base Address Of Core0 Of Cortex-A53 Cluster1 Drives RVBARADDR0[39:32] of Cortex-A53 cluster1. |

Table continues on the next page...

A53 Cluster General Purpose Registers (A53\_GPR)

Table continued from the previous page...

| Field                               | Function                                                                                                                            |
|-------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------|
| 15-8 CA53_0_CORE 1_RVBARADD R_39_32 | Uppermost Byte Of 40-bit Reset Vector Base Address Of Core1 Of Cortex-A53 Cluster0 Drives RVBARADDR1[39:32] of Cortex-A53 cluster0. |
| 7-0 CA53_0_CORE 0_RVBARADD R_39_32  | Uppermost Byte Of 40-bit Reset Vector Base Address Of Core0 Of Cortex-A53 Cluster0 Drives RVBARADDR0[39:32] of Cortex-A53 cluster0. |

## 10.3.8 Cluster0 Core0 CPUMERRSR High (GPR10)

## Offset

| Register   | Offset   |
|------------|----------|
| GPR10      | 28h      |

<!-- image -->

## Fields

| Field                                   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-----------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 CA53_0_CORE 0_CPUMERRS R_HIGH_BITS | Upper 32 bits Of CPUMERRSR Of Cortex-A53 Cluster0 Core0 Reflects the upper 32 bits of CPUMERRSR of Cortex-A53 Cluster0 Core0. For details of CPUMERRSR, see Technical reference. Thevalues of the error count fields ("Repeat error count" and"Other error count") are not reliableandaslong as these are nonzero, it should not be considered as significant. Use other register fields to take necessary actions in case of ECC errors. |

## 10.3.9 Cluster0 Core0 CPUMERRSR Low (GPR11)

## Offset

| Register   | Offset   |
|------------|----------|
| GPR11      | 2Ch      |

<!-- image -->

## Fields

| Field                             | Function                                                                                                                 |
|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| 31-0                              | Lower 32 Bits Of CPUMERRSR Of Cortex-A53 Cluster0 Core0                                                                  |
| CA53_0_CORE 0_CPUMERRS R_LOW_BITS | Reflects the lower 32 bits of CPUMERRSR of Cortex-A53 Cluster0 Core0. For details of CPUMERRSR, see Technical reference. |

## 10.3.10 Cluster0 Core1 CPUMERRSR High (GPR12)

## Offset

| Register   | Offset   |
|------------|----------|
| GPR12      | 30h      |

A53 Cluster General Purpose Registers (A53\_GPR)

## Diagram

<!-- image -->

| Bits   | 31                               | 30                               | 29                               | 28                               | 27                               | 26                               | 25                               | 24                               | 23                               | 22                               | 21                               | 20                               | 19                               | 18                               | 17                               | 16                               |
|--------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|
| R      | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS |
| W      |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |
| Reset  | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                |
| Bits   | 15                               | 14                               | 13                               | 12                               | 11                               | 10                               | 9                                | 8                                | 7                                | 6                                | 5                                | 4                                | 3                                | 2                                | 1                                | 0                                |
| R      | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS | CA53_0_CORE1_CPUMERRSR_HIGH_BITS |
| W      |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |
| Reset  | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                |

## Fields

| Field                                   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-----------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 CA53_0_CORE 1_CPUMERRS R_HIGH_BITS | Upper 32 bits Of CPUMERRSR Of Cortex-A53 Cluster0 Core1 Reflects the upper 32 bits of CPUMERRSR of Cortex-A53 Cluster0 Core1. For details of CPUMERRSR, see Technical reference. Thevalues of the error count fields ("Repeat error count" and"Other error count") are not reliableandaslong as these are nonzero, it should not be considered as significant. Use other register fields to take necessary actions in case of ECC errors. |

## 10.3.11 Cluster0 Core1 CPUMERRSR Low (GPR13)

## Offset

<!-- image -->

A53 Cluster General Purpose Registers (A53\_GPR)

## Fields

| Field                             | Function                                                                                                                 |
|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| 31-0                              | Lower 32 bits Of CPUMERRSR Of Cortex-A53 Cluster0 Core1                                                                  |
| CA53_0_CORE 1_CPUMERRS R_LOW_BITS | Reflects the lower 32 bits of CPUMERRSR of Cortex-A53 Cluster0 Core1. For details of CPUMERRSR, see Technical reference. |

## 10.3.12 Cluster1 Core0 CPUMERRSR High (GPR14)

## Offset

<!-- image -->

| Register   | Register                         | Register                         | Register                         | Offset                           | Offset                           | Offset                           | Offset                           | Offset                           | Offset                           | Offset                           | Offset                           | Offset                           | Offset                           | Offset                           | Offset                           | Offset                           |
|------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|
| GPR14      | GPR14                            | GPR14                            | GPR14                            | 38h                              | 38h                              | 38h                              | 38h                              | 38h                              | 38h                              | 38h                              | 38h                              | 38h                              | 38h                              | 38h                              | 38h                              | 38h                              |
| Diagram    | Diagram                          | Diagram                          | Diagram                          | Diagram                          | Diagram                          | Diagram                          | Diagram                          | Diagram                          | Diagram                          | Diagram                          | Diagram                          | Diagram                          | Diagram                          | Diagram                          | Diagram                          | Diagram                          |
| Bits       | 31                               | 30                               | 29                               | 28                               | 27                               | 26                               | 25                               | 24                               | 23                               | 22                               | 21                               | 20                               | 19                               | 18                               | 17                               | 16                               |
| R          | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS |
| W          |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |
| Reset      | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                |
| Bits       | 15                               | 14                               | 13                               | 12                               | 11                               | 10                               | 9                                | 8                                | 7                                | 6                                | 5                                | 4                                | 3                                | 2                                | 1                                | 0                                |
| R          | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS | CA53_1_CORE0_CPUMERRSR_HIGH_BITS |
| W          |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |
| Reset      | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                |

## Fields

| Field                                   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-----------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 CA53_1_CORE 0_CPUMERRS R_HIGH_BITS | Upper 32 bits Of CPUMERRSR Of Cortex-A53 Cluster1 Core0 Reflects the upper 32 bits of CPUMERRSR of Cortex-A53 Cluster1 Core0. For details of CPUMERRSR, see Technical reference. Thevalues of the error count fields ("Repeat error count" and"Other error count") are not reliableandaslong as these are nonzero, it should not be considered as significant. Use other register fields to take necessary actions in case of ECC errors. |

A53 Cluster General Purpose Registers (A53\_GPR)

## 10.3.13 Cluster1 Core0 CPUMERRSR Low (GPR15)

## Offset

| Register   | Offset   |
|------------|----------|
| GPR15      | 3Ch      |

<!-- image -->

## Fields

| Field                             | Function                                                                                                                 |
|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| 31-0                              | Lower 32 bits Of CPUMERRSR Of Cortex-A53 Cluster1 Core0                                                                  |
| CA53_1_CORE 0_CPUMERRS R_LOW_BITS | Reflects the lower 32 bits of CPUMERRSR of Cortex-A53 Cluster1 Core0. For details of CPUMERRSR, see Technical reference. |

## 10.3.14 Cluster1 Core1 CPUMERRSR High (GPR16)

## Offset

| Register   | Offset   |
|------------|----------|
| GPR16      | 40h      |

A53 Cluster General Purpose Registers (A53\_GPR)

## Diagram

<!-- image -->

| Bits   | 31                               | 30                               | 29                               | 28                               | 27                               | 26                               | 25                               | 24                               | 23                               | 22                               | 21                               | 20                               | 19                               | 18                               | 17                               | 16                               |
|--------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|----------------------------------|
| R      | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS |
| W      |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |
| Reset  | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                |
| Bits   | 15                               | 14                               | 13                               | 12                               | 11                               | 10                               | 9                                | 8                                | 7                                | 6                                | 5                                | 4                                | 3                                | 2                                | 1                                | 0                                |
| R      | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS | CA53_1_CORE1_CPUMERRSR_HIGH_BITS |
| W      |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |                                  |
| Reset  | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                | 0                                |

## Fields

| Field                                   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-----------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 CA53_1_CORE 1_CPUMERRS R_HIGH_BITS | Upper 32 bits Of CPUMERRSR Of Cortex-A53 Cluster1 Core1 Reflects the upper 32 bits of CPUMERRSR of Cortex-A53 Cluster1 Core1. For details of CPUMERRSR, see Technical reference. Thevalues of the error count fields ("Repeat error count" and"Other error count") are not reliableandaslong as these are nonzero, it should not be considered as significant. Use other register fields to take necessary actions in case of ECC errors. |

## 10.3.15 Cluster1 Core1 CPUMERRSR Low (GPR17)

## Offset

<!-- image -->

A53 Cluster General Purpose Registers (A53\_GPR)

## Fields

| Field                             | Function                                                                                                                 |
|-----------------------------------|--------------------------------------------------------------------------------------------------------------------------|
| 31-0                              | Lower 32 bits Of CPUMERRSR Of Cortex-A53 Cluster1 Core1                                                                  |
| CA53_1_CORE 1_CPUMERRS R_LOW_BITS | Reflects the lower 32 bits of CPUMERRSR of Cortex-A53 Cluster1 Core1. For details of CPUMERRSR, see Technical reference. |

## 10.3.16 Cluster0 L2MERRSR High (GPR18)

## Offset

<!-- image -->

| Register   | Register                  | Register                  | Register                  | Offset                    | Offset                    | Offset                    | Offset                    | Offset                    | Offset                    | Offset                    | Offset                    | Offset                    | Offset                    | Offset                    | Offset                    | Offset                    |
|------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|---------------------------|
| GPR18      | GPR18                     | GPR18                     | GPR18                     | 48h                       | 48h                       | 48h                       | 48h                       | 48h                       | 48h                       | 48h                       | 48h                       | 48h                       | 48h                       | 48h                       | 48h                       | 48h                       |
| Diagram    | Diagram                   | Diagram                   | Diagram                   | Diagram                   | Diagram                   | Diagram                   | Diagram                   | Diagram                   | Diagram                   | Diagram                   | Diagram                   | Diagram                   | Diagram                   | Diagram                   | Diagram                   | Diagram                   |
| Bits       | 31                        | 30                        | 29                        | 28                        | 27                        | 26                        | 25                        | 24                        | 23                        | 22                        | 21                        | 20                        | 19                        | 18                        | 17                        | 16                        |
| R          | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS |
| W          |                           |                           |                           |                           |                           |                           |                           |                           |                           |                           |                           |                           |                           |                           |                           |                           |
| Reset      | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         |
| Bits       | 15                        | 14                        | 13                        | 12                        | 11                        | 10                        | 9                         | 8                         | 7                         | 6                         | 5                         | 4                         | 3                         | 2                         | 1                         | 0                         |
| R          | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS | CA53_0_L2MERRSR_HIGH_BITS |
| W          |                           |                           |                           |                           |                           |                           |                           |                           |                           |                           |                           |                           |                           |                           |                           |                           |
| Reset      | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         | 0                         |

## Fields

| Field                            | Function                                                                                                                                                                                                                                                                                                                                                                                                                   |
|----------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 CA53_0_L2ME RRSR_HIGH_B ITS | Upper 32 Bits Of L2MERRSR Of Cortex-A53 Cluster0 Reflects the upper 32 bits of L2MERRSR of Cortex-A53 Cluster0. For details of L2MERRSR, see Technical reference. Thevalues of the error count fields ("Repeat error count" and"Other error count") are not reliableandaslong as these are nonzero, it should not be considered as significant. Use other register fields to take necessary actions in case of ECC errors. |

A53 Cluster General Purpose Registers (A53\_GPR)

## 10.3.17 Cluster0 L2MERRSR Low (GPR19)

## Offset

| Register   | Offset   |
|------------|----------|
| GPR19      | 4Ch      |

<!-- image -->

## Fields

| Field                      | Function                                                                                                         |
|----------------------------|------------------------------------------------------------------------------------------------------------------|
| 31-0                       | Lower 32 Bits Of L2MERRSR of Cortex-A53 Cluster0                                                                 |
| CA53_0_L2ME RRSR_LOW_BI TS | Reflects the lower 32 bits of L2MERRSR of Cortex-A53 Cluster0. For details of L2MERRSR, see Technical reference. |

## 10.3.18 Cluster1 L2MERRSR High (GPR20)

## Offset

| Register   | Offset   |
|------------|----------|
| GPR20      | 50h      |

A53 Cluster General Purpose Registers (A53\_GPR)

## Diagram

<!-- image -->

## Fields

| Field                            | Function                                                                                                                                                                                                                                                                                                                                                                                                                   |
|----------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 CA53_1_L2ME RRSR_HIGH_B ITS | Upper 32 Bits Of L2MERRSR Of Cortex-A53 Cluster1 Reflects the upper 32 bits of L2MERRSR of Cortex-A53 Cluster1. For details of L2MERRSR, see Technical reference. Thevalues of the error count fields ("Repeat error count" and"Other error count") are not reliableandaslong as these are nonzero, it should not be considered as significant. Use other register fields to take necessary actions in case of ECC errors. |

## 10.3.19 GPR21 (GPR21)

## Offset

| Register   | Offset   |
|------------|----------|
| GPR21      | 54h      |

## Function

Cluster1 L2MERRSR Low

## Diagram

<!-- image -->

A53 Cluster General Purpose Registers (A53\_GPR)

## Fields

| Field                      | Function                                                                                                         |
|----------------------------|------------------------------------------------------------------------------------------------------------------|
| 31-0                       | Lower 32 Bits Of L2MERRSR Register of Cortex-A53 Cluster1                                                        |
| CA53_1_L2ME RRSR_LOW_BI TS | Reflects the lower 32 bits of L2MERRSR of Cortex-A53 Cluster1. For details of L2MERRSR, see Technical reference. |

A53 Cluster General Purpose Registers (A53\_GPR)

## Chapter 11 CORTEXM7 Cluster General Purpose Registers (CM7\_GPR)

## 11.1 Introduction

CM7\_CLUSTER\_GPR configures certain Cortex-M7 features.

## 11.2 CM7\_CLUSTER\_GPR register descriptions

## 11.2.1 CM7\_CLUSTER\_GPR memory map

CM7\_GPR\_0 base address: 4007\_C100h

CM7\_GPR\_1 base address: 4007\_C200h

CM7\_GPR\_2 base address: 4007\_C300h

| Offset   | Register                       |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------|-------------------|----------|---------------|
| 0h       | Cortex-M7 GPR0 (CORTEXM7_GPR0) |                32 | RW       | 0000_0004h    |

## 11.2.2 Cortex-M7 GPR0 (CORTEXM7\_GPR0)

## Offset

| Register      | Offset   |
|---------------|----------|
| CORTEXM7_GPR0 | 0h       |

## Function

Configures Cortex-M7 memory retention, wait assertion, and WFE behavior.

You must access this register using only 32-bit accesses.

## Diagram

<!-- image -->

## Fields

| Field                      | Function                                                                                                                                                                                                                                                                                  |
|----------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -                     | Reserved. Writes to this field result in transfer error.                                                                                                                                                                                                                                  |
| 7-3 -                      | Reserved                                                                                                                                                                                                                                                                                  |
| 2 -                        | Reserved                                                                                                                                                                                                                                                                                  |
| 1 CM7_CPU_EVE NT_GENERAT E | Cortex-M7 Event Generate Sets the Event register in the processor that is defined in the Arm v7-M architecture. This causes a WFE instruction to complete. It also wakes up the processor, if it is sleeping, because it executed a WFE instruction. 0b - Do not set event 1b - Set event |
| 0 CM7_CPU_WAI T            | Cortex-M7 CPU Wait Asserts wait after reset during TCM initialization. See "Preloading TCM" section in Arm Cortex-M7 Processor Technical Reference Manual, DDI 0489D Revision r1p1 at www.arm.com. 0b - Do not assert wait 1b - Assert wait                                               |

## Chapter 12 Enhanced Direct Memory Access (eDMA)

## 12.1 Chip-specific eDMA information

## 12.1.1 eDMA instances and DMAMUX integration

This chip includes these system eDMA instances:

- eDMA\_0
- eDMA\_1

Each of these instances includes a shadow instance tied along that operates in Delayed Lockstep mode. Also, each of these shadow instances includes 32 channels and an integrated CRC. Figure 13 shows these connections along with the following details:

- The delayed-lockstep pair (eDMA\_0) and its shadow instance integrate with DMAMUX\_0 and DMAMUX\_1.
- The delayed-lockstep pair (eDMA\_1) and its shadow instance integrate with DMAMUX\_2 and DMAMUX\_3.

<!-- image -->

## 12.1.2 ECC support

An 8-bit ECC covers the TCD memory on a 64-bit basis using the H-matrix method that includes the memory address for the syndrome calculation, which enables SECDED and allows error injection.

## 12.1.3 Bus error reporting

In case of bus error, the current source or destination address in the transfer control description may not be the precise address on which error is reported by the end slave. However, the reported address falls within the transfer block. The Software considers this as an error reported within the transfer block and handles accordingly.

## 12.1.4 Transfer size recommendation for peripheral region

For an eDMA service to transfer data from or to non-prefetchable memory such as the peripheral register space, you must limit the transfer size (SSIZE/DSIZE in TCD) to up to 4 bytes.

## 12.1.5 Local drain address

Address range '0x59000000 - 0x59FFFFFF' is defined as local drain address, not generating any write transactions on the bus. For the cases where a CRC is to be calculated/checked on a certain memory set, in the DMA descriptor the above address should be set as destination and there will be no write transactions on the bus (everything is absorbed internally)

## 12.2 Overview

The enhanced direct memory access (eDMA) controller is capable of performing complex data transfers with minimal intervention from a host processor. The hardware microarchitecture includes:

- A DMA engine that performs:
- Source address and destination address calculations
- Data-movement operations
- Local memory containing transfer control descriptors for each of the 32 channels

## 12.2.1 Block diagram

Figure 14 illustrates the components of the eDMA system, including the eDMA module (engine).

<!-- image -->

## 12.2.2 Block parts

The eDMA module is partitioned into two major modules: the eDMA engine and the transfer control descriptor local memory.

The eDMA engine is further partitioned into four submodules:

Enhanced Direct Memory Access (eDMA)

Table 17. eDMA engine submodules

| Submodule                         | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|-----------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Address path                      | This block:  Implements a primary channel and secondary (preempt) channel  Manages all master bus-address calculations All the channels provide the same functionality. This structure allows data transfers associated with one channel to be preempted after the completion of a read/write sequence if a higher priority channel activation is asserted while the primary channel is active. After a channel is activated, it runs until the minor loop is completed, unless preempted by a higher priority channel. This provides a mechanism (enabledbyCH n _PRI[ECP]) where a large data transfer can be preempted to minimize the time another channel is blocked from execution. When any channel is selected to execute, the contents of its TCD are read from local memory and loaded into the address path channel x registers for a normal start and into channel y registers for a preemption start. After the minor loop completes execution, the address path hardware writes the new values for the TCD n _{SADDR, DADDR, CITER} back to local memory. If the major iteration count is exhausted, additional processing is performed, including the final address pointer updates, reloading the TCD n _CITER field, and a possible fetch of a new TCD n from memory as part of a scatter/gather operation. See Dynamic scatter/gather for more details. |
| Data path                         | This block implements the bus master read/write data path. It includes a data buffer and the necessary multiplex logic to support any required data alignment. The internal read data bus is the primary input, and the internal write data bus is the primary output. The address and data path modules directly support the 2-stage pipelined internal bus. The address path module represents the first stage of the bus pipeline (address phase), and the data path module implements the second stage of the pipeline (data phase).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| Program model/channel arbitration | This block implements the first section of the eDMA programming model as well as the channel arbitration logic. The programming model registers are connected to the internal peripheral bus. The eDMA peripheral request inputs and interrupt request outputs are also connected to this block (via control logic).                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| Control                           | This block provides all the control functions for the eDMA engine. For data transfers where the source and destination sizes are equal, the eDMA engine performs a series of source read/ destination write operations until the number of bytes specified in the minor loop byte count has been moved from the source to the destination. For descriptors where the sizes are not equal, multiple accesses of the smaller size data are required for each reference of the larger size. As an example, if the source size references 16-bit data and the destination is 32-bit data, the eDMA performs two reads, then one 32-bit write.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |

The transfer control descriptor local memory is further partitioned into:

Table 18. Transfer control descriptor memory

| Submodule         | Description                                                                                                                                                                                                                                                         |
|-------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Memory controller | This logic implements the required dual-ported controller, and manages accesses from the eDMA engine as well as references from the internal peripheral bus. In simultaneous accesses, the eDMA engine is given priority and the peripheral transaction is stalled. |
| Memory array      | TCD storage for each channel's transfer profile.                                                                                                                                                                                                                    |

## 12.2.3 Features

The eDMA is a highly programmable data-transfer engine optimized to minimize any required intervention from the host processor. It  is  intended for use in applications where the data size to be transferred is statically known and is not defined within the transferred data itself. The eDMA module features:

- All data movement via dual-address transfers: read from source, write to destination
- Programmable source and destination addresses and transfer size
- Support for complex address calculations
- 32-channel implementation that performs complex data transfers with minimal intervention from a host processor
- Internal data buffer, used as temporary storage for all transfers
- Connections to the crossbar switch for bus mastering the data movement
- TCD organized to support two-deep, nested transfer operations
- 32-byte TCD stored in local memory for each channel
- An inner data transfer loop defined by a minor byte transfer count
- An outer data transfer loop defined by a major iteration count
- Channel activation via one of three methods:
- Explicit software initiation
- Initiation via a channel-to-channel linking mechanism for continuous transfers
- Peripheral-paced hardware requests, one per channel
- Fixed-priority and round-robin channel arbitration
- Channel completion reported via programmable interrupt requests
- One interrupt per channel, which can be asserted at completion of major iteration count
- Programmable error terminations per channel that are logically summed together to form one error interrupt to the interrupt controller
- Programmable support for scatter/gather DMA processing
- Support for complex data structures

In the discussion of this module, n is used to reference the channel number.

## 12.3 Functional description

The operation of eDMA is described in the following subsections.

## 12.3.1 Modes of operation

The eDMA operates in the following modes:

Table 19. Modes of operation

| Mode   | Description                                                                                                                                                                                                                                                                                                                                                                 |
|--------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Normal | In Normal mode, eDMA transfers data between a source and a destination. The source and destination can be a memory block or an I/O block capable of operation with eDMA. Aservice request initiates a transfer of a specific number of bytes (NBYTES)asspecified in theTCD. The minor loop is the sequence of read-write operations that transfers these NBYTES per service |

Table continues on the next page...

Enhanced Direct Memory Access (eDMA)

Table 19. Modes of operation (continued)

| Mode   | Description                                                                                                                                                                                                                                                                                        |
|--------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|        | request. Each service request executes one iteration of the major loop, which transfers NBYTES of data.                                                                                                                                                                                            |
| Debug  | eDMA operation is configurable in Debug mode via the control register:  If CSR[EDBG] is cleared to 0, eDMA continues to operate.  If CSR[EDBG] is set to 1, eDMA stops transferring data. If Debug mode is entered when a channel is active, eDMA continues operation until the channel retires. |
| Wait   | Before entering Wait mode, the eDMA attempts to complete an active channel. After the channel completes, no other channels are allowed to start and the device enters Wait mode.                                                                                                                   |

## 12.3.2 eDMA basic data flow

The basic flow of a data transfer can be partitioned into three segments.

As shown in the following diagram, the first segment involves the channel activation:

<!-- image -->

This example uses the assertion of the eDMA peripheral request signal to request service for channel n. Channel activation via software and the TCDn\_CSR[START] field follows the same basic flow as peripheral requests. The eDMA request input signal is

Enhanced Direct Memory Access (eDMA)

registered internally and then routed through the eDMA engine: first through the control module, then into the program model and channel arbitration.

In the next cycle, the channel arbitration begins using fixed-priority plus the optional round-robin algorithm. After arbitration is complete, the activated channel number is sent through the address path and converted into the required address to access the local memory for TCDn. Next, the TCD memory is accessed and the required descriptor is read from the local memory and then loaded into the eDMA engine address path's primary or secondary channel execution registers. The TCD memory is 64 bits wide to minimize the time needed to fetch the activated channel descriptor and load it into the address path registers.

The following diagram illustrates the second part of the basic data flow:

<!-- image -->

The modules associated with the data transfer (address path, data path, and control) go through the required sequence of source reads and destination writes to perform the actual data movement. The source reads are initiated, and the fetched data is temporarily stored in the data path block until it is gated onto the internal bus during the destination write. This source read/destination write processing continues until the byte count, NBYTES, has been transferred.

After NBYTES of data has been moved, the final phase of the basic data flow is performed. In this segment, the address path logic performs the required updates to certain fields in the appropriate TCD (for example, SADDR, DADDR, CITER). If the major iteration count is exhausted, additional operations are performed. These include the final address adjustments and reloading of the BITER field into the CITER field. Assertion of an optional interrupt request also occurs at this time, as does a possible fetch of a new TCD from memory using the scatter/gather address pointer included in the descriptor (if scatter/gather is enabled). The updates to the TCD memory and the assertion of an interrupt request are shown in the following diagram.

Enhanced Direct Memory Access (eDMA)

<!-- image -->

## 12.3.3 Fault reporting and handling

Channel errors are reported in the Error Status register (CHn\_ES) and can be caused by any of the following:

- A configuration error, which is an illegal setting in the transfer control descriptor
- An active channel canceled via a "cancel transfer with error" hardware or software request
- A TCD memory error
- An error termination to a bus master read or write cycle

A configuration error is reported when an inconsistent state is represented by one of these factors:

- Starting source or destination address
- Source or destination offsets
- Minor loop byte count
- Transfer size

Each of these possible causes is detailed below:

- The addresses and offsets must be aligned on zero-modulo-transfer-sized boundaries.
- The minor loop byte count must be a multiple of the source and destination transfer sizes.
- All source reads and destination writes must be configured to the natural boundary of the programmed transfer size.

## NOTE

To aid in debugging, set the Halt After Error field in the DMA's Control Status register, CSR[HAE]. Upon any error condition, the DMA is halted after the error is recorded. The DMA remains halted and does not process any channel service requests. After the error is fixed, the DMA may be enabled again by clearing the Halt field, CSR[HALT].

- If a scatter/gather operation is enabled upon channel completion, a configuration error is reported if the scatter/gather address (TCDn\_DLAST\_SGA) is not aligned on a 32-byte boundary.
- If minor loop channel linking is enabled upon channel completion, a configuration error is reported when the link is attempted if the TCDn\_CITER[ELINK] field does not equal the TCDn\_BITER[ELINK] field.

If enabled, all configuration error conditions, except the scatter/gather and minor-loop link errors, are reported as the channel activates and asserts an error interrupt request. A scatter/gather configuration error is reported when the scatter/gather operation begins at major loop completion if properly enabled. A minor loop channel link configuration error is reported when the link operation is serviced at minor loop completion.

If a system bus read or write is terminated with an error, the data transfer is stopped and the appropriate bus error flag set. In this case, the state of the channel's transfer control descriptor is updated by the eDMA engine with the current source address, destination address, and current iteration count at the point of the fault. When a system bus error occurs, the channel terminates after the next transfer. Due to pipeline effect, the next transfer is already in progress when the bus error is received by the eDMA. If a bus error occurs on the last read prior to beginning the write sequence, the write executes using the data captured during the bus error. If a bus error occurs on the last write prior to switching to the next read sequence, the read sequence executes before the channel terminates due to the destination bus error.

The occurrence of any error causes the eDMA engine to stop normal processing of the active channel immediately (it goes to its error processing states and the transaction to the system bus still has pipeline effect), and the appropriate channel field in the eDMA error register is set to 1. At the same time, the details of the error condition are loaded into the Error Status register (CHn\_ES). The major loop complete indicators, setting the transfer control descriptor DONE flag, and the possible assertion of an interrupt request are not affected when an error is detected.

After the error status has been updated, the eDMA engine continues operating by servicing the next appropriate channel. A channel that experiences an error condition is not automatically disabled. If a channel is terminated by an error and then issues another service request before the error is fixed, that channel executes and terminates with the same error condition.

The error status fields are read-only. These error indicators are sticky and cannot be cleared. They show the last recorded error until the DMA is reset. CHn\_ES[ERR] is used to determine if a new error condition exists. This field is the logical OR of each channel's error interrupt field (ERR).

After the software has resolved all errors and cleared all of the error interrupt fields, the ES[VLD] is cleared to 0 but the cause of the last error is still indicated.

## 12.3.4 Channel preemption

The eDMA uses a priority vector value to determine the highest priority channel requesting service.

The priority vector is a combination of:

1. the channel's group priority, CHn\_GRPRI
2. the channel's priority level, CHn\_PRI[APL]
3. the channel number

Priority vector = ((CHn\_GRPRI &lt;&lt; 8) + (CHn\_PRI[APL] &lt;&lt; 5 ) + CHn\_*)

A channel requesting service with the highest priority vector value will receive the next execution slot.

An execution slot is available:

1. immediately if the eDMA is idle
2. when an active channel retires
3. when valid preemption conditions exist

Enhanced Direct Memory Access (eDMA)

## NOTE

Preemption is strictly priority based. Preemption is not bound by a specific group number as defined by CHn\_GRPRI.

Channel preemption is enabled on a per-channel basis by setting the CHn\_PRI[ECP] field. Channel preemption allows the executing channel's data transfers to temporarily suspend in favor of starting a higher-priority channel. After the preempting channel has completed all of its minor loop data transfers, the preempted channel is restored and resumes execution.

After the restored channel completes one read/write sequence, it is again eligible for preemption. If any higher priority channel is requesting service, the restored channel is suspended, and the higher-priority channel is serviced. Nested preemption, that is, attempting to preempt a preempting channel, is not supported. After a preempting channel begins execution, it cannot be preempted.

A channel's ability to preempt another channel can be disabled by setting CHn\_PRI[DPA] to 1. When a channel's preempt ability is disabled, that channel cannot suspend a lower-priority channel's data transfer, regardless of the lower-priority channel's ECP setting. This allows for a pool of low-priority, large-data-moving channels to be defined.

You can configure these low-priority channels to not preempt each other, thus preventing a low-priority channel from consuming the preempt slot normally available to a true high-priority channel. When you enable round-robin channel arbitration mode (CSR[ERCA] is set to 1), any channel with a priority level equal to 0 (CHn\_PRI[APL] = 0) has preemption disabled and cannot preempt another channel.

## 12.3.5 Clocking

This module has no clocking considerations.

## 12.3.6 Interrupts

Software can enable the interrupt for each channel for the following events:

1. The major loop is half complete (INTHALF)
2. The major loop is complete (INTMAJOR)
3. A configuration error occurs (EEI)

## 12.4 Memory map/register definition

The eDMA programming model is partitioned into three parts:

1. The first part defines a number of registers providing overall control functions and is known as the management page.
2. The second part corresponds to the channel (CH) control, status, and configuration.
3. The third part corresponds to the local TCD memory.

## TCD memory

Each channel requires a 32-byte transfer control descriptor for defining the data movement operation. Each TCDn definition is presented as 11 registers of 16 or 32 bits. See DMA TCD register descriptions for details.

## TCD initialization

The TCD memory is in an unknown state after reset. Only the TCD START bit is initialized to 0. Prior to activating a channel, you must initialize its TCD with the appropriate transfer profile.

Enhanced Direct Memory Access (eDMA)

## TCD structure

<!-- image -->

## Accesses to reserved memory and fields

- Reading reserved fields in a register returns the value of zero.
- Writes to reserved fields in a register are ignored.
- Reading or writing a reserved memory location generates a bus error.

## 12.4.1 DMA MP register descriptions

## 12.4.1.1 MP memory map

eDMA\_0\_MP base address: 4014\_4000h eDMA\_1\_MP base address: 4024\_4000h

| Offset      | Register                                           |   Width (In bits) | Access   | Reset value   |
|-------------|----------------------------------------------------|-------------------|----------|---------------|
| 0h          | Management Page Control (CSR)                      |                32 | RW       | 0030_0000h    |
| 4h          | Management Page Error Status (ES)                  |                32 | R        | 0000_0000h    |
| 8h          | Management Page Interrupt Request Status (INT)     |                32 | R        | 0000_0000h    |
| Ch          | Management Page Hardware Request Status (HRS)      |                32 | R        | 0000_0000h    |
| 100h - 17Ch | Channel Arbitration Group (CH0_GRPRI - CH31_GRPRI) |                32 | RW       | 0000_0000h    |

## 12.4.1.2 Management Page Control (CSR)

## Offset

| Register   | Offset   |
|------------|----------|
| CSR        | 0h       |

## Function

The Management Page Control register defines the basic operating configuration of the DMA.

Arbitration uses a two-tier priority system; group and channel priority. The eDMA assigns each channel to a priority group. Group arbitration is fixed-priority and cannot be changed. Channel arbitration uses fixed priority and may be configured to use a selective round-robin scheme for specified channels within each priority group. For fixed-priority arbitration, eDMA selects for execution the highest priority channel requesting service in the highest priority arbitration group.

The channel priority registers assign the relative priorities within each arbitration group; see CHn\_PRI. All channels with a non-zero CHn\_PRI value use fixed-priority arbitration.

When you enable round-robin arbitration, all channels with channel priority set to zero do not have a priority and, of those channels requesting service, are cycled through (from high to low channel number) without regard to priority relative to each other within the same priority group. Any channel with a non-zero CHn\_PRI value automatically has a higher priority over the round-robin channels. A channel's priority group is assigned in Channel Arbitration Group (CH0\_GRPRI - CH31\_GRPRI).

## NOTE

For correct operation, changes to the CSR[ERCA, GCLC, GMRC] fields must be performed when the DMA channels are inactive; that is, when the CSR[ACTIVE] field is 0.

## Diagram

<!-- image -->

## Fields

| Field   | Function                         |
|---------|----------------------------------|
| 31      | DMA Active Status                |
| ACTIVE  | 0b - eDMA is idle                |
|         | 1b - eDMA is executing a channel |

Table continues on the next page...

Enhanced Direct Memory Access (eDMA)

## Table continued from the previous page...

| Field           | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|-----------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 30-29 -         | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 28-24 ACTIVE_ID | Active Channel ID This field identifies the channel number that is executing when the ACTIVE bit is 1.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 23-16 -         | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 15-10 -         | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 9 CX            | Cancel Transfer When set to 1, this field cancels the remaining data transfer, stops the executing channel, and forces the minor loop to finish. The cancel takes effect after the last write of the current read/write sequence. CX clears itself to 0 after the cancel has been honored. This cancel retires the channel normally as if the minor loop had been completed. 0b - Normal operation 1b - Cancel the remaining data transfer                                                                                                                                                 |
| 8 ECX           | Cancel Transfer With Error Cancellation of the remaining data transfer is similar to that of the CX field. Execution of the channel is stopped and the minor loop is forced to finish. The cancellation takes effect after the last write of the current read/write sequence. The ECX field clears itself to 0 after the cancel is honored. In addition to cancelling the transfer, ECX treats the cancel as an error condition, thus updating Management Page Error Status (ES) and generating an optional error interrupt. 0b - Normal operation 1b - Cancel the remaining data transfer |
| 7 GMRC          | Global Master ID Replication Control If master ID replication is disabled, the privileged protection level (Supervisor mode) for DMA transfers is used. NOTE 0b - Master ID replication disabled for all channels 1b - Master ID replication available and controlled by each channel's CHn_SBR[EMI] setting                                                                                                                                                                                                                                                                               |
| 6 GCLC          | Global Channel Linking Control 0b - Channel linking disabled for all channels 1b - Channel linking available and controlled by each channel's link settings                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 5               | Halt DMA Operations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                   |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| HALT    | This field stalls the start of any new channels. Executing channels are allowed to complete. Channel execution resumes when this field is cleared to 0. 0b - Normal operation 1b - Stall the start of any new channels                                                                                                                                                                     |
| 4 HAE   | Halt After Error When this field is set to 1, any error causes the HALT field to be set to 1. Then all service requests are ignored until the HALT field is cleared to 0. 0b - Normal operation 1b - Any error causes the HALT field to be set to 1                                                                                                                                        |
| 3 -     | Reserved                                                                                                                                                                                                                                                                                                                                                                                   |
| 2 ERCA  | Enable Round Robin Channel Arbitration 0b - Round-robin channel arbitration disabled. Fixed priority arbitration used for channel selection within each group 1b - Round-robin channel arbitration enabled. Round-robin arbitration used for channel selection within each group                                                                                                           |
| 1 EDBG  | Enable Debug When in debug mode, the DMA stalls the start of a new channel. Executing channels are allowed to complete. DMA resumes channel execution when the system exits debug mode or clears the EDBG field to 0. 0b - Debug mode disabled. When in debug mode, the DMA continues to operate 1b - Debug mode is enabled. When in debug mode, the DMA stalls the start of a new channel |
| 0 -     | Reserved                                                                                                                                                                                                                                                                                                                                                                                   |

## 12.4.1.3 Management Page Error Status (ES)

## Offset

| Register   | Offset   |
|------------|----------|
| ES         | 4h       |

## Function

The ES provides information concerning the last recorded channel error. Channel errors can be caused by:

- An illegal setting in the transfer control descriptor
- An error termination to a bus master read or write cycle

Enhanced Direct Memory Access (eDMA)

- An uncorrectable error that occurred when the device was accessing the TCD SRAM
- A "cancel transfer with error" request was made via the corresponding cancel transfer field or input signal

Upon any error condition, the software must initialize the TCD of the channel that contains the error, as it is in an incomplete state after an error. See Fault reporting and handling for more details.

## Diagram

<!-- image -->

## Fields

| Field        | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|--------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 VLD       | Valid Logical OR of all CHn_ES[ERR] status fields. 0b - No CHn_ES[ERR] fields are set to 1 1b - At least one CHn_ES[ERR] field is set to 1, indicating a valid error exists that software has not cleared                                                                                                                                                                                                                                                                                                                                              |
| 30-29 -      | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| 28-24 ERRCHN | Error Channel Number or Canceled Channel Number The channel number of the last recorded error or last recorded error-canceled transfer.                                                                                                                                                                                                                                                                                                                                                                                                                |
| 23-10 -      | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| 9 UCE        | Uncorrectable TCD Error During Channel Execution UCEis set to 1 only when an uncorrectable ECCerror occurs on an access generated by theDMA.IfaCPU access to the TCD causes an uncorrectable ECC error, then that access receives a bus error response. When the eDMA sees a RAM error on an IPS access (when you are accessing a TCD), it reports the error as a bus abort. Whenthe DMAengine receives a RAMerror (the execution engine is accessing a TCD) it is recorded in the Error Status register, ES[UCE], along with the channel number. NOTE |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 0b - No uncorrectable ECC error 1b - Last recorded error was an uncorrectable TCD RAM error                                                                                                                                                                                                                                                                                                                                                                                                          |
| 8 ECX   | Transfer Canceled The ECX operation is a management page function. When employed, the targeted channel's CHn_ES register reports an unspecified error; that is, only the CHn_ES[ERR] field is set to 1. The management page has full view of the error condition. 0b - No canceled transfers 1b - Last recorded entry was a canceled transfer by the error cancel transfer input                                                                                                                     |
| 7 SAE   | Source Address Error When this field is 1, it indicates that TCDn_SADDR is inconsistent with TCDn_ATTR[SSIZE]. 0b - No source address configuration error 1b - Last recorded error was a configuration error detected in the TCDn_SADDR field                                                                                                                                                                                                                                                        |
| 6 SOE   | Source Offset Error When this field is 1, it indicates that TCDn_SOFF is inconsistent with TCDn_ATTR[SSIZE]. 0b - No source offset configuration error 1b - Last recorded error was a configuration error detected in the TCDn_SOFF field                                                                                                                                                                                                                                                            |
| 5 DAE   | Destination Address Error When this field is 1, it indicates that TCDn_DADDR is inconsistent with TCDn_ATTR[DSIZE]. 0b - No destination address configuration error 1b - Last recorded error was a configuration error detected in the TCDn_DADDR field                                                                                                                                                                                                                                              |
| 4 DOE   | Destination Offset Error When this field is 1, it indicates that TCDn_DOFF is inconsistent with TCDn_ATTR[DSIZE]. 0b - No destination offset configuration error 1b - Last recorded error was a configuration error detected in the TCDn_DOFF field                                                                                                                                                                                                                                                  |
| 3 NCE   | NBYTES/CITER Configuration Error This error indicates that one of the following has occurred:  TCDn_NBYTES is not a multiple of TCDn_ATTR[SSIZE] and TCDn_ATTR[DSIZE]  TCDn_CITER[CITER] is equal to zero  TCDn_CITER[ELINK] is not equal to TCDn_BITER[ELINK] 0b - No NBYTES/CITER configuration error 1b - The last recorded error was NBYTES equal to zero or a CITER not equal to BITER error. Last recorded error was a configuration error detected in the TCDn_NBYTES or TCDn_CITER fields |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                 |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 2 SGE   | Scatter/Gather Configuration Error When this field is 1, it indicates that TCDn_DLAST_SGA is not on a 32-byte boundary. This field is checked at the beginning of a scatter/gather operation after major loop completion if TCDn_CSR[ESG] is enabled. 0b - No scatter/gather configuration error 1b - Last recorded error was a configuration error detected in the TCDn_DLAST_SGA field |
| 1 SBE   | Source Bus Error 0b - No source bus error 1b - Last recorded error was a bus error on a source read                                                                                                                                                                                                                                                                                      |
| 0 DBE   | Destination Bus Error 0b - No destination bus error 1b - Last recorded error was a bus error on a destination write                                                                                                                                                                                                                                                                      |

## 12.4.1.4 Management Page Interrupt Request Status (INT)

## Offset

| Register   | Offset   |
|------------|----------|
| INT        | 8h       |

## Function

This register shows the current state of the interrupt service requests for all eDMA channels.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | INT  | INT  | INT  | INT  | INT  | INT  | INT  | INT  | INT  | INT  | INT  | INT  | INT  | INT  | INT  | INT  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | INT  | INT  | INT  | INT  | INT  | INT  | INT  | INT  | INT  | INT  | INT  | INT  | INT  | INT  | INT  | INT  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field    | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|----------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 INT | Interrupt Request Status The INT register presents the interrupt request status for each eDMA channel. Depending on the appropriate field setting in the transfer control descriptors, the eDMA engine generates an interrupt on data transfer completion. The eDMAroutes channel interrupt requests to the interrupt controller. During the interrupt service routine associated with any given channel, it is the software's responsibility to clear the appropriate field in the channel's interrupt request register, CHn_INT, thus negating the interrupt request. 0b - Interrupt request for corresponding channel not present 1b - Interrupt request for corresponding channel present |

## 12.4.1.5 Management Page Hardware Request Status (HRS)

## Offset

| Register   | Offset   |
|------------|----------|
| HRS        | Ch       |

## Function

The hardware request status register (HRS) shows the current state of the hardware service request signaling as seen by eDMA's arbitration logic.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  | HRS  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                                                                                                  |
|---------|---------------------------------------------------------------------------------------------------------------------------|
| 31-0    | Hardware Request Status                                                                                                   |
| HRS     | The HRS bit for its respective channel remains asserted for the period when a hardware request is present on the channel. |

Table continues on the next page...

| Field   | Function                                                               |
|---------|------------------------------------------------------------------------|
|         | 0b - Hardware service request for corresponding channel is not present |
|         | 1b - Hardware service request for corresponding channel is present     |

## 12.4.1.6 Channel Arbitration Group (CH0\_GRPRI - CH31\_GRPRI)

## Offset

For n = 0 to 31:

| Register   | Offset          |
|------------|-----------------|
| CHn_GRPRI  | 100h + (n  4h) |

## Function

The contents of this register define the arbitration group associated with each channel. Using a fixed-priority group arbitration scheme, eDMA evaluates the arbitration group priorities by numeric value from highest group number to lowest; for example, 0 is the lowest priority, 1 is the next higher priority, then 2, 3, and so on. The range of the group priority values is limited to the values of 0 through 31. Within each arbitration group, the channel priority assignment CHn\_PRI determines the highest-priority channel.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20    | 19    | 18    | 17    | 16    |
|--------|------|------|------|------|------|------|------|------|------|------|------|-------|-------|-------|-------|-------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     | 0     | 0     | 0     | 0     |
| W      |      |      |      |      |      |      |      |      |      |      |      |       |       |       |       |       |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     | 0     | 0     | 0     | 0     |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4     | 3     | 2     | 1     | 0     |
| R      |      |      |      |      |      | 0    |      |      |      |      |      |       |       |       |       |       |
| W      |      |      |      |      |      |      |      |      |      |      |      | GRPRI | GRPRI | GRPRI | GRPRI | GRPRI |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     | 0     | 0     | 0     | 0     |

## Fields

| Field   | Function                                 |
|---------|------------------------------------------|
| 31-5    | Reserved                                 |
| -       |                                          |
| 4-0     | Arbitration Group For Channel n          |
| GRPRI   | Fixed-priority arbitration group number. |

## 12.4.2 DMA TCD register descriptions

## 12.4.2.1 TCD memory map

eDMA\_0\_TCD base address: 4014\_8000h

eDMA\_1\_TCD base address: 4024\_8000h

| Offset        | Register                                                                                                         |   Width (In bits) | Access   | Reset value   |
|---------------|------------------------------------------------------------------------------------------------------------------|-------------------|----------|---------------|
| 0h - 1_F000h  | Channel Control and Status (CH0_CSR - CH31_CSR)                                                                  |                32 | RW       | 0000_0000h    |
| 4h - 1_F004h  | Channel Error Status (CH0_ES - CH31_ES)                                                                          |                32 | RW       | 0000_0000h    |
| 8h - 1_F008h  | Channel Interrupt Status (CH0_INT - CH31_INT)                                                                    |                32 | RW       | 0000_0000h    |
| Ch - 1_F00Ch  | Channel System Bus (CH0_SBR - CH31_SBR)                                                                          |                32 | RW       | See section   |
| 10h - 1_F010h | Channel Priority (CH0_PRI - CH31_PRI)                                                                            |                32 | RW       | 0000_0000h    |
| 20h - 1_F020h | TCD Source Address (TCD0_SADDR - TCD31_SADDR)                                                                    |                32 | RW       | 0000_0000h    |
| 24h - 1_F024h | TCD Signed Source Address Offset (TCD0_SOFF - TCD31_SOFF)                                                        |                16 | RW       | 0000h         |
| 26h - 1_F026h | TCD Transfer Attributes (TCD0_ATTR - TCD31_ATTR)                                                                 |                16 | RW       | 0000h         |
| 28h - 1_F028h | TCD Transfer Size Without Minor Loop Offsets (TCD0_NBYTES_MLOFFNO - TCD31_NBYTES_MLOFFNO)                        |                32 | RW       | 0000_0000h    |
| 28h - 1_F028h | TCD Transfer Size with Minor Loop Offsets (TCD0_NBYTES_MLOFFYES - TCD31_NBYTES_MLOFFYES)                         |                32 | RW       | 0000_0000h    |
| 2Ch - 1_F02Ch | TCD Last Source Address Adjustment / Store DADDR Address (TCD0_SLAST_SDA - TCD31_SLAST_SDA)                      |                32 | RW       | 0000_0000h    |
| 30h - 1_F030h | TCD Destination Address (TCD0_DADDR - TCD31_DADDR)                                                               |                32 | RW       | 0000_0000h    |
| 34h - 1_F034h | TCD Signed Destination Address Offset (TCD0_DOFF - TCD31_DOFF)                                                   |                16 | RW       | 0000h         |
| 36h - 1_F036h | TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) (TCD0_CITER_ELINKNO - TCD31_CITER_ELINKNO)    |                16 | RW       | 0000h         |
| 36h - 1_F036h | TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) (TCD0_CITER_ELINKYES - TCD31_CITER_ELINKYES)   |                16 | RW       | 0000h         |
| 38h - 1_F038h | TCD Last Destination Address Adjustment / Scatter Gather Address (TCD0_DLAST_SGA - TCD31_DLAST_SGA)              |                32 | RW       | 0000_0000h    |
| 3Ch - 1_F03Ch | TCD Control and Status (TCD0_CSR - TCD31_CSR)                                                                    |                16 | RW       | 0000h         |
| 3Eh - 1_F03Eh | TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) (TCD0_BITER_ELINKNO - TCD31_BITER_ELINKNO)  |                16 | RW       | 0000h         |
| 3Eh - 1_F03Eh | TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) (TCD0_BITER_ELINKYES - TCD31_BITER_ELINKYES) |                16 | RW       | 0000h         |

## 12.4.2.2 Channel Control and Status (CH0\_CSR - CH31\_CSR)

## Offset

For n = 0 to 31:

| Register   | Offset           |
|------------|------------------|
| CHn_CSR    | 0h + (n  1000h) |

## Function

This register contains several fields related to hardware and interrupt requests, configuration, and status for the given channel.

## Diagram

<!-- image -->

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                            |
|-----------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 ACTIVE | Channel Active The ACTIVE field indicates the channel was selected by arbitration and is executing the prescribed transfers. The eDMA sets it to 1 when channel service begins, and clears it to 0 as the minor loop completes or when any error condition is detected. Except for dynamic scatter/gather or dynamic channel linking, you must not modify the transfer control descriptor when a channel is active. |
| 30 DONE   | Channel Done The DONE field indicates the eDMA has completed the major loop. The eDMA engine sets this field as the CITER count reaches zero. If enabled, the eDMA generates an interrupt request corresponding to this completed channel. The software clears it, or the hardware clears it when the channel is activated. This field must be cleared to 0 before writing the MAJORELINK or ESG fields. NOTE       |
| 29-4 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                            |
| 3         | Enable Buffered Writes                                                                                                                                                                                                                                                                                                                                                                                              |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| EBW     | When buffered writes are enabled, all writes except for the last write sequence of the minor loop are signaled by the eDMA as bufferable. 0b - Buffered writes on system bus disabled. Buffered writes on system bus disabled 1b - Buffered writes on system bus enabled. Bufferable write signal asserted on all system bus writes except during last write sequence                                                                                                                                                                                                                                                            |
| 2 EEI   | Enable Error Interrupt The EEI field enables the error interrupt signal for the channel. The DMA error indicator and the error interrupt enable flag must be asserted before an error interrupt request for a given channel is asserted to the interrupt controller. 0b - Error signal for corresponding channel does not generate error interrupt 1b - Assertion of error signal for corresponding channel generates error interrupt request                                                                                                                                                                                    |
| 1 EARQ  | Enable Asynchronous DMA Request The enable asynchronous DMA request field (EARQ) does not affect DMA operations. When set to 1, this field allows the hardware service request enable field (ERQ) to propagate out of the DMA to the power controller. When cleared to 0, this field masks the hardware service request enable field to the power controller. 0b - Disable asynchronous DMA request for the channel 1b - Enable asynchronous DMA request for the channel                                                                                                                                                         |
| 0 ERQ   | Enable DMA Request Disable a channel's hardware service request at the source before clearing the channel's ERQ field. The DMA hardware request input signal and the enable request field (ERQ) must be asserted before a channel's hardware service request is accepted. The state of the eDMA enable request field does not affect a channel service request made explicitly through software or channel linking. The state of the ERQ field does not affect the channel's START field. 0b - DMA hardware request signal for corresponding channel disabled 1b - DMA hardware request signal for corresponding channel enabled |

## 12.4.2.3 Channel Error Status (CH0\_ES - CH31\_ES)

## Offset

For n = 0 to 31:

| Register   | Offset           |
|------------|------------------|
| CHn_ES     | 4h + (n  1000h) |

## Function

The ES provides information concerning the last recorded channel error. Channel errors can be caused by:

- An illegal setting in the transfer control descriptor

- An error termination to a bus master read or write cycle

The ERR field signals the presence of an error for the channel. The eDMA engine signals the occurrence of an error condition by setting the appropriate field in this register. The outputs of this register are enabled by the contents of the CHn\_CSR[EEI] field, then logically summed across all channels to form an error interrupt request, which may be routed to the interrupt controller.

During the execution of the interrupt service routine associated with any DMA errors, it is software's responsibility to clear the appropriate bit, negating the error-interrupt request. The normal DMA channel completion indicators (setting the transfer control descriptor DONE flag and the possible assertion of an interrupt request) are not affected when eDMA detects an error. The contents of this ERR register field can also be polled because a non-zero value indicates the presence of a channel error, regardless of the state of the EEI mask.

The state of any given channel's error indicators is affected by writes to this register. Writing a 1 to the ERR field clears the channel's error status, and writing a 0 has no effect.

An unspecified error, where only the ERR field is set to 1, indicates that either a transfer was cancelled with an error or else an uncorrectable TCD error occurred. The Management Page Error Status register has full view of the error condition.

See Fault reporting and handling for more details.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                                                                                              |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 ERR  | Error In Channel 0b - An error in this channel has not occurred 1b - An error in this channel has occurred                                                                                            |
| 30-8 -  | Reserved                                                                                                                                                                                              |
| 7 SAE   | Source Address Error TCDn_SADDR is inconsistent with TCDn_ATTR[SSIZE]. 0b - No source address configuration error 1b - Last recorded error was a configuration error detected in the TCDn_SADDR field |
| 6       | Source Offset Error                                                                                                                                                                                   |

Table continues on the next page...

Enhanced Direct Memory Access (eDMA)

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                       |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SOE     | TCDn_SOFF is inconsistent with TCDn_ATTR[SSIZE]. 0b - No source offset configuration error 1b - Last recorded error was a configuration error detected in the TCDn_SOFF field                                                                                                                                                                                                                                  |
| 5 DAE   | Destination Address Error TCDn_DADDR is inconsistent with TCDn_ATTR[DSIZE]. 0b - No destination address configuration error 1b - Last recorded error was a configuration error detected in the TCDn_DADDR field                                                                                                                                                                                                |
| 4 DOE   | Destination Offset Error TCDn_DOFF is inconsistent with TCDn_ATTR[DSIZE]. 0b - No destination offset configuration error 1b - Last recorded error was a configuration error detected in the TCDn_DOFF field                                                                                                                                                                                                    |
| 3 NCE   | NBYTES/CITER Configuration Error This error indicates that one of the following has occurred:  TCDn_NBYTES is not a multiple of TCDn_ATTR[SSIZE] and TCDn_ATTR[DSIZE]  TCDn_CITER[CITER] is equal to zero  TCDn_CITER[ELINK] is not equal to TCDn_BITER[ELINK] 0b - No NBYTES/CITER configuration error 1b - Last recorded error was a configuration error detected in the TCDn_NBYTES or TCDn_CITER fields |
| 2 SGE   | Scatter/Gather Configuration Error When this field is 1, it indicates that TCDn_DLAST_SGA is not on a 32-byte boundary. This field is checked at the beginning of a scatter/gather operation after major loop completion if TCDn_CSR[ESG]is enabled. 0b - No scatter/gather configuration error 1b - Last recorded error was a configuration error detected in the TCDn_DLAST_SGA field                        |
| 1 SBE   | Source Bus Error 0b - No source bus error 1b - Last recorded error was bus error on source read                                                                                                                                                                                                                                                                                                                |
| 0 DBE   | Destination Bus Error 0b - No destination bus error 1b - Last recorded error was bus error on destination write                                                                                                                                                                                                                                                                                                |

## 12.4.2.4 Channel Interrupt Status (CH0\_INT - CH31\_INT)

## Offset

For n = 0 to 31:

| Register   | Offset           |
|------------|------------------|
| CHn_INT    | 8h + (n  1000h) |

## Function

The INT field signals the presence of an interrupt request for the channel. Depending on the appropriate bit setting in the transfer control descriptors, the eDMA engine generates an interrupt on data transfer completion.

The outputs of this register are directly routed to the interrupt controller. During the interrupt service routine associated with any given channel, it is the software's responsibility to clear the appropriate bit, negating the interrupt request. On writes to INT, a 1 clears the channel's interrupt request. A zero has no effect on the channel's current interrupt status.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------|
| 31-1    | Reserved                                                                                                                           |
| 0 INT   | Interrupt Request 0b - Interrupt request for corresponding channel cleared 1b - Interrupt request for corresponding channel active |

## 12.4.2.5 Channel System Bus (CH0\_SBR - CH31\_SBR)

## Offset

For n = 0 to 31:

| Register   | Offset           |
|------------|------------------|
| CHn_SBR    | Ch + (n  1000h) |

## Function

The Channel System Bus register places identification and attribute information on the system bus interface for the eDMA.

## Diagram

<!-- image -->

## Register reset values

| Register         | Reset value                                   |
|------------------|-----------------------------------------------|
| CH0_SBR-CH31_SBR | eDMA_0_TCD: 0000_8006h eDMA_1_TCD: 0000_8007h |

## Fields

| Field      | Function                                                                                                           |
|------------|--------------------------------------------------------------------------------------------------------------------|
| 31-20      | Reserved                                                                                                           |
| 19-17 ATTR | Attribute Output DMA's system bus attribute output value.                                                          |
| 16 EMI     | Enable Master ID Replication The eDMA master ID replication field allows of the master programming the eDMA's TCD. |

Table continues on the next page...

See Register reset values.

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | If master ID replication is disabled, the privileged protection level (Supervisor mode) for DMA transfers is used. NOTE 0b - Master ID replication is disabled 1b - Master ID replication is enabled                                                                                                                                                                                                                                          |
| 15 PAL  | Privileged Access Level This field controls DMA's protection level on the system bus when the channel is active. When you enable master ID replication, the value captured in this register is the privilege level of the core or other master writing the channel's transfer control descriptor, which is the lower byte of TCD n _CSR. NOTE 0b - User protection level for DMA transfers 1b - Privileged protection level for DMA transfers |
| 14-6 -  | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 5-0 MID | Master ID This field controls the DMA's master ID on the system bus when the channel is active. The ID captured in this register reflects the master ID of the core or other master writing the channel's control attributes, which are in the lower byte of TCD n _CSR. NOTE                                                                                                                                                                 |

## 12.4.2.6 Channel Priority (CH0\_PRI - CH31\_PRI)

## Offset

For n = 0 to 31:

| Register   | Offset            |
|------------|-------------------|
| CHn_PRI    | 10h + (n  1000h) |

## Function

The contents of these registers define unique priorities associated with each channel within the same channel group. Channel grouping is programmed via Channel Arbitration Group (CH0\_GRPRI - CH31\_GRPRI).

The channel priorities within a group are evaluated by numeric value; for example, 0 is the lowest priority, 1 is the next higher priority, then 2, 3, and so on. Software must program the channel priorities with unique values; otherwise, channel numbers with the same, non-zero value, will be selected based on channel number with the higher channel number having higher priority.

If more than one channel in a group has an arbitration priority level value of zero, then the arbitration mode field CSR[ERCA] is used to determine the arbitration scheme for all channels with APL=0 within a group.

When you enable round-robin channel arbitration (CSR[ERCA] = 1), all channels with APL=0 within a group will use a round-robin arbitration scheme, which rotates among these channels requesting service without regard to priority. Round-robin provides a fairness mechanism within an arbitration group.

When you enable fixed-priority channel arbitration (CSR[ERCA] = 0), eDMA selects channels with APL=0 based on channel number, with the higher channel number having higher priority.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                                                                                           |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 ECP  | Enable Channel Preemption 0b - Channel cannot be suspended by a higher-priority channel's service request 1b - Channel can be temporarily suspended by a higher-priority channel's service request |
| 30 DPA  | Disable Preempt Ability 0b - Channel can suspend a lower-priority channel 1b - Channel cannot suspend any other channel, regardless of channel priority                                            |
| 29-3 -  | Reserved                                                                                                                                                                                           |
| 2-0 APL | Arbitration Priority Level Channel priority level for arbitration within the assigned arbitration group.                                                                                           |

## 12.4.2.7 TCD Source Address (TCD0\_SADDR - TCD31\_SADDR)

## Offset

For n = 0 to 31:

| Register   | Offset            |
|------------|-------------------|
| TCDn_SADDR | 20h + (n  1000h) |

## Function

This register contains the address for the read transactions.

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24    | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|-------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | SADDR |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8     | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | SADDR |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                    |
|---------|---------------------------------------------|
| 31-0    | Source Address                              |
| SADDR   | Memory address pointing to the source data. |

## 12.4.2.8 TCD Signed Source Address Offset (TCD0\_SOFF - TCD31\_SOFF)

## Offset

For n = 0 to 31:

| Register   | Offset            |
|------------|-------------------|
| TCDn_SOFF  | 24h + (n  1000h) |

## Function

This register contains the sign-extended value added to Source Address register after each read transaction.

Enhanced Direct Memory Access (eDMA)

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                  |
|---------|---------------------------------------------------------------------------------------------------------------------------|
| 15-0    | Source Address Signed Offset                                                                                              |
| SOFF    | Sign-extended offset applied to the current source address to form the next-state value as each source read is completed. |

## 12.4.2.9 TCD Transfer Attributes (TCD0\_ATTR - TCD31\_ATTR)

## Offset

For n = 0 to 31:

| Register   | Offset            |
|------------|-------------------|
| TCDn_ATTR  | 26h + (n  1000h) |

## Function

This register contains size and option modulo addressing information for source and destination addresses.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-11   | Source Address Modulo                                                                                                                                                                                                                                                                                                                                                                                                                             |
| SMOD    | This field defines a specific address range, which is the value after the SADDR + SOFF calculation is performed on the original register value. Setting this field makes it easy to implement a circular data queue. For data queues requiring power-of-2-sized bytes, the queue must start at a 0-modulo-size address and the SMOD field must be set to the appropriate value for the queue, freezing the required number of upper address bits. |

Table continues on the next page...

Enhanced Direct Memory Access (eDMA)

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | The value programmed into this field specifies the number of lower address bits that are allowed to change. For a circular queue application, you typically set TCDn_SOFF[SOFF] to the transfer size to implement post-increment addressing, with the SMOD function constraining the addresses to a 0-modulo-size range. 0_0000b - Source address modulo feature disabled 0_0001b - Source address modulo feature enabled for any non-zero value [1-31] |
| 10-8 SSIZE | Source Data Transfer Size 000b - 8-bit 001b - 16-bit 010b - 32-bit 011b - 64-bit 100b - 16-byte 101b - 32-byte 110b - 64-byte                                                                                                                                                                                                                                                                                                                           |
| 7-3 DMOD   | Destination Address Modulo See the SMOD definition.                                                                                                                                                                                                                                                                                                                                                                                                     |
| 2-0 DSIZE  | Destination Data Transfer Size See the SSIZE definition.                                                                                                                                                                                                                                                                                                                                                                                                |

## 12.4.2.10 TCD Transfer Size Without Minor Loop Offsets (TCD0\_NBYTES\_MLOFFNO -TCD31\_NBYTES\_MLOFFNO)

## Offset

For n = 0 to 31:

| Register             | Offset            |
|----------------------|-------------------|
| TCDn_NBYTES_MLOFF NO | 28h + (n  1000h) |

## Function

The TCDn\_NBYTES field defines the number of bytes to transfer per service request.

Minor loop offsets are address offset values added to the final source address (TCDn\_SADDR), or destination address (TCDn\_DADDR), upon minor loop completion. Minor loop completion is when the channel has finished the service request and has transferred NBYTES. When minor loop offsets are enabled, the minor loop offset value (TCDn\_NBYTES\_MLOFFYES[MLOFF]) is added to the final source address (TCDn\_SADDR), to the final destination address (TCDn\_DADDR), or to both, prior to the addresses being written back to the TCD. If the major loop is complete, the minor loop offset is ignored and the major loop address offsets (TCDn\_SLAST\_SDA and TCDn\_DLAST\_SGA) are used to compute the next TCDn\_SADDR and TCDn\_DADDR values.

Enhanced Direct Memory Access (eDMA)

When minor loop mapping is enabled (SMLOE or DMLOE is 1), TCDn\_NBYTES\_MLOFFNO/TCDn\_NBYTES\_MLOFFYES is redefined. A portion of TCDn\_NBYTES\_MLOFFNO/TCDn\_NBYTES\_MLOFFYES is used to specify multiple fields:

- A source enable bit (SMLOE) to specify the minor loop offset must be applied to the source address (TCDn\_SADDR) upon minor loop completion
- A destination enable bit (DMLOE) to specify the minor loop offset must be applied to the destination address (TCDn\_DADDR) upon minor loop completion
- The sign extended minor loop offset value (MLOFF)

The same offset value (MLOFF) is used for both source and destination minor loop offsets. When either minor loop offset is enabled (SMLOE set or DMLOE set), the NBYTES field is reduced to 10 bits. If both minor loop offsets are disabled (SMLOE cleared and DMLOE cleared), the NBYTES field is a 30-bit vector.

One of two register profiles (this register or TCDn\_NBYTES\_MLOFFYES), defines the number of bytes to transfer per request. Which register to use depends on whether source or destination minor loop mapping is enabled.

TCDn\_NBYTES\_MLOFFNO/TCDn\_NBYTES\_MLOFFYES is defined as follows:

- If SMLOE = 0 and DMLOE = 0, then see the TCDn\_NBYTES\_MLOFFNO register description.
- If either SMLOE or DMLOE is 1, then see the TCDn\_NBYTES\_MLOFFYES register description.

## Diagram

<!-- image -->

## Fields

| Field    | Function                                                                                                                                                                                                               |
|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SMLOE | Source Minor Loop Offset Enable Selects whether the minor loop offset is applied to the source address upon minor loop completion. 0b - Minor loop offset not applied to SADDR 1b - Minor loop offset applied to SADDR |
| 30 DMLOE | Destination Minor Loop Offset Enable Selects whether the minor loop offset is applied to the destination address upon minor loop completion. 0b - Minor loop offset not applied to DADDR                               |
| 29-0     | Number of Bytes To Transfer Per Service Request                                                                                                                                                                        |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NBYTES  | Number of bytes to be transferred for each service request of the channel. When a channel activates, the module loads the appropriate TCD contents into the eDMA engine and performs the appropriate reads and writes until the byte transfer count has been reached. This process is normally an indivisible operation and cannot be halted. It can, however, be stalled by using the bandwidth control field, or via preemption. After the byte count is exhausted, the SADDR and DADDR values are written back into the TCD memory, and the major loop iteration count (CITER) is decremented by one and written back to the TCD memory. If the major iteration count is complete, additional processing is performed. |

## 12.4.2.11 TCD Transfer Size with Minor Loop Offsets (TCD0\_NBYTES\_MLOFFYES -TCD31\_NBYTES\_MLOFFYES)

## Offset

For n = 0 to 31:

| Register              | Offset            |
|-----------------------|-------------------|
| TCDn_NBYTES_MLOFF YES | 28h + (n  1000h) |

## Function

The TCDn\_NBYTES field defines the number of bytes to transfer per service request.

Minor loop offset is an address offset value added to the final source address (TCDn\_SADDR) or destination address (TCDn\_DADDR) upon minor loop completion. Minor loop completion occurs when the channel has finished the service request and has transferred NBYTES. Minor loop offsets are enabled by setting either the source enable bit (SMLOE) or the destination enable bit (DMLOE).

The source enable bit (SMLOE) specifies the minor loop offset value (MLOFF) that is to be applied to the source address (TCDn\_SADDR) upon minor loop completion. The destination enable bit (DMLOE) specifies the minor loop offset (MLOFF) that is to be applied to the destination address (TCDn\_DADDR) upon minor loop completion.

If the major loop is complete, the minor loop offsets are ignored and the major loop address offsets (TCDn\_SLAST\_SDA and TCDn\_DLAST\_SGA) are used to compute the next TCDn\_SADDR and TCDn\_DADDR values.

When you enable the minor loop offset overlay (either SMLOE or DMLOE is 1), eDMA redefines TCDn\_NBYTES\_MLOFFNO/ TCDn\_NBYTES\_MLOFFYES. A portion of TCDn\_NBYTES\_MLOFFNO/TCDn\_NBYTES\_MLOFFYES specifies the signextended minor loop offset value (MLOFF). The same offset value (MLOFF) applies to both source and destination minor loop offsets. When the minor loop offset is enabled, you must align it to the transfer size of the source or destination it is associated with. When either minor loop offset is enabled (SMLOE set or DMLOE set), the NBYTES field is reduced to 10 bits. If both minor loop offsets are disabled (SMLOE cleared and DMLOE cleared), the NBYTES field is a 30-bit vector.

One of two register profiles (this register or TCDn\_NBYTES\_MLOFFNO) defines the number of bytes to transfer per request. Which register to use depends on whether source or destination minor loop mapping is enabled.

TCDn\_NBYTES\_MLOFFYES is defined as follows:

- If either minor loop offset is enabled (SMLOE or DMLOE = 1), then see the TCDn\_NBYTES\_MLOFFYES register description.
- If SMLOE and DMLOE are both 0, then see the TCDn\_NBYTES\_MLOFFNO register description.

Enhanced Direct Memory Access (eDMA)

## Diagram

<!-- image -->

## Fields

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|-------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 SMLOE    | Source Minor Loop Offset Enable Selects whether the minor loop offset is applied to the source address upon minor loop completion. 0b - Minor loop offset not applied to SADDR 1b - Minor loop offset applied to SADDR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 30 DMLOE    | Destination Minor Loop Offset Enable Selects whether the minor loop offset is applied to the destination address upon minor loop completion. 0b - Minor loop offset not applied to DADDR 1b - Minor loop offset applied to DADDR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 29-10 MLOFF | Minor Loop Offset If SMLOE or DMLOE is 1, this field represents a sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| 9-0 NBYTES  | Number of Bytes To Transfer Per Service Request The number of bytes to be transferred in each service request of the channel. As a channel activates, the module loads the appropriate TCDcontents into the eDMAengine and performs the appropriate reads and writes until the minor byte transfer count has been reached. This is an indivisible operation and cannot be halted. It can, however, be stalled by using the bandwidth control field, or via preemption. After the minor count is exhausted, the SADDR and DADDRvalues are written back into the TCD memory, and the major iteration count is decremented and restored to the TCD memory. If the major iteration count is complete, additional processing is performed. |

## 12.4.2.12 TCD Last Source Address Adjustment / Store DADDR Address (TCD0\_SLAST\_SDA -TCD31\_SLAST\_SDA)

## Offset

For n = 0 to 31:

Enhanced Direct Memory Access (eDMA)

| Register       | Offset            |
|----------------|-------------------|
| TCDn_SLAST_SDA | 2Ch + (n  1000h) |

## Function

This register contains the value added to the source address when the major loop is complete. When the store destination address option is enabled, this field provides a pointer to memory for storing the final destination address.

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24        | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|-----------|------|------|------|------|------|------|------|------|
| R W    |      |      |      |      |      |      |      | SLAST_SDA |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8         | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      |      |      |      |      |      |      |      | SLAST_SDA |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0         | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field          | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|----------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 SLAST_SDA | Last Source Address Adjustment / Store DADDR Address Source last address adjustment or the system memory address for destination address (DADDR) storage. If (TCDn_CSR[ESDA] = 0), then:  Adjustment value is added to the source address at the completion of the major iteration count. This value can be used to restore the source address to the initial value or adjust the address to reference the next data structure.  This field uses two's complement notation for the final source address adjustment. Otherwise:  This address points to the 32-bit-aligned memory location where the destination address (DADDR) is to be stored in system memory. By saving the final destination address in system memory via the ESDA feature, you are able to compute the size of a variable destination data buffer by simply subtracting the beginning DADDR from the final, saved DADDR. This feature is used together with the scatter/gather operation to prevent the loss of the final DADDR, which is overwritten during the scatter/gather operation. The "Store Destination Address" (SDA) value must be a 32-bit-aligned location because the eDMA forces the lower two address bits of the SLAST_SDA field to zero when ESDA is enabled. The module performs this write operation when the major loop is done; that is, when the major iteration count (CITER) decrements to zero. |

## 12.4.2.13 TCD Destination Address (TCD0\_DADDR - TCD31\_DADDR)

## Offset

For n = 0 to 31:

| Register   | Offset            |
|------------|-------------------|
| TCDn_DADDR | 30h + (n  1000h) |

## Function

This register contains the address for the write transactions.

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28    | 27   | 26   | 25   | 24    | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|-------|------|------|------|-------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |       |      |      |      | DADDR |      |      |      |      |      |      |      |      |
| Reset   | 0    | 0    | 0    | 0 0   |      | 0    | 0    | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits    | 15   | 14   | 13   | 12 11 |      | 10   | 9    | 8     | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |       |      |      |      | DADDR |      |      |      |      |      |      |      |      |
| W Reset | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field   | Function                                         |
|---------|--------------------------------------------------|
| 31-0    | Destination Address                              |
| DADDR   | Memory address pointing to the destination data. |

## 12.4.2.14 TCD Signed Destination Address Offset (TCD0\_DOFF - TCD31\_DOFF)

## Offset

For n = 0 to 31:

| Register   | Offset            |
|------------|-------------------|
| TCDn_DOFF  | 34h + (n  1000h) |

## Function

This register contains the sign-extended value added to Destination Address register after each write transaction.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                                     |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------|
| 15-0    | Destination Address Signed Offset                                                                                                            |
| DOFF    | Sign-extended offset that is applied to the current destination address to form the next-state value as each destination write is completed. |

## 12.4.2.15 TCD Current Major Loop Count (Minor Loop Channel Linking Disabled) (TCD0\_CITER\_ELINKNO -TCD31\_CITER\_ELINKNO)

## Offset

For n = 0 to 31:

| Register           | Offset            |
|--------------------|-------------------|
| TCDn_CITER_ELINKNO | 36h + (n  1000h) |

## Function

If TCDn\_CITER[ELINK] is 0, the TCDn\_CITER register is defined as follows.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|---------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15      | Enable Link                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
| ELINK   | As the channel completes the minor loop, this flag enables linking to another channel as defined by the relevant LINKCH field. The link target channel initiates a channel service request via an internal mechanism that sets the TCDn_CSR[START] bit of the specified channel to 1. If channel linking is disabled, the CITER value is extended to 15 bits in place of a link channel number. If the major loop is exhausted, this link mechanism is suppressed in favor of MAJORELINK channel linking. |

Table continues on the next page...

Enhanced Direct Memory Access (eDMA)

Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | This field must be equal to the BITER[ELINK] field; otherwise, a configuration error is reported. NOTE 0b - Channel-to-channel linking disabled 1b - Channel-to-channel linking enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 14-0 CITER | Current Major Iteration Count This 9-bit (ELINK = 1) or 15-bit (ELINK = 0) count represents the current major loop count for the channel. It is decremented each time the channel finishes a service request and is written back to TCD memory. After the major iteration count is exhausted, the channel performs a number of operations -for example, final source and destination address calculations -andoptionally generates an interrupt to signal channel completion before reloading the CITER field from the Beginning Iteration Count (BITER) field. When the CITER field is initially loaded by software, it must be set to the same value as that contained in the BITER field. NOTE If the channel is configured to execute a single service request, the initial values of BITER and CITER should be 0x0001. NOTE |

## 12.4.2.16 TCD Current Major Loop Count (Minor Loop Channel Linking Enabled) (TCD0\_CITER\_ELINKYES -TCD31\_CITER\_ELINKYES)

## Offset

For n = 0 to 31:

| Register             | Offset            |
|----------------------|-------------------|
| TCDn_CITER_ELINKYE S | 36h + (n  1000h) |

## Function

If TCDn\_CITER[ELINK] is 1, the TCDn\_CITER register is defined as follows.

## Diagram

<!-- image -->

## Fields

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 ELINK    | Enable Link As the channel completes the minor loop, this flag enables linking to another channel as defined by the relevant LINKCH field. When enabled, an internal mechanism sets the TCDn_CSR[START] field of the specified channel (LINKCH) upon minor loop completion. If channel linking is disabled, the CITER value is extended to 15 bits in place of a link channel number. If the major loop is exhausted, this link mechanism is suppressed in favor of MAJORELINK channel linking. This field must be equal to the BITER[ELINK] field; otherwise, a configuration error is reported. NOTE 0b - Channel-to-channel linking disabled 1b - Channel-to-channel linking enabled                                                                                                                                              |
| 14 -        | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 13-9 LINKCH | Minor Loop Link Channel Number If channel-to-channel linking is enabled (ELINK = 1), then after the minor loop is exhausted the eDMA engine initiates a channel service request to the channel defined by this field by writing that channel's TCDn_CSR[START] field to 1.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 8-0 CITER   | Current Major Iteration Count This 9-bit (ELINK = 1) or 15-bit (ELINK = 0) count represents the current major loop count for the channel. It is decremented each time the channel finishes a service request and is written back to the TCD memory. After the major iteration count is exhausted, the channel performs a number of operations -for example, final source and destination address calculations -andoptionally generates an interrupt to signal channel completion before reloading the CITER field from the Beginning Iteration Count (BITER) field. When the CITER field is initially loaded by software, it must be set to the same value as that contained in the BITER field. NOTE If the channel is configured to execute a single service request, the initial values of BITER and CITER should be 0x0001. NOTE |

Enhanced Direct Memory Access (eDMA)

Enhanced Direct Memory Access (eDMA)

## 12.4.2.17 TCD Last Destination Address Adjustment / Scatter Gather Address (TCD0\_DLAST\_SGA -TCD31\_DLAST\_SGA)

## Offset

For n = 0 to 31:

| Register       | Offset            |
|----------------|-------------------|
| TCDn_DLAST_SGA | 38h + (n  1000h) |

## Function

This register contains the value added to the destination address when the major loop is complete. When the Scatter/Gather option is enabled, this field provides a pointer to memory for fetching a transfer control descriptor to reprogram the channel.

## Diagram

<!-- image -->

## Fields

| Field          | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|----------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0 DLAST_SGA | Last Destination Address Adjustment / Scatter Gather Address Adjustment of the last destination address or the memory address for the next transfer control descriptor to be loaded into this channel (scatter/gather). If (TCDn_CSR[ESG] = 0) then:  Adjustment value is added to the destination address at the completion of the major iteration count. This value can apply to restore the destination address to the initial value or adjust the address to reference the next data structure.  This field uses two's complement notation for the final destination address adjustment. Otherwise:  This address points to the beginning of a 0-modulo 32-byte region containing the next transfer control descriptor to be loaded into this channel. This channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo 32-byte, or else a configuration error is reported. |

## 12.4.2.18 TCD Control and Status (TCD0\_CSR - TCD31\_CSR)

## Offset

For n = 0 to 31:

| Register   | Offset            |
|------------|-------------------|
| TCDn_CSR   | 3Ch + (n  1000h) |

## Function

This register is used to enable optional features.

## Diagram

<!-- image -->

## Fields

| Field            | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15-14 BWC        | Bandwidth Control Throttles the amount of bus bandwidth consumed by the eDMA. Generally, as the eDMA processes the minor loop, it continuously generates read/write sequences until the minor count is exhausted. This field forces eDMA to stall after the completion of each read/write access, to control the bus request bandwidth seen by the system bus interconnect. If the source and destination sizes are equal, this field is ignored between the first and second transfers and after the last write of each minor loop. This behavior is a side effect of reducing start-up latency. NOTE 00b - No eDMA engine stalls 01b - Enable eDMA master high-priority elevation (HPE) mode. No eDMA engine stalls. 10b - eDMA engine stalls for 4 cycles after each R/W 11b - eDMA engine stalls for 8 cycles after each R/W |
| 13 -             | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 12-8 MAJORLINKCH | Major Loop Link Channel Number If (MAJORELINK = 0) then:  No channel-to-channel linking, or chaining, is performed after the major loop counter is exhausted. Otherwise:                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |

Table continues on the next page...

## Table continued from the previous page...

| Field        | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|--------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7 ESDA       | the channel defined by this field by setting that channel's TCDn_CSR[START] field to 1. Enable Store Destination Address As the channel completes the major loop by either the current iteration counter (CITER) decrementing to 0, this field enables writing the destination address (DADDR) to the address stored in the SLAST_SDA field. The value written to system memory is the last DADDRvalue prior to the DLAST_SGA offset being applied, or overwritten by an enabled scatter/gather operation. When the ESDA bit is 1, SLAST_SDA contains the write pointer instead of the final source address offset. Because this is a pointer and not a final offset, a last source address offset of zero is applied to SADDR instead of the SLAST_SGA value. 0b - Ability to store destination address to system memory disabled |
| 6 -          | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 5 MAJORELINK | Enable Link When Major Loop Complete As the channel completes the major loop, this flag enables linking to another channel defined by MAJORLINKCH. The link target channel initiates a channel service request via an internal mechanism that sets the TCDn_CSR[START] field of the specified channel. To support the dynamic linking coherency model, this field is forced to 0 if written when TCDn_CSR[DONE] is 1. NOTE 0b - Channel-to-channel linking disabled 1b - Channel-to-channel linking enabled                                                                                                                                                                                                                                                                                                                        |
| 4 ESG        | Enable Scatter/Gather Processing As the channel completes the major loop, this flag enables scatter/gather processing in the current channel. If enabled, the eDMA engine uses TCDn_DLAST_SGA as a memory pointer to a 0-modulo 32-bit address containing a 32-byte data structure, which is loaded as the transfer control descriptor into local memory. To support the dynamic scatter/gather coherency model, this field is forced to 0 if written when TCDn_CSR[DONE] is 1. NOTE 0b - Current channel's TCD is normal format 1b - Current channel's TCD specifies scatter/gather format.                                                                                                                                                                                                                                       |
| 3 DREQ       | Disable Request If this flag is 1, the eDMA hardware automatically clears the corresponding ERQ bit when the current major iteration count reaches 0. 0b - No operation. Channel's ERQ field not affected                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

Table continues on the next page...

## Table continued from the previous page...

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            | 1b - Clear the ERQ field to 0 upon major loop completion, thus disabling hardware service requests. Channel's ERQ field cleared to 0 when major loop complete                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 2 INTHALF  | Enable Interrupt If Major Counter Half-complete If this flag is 1, the channel generates an interrupt request by setting the appropriate field in the INT register to 1 when the current major iteration count reaches the halfway point. Specifically, the comparison performed by the eDMA engine is (CITER = (BITER/2)). This halfway point interrupt request is provided to support double-buffered, also known as ping-pong, schemes, or other types of data movement where the processor needs an early indication of the transfer's progress. If BITER = 1, do not use INTHALF; use INTMAJOR instead. NOTE 0b - Halfway point interrupt disabled 1b - Halfway point interrupt enabled |
| 1 INTMAJOR | Enable Interrupt If Major count complete If this flag is 1, the channel generates an interrupt request by setting the appropriate field in the INT register to 1 when the current major iteration count (CITER) reaches 0. 0b - End-of-major loop interrupt disabled 1b - End-of-major loop interrupt enabled                                                                                                                                                                                                                                                                                                                                                                                |
| 0 START    | Channel Start If this flag is 1, the channel is requesting service. The eDMA hardware automatically clears this flag to 0 after the channel begins execution. 0b - Channel not explicitly started 1b - Channel explicitly started via a software-initiated service request                                                                                                                                                                                                                                                                                                                                                                                                                   |

## 12.4.2.19 TCD Beginning Major Loop Count (Minor Loop Channel Linking Disabled) (TCD0\_BITER\_ELINKNO -TCD31\_BITER\_ELINKNO)

## Offset

For n = 0 to 31:

| Register           | Offset            |
|--------------------|-------------------|
| TCDn_BITER_ELINKNO | 3Eh + (n  1000h) |

## Function

If the TCDn\_BITER[ELINK] field is 0, the TCDn\_BITER register is defined as follows.

## Diagram

<!-- image -->

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 ELINK   | Enables Link As the channel completes the minor loop, this flag enables linking to another channel as defined by BITER[LINKCH]. The link target channel initiates a channel service request via an internal mechanism that sets the TCDn_CSR[START] field of the specified channel. If channel linking is disabled, the BITER value extends to 15 bits in place of a link channel number. If the major loop is exhausted, this link mechanism is suppressed in favor of the MAJORELINK channel linking. When the software loads the TCD, this field must be set equal to the corresponding CITER field; otherwise, a configuration error is reported. As the major iteration count is exhausted, eDMA reloads the contents of this field into the CITER field. NOTE 0b - Channel-to-channel linking disabled 1b - Channel-to-channel linking enabled |
| 14-0 BITER | Starting Major Iteration Count As the transfer control descriptor is first loaded by software, this 9-bit (ELINK = 1) or 15-bit (ELINK = 0) field must be set equal to the value in the CITER field. As the major iteration count is exhausted, eDMA reloads the contents of this field into the CITER field. If the channel is configured to execute a single service request, the initial values of BITER and CITER must be 0x0001.                                                                                                                                                                                                                                                                                                                                                                                                                |

## 12.4.2.20 TCD Beginning Major Loop Count (Minor Loop Channel Linking Enabled) (TCD0\_BITER\_ELINKYES -TCD31\_BITER\_ELINKYES)

## Offset

For n = 0 to 31:

| Register             | Offset            |
|----------------------|-------------------|
| TCDn_BITER_ELINKYE S | 3Eh + (n  1000h) |

## Function

If the TCDn\_BITER[ELINK] field is set, the TCDn\_BITER register is defined as follows.

Enhanced Direct Memory Access (eDMA)

## Diagram

<!-- image -->

## Fields

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|-------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 ELINK    | Enable Link As the channel completes the minor loop, this flag enables linking to another channel as defined by BITER[LINKCH]. The link target channel initiates a channel service request via an internal mechanism that sets the TCDn_CSR[START] field of the specified channel. If channel linking disables, the BITER value extends to 15 bits in place of a link channel number. If the major loop is exhausted, this link mechanism is suppressed in favor of the MAJORELINK channel linking. When the software loads the TCD, this field must be set equal to the corresponding CITER field; otherwise, a configuration error is reported. As the major iteration count is exhausted, eDMA reloads the contents of this field into the CITER field. NOTE 0b - Channel-to-channel linking disabled 1b - Channel-to-channel linking enabled |
| 14 -        | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| 13-9 LINKCH | Link Channel Number If channel-to-channel linking is enabled (ELINK = 1), then after the minor loop is exhausted, the eDMA engine initiates a channel service request at the channel defined by this field by setting that channel's TCDn_CSR[START] field. When the software loads the TCD, this field must be set equal to the corresponding CITER field; otherwise, a configuration error is reported. As the major iteration count is exhausted, eDMA reloads the contents of this field into the CITER field. NOTE                                                                                                                                                                                                                                                                                                                          |
| 8-0 BITER   | Starting Major Iteration Count As the transfer control descriptor is first loaded by software, this 9-bit (ELINK = 1) or 15-bit (ELINK = 0) field must be set equal to the value in the CITER field. As the major iteration count is exhausted, eDMA reloads the contents of this field into the CITER field. If the channel is configured to execute a single service request, the initial values of BITER and CITER must be 0x0001.                                                                                                                                                                                                                                                                                                                                                                                                            |

## 12.5 External signals

This module has no external signals.

Enhanced Direct Memory Access (eDMA)

## 12.6 Initialization

The following sections discuss initialization of the eDMA and programming considerations.

## 12.6.1 eDMA initialization

To initialize the eDMA:

1. Write to the CSR if a configuration other than the default is wanted.
2. Write the channel priority levels to the CHn\_PRI registers and group priority levels to the CHn\_GRPRI registers if a configuration other than the default is wanted.
3. Enable error interrupts in the CHn\_CSR[EEI] registers if they are wanted.
4. Write the 32-byte TCD for each channel that may request service.
5. Enable any hardware service requests via the CHn\_CSR[ERQ] registers.
6. Request channel service via either:
- Software: setting TCDn\_CSR[START]
- Hardware: slave device asserting its eDMA peripheral request signal

After any channel requests service, a channel is selected for execution based on the arbitration and priority levels written into the programmer's model. The eDMA engine reads the entire TCD, including the TCD control and status fields, as shown in Table 20, for the selected channel into its internal address path module.

As the TCD is read, the first transfer is initiated on the internal bus, unless a configuration error is detected. Transfers from the source, defined by TCDn\_SADDR, to the destination, defined by TCD\_DADDR, continue until the number of bytes specified by TCDn\_NBYTES are transferred.

When the transfer is complete, the eDMA engine's local TCDn\_SADDR, TCDn\_DADDR, and TCDn\_CITER are written back to the main TCD memory and any minor loop channel linking is performed, if enabled. If the major loop is exhausted, then eDMA executes further post-processing, such as interrupts, major loop channel linking, and scatter/gather operations, if enabled.

Table 20. TCD control and status (TCDn\_CSR) fields

| TCDn_CSR field name   | Description                                                                                                                  |
|-----------------------|------------------------------------------------------------------------------------------------------------------------------|
| START                 | Control field to start the channel explicitly when using a software-initiated DMAservice (automatically cleared by hardware) |
| ESDA                  | Control field to enable storing of the destination address to system memory after the major loop completes                   |
| DREQ                  | Control field to disable hardware-initiated DMA service requests after major loop completion                                 |
| BWC                   | Control field for throttling the bandwidth control of a channel                                                              |
| ESG                   | Control field to enable the scatter-gather feature                                                                           |
| INTHALF               | Control field to enable interrupt when major loop is half-complete                                                           |
| INTMAJOR              | Control field to enable interrupt when major loop completes                                                                  |

Enhanced Direct Memory Access (eDMA)

Table 21. Channel control and status (CHn\_CSR) fields

| CHn_CSR field name   | Description                                                                                         |
|----------------------|-----------------------------------------------------------------------------------------------------|
| ACTIVE               | Status field indicating the channel is currently in execution                                       |
| DONE                 | Status field indicating major loop completion (cleared by software when a channel begins execution) |
| EEI                  | Control field to enable error interrupts                                                            |
| EARQ                 | Control field to enable external, asynchronous wakeup event in conjunction with the ERQ field       |
| ERQ                  | Control field to enable hardware service requests                                                   |

The following figure shows how each DMA request initiates one minor-loop transfer, or iteration, without CPU intervention. DMA arbitration can occur after each minor loop, and one level of minor loop DMA preemption is allowed. The number of minor loops in a major loop is specified by the beginning iteration count (BITER).

<!-- image -->

The following figure lists the memory array terms and how the TCD settings are related.

Enhanced Direct Memory Access (eDMA)

| xADDR: (starting address)                                                                      | xSIZE: (size of one data transfer)      | Minor loop (NBYTES in minor loop, often the same value as xSIZE)   | Offset (xOFF): number of bytes added to current address after each transfer (often the same value as xSIZE) Each DMA source (S) and destination (D) has its own: Address (xADDR) Size (xSIZE) Offset (xOFF) Modulo (xMOD) Last Address Adjustment (xLAST) where x = S or D   |
|------------------------------------------------------------------------------------------------|--------------------------------------------|--------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|                                                                                          |                                      | Minor loop                                                         |                                                                                                                                                                                                                                                                              |
| xLAST: Number of bytes added to current address after major loop (typically used to loop back) |                                         | Last minor loop                                                    | Peripheral queues typically have size and offset equal to NBYTES                                                                                                                                                                                                             |

## 12.6.2 eDMA arbitration

The eDMA uses a layered arbitration scheme composed of multiple priority levels. The eDMA uses a fixed-priority arbitration scheme with optional round-robin arbitration under specific conditions. The priorities are evaluated in the following order:

Table 22. eDMA arbitration priorities

| Priority    | Scheme                     | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|-------------|----------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1 (Highest) | Arbitration group priority | Each channel is assigned an arbitration group via the CHn_GRPRI registers. Priority is given to the highest value (31 being the highest possible value) down to the lowest value (zero, the default).                                                                                                                                                                                                                                                                                                |
| 2           | Channel priority           | Each channel is assigned a channel priority level via the CHn_PRI registers. The channel priority is a relative priority level within an arbitration group. Priority is given to the highest value (seven being the highest possible value) down to the lowest value (zero, the default). Channel priorities within each arbitration group need not be unique. If multiple channels have the same channel priority level, the channel numberwill beusedtodetermine priority as defined in row three. |
| 3           | Channel number             | When two or more channels have the same arbitration group priority and channel priority, the channel number (CHn_NUM) is used to determine the highest priority. Priority is given to the                                                                                                                                                                                                                                                                                                            |

Table continues on the next page...

Table 22. eDMA arbitration priorities (continued)

| Priority   | Scheme      | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|------------|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|            |             | highest channel number. Lowest priority is channel 0. The channel numbers are static and cannot be changed in the programmer's model.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 4 (Lowest) | Round-robin | When round-robin is enabled, any channel configured for round-robin operation has lowest priority within an arbitration group. Round-robin is enabled by setting the CSR[ERCA] field to 1. After being enabled, channels with a channel priority of zero (CHn_PRI=0) will use round-robin arbitration. Round- robin arbitration will rotate the channel selection among the channels requesting service with CHn_PRI=0 within the arbitration group. Any non-zero channel within the arbitration group will continue to use fixed-priority arbitration, and if requesting service will be selected over any round-robin channels. |

For fixed arbitration, the overall priority can be considered a number composed of three concatenated priority levels: CHn\_GRPRI:CHn\_PRI:CH\_NUM. The largest number has the highest priority and the lowest number has the lowest priority.

For round-robin arbitration, the priority number is CHn\_GRPRI:0:X. The module rotates through the CHn\_PRI=0 channels requesting service without regard to priority among these channels. Any channel within the arbitration group for which CHn\_PRI is greater than 0 will be serviced before the round-robin channels.

## 12.6.3 Programming errors

The eDMA performs various tests on the transfer control descriptor to verify consistency in the descriptor data.

The channel number causing the error is recorded in the Error Status register (CHn\_ES). If the error source is not removed before the next activation of the problematic channel, the error is detected and recorded again. Setting the halt after error field, CSR[HAE], will halt the DMA and prevent recurrence of the error.

## 12.6.4 Arbitration mode considerations

This section discusses arbitration considerations for eDMA.

## 12.6.4.1 Fixed group arbitration, fixed channel arbitration

In this mode, eDMA selects for execution the channel service request from the highest-priority channel in the highest-priority group. If eDMA is programmed so that the channels within a high-priority group have a high number of requests or large data transfers, that group may consume all the bandwidth of the eDMA controller. That is, no lower-priority groups are serviced if there is always at least one DMA request pending on a channel in the highest-priority group when the controller arbitrates the next DMA request. The advantage of this scenario is that latency can be small for channels that need to be serviced quickly.

## 12.6.4.2 Fixed group arbitration, round-robin channel arbitration

The highest-priority group with a request is serviced. Lower-priority groups are serviced if no pending requests exist in the higher-priority groups.

Enhanced Direct Memory Access (eDMA)

Within each group, channels are serviced starting with the highest non-zero channel priority. For all channels with a channel priority programmed to 0, selection begins with the highest channel number requesting service and then rotates through to the lowest channel number requesting service. The round-robin channel arbitration can provide a fairness mechanism to lower-priority channels.

This scenario could cause the same bandwidth consumption problem as indicated in Fixed group arbitration, fixed channel arbitration, but all the channels in the highest-priority group will be serviced. Service latency is short on the highest-priority group, but could potentially be very much longer as the group priority decreases.

## 12.6.5 Performing DMA transfers

This section presents examples on how to perform DMA transfers with the eDMA.

## 12.6.5.1 Single request

To perform a simple transfer of n bytes of data with one activation, set the major loop to one (TCDn\_CITER = TCDn\_BITER =

1). The data transfer begins after the channel service request is acknowledged and the channel is selected to execute. After the transfer is complete, the CHn\_CSR[DONE] field is set to 1 and an interrupt is generated if properly enabled.

For example, the following TCD entry is configured to transfer 16 bytes of data. The eDMA is programmed for one iteration of the major loop transferring 16 bytes per iteration. The source memory has a byte-wide memory port located at 0x1000. The destination memory has a 32-bit port located at 0x2000. The address offsets are programmed in increments to match the transfer size: one byte for the source, and four bytes for the destination. The final source and destination addresses are adjusted to return to their beginning values.

```
TCD n _CITER = TCD n _BITER = 1 TCD n _NBYTES = 16 TCD n _SADDR = 0x1000 TCD n _SOFF = 1 TCD n _ATTR[SSIZE] = 0 TCD n _SLAST = -16 TCD n _DADDR = 0x2000 TCD n _DOFF = 4 TCD n _ATTR[DSIZE] = 2 TCD n _DLAST_SGA= -16 TCD n _CSR[INTMAJ] = 1 TCD n _CSR[START] = 1 (should be written last after all other fields have been initialized) All other TCD n fields = 0
```

This generates the following event sequence:

1. User write to the TCDn\_CSR[START] field requests channel service.
2. The channel is selected by arbitration for servicing.
3. eDMA engine writes:
- CHn\_CSR[DONE] = 0
- TCDn\_CSR[START] = 0
- CHn\_CSR[ACTIVE] = 1
4. eDMA engine reads: channel TCD data from local memory to internal register file.
5. The source-to-destination transfers are executed as follows:
- a. Read byte from location 0x1000, read byte from location 0x1001, read byte from 0x1002, read byte from 0x1003.
- b. Write 32 bits to location 0x2000  first iteration of the minor loop.
- c. Read byte from location 0x1004, read byte from location 0x1005, read byte from 0x1006, read byte from 0x1007.
- d. Write 32 bits to location 0x2004  second iteration of the minor loop.

Enhanced Direct Memory Access (eDMA)

- e. Read byte from location 0x1008, read byte from location 0x1009, read byte from 0x100A, read byte from 0x100B.
- f. Write 32 bits to location 0x2008  third iteration of the minor loop.
- g. Read byte from location 0x100C, read byte from location 0x100D, read byte from 0x100E, read byte from 0x100F.
- h. Write 32 bits to location 0x200C  last iteration of the minor loop  major loop complete.
6. The eDMA engine writes: TCDn\_SADDR = 0x1000, TCDn\_DADDR = 0x2000, TCDn\_CITER = 1 (TCDn\_BITER).
7. The eDMA engine writes: CHn\_CSR[ACTIVE] = 0, CHn\_CSR[DONE] = 1, CHn\_INT[INT] = 1.
8. The channel retires and the eDMA goes idle or services the next channel.

## 12.6.5.2 Multiple requests

The following example transfers 32 bytes via two hardware requests, but is otherwise the same as the previous example. The only fields that change are the major loop iteration count and the final address offsets. The eDMA is programmed for two iterations of the major loop, transferring 16 bytes per iteration. After the channel's hardware requests are enabled via the CHn\_CSR[ERQ] register field, the slave device initiates channel service requests.

```
TCD n _CITER = TCD n _BITER = 2 TCD n _SLAST = -32 TCD n _DLAST_SGA = -32
```

This would generate the following sequence of events:

1. First hardware (eDMA peripheral) requests channel service.
2. The channel is selected by arbitration for servicing.
3. eDMA engine writes: CHn\_CSR[DONE] = 0, TCDn\_CSR[START] = 0, CHn\_CSR[ACTIVE] = 1.
4. eDMA engine reads: channel TCDn data from local memory to internal register file.
5. The source-to-destination transfers are executed as follows:
- a. Read byte from location 0x1000, read byte from location 0x1001, read byte from 0x1002, read byte from 0x1003.
- b. Write 32 bits to location 0x2000  first iteration of the minor loop.
- c. Read byte from location 0x1004, read byte from location 0x1005, read byte from 0x1006, read byte from 0x1007.
- d. Write 32 bits to location 0x2004  second iteration of the minor loop.
- e. Read byte from location 0x1008, read byte from location 0x1009, read byte from 0x100A, read byte from 0x100B.
- f. Write 32 bits to location 0x2008  third iteration of the minor loop.
- g. Read byte from location 0x100C, read byte from location 0x100D, read byte from 0x100E, read byte from 0x100F.
- h. Write 32 bits to location 0x200C  last iteration of the minor loop.
6. eDMA engine writes: TCDn\_SADDR = 0x1010, TCDn\_DADDR = 0x2010, TCDn\_CITER = 1.
7. eDMA engine writes: CHn\_CSR[ACTIVE] = 0.
8. The channel retires, which concludes one iteration of the major loop. The eDMA goes idle or services the next channel.
9. Second hardware (eDMA peripheral) requests channel service.
10. The channel is selected by arbitration for servicing.
11. eDMA engine writes: CHn\_CSR[DONE] = 0, TCDn\_CSR[START] = 0, CHn\_CSR[ACTIVE] = 1.
12. eDMA engine reads: Channel TCD data from local memory to internal register file.
13. The source-to-destination transfers are executed as follows:
- a. Read byte from location 0x1010, read byte from location 0x1011, read byte from 0x1012, read byte from 0x1013.

- b. Write 32 bits to location 0x2010  first iteration of the minor loop.
- c. Read byte from location 0x1014, read byte from location 0x1015, read byte from 0x1016, read byte from 0x1017.
- d. Write 32 bits to location 0x2014  second iteration of the minor loop.
- e. Read byte from location 0x1018, read byte from location 0x1019, read byte from 0x101A, read byte from 0x101B.
- f. Write 32 bits to location 0x2018  third iteration of the minor loop.
- g. Read byte from location 0x101C, read byte from location 0x101D, read byte from 0x101E, read byte from 0x101F.
- h. Write 32 bits to location 0x201C  last iteration of the minor loop  major loop complete.
14. eDMA engine writes: TCDn\_SADDR = 0x1000, TCDn\_DADDR = 0x2000, TCDn\_CITER = 2 (TCDn\_BITER).
15. eDMA engine writes: CHn\_CSR[ACTIVE] = 0, CHn\_CSR[DONE] = 1, CHn\_INT[INT] = 1.
16. The channel retires, which concludes with the major loop complete. The eDMA goes idle or services the next channel.

## 12.6.5.3 Using the modulo feature

The modulo feature of the eDMA allows implementation of a circular data queue in which the size of the queue is a power of 2. xMOD is a 5-bit field for the source and destination in the TCD, and it specifies which lower address bits increment from their original value after the address+offset calculation. All upper address bits remain the same as in the original value. A setting of 0 for this field disables the modulo feature. Modulo addressing applies to cases where the minor loop offset is enabled; that is, the upper address bits remain the same after the minor loop offset is added to the source or destination address.

The following table shows how the transfer addresses are specified based on the setting of the MOD field. Here a circular buffer is created where the address wraps to the original value but the 28 upper address bits (0x1234567x) retain their original value. In this example, the source address is set to 0x12345670, the offset is set to four bytes, and the MOD field is set to four, which allows for a 2 4  byte (16 byte) queue size.

Table 23. Modulo example

|   Transfer number | Address    |
|-------------------|------------|
|                 1 | 0x12345670 |
|                 2 | 0x12345674 |
|                 3 | 0x12345678 |
|                 4 | 0x1234567C |
|                 5 | 0x12345670 |
|                 6 | 0x12345674 |

## 12.6.6 Monitoring transfer descriptor status

This section discusses how to monitor eDMA status.

## 12.6.6.1 Testing for minor loop completion

There are two methods to test for minor loop completion when using software-initiated service requests.

1. The first method is to read the TCDn\_CITER field and test for a change.
2. The second method, extracted from the sequence shown below, is to test the TCDn\_CSR[START] field and the CHn\_CSR[ACTIVE] field. The minor-loop-complete condition is indicated by both fields reading 0 after TCDn\_CSR[START] is set to 1. Polling the CHn\_CSR[ACTIVE] field only may be inconclusive because the active status may be missed if the channel execution is short in duration.

Enhanced Direct Memory Access (eDMA)

The CHn\_CSR and TCDn\_CSR status fields execute the following sequence for a software-activated channel:

| Stage   | TCDn_CSR field   | CHn_CSR fields   | CHn_CSR fields   | State                                             |
|---------|------------------|------------------|------------------|---------------------------------------------------|
| Stage   | START            | ACTIVE           | DONE             | State                                             |
| 1       | 1                | 0                | 0                | Initiate channel service request via software.    |
| 2       | 0                | 1                | 0                | Channel is executing.                             |
| 3a      | 0                | 0                | 0                | Channel has completed the minor loop and is idle. |
| 3b      | 0                | 0                | 1                | Channel has completed the major loop and is idle. |

The best method to test for minor-loop completion when using hardware-initiated (that is, peripheral-initiated) service requests is to read the TCDn\_CITER field and test for a change. The hardware request and acknowledge handshake signals are not visible in the programmer's model.

The TCD status fields execute the following sequence for a hardware-activated channel:

| Stage   | TCDn_CSR field   | CHn_CSR fields   | CHn_CSR fields   | State                                                                        |
|---------|------------------|------------------|------------------|------------------------------------------------------------------------------|
| Stage   | START            | ACTIVE           | DONE             | State                                                                        |
| 1       | 0                | 0                | 0                | Initiate channel service request via hardware (peripheral request asserted). |
| 2       | 0                | 1                | 0                | Channel is executing.                                                        |
| 3a      | 0                | 0                | 0                | Channel has completed the minor loop and is idle.                            |
| 3b      | 0                | 0                | 1                | Channel has completed the major loop and is idle.                            |

For both activation types, the major-loop-complete status is explicitly indicated via the CHn\_CSR[DONE] field.

The TCDn\_CSR[START] field is cleared to 0 automatically when the channel begins execution, regardless of how the channel activates.

## 12.6.6.2 Reading the transfer descriptors of active channels

The eDMA reads back the true TCDn\_SADDR, TCDn\_DADDR, and TCDn\_NBYTES values if they are read when a channel executes. The true values of SADDR, DADDR, and NBYTES are the values the eDMA engine currently uses in its internal register file, and not the values in the TCD local memory for that channel. The addresses, SADDR and DADDR, and NBYTES (which decrements to zero as the transfer progresses), can give an indication of the progress of the transfer. All other values are read back from the TCD local memory.

## 12.6.6.3 Checking channel preemption status

A preemptive situation is one in which a preempt-enabled channel is executing and a higher-priority request becomes active. When round-robin channel arbitration mode is enabled, all channels with their channel priority set to 0 lose their preempt ability. Channel priorities of 0 are treated as equal, that is, they are constantly rotating, when round-robin arbitration mode is enabled.

The CHn\_CSR[ACTIVE] field for the preempted channel remains asserted throughout the preemption. The preempted channel is temporarily suspended when the preempting channel executes one major loop iteration. If two CHn\_CSR[ACTIVE] fields are set simultaneously in the global TCD map, a higher-priority channel is actively preempting a lower-priority channel.

## 12.6.7 Channel linking

Channel linking (or chaining) is a mechanism in which one channel sets the TCDn\_CSR[START] field of another channel (or itself), thus initiating a service request for that channel. When properly enabled, the eDMA engine automatically performs this operation at the major or minor loop completion.

The minor loop channel linking occurs at the completion of the minor loop (or one iteration of the major loop). The TCDn\_CITER[ELINK] field determines whether a minor loop link is requested. When enabled, the channel link is made after each iteration of the major loop except for the last. When the major loop is exhausted, only the major loop channel link fields are used to determine if a channel link should be made. For example, using an initial field setting of:

```
TCDn_CITER[ELINK] = 1 TCDn_CITER[LINKCH] = 0xC TCDn_CITER[CITER] value = 0x4 TCDn_CSR[MAJORELINK] = 1 TCDn_CSR[MAJORLINKCH] = 0x7
```

## executes as:

1. Minor loop done  set TCD12\_CSR[START] field
2. Minor loop done  set TCD12\_CSR[START] field
3. Minor loop done  set TCD12\_CSR[START] field
4. Minor loop done, major loop done set TCD7\_CSR[START] field

When minor loop linking is enabled (TCDn\_CITER[ELINK] = 1), the TCDn\_CITER[CITER] field uses a nine-bit vector to form the current iteration count. When minor loop linking is disabled (TCDn\_CITER[ELINK] = 0), the TCDn\_CITER[CITER] field uses a 15-bit vector to form the current iteration count. The bits associated with the TCDn\_CITER[LINKCH] field are concatenated onto the CITER value to increase the range of the CITER.

## NOTE

The TCDn\_CITER[ELINK] field and the TCDn\_BITER[ELINK] field must be equal - if they are not, a configuration error is reported. The CITER and BITER vector widths must be equal to calculate the major loop halfway done interrupt point.

The following table summarizes how a DMA channel can link to another DMA channel, that is, use another channel's TCD, at the end of a loop.

Table 24. Channel linking parameters

| Wanted link behavior      | TCD control field name   | Description                                                                    |
|---------------------------|--------------------------|--------------------------------------------------------------------------------|
| Link at end of minor loop | TCDn_CITER[ELINK]        | Enable channel-to-channel linking on minor loop completion (current iteration) |
|                           | TCDn_CITER[LINKCH]       | Link channel number when linking at end of minor loop (current iteration)      |
| Link at end of major loop | TCDn_CSR[MAJORELINK]     | Enable channel-to-channel linking on major loop completion                     |
| Link at end of major loop | TCDn_CSR[MAJORLINKCH]    | Link channel number when linking at end of major loop                          |

## 12.6.8 Dynamic programming

This section provides recommended methods to change the programming model during channel execution.

Enhanced Direct Memory Access (eDMA)

## 12.6.8.1 Dynamically changing the channel priority

To change group or channel priority levels:

1. Halt the DMA by writing 1 to the CSR[HALT] field.
2. Change the group or channel priorities as wanted.
3. Enable normal DMA operations by writing 0 to the CSR[HALT] field.

## 12.6.8.2 Dynamic channel linking

Dynamic channel linking is the process of setting the TCDn\_CSR[MAJORELINK] field during channel execution (see the diagram in TCD structure). This field is read from the TCD local memory at the end of channel execution, thus allowing you to enable the feature during channel execution.

Because you are allowed to change the configuration during execution, you need a coherency model. Consider the scenario where you attempt to execute a dynamic channel link by enabling the TCDn\_CSR[MAJORELINK] field at the same time the eDMA engine is retiring the channel. TCDn\_CSR[MAJORELINK] would be set in the programmer's model, but it would be unclear whether the actual link was made before the channel retired.

We recommend that you use the following coherency model when executing a dynamic channel link request.

1. Write 1 to the TCDn\_CSR[MAJORELINK] field.
2. Read back the TCDn\_CSR[MAJORELINK] field.
3. Test the TCDn\_CSR[MAJORELINK] request status:
- If TCDn\_CSR[MAJORELINK] = 1, the dynamic link attempt was successful.
- If TCDn\_CSR[MAJORELINK] = 0, the attempted dynamic link did not succeed (the channel was already retiring).

For this request, the TCD local memory controller forces the TCDn\_CSR[MAJORELINK] field to 0 on any writes to a channel's TCDn\_CSR[7:0] after that channel's CHn\_CSR[DONE] field is set to 1, indicating the major loop is complete.

## NOTE

You must clear the CHn\_CSR[DONE] field to 0 before writing to the TCDn\_CSR[MAJORELINK] field. The CHn\_CSR[DONE] field is cleared to 0 automatically by the eDMA engine after a channel begins execution.

## 12.6.8.3 Dynamic scatter/gather

Scatter/gather is the process of automatically loading a new TCD into a channel. It allows a DMA channel to use multiple TCDs; this enables a DMA channel to scatter the DMA data to multiple destinations or gather it from multiple sources. When scatter/gather is enabled and the channel has finished its major loop, a new TCD is fetched from system memory and loaded into that channel's descriptor location in the eDMA programmer's model, thus replacing the current descriptor.

Because you are allowed to change the configuration during execution, you need a coherency model. Consider the scenario where you attempt to execute a dynamic scatter/gather operation by enabling the TCDn\_CSR[ESG] field at the same time the eDMA engine is retiring the channel. The TCDn\_CSR[ESG] field would be set in the programmer's model, but it would be unclear whether the actual scatter/gather request was honored before the channel retired.

Two methods are recommended for executing a dynamic scatter/gather request. Whenever the TCDn\_CSR is written, the TCD local memory controller forces the TCDn\_CSR[ESG] field to 0 on any writes to a channel's TCDn\_CSR[7:0] after that channel's CHn\_CSR[DONE] field has been set to 1, indicating the major loop is complete. If attempting to set the ESG, ensure the DONE field is cleared to 0.

## NOTE

You must clear the CHn\_CSR[DONE] field to 0 before writing the TCDn\_CSR[MAJORELINK] or TCDn\_CSR[ESG] fields. The CHn\_CSR[DONE] field is cleared to 0 automatically by the eDMA engine after a channel begins execution and is set to 1 upon major loop completion.

Enhanced Direct Memory Access (eDMA)

## 12.6.8.3.1 Method 1 (channel not using major loop channel linking)

For a channel not using major loop channel linking, the coherency model described here may be used for a dynamic scatter/ gather request.

When the TCDn\_CSR[MAJORELINK] field is 0, the TCDn\_CSR[MAJORLINKCH] field is not used by the eDMA. In this case, the TCDn\_CSR[MAJORLINKCH] bits may be used for other purposes. This method uses the TCDn\_CSR[MAJORLINKCH] field as a TCDn\_CSR identification (ID).

When the descriptors are built, write a unique TCDn\_CSR ID in the TCDn\_CSR[MAJORLINKCH] field for each TCDn\_CSR associated with a channel using dynamic scatter/gather.

1. Write a 1 to the TCDn\_CSR[DREQ] field. Should a dynamic scatter/gather attempt fail, setting the TCDn\_CSR[DREQ] field to 1 will prevent future hardware activation of this channel. This stops the channel from executing with a destination address (daddr) that was calculated using a scatter/gather address (written in the next step) instead of a DLAST final offset value.
2. Write the TCDn\_DLAST\_SGA field with the scatter/gather address.
3. Write a 1 to the TCDn\_CSR[ESG] field.
4. Read back the 16-bit TCDn\_CSR control/status field.
5. Test the TCDn\_CSR[ESG] request status and TCDn\_CSR[MAJORLINKCH] value:
- If ESG = 1, the dynamic scatter/gather attempt was successful.
- If ESG = 0 and the MAJORLINKCH (ID) did not change, the dynamic scatter/gather attempt was not successful (the channel was already retiring).
- If ESG = 0 and the MAJORLINKCH (ID) changed, the dynamic scatter/gather attempt was successful (the new TCDn\_CSR's ESG value cleared the ESG field to 0).

## 12.6.8.3.2 Method 2 (channel using major loop channel linking)

For a channel using major loop channel linking, the coherency model described here may be used for a dynamic scatter/gather request. This method uses the TCDn\_DLAST\_SGA field as a TCD identification (ID).

1. Write a 1 to the TCDn\_CSR[DREQ] field. Should a dynamic scatter/gather attempt fail, setting the DREQ field to 1 will prevent a future hardware activation of this channel. This stops the channel from executing with a destination address (DADDR) that was calculated using a scatter/gather address (written in the next step) instead of a DLAST final offset value.
2. Write the TCDn\_DLAST\_SGA field with the scatter/gather address.
3. Write a 1 to the TCDn\_CSR[ESG] field.
4. Read back the TCDn\_CSR[ESG] field.
5. Test the TCDn\_CSR[ESG] request status:
- If ESG = 1, the dynamic scatter/gather attempt was successful.
- If ESG = 0, read the 32-bit TCDn\_DLAST\_SGA field.
- If ESG = 0 and the TCDn\_DLAST\_SGA did not change, the dynamic scatter/gather attempt was not successful (the channel was already retiring).
- If ESG = 0 and the TCDn\_DLAST\_SGA changed, the dynamic scatter/gather attempt was successful (the new TCDn\_CSR's ESG value cleared the ESG field to 0).

## 12.6.9 Lockstep

This chip contains an eDMA Checker which, when enabled, operates in Lockstep mode with the primary eDMA, executing the exact same transfer profiles. The eDMA Checker checks to ensure the primary eDMA is operating correctly. A block diagram is shown below.

Enhanced Direct Memory Access (eDMA)

<!-- image -->

## Initialization

To prevent the eDMA Checker from generating a false comparison error after power-on-reset, the eDMA's data output buffer must be initialized prior to enabling the Checker. To initialize the eDMA data output buffer, the eDMA must perform one or more 64-bit data transfers using any data value.

## Errors

To handle source-address errors (SAE), perform the following steps.

1. Fix the addressing error.
2. Clear the ERR bit in the appropriate Channel Error Status (CH0\_ES - CH31\_ES). Management Page Error Status (ES) indicates the presence, location, and type of the last recorded channel error.
3. Start the channel in a normal fashion.

## 12.6.10 Suspend/resume a DMA channel with active hardware service requests

The DMA allows you to move data from memory or peripheral registers to another location in memory or to peripheral registers without CPU interaction. After the DMA and peripherals are configured and active, it is rare but supported to suspend a peripheral's service request dynamically. In this scenario, there are certain restrictions to disabling a DMA hardware service request. For coherency, you must follow a specific procedure. This section provides guidance on how to coherently suspend and resume a Direct Memory Access (DMA) channel when the DMA is triggered by a slave module such as the Serial Peripheral Interface (SPI), Sigma Delta Analog to Digital Convertor (SDADC), or other module.

## 12.6.10.1 Suspend an active DMA channel

To suspend an active DMA channel:

Enhanced Direct Memory Access (eDMA)

1. Stop the DMA service request at the peripheral first. Confirm it has been disabled by reading back the appropriate register in the peripheral.
2. Check the DMA's Hardware Request Status (HRS) to ensure there is no service request to the DMA channel being suspended. Then disable the hardware service request by clearing the ERQ field to 0 on the appropriate DMA channel.

For example, assume the SPI is set as a master for transmitting data via a DMA service request when the TXFIFO has an empty slot. The DMA will transfer the next command and data to the TXFIFO upon the request. If you need to suspend the DMA/SPI transfer loop, perform the following steps:

1. Disable the DMA service request at the source by writing 0 to DSPI\_RSER[TFFF\_RE]. Confirm that DSPI\_RSER[TFFF\_RE] is 0.
2. Ensure there is no DMA service request from the SPI by verifying that HRS[HRS] is 0 for the appropriate channel. If no service request is present, disable the DMA channel by clearing the channel's ERQ field to 0. If a service request is present, wait until the request has been processed and the HRS field reads 0.

## 12.6.10.2 Resume a DMA channel

To resume a DMA channel:

1. Enable the DMA service request on the appropriate channel by setting its ERQ field to 1.
2. Enable the DMA service request at the peripheral.

## Chapter 13 DMA CRC Module (DMA\_CRC)

## 13.1 Introduction

This section provides an overview of the CRC unit and DMA Controller. The CRC unit is capable of calculating the CRC checksum in parallel with the DMA transfers. The CRC unit supports up to eight out of 64 DMA channels that are selectable through a programmable register. The CRC calculation is performed on the read data transfers. It is cumulatively calculated with each transfer until the DMA transfer is completed. The DMA CRC module supports aligned 32-bits and 64-bits data transfers. The unaligned transfer produces unpredictable checksum. All control/status registers inside the unit support the 32-bit peripheral interface protocol.

## 13.1.1 Block diagram

Here is the block diagram of the DMA\_CRC module:

<!-- image -->

## 13.1.2 Features

The following list summarizes the key features of the DMA\_CRC module:

- Contains peripheral interface for accessing CRC's control and status registers
- Supports up to eight channels
- Supports up to six different polynomials (8-bit, 16-bit, and 32-bit). Each channel can have its own polynomial or share the same polynomial. The supported polynomials are:
- 0x04C11DB7
- 0x1EDC6F41
- 0xF4ACFB13
- 0x1021
- 0x2F

- 0x1D
- Can enable/disable CRC functionality per channel
- Can use global CRC enable to safeguard against the accidental enablement
- Can preload CRC register at the start of the DMA transfers with an initial value (ICRC register) or continue with the accumulated CRC value from previous read transactions. The software can preload the ICRC register with a precalculated checksum value and check for a zero-checksum value at the end of the DMA transfers
- Makes the intermediate and final result of the CRC accessible through the Final CRC Value Register (FCRC). Each channel has its own FCRC register
- Supports all capabilities of the current eDMA, such as TCDs, channel linking, scatter-gather, and so on

## 13.1.3 Mode of operation

The DMA\_CRC module supports only the normal mode. It uses CTL[MODE] to select the normal mode. In the normal mode, the DMA controller performs its normal operation which is reading from its source address and writing to its destination address. The CRC checksum is calculated on the read data (HRDATA[63:0] or HRDATA[31:0]).

## NOTE

For this device, the data used in the CRC computation is in little endian.

## 13.2 DMA\_CRC register descriptions

The DMA\_CRC module provides a programming model mapped to a standard 16 KB on-platform peripheral slot.

The programming model can be referenced using a 32-bit access. The attempted references to undefined (reserved) addresses generate an error termination. Each DMA channel with CRC provides three architected registers: Initial CRC Value Register (ICRC), Final CRC Value Register (FCRC), and CRC Control Register (CTL). In addition, an architected register, Global Enable CRC Register (GEC), is present to enable the CRC logic globally on all the eight channels.

## 13.2.1 DMA\_CRC memory map

DMA\_CRC\_0 base address: 4013\_C000h

DMA\_CRC\_1 base address: 4023\_C000h

| Offset   | Register                           |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------|-------------------|----------|---------------|
| 0h       | Global Enable CRC Register (GEC)   |                32 | RW       | 0000_0000h    |
| 10h      | CRC Control Register (CTL0)        |                32 | RW       | 0000_0000h    |
| 14h      | Initial CRC Value Register (ICRC0) |                32 | RW       | FFFF_FFFFh    |
| 18h      | Final CRC Value Register (FCRC0)   |                32 | R        | 0000_0000h    |
| 20h      | CRC Control Register (CTL1)        |                32 | RW       | 0000_0000h    |
| 24h      | Initial CRC Value Register (ICRC1) |                32 | RW       | FFFF_FFFFh    |
| 28h      | Final CRC Value Register (FCRC1)   |                32 | R        | 0000_0000h    |
| 30h      | CRC Control Register (CTL2)        |                32 | RW       | 0000_0000h    |
| 34h      | Initial CRC Value Register (ICRC2) |                32 | RW       | FFFF_FFFFh    |
| 38h      | Final CRC Value Register (FCRC2)   |                32 | R        | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                           |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------|-------------------|----------|---------------|
| 40h      | CRC Control Register (CTL3)        |                32 | RW       | 0000_0000h    |
| 44h      | Initial CRC Value Register (ICRC3) |                32 | RW       | FFFF_FFFFh    |
| 48h      | Final CRC Value Register (FCRC3)   |                32 | R        | 0000_0000h    |
| 50h      | CRC Control Register (CTL4)        |                32 | RW       | 0000_0000h    |
| 54h      | Initial CRC Value Register (ICRC4) |                32 | RW       | FFFF_FFFFh    |
| 58h      | Final CRC Value Register (FCRC4)   |                32 | R        | 0000_0000h    |
| 60h      | CRC Control Register (CTL5)        |                32 | RW       | 0000_0000h    |
| 64h      | Initial CRC Value Register (ICRC5) |                32 | RW       | FFFF_FFFFh    |
| 68h      | Final CRC Value Register (FCRC5)   |                32 | R        | 0000_0000h    |
| 70h      | CRC Control Register (CTL6)        |                32 | RW       | 0000_0000h    |
| 74h      | Initial CRC Value Register (ICRC6) |                32 | RW       | FFFF_FFFFh    |
| 78h      | Final CRC Value Register (FCRC6)   |                32 | R        | 0000_0000h    |
| 80h      | CRC Control Register (CTL7)        |                32 | RW       | 0000_0000h    |
| 84h      | Initial CRC Value Register (ICRC7) |                32 | RW       | FFFF_FFFFh    |
| 88h      | Final CRC Value Register (FCRC7)   |                32 | R        | 0000_0000h    |

## 13.2.2 Global Enable CRC Register (GEC)

## Offset

| Register   | Offset   |
|------------|----------|
| GEC        | 0h       |

## Function

The bit 0 of the Global Enable CRC Register (GEC) enables the CRC logic in all the eight channels. This bit should be set as the last step in enabling the CRC logic.

This register safeguards against the accidental enablement of the CRC function or accidental configuration update of the CTLn in the middle of a DMA transfer.

## Diagram

<!-- image -->

## Fields

| Field       | Function                                                                                                                                           |
|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-8 -      | Reserved                                                                                                                                           |
| 7 SWAP_BYTE | Swap Byte This field swap the DMA data byte-wise. 0b - Do not swap. 1b - Byte-wise swap on the input data.                                         |
| 6-2 -       | Reserved                                                                                                                                           |
| 1 SWAP_BIT  | Swap Bit This field swap the DMA data bit-wise. 0b - Do not swap. 1b - Bit-wise swap on the input data.                                            |
| 0 GBL_EN    | Global Enable bit This bit globally enables/disables CRC logic in all channels. 0b - Disable CRC in all channels. 1b - Enable CRC in all channels. |

## 13.2.3 CRC Control Register (CTL0 - CTL7)

## Offset

For a = 0 to 7:

| Register   | Offset          |
|------------|-----------------|
| CTLa       | 10h + (a  10h) |

DMA CRC Module (DMA\_CRC)

## Function

The CRC Control Register (CTLn) allows the user to set the following functions (n indicates channel 0 through 7):

- Selecting one of the 64 channels to monitor
- Selecting one of the six available polynomials
- Selecting an initial seed value of the CRC
- Enabling/disabling the CRC logic
- Selecting the CRC mode

To initiate the CRC calculation on the read data, this control register must be set up prior to any DMA transfer. Updating the CTL register in the middle of the DMA transfers results in non-deterministic behavior and corrupts the CRC checksum. This register can be accessed in byte, half-word, or word. The CRC control register must be set prior to selecting the functionalities of the CRC, such as enabling/disabling it, selecting the polynomial, preloading of the CRC, and so on.

Writing to the reserved bits does not generate error and is ignored. Reading the reserved bits returns zeroes. NOTE

## Diagram

<!-- image -->

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                       |
|------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31         | CRC Logic                                                                                                                                                                                                                                                                                      |
| EN         | This bit enables/disables CRC logic. 0b - Disable CRC. 1b - Enable CRC.                                                                                                                                                                                                                        |
| 30-19 -    | Reserved                                                                                                                                                                                                                                                                                       |
| 18-16 MODE | CRC Mode These bits are used to select the CRC mode. The normal CRC mode where the DMA does a read transfer on the source address, a write transfer on the destination address, and a CRC checksum is calculated on the read data. 000b - Normal CRC Mode. All other combinations are invalid. |

Table continues on the next page...

DMA CRC Module (DMA\_CRC)

## Table continued from the previous page...

| Field         | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|---------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 15 INIT_SEL   | Initial values of the CRC This bit is used to select the initial values of the CRC at the start of a DMA transfer. 0b - Initialize CRC with the content of the Initial CRC Value Register (ICRC). 1b - Continue accumulating previous CRC values stored in Final CRC Value Register (FCRC).                                                                                                                                                                                                |
| 14-12 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 11-8 POLY_SEL | Polynomial Select Values written to this field determine which polynomial to use for CRC calculation. Setting these bits to 3'b110 or 3'b111 gives a non-deterministic checksum result. The checksum results will not be reflected nor XOR with another value. 0000b - Select CRC-32 0x04C11DB7. 0001b - Select CRC-32 0x1EDC6F41. 0010b - Select CRC-32 0xF4ACFB13. 0011b - Select CRC-16 0x1021. 0100b - Select CRC-8 0x2F. 0101b - Select CRC-8 0x1D. 0110b - Reserved 0111b - Reserved |
| 7-6 -         | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 5-0 CH_SEL    | Channel Select These bits are compared with the DMA_CHANNEL_ID signals. A match along with assertion of EN bit enables the CRC logic on this channel. The CH_SEL[5:0] bits for CTL0 through CTL7 must be unique when the CRC is enabled; otherwise, the checksum value will be non-deterministic. NOTE 00_0000b - Select Channel 0. 00_0001b - Select Channel 1. 11_1110b - Select Channel 62. 11_1111b - Select Channel 63.                                                               |

## 13.2.4 Initial CRC Value Register (ICRC0 - ICRC7)

## Offset

For a = 0 to 7:

| Register   | Offset          |
|------------|-----------------|
| ICRCa      | 14h + (a  10h) |

## Function

The Initial CRC Value Register (ICRC) is one of the options to initialize the CRC at the start of a DMA transfer. When CTL[INIT\_SEL] is '1', the content of ICRC is used as the starting seed of the CRC. Software can use this feature to check for a zero-checksum value at the end of the DMA transfer by preloading the CRC with a certain value. The CTL[POLY\_SEL] determines the values to be loaded in this register. Example, for a "16 bits polynomial x.25. CCITT16 CRC-16 0x1021", bits 15:0 are used to preload the CRC seed. The rest of the bits[31:16] are treated as don't care.

## Diagram

<!-- image -->

| Bits    | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24          | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|---------|------|------|------|------|------|------|------|-------------|------|------|------|------|------|------|------|------|
| R W     |      |      |      |      |      |      |      | INI_CRC_VAL |      |      |      |      |      |      |      |      |
| Reset   | 1    | 1    | 1    | 1    | 1    | 1    | 1    | 1           | 1    | 1    | 1    | 1    | 1    | 1    | 1    | 1    |
| Bits    | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8           | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R       |      |      |      |      |      |      |      | INI_CRC_VAL |      |      |      |      |      |      |      |      |
| W Reset | 1    | 1    | 1    | 1    | 1    | 1    | 1    | 1           | 1    | 1    | 1    | 1    | 1    | 1    | 1    | 1    |

## Fields

| Field       | Function                                                                                                                                                            |
|-------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-0        | Initial CRC Value                                                                                                                                                   |
| INI_CRC_VAL | Contains the initial value of the CRC register. When CTL[INIT_SEL] is '1', the content of this register is preloaded into the CRC at the start of the DMA transfer. |

## 13.2.5 Final CRC Value Register (FCRC0 - FCRC7)

## Offset

For a = 0 to 7:

| Register   | Offset          |
|------------|-----------------|
| FCRCa      | 18h + (a  10h) |

## Function

The Final CRC Value register holds the checksum at the end of the DMA transfer. In a channel linking, it is updated on the completion of every minor loop and major loop. The valid checksum bits depend on the size of the polynomial. Example, for an 8-bit polynomial H2F, AUTOSAR 4.0 CRC-8 0x2F, the resulting checksum resides in FCRC[7:0].

## Diagram

<!-- image -->

| Bits   | 31         | 30         | 29         | 28         | 27         | 26         | 25         | 24         | 23         | 22         | 21         | 20         | 19         | 18         | 17         | 16         |
|--------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|------------|
| R      | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL |
| W      |            |            |            |            |            |            |            |            |            |            |            |            |            |            |            |            |
| Reset  | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          |
| Bits   | 15         | 14         | 13         | 12         | 11         | 10         | 9          | 8          | 7          | 6          | 5          | 4          | 3          | 2          | 1          | 0          |
| R      | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL | CHKSUM_VAL |
| W      |            |            |            |            |            |            |            |            |            |            |            |            |            |            |            |            |
| Reset  | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          |

## Fields

| Field      | Function                                       |
|------------|------------------------------------------------|
| 31-0       | Final CRC Value                                |
| CHKSUM_VAL | Contains the final value of the CRC (Checksum) |

## 13.3 Functional description

The CH\_SEL[5:0] bits of CTL0 through CTL7 are compared to the incoming DMA\_CHANNEL\_ID[5:0] signal. When a match is detected and both the CTL[EN] and GEC[GBL\_EN] bits for the matched channels are set, a CRC calculation is initiated on the incoming read data (HRDATA[63:0] or HRDATA[31:0]) depending on the size of data that the DMA transfers. The CRC calculation is performed on all the read data until the DMA engine completes its transfer, but excluding any transfer for TCD updates. The content of CH\_SEL[5:0] bits for CTL0 through CTL7 must be unique if their EN bit is set or a non-deterministic checksum is generated. The match signal along with the assertion of the EN and CRC Global Enable signals selects other attributes corresponding to each channel, such as CTL[POLY\_SEL], CTL[MODE], and CTL[INIT\_SEL].

The CTL[POLY\_SEL] selects one of the six polynomials. The non-selected polynomials should be kept static to minimize power. The CTL[POLY\_SEL] bits should never be set to '110' and '111'; otherwise, a non-deterministic checksum is generated. The CRC is calculated by XORing the registered values of HRDATA[63:0] or HRDATA[31:0] with the seed value of CRC selected by INIT\_SEL.

The checksum value is stored in the Final CRC Value Register (FCRC). For a 16-bit polynomials, the checksum is stored in FCRC[15:0], and for 8-bit polynomials, it is stored in FCRC[7:0]. The software must verify the correctness of the checksum value in the Final CRC Value register. The checksum calculation for 64-bit or 32-bit data using any polynomial completes in one clock cycle.

## Examples of input data and expected output checksum:

Initial value ICRC [31:0] = FFFFFFFFh

SWAP\_BIT = 0

SWAP\_BYTE = 1 or littleEndian

Result reflected: No

Final XOR value: 32'h0

DMA CRC Module (DMA\_CRC)

Table 25. Example of input data and expected output checksum

| DMA read data    | DMA read data    | A1B2C3D4h       | 11223344h       |
|------------------|------------------|-----------------|-----------------|
| Polynomial (CTL) | Polynomial (CTL) | Checksum (FCRC) | Checksum (FCRC) |
| CRC-32           | 04C11DB7h        | 2DA0A80Ch       | B14257CCh       |
| CRC-32           | 1EDC6F41h        | ADFBCF70h       | 495AD03Ah       |
| CRC-32           | F4ACFB13h        | B8E7F41Eh       | 9BFAE80Bh       |
| CRC-16           | 1021h            | 4063h           | 59F3h           |
| CRC-8            | 2Fh              | 3Bh             | FCh             |
| CRC-8            | 1Dh              | D4h             | 5Fh             |

## Chapter 14 Direct Memory Access Multiplexer (DMAMUX)

## 14.1 Chip-specific DMAMUX information

## 14.1.1 DMAMUX-to-eDMA channel mapping

Table 26. DMAMUX-to-eDMA channel mapping

| DMAMUX instance channels   | eDMA instance (lockstep pair) channels   |
|----------------------------|------------------------------------------|
| DMAMUX_0 channels 0-15     | eDMA_0 channels 0-15                     |
| DMAMUX_1 channels 0-15     | eDMA_0 channels 16-31                    |
| DMAMUX_2 channels 0-15     | eDMA_1 channels 0-15                     |
| DMAMUX_3 channels 0-15     | eDMA_1 channels 16-31                    |

See the DMAMUX map file attached to this document for more on channel mapping.

## 14.2 Introduction

## 14.2.1 Overview

The Direct Memory Access Multiplexer (DMAMUX) routes DMA sources, called slots, to any of the 16 DMA channels. See the chip-specific information to know the detailed source numbers. This process is illustrated in the following figure.

Direct Memory Access Multiplexer (DMAMUX)

<!-- image -->

## 14.2.2 Features

Following are the features of DMAMUX module.

- Up to 59 peripheral slots and up to 4 always-on slots can be routed to 16 channels.
- 16 independently selectable DMA channel routers.
- The first 5 channels additionally provide a trigger functionality.
- Each channel router can be assigned to one of the possible peripheral DMA slots or to one of the always-on slots.

## 14.2.3 Modes of operation

The DMAMUX module supports the following operating modes.

- Disabled mode: In this mode, the DMA channel is disabled. Because disabling and enabling of DMA channels is done primarily via the DMA configuration registers, this mode is used mainly as the reset state for a DMA channel in the DMA channel MUX. It may also be used to temporarily suspend a DMA channel while reconfiguration of the system takes place, for example, changing the period of a DMA trigger.
- Normal mode: In this mode, a DMA source is routed directly to the specified DMA channel. The operation of the DMAMUX in this mode is completely transparent to the system.
- Periodic trigger mode: In this mode, a DMA source may only request a DMA transfer, such as when a transmit buffer becomes empty or a receive buffer becomes full, periodically.

Configuration of the period is done by an external periodic interrupt timer (PIT). This mode is available only for channels 0-4. See the chip-specific section for more details.

## 14.3 Memory map/register definition

This section provides a detailed description of all memory-mapped registers in the DMAMUX.

## 14.3.1 DMAMUX register descriptions

## 14.3.1.1 DMAMUX memory map

DMAMUX\_0 base address: 4012\_C000h

DMAMUX\_1 base address: 4013\_0000h

DMAMUX\_2 base address: 4022\_C000h

DMAMUX\_3 base address: 4023\_0000h

| Offset   | Register                                 |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------|-------------------|----------|---------------|
| 0h       | Channel Configuration register (CHCFG3)  |                 8 | RW       | 00h           |
| 1h       | Channel Configuration register (CHCFG2)  |                 8 | RW       | 00h           |
| 2h       | Channel Configuration register (CHCFG1)  |                 8 | RW       | 00h           |
| 3h       | Channel Configuration register (CHCFG0)  |                 8 | RW       | 00h           |
| 4h       | Channel Configuration register (CHCFG7)  |                 8 | RW       | 00h           |
| 5h       | Channel Configuration register (CHCFG6)  |                 8 | RW       | 00h           |
| 6h       | Channel Configuration register (CHCFG5)  |                 8 | RW       | 00h           |
| 7h       | Channel Configuration register (CHCFG4)  |                 8 | RW       | 00h           |
| 8h       | Channel Configuration register (CHCFG11) |                 8 | RW       | 00h           |
| 9h       | Channel Configuration register (CHCFG10) |                 8 | RW       | 00h           |
| Ah       | Channel Configuration register (CHCFG9)  |                 8 | RW       | 00h           |
| Bh       | Channel Configuration register (CHCFG8)  |                 8 | RW       | 00h           |
| Ch       | Channel Configuration register (CHCFG15) |                 8 | RW       | 00h           |
| Dh       | Channel Configuration register (CHCFG14) |                 8 | RW       | 00h           |
| Eh       | Channel Configuration register (CHCFG13) |                 8 | RW       | 00h           |
| Fh       | Channel Configuration register (CHCFG12) |                 8 | RW       | 00h           |

## 14.3.1.2 Channel Configuration register (CHCFG0 - CHCFG15)

## Offset

For n = 0 to 15:

| Register   | Offset                       |
|------------|------------------------------|
| CHCFGn     | 0h + (n + 3 - 2  (n mod 4)) |

## Function

Each of the DMA channels can be independently enabled/disabled and associated with one of the DMA slots (peripheral slots or always-on slots) in the system.

## NOTE

Setting multiple CHCFG registers with the same source value will result in unpredictable behavior. This is true, even if a channel is disabled (ENBL==0).

Before changing the trigger or source settings, a DMA channel must be disabled via CHCFGn[ENBL].

## Diagram

<!-- image -->

## Fields

| Field      | Function                                                                                                                                                                                                                                                                                                                                                                         |
|------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7 ENBL     | DMA Channel Enable Enables the DMA channel. 0b - DMA channel is disabled. This mode is primarily used during configuration of the DMAMUX. The DMA has separate channel enables/disables, which should be used to disable or reconfigure a DMA channel. 1b - DMA channel is enabled                                                                                               |
| 6 TRIG     | DMA Channel Trigger Enable Enables the periodic trigger capability for the triggered DMA channel. 0b - Triggering is disabled. If triggering is disabled and ENBL is set, the DMA Channel will simply route the specified source to the DMA channel. (Normal mode) 1b - Triggering is enabled. If triggering is enabled and ENBL is set, the DMAMUX is in Periodic Trigger mode. |
| 5-0 SOURCE | DMA Channel Source (Slot) Specifies which DMA source, if any, is routed to a particular DMA channel. See the chip-specific DMAMUX information for details about the peripherals and their slot numbers.                                                                                                                                                                          |

## 14.4 Functional description

The primary purpose of the DMAMUX is to provide flexibility in the system's use of the available DMA channels. As such, configuration of the DMAMUX is intended to be a static procedure done during execution of the system boot code. However, if the procedure outlined in Enabling and configuring sources is followed, the configuration of the DMAMUX may be changed during the normal operation of the system. All the DMA channels must be inactive before and during configuration change.

Functionally, the DMAMUX channels may be divided into two classes:

- Channels that implement the normal routing functionality plus periodic triggering capability
- Channels that implement only the normal routing functionality

Direct Memory Access Multiplexer (DMAMUX)

## 14.4.1 DMA channels with periodic triggering capability

Besides the normal routing functionality, the first five channels of the DMAMUX provide a special periodic triggering capability that can be used to provide an automatic mechanism to transmit bytes, frames, or packets at fixed intervals without the need for processor intervention.

The trigger is generated by an external periodic interrupt timer (PIT); as such, the configuration of the periodic triggering interval is done by configuring the external periodic timer.

## NOTE

Because of the dynamic nature of the system (due to DMA channel priorities, bus arbitration, interrupt service routine lengths, etc.), the number of clock cycles between a trigger and the actual DMA transfer cannot be guaranteed.

<!-- image -->

The DMA channel triggering capability allows the system to schedule regular DMA transfers, usually on the transmit side of certain peripherals, without the intervention of the processor. This trigger works by gating the request from the peripheral to the DMA until a trigger event has been seen. This is illustrated in the following figure.

<!-- image -->

Direct Memory Access Multiplexer (DMAMUX)

After the DMA request has been serviced, the peripheral negates its request, effectively resetting the gating mechanism until the peripheral reasserts its request and the next trigger event is seen. This means that if a trigger is seen, but the peripheral is not requesting a transfer, then that trigger will be ignored. This situation is illustrated in the following figure.

<!-- image -->

This triggering capability may be used with any peripheral that supports DMA transfers, and is most useful in the following two situations.

- Periodically polling external devices on a particular bus: As an example, the transmit side of an SPI is assigned to a DMA channel with a trigger, as described above. After it has been set up, the SPI requests DMA transfers, presumably from memory, as long as its transmit buffer is empty. By using a trigger on this channel, the SPI transfers can be automatically performed every 5 s (as an example). On the receive side of the SPI, the SPI and DMA can be configured to transfer receive data into memory, effectively implementing a method to periodically read data from external devices and transfer the results into memory without processor intervention.
- Using the GPIO ports to drive or sample waveforms: By configuring the DMA to transfer data to one or more GPIO ports, it is possible to create complex waveforms using tabular data stored in on-chip memory. Conversely, using the DMA to periodically transfer data from one or more GPIO ports, it is possible to sample complex waveforms and store the results in tabular form in on-chip memory.

## 14.4.2 DMA channels with no triggering capability

The other channels of the DMAMUX provide the normal routing functionality as described in Modes of operation.

## 14.4.3 Always-enabled DMA sources

In addition to the peripherals that can be used as DMA sources, there are 4 additional DMA sources that are always enabled. Unlike the peripheral DMA sources, where the peripheral controls the flow of data during DMA transfers, the sources that are always enabled provide no such "throttling" of the data transfers. These sources are most useful in the following cases:

- Performing DMA transfers to/from GPIO-Moving data from/to one or more GPIO pins, either unthrottled (that is, as fast as possible), or periodically (using the DMA triggering capability).
- Performing DMA transfers from memory to memory: Moving data from memory to memory, typically as fast as possible, sometimes with software activation.
- Performing DMA transfers from memory to the external bus, or vice-versa: Similar to memory to memory transfers, this is typically done as quickly as possible.
- Any DMA transfer that requires software activation: Any DMA transfer that should be explicitly started by software.

In cases where software should initiate the start of a DMA transfer, an always-enabled DMA source can be used to provide maximum flexibility. When activating a DMA channel via software, subsequent executions of the minor loop require that a new start event be sent. This can either be a new software activation, or a transfer request from the DMA channel MUX. The options for doing this are as follows.

- Transfer all data in a single minor loop: By configuring the DMA to transfer all of the data in a single minor loop (that is, major loop counter = 1), no reactivation of the channel is necessary. The disadvantage to this option is the reduced granularity in determining the load that the DMA transfer will impose on the system. For this option, the DMA channel must be disabled in the DMA channel MUX.

Direct Memory Access Multiplexer (DMAMUX)

- Use explicit software reactivation: In this option, the DMA is configured to transfer the data using both minor and major loops, but the processor is required to reactivate the channel by writing to the DMA registers after every minor loop. For this option, the DMA channel must be disabled in the DMA channel MUX.
- Use an always-enabled DMA source: In this option, the DMA is configured to transfer the data using both minor and major loops, and the DMA channel MUX does the channel reactivation. For this option, the DMA channel should be enabled and pointing to an "always enabled" source. Note that the reactivation of the channel can be continuous (DMA triggering is disabled) or can use the DMA triggering capability. In this manner, it is possible to execute periodic transfers of packets of data from one source to another, without processor intervention.

## 14.5 Initialization/application information

This section provides instructions for initializing the DMA channel MUX.

## 14.5.1 Reset

The reset state of each individual bit is shown in Memory map/register definition. In summary, after reset, all channels are disabled and must be explicitly enabled before use.

## 14.5.2 Enabling and configuring sources

To enable a source with periodic triggering:

1. Determine the DMA channel with which the source will be associated. Note that only the first 5 DMA channels have periodic triggering capability.
2. Clear the CHCFG[ENBL] and CHCFG[TRIG] fields of the DMA channel.
3. Ensure that the DMA channel is properly configured in the DMA. The DMA channel may be enabled at this point.
4. Configure the corresponding timer.
5. Select the source to be routed to the DMA channel. Write to the corresponding CHCFG register, ensuring that the CHCFG[ENBL] and CHCFG[TRIG] fields are set.

## NOTE

The following is an example. See the chip-specific information for the number of this device's DMA channels that have triggering capability.

To configure source #5 transmit for use with DMA channel 1, with periodic triggering capability:

1. Write 0x00 to CHCFG1.
2. Configure channel 1 in the DMA, including enabling the channel.
3. Configure a timer for the desired trigger interval.
4. Write 0xC5 to CHCFG1.

The following code example illustrates steps 1 and 4 above:

```
In File registers.h: #define DMAMUX_BASE_ADDR     0x40021000/* Example only ! */ /* Following example assumes char is 8-bits */ volatile unsigned char *CHCFG0 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0003); volatile unsigned char *CHCFG1 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0002); volatile unsigned char *CHCFG2 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0001); volatile unsigned char *CHCFG3 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0000); volatile unsigned char *CHCFG4 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0007); volatile unsigned char *CHCFG5 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0006); volatile unsigned char *CHCFG6 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0005); volatile unsigned char *CHCFG7 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0004);
```

Direct Memory Access Multiplexer (DMAMUX)

```
volatile unsigned char *CHCFG8 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000B); volatile unsigned char *CHCFG9 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000A); volatile unsigned char *CHCFG10= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0009); volatile unsigned char *CHCFG11= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0008); volatile unsigned char *CHCFG12= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000F); volatile unsigned char *CHCFG13= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000E); volatile unsigned char *CHCFG14= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000D); volatile unsigned char *CHCFG15= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000C); In File main.c: #include "registers.h" : : *CHCFG1 = 0x00;                               /* Clear all the fields of CHCFG1 register */ *CHCFG1 = 0xC5;                               /* ENBL = 1  DMA Channel is enabled */ /* TRIG = 1  Triggering is enabled */ /* SOURCE = 5  DMA Source 5 is selected */
```

To enable a source, without periodic triggering:

1. Determine the DMA channel with which the source will be associated. Note that only the first 5 DMA channels have periodic triggering capability.
2. Clear the CHCFG[ENBL] and CHCFG[TRIG] fields of the DMA channel.
3. Ensure that the DMA channel is properly configured in the DMA. The DMA channel may be enabled at this point.
4. Select the source to be routed to the DMA channel. Write to the corresponding CHCFG register, ensuring that CHCFG[ENBL] is setwhile CHCFG[TRIG] is cleared.

## NOTE

The following is an example. See the chip configuration details for the number of this device's DMA channels that have triggering capability.

To configure source #5 transmit for use with DMA channel 1, with no periodic triggering capability:

1. Write 0x00 to CHCFG1.
2. Configure channel 1 in the DMA, including enabling the channel.
3. Write 0x85 to CHCFG1.

The following code example illustrates steps 1 and 3 above:

```
In File registers.h: #define DMAMUX_BASE_ADDR     0x40021000/* Example only ! */ /* Following example assumes char is 8-bits */ volatile unsigned char *CHCFG0 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0003); volatile unsigned char *CHCFG1 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0002); volatile unsigned char *CHCFG2 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0001); volatile unsigned char *CHCFG3 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0000); volatile unsigned char *CHCFG4 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0007); volatile unsigned char *CHCFG5 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0006); volatile unsigned char *CHCFG6 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0005); volatile unsigned char *CHCFG7 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0004); volatile unsigned char *CHCFG8 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000B); volatile unsigned char *CHCFG9 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000A); volatile unsigned char *CHCFG10= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0009);
```

Direct Memory Access Multiplexer (DMAMUX)

```
volatile unsigned char *CHCFG11= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0008); volatile unsigned char *CHCFG12= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000F); volatile unsigned char *CHCFG13= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000E); volatile unsigned char *CHCFG14= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000D); volatile unsigned char *CHCFG15= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000C); In File main.c: #include "registers.h" : : *CHCFG1 = 0x00;                               /* Clear all the fields of CHCFG1 register */ *CHCFG1 = 0x85;                               /* ENBL = 1  DMA Channel is enabled */ /* TRIG = 0  Triggering is disabled */ /* SOURCE = 5  DMA Source 5 is selected */
```

To disable a source:

A particular DMA source may be disabled by not writing the corresponding source value into any of the CHCFG registers. Additionally, some module-specific configuration may be necessary. See the eDMA chapter for more details.

To switch the source of a DMA channel:

1. Disable the DMA channel in the DMA and reconfigure the channel for the new source.
2. Clear the CHCFG[ENBL] and CHCFG[TRIG] bits of the DMA channel.
3. Select the source to be routed to the DMA channel. Write to the corresponding CHCFG register, ensuring that the CHCFG[ENBL] and CHCFG[TRIG] fields are set.
1. In the DMA configuration registers, disable DMA channel 8 and reconfigure it to handle the transfers to peripheral slot 7. This example assumes channel 8 doesn't have triggering capability.
2. Write 0x00 to CHCFG8.
3. Write 0x87 to CHCFG8. (In this example, setting CHCFG[TRIG] would have no effect due to the assumption that channel 8 does not support the periodic triggering functionality.)

```
To switch DMA channel 8 from source #5 transmit to source #7 transmit:
```

The following code example illustrates steps 2 and 3 above:

```
In File registers.h: #define DMAMUX_BASE_ADDR     0x40021000/* Example only ! */ /* Following example assumes char is 8-bits */ volatile unsigned char *CHCFG0 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0003); volatile unsigned char *CHCFG1 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0002); volatile unsigned char *CHCFG2 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0001); volatile unsigned char *CHCFG3 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0000); volatile unsigned char *CHCFG4 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0007); volatile unsigned char *CHCFG5 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0006); volatile unsigned char *CHCFG6 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0005); volatile unsigned char *CHCFG7 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0004); volatile unsigned char *CHCFG8 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000B); volatile unsigned char *CHCFG9 = (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000A); volatile unsigned char *CHCFG10= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0009); volatile unsigned char *CHCFG11= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x0008); volatile unsigned char *CHCFG12= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000F); volatile unsigned char *CHCFG13= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000E); volatile unsigned char *CHCFG14= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000D);
```

Direct Memory Access Multiplexer (DMAMUX)

```
volatile unsigned char *CHCFG15= (volatile unsigned char *) (DMAMUX_BASE_ADDR+0x000C); In File main.c: #include "registers.h" : : *CHCFG8 = 0x00;                               /* Clear all the fields of CHCFG1 register */ *CHCFG8 = 0x87;                               /* ENBL = 1  DMA Channel is enabled */ /* TRIG = 0  Triggering is disabled */ /* SOURCE = 7  DMA Source 7 is selected */
```

## Chapter 15 Extended Resource Domain Controller (XRDC)

## 15.1 Chip-specific XRDC information

## 15.1.1 XRDC instances

This chip includes two XRDC instances:

- XRDC\_0: System instance
- XRDC\_1: Accelerator subsystem instance

These features are common to both instances:

- Memory Region Controllers (MRCs) and Peripheral Access Controllers (PACs) provide you an option to include a hardware semaphore in write access evaluations.
- Each XRDC has no interrupts of their own.
- For Cortex-M7 cores, an access violation triggers a Hard Fault exception.
- For Cortex-A53 cores, an access violation triggers a Data Abort exception.

In this chapter:

- SDAC and MRC are interchangeable terms.
- PDAC and PAC are interchangeable terms.

## 15.2 Chip-specific XRDC\_0 information

## 15.2.1 XRDC\_0 submodules

XRDC\_0 consists of multiple submodules. These sections summarize submodule configuration details:

- MDAC configuration
- MRC configuration
- PAC configuration

The global XRDC configuration defines eight domains, and each domain has a fixed domain number. Domain 0 may provide access to the resources. An unimplemented domain provides no access to resources and you cannot write to it.

Additional global configuration includes this information:

- The Process Identifier (PID) width defines the lower 6 bits.
- The implemented number of low-order address bits included in the memory region descriptor start and end address evaluations is 20h.
- Lower address bits in the start address are read as 0s and you cannot write to them. In the end address, they are read as 1s and you cannot write to them.

## 15.2.2 MDAC configuration

For all the Master Domain Assignment Controllers (MDACs), except for the Cortex-A53 ones, the default value of DID and DID\_in is 0. See the "Cache Coherency Interconnect (CCI)" section of this chapter for more information on Cortex-A53 MDACs.

Table 27. MDAC configuration

| Submodule instance   | Configuration   |   Number of MDA_W x _ y _DFM T z registers | Bus master          | Nonsecure input 1     | Privileged input 2                    |
|----------------------|-----------------|--------------------------------------------|---------------------|-----------------------|---------------------------------------|
| XRDC_MDAC0           | Processor       |                                          8 | Cortex-A53 cluster0 | Input from master (0) | Input from master (0)                 |
| XRDC_MDAC1           | Processor       |                                          8 | Cortex-A53 cluster1 | Input from master (0) | Input from master (0)                 |
| XRDC_MDAC2           | Nonprocessor    |                                          1 | Debug ETR           | Input from master (0) | Input from master (0)                 |
| XRDC_MDAC3           | Nonprocessor    |                                          1 | GIC-500             | 1                     | 0                                     |
| XRDC_MDAC4           | Nonprocessor    |                                          1 | Reserved            | 1                     | Reserved                              |
| XRDC_MDAC5           | Nonprocessor    |                                          1 | PCIe_0              | 1                     | 0                                     |
| XRDC_MDAC6           | Nonprocessor    |                                          1 | eDMA_0              | 0                     | Write: Input from master (1), Read: 0 |
| XRDC_MDAC7           | Nonprocessor    |                                          1 | eDMA_1              | 0                     | Write: Input from master (1), Read: 0 |
| XRDC_MDAC8           | Processor       |                                          8 | Cortex-M7_0 AXI     | 0                     | Input from master                     |
| XRDC_MDAC9           | Processor       |                                          8 | Cortex-M7_1 AXI     | 0                     | Input from master                     |
| XRDC_MDAC10          | Processor       |                                          8 | Cortex-M7_2 AXI     | 0                     | Input from master                     |
| XRDC_MDAC11          | Nonprocessor    |                                          1 | HSE_H               | Input from master (0) | Input from master (0)                 |
| XRDC_MDAC12          | Nonprocessor    |                                          1 | GMAC_0 (Ethernet)   | Input from master (0) | Input from master (0)                 |
| XRDC_MDAC15          | Nonprocessor    |                                          1 | FlexRay             | 1                     | 0                                     |
| XRDC_MDAC16          | Processor       |                                          8 | Cortex-M7_0 AHB     | 0                     | Write: Input from master (0), Read: 0 |
| XRDC_MDAC17          | Processor       |                                          8 | Cortex-M7_1 AHB     | 0                     | Write: Input from master (0), Read: 0 |
| XRDC_MDAC18          | Processor       |                                          8 | Cortex-M7_2 AHB     | 0                     | Write: Input from master (0), Read: 0 |
| XRDC_MDAC19          | Nonprocessor    |                                          1 | LLCE                | 1                     | Input from the master(0)              |
| XRDC_MDAC20          | Nonprocessor    |                                          1 | uSDHC               | Write: 1, Read: 0     | 0                                     |
| XRDC_MDAC21          | Nonprocessor    |                                          1 | Debug trace         | Input from master (1) | Input from master (1)                 |

1. MDAC includes a nonsecure input for the bus master. Entries in this column mean:
- 1: An input to MDAC from the bus master is always a nonsecure access.
- 0: An input to MDAC from the bus master is always a secure access.
- Input from master: The bus masters determine the input. The default value is shown in parentheses.
2. MDAC includes a privileged input for the bus master. Entries in this column mean:

- 1: An input to MDAC from the bus master is always a privileged access.
- 0: An input to MDAC from the bus master is always an unprivileged access.
- Input from master: The bus masters determine the input. The default value is shown in parentheses, , If not listed, then there is no default value and privilege is determined by the master and MMU configuration.

## NOTE

Input DID is 0 for all masters except eDMA and Cortex-A53 MDAC that take input from eDMA.

## 15.2.3 Platform Master IDs

Table 28. Platform Master IDs

| Submodule instance   | Bus master        | Master ID value (6'h)   | Default DID value (3'h)   | DID in (4'h)                   |
|----------------------|-------------------|-------------------------|---------------------------|--------------------------------|
| XRDC_MDAC0           | Cortex-A53 C0     | CPU0: 0h, CPU1: 1h      | CPU0: 2h, CPU1: 3h        | did_pid_remap_ca53_c c1 output |
| XRDC_MDAC1           | Cortex-A53 C1     | CPU0: 2h, CPU1: 3h      | CPU0: 6h, CPU1: 7h        | did_pid_remap_ca53_c c1 output |
| XRDC_MDAC2           | Debug ETR         | 18h                     | 0h                        | 0h                             |
| XRDC_MDAC3           | GIC-500           | 19h                     | 0h                        | 0h                             |
| XRDC_MDAC4           | STAM              | 4h                      | 0h                        | 0h                             |
| XRDC_MDAC4           | Reserved          | 4h                      | 0h                        | 0h                             |
| XRDC_MDAC5           | PCIe_0            | 5h                      | 0h                        | 0h                             |
| XRDC_MDAC6           | eDMA_0            | 6h                      | 0h                        | dma_did_out (mimicking)        |
| XRDC_MDAC7           | eDMA_1            | 7h                      | 0h                        | dma_did_out (mimicking)        |
| XRDC_MDAC8           | M7_0 AXI          | 8h, dbg: 1Ch            | 0h                        | 0h                             |
| XRDC_MDAC9           | M7_1 AXI          | 9h, dbg: 1Dh            | 0h                        | 0h                             |
| XRDC_MDAC10          | M7_2 AXI          | Ah, dbg: 1Eh            | 0h                        | 0h                             |
| XRDC_MDAC11          | HSE               | Bh                      | 0h                        | 0h                             |
| XRDC_MDAC12          | GMAC_0 (Ethernet) | Ch                      | 0h                        | 0h                             |
| XRDC_MDAC15          | FlexRay           | Fh                      | 0h                        | 0h                             |
| XRDC_MDAC16          | M7_0 AHB          | 10h, dbg: 16h           | 0h                        | 0h                             |
| XRDC_MDAC17          | M7_1 AHB          | 11h, dbg: 17h           | 0h                        | 0h                             |
| XRDC_MDAC18          | M7_2 AHB          | 12h, dbg: 1Bh           | 0h                        | 0h                             |
| XRDC_MDAC19          | LLCE              | 13h                     | 0h                        | 0h                             |
| XRDC_MDAC20          | uSDHC             | 14h                     | 0h                        | 0h                             |
| XRDC_MDAC21          | Debug Trace       | 15h                     | 0h                        | 0h                             |

Extended Resource Domain Controller (XRDC)

## 15.2.4 MRC configuration

## Table 29. MRC configuration

| Submodule instance   | Region format   |   Number of region descriptors | Slaves protected, module (port number)                       | Memory range                                                                  |
|----------------------|-----------------|--------------------------------|--------------------------------------------------------------|-------------------------------------------------------------------------------|
| XRDC_MRC0            | Auto            |                             16 |  DRAM0_M7_EDMA(0)  DRAM0_A53(1)  DRAM0_GENERAL(2)         | 0x6000_0000 to 0xFFFF_FFFF 0x08_0000_0000 to 0x08_FFFF_FFFF 1                 |
| XRDC_MRC1            | Auto            |                             16 | Unused                                                       |                                                                               |
| XRDC_MRC2            | Auto            |                             16 |  SRAM_1(0)  SRAM_2(1)  SRAM_3(2)  SRAM_0(3)              | 0x3400_0000 to 0x343F_FFFF                                                    |
| XRDC_MRC3            | Auto            |                             16 |  SRAM_4(1)  SRAM_5(0)  SRAM_6(2)  SRAM_7(3)              | 0x3400_0000 to 0x343F_FFFF                                                    |
| XRDC_MRC4            | Auto            |                             16 |  SRAM_9(0)  SRAM_8(1)  SRAM_11(2)  SRAM_10(3)            | 0x3440_0000 to 0x347F_FFFF                                                    |
| XRDC_MRC5            | Auto            |                             16 |  SRAM_12(0)  SRAM_13(1)  SRAM_14(2)  SRAM_15(3)          | 0x3440_0000 to 0x347F_FFFF                                                    |
| XRDC_MRC6            | Auto            |                             16 | Ncore registers and coherent accesses from PCIe_0 and GMAC_0 | 0x50400000 - 0x506FFFFF and I/O coherent accesses issued by PCIe_0 or GMAC_0. |
| XRDC_MRC7            | Auto            |                             16 | S_FLASH(0) (external QuadSPI)                                | 0x0000_0000 to 0x1FFF_FFFF and 0x4100_0000 and 0x417F_FFFF                    |
| XRDC_MRC8            | Auto            |                             16 | S_LLCE(0)                                                    | 0x4300_0000 to 0x43FF_FFFF                                                    |
| XRDC_MRC9            | Auto            |                             16 | S_GIC-500(0)                                                 | 0x5080_0000 to 0x508F_FFFF                                                    |
| XRDC_MRC10           | Auto            |                             16 | PCIe_0                                                       | 0x5300_0000 to 0x53FF_FFFF 0x58_0000_0000 to 0x5F_FFFF_FFFF 1                 |

Table continues on the next page...

Table 29. MRC configuration (continued)

| Submodule instance   | Region format   |   Number of region descriptors | Slaves protected, module (port number)    | Memory range                                                                             |
|----------------------|-----------------|--------------------------------|-------------------------------------------|------------------------------------------------------------------------------------------|
| XRDC_MRC11           | Auto            |                             12 | M7_TCM_0(0), M7_TCM_1(0), and M7_TCM_2(0) | 0x2010_0000 to 0x2010_FFFF and 0x2018_0000 to 0x2018_FFFF and 0x2020_0000 to 0x2020_FFFF |
| XRDC_MRC12           | Auto            |                              4 | NoC_0 config                              | 0x5000_0000 to 0x5007_FFFF                                                               |
| XRDC_MRC13           | Auto            |                             16 | S_DBG_APB(0)                              | 0x5100_0000 to 0x51FF_FFFF                                                               |

1. These are on 40bit address map only.

## NOTE

- For MRC2 and MRC3, SRAM{0-7} work together to support the interleaved SRAM scheme and are mapped to the address range 34000000h - 343FFFFFh of 4 MB.
- For MRC4 and MRC5, SRAM{8-15} work together to support the interleaved SRAM scheme and are mapped to the address range, 34400000h - 347FFFFFh of 4 MB.

## 15.2.5 PAC configuration

Table 30. PAC configuration

| Submodule instance   | Slaves protected   |
|----------------------|--------------------|
| XRDC_PAC0            | Peripheral group 0 |
| XRDC_PAC1            | Peripheral group 1 |
| XRDC_PAC2            | Peripheral group 2 |
| XRDC_PAC3            | Peripheral group 3 |

For details about the modules in each peripheral group, see the chip's memory map.

Special care should be taken with PAC0\_PDAC23. This covers the General Purpose Register (GPR) address space.

These modules contain registers which apply to multiple different cores and subsystems. It is therefore recommended that the PDAC slot is owned by a trusted master in order to prevent the possibility of one subsystem changing registers which will impact another.

Table 31. Modules covered by PAC0\_PDAC23

| Module Name   | Start Address                                     |
|---------------|---------------------------------------------------|
| SRC_0         | 4007_C000h                                        |
| CM7_GPR       | 4007_C100h & 4007_C200h & 4007_C300h & 4007_C700h |
| A53_GPR       | 4007_C400h                                        |
| SERDES_GPR    | 4007_C500h & 4007_CC00h                           |

Table continues on the next page...

Table 31. Modules covered by PAC0\_PDAC23 (continued)

| Module Name          | Start Address   |
|----------------------|-----------------|
| DDR_GPR              | 4007_C600h      |
| SRC_GPR_TOP          | 4007_C800h      |
| Boot_GPR and HSE_GPR | 4007_C900h      |
| SRC_1                | 4007_CA00h      |
| STDBY_GPR            | 4007_CB00h      |

## 15.2.6 XRDC\_0 MRCs and SRAM interleaving

Because of the granularity of SRAM interleaving, "MRC2 and MRC3" and "MRC4 and MRC5" for SRAM instance behave as a single MRC respectively. Hardware mirrors these two MRCs as follows.

- Sixteen MRGDs for MRC2, MRC3 for first-half of SRAM memory address space, and sixteen MRGDs for MRC4, MRC5 for the second-half of SRAM are usable.
- The Software can write to any of the two MRC instances and the write replicates to the other MRC automatically.
- The Software can read from any of the two MRCs and get the same result.

## 15.2.7 MRC minimum size

You must define 4 KB-aligned MRC regions with a minimum size of 4 KB.

## 15.2.8 Ncore coherent traffic behavior within XRDC

Ncore is the coherency interconnect. When configured, it manages coherent traffic between Cortex-A53 Clusters, PCIe (0 and 1) and Ethernet (PFE and GMAC).

Depending on the Ncore configuration, coherent accesses from these masters can be routed through the Ncore first, rather than going straight to the slave memory location (for example, DRAM). In the case where the location being accessed is already present in cache, the data is returned without the need to pass through the DRAMs MRC.

Therefore, to maintain XRDC isolation, the coherent accesses to Ncore must also be checked to ensure it is valid. This is carried out by XRDC0\_MRC6 (for coherent accesses from PCIe\_0 and GMAC) and XRDC1\_MRC2 (for coherent accesses from PCIE\_1 and PFE). Typically, these MRCs grant the same permissions as the MRCs for the memories themselves.

## NOTE

Cortex-A53 accesses do not pass through an MRC. It is expected that the cores MMU will control access permissions prior to transaction reaching Ncore.

## NOTE

XRDC\_MRC6 also covers the Ncore configuration registers. These regions are named Ncore on the chip's memory map.

Extended Resource Domain Controller (XRDC)

<!-- image -->

## 15.3 Chip-specific XRDC\_1 information

## 15.3.1 XRDC\_1 Introduction

This chip contains an additional XRDC manager, also known as XRDC\_1, to support region protection for the off-CC NoC masters. The following table shows the ports that have XRDC\_1 protection associated with them. Refer to the XRDC chapter for more details.

Table 32. XRDC\_1 MDACn configurations

| Submodule instance   | Configuration   |   Number of MDA_W x _ y _DFMT z registers | Bus master               |   Non-secure input 1 |   Prviliged input 2 |
|----------------------|-----------------|-------------------------------------------|--------------------------|----------------------|---------------------|
| XRDC_MDAC0           | Nonprocessor    |                                         1 | PCIe_1                   |                    1 |                   0 |
| XRDC_MDAC1           | Nonprocessor    |                                         1 | PFE_HIF BD fetch         |                    1 |                   0 |
| XRDC_MDAC2           | Nonprocessor    |                                         1 | PFE_HIF BD update        |                    1 |                   0 |
| XRDC_MDAC3           | Nonprocessor    |                                         1 | PFE_HIF data write       |                    1 |                   0 |
| XRDC_MDAC4           | Nonprocessor    |                                         1 | PFE_HIF data read        |                    1 |                   0 |
| XRDC_MDAC5           | Nonprocessor    |                                         1 | PFE_DDR (PFE_PKT_MASTER) |                    1 |                   0 |
| XRDC_MDAC6           | Nonprocessor    |                                         1 | PFE_UTIL                 |                    1 |                   0 |
| XRDC_MDAC7           | Nonprocessor    |                                         1 | USB                      |                    1 |                   0 |

1. The MDAC has a non-secure input for the bus master. Entries in this column mean:
- 1: The bus master is always a non-secure input.
- 0: The bus master is always a secure input.
- Input from master: The bus master determines whether the input is 1 or 0.
2. MDAC includes a privileged input for the bus master. Entries in this column mean:
- 1: An input to MDAC from the bus master is always a privileged access.
- 0: An input to MDAC from the bus master is always an unprivileged access.
- Input from master: The bus masters determine the input. The default value is shown in parentheses.

## NOTE

Input DID is 0 for all masters except eDMA and Cortex-A53 MDAC that take input from eDMA.

Table 33. XRDC\_1 MRCn configurations

| Submodule instance   | Region format   |   Number of descriptors | Slaves protected, module (port number)   | Memory Range                                                    |
|----------------------|-----------------|-------------------------|------------------------------------------|-----------------------------------------------------------------|
| XRDC_MRC0            | Auto            |                       4 | STDBY_SRAM                               | 0x2400_0000 to 0x33FF_FFFF                                      |
| XRDC_MRC1            | Auto            |                       4 | LLCE (accesses from XRDC_1 masters)      | 0x4300_0000 to 0x43FF_FFFF                                      |
| XRDC_MRC2            | Auto            |                      16 | Coherent accesses from PCIe_1 and PFE    | Locations mapped as coherent                                    |
| XRDC_MRC3            | Auto            |                       4 | PCIe_1                                   | 0x4500_0000 to 0x45FF_FFFF and 0x48_0000_0000 to 0x4F_FFFF_FFFF |
| XRDC_MRC4            | Auto            |                       4 | PFE                                      | 0x4600_0000 to 0x46FF_FFFF                                      |

Table continues on the next page...

Table 33. XRDC\_1 MRCn configurations (continued)

| Submodule instance   | Region format   |   Number of descriptors | Slaves protected, module (port number)   | Memory Range               |
|----------------------|-----------------|-------------------------|------------------------------------------|----------------------------|
| XRDC_MRC5            | Auto            |                       4 | NoC_1 config                             | 0x4700_0000 to 0x4707_FFFF |

## Table 34. XRDC\_1 PACn configurations

| Module name   | Slaves protected   |
|---------------|--------------------|
| XRDC_PAC0     | Peripheral group 4 |

## 15.4 Overview

XRDC manages access control between masters (cores and noncore masters) and targets (memories and peripherals) by placing them in virtual groups called domains.

Conceptually, a domain is one or more masters and memories and peripherals, that are isolated from others. It may help to look at a domain as a permissions group within a computing environment. All masters in a domain have the same access to chip resources such as memory and peripherals. See Introduction to domains for more information on domains.

The protection provided by XRDC access control is in addition to the local memory protection unit contained within each core.

## 15.4.1 Features

- Enables you to partition chip resources (master and target ) into access-controlled domain .
- Each domain has a unique DID .
- The DID is an attribute of every system bus transaction.
- Provides a four-level hierarchical access control scheme for defining an ACP for each target in a domain. See Access control model for more information.
- Memory region descriptors define access policies for address ranges within memories.
- Peripheral access control registers define access policies for individual peripherals.
- Supports optional hardware semaphores to dynamically modify access rights for target resources.

## 15.4.2 Block diagram

<!-- image -->

## 15.4.3 Block descriptions

Table continues on the next page...

| Block                                       | Description                                                                                                                                                                                                                             |
|---------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Domain assignment                           | A process that adds information to transactions, including:  DID  Privileged attribute  Secure attribute Domain assignment is performed by the MDAC submodule. See:  Domain assignment  Master domain assignment controller (MDAC) |
| Master                                      | A core or noncore (for example, DMA) module that can initiate transactions with memory or peripheral resources.                                                                                                                         |
| Memory                                      | A block of flash memory, RAM, or other memory.                                                                                                                                                                                          |
| Memory access control policy evaluation     | A process that determines whether the domain associated with a transaction has access rights to a memory location. The process is performed by the MRC submodule. See:  Memory region ACP evaluation  Memory region controller (MRC)  |
| Peripheral                                  | A nonmemory resource module within the chip-an ADC, timer module, or communications module, for example.                                                                                                                                |
| Peripheral access control policy evaluation | A process that determines whether the domain associated with a transaction has access rights to a peripheral. The process is performed by the PAC submodule.                                                                            |

Table continued from the previous page...

| Block         | Description                                            |
|---------------|--------------------------------------------------------|
|               | See Peripheral access controller (PAC).                |
| Switch fabric | The chip's module and I/O interconnect infrastructure. |

## 15.4.4 Indexes used in this chapter

Table 35. Indexes used in this chapter

| Index   | Description                                                                                                                                    |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------|
| c       | Memory controller number. For example, MRC c .                                                                                                 |
| d       | Domain number. For example, PDAC_W0_6[D d ACP].                                                                                                |
| m       | Master number. For example, PID m .                                                                                                            |
| r       | Memory region number. For example, RGD_W0_ r .                                                                                                 |
| s       | PDAC slot number. For example, PDAC_W0_ s [D0ACP].                                                                                             |
| w       | Word number. In a group of registers consisting of consecutive 32-bit registers, w is the 0-indexed register number. For example, MRGD_W w _0. |

## 15.5 Modes of operation

XRDC does not support any special modes of operation.

## 15.6 External signal description

XRDC does not have any external signals.

## 15.7 Memory map and register definitions

## 15.7.1 Register organization

XRDC registers are partitioned into these groups:

- Basic hardware control and configuration
- Domain errors (including location and details)
- Master domain assignments
- Peripheral domain access controls
- Memory region descriptors

## 15.7.2 Register access guidelines

The following guidelines apply to XRDC register access:

- You can access the XRDC registers only in secure, privileged access mode.
- Unless stated otherwise, the registers support 8-, 16-, and 32-bit reads, and 32-bit writes.
- Unless stated otherwise, XRDC terminates the following access attempts with an error:
- Accesses in a different access mode

- Unsupported write data size
- Writes to read-only resources
- Writes to reserved address spaces
- Accesses to these memory map holes return an error:
- Any access to a register that does not exist
- Holes in the 0-F0h and DERR to PID register space
- For MDAC, gaps in the master domain assignment (MDA\_Ww\_m\_DFMTn) registers
- For MRCs, any gap in the MRGD\_Ww\_r registers (for example, if there are four memory region descriptors, attempted access to a fifth descriptor fails)
- Accesses to these memory map holes do not return a bus error:
- MRCs: Memory region descriptors occupy only four words but have an additional four words of address available: words 4-7
- PDAC: Registers associated with unimplemented PDAC slots
- Read accesses to these memory map holes do not return a bus error:
- Offset F8h and FCh
- Offset 100-13Fh
- Offset 140-14Fh
- Offset 200-23Ch

## 15.7.3 XRDC\_0 register descriptions

## 15.7.3.1 XRDC\_0 memory map

XRDC\_0 base address: 401A\_4000h

| Offset   | Register                                         |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------------|-------------------|----------|---------------|
| 0h       | Control (CR)                                     |                32 | RW       | 0000_018Ah    |
| F0h      | Hardware Configuration 0 (HWCFG0)                |                32 | R        | 130C_1307h    |
| F4h      | Hardware Configuration 1 (HWCFG1)                |                32 | R        | See section   |
| F8h      | Hardware Configuration 2 (HWCFG2)                |                32 | R        | 0000_0000h    |
| 100h     | Master Domain Assignment Configuration (MDACFG0) |                 8 | R        | 08h           |
| 101h     | Master Domain Assignment Configuration (MDACFG1) |                 8 | R        | 08h           |
| 102h     | Master Domain Assignment Configuration (MDACFG2) |                 8 | R        | 81h           |
| 103h     | Master Domain Assignment Configuration (MDACFG3) |                 8 | R        | 81h           |
| 104h     | Master Domain Assignment Configuration (MDACFG4) |                 8 | R        | 81h           |
| 105h     | Master Domain Assignment Configuration (MDACFG5) |                 8 | R        | 81h           |
| 106h     | Master Domain Assignment Configuration (MDACFG6) |                 8 | R        | 81h           |

Table continues on the next page...

Table continued from the previous page...

| Offset      | Register                                          |   Width (In bits) | Access   | Reset value   |
|-------------|---------------------------------------------------|-------------------|----------|---------------|
| 107h        | Master Domain Assignment Configuration (MDACFG7)  |                 8 | R        | 81h           |
| 108h        | Master Domain Assignment Configuration (MDACFG8)  |                 8 | R        | 08h           |
| 109h        | Master Domain Assignment Configuration (MDACFG9)  |                 8 | R        | 08h           |
| 10Ah        | Master Domain Assignment Configuration (MDACFG10) |                 8 | R        | 08h           |
| 10Bh        | Master Domain Assignment Configuration (MDACFG11) |                 8 | R        | 81h           |
| 10Ch        | Master Domain Assignment Configuration (MDACFG12) |                 8 | R        | 81h           |
| 10Fh        | Master Domain Assignment Configuration (MDACFG15) |                 8 | R        | 81h           |
| 110h        | Master Domain Assignment Configuration (MDACFG16) |                 8 | R        | 08h           |
| 111h        | Master Domain Assignment Configuration (MDACFG17) |                 8 | R        | 08h           |
| 112h        | Master Domain Assignment Configuration (MDACFG18) |                 8 | R        | 08h           |
| 113h        | Master Domain Assignment Configuration (MDACFG19) |                 8 | R        | 81h           |
| 114h        | Master Domain Assignment Configuration (MDACFG20) |                 8 | R        | 81h           |
| 115h        | Master Domain Assignment Configuration (MDACFG21) |                 8 | R        | 81h           |
| 140h        | Memory Region Configuration (MRCFG0)              |                 8 | R        | 10h           |
| 142h        | Memory Region Configuration (MRCFG2)              |                 8 | R        | 10h           |
| 143h        | Memory Region Configuration (MRCFG3)              |                 8 | R        | 10h           |
| 144h        | Memory Region Configuration (MRCFG4)              |                 8 | R        | 10h           |
| 145h        | Memory Region Configuration (MRCFG5)              |                 8 | R        | 10h           |
| 146h        | Memory Region Configuration (MRCFG6)              |                 8 | R        | 10h           |
| 147h        | Memory Region Configuration (MRCFG7)              |                 8 | R        | 10h           |
| 148h        | Memory Region Configuration (MRCFG8)              |                 8 | R        | 10h           |
| 149h        | Memory Region Configuration (MRCFG9)              |                 8 | R        | 10h           |
| 14Ah        | Memory Region Configuration (MRCFG10)             |                 8 | R        | 10h           |
| 14Bh        | Memory Region Configuration (MRCFG11)             |                 8 | R        | 0Ch           |
| 14Ch        | Memory Region Configuration (MRCFG12)             |                 8 | R        | 04h           |
| 14Dh        | Memory Region Configuration (MRCFG13)             |                 8 | R        | 10h           |
| 200h - 21Ch | Domain Error Location (DERRLOC0 - DERRLOC7)       |                32 | R        | 0000_0000h    |
| 400h        | Domain Error Word 0 (DERR_W0_0)                   |                32 | R        | 0000_0000h    |
| 404h        | Domain Error Word 1 (DERR_W1_0)                   |                32 | R        | 0000_0000h    |
| 408h        | Domain Error Word 2 (DERR_W2_0)                   |                32 | R        | 0000_0000h    |
| 40Ch        | Domain Error Word 3 (DERR_W3_0)                   |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Extended Resource Domain Controller (XRDC)

Table continued from the previous page...

| Offset   | Register                        |   Width (In bits) | Access   | Reset value   |
|----------|---------------------------------|-------------------|----------|---------------|
| 420h     | Domain Error Word 0 (DERR_W0_2) |                32 | R        | 0000_0000h    |
| 424h     | Domain Error Word 1 (DERR_W1_2) |                32 | R        | 0000_0000h    |
| 428h     | Domain Error Word 2 (DERR_W2_2) |                32 | R        | 0000_0000h    |
| 42Ch     | Domain Error Word 3 (DERR_W3_2) |                32 | RW       | 0000_0000h    |
| 430h     | Domain Error Word 0 (DERR_W0_3) |                32 | R        | 0000_0000h    |
| 434h     | Domain Error Word 1 (DERR_W1_3) |                32 | R        | 0000_0000h    |
| 438h     | Domain Error Word 2 (DERR_W2_3) |                32 | R        | 0000_0000h    |
| 43Ch     | Domain Error Word 3 (DERR_W3_3) |                32 | RW       | 0000_0000h    |
| 440h     | Domain Error Word 0 (DERR_W0_4) |                32 | R        | 0000_0000h    |
| 444h     | Domain Error Word 1 (DERR_W1_4) |                32 | R        | 0000_0000h    |
| 448h     | Domain Error Word 2 (DERR_W2_4) |                32 | R        | 0000_0000h    |
| 44Ch     | Domain Error Word 3 (DERR_W3_4) |                32 | RW       | 0000_0000h    |
| 450h     | Domain Error Word 0 (DERR_W0_5) |                32 | R        | 0000_0000h    |
| 454h     | Domain Error Word 1 (DERR_W1_5) |                32 | R        | 0000_0000h    |
| 458h     | Domain Error Word 2 (DERR_W2_5) |                32 | R        | 0000_0000h    |
| 45Ch     | Domain Error Word 3 (DERR_W3_5) |                32 | RW       | 0000_0000h    |
| 460h     | Domain Error Word 0 (DERR_W0_6) |                32 | R        | 0000_0000h    |
| 464h     | Domain Error Word 1 (DERR_W1_6) |                32 | R        | 0000_0000h    |
| 468h     | Domain Error Word 2 (DERR_W2_6) |                32 | R        | 0000_0000h    |
| 46Ch     | Domain Error Word 3 (DERR_W3_6) |                32 | RW       | 0000_0000h    |
| 470h     | Domain Error Word 0 (DERR_W0_7) |                32 | R        | 0000_0000h    |
| 474h     | Domain Error Word 1 (DERR_W1_7) |                32 | R        | 0000_0000h    |
| 478h     | Domain Error Word 2 (DERR_W2_7) |                32 | R        | 0000_0000h    |
| 47Ch     | Domain Error Word 3 (DERR_W3_7) |                32 | RW       | 0000_0000h    |
| 480h     | Domain Error Word 0 (DERR_W0_8) |                32 | R        | 0000_0000h    |
| 484h     | Domain Error Word 1 (DERR_W1_8) |                32 | R        | 0000_0000h    |
| 488h     | Domain Error Word 2 (DERR_W2_8) |                32 | R        | 0000_0000h    |
| 48Ch     | Domain Error Word 3 (DERR_W3_8) |                32 | RW       | 0000_0000h    |
| 490h     | Domain Error Word 0 (DERR_W0_9) |                32 | R        | 0000_0000h    |
| 494h     | Domain Error Word 1 (DERR_W1_9) |                32 | R        | 0000_0000h    |
| 498h     | Domain Error Word 2 (DERR_W2_9) |                32 | R        | 0000_0000h    |

Table continues on the next page...

Extended Resource Domain Controller (XRDC)

Table continued from the previous page...

| Offset   | Register                         |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------|-------------------|----------|---------------|
| 49Ch     | Domain Error Word 3 (DERR_W3_9)  |                32 | RW       | 0000_0000h    |
| 4A0h     | Domain Error Word 0 (DERR_W0_10) |                32 | R        | 0000_0000h    |
| 4A4h     | Domain Error Word 1 (DERR_W1_10) |                32 | R        | 0000_0000h    |
| 4A8h     | Domain Error Word 2 (DERR_W2_10) |                32 | R        | 0000_0000h    |
| 4ACh     | Domain Error Word 3 (DERR_W3_10) |                32 | RW       | 0000_0000h    |
| 4B0h     | Domain Error Word 0 (DERR_W0_11) |                32 | R        | 0000_0000h    |
| 4B4h     | Domain Error Word 1 (DERR_W1_11) |                32 | R        | 0000_0000h    |
| 4B8h     | Domain Error Word 2 (DERR_W2_11) |                32 | R        | 0000_0000h    |
| 4BCh     | Domain Error Word 3 (DERR_W3_11) |                32 | RW       | 0000_0000h    |
| 4C0h     | Domain Error Word 0 (DERR_W0_12) |                32 | R        | 0000_0000h    |
| 4C4h     | Domain Error Word 1 (DERR_W1_12) |                32 | R        | 0000_0000h    |
| 4C8h     | Domain Error Word 2 (DERR_W2_12) |                32 | R        | 0000_0000h    |
| 4CCh     | Domain Error Word 3 (DERR_W3_12) |                32 | RW       | 0000_0000h    |
| 4D0h     | Domain Error Word 0 (DERR_W0_13) |                32 | R        | 0000_0000h    |
| 4D4h     | Domain Error Word 1 (DERR_W1_13) |                32 | R        | 0000_0000h    |
| 4D8h     | Domain Error Word 2 (DERR_W2_13) |                32 | R        | 0000_0000h    |
| 4DCh     | Domain Error Word 3 (DERR_W3_13) |                32 | RW       | 0000_0000h    |
| 500h     | Domain Error Word 0 (DERR_W0_16) |                32 | R        | 0000_0000h    |
| 504h     | Domain Error Word 1 (DERR_W1_16) |                32 | R        | 0000_0000h    |
| 508h     | Domain Error Word 2 (DERR_W2_16) |                32 | R        | 0000_0000h    |
| 50Ch     | Domain Error Word 3 (DERR_W3_16) |                32 | RW       | 0000_0000h    |
| 510h     | Domain Error Word 0 (DERR_W0_17) |                32 | R        | 0000_0000h    |
| 514h     | Domain Error Word 1 (DERR_W1_17) |                32 | R        | 0000_0000h    |
| 518h     | Domain Error Word 2 (DERR_W2_17) |                32 | R        | 0000_0000h    |
| 51Ch     | Domain Error Word 3 (DERR_W3_17) |                32 | RW       | 0000_0000h    |
| 520h     | Domain Error Word 0 (DERR_W0_18) |                32 | R        | 0000_0000h    |
| 524h     | Domain Error Word 1 (DERR_W1_18) |                32 | R        | 0000_0000h    |
| 528h     | Domain Error Word 2 (DERR_W2_18) |                32 | R        | 0000_0000h    |
| 52Ch     | Domain Error Word 3 (DERR_W3_18) |                32 | RW       | 0000_0000h    |
| 530h     | Domain Error Word 0 (DERR_W0_19) |                32 | R        | 0000_0000h    |
| 534h     | Domain Error Word 1 (DERR_W1_19) |                32 | R        | 0000_0000h    |

Table continues on the next page...

Extended Resource Domain Controller (XRDC)

Table continued from the previous page...

| Offset   | Register                                  |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------|-------------------|----------|---------------|
| 538h     | Domain Error Word 2 (DERR_W2_19)          |                32 | R        | 0000_0000h    |
| 53Ch     | Domain Error Word 3 (DERR_W3_19)          |                32 | RW       | 0000_0000h    |
| 700h     | Process Identifier (PID0)                 |                32 | RW       | 0100_0000h    |
| 704h     | Process Identifier (PID1)                 |                32 | RW       | 0100_0000h    |
| 720h     | Process Identifier (PID8)                 |                32 | RW       | 0000_0000h    |
| 724h     | Process Identifier (PID9)                 |                32 | RW       | 0000_0000h    |
| 728h     | Process Identifier (PID10)                |                32 | RW       | 0000_0000h    |
| 740h     | Process Identifier (PID16)                |                32 | RW       | 0000_0000h    |
| 744h     | Process Identifier (PID17)                |                32 | RW       | 0000_0000h    |
| 748h     | Process Identifier (PID18)                |                32 | RW       | 0000_0000h    |
| 800h     | Master Domain Assignment (MDA_W0_0_DFMT0) |                32 | RW       | 0000_0000h    |
| 804h     | Master Domain Assignment (MDA_W1_0_DFMT0) |                32 | RW       | 0000_0000h    |
| 808h     | Master Domain Assignment (MDA_W2_0_DFMT0) |                32 | RW       | 0000_0000h    |
| 80Ch     | Master Domain Assignment (MDA_W3_0_DFMT0) |                32 | RW       | 0000_0000h    |
| 810h     | Master Domain Assignment (MDA_W4_0_DFMT0) |                32 | RW       | 0000_0000h    |
| 814h     | Master Domain Assignment (MDA_W5_0_DFMT0) |                32 | RW       | 0000_0000h    |
| 818h     | Master Domain Assignment (MDA_W6_0_DFMT0) |                32 | RW       | 0000_0000h    |
| 81Ch     | Master Domain Assignment (MDA_W7_0_DFMT0) |                32 | RW       | 0000_0000h    |
| 820h     | Master Domain Assignment (MDA_W0_1_DFMT0) |                32 | RW       | 0000_0000h    |
| 824h     | Master Domain Assignment (MDA_W1_1_DFMT0) |                32 | RW       | 0000_0000h    |
| 828h     | Master Domain Assignment (MDA_W2_1_DFMT0) |                32 | RW       | 0000_0000h    |
| 82Ch     | Master Domain Assignment (MDA_W3_1_DFMT0) |                32 | RW       | 0000_0000h    |
| 830h     | Master Domain Assignment (MDA_W4_1_DFMT0) |                32 | RW       | 0000_0000h    |
| 834h     | Master Domain Assignment (MDA_W5_1_DFMT0) |                32 | RW       | 0000_0000h    |
| 838h     | Master Domain Assignment (MDA_W6_1_DFMT0) |                32 | RW       | 0000_0000h    |
| 83Ch     | Master Domain Assignment (MDA_W7_1_DFMT0) |                32 | RW       | 0000_0000h    |
| 840h     | Master Domain Assignment (MDA_W0_2_DFMT1) |                32 | RW       | 2000_0000h    |
| 860h     | Master Domain Assignment (MDA_W0_3_DFMT1) |                32 | RW       | 2000_0000h    |
| 880h     | Master Domain Assignment (MDA_W0_4_DFMT1) |                32 | RW       | 2000_0000h    |
| 8A0h     | Master Domain Assignment (MDA_W0_5_DFMT1) |                32 | RW       | 2000_0000h    |
| 8C0h     | Master Domain Assignment (MDA_W0_6_DFMT1) |                32 | RW       | 2000_0000h    |

Table continues on the next page...

Extended Resource Domain Controller (XRDC)

Table continued from the previous page...

| Offset   | Register                                   |   Width (In bits) | Access   | Reset value   |
|----------|--------------------------------------------|-------------------|----------|---------------|
| 8E0h     | Master Domain Assignment (MDA_W0_7_DFMT1)  |                32 | RW       | 2000_0000h    |
| 900h     | Master Domain Assignment (MDA_W0_8_DFMT0)  |                32 | RW       | 0000_0000h    |
| 904h     | Master Domain Assignment (MDA_W1_8_DFMT0)  |                32 | RW       | 0000_0000h    |
| 908h     | Master Domain Assignment (MDA_W2_8_DFMT0)  |                32 | RW       | 0000_0000h    |
| 90Ch     | Master Domain Assignment (MDA_W3_8_DFMT0)  |                32 | RW       | 0000_0000h    |
| 910h     | Master Domain Assignment (MDA_W4_8_DFMT0)  |                32 | RW       | 0000_0000h    |
| 914h     | Master Domain Assignment (MDA_W5_8_DFMT0)  |                32 | RW       | 0000_0000h    |
| 918h     | Master Domain Assignment (MDA_W6_8_DFMT0)  |                32 | RW       | 0000_0000h    |
| 91Ch     | Master Domain Assignment (MDA_W7_8_DFMT0)  |                32 | RW       | 0000_0000h    |
| 920h     | Master Domain Assignment (MDA_W0_9_DFMT0)  |                32 | RW       | 0000_0000h    |
| 924h     | Master Domain Assignment (MDA_W1_9_DFMT0)  |                32 | RW       | 0000_0000h    |
| 928h     | Master Domain Assignment (MDA_W2_9_DFMT0)  |                32 | RW       | 0000_0000h    |
| 92Ch     | Master Domain Assignment (MDA_W3_9_DFMT0)  |                32 | RW       | 0000_0000h    |
| 930h     | Master Domain Assignment (MDA_W4_9_DFMT0)  |                32 | RW       | 0000_0000h    |
| 934h     | Master Domain Assignment (MDA_W5_9_DFMT0)  |                32 | RW       | 0000_0000h    |
| 938h     | Master Domain Assignment (MDA_W6_9_DFMT0)  |                32 | RW       | 0000_0000h    |
| 93Ch     | Master Domain Assignment (MDA_W7_9_DFMT0)  |                32 | RW       | 0000_0000h    |
| 940h     | Master Domain Assignment (MDA_W0_10_DFMT0) |                32 | RW       | 0000_0000h    |
| 944h     | Master Domain Assignment (MDA_W1_10_DFMT0) |                32 | RW       | 0000_0000h    |
| 948h     | Master Domain Assignment (MDA_W2_10_DFMT0) |                32 | RW       | 0000_0000h    |
| 94Ch     | Master Domain Assignment (MDA_W3_10_DFMT0) |                32 | RW       | 0000_0000h    |
| 950h     | Master Domain Assignment (MDA_W4_10_DFMT0) |                32 | RW       | 0000_0000h    |
| 954h     | Master Domain Assignment (MDA_W5_10_DFMT0) |                32 | RW       | 0000_0000h    |
| 958h     | Master Domain Assignment (MDA_W6_10_DFMT0) |                32 | RW       | 0000_0000h    |
| 95Ch     | Master Domain Assignment (MDA_W7_10_DFMT0) |                32 | RW       | 0000_0000h    |
| 960h     | Master Domain Assignment (MDA_W0_11_DFMT1) |                32 | RW       | 2000_0000h    |
| 980h     | Master Domain Assignment (MDA_W0_12_DFMT1) |                32 | RW       | 2000_0000h    |
| 9E0h     | Master Domain Assignment (MDA_W0_15_DFMT1) |                32 | RW       | 2000_0000h    |
| A00h     | Master Domain Assignment (MDA_W0_16_DFMT0) |                32 | RW       | 0000_0000h    |
| A04h     | Master Domain Assignment (MDA_W1_16_DFMT0) |                32 | RW       | 0000_0000h    |
| A08h     | Master Domain Assignment (MDA_W2_16_DFMT0) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Extended Resource Domain Controller (XRDC)

Table continued from the previous page...

| Offset   | Register                                            |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------|-------------------|----------|---------------|
| A0Ch     | Master Domain Assignment (MDA_W3_16_DFMT0)          |                32 | RW       | 0000_0000h    |
| A10h     | Master Domain Assignment (MDA_W4_16_DFMT0)          |                32 | RW       | 0000_0000h    |
| A14h     | Master Domain Assignment (MDA_W5_16_DFMT0)          |                32 | RW       | 0000_0000h    |
| A18h     | Master Domain Assignment (MDA_W6_16_DFMT0)          |                32 | RW       | 0000_0000h    |
| A1Ch     | Master Domain Assignment (MDA_W7_16_DFMT0)          |                32 | RW       | 0000_0000h    |
| A20h     | Master Domain Assignment (MDA_W0_17_DFMT0)          |                32 | RW       | 0000_0000h    |
| A24h     | Master Domain Assignment (MDA_W1_17_DFMT0)          |                32 | RW       | 0000_0000h    |
| A28h     | Master Domain Assignment (MDA_W2_17_DFMT0)          |                32 | RW       | 0000_0000h    |
| A2Ch     | Master Domain Assignment (MDA_W3_17_DFMT0)          |                32 | RW       | 0000_0000h    |
| A30h     | Master Domain Assignment (MDA_W4_17_DFMT0)          |                32 | RW       | 0000_0000h    |
| A34h     | Master Domain Assignment (MDA_W5_17_DFMT0)          |                32 | RW       | 0000_0000h    |
| A38h     | Master Domain Assignment (MDA_W6_17_DFMT0)          |                32 | RW       | 0000_0000h    |
| A3Ch     | Master Domain Assignment (MDA_W7_17_DFMT0)          |                32 | RW       | 0000_0000h    |
| A40h     | Master Domain Assignment (MDA_W0_18_DFMT0)          |                32 | RW       | 0000_0000h    |
| A44h     | Master Domain Assignment (MDA_W1_18_DFMT0)          |                32 | RW       | 0000_0000h    |
| A48h     | Master Domain Assignment (MDA_W2_18_DFMT0)          |                32 | RW       | 0000_0000h    |
| A4Ch     | Master Domain Assignment (MDA_W3_18_DFMT0)          |                32 | RW       | 0000_0000h    |
| A50h     | Master Domain Assignment (MDA_W4_18_DFMT0)          |                32 | RW       | 0000_0000h    |
| A54h     | Master Domain Assignment (MDA_W5_18_DFMT0)          |                32 | RW       | 0000_0000h    |
| A58h     | Master Domain Assignment (MDA_W6_18_DFMT0)          |                32 | RW       | 0000_0000h    |
| A5Ch     | Master Domain Assignment (MDA_W7_18_DFMT0)          |                32 | RW       | 0000_0000h    |
| A60h     | Master Domain Assignment (MDA_W0_19_DFMT1)          |                32 | RW       | 2000_0000h    |
| A80h     | Master Domain Assignment (MDA_W0_20_DFMT1)          |                32 | RW       | 2000_0000h    |
| AA0h     | Master Domain Assignment (MDA_W0_21_DFMT1)          |                32 | RW       | 2000_0000h    |
| 1000h    | Peripheral Domain Access Control Word 0 (PDAC_W0_0) |                32 | RW       | 0000_0000h    |
| 1004h    | Peripheral Domain Access Control Word 1 (PDAC_W1_0) |                32 | RW       | 0000_0000h    |
| 1008h    | Peripheral Domain Access Control Word 0 (PDAC_W0_1) |                32 | RW       | 0000_0000h    |
| 100Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_1) |                32 | RW       | 0000_0000h    |
| 1010h    | Peripheral Domain Access Control Word 0 (PDAC_W0_2) |                32 | RW       | 0000_0000h    |
| 1014h    | Peripheral Domain Access Control Word 1 (PDAC_W1_2) |                32 | RW       | 0000_0000h    |
| 1018h    | Peripheral Domain Access Control Word 0 (PDAC_W0_3) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                             |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------|-------------------|----------|---------------|
| 101Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_3)  |                32 | RW       | 0000_0000h    |
| 1020h    | Peripheral Domain Access Control Word 0 (PDAC_W0_4)  |                32 | RW       | 0000_0000h    |
| 1024h    | Peripheral Domain Access Control Word 1 (PDAC_W1_4)  |                32 | RW       | 0000_0000h    |
| 1028h    | Peripheral Domain Access Control Word 0 (PDAC_W0_5)  |                32 | RW       | 0000_0000h    |
| 102Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_5)  |                32 | RW       | 0000_0000h    |
| 1030h    | Peripheral Domain Access Control Word 0 (PDAC_W0_6)  |                32 | RW       | 0000_0000h    |
| 1034h    | Peripheral Domain Access Control Word 1 (PDAC_W1_6)  |                32 | RW       | 0000_0000h    |
| 1038h    | Peripheral Domain Access Control Word 0 (PDAC_W0_7)  |                32 | RW       | 0000_0000h    |
| 103Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_7)  |                32 | RW       | 0000_0000h    |
| 1040h    | Peripheral Domain Access Control Word 0 (PDAC_W0_8)  |                32 | RW       | 0000_0000h    |
| 1044h    | Peripheral Domain Access Control Word 1 (PDAC_W1_8)  |                32 | RW       | 0000_0000h    |
| 1048h    | Peripheral Domain Access Control Word 0 (PDAC_W0_9)  |                32 | RW       | 0000_0000h    |
| 104Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_9)  |                32 | RW       | 0000_0000h    |
| 1050h    | Peripheral Domain Access Control Word 0 (PDAC_W0_10) |                32 | RW       | 0000_0000h    |
| 1054h    | Peripheral Domain Access Control Word 1 (PDAC_W1_10) |                32 | RW       | 0000_0000h    |
| 1058h    | Peripheral Domain Access Control Word 0 (PDAC_W0_11) |                32 | RW       | 0000_0000h    |
| 105Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_11) |                32 | RW       | 0000_0000h    |
| 1060h    | Peripheral Domain Access Control Word 0 (PDAC_W0_12) |                32 | RW       | 0000_0000h    |
| 1064h    | Peripheral Domain Access Control Word 1 (PDAC_W1_12) |                32 | RW       | 0000_0000h    |
| 1068h    | Peripheral Domain Access Control Word 0 (PDAC_W0_13) |                32 | RW       | 0000_0000h    |
| 106Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_13) |                32 | RW       | 0000_0000h    |
| 1070h    | Peripheral Domain Access Control Word 0 (PDAC_W0_14) |                32 | RW       | 0000_0000h    |
| 1074h    | Peripheral Domain Access Control Word 1 (PDAC_W1_14) |                32 | RW       | 0000_0000h    |
| 1078h    | Peripheral Domain Access Control Word 0 (PDAC_W0_15) |                32 | RW       | 0000_0000h    |
| 107Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_15) |                32 | RW       | 0000_0000h    |
| 1080h    | Peripheral Domain Access Control Word 0 (PDAC_W0_16) |                32 | RW       | 0000_0000h    |
| 1084h    | Peripheral Domain Access Control Word 1 (PDAC_W1_16) |                32 | RW       | 0000_0000h    |
| 1088h    | Peripheral Domain Access Control Word 0 (PDAC_W0_17) |                32 | RW       | 0000_0000h    |
| 108Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_17) |                32 | RW       | 0000_0000h    |
| 1090h    | Peripheral Domain Access Control Word 0 (PDAC_W0_18) |                32 | RW       | 0000_0000h    |
| 1094h    | Peripheral Domain Access Control Word 1 (PDAC_W1_18) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Extended Resource Domain Controller (XRDC)

Table continued from the previous page...

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| 1098h    | Peripheral Domain Access Control Word 0 (PDAC_W0_19)  |                32 | RW       | 0000_0000h    |
| 109Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_19)  |                32 | RW       | 0000_0000h    |
| 10A0h    | Peripheral Domain Access Control Word 0 (PDAC_W0_20)  |                32 | RW       | 0000_0000h    |
| 10A4h    | Peripheral Domain Access Control Word 1 (PDAC_W1_20)  |                32 | RW       | 0000_0000h    |
| 10A8h    | Peripheral Domain Access Control Word 0 (PDAC_W0_21)  |                32 | RW       | 0000_0000h    |
| 10ACh    | Peripheral Domain Access Control Word 1 (PDAC_W1_21)  |                32 | RW       | 0000_0000h    |
| 10B0h    | Peripheral Domain Access Control Word 0 (PDAC_W0_22)  |                32 | RW       | 0000_0000h    |
| 10B4h    | Peripheral Domain Access Control Word 1 (PDAC_W1_22)  |                32 | RW       | 0000_0000h    |
| 10B8h    | Peripheral Domain Access Control Word 0 (PDAC_W0_23)  |                32 | RW       | 0000_0000h    |
| 10BCh    | Peripheral Domain Access Control Word 1 (PDAC_W1_23)  |                32 | RW       | 0000_0000h    |
| 10C0h    | Peripheral Domain Access Control Word 0 (PDAC_W0_24)  |                32 | RW       | 0000_0000h    |
| 10C4h    | Peripheral Domain Access Control Word 1 (PDAC_W1_24)  |                32 | RW       | 0000_0000h    |
| 10C8h    | Peripheral Domain Access Control Word 0 (PDAC_W0_25)  |                32 | RW       | 0000_0000h    |
| 10CCh    | Peripheral Domain Access Control Word 1 (PDAC_W1_25)  |                32 | RW       | 0000_0000h    |
| 10D0h    | Peripheral Domain Access Control Word 0 (PDAC_W0_26)  |                32 | RW       | 0000_0000h    |
| 10D4h    | Peripheral Domain Access Control Word 1 (PDAC_W1_26)  |                32 | RW       | 0000_0000h    |
| 10D8h    | Peripheral Domain Access Control Word 0 (PDAC_W0_27)  |                32 | RW       | 0000_0000h    |
| 10DCh    | Peripheral Domain Access Control Word 1 (PDAC_W1_27)  |                32 | RW       | 0000_0000h    |
| 10E0h    | Peripheral Domain Access Control Word 0 (PDAC_W0_28)  |                32 | RW       | 0000_0000h    |
| 10E4h    | Peripheral Domain Access Control Word 1 (PDAC_W1_28)  |                32 | RW       | 0000_0000h    |
| 10E8h    | Peripheral Domain Access Control Word 0 (PDAC_W0_29)  |                32 | RW       | 0000_0000h    |
| 10ECh    | Peripheral Domain Access Control Word 1 (PDAC_W1_29)  |                32 | RW       | 0000_0000h    |
| 10F0h    | Peripheral Domain Access Control Word 0 (PDAC_W0_30)  |                32 | RW       | 0000_0000h    |
| 10F4h    | Peripheral Domain Access Control Word 1 (PDAC_W1_30)  |                32 | RW       | 0000_0000h    |
| 10F8h    | Peripheral Domain Access Control Word 0 (PDAC_W0_31)  |                32 | RW       | 0000_0000h    |
| 10FCh    | Peripheral Domain Access Control Word 1 (PDAC_W1_31)  |                32 | RW       | 0000_0000h    |
| 1400h    | Peripheral Domain Access Control Word 0 (PDAC_W0_128) |                32 | RW       | 0000_0000h    |
| 1404h    | Peripheral Domain Access Control Word 1 (PDAC_W1_128) |                32 | RW       | 0000_0000h    |
| 1408h    | Peripheral Domain Access Control Word 0 (PDAC_W0_129) |                32 | RW       | 0000_0000h    |
| 140Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_129) |                32 | RW       | 0000_0000h    |
| 1410h    | Peripheral Domain Access Control Word 0 (PDAC_W0_130) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| 1414h    | Peripheral Domain Access Control Word 1 (PDAC_W1_130) |                32 | RW       | 0000_0000h    |
| 1418h    | Peripheral Domain Access Control Word 0 (PDAC_W0_131) |                32 | RW       | 0000_0000h    |
| 141Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_131) |                32 | RW       | 0000_0000h    |
| 1420h    | Peripheral Domain Access Control Word 0 (PDAC_W0_132) |                32 | RW       | 0000_0000h    |
| 1424h    | Peripheral Domain Access Control Word 1 (PDAC_W1_132) |                32 | RW       | 0000_0000h    |
| 1428h    | Peripheral Domain Access Control Word 0 (PDAC_W0_133) |                32 | RW       | 0000_0000h    |
| 142Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_133) |                32 | RW       | 0000_0000h    |
| 1430h    | Peripheral Domain Access Control Word 0 (PDAC_W0_134) |                32 | RW       | 0000_0000h    |
| 1434h    | Peripheral Domain Access Control Word 1 (PDAC_W1_134) |                32 | RW       | 0000_0000h    |
| 1438h    | Peripheral Domain Access Control Word 0 (PDAC_W0_135) |                32 | RW       | 0000_0000h    |
| 143Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_135) |                32 | RW       | 0000_0000h    |
| 1440h    | Peripheral Domain Access Control Word 0 (PDAC_W0_136) |                32 | RW       | 0000_0000h    |
| 1444h    | Peripheral Domain Access Control Word 1 (PDAC_W1_136) |                32 | RW       | 0000_0000h    |
| 1448h    | Peripheral Domain Access Control Word 0 (PDAC_W0_137) |                32 | RW       | 0000_0000h    |
| 144Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_137) |                32 | RW       | 0000_0000h    |
| 1450h    | Peripheral Domain Access Control Word 0 (PDAC_W0_138) |                32 | RW       | 0000_0000h    |
| 1454h    | Peripheral Domain Access Control Word 1 (PDAC_W1_138) |                32 | RW       | 0000_0000h    |
| 1458h    | Peripheral Domain Access Control Word 0 (PDAC_W0_139) |                32 | RW       | 0000_0000h    |
| 145Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_139) |                32 | RW       | 0000_0000h    |
| 1460h    | Peripheral Domain Access Control Word 0 (PDAC_W0_140) |                32 | RW       | 0000_0000h    |
| 1464h    | Peripheral Domain Access Control Word 1 (PDAC_W1_140) |                32 | RW       | 0000_0000h    |
| 1468h    | Peripheral Domain Access Control Word 0 (PDAC_W0_141) |                32 | RW       | 0000_0000h    |
| 146Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_141) |                32 | RW       | 0000_0000h    |
| 1470h    | Peripheral Domain Access Control Word 0 (PDAC_W0_142) |                32 | RW       | 0000_0000h    |
| 1474h    | Peripheral Domain Access Control Word 1 (PDAC_W1_142) |                32 | RW       | 0000_0000h    |
| 1478h    | Peripheral Domain Access Control Word 0 (PDAC_W0_143) |                32 | RW       | 0000_0000h    |
| 147Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_143) |                32 | RW       | 0000_0000h    |
| 1480h    | Peripheral Domain Access Control Word 0 (PDAC_W0_144) |                32 | RW       | 0000_0000h    |
| 1484h    | Peripheral Domain Access Control Word 1 (PDAC_W1_144) |                32 | RW       | 0000_0000h    |
| 1488h    | Peripheral Domain Access Control Word 0 (PDAC_W0_145) |                32 | RW       | 0000_0000h    |
| 148Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_145) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| 1490h    | Peripheral Domain Access Control Word 0 (PDAC_W0_146) |                32 | RW       | 0000_0000h    |
| 1494h    | Peripheral Domain Access Control Word 1 (PDAC_W1_146) |                32 | RW       | 0000_0000h    |
| 1498h    | Peripheral Domain Access Control Word 0 (PDAC_W0_147) |                32 | RW       | 0000_0000h    |
| 149Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_147) |                32 | RW       | 0000_0000h    |
| 14A0h    | Peripheral Domain Access Control Word 0 (PDAC_W0_148) |                32 | RW       | 0000_0000h    |
| 14A4h    | Peripheral Domain Access Control Word 1 (PDAC_W1_148) |                32 | RW       | 0000_0000h    |
| 14A8h    | Peripheral Domain Access Control Word 0 (PDAC_W0_149) |                32 | RW       | 0000_0000h    |
| 14ACh    | Peripheral Domain Access Control Word 1 (PDAC_W1_149) |                32 | RW       | 0000_0000h    |
| 14B0h    | Peripheral Domain Access Control Word 0 (PDAC_W0_150) |                32 | RW       | 0000_0000h    |
| 14B4h    | Peripheral Domain Access Control Word 1 (PDAC_W1_150) |                32 | RW       | 0000_0000h    |
| 14B8h    | Peripheral Domain Access Control Word 0 (PDAC_W0_151) |                32 | RW       | 0000_0000h    |
| 14BCh    | Peripheral Domain Access Control Word 1 (PDAC_W1_151) |                32 | RW       | 0000_0000h    |
| 14C0h    | Peripheral Domain Access Control Word 0 (PDAC_W0_152) |                32 | RW       | 0000_0000h    |
| 14C4h    | Peripheral Domain Access Control Word 1 (PDAC_W1_152) |                32 | RW       | 0000_0000h    |
| 14C8h    | Peripheral Domain Access Control Word 0 (PDAC_W0_153) |                32 | RW       | 0000_0000h    |
| 14CCh    | Peripheral Domain Access Control Word 1 (PDAC_W1_153) |                32 | RW       | 0000_0000h    |
| 14D0h    | Peripheral Domain Access Control Word 0 (PDAC_W0_154) |                32 | RW       | 0000_0000h    |
| 14D4h    | Peripheral Domain Access Control Word 1 (PDAC_W1_154) |                32 | RW       | 0000_0000h    |
| 14D8h    | Peripheral Domain Access Control Word 0 (PDAC_W0_155) |                32 | RW       | 0000_0000h    |
| 14DCh    | Peripheral Domain Access Control Word 1 (PDAC_W1_155) |                32 | RW       | 0000_0000h    |
| 14E0h    | Peripheral Domain Access Control Word 0 (PDAC_W0_156) |                32 | RW       | 0000_0000h    |
| 14E4h    | Peripheral Domain Access Control Word 1 (PDAC_W1_156) |                32 | RW       | 0000_0000h    |
| 14E8h    | Peripheral Domain Access Control Word 0 (PDAC_W0_157) |                32 | RW       | 0000_0000h    |
| 14ECh    | Peripheral Domain Access Control Word 1 (PDAC_W1_157) |                32 | RW       | 0000_0000h    |
| 14F0h    | Peripheral Domain Access Control Word 0 (PDAC_W0_158) |                32 | RW       | 0000_0000h    |
| 14F4h    | Peripheral Domain Access Control Word 1 (PDAC_W1_158) |                32 | RW       | 0000_0000h    |
| 14F8h    | Peripheral Domain Access Control Word 0 (PDAC_W0_159) |                32 | RW       | 0000_0000h    |
| 14FCh    | Peripheral Domain Access Control Word 1 (PDAC_W1_159) |                32 | RW       | 0000_0000h    |
| 1800h    | Peripheral Domain Access Control Word 0 (PDAC_W0_256) |                32 | RW       | 0000_0000h    |
| 1804h    | Peripheral Domain Access Control Word 1 (PDAC_W1_256) |                32 | RW       | 0000_0000h    |
| 1808h    | Peripheral Domain Access Control Word 0 (PDAC_W0_257) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Extended Resource Domain Controller (XRDC)

Table continued from the previous page...

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| 180Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_257) |                32 | RW       | 0000_0000h    |
| 1810h    | Peripheral Domain Access Control Word 0 (PDAC_W0_258) |                32 | RW       | 0000_0000h    |
| 1814h    | Peripheral Domain Access Control Word 1 (PDAC_W1_258) |                32 | RW       | 0000_0000h    |
| 1818h    | Peripheral Domain Access Control Word 0 (PDAC_W0_259) |                32 | RW       | 0000_0000h    |
| 181Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_259) |                32 | RW       | 0000_0000h    |
| 1820h    | Peripheral Domain Access Control Word 0 (PDAC_W0_260) |                32 | RW       | 0000_0000h    |
| 1824h    | Peripheral Domain Access Control Word 1 (PDAC_W1_260) |                32 | RW       | 0000_0000h    |
| 1828h    | Peripheral Domain Access Control Word 0 (PDAC_W0_261) |                32 | RW       | 0000_0000h    |
| 182Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_261) |                32 | RW       | 0000_0000h    |
| 1830h    | Peripheral Domain Access Control Word 0 (PDAC_W0_262) |                32 | RW       | 0000_0000h    |
| 1834h    | Peripheral Domain Access Control Word 1 (PDAC_W1_262) |                32 | RW       | 0000_0000h    |
| 1838h    | Peripheral Domain Access Control Word 0 (PDAC_W0_263) |                32 | RW       | 0000_0000h    |
| 183Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_263) |                32 | RW       | 0000_0000h    |
| 1840h    | Peripheral Domain Access Control Word 0 (PDAC_W0_264) |                32 | RW       | 0000_0000h    |
| 1844h    | Peripheral Domain Access Control Word 1 (PDAC_W1_264) |                32 | RW       | 0000_0000h    |
| 1848h    | Peripheral Domain Access Control Word 0 (PDAC_W0_265) |                32 | RW       | 0000_0000h    |
| 184Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_265) |                32 | RW       | 0000_0000h    |
| 1850h    | Peripheral Domain Access Control Word 0 (PDAC_W0_266) |                32 | RW       | 0000_0000h    |
| 1854h    | Peripheral Domain Access Control Word 1 (PDAC_W1_266) |                32 | RW       | 0000_0000h    |
| 1858h    | Peripheral Domain Access Control Word 0 (PDAC_W0_267) |                32 | RW       | 0000_0000h    |
| 185Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_267) |                32 | RW       | 0000_0000h    |
| 1860h    | Peripheral Domain Access Control Word 0 (PDAC_W0_268) |                32 | RW       | 0000_0000h    |
| 1864h    | Peripheral Domain Access Control Word 1 (PDAC_W1_268) |                32 | RW       | 0000_0000h    |
| 1868h    | Peripheral Domain Access Control Word 0 (PDAC_W0_269) |                32 | RW       | 0000_0000h    |
| 186Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_269) |                32 | RW       | 0000_0000h    |
| 1870h    | Peripheral Domain Access Control Word 0 (PDAC_W0_270) |                32 | RW       | 0000_0000h    |
| 1874h    | Peripheral Domain Access Control Word 1 (PDAC_W1_270) |                32 | RW       | 0000_0000h    |
| 1878h    | Peripheral Domain Access Control Word 0 (PDAC_W0_271) |                32 | RW       | 0000_0000h    |
| 187Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_271) |                32 | RW       | 0000_0000h    |
| 1880h    | Peripheral Domain Access Control Word 0 (PDAC_W0_272) |                32 | RW       | 0000_0000h    |
| 1884h    | Peripheral Domain Access Control Word 1 (PDAC_W1_272) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| 1888h    | Peripheral Domain Access Control Word 0 (PDAC_W0_273) |                32 | RW       | 0000_0000h    |
| 188Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_273) |                32 | RW       | 0000_0000h    |
| 1890h    | Peripheral Domain Access Control Word 0 (PDAC_W0_274) |                32 | RW       | 0000_0000h    |
| 1894h    | Peripheral Domain Access Control Word 1 (PDAC_W1_274) |                32 | RW       | 0000_0000h    |
| 1898h    | Peripheral Domain Access Control Word 0 (PDAC_W0_275) |                32 | RW       | 0000_0000h    |
| 189Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_275) |                32 | RW       | 0000_0000h    |
| 18A0h    | Peripheral Domain Access Control Word 0 (PDAC_W0_276) |                32 | RW       | 0000_0000h    |
| 18A4h    | Peripheral Domain Access Control Word 1 (PDAC_W1_276) |                32 | RW       | 0000_0000h    |
| 18A8h    | Peripheral Domain Access Control Word 0 (PDAC_W0_277) |                32 | RW       | 0000_0000h    |
| 18ACh    | Peripheral Domain Access Control Word 1 (PDAC_W1_277) |                32 | RW       | 0000_0000h    |
| 18B0h    | Peripheral Domain Access Control Word 0 (PDAC_W0_278) |                32 | RW       | 0000_0000h    |
| 18B4h    | Peripheral Domain Access Control Word 1 (PDAC_W1_278) |                32 | RW       | 0000_0000h    |
| 18B8h    | Peripheral Domain Access Control Word 0 (PDAC_W0_279) |                32 | RW       | 0000_0000h    |
| 18BCh    | Peripheral Domain Access Control Word 1 (PDAC_W1_279) |                32 | RW       | 0000_0000h    |
| 18C0h    | Peripheral Domain Access Control Word 0 (PDAC_W0_280) |                32 | RW       | 0000_0000h    |
| 18C4h    | Peripheral Domain Access Control Word 1 (PDAC_W1_280) |                32 | RW       | 0000_0000h    |
| 18C8h    | Peripheral Domain Access Control Word 0 (PDAC_W0_281) |                32 | RW       | 0000_0000h    |
| 18CCh    | Peripheral Domain Access Control Word 1 (PDAC_W1_281) |                32 | RW       | 0000_0000h    |
| 18D0h    | Peripheral Domain Access Control Word 0 (PDAC_W0_282) |                32 | RW       | 0000_0000h    |
| 18D4h    | Peripheral Domain Access Control Word 1 (PDAC_W1_282) |                32 | RW       | 0000_0000h    |
| 18D8h    | Peripheral Domain Access Control Word 0 (PDAC_W0_283) |                32 | RW       | 0000_0000h    |
| 18DCh    | Peripheral Domain Access Control Word 1 (PDAC_W1_283) |                32 | RW       | 0000_0000h    |
| 18E0h    | Peripheral Domain Access Control Word 0 (PDAC_W0_284) |                32 | RW       | 0000_0000h    |
| 18E4h    | Peripheral Domain Access Control Word 1 (PDAC_W1_284) |                32 | RW       | 0000_0000h    |
| 18E8h    | Peripheral Domain Access Control Word 0 (PDAC_W0_285) |                32 | RW       | 0000_0000h    |
| 18ECh    | Peripheral Domain Access Control Word 1 (PDAC_W1_285) |                32 | RW       | 0000_0000h    |
| 18F0h    | Peripheral Domain Access Control Word 0 (PDAC_W0_286) |                32 | RW       | 0000_0000h    |
| 18F4h    | Peripheral Domain Access Control Word 1 (PDAC_W1_286) |                32 | RW       | 0000_0000h    |
| 18F8h    | Peripheral Domain Access Control Word 0 (PDAC_W0_287) |                32 | RW       | 0000_0000h    |
| 18FCh    | Peripheral Domain Access Control Word 1 (PDAC_W1_287) |                32 | RW       | 0000_0000h    |
| 1C00h    | Peripheral Domain Access Control Word 0 (PDAC_W0_384) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| 1C04h    | Peripheral Domain Access Control Word 1 (PDAC_W1_384) |                32 | RW       | 0000_0000h    |
| 1C08h    | Peripheral Domain Access Control Word 0 (PDAC_W0_385) |                32 | RW       | 0000_0000h    |
| 1C0Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_385) |                32 | RW       | 0000_0000h    |
| 1C10h    | Peripheral Domain Access Control Word 0 (PDAC_W0_386) |                32 | RW       | 0000_0000h    |
| 1C14h    | Peripheral Domain Access Control Word 1 (PDAC_W1_386) |                32 | RW       | 0000_0000h    |
| 1C18h    | Peripheral Domain Access Control Word 0 (PDAC_W0_387) |                32 | RW       | 0000_0000h    |
| 1C1Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_387) |                32 | RW       | 0000_0000h    |
| 1C20h    | Peripheral Domain Access Control Word 0 (PDAC_W0_388) |                32 | RW       | 0000_0000h    |
| 1C24h    | Peripheral Domain Access Control Word 1 (PDAC_W1_388) |                32 | RW       | 0000_0000h    |
| 1C28h    | Peripheral Domain Access Control Word 0 (PDAC_W0_389) |                32 | RW       | 0000_0000h    |
| 1C2Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_389) |                32 | RW       | 0000_0000h    |
| 1C30h    | Peripheral Domain Access Control Word 0 (PDAC_W0_390) |                32 | RW       | 0000_0000h    |
| 1C34h    | Peripheral Domain Access Control Word 1 (PDAC_W1_390) |                32 | RW       | 0000_0000h    |
| 1C38h    | Peripheral Domain Access Control Word 0 (PDAC_W0_391) |                32 | RW       | 0000_0000h    |
| 1C3Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_391) |                32 | RW       | 0000_0000h    |
| 1C40h    | Peripheral Domain Access Control Word 0 (PDAC_W0_392) |                32 | RW       | 0000_0000h    |
| 1C44h    | Peripheral Domain Access Control Word 1 (PDAC_W1_392) |                32 | RW       | 0000_0000h    |
| 1C48h    | Peripheral Domain Access Control Word 0 (PDAC_W0_393) |                32 | RW       | 0000_0000h    |
| 1C4Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_393) |                32 | RW       | 0000_0000h    |
| 1C50h    | Peripheral Domain Access Control Word 0 (PDAC_W0_394) |                32 | RW       | 0000_0000h    |
| 1C54h    | Peripheral Domain Access Control Word 1 (PDAC_W1_394) |                32 | RW       | 0000_0000h    |
| 1C58h    | Peripheral Domain Access Control Word 0 (PDAC_W0_395) |                32 | RW       | 0000_0000h    |
| 1C5Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_395) |                32 | RW       | 0000_0000h    |
| 1C60h    | Peripheral Domain Access Control Word 0 (PDAC_W0_396) |                32 | RW       | 0000_0000h    |
| 1C64h    | Peripheral Domain Access Control Word 1 (PDAC_W1_396) |                32 | RW       | 0000_0000h    |
| 1C68h    | Peripheral Domain Access Control Word 0 (PDAC_W0_397) |                32 | RW       | 0000_0000h    |
| 1C6Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_397) |                32 | RW       | 0000_0000h    |
| 1C70h    | Peripheral Domain Access Control Word 0 (PDAC_W0_398) |                32 | RW       | 0000_0000h    |
| 1C74h    | Peripheral Domain Access Control Word 1 (PDAC_W1_398) |                32 | RW       | 0000_0000h    |
| 1C80h    | Peripheral Domain Access Control Word 0 (PDAC_W0_400) |                32 | RW       | 0000_0000h    |
| 1C84h    | Peripheral Domain Access Control Word 1 (PDAC_W1_400) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                              |   Width (In bits) | Access   | Reset value   |
|----------|-------------------------------------------------------|-------------------|----------|---------------|
| 1C88h    | Peripheral Domain Access Control Word 0 (PDAC_W0_401) |                32 | RW       | 0000_0000h    |
| 1C8Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_401) |                32 | RW       | 0000_0000h    |
| 1CB0h    | Peripheral Domain Access Control Word 0 (PDAC_W0_406) |                32 | RW       | 0000_0000h    |
| 1CB4h    | Peripheral Domain Access Control Word 1 (PDAC_W1_406) |                32 | RW       | 0000_0000h    |
| 1CB8h    | Peripheral Domain Access Control Word 0 (PDAC_W0_407) |                32 | RW       | 0000_0000h    |
| 1CBCh    | Peripheral Domain Access Control Word 1 (PDAC_W1_407) |                32 | RW       | 0000_0000h    |
| 1CC0h    | Peripheral Domain Access Control Word 0 (PDAC_W0_408) |                32 | RW       | 0000_0000h    |
| 1CC4h    | Peripheral Domain Access Control Word 1 (PDAC_W1_408) |                32 | RW       | 0000_0000h    |
| 2000h    | Memory Region Descriptor Word 0 (MRGD_W0_0)           |                32 | RW       | 0000_0001h    |
| 2004h    | Memory Region Descriptor Word 1 (MRGD_W1_0)           |                32 | RW       | 0000_0001h    |
| 2008h    | Memory Region Descriptor Word 2 (MRGD_W2_0)           |                32 | RW       | 0000_0000h    |
| 200Ch    | Memory Region Descriptor Word 3 (MRGD_W3_0)           |                32 | RW       | 0000_0000h    |
| 2020h    | Memory Region Descriptor Word 0 (MRGD_W0_1)           |                32 | RW       | 0000_0001h    |
| 2024h    | Memory Region Descriptor Word 1 (MRGD_W1_1)           |                32 | RW       | 0000_0001h    |
| 2028h    | Memory Region Descriptor Word 2 (MRGD_W2_1)           |                32 | RW       | 0000_0000h    |
| 202Ch    | Memory Region Descriptor Word 3 (MRGD_W3_1)           |                32 | RW       | 0000_0000h    |
| 2040h    | Memory Region Descriptor Word 0 (MRGD_W0_2)           |                32 | RW       | 0000_0001h    |
| 2044h    | Memory Region Descriptor Word 1 (MRGD_W1_2)           |                32 | RW       | 0000_0001h    |
| 2048h    | Memory Region Descriptor Word 2 (MRGD_W2_2)           |                32 | RW       | 0000_0000h    |
| 204Ch    | Memory Region Descriptor Word 3 (MRGD_W3_2)           |                32 | RW       | 0000_0000h    |
| 2060h    | Memory Region Descriptor Word 0 (MRGD_W0_3)           |                32 | RW       | 0000_0001h    |
| 2064h    | Memory Region Descriptor Word 1 (MRGD_W1_3)           |                32 | RW       | 0000_0001h    |
| 2068h    | Memory Region Descriptor Word 2 (MRGD_W2_3)           |                32 | RW       | 0000_0000h    |
| 206Ch    | Memory Region Descriptor Word 3 (MRGD_W3_3)           |                32 | RW       | 0000_0000h    |
| 2080h    | Memory Region Descriptor Word 0 (MRGD_W0_4)           |                32 | RW       | 0000_0001h    |
| 2084h    | Memory Region Descriptor Word 1 (MRGD_W1_4)           |                32 | RW       | 0000_0001h    |
| 2088h    | Memory Region Descriptor Word 2 (MRGD_W2_4)           |                32 | RW       | 0000_0000h    |
| 208Ch    | Memory Region Descriptor Word 3 (MRGD_W3_4)           |                32 | RW       | 0000_0000h    |
| 20A0h    | Memory Region Descriptor Word 0 (MRGD_W0_5)           |                32 | RW       | 0000_0001h    |
| 20A4h    | Memory Region Descriptor Word 1 (MRGD_W1_5)           |                32 | RW       | 0000_0001h    |
| 20A8h    | Memory Region Descriptor Word 2 (MRGD_W2_5)           |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                     |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------|-------------------|----------|---------------|
| 20ACh    | Memory Region Descriptor Word 3 (MRGD_W3_5)  |                32 | RW       | 0000_0000h    |
| 20C0h    | Memory Region Descriptor Word 0 (MRGD_W0_6)  |                32 | RW       | 0000_0001h    |
| 20C4h    | Memory Region Descriptor Word 1 (MRGD_W1_6)  |                32 | RW       | 0000_0001h    |
| 20C8h    | Memory Region Descriptor Word 2 (MRGD_W2_6)  |                32 | RW       | 0000_0000h    |
| 20CCh    | Memory Region Descriptor Word 3 (MRGD_W3_6)  |                32 | RW       | 0000_0000h    |
| 20E0h    | Memory Region Descriptor Word 0 (MRGD_W0_7)  |                32 | RW       | 0000_0001h    |
| 20E4h    | Memory Region Descriptor Word 1 (MRGD_W1_7)  |                32 | RW       | 0000_0001h    |
| 20E8h    | Memory Region Descriptor Word 2 (MRGD_W2_7)  |                32 | RW       | 0000_0000h    |
| 20ECh    | Memory Region Descriptor Word 3 (MRGD_W3_7)  |                32 | RW       | 0000_0000h    |
| 2100h    | Memory Region Descriptor Word 0 (MRGD_W0_8)  |                32 | RW       | 0000_0001h    |
| 2104h    | Memory Region Descriptor Word 1 (MRGD_W1_8)  |                32 | RW       | 0000_0001h    |
| 2108h    | Memory Region Descriptor Word 2 (MRGD_W2_8)  |                32 | RW       | 0000_0000h    |
| 210Ch    | Memory Region Descriptor Word 3 (MRGD_W3_8)  |                32 | RW       | 0000_0000h    |
| 2120h    | Memory Region Descriptor Word 0 (MRGD_W0_9)  |                32 | RW       | 0000_0001h    |
| 2124h    | Memory Region Descriptor Word 1 (MRGD_W1_9)  |                32 | RW       | 0000_0001h    |
| 2128h    | Memory Region Descriptor Word 2 (MRGD_W2_9)  |                32 | RW       | 0000_0000h    |
| 212Ch    | Memory Region Descriptor Word 3 (MRGD_W3_9)  |                32 | RW       | 0000_0000h    |
| 2140h    | Memory Region Descriptor Word 0 (MRGD_W0_10) |                32 | RW       | 0000_0001h    |
| 2144h    | Memory Region Descriptor Word 1 (MRGD_W1_10) |                32 | RW       | 0000_0001h    |
| 2148h    | Memory Region Descriptor Word 2 (MRGD_W2_10) |                32 | RW       | 0000_0000h    |
| 214Ch    | Memory Region Descriptor Word 3 (MRGD_W3_10) |                32 | RW       | 0000_0000h    |
| 2160h    | Memory Region Descriptor Word 0 (MRGD_W0_11) |                32 | RW       | 0000_0001h    |
| 2164h    | Memory Region Descriptor Word 1 (MRGD_W1_11) |                32 | RW       | 0000_0001h    |
| 2168h    | Memory Region Descriptor Word 2 (MRGD_W2_11) |                32 | RW       | 0000_0000h    |
| 216Ch    | Memory Region Descriptor Word 3 (MRGD_W3_11) |                32 | RW       | 0000_0000h    |
| 2180h    | Memory Region Descriptor Word 0 (MRGD_W0_12) |                32 | RW       | 0000_0001h    |
| 2184h    | Memory Region Descriptor Word 1 (MRGD_W1_12) |                32 | RW       | 0000_0001h    |
| 2188h    | Memory Region Descriptor Word 2 (MRGD_W2_12) |                32 | RW       | 0000_0000h    |
| 218Ch    | Memory Region Descriptor Word 3 (MRGD_W3_12) |                32 | RW       | 0000_0000h    |
| 21A0h    | Memory Region Descriptor Word 0 (MRGD_W0_13) |                32 | RW       | 0000_0001h    |
| 21A4h    | Memory Region Descriptor Word 1 (MRGD_W1_13) |                32 | RW       | 0000_0001h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                     |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------|-------------------|----------|---------------|
| 21A8h    | Memory Region Descriptor Word 2 (MRGD_W2_13) |                32 | RW       | 0000_0000h    |
| 21ACh    | Memory Region Descriptor Word 3 (MRGD_W3_13) |                32 | RW       | 0000_0000h    |
| 21C0h    | Memory Region Descriptor Word 0 (MRGD_W0_14) |                32 | RW       | 0000_0001h    |
| 21C4h    | Memory Region Descriptor Word 1 (MRGD_W1_14) |                32 | RW       | 0000_0001h    |
| 21C8h    | Memory Region Descriptor Word 2 (MRGD_W2_14) |                32 | RW       | 0000_0000h    |
| 21CCh    | Memory Region Descriptor Word 3 (MRGD_W3_14) |                32 | RW       | 0000_0000h    |
| 21E0h    | Memory Region Descriptor Word 0 (MRGD_W0_15) |                32 | RW       | 0000_0001h    |
| 21E4h    | Memory Region Descriptor Word 1 (MRGD_W1_15) |                32 | RW       | 0000_0001h    |
| 21E8h    | Memory Region Descriptor Word 2 (MRGD_W2_15) |                32 | RW       | 0000_0000h    |
| 21ECh    | Memory Region Descriptor Word 3 (MRGD_W3_15) |                32 | RW       | 0000_0000h    |
| 2400h    | Memory Region Descriptor Word 0 (MRGD_W0_32) |                32 | RW       | 0000_0001h    |
| 2404h    | Memory Region Descriptor Word 1 (MRGD_W1_32) |                32 | RW       | 0000_0001h    |
| 2408h    | Memory Region Descriptor Word 2 (MRGD_W2_32) |                32 | RW       | 0000_0000h    |
| 240Ch    | Memory Region Descriptor Word 3 (MRGD_W3_32) |                32 | RW       | 0000_0000h    |
| 2420h    | Memory Region Descriptor Word 0 (MRGD_W0_33) |                32 | RW       | 0000_0001h    |
| 2424h    | Memory Region Descriptor Word 1 (MRGD_W1_33) |                32 | RW       | 0000_0001h    |
| 2428h    | Memory Region Descriptor Word 2 (MRGD_W2_33) |                32 | RW       | 0000_0000h    |
| 242Ch    | Memory Region Descriptor Word 3 (MRGD_W3_33) |                32 | RW       | 0000_0000h    |
| 2440h    | Memory Region Descriptor Word 0 (MRGD_W0_34) |                32 | RW       | 0000_0001h    |
| 2444h    | Memory Region Descriptor Word 1 (MRGD_W1_34) |                32 | RW       | 0000_0001h    |
| 2448h    | Memory Region Descriptor Word 2 (MRGD_W2_34) |                32 | RW       | 0000_0000h    |
| 244Ch    | Memory Region Descriptor Word 3 (MRGD_W3_34) |                32 | RW       | 0000_0000h    |
| 2460h    | Memory Region Descriptor Word 0 (MRGD_W0_35) |                32 | RW       | 0000_0001h    |
| 2464h    | Memory Region Descriptor Word 1 (MRGD_W1_35) |                32 | RW       | 0000_0001h    |
| 2468h    | Memory Region Descriptor Word 2 (MRGD_W2_35) |                32 | RW       | 0000_0000h    |
| 246Ch    | Memory Region Descriptor Word 3 (MRGD_W3_35) |                32 | RW       | 0000_0000h    |
| 2480h    | Memory Region Descriptor Word 0 (MRGD_W0_36) |                32 | RW       | 0000_0001h    |
| 2484h    | Memory Region Descriptor Word 1 (MRGD_W1_36) |                32 | RW       | 0000_0001h    |
| 2488h    | Memory Region Descriptor Word 2 (MRGD_W2_36) |                32 | RW       | 0000_0000h    |
| 248Ch    | Memory Region Descriptor Word 3 (MRGD_W3_36) |                32 | RW       | 0000_0000h    |
| 24A0h    | Memory Region Descriptor Word 0 (MRGD_W0_37) |                32 | RW       | 0000_0001h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                     |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------|-------------------|----------|---------------|
| 24A4h    | Memory Region Descriptor Word 1 (MRGD_W1_37) |                32 | RW       | 0000_0001h    |
| 24A8h    | Memory Region Descriptor Word 2 (MRGD_W2_37) |                32 | RW       | 0000_0000h    |
| 24ACh    | Memory Region Descriptor Word 3 (MRGD_W3_37) |                32 | RW       | 0000_0000h    |
| 24C0h    | Memory Region Descriptor Word 0 (MRGD_W0_38) |                32 | RW       | 0000_0001h    |
| 24C4h    | Memory Region Descriptor Word 1 (MRGD_W1_38) |                32 | RW       | 0000_0001h    |
| 24C8h    | Memory Region Descriptor Word 2 (MRGD_W2_38) |                32 | RW       | 0000_0000h    |
| 24CCh    | Memory Region Descriptor Word 3 (MRGD_W3_38) |                32 | RW       | 0000_0000h    |
| 24E0h    | Memory Region Descriptor Word 0 (MRGD_W0_39) |                32 | RW       | 0000_0001h    |
| 24E4h    | Memory Region Descriptor Word 1 (MRGD_W1_39) |                32 | RW       | 0000_0001h    |
| 24E8h    | Memory Region Descriptor Word 2 (MRGD_W2_39) |                32 | RW       | 0000_0000h    |
| 24ECh    | Memory Region Descriptor Word 3 (MRGD_W3_39) |                32 | RW       | 0000_0000h    |
| 2500h    | Memory Region Descriptor Word 0 (MRGD_W0_40) |                32 | RW       | 0000_0001h    |
| 2504h    | Memory Region Descriptor Word 1 (MRGD_W1_40) |                32 | RW       | 0000_0001h    |
| 2508h    | Memory Region Descriptor Word 2 (MRGD_W2_40) |                32 | RW       | 0000_0000h    |
| 250Ch    | Memory Region Descriptor Word 3 (MRGD_W3_40) |                32 | RW       | 0000_0000h    |
| 2520h    | Memory Region Descriptor Word 0 (MRGD_W0_41) |                32 | RW       | 0000_0001h    |
| 2524h    | Memory Region Descriptor Word 1 (MRGD_W1_41) |                32 | RW       | 0000_0001h    |
| 2528h    | Memory Region Descriptor Word 2 (MRGD_W2_41) |                32 | RW       | 0000_0000h    |
| 252Ch    | Memory Region Descriptor Word 3 (MRGD_W3_41) |                32 | RW       | 0000_0000h    |
| 2540h    | Memory Region Descriptor Word 0 (MRGD_W0_42) |                32 | RW       | 0000_0001h    |
| 2544h    | Memory Region Descriptor Word 1 (MRGD_W1_42) |                32 | RW       | 0000_0001h    |
| 2548h    | Memory Region Descriptor Word 2 (MRGD_W2_42) |                32 | RW       | 0000_0000h    |
| 254Ch    | Memory Region Descriptor Word 3 (MRGD_W3_42) |                32 | RW       | 0000_0000h    |
| 2560h    | Memory Region Descriptor Word 0 (MRGD_W0_43) |                32 | RW       | 0000_0001h    |
| 2564h    | Memory Region Descriptor Word 1 (MRGD_W1_43) |                32 | RW       | 0000_0001h    |
| 2568h    | Memory Region Descriptor Word 2 (MRGD_W2_43) |                32 | RW       | 0000_0000h    |
| 256Ch    | Memory Region Descriptor Word 3 (MRGD_W3_43) |                32 | RW       | 0000_0000h    |
| 2580h    | Memory Region Descriptor Word 0 (MRGD_W0_44) |                32 | RW       | 0000_0001h    |
| 2584h    | Memory Region Descriptor Word 1 (MRGD_W1_44) |                32 | RW       | 0000_0001h    |
| 2588h    | Memory Region Descriptor Word 2 (MRGD_W2_44) |                32 | RW       | 0000_0000h    |
| 258Ch    | Memory Region Descriptor Word 3 (MRGD_W3_44) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                     |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------|-------------------|----------|---------------|
| 25A0h    | Memory Region Descriptor Word 0 (MRGD_W0_45) |                32 | RW       | 0000_0001h    |
| 25A4h    | Memory Region Descriptor Word 1 (MRGD_W1_45) |                32 | RW       | 0000_0001h    |
| 25A8h    | Memory Region Descriptor Word 2 (MRGD_W2_45) |                32 | RW       | 0000_0000h    |
| 25ACh    | Memory Region Descriptor Word 3 (MRGD_W3_45) |                32 | RW       | 0000_0000h    |
| 25C0h    | Memory Region Descriptor Word 0 (MRGD_W0_46) |                32 | RW       | 0000_0001h    |
| 25C4h    | Memory Region Descriptor Word 1 (MRGD_W1_46) |                32 | RW       | 0000_0001h    |
| 25C8h    | Memory Region Descriptor Word 2 (MRGD_W2_46) |                32 | RW       | 0000_0000h    |
| 25CCh    | Memory Region Descriptor Word 3 (MRGD_W3_46) |                32 | RW       | 0000_0000h    |
| 25E0h    | Memory Region Descriptor Word 0 (MRGD_W0_47) |                32 | RW       | 0000_0001h    |
| 25E4h    | Memory Region Descriptor Word 1 (MRGD_W1_47) |                32 | RW       | 0000_0001h    |
| 25E8h    | Memory Region Descriptor Word 2 (MRGD_W2_47) |                32 | RW       | 0000_0000h    |
| 25ECh    | Memory Region Descriptor Word 3 (MRGD_W3_47) |                32 | RW       | 0000_0000h    |
| 2600h    | Memory Region Descriptor Word 0 (MRGD_W0_48) |                32 | RW       | 0000_0001h    |
| 2604h    | Memory Region Descriptor Word 1 (MRGD_W1_48) |                32 | RW       | 0000_0001h    |
| 2608h    | Memory Region Descriptor Word 2 (MRGD_W2_48) |                32 | RW       | 0000_0000h    |
| 260Ch    | Memory Region Descriptor Word 3 (MRGD_W3_48) |                32 | RW       | 0000_0000h    |
| 2620h    | Memory Region Descriptor Word 0 (MRGD_W0_49) |                32 | RW       | 0000_0001h    |
| 2624h    | Memory Region Descriptor Word 1 (MRGD_W1_49) |                32 | RW       | 0000_0001h    |
| 2628h    | Memory Region Descriptor Word 2 (MRGD_W2_49) |                32 | RW       | 0000_0000h    |
| 262Ch    | Memory Region Descriptor Word 3 (MRGD_W3_49) |                32 | RW       | 0000_0000h    |
| 2640h    | Memory Region Descriptor Word 0 (MRGD_W0_50) |                32 | RW       | 0000_0001h    |
| 2644h    | Memory Region Descriptor Word 1 (MRGD_W1_50) |                32 | RW       | 0000_0001h    |
| 2648h    | Memory Region Descriptor Word 2 (MRGD_W2_50) |                32 | RW       | 0000_0000h    |
| 264Ch    | Memory Region Descriptor Word 3 (MRGD_W3_50) |                32 | RW       | 0000_0000h    |
| 2660h    | Memory Region Descriptor Word 0 (MRGD_W0_51) |                32 | RW       | 0000_0001h    |
| 2664h    | Memory Region Descriptor Word 1 (MRGD_W1_51) |                32 | RW       | 0000_0001h    |
| 2668h    | Memory Region Descriptor Word 2 (MRGD_W2_51) |                32 | RW       | 0000_0000h    |
| 266Ch    | Memory Region Descriptor Word 3 (MRGD_W3_51) |                32 | RW       | 0000_0000h    |
| 2680h    | Memory Region Descriptor Word 0 (MRGD_W0_52) |                32 | RW       | 0000_0001h    |
| 2684h    | Memory Region Descriptor Word 1 (MRGD_W1_52) |                32 | RW       | 0000_0001h    |
| 2688h    | Memory Region Descriptor Word 2 (MRGD_W2_52) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                     |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------|-------------------|----------|---------------|
| 268Ch    | Memory Region Descriptor Word 3 (MRGD_W3_52) |                32 | RW       | 0000_0000h    |
| 26A0h    | Memory Region Descriptor Word 0 (MRGD_W0_53) |                32 | RW       | 0000_0001h    |
| 26A4h    | Memory Region Descriptor Word 1 (MRGD_W1_53) |                32 | RW       | 0000_0001h    |
| 26A8h    | Memory Region Descriptor Word 2 (MRGD_W2_53) |                32 | RW       | 0000_0000h    |
| 26ACh    | Memory Region Descriptor Word 3 (MRGD_W3_53) |                32 | RW       | 0000_0000h    |
| 26C0h    | Memory Region Descriptor Word 0 (MRGD_W0_54) |                32 | RW       | 0000_0001h    |
| 26C4h    | Memory Region Descriptor Word 1 (MRGD_W1_54) |                32 | RW       | 0000_0001h    |
| 26C8h    | Memory Region Descriptor Word 2 (MRGD_W2_54) |                32 | RW       | 0000_0000h    |
| 26CCh    | Memory Region Descriptor Word 3 (MRGD_W3_54) |                32 | RW       | 0000_0000h    |
| 26E0h    | Memory Region Descriptor Word 0 (MRGD_W0_55) |                32 | RW       | 0000_0001h    |
| 26E4h    | Memory Region Descriptor Word 1 (MRGD_W1_55) |                32 | RW       | 0000_0001h    |
| 26E8h    | Memory Region Descriptor Word 2 (MRGD_W2_55) |                32 | RW       | 0000_0000h    |
| 26ECh    | Memory Region Descriptor Word 3 (MRGD_W3_55) |                32 | RW       | 0000_0000h    |
| 2700h    | Memory Region Descriptor Word 0 (MRGD_W0_56) |                32 | RW       | 0000_0001h    |
| 2704h    | Memory Region Descriptor Word 1 (MRGD_W1_56) |                32 | RW       | 0000_0001h    |
| 2708h    | Memory Region Descriptor Word 2 (MRGD_W2_56) |                32 | RW       | 0000_0000h    |
| 270Ch    | Memory Region Descriptor Word 3 (MRGD_W3_56) |                32 | RW       | 0000_0000h    |
| 2720h    | Memory Region Descriptor Word 0 (MRGD_W0_57) |                32 | RW       | 0000_0001h    |
| 2724h    | Memory Region Descriptor Word 1 (MRGD_W1_57) |                32 | RW       | 0000_0001h    |
| 2728h    | Memory Region Descriptor Word 2 (MRGD_W2_57) |                32 | RW       | 0000_0000h    |
| 272Ch    | Memory Region Descriptor Word 3 (MRGD_W3_57) |                32 | RW       | 0000_0000h    |
| 2740h    | Memory Region Descriptor Word 0 (MRGD_W0_58) |                32 | RW       | 0000_0001h    |
| 2744h    | Memory Region Descriptor Word 1 (MRGD_W1_58) |                32 | RW       | 0000_0001h    |
| 2748h    | Memory Region Descriptor Word 2 (MRGD_W2_58) |                32 | RW       | 0000_0000h    |
| 274Ch    | Memory Region Descriptor Word 3 (MRGD_W3_58) |                32 | RW       | 0000_0000h    |
| 2760h    | Memory Region Descriptor Word 0 (MRGD_W0_59) |                32 | RW       | 0000_0001h    |
| 2764h    | Memory Region Descriptor Word 1 (MRGD_W1_59) |                32 | RW       | 0000_0001h    |
| 2768h    | Memory Region Descriptor Word 2 (MRGD_W2_59) |                32 | RW       | 0000_0000h    |
| 276Ch    | Memory Region Descriptor Word 3 (MRGD_W3_59) |                32 | RW       | 0000_0000h    |
| 2780h    | Memory Region Descriptor Word 0 (MRGD_W0_60) |                32 | RW       | 0000_0001h    |
| 2784h    | Memory Region Descriptor Word 1 (MRGD_W1_60) |                32 | RW       | 0000_0001h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                     |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------|-------------------|----------|---------------|
| 2788h    | Memory Region Descriptor Word 2 (MRGD_W2_60) |                32 | RW       | 0000_0000h    |
| 278Ch    | Memory Region Descriptor Word 3 (MRGD_W3_60) |                32 | RW       | 0000_0000h    |
| 27A0h    | Memory Region Descriptor Word 0 (MRGD_W0_61) |                32 | RW       | 0000_0001h    |
| 27A4h    | Memory Region Descriptor Word 1 (MRGD_W1_61) |                32 | RW       | 0000_0001h    |
| 27A8h    | Memory Region Descriptor Word 2 (MRGD_W2_61) |                32 | RW       | 0000_0000h    |
| 27ACh    | Memory Region Descriptor Word 3 (MRGD_W3_61) |                32 | RW       | 0000_0000h    |
| 27C0h    | Memory Region Descriptor Word 0 (MRGD_W0_62) |                32 | RW       | 0000_0001h    |
| 27C4h    | Memory Region Descriptor Word 1 (MRGD_W1_62) |                32 | RW       | 0000_0001h    |
| 27C8h    | Memory Region Descriptor Word 2 (MRGD_W2_62) |                32 | RW       | 0000_0000h    |
| 27CCh    | Memory Region Descriptor Word 3 (MRGD_W3_62) |                32 | RW       | 0000_0000h    |
| 27E0h    | Memory Region Descriptor Word 0 (MRGD_W0_63) |                32 | RW       | 0000_0001h    |
| 27E4h    | Memory Region Descriptor Word 1 (MRGD_W1_63) |                32 | RW       | 0000_0001h    |
| 27E8h    | Memory Region Descriptor Word 2 (MRGD_W2_63) |                32 | RW       | 0000_0000h    |
| 27ECh    | Memory Region Descriptor Word 3 (MRGD_W3_63) |                32 | RW       | 0000_0000h    |
| 2800h    | Memory Region Descriptor Word 0 (MRGD_W0_64) |                32 | RW       | 0000_0001h    |
| 2804h    | Memory Region Descriptor Word 1 (MRGD_W1_64) |                32 | RW       | 0000_0001h    |
| 2808h    | Memory Region Descriptor Word 2 (MRGD_W2_64) |                32 | RW       | 0000_0000h    |
| 280Ch    | Memory Region Descriptor Word 3 (MRGD_W3_64) |                32 | RW       | 0000_0000h    |
| 2820h    | Memory Region Descriptor Word 0 (MRGD_W0_65) |                32 | RW       | 0000_0001h    |
| 2824h    | Memory Region Descriptor Word 1 (MRGD_W1_65) |                32 | RW       | 0000_0001h    |
| 2828h    | Memory Region Descriptor Word 2 (MRGD_W2_65) |                32 | RW       | 0000_0000h    |
| 282Ch    | Memory Region Descriptor Word 3 (MRGD_W3_65) |                32 | RW       | 0000_0000h    |
| 2840h    | Memory Region Descriptor Word 0 (MRGD_W0_66) |                32 | RW       | 0000_0001h    |
| 2844h    | Memory Region Descriptor Word 1 (MRGD_W1_66) |                32 | RW       | 0000_0001h    |
| 2848h    | Memory Region Descriptor Word 2 (MRGD_W2_66) |                32 | RW       | 0000_0000h    |
| 284Ch    | Memory Region Descriptor Word 3 (MRGD_W3_66) |                32 | RW       | 0000_0000h    |
| 2860h    | Memory Region Descriptor Word 0 (MRGD_W0_67) |                32 | RW       | 0000_0001h    |
| 2864h    | Memory Region Descriptor Word 1 (MRGD_W1_67) |                32 | RW       | 0000_0001h    |
| 2868h    | Memory Region Descriptor Word 2 (MRGD_W2_67) |                32 | RW       | 0000_0000h    |
| 286Ch    | Memory Region Descriptor Word 3 (MRGD_W3_67) |                32 | RW       | 0000_0000h    |
| 2880h    | Memory Region Descriptor Word 0 (MRGD_W0_68) |                32 | RW       | 0000_0001h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                     |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------|-------------------|----------|---------------|
| 2884h    | Memory Region Descriptor Word 1 (MRGD_W1_68) |                32 | RW       | 0000_0001h    |
| 2888h    | Memory Region Descriptor Word 2 (MRGD_W2_68) |                32 | RW       | 0000_0000h    |
| 288Ch    | Memory Region Descriptor Word 3 (MRGD_W3_68) |                32 | RW       | 0000_0000h    |
| 28A0h    | Memory Region Descriptor Word 0 (MRGD_W0_69) |                32 | RW       | 0000_0001h    |
| 28A4h    | Memory Region Descriptor Word 1 (MRGD_W1_69) |                32 | RW       | 0000_0001h    |
| 28A8h    | Memory Region Descriptor Word 2 (MRGD_W2_69) |                32 | RW       | 0000_0000h    |
| 28ACh    | Memory Region Descriptor Word 3 (MRGD_W3_69) |                32 | RW       | 0000_0000h    |
| 28C0h    | Memory Region Descriptor Word 0 (MRGD_W0_70) |                32 | RW       | 0000_0001h    |
| 28C4h    | Memory Region Descriptor Word 1 (MRGD_W1_70) |                32 | RW       | 0000_0001h    |
| 28C8h    | Memory Region Descriptor Word 2 (MRGD_W2_70) |                32 | RW       | 0000_0000h    |
| 28CCh    | Memory Region Descriptor Word 3 (MRGD_W3_70) |                32 | RW       | 0000_0000h    |
| 28E0h    | Memory Region Descriptor Word 0 (MRGD_W0_71) |                32 | RW       | 0000_0001h    |
| 28E4h    | Memory Region Descriptor Word 1 (MRGD_W1_71) |                32 | RW       | 0000_0001h    |
| 28E8h    | Memory Region Descriptor Word 2 (MRGD_W2_71) |                32 | RW       | 0000_0000h    |
| 28ECh    | Memory Region Descriptor Word 3 (MRGD_W3_71) |                32 | RW       | 0000_0000h    |
| 2900h    | Memory Region Descriptor Word 0 (MRGD_W0_72) |                32 | RW       | 0000_0001h    |
| 2904h    | Memory Region Descriptor Word 1 (MRGD_W1_72) |                32 | RW       | 0000_0001h    |
| 2908h    | Memory Region Descriptor Word 2 (MRGD_W2_72) |                32 | RW       | 0000_0000h    |
| 290Ch    | Memory Region Descriptor Word 3 (MRGD_W3_72) |                32 | RW       | 0000_0000h    |
| 2920h    | Memory Region Descriptor Word 0 (MRGD_W0_73) |                32 | RW       | 0000_0001h    |
| 2924h    | Memory Region Descriptor Word 1 (MRGD_W1_73) |                32 | RW       | 0000_0001h    |
| 2928h    | Memory Region Descriptor Word 2 (MRGD_W2_73) |                32 | RW       | 0000_0000h    |
| 292Ch    | Memory Region Descriptor Word 3 (MRGD_W3_73) |                32 | RW       | 0000_0000h    |
| 2940h    | Memory Region Descriptor Word 0 (MRGD_W0_74) |                32 | RW       | 0000_0001h    |
| 2944h    | Memory Region Descriptor Word 1 (MRGD_W1_74) |                32 | RW       | 0000_0001h    |
| 2948h    | Memory Region Descriptor Word 2 (MRGD_W2_74) |                32 | RW       | 0000_0000h    |
| 294Ch    | Memory Region Descriptor Word 3 (MRGD_W3_74) |                32 | RW       | 0000_0000h    |
| 2960h    | Memory Region Descriptor Word 0 (MRGD_W0_75) |                32 | RW       | 0000_0001h    |
| 2964h    | Memory Region Descriptor Word 1 (MRGD_W1_75) |                32 | RW       | 0000_0001h    |
| 2968h    | Memory Region Descriptor Word 2 (MRGD_W2_75) |                32 | RW       | 0000_0000h    |
| 296Ch    | Memory Region Descriptor Word 3 (MRGD_W3_75) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                     |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------|-------------------|----------|---------------|
| 2980h    | Memory Region Descriptor Word 0 (MRGD_W0_76) |                32 | RW       | 0000_0001h    |
| 2984h    | Memory Region Descriptor Word 1 (MRGD_W1_76) |                32 | RW       | 0000_0001h    |
| 2988h    | Memory Region Descriptor Word 2 (MRGD_W2_76) |                32 | RW       | 0000_0000h    |
| 298Ch    | Memory Region Descriptor Word 3 (MRGD_W3_76) |                32 | RW       | 0000_0000h    |
| 29A0h    | Memory Region Descriptor Word 0 (MRGD_W0_77) |                32 | RW       | 0000_0001h    |
| 29A4h    | Memory Region Descriptor Word 1 (MRGD_W1_77) |                32 | RW       | 0000_0001h    |
| 29A8h    | Memory Region Descriptor Word 2 (MRGD_W2_77) |                32 | RW       | 0000_0000h    |
| 29ACh    | Memory Region Descriptor Word 3 (MRGD_W3_77) |                32 | RW       | 0000_0000h    |
| 29C0h    | Memory Region Descriptor Word 0 (MRGD_W0_78) |                32 | RW       | 0000_0001h    |
| 29C4h    | Memory Region Descriptor Word 1 (MRGD_W1_78) |                32 | RW       | 0000_0001h    |
| 29C8h    | Memory Region Descriptor Word 2 (MRGD_W2_78) |                32 | RW       | 0000_0000h    |
| 29CCh    | Memory Region Descriptor Word 3 (MRGD_W3_78) |                32 | RW       | 0000_0000h    |
| 29E0h    | Memory Region Descriptor Word 0 (MRGD_W0_79) |                32 | RW       | 0000_0001h    |
| 29E4h    | Memory Region Descriptor Word 1 (MRGD_W1_79) |                32 | RW       | 0000_0001h    |
| 29E8h    | Memory Region Descriptor Word 2 (MRGD_W2_79) |                32 | RW       | 0000_0000h    |
| 29ECh    | Memory Region Descriptor Word 3 (MRGD_W3_79) |                32 | RW       | 0000_0000h    |
| 2A00h    | Memory Region Descriptor Word 0 (MRGD_W0_80) |                32 | RW       | 0000_0001h    |
| 2A04h    | Memory Region Descriptor Word 1 (MRGD_W1_80) |                32 | RW       | 0000_0001h    |
| 2A08h    | Memory Region Descriptor Word 2 (MRGD_W2_80) |                32 | RW       | 0000_0000h    |
| 2A0Ch    | Memory Region Descriptor Word 3 (MRGD_W3_80) |                32 | RW       | 0000_0000h    |
| 2A20h    | Memory Region Descriptor Word 0 (MRGD_W0_81) |                32 | RW       | 0000_0001h    |
| 2A24h    | Memory Region Descriptor Word 1 (MRGD_W1_81) |                32 | RW       | 0000_0001h    |
| 2A28h    | Memory Region Descriptor Word 2 (MRGD_W2_81) |                32 | RW       | 0000_0000h    |
| 2A2Ch    | Memory Region Descriptor Word 3 (MRGD_W3_81) |                32 | RW       | 0000_0000h    |
| 2A40h    | Memory Region Descriptor Word 0 (MRGD_W0_82) |                32 | RW       | 0000_0001h    |
| 2A44h    | Memory Region Descriptor Word 1 (MRGD_W1_82) |                32 | RW       | 0000_0001h    |
| 2A48h    | Memory Region Descriptor Word 2 (MRGD_W2_82) |                32 | RW       | 0000_0000h    |
| 2A4Ch    | Memory Region Descriptor Word 3 (MRGD_W3_82) |                32 | RW       | 0000_0000h    |
| 2A60h    | Memory Region Descriptor Word 0 (MRGD_W0_83) |                32 | RW       | 0000_0001h    |
| 2A64h    | Memory Region Descriptor Word 1 (MRGD_W1_83) |                32 | RW       | 0000_0001h    |
| 2A68h    | Memory Region Descriptor Word 2 (MRGD_W2_83) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                     |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------|-------------------|----------|---------------|
| 2A6Ch    | Memory Region Descriptor Word 3 (MRGD_W3_83) |                32 | RW       | 0000_0000h    |
| 2A80h    | Memory Region Descriptor Word 0 (MRGD_W0_84) |                32 | RW       | 0000_0001h    |
| 2A84h    | Memory Region Descriptor Word 1 (MRGD_W1_84) |                32 | RW       | 0000_0001h    |
| 2A88h    | Memory Region Descriptor Word 2 (MRGD_W2_84) |                32 | RW       | 0000_0000h    |
| 2A8Ch    | Memory Region Descriptor Word 3 (MRGD_W3_84) |                32 | RW       | 0000_0000h    |
| 2AA0h    | Memory Region Descriptor Word 0 (MRGD_W0_85) |                32 | RW       | 0000_0001h    |
| 2AA4h    | Memory Region Descriptor Word 1 (MRGD_W1_85) |                32 | RW       | 0000_0001h    |
| 2AA8h    | Memory Region Descriptor Word 2 (MRGD_W2_85) |                32 | RW       | 0000_0000h    |
| 2AACh    | Memory Region Descriptor Word 3 (MRGD_W3_85) |                32 | RW       | 0000_0000h    |
| 2AC0h    | Memory Region Descriptor Word 0 (MRGD_W0_86) |                32 | RW       | 0000_0001h    |
| 2AC4h    | Memory Region Descriptor Word 1 (MRGD_W1_86) |                32 | RW       | 0000_0001h    |
| 2AC8h    | Memory Region Descriptor Word 2 (MRGD_W2_86) |                32 | RW       | 0000_0000h    |
| 2ACCh    | Memory Region Descriptor Word 3 (MRGD_W3_86) |                32 | RW       | 0000_0000h    |
| 2AE0h    | Memory Region Descriptor Word 0 (MRGD_W0_87) |                32 | RW       | 0000_0001h    |
| 2AE4h    | Memory Region Descriptor Word 1 (MRGD_W1_87) |                32 | RW       | 0000_0001h    |
| 2AE8h    | Memory Region Descriptor Word 2 (MRGD_W2_87) |                32 | RW       | 0000_0000h    |
| 2AECh    | Memory Region Descriptor Word 3 (MRGD_W3_87) |                32 | RW       | 0000_0000h    |
| 2B00h    | Memory Region Descriptor Word 0 (MRGD_W0_88) |                32 | RW       | 0000_0001h    |
| 2B04h    | Memory Region Descriptor Word 1 (MRGD_W1_88) |                32 | RW       | 0000_0001h    |
| 2B08h    | Memory Region Descriptor Word 2 (MRGD_W2_88) |                32 | RW       | 0000_0000h    |
| 2B0Ch    | Memory Region Descriptor Word 3 (MRGD_W3_88) |                32 | RW       | 0000_0000h    |
| 2B20h    | Memory Region Descriptor Word 0 (MRGD_W0_89) |                32 | RW       | 0000_0001h    |
| 2B24h    | Memory Region Descriptor Word 1 (MRGD_W1_89) |                32 | RW       | 0000_0001h    |
| 2B28h    | Memory Region Descriptor Word 2 (MRGD_W2_89) |                32 | RW       | 0000_0000h    |
| 2B2Ch    | Memory Region Descriptor Word 3 (MRGD_W3_89) |                32 | RW       | 0000_0000h    |
| 2B40h    | Memory Region Descriptor Word 0 (MRGD_W0_90) |                32 | RW       | 0000_0001h    |
| 2B44h    | Memory Region Descriptor Word 1 (MRGD_W1_90) |                32 | RW       | 0000_0001h    |
| 2B48h    | Memory Region Descriptor Word 2 (MRGD_W2_90) |                32 | RW       | 0000_0000h    |
| 2B4Ch    | Memory Region Descriptor Word 3 (MRGD_W3_90) |                32 | RW       | 0000_0000h    |
| 2B60h    | Memory Region Descriptor Word 0 (MRGD_W0_91) |                32 | RW       | 0000_0001h    |
| 2B64h    | Memory Region Descriptor Word 1 (MRGD_W1_91) |                32 | RW       | 0000_0001h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                     |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------|-------------------|----------|---------------|
| 2B68h    | Memory Region Descriptor Word 2 (MRGD_W2_91) |                32 | RW       | 0000_0000h    |
| 2B6Ch    | Memory Region Descriptor Word 3 (MRGD_W3_91) |                32 | RW       | 0000_0000h    |
| 2B80h    | Memory Region Descriptor Word 0 (MRGD_W0_92) |                32 | RW       | 0000_0001h    |
| 2B84h    | Memory Region Descriptor Word 1 (MRGD_W1_92) |                32 | RW       | 0000_0001h    |
| 2B88h    | Memory Region Descriptor Word 2 (MRGD_W2_92) |                32 | RW       | 0000_0000h    |
| 2B8Ch    | Memory Region Descriptor Word 3 (MRGD_W3_92) |                32 | RW       | 0000_0000h    |
| 2BA0h    | Memory Region Descriptor Word 0 (MRGD_W0_93) |                32 | RW       | 0000_0001h    |
| 2BA4h    | Memory Region Descriptor Word 1 (MRGD_W1_93) |                32 | RW       | 0000_0001h    |
| 2BA8h    | Memory Region Descriptor Word 2 (MRGD_W2_93) |                32 | RW       | 0000_0000h    |
| 2BACh    | Memory Region Descriptor Word 3 (MRGD_W3_93) |                32 | RW       | 0000_0000h    |
| 2BC0h    | Memory Region Descriptor Word 0 (MRGD_W0_94) |                32 | RW       | 0000_0001h    |
| 2BC4h    | Memory Region Descriptor Word 1 (MRGD_W1_94) |                32 | RW       | 0000_0001h    |
| 2BC8h    | Memory Region Descriptor Word 2 (MRGD_W2_94) |                32 | RW       | 0000_0000h    |
| 2BCCh    | Memory Region Descriptor Word 3 (MRGD_W3_94) |                32 | RW       | 0000_0000h    |
| 2BE0h    | Memory Region Descriptor Word 0 (MRGD_W0_95) |                32 | RW       | 0000_0001h    |
| 2BE4h    | Memory Region Descriptor Word 1 (MRGD_W1_95) |                32 | RW       | 0000_0001h    |
| 2BE8h    | Memory Region Descriptor Word 2 (MRGD_W2_95) |                32 | RW       | 0000_0000h    |
| 2BECh    | Memory Region Descriptor Word 3 (MRGD_W3_95) |                32 | RW       | 0000_0000h    |
| 2C00h    | Memory Region Descriptor Word 0 (MRGD_W0_96) |                32 | RW       | 0000_0001h    |
| 2C04h    | Memory Region Descriptor Word 1 (MRGD_W1_96) |                32 | RW       | 0000_0001h    |
| 2C08h    | Memory Region Descriptor Word 2 (MRGD_W2_96) |                32 | RW       | 0000_0000h    |
| 2C0Ch    | Memory Region Descriptor Word 3 (MRGD_W3_96) |                32 | RW       | 0000_0000h    |
| 2C20h    | Memory Region Descriptor Word 0 (MRGD_W0_97) |                32 | RW       | 0000_0001h    |
| 2C24h    | Memory Region Descriptor Word 1 (MRGD_W1_97) |                32 | RW       | 0000_0001h    |
| 2C28h    | Memory Region Descriptor Word 2 (MRGD_W2_97) |                32 | RW       | 0000_0000h    |
| 2C2Ch    | Memory Region Descriptor Word 3 (MRGD_W3_97) |                32 | RW       | 0000_0000h    |
| 2C40h    | Memory Region Descriptor Word 0 (MRGD_W0_98) |                32 | RW       | 0000_0001h    |
| 2C44h    | Memory Region Descriptor Word 1 (MRGD_W1_98) |                32 | RW       | 0000_0001h    |
| 2C48h    | Memory Region Descriptor Word 2 (MRGD_W2_98) |                32 | RW       | 0000_0000h    |
| 2C4Ch    | Memory Region Descriptor Word 3 (MRGD_W3_98) |                32 | RW       | 0000_0000h    |
| 2C60h    | Memory Region Descriptor Word 0 (MRGD_W0_99) |                32 | RW       | 0000_0001h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                      |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------|-------------------|----------|---------------|
| 2C64h    | Memory Region Descriptor Word 1 (MRGD_W1_99)  |                32 | RW       | 0000_0001h    |
| 2C68h    | Memory Region Descriptor Word 2 (MRGD_W2_99)  |                32 | RW       | 0000_0000h    |
| 2C6Ch    | Memory Region Descriptor Word 3 (MRGD_W3_99)  |                32 | RW       | 0000_0000h    |
| 2C80h    | Memory Region Descriptor Word 0 (MRGD_W0_100) |                32 | RW       | 0000_0001h    |
| 2C84h    | Memory Region Descriptor Word 1 (MRGD_W1_100) |                32 | RW       | 0000_0001h    |
| 2C88h    | Memory Region Descriptor Word 2 (MRGD_W2_100) |                32 | RW       | 0000_0000h    |
| 2C8Ch    | Memory Region Descriptor Word 3 (MRGD_W3_100) |                32 | RW       | 0000_0000h    |
| 2CA0h    | Memory Region Descriptor Word 0 (MRGD_W0_101) |                32 | RW       | 0000_0001h    |
| 2CA4h    | Memory Region Descriptor Word 1 (MRGD_W1_101) |                32 | RW       | 0000_0001h    |
| 2CA8h    | Memory Region Descriptor Word 2 (MRGD_W2_101) |                32 | RW       | 0000_0000h    |
| 2CACh    | Memory Region Descriptor Word 3 (MRGD_W3_101) |                32 | RW       | 0000_0000h    |
| 2CC0h    | Memory Region Descriptor Word 0 (MRGD_W0_102) |                32 | RW       | 0000_0001h    |
| 2CC4h    | Memory Region Descriptor Word 1 (MRGD_W1_102) |                32 | RW       | 0000_0001h    |
| 2CC8h    | Memory Region Descriptor Word 2 (MRGD_W2_102) |                32 | RW       | 0000_0000h    |
| 2CCCh    | Memory Region Descriptor Word 3 (MRGD_W3_102) |                32 | RW       | 0000_0000h    |
| 2CE0h    | Memory Region Descriptor Word 0 (MRGD_W0_103) |                32 | RW       | 0000_0001h    |
| 2CE4h    | Memory Region Descriptor Word 1 (MRGD_W1_103) |                32 | RW       | 0000_0001h    |
| 2CE8h    | Memory Region Descriptor Word 2 (MRGD_W2_103) |                32 | RW       | 0000_0000h    |
| 2CECh    | Memory Region Descriptor Word 3 (MRGD_W3_103) |                32 | RW       | 0000_0000h    |
| 2D00h    | Memory Region Descriptor Word 0 (MRGD_W0_104) |                32 | RW       | 0000_0001h    |
| 2D04h    | Memory Region Descriptor Word 1 (MRGD_W1_104) |                32 | RW       | 0000_0001h    |
| 2D08h    | Memory Region Descriptor Word 2 (MRGD_W2_104) |                32 | RW       | 0000_0000h    |
| 2D0Ch    | Memory Region Descriptor Word 3 (MRGD_W3_104) |                32 | RW       | 0000_0000h    |
| 2D20h    | Memory Region Descriptor Word 0 (MRGD_W0_105) |                32 | RW       | 0000_0001h    |
| 2D24h    | Memory Region Descriptor Word 1 (MRGD_W1_105) |                32 | RW       | 0000_0001h    |
| 2D28h    | Memory Region Descriptor Word 2 (MRGD_W2_105) |                32 | RW       | 0000_0000h    |
| 2D2Ch    | Memory Region Descriptor Word 3 (MRGD_W3_105) |                32 | RW       | 0000_0000h    |
| 2D40h    | Memory Region Descriptor Word 0 (MRGD_W0_106) |                32 | RW       | 0000_0001h    |
| 2D44h    | Memory Region Descriptor Word 1 (MRGD_W1_106) |                32 | RW       | 0000_0001h    |
| 2D48h    | Memory Region Descriptor Word 2 (MRGD_W2_106) |                32 | RW       | 0000_0000h    |
| 2D4Ch    | Memory Region Descriptor Word 3 (MRGD_W3_106) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                      |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------|-------------------|----------|---------------|
| 2D60h    | Memory Region Descriptor Word 0 (MRGD_W0_107) |                32 | RW       | 0000_0001h    |
| 2D64h    | Memory Region Descriptor Word 1 (MRGD_W1_107) |                32 | RW       | 0000_0001h    |
| 2D68h    | Memory Region Descriptor Word 2 (MRGD_W2_107) |                32 | RW       | 0000_0000h    |
| 2D6Ch    | Memory Region Descriptor Word 3 (MRGD_W3_107) |                32 | RW       | 0000_0000h    |
| 2D80h    | Memory Region Descriptor Word 0 (MRGD_W0_108) |                32 | RW       | 0000_0001h    |
| 2D84h    | Memory Region Descriptor Word 1 (MRGD_W1_108) |                32 | RW       | 0000_0001h    |
| 2D88h    | Memory Region Descriptor Word 2 (MRGD_W2_108) |                32 | RW       | 0000_0000h    |
| 2D8Ch    | Memory Region Descriptor Word 3 (MRGD_W3_108) |                32 | RW       | 0000_0000h    |
| 2DA0h    | Memory Region Descriptor Word 0 (MRGD_W0_109) |                32 | RW       | 0000_0001h    |
| 2DA4h    | Memory Region Descriptor Word 1 (MRGD_W1_109) |                32 | RW       | 0000_0001h    |
| 2DA8h    | Memory Region Descriptor Word 2 (MRGD_W2_109) |                32 | RW       | 0000_0000h    |
| 2DACh    | Memory Region Descriptor Word 3 (MRGD_W3_109) |                32 | RW       | 0000_0000h    |
| 2DC0h    | Memory Region Descriptor Word 0 (MRGD_W0_110) |                32 | RW       | 0000_0001h    |
| 2DC4h    | Memory Region Descriptor Word 1 (MRGD_W1_110) |                32 | RW       | 0000_0001h    |
| 2DC8h    | Memory Region Descriptor Word 2 (MRGD_W2_110) |                32 | RW       | 0000_0000h    |
| 2DCCh    | Memory Region Descriptor Word 3 (MRGD_W3_110) |                32 | RW       | 0000_0000h    |
| 2DE0h    | Memory Region Descriptor Word 0 (MRGD_W0_111) |                32 | RW       | 0000_0001h    |
| 2DE4h    | Memory Region Descriptor Word 1 (MRGD_W1_111) |                32 | RW       | 0000_0001h    |
| 2DE8h    | Memory Region Descriptor Word 2 (MRGD_W2_111) |                32 | RW       | 0000_0000h    |
| 2DECh    | Memory Region Descriptor Word 3 (MRGD_W3_111) |                32 | RW       | 0000_0000h    |
| 2E00h    | Memory Region Descriptor Word 0 (MRGD_W0_112) |                32 | RW       | 0000_0001h    |
| 2E04h    | Memory Region Descriptor Word 1 (MRGD_W1_112) |                32 | RW       | 0000_0001h    |
| 2E08h    | Memory Region Descriptor Word 2 (MRGD_W2_112) |                32 | RW       | 0000_0000h    |
| 2E0Ch    | Memory Region Descriptor Word 3 (MRGD_W3_112) |                32 | RW       | 0000_0000h    |
| 2E20h    | Memory Region Descriptor Word 0 (MRGD_W0_113) |                32 | RW       | 0000_0001h    |
| 2E24h    | Memory Region Descriptor Word 1 (MRGD_W1_113) |                32 | RW       | 0000_0001h    |
| 2E28h    | Memory Region Descriptor Word 2 (MRGD_W2_113) |                32 | RW       | 0000_0000h    |
| 2E2Ch    | Memory Region Descriptor Word 3 (MRGD_W3_113) |                32 | RW       | 0000_0000h    |
| 2E40h    | Memory Region Descriptor Word 0 (MRGD_W0_114) |                32 | RW       | 0000_0001h    |
| 2E44h    | Memory Region Descriptor Word 1 (MRGD_W1_114) |                32 | RW       | 0000_0001h    |
| 2E48h    | Memory Region Descriptor Word 2 (MRGD_W2_114) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                      |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------|-------------------|----------|---------------|
| 2E4Ch    | Memory Region Descriptor Word 3 (MRGD_W3_114) |                32 | RW       | 0000_0000h    |
| 2E60h    | Memory Region Descriptor Word 0 (MRGD_W0_115) |                32 | RW       | 0000_0001h    |
| 2E64h    | Memory Region Descriptor Word 1 (MRGD_W1_115) |                32 | RW       | 0000_0001h    |
| 2E68h    | Memory Region Descriptor Word 2 (MRGD_W2_115) |                32 | RW       | 0000_0000h    |
| 2E6Ch    | Memory Region Descriptor Word 3 (MRGD_W3_115) |                32 | RW       | 0000_0000h    |
| 2E80h    | Memory Region Descriptor Word 0 (MRGD_W0_116) |                32 | RW       | 0000_0001h    |
| 2E84h    | Memory Region Descriptor Word 1 (MRGD_W1_116) |                32 | RW       | 0000_0001h    |
| 2E88h    | Memory Region Descriptor Word 2 (MRGD_W2_116) |                32 | RW       | 0000_0000h    |
| 2E8Ch    | Memory Region Descriptor Word 3 (MRGD_W3_116) |                32 | RW       | 0000_0000h    |
| 2EA0h    | Memory Region Descriptor Word 0 (MRGD_W0_117) |                32 | RW       | 0000_0001h    |
| 2EA4h    | Memory Region Descriptor Word 1 (MRGD_W1_117) |                32 | RW       | 0000_0001h    |
| 2EA8h    | Memory Region Descriptor Word 2 (MRGD_W2_117) |                32 | RW       | 0000_0000h    |
| 2EACh    | Memory Region Descriptor Word 3 (MRGD_W3_117) |                32 | RW       | 0000_0000h    |
| 2EC0h    | Memory Region Descriptor Word 0 (MRGD_W0_118) |                32 | RW       | 0000_0001h    |
| 2EC4h    | Memory Region Descriptor Word 1 (MRGD_W1_118) |                32 | RW       | 0000_0001h    |
| 2EC8h    | Memory Region Descriptor Word 2 (MRGD_W2_118) |                32 | RW       | 0000_0000h    |
| 2ECCh    | Memory Region Descriptor Word 3 (MRGD_W3_118) |                32 | RW       | 0000_0000h    |
| 2EE0h    | Memory Region Descriptor Word 0 (MRGD_W0_119) |                32 | RW       | 0000_0001h    |
| 2EE4h    | Memory Region Descriptor Word 1 (MRGD_W1_119) |                32 | RW       | 0000_0001h    |
| 2EE8h    | Memory Region Descriptor Word 2 (MRGD_W2_119) |                32 | RW       | 0000_0000h    |
| 2EECh    | Memory Region Descriptor Word 3 (MRGD_W3_119) |                32 | RW       | 0000_0000h    |
| 2F00h    | Memory Region Descriptor Word 0 (MRGD_W0_120) |                32 | RW       | 0000_0001h    |
| 2F04h    | Memory Region Descriptor Word 1 (MRGD_W1_120) |                32 | RW       | 0000_0001h    |
| 2F08h    | Memory Region Descriptor Word 2 (MRGD_W2_120) |                32 | RW       | 0000_0000h    |
| 2F0Ch    | Memory Region Descriptor Word 3 (MRGD_W3_120) |                32 | RW       | 0000_0000h    |
| 2F20h    | Memory Region Descriptor Word 0 (MRGD_W0_121) |                32 | RW       | 0000_0001h    |
| 2F24h    | Memory Region Descriptor Word 1 (MRGD_W1_121) |                32 | RW       | 0000_0001h    |
| 2F28h    | Memory Region Descriptor Word 2 (MRGD_W2_121) |                32 | RW       | 0000_0000h    |
| 2F2Ch    | Memory Region Descriptor Word 3 (MRGD_W3_121) |                32 | RW       | 0000_0000h    |
| 2F40h    | Memory Region Descriptor Word 0 (MRGD_W0_122) |                32 | RW       | 0000_0001h    |
| 2F44h    | Memory Region Descriptor Word 1 (MRGD_W1_122) |                32 | RW       | 0000_0001h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                      |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------|-------------------|----------|---------------|
| 2F48h    | Memory Region Descriptor Word 2 (MRGD_W2_122) |                32 | RW       | 0000_0000h    |
| 2F4Ch    | Memory Region Descriptor Word 3 (MRGD_W3_122) |                32 | RW       | 0000_0000h    |
| 2F60h    | Memory Region Descriptor Word 0 (MRGD_W0_123) |                32 | RW       | 0000_0001h    |
| 2F64h    | Memory Region Descriptor Word 1 (MRGD_W1_123) |                32 | RW       | 0000_0001h    |
| 2F68h    | Memory Region Descriptor Word 2 (MRGD_W2_123) |                32 | RW       | 0000_0000h    |
| 2F6Ch    | Memory Region Descriptor Word 3 (MRGD_W3_123) |                32 | RW       | 0000_0000h    |
| 2F80h    | Memory Region Descriptor Word 0 (MRGD_W0_124) |                32 | RW       | 0000_0001h    |
| 2F84h    | Memory Region Descriptor Word 1 (MRGD_W1_124) |                32 | RW       | 0000_0001h    |
| 2F88h    | Memory Region Descriptor Word 2 (MRGD_W2_124) |                32 | RW       | 0000_0000h    |
| 2F8Ch    | Memory Region Descriptor Word 3 (MRGD_W3_124) |                32 | RW       | 0000_0000h    |
| 2FA0h    | Memory Region Descriptor Word 0 (MRGD_W0_125) |                32 | RW       | 0000_0001h    |
| 2FA4h    | Memory Region Descriptor Word 1 (MRGD_W1_125) |                32 | RW       | 0000_0001h    |
| 2FA8h    | Memory Region Descriptor Word 2 (MRGD_W2_125) |                32 | RW       | 0000_0000h    |
| 2FACh    | Memory Region Descriptor Word 3 (MRGD_W3_125) |                32 | RW       | 0000_0000h    |
| 2FC0h    | Memory Region Descriptor Word 0 (MRGD_W0_126) |                32 | RW       | 0000_0001h    |
| 2FC4h    | Memory Region Descriptor Word 1 (MRGD_W1_126) |                32 | RW       | 0000_0001h    |
| 2FC8h    | Memory Region Descriptor Word 2 (MRGD_W2_126) |                32 | RW       | 0000_0000h    |
| 2FCCh    | Memory Region Descriptor Word 3 (MRGD_W3_126) |                32 | RW       | 0000_0000h    |
| 2FE0h    | Memory Region Descriptor Word 0 (MRGD_W0_127) |                32 | RW       | 0000_0001h    |
| 2FE4h    | Memory Region Descriptor Word 1 (MRGD_W1_127) |                32 | RW       | 0000_0001h    |
| 2FE8h    | Memory Region Descriptor Word 2 (MRGD_W2_127) |                32 | RW       | 0000_0000h    |
| 2FECh    | Memory Region Descriptor Word 3 (MRGD_W3_127) |                32 | RW       | 0000_0000h    |
| 3000h    | Memory Region Descriptor Word 0 (MRGD_W0_128) |                32 | RW       | 0000_0001h    |
| 3004h    | Memory Region Descriptor Word 1 (MRGD_W1_128) |                32 | RW       | 0000_0001h    |
| 3008h    | Memory Region Descriptor Word 2 (MRGD_W2_128) |                32 | RW       | 0000_0000h    |
| 300Ch    | Memory Region Descriptor Word 3 (MRGD_W3_128) |                32 | RW       | 0000_0000h    |
| 3020h    | Memory Region Descriptor Word 0 (MRGD_W0_129) |                32 | RW       | 0000_0001h    |
| 3024h    | Memory Region Descriptor Word 1 (MRGD_W1_129) |                32 | RW       | 0000_0001h    |
| 3028h    | Memory Region Descriptor Word 2 (MRGD_W2_129) |                32 | RW       | 0000_0000h    |
| 302Ch    | Memory Region Descriptor Word 3 (MRGD_W3_129) |                32 | RW       | 0000_0000h    |
| 3040h    | Memory Region Descriptor Word 0 (MRGD_W0_130) |                32 | RW       | 0000_0001h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                      |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------|-------------------|----------|---------------|
| 3044h    | Memory Region Descriptor Word 1 (MRGD_W1_130) |                32 | RW       | 0000_0001h    |
| 3048h    | Memory Region Descriptor Word 2 (MRGD_W2_130) |                32 | RW       | 0000_0000h    |
| 304Ch    | Memory Region Descriptor Word 3 (MRGD_W3_130) |                32 | RW       | 0000_0000h    |
| 3060h    | Memory Region Descriptor Word 0 (MRGD_W0_131) |                32 | RW       | 0000_0001h    |
| 3064h    | Memory Region Descriptor Word 1 (MRGD_W1_131) |                32 | RW       | 0000_0001h    |
| 3068h    | Memory Region Descriptor Word 2 (MRGD_W2_131) |                32 | RW       | 0000_0000h    |
| 306Ch    | Memory Region Descriptor Word 3 (MRGD_W3_131) |                32 | RW       | 0000_0000h    |
| 3080h    | Memory Region Descriptor Word 0 (MRGD_W0_132) |                32 | RW       | 0000_0001h    |
| 3084h    | Memory Region Descriptor Word 1 (MRGD_W1_132) |                32 | RW       | 0000_0001h    |
| 3088h    | Memory Region Descriptor Word 2 (MRGD_W2_132) |                32 | RW       | 0000_0000h    |
| 308Ch    | Memory Region Descriptor Word 3 (MRGD_W3_132) |                32 | RW       | 0000_0000h    |
| 30A0h    | Memory Region Descriptor Word 0 (MRGD_W0_133) |                32 | RW       | 0000_0001h    |
| 30A4h    | Memory Region Descriptor Word 1 (MRGD_W1_133) |                32 | RW       | 0000_0001h    |
| 30A8h    | Memory Region Descriptor Word 2 (MRGD_W2_133) |                32 | RW       | 0000_0000h    |
| 30ACh    | Memory Region Descriptor Word 3 (MRGD_W3_133) |                32 | RW       | 0000_0000h    |
| 30C0h    | Memory Region Descriptor Word 0 (MRGD_W0_134) |                32 | RW       | 0000_0001h    |
| 30C4h    | Memory Region Descriptor Word 1 (MRGD_W1_134) |                32 | RW       | 0000_0001h    |
| 30C8h    | Memory Region Descriptor Word 2 (MRGD_W2_134) |                32 | RW       | 0000_0000h    |
| 30CCh    | Memory Region Descriptor Word 3 (MRGD_W3_134) |                32 | RW       | 0000_0000h    |
| 30E0h    | Memory Region Descriptor Word 0 (MRGD_W0_135) |                32 | RW       | 0000_0001h    |
| 30E4h    | Memory Region Descriptor Word 1 (MRGD_W1_135) |                32 | RW       | 0000_0001h    |
| 30E8h    | Memory Region Descriptor Word 2 (MRGD_W2_135) |                32 | RW       | 0000_0000h    |
| 30ECh    | Memory Region Descriptor Word 3 (MRGD_W3_135) |                32 | RW       | 0000_0000h    |
| 3100h    | Memory Region Descriptor Word 0 (MRGD_W0_136) |                32 | RW       | 0000_0001h    |
| 3104h    | Memory Region Descriptor Word 1 (MRGD_W1_136) |                32 | RW       | 0000_0001h    |
| 3108h    | Memory Region Descriptor Word 2 (MRGD_W2_136) |                32 | RW       | 0000_0000h    |
| 310Ch    | Memory Region Descriptor Word 3 (MRGD_W3_136) |                32 | RW       | 0000_0000h    |
| 3120h    | Memory Region Descriptor Word 0 (MRGD_W0_137) |                32 | RW       | 0000_0001h    |
| 3124h    | Memory Region Descriptor Word 1 (MRGD_W1_137) |                32 | RW       | 0000_0001h    |
| 3128h    | Memory Region Descriptor Word 2 (MRGD_W2_137) |                32 | RW       | 0000_0000h    |
| 312Ch    | Memory Region Descriptor Word 3 (MRGD_W3_137) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                      |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------|-------------------|----------|---------------|
| 3140h    | Memory Region Descriptor Word 0 (MRGD_W0_138) |                32 | RW       | 0000_0001h    |
| 3144h    | Memory Region Descriptor Word 1 (MRGD_W1_138) |                32 | RW       | 0000_0001h    |
| 3148h    | Memory Region Descriptor Word 2 (MRGD_W2_138) |                32 | RW       | 0000_0000h    |
| 314Ch    | Memory Region Descriptor Word 3 (MRGD_W3_138) |                32 | RW       | 0000_0000h    |
| 3160h    | Memory Region Descriptor Word 0 (MRGD_W0_139) |                32 | RW       | 0000_0001h    |
| 3164h    | Memory Region Descriptor Word 1 (MRGD_W1_139) |                32 | RW       | 0000_0001h    |
| 3168h    | Memory Region Descriptor Word 2 (MRGD_W2_139) |                32 | RW       | 0000_0000h    |
| 316Ch    | Memory Region Descriptor Word 3 (MRGD_W3_139) |                32 | RW       | 0000_0000h    |
| 3180h    | Memory Region Descriptor Word 0 (MRGD_W0_140) |                32 | RW       | 0000_0001h    |
| 3184h    | Memory Region Descriptor Word 1 (MRGD_W1_140) |                32 | RW       | 0000_0001h    |
| 3188h    | Memory Region Descriptor Word 2 (MRGD_W2_140) |                32 | RW       | 0000_0000h    |
| 318Ch    | Memory Region Descriptor Word 3 (MRGD_W3_140) |                32 | RW       | 0000_0000h    |
| 31A0h    | Memory Region Descriptor Word 0 (MRGD_W0_141) |                32 | RW       | 0000_0001h    |
| 31A4h    | Memory Region Descriptor Word 1 (MRGD_W1_141) |                32 | RW       | 0000_0001h    |
| 31A8h    | Memory Region Descriptor Word 2 (MRGD_W2_141) |                32 | RW       | 0000_0000h    |
| 31ACh    | Memory Region Descriptor Word 3 (MRGD_W3_141) |                32 | RW       | 0000_0000h    |
| 31C0h    | Memory Region Descriptor Word 0 (MRGD_W0_142) |                32 | RW       | 0000_0001h    |
| 31C4h    | Memory Region Descriptor Word 1 (MRGD_W1_142) |                32 | RW       | 0000_0001h    |
| 31C8h    | Memory Region Descriptor Word 2 (MRGD_W2_142) |                32 | RW       | 0000_0000h    |
| 31CCh    | Memory Region Descriptor Word 3 (MRGD_W3_142) |                32 | RW       | 0000_0000h    |
| 31E0h    | Memory Region Descriptor Word 0 (MRGD_W0_143) |                32 | RW       | 0000_0001h    |
| 31E4h    | Memory Region Descriptor Word 1 (MRGD_W1_143) |                32 | RW       | 0000_0001h    |
| 31E8h    | Memory Region Descriptor Word 2 (MRGD_W2_143) |                32 | RW       | 0000_0000h    |
| 31ECh    | Memory Region Descriptor Word 3 (MRGD_W3_143) |                32 | RW       | 0000_0000h    |
| 3200h    | Memory Region Descriptor Word 0 (MRGD_W0_144) |                32 | RW       | 0000_0001h    |
| 3204h    | Memory Region Descriptor Word 1 (MRGD_W1_144) |                32 | RW       | 0000_0001h    |
| 3208h    | Memory Region Descriptor Word 2 (MRGD_W2_144) |                32 | RW       | 0000_0000h    |
| 320Ch    | Memory Region Descriptor Word 3 (MRGD_W3_144) |                32 | RW       | 0000_0000h    |
| 3220h    | Memory Region Descriptor Word 0 (MRGD_W0_145) |                32 | RW       | 0000_0001h    |
| 3224h    | Memory Region Descriptor Word 1 (MRGD_W1_145) |                32 | RW       | 0000_0001h    |
| 3228h    | Memory Region Descriptor Word 2 (MRGD_W2_145) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                      |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------|-------------------|----------|---------------|
| 322Ch    | Memory Region Descriptor Word 3 (MRGD_W3_145) |                32 | RW       | 0000_0000h    |
| 3240h    | Memory Region Descriptor Word 0 (MRGD_W0_146) |                32 | RW       | 0000_0001h    |
| 3244h    | Memory Region Descriptor Word 1 (MRGD_W1_146) |                32 | RW       | 0000_0001h    |
| 3248h    | Memory Region Descriptor Word 2 (MRGD_W2_146) |                32 | RW       | 0000_0000h    |
| 324Ch    | Memory Region Descriptor Word 3 (MRGD_W3_146) |                32 | RW       | 0000_0000h    |
| 3260h    | Memory Region Descriptor Word 0 (MRGD_W0_147) |                32 | RW       | 0000_0001h    |
| 3264h    | Memory Region Descriptor Word 1 (MRGD_W1_147) |                32 | RW       | 0000_0001h    |
| 3268h    | Memory Region Descriptor Word 2 (MRGD_W2_147) |                32 | RW       | 0000_0000h    |
| 326Ch    | Memory Region Descriptor Word 3 (MRGD_W3_147) |                32 | RW       | 0000_0000h    |
| 3280h    | Memory Region Descriptor Word 0 (MRGD_W0_148) |                32 | RW       | 0000_0001h    |
| 3284h    | Memory Region Descriptor Word 1 (MRGD_W1_148) |                32 | RW       | 0000_0001h    |
| 3288h    | Memory Region Descriptor Word 2 (MRGD_W2_148) |                32 | RW       | 0000_0000h    |
| 328Ch    | Memory Region Descriptor Word 3 (MRGD_W3_148) |                32 | RW       | 0000_0000h    |
| 32A0h    | Memory Region Descriptor Word 0 (MRGD_W0_149) |                32 | RW       | 0000_0001h    |
| 32A4h    | Memory Region Descriptor Word 1 (MRGD_W1_149) |                32 | RW       | 0000_0001h    |
| 32A8h    | Memory Region Descriptor Word 2 (MRGD_W2_149) |                32 | RW       | 0000_0000h    |
| 32ACh    | Memory Region Descriptor Word 3 (MRGD_W3_149) |                32 | RW       | 0000_0000h    |
| 32C0h    | Memory Region Descriptor Word 0 (MRGD_W0_150) |                32 | RW       | 0000_0001h    |
| 32C4h    | Memory Region Descriptor Word 1 (MRGD_W1_150) |                32 | RW       | 0000_0001h    |
| 32C8h    | Memory Region Descriptor Word 2 (MRGD_W2_150) |                32 | RW       | 0000_0000h    |
| 32CCh    | Memory Region Descriptor Word 3 (MRGD_W3_150) |                32 | RW       | 0000_0000h    |
| 32E0h    | Memory Region Descriptor Word 0 (MRGD_W0_151) |                32 | RW       | 0000_0001h    |
| 32E4h    | Memory Region Descriptor Word 1 (MRGD_W1_151) |                32 | RW       | 0000_0001h    |
| 32E8h    | Memory Region Descriptor Word 2 (MRGD_W2_151) |                32 | RW       | 0000_0000h    |
| 32ECh    | Memory Region Descriptor Word 3 (MRGD_W3_151) |                32 | RW       | 0000_0000h    |
| 3300h    | Memory Region Descriptor Word 0 (MRGD_W0_152) |                32 | RW       | 0000_0001h    |
| 3304h    | Memory Region Descriptor Word 1 (MRGD_W1_152) |                32 | RW       | 0000_0001h    |
| 3308h    | Memory Region Descriptor Word 2 (MRGD_W2_152) |                32 | RW       | 0000_0000h    |
| 330Ch    | Memory Region Descriptor Word 3 (MRGD_W3_152) |                32 | RW       | 0000_0000h    |
| 3320h    | Memory Region Descriptor Word 0 (MRGD_W0_153) |                32 | RW       | 0000_0001h    |
| 3324h    | Memory Region Descriptor Word 1 (MRGD_W1_153) |                32 | RW       | 0000_0001h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                      |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------|-------------------|----------|---------------|
| 3328h    | Memory Region Descriptor Word 2 (MRGD_W2_153) |                32 | RW       | 0000_0000h    |
| 332Ch    | Memory Region Descriptor Word 3 (MRGD_W3_153) |                32 | RW       | 0000_0000h    |
| 3340h    | Memory Region Descriptor Word 0 (MRGD_W0_154) |                32 | RW       | 0000_0001h    |
| 3344h    | Memory Region Descriptor Word 1 (MRGD_W1_154) |                32 | RW       | 0000_0001h    |
| 3348h    | Memory Region Descriptor Word 2 (MRGD_W2_154) |                32 | RW       | 0000_0000h    |
| 334Ch    | Memory Region Descriptor Word 3 (MRGD_W3_154) |                32 | RW       | 0000_0000h    |
| 3360h    | Memory Region Descriptor Word 0 (MRGD_W0_155) |                32 | RW       | 0000_0001h    |
| 3364h    | Memory Region Descriptor Word 1 (MRGD_W1_155) |                32 | RW       | 0000_0001h    |
| 3368h    | Memory Region Descriptor Word 2 (MRGD_W2_155) |                32 | RW       | 0000_0000h    |
| 336Ch    | Memory Region Descriptor Word 3 (MRGD_W3_155) |                32 | RW       | 0000_0000h    |
| 3380h    | Memory Region Descriptor Word 0 (MRGD_W0_156) |                32 | RW       | 0000_0001h    |
| 3384h    | Memory Region Descriptor Word 1 (MRGD_W1_156) |                32 | RW       | 0000_0001h    |
| 3388h    | Memory Region Descriptor Word 2 (MRGD_W2_156) |                32 | RW       | 0000_0000h    |
| 338Ch    | Memory Region Descriptor Word 3 (MRGD_W3_156) |                32 | RW       | 0000_0000h    |
| 33A0h    | Memory Region Descriptor Word 0 (MRGD_W0_157) |                32 | RW       | 0000_0001h    |
| 33A4h    | Memory Region Descriptor Word 1 (MRGD_W1_157) |                32 | RW       | 0000_0001h    |
| 33A8h    | Memory Region Descriptor Word 2 (MRGD_W2_157) |                32 | RW       | 0000_0000h    |
| 33ACh    | Memory Region Descriptor Word 3 (MRGD_W3_157) |                32 | RW       | 0000_0000h    |
| 33C0h    | Memory Region Descriptor Word 0 (MRGD_W0_158) |                32 | RW       | 0000_0001h    |
| 33C4h    | Memory Region Descriptor Word 1 (MRGD_W1_158) |                32 | RW       | 0000_0001h    |
| 33C8h    | Memory Region Descriptor Word 2 (MRGD_W2_158) |                32 | RW       | 0000_0000h    |
| 33CCh    | Memory Region Descriptor Word 3 (MRGD_W3_158) |                32 | RW       | 0000_0000h    |
| 33E0h    | Memory Region Descriptor Word 0 (MRGD_W0_159) |                32 | RW       | 0000_0001h    |
| 33E4h    | Memory Region Descriptor Word 1 (MRGD_W1_159) |                32 | RW       | 0000_0001h    |
| 33E8h    | Memory Region Descriptor Word 2 (MRGD_W2_159) |                32 | RW       | 0000_0000h    |
| 33ECh    | Memory Region Descriptor Word 3 (MRGD_W3_159) |                32 | RW       | 0000_0000h    |
| 3400h    | Memory Region Descriptor Word 0 (MRGD_W0_160) |                32 | RW       | 0000_0001h    |
| 3404h    | Memory Region Descriptor Word 1 (MRGD_W1_160) |                32 | RW       | 0000_0001h    |
| 3408h    | Memory Region Descriptor Word 2 (MRGD_W2_160) |                32 | RW       | 0000_0000h    |
| 340Ch    | Memory Region Descriptor Word 3 (MRGD_W3_160) |                32 | RW       | 0000_0000h    |
| 3420h    | Memory Region Descriptor Word 0 (MRGD_W0_161) |                32 | RW       | 0000_0001h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                      |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------|-------------------|----------|---------------|
| 3424h    | Memory Region Descriptor Word 1 (MRGD_W1_161) |                32 | RW       | 0000_0001h    |
| 3428h    | Memory Region Descriptor Word 2 (MRGD_W2_161) |                32 | RW       | 0000_0000h    |
| 342Ch    | Memory Region Descriptor Word 3 (MRGD_W3_161) |                32 | RW       | 0000_0000h    |
| 3440h    | Memory Region Descriptor Word 0 (MRGD_W0_162) |                32 | RW       | 0000_0001h    |
| 3444h    | Memory Region Descriptor Word 1 (MRGD_W1_162) |                32 | RW       | 0000_0001h    |
| 3448h    | Memory Region Descriptor Word 2 (MRGD_W2_162) |                32 | RW       | 0000_0000h    |
| 344Ch    | Memory Region Descriptor Word 3 (MRGD_W3_162) |                32 | RW       | 0000_0000h    |
| 3460h    | Memory Region Descriptor Word 0 (MRGD_W0_163) |                32 | RW       | 0000_0001h    |
| 3464h    | Memory Region Descriptor Word 1 (MRGD_W1_163) |                32 | RW       | 0000_0001h    |
| 3468h    | Memory Region Descriptor Word 2 (MRGD_W2_163) |                32 | RW       | 0000_0000h    |
| 346Ch    | Memory Region Descriptor Word 3 (MRGD_W3_163) |                32 | RW       | 0000_0000h    |
| 3480h    | Memory Region Descriptor Word 0 (MRGD_W0_164) |                32 | RW       | 0000_0001h    |
| 3484h    | Memory Region Descriptor Word 1 (MRGD_W1_164) |                32 | RW       | 0000_0001h    |
| 3488h    | Memory Region Descriptor Word 2 (MRGD_W2_164) |                32 | RW       | 0000_0000h    |
| 348Ch    | Memory Region Descriptor Word 3 (MRGD_W3_164) |                32 | RW       | 0000_0000h    |
| 34A0h    | Memory Region Descriptor Word 0 (MRGD_W0_165) |                32 | RW       | 0000_0001h    |
| 34A4h    | Memory Region Descriptor Word 1 (MRGD_W1_165) |                32 | RW       | 0000_0001h    |
| 34A8h    | Memory Region Descriptor Word 2 (MRGD_W2_165) |                32 | RW       | 0000_0000h    |
| 34ACh    | Memory Region Descriptor Word 3 (MRGD_W3_165) |                32 | RW       | 0000_0000h    |
| 34C0h    | Memory Region Descriptor Word 0 (MRGD_W0_166) |                32 | RW       | 0000_0001h    |
| 34C4h    | Memory Region Descriptor Word 1 (MRGD_W1_166) |                32 | RW       | 0000_0001h    |
| 34C8h    | Memory Region Descriptor Word 2 (MRGD_W2_166) |                32 | RW       | 0000_0000h    |
| 34CCh    | Memory Region Descriptor Word 3 (MRGD_W3_166) |                32 | RW       | 0000_0000h    |
| 34E0h    | Memory Region Descriptor Word 0 (MRGD_W0_167) |                32 | RW       | 0000_0001h    |
| 34E4h    | Memory Region Descriptor Word 1 (MRGD_W1_167) |                32 | RW       | 0000_0001h    |
| 34E8h    | Memory Region Descriptor Word 2 (MRGD_W2_167) |                32 | RW       | 0000_0000h    |
| 34ECh    | Memory Region Descriptor Word 3 (MRGD_W3_167) |                32 | RW       | 0000_0000h    |
| 3500h    | Memory Region Descriptor Word 0 (MRGD_W0_168) |                32 | RW       | 0000_0001h    |
| 3504h    | Memory Region Descriptor Word 1 (MRGD_W1_168) |                32 | RW       | 0000_0001h    |
| 3508h    | Memory Region Descriptor Word 2 (MRGD_W2_168) |                32 | RW       | 0000_0000h    |
| 350Ch    | Memory Region Descriptor Word 3 (MRGD_W3_168) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                      |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------|-------------------|----------|---------------|
| 3520h    | Memory Region Descriptor Word 0 (MRGD_W0_169) |                32 | RW       | 0000_0001h    |
| 3524h    | Memory Region Descriptor Word 1 (MRGD_W1_169) |                32 | RW       | 0000_0001h    |
| 3528h    | Memory Region Descriptor Word 2 (MRGD_W2_169) |                32 | RW       | 0000_0000h    |
| 352Ch    | Memory Region Descriptor Word 3 (MRGD_W3_169) |                32 | RW       | 0000_0000h    |
| 3540h    | Memory Region Descriptor Word 0 (MRGD_W0_170) |                32 | RW       | 0000_0001h    |
| 3544h    | Memory Region Descriptor Word 1 (MRGD_W1_170) |                32 | RW       | 0000_0001h    |
| 3548h    | Memory Region Descriptor Word 2 (MRGD_W2_170) |                32 | RW       | 0000_0000h    |
| 354Ch    | Memory Region Descriptor Word 3 (MRGD_W3_170) |                32 | RW       | 0000_0000h    |
| 3560h    | Memory Region Descriptor Word 0 (MRGD_W0_171) |                32 | RW       | 0000_0001h    |
| 3564h    | Memory Region Descriptor Word 1 (MRGD_W1_171) |                32 | RW       | 0000_0001h    |
| 3568h    | Memory Region Descriptor Word 2 (MRGD_W2_171) |                32 | RW       | 0000_0000h    |
| 356Ch    | Memory Region Descriptor Word 3 (MRGD_W3_171) |                32 | RW       | 0000_0000h    |
| 3580h    | Memory Region Descriptor Word 0 (MRGD_W0_172) |                32 | RW       | 0000_0001h    |
| 3584h    | Memory Region Descriptor Word 1 (MRGD_W1_172) |                32 | RW       | 0000_0001h    |
| 3588h    | Memory Region Descriptor Word 2 (MRGD_W2_172) |                32 | RW       | 0000_0000h    |
| 358Ch    | Memory Region Descriptor Word 3 (MRGD_W3_172) |                32 | RW       | 0000_0000h    |
| 35A0h    | Memory Region Descriptor Word 0 (MRGD_W0_173) |                32 | RW       | 0000_0001h    |
| 35A4h    | Memory Region Descriptor Word 1 (MRGD_W1_173) |                32 | RW       | 0000_0001h    |
| 35A8h    | Memory Region Descriptor Word 2 (MRGD_W2_173) |                32 | RW       | 0000_0000h    |
| 35ACh    | Memory Region Descriptor Word 3 (MRGD_W3_173) |                32 | RW       | 0000_0000h    |
| 35C0h    | Memory Region Descriptor Word 0 (MRGD_W0_174) |                32 | RW       | 0000_0001h    |
| 35C4h    | Memory Region Descriptor Word 1 (MRGD_W1_174) |                32 | RW       | 0000_0001h    |
| 35C8h    | Memory Region Descriptor Word 2 (MRGD_W2_174) |                32 | RW       | 0000_0000h    |
| 35CCh    | Memory Region Descriptor Word 3 (MRGD_W3_174) |                32 | RW       | 0000_0000h    |
| 35E0h    | Memory Region Descriptor Word 0 (MRGD_W0_175) |                32 | RW       | 0000_0001h    |
| 35E4h    | Memory Region Descriptor Word 1 (MRGD_W1_175) |                32 | RW       | 0000_0001h    |
| 35E8h    | Memory Region Descriptor Word 2 (MRGD_W2_175) |                32 | RW       | 0000_0000h    |
| 35ECh    | Memory Region Descriptor Word 3 (MRGD_W3_175) |                32 | RW       | 0000_0000h    |
| 3600h    | Memory Region Descriptor Word 0 (MRGD_W0_176) |                32 | RW       | 0000_0001h    |
| 3604h    | Memory Region Descriptor Word 1 (MRGD_W1_176) |                32 | RW       | 0000_0001h    |
| 3608h    | Memory Region Descriptor Word 2 (MRGD_W2_176) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                      |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------|-------------------|----------|---------------|
| 360Ch    | Memory Region Descriptor Word 3 (MRGD_W3_176) |                32 | RW       | 0000_0000h    |
| 3620h    | Memory Region Descriptor Word 0 (MRGD_W0_177) |                32 | RW       | 0000_0001h    |
| 3624h    | Memory Region Descriptor Word 1 (MRGD_W1_177) |                32 | RW       | 0000_0001h    |
| 3628h    | Memory Region Descriptor Word 2 (MRGD_W2_177) |                32 | RW       | 0000_0000h    |
| 362Ch    | Memory Region Descriptor Word 3 (MRGD_W3_177) |                32 | RW       | 0000_0000h    |
| 3640h    | Memory Region Descriptor Word 0 (MRGD_W0_178) |                32 | RW       | 0000_0001h    |
| 3644h    | Memory Region Descriptor Word 1 (MRGD_W1_178) |                32 | RW       | 0000_0001h    |
| 3648h    | Memory Region Descriptor Word 2 (MRGD_W2_178) |                32 | RW       | 0000_0000h    |
| 364Ch    | Memory Region Descriptor Word 3 (MRGD_W3_178) |                32 | RW       | 0000_0000h    |
| 3660h    | Memory Region Descriptor Word 0 (MRGD_W0_179) |                32 | RW       | 0000_0001h    |
| 3664h    | Memory Region Descriptor Word 1 (MRGD_W1_179) |                32 | RW       | 0000_0001h    |
| 3668h    | Memory Region Descriptor Word 2 (MRGD_W2_179) |                32 | RW       | 0000_0000h    |
| 366Ch    | Memory Region Descriptor Word 3 (MRGD_W3_179) |                32 | RW       | 0000_0000h    |
| 3680h    | Memory Region Descriptor Word 0 (MRGD_W0_180) |                32 | RW       | 0000_0001h    |
| 3684h    | Memory Region Descriptor Word 1 (MRGD_W1_180) |                32 | RW       | 0000_0001h    |
| 3688h    | Memory Region Descriptor Word 2 (MRGD_W2_180) |                32 | RW       | 0000_0000h    |
| 368Ch    | Memory Region Descriptor Word 3 (MRGD_W3_180) |                32 | RW       | 0000_0000h    |
| 36A0h    | Memory Region Descriptor Word 0 (MRGD_W0_181) |                32 | RW       | 0000_0001h    |
| 36A4h    | Memory Region Descriptor Word 1 (MRGD_W1_181) |                32 | RW       | 0000_0001h    |
| 36A8h    | Memory Region Descriptor Word 2 (MRGD_W2_181) |                32 | RW       | 0000_0000h    |
| 36ACh    | Memory Region Descriptor Word 3 (MRGD_W3_181) |                32 | RW       | 0000_0000h    |
| 36C0h    | Memory Region Descriptor Word 0 (MRGD_W0_182) |                32 | RW       | 0000_0001h    |
| 36C4h    | Memory Region Descriptor Word 1 (MRGD_W1_182) |                32 | RW       | 0000_0001h    |
| 36C8h    | Memory Region Descriptor Word 2 (MRGD_W2_182) |                32 | RW       | 0000_0000h    |
| 36CCh    | Memory Region Descriptor Word 3 (MRGD_W3_182) |                32 | RW       | 0000_0000h    |
| 36E0h    | Memory Region Descriptor Word 0 (MRGD_W0_183) |                32 | RW       | 0000_0001h    |
| 36E4h    | Memory Region Descriptor Word 1 (MRGD_W1_183) |                32 | RW       | 0000_0001h    |
| 36E8h    | Memory Region Descriptor Word 2 (MRGD_W2_183) |                32 | RW       | 0000_0000h    |
| 36ECh    | Memory Region Descriptor Word 3 (MRGD_W3_183) |                32 | RW       | 0000_0000h    |
| 3700h    | Memory Region Descriptor Word 0 (MRGD_W0_184) |                32 | RW       | 0000_0001h    |
| 3704h    | Memory Region Descriptor Word 1 (MRGD_W1_184) |                32 | RW       | 0000_0001h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                      |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------|-------------------|----------|---------------|
| 3708h    | Memory Region Descriptor Word 2 (MRGD_W2_184) |                32 | RW       | 0000_0000h    |
| 370Ch    | Memory Region Descriptor Word 3 (MRGD_W3_184) |                32 | RW       | 0000_0000h    |
| 3720h    | Memory Region Descriptor Word 0 (MRGD_W0_185) |                32 | RW       | 0000_0001h    |
| 3724h    | Memory Region Descriptor Word 1 (MRGD_W1_185) |                32 | RW       | 0000_0001h    |
| 3728h    | Memory Region Descriptor Word 2 (MRGD_W2_185) |                32 | RW       | 0000_0000h    |
| 372Ch    | Memory Region Descriptor Word 3 (MRGD_W3_185) |                32 | RW       | 0000_0000h    |
| 3740h    | Memory Region Descriptor Word 0 (MRGD_W0_186) |                32 | RW       | 0000_0001h    |
| 3744h    | Memory Region Descriptor Word 1 (MRGD_W1_186) |                32 | RW       | 0000_0001h    |
| 3748h    | Memory Region Descriptor Word 2 (MRGD_W2_186) |                32 | RW       | 0000_0000h    |
| 374Ch    | Memory Region Descriptor Word 3 (MRGD_W3_186) |                32 | RW       | 0000_0000h    |
| 3760h    | Memory Region Descriptor Word 0 (MRGD_W0_187) |                32 | RW       | 0000_0001h    |
| 3764h    | Memory Region Descriptor Word 1 (MRGD_W1_187) |                32 | RW       | 0000_0001h    |
| 3768h    | Memory Region Descriptor Word 2 (MRGD_W2_187) |                32 | RW       | 0000_0000h    |
| 376Ch    | Memory Region Descriptor Word 3 (MRGD_W3_187) |                32 | RW       | 0000_0000h    |
| 3800h    | Memory Region Descriptor Word 0 (MRGD_W0_192) |                32 | RW       | 0000_0001h    |
| 3804h    | Memory Region Descriptor Word 1 (MRGD_W1_192) |                32 | RW       | 0000_0001h    |
| 3808h    | Memory Region Descriptor Word 2 (MRGD_W2_192) |                32 | RW       | 0000_0000h    |
| 380Ch    | Memory Region Descriptor Word 3 (MRGD_W3_192) |                32 | RW       | 0000_0000h    |
| 3820h    | Memory Region Descriptor Word 0 (MRGD_W0_193) |                32 | RW       | 0000_0001h    |
| 3824h    | Memory Region Descriptor Word 1 (MRGD_W1_193) |                32 | RW       | 0000_0001h    |
| 3828h    | Memory Region Descriptor Word 2 (MRGD_W2_193) |                32 | RW       | 0000_0000h    |
| 382Ch    | Memory Region Descriptor Word 3 (MRGD_W3_193) |                32 | RW       | 0000_0000h    |
| 3840h    | Memory Region Descriptor Word 0 (MRGD_W0_194) |                32 | RW       | 0000_0001h    |
| 3844h    | Memory Region Descriptor Word 1 (MRGD_W1_194) |                32 | RW       | 0000_0001h    |
| 3848h    | Memory Region Descriptor Word 2 (MRGD_W2_194) |                32 | RW       | 0000_0000h    |
| 384Ch    | Memory Region Descriptor Word 3 (MRGD_W3_194) |                32 | RW       | 0000_0000h    |
| 3860h    | Memory Region Descriptor Word 0 (MRGD_W0_195) |                32 | RW       | 0000_0001h    |
| 3864h    | Memory Region Descriptor Word 1 (MRGD_W1_195) |                32 | RW       | 0000_0001h    |
| 3868h    | Memory Region Descriptor Word 2 (MRGD_W2_195) |                32 | RW       | 0000_0000h    |
| 386Ch    | Memory Region Descriptor Word 3 (MRGD_W3_195) |                32 | RW       | 0000_0000h    |
| 3A00h    | Memory Region Descriptor Word 0 (MRGD_W0_208) |                32 | RW       | 0000_0001h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                      |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------|-------------------|----------|---------------|
| 3A04h    | Memory Region Descriptor Word 1 (MRGD_W1_208) |                32 | RW       | 0000_0001h    |
| 3A08h    | Memory Region Descriptor Word 2 (MRGD_W2_208) |                32 | RW       | 0000_0000h    |
| 3A0Ch    | Memory Region Descriptor Word 3 (MRGD_W3_208) |                32 | RW       | 0000_0000h    |
| 3A20h    | Memory Region Descriptor Word 0 (MRGD_W0_209) |                32 | RW       | 0000_0001h    |
| 3A24h    | Memory Region Descriptor Word 1 (MRGD_W1_209) |                32 | RW       | 0000_0001h    |
| 3A28h    | Memory Region Descriptor Word 2 (MRGD_W2_209) |                32 | RW       | 0000_0000h    |
| 3A2Ch    | Memory Region Descriptor Word 3 (MRGD_W3_209) |                32 | RW       | 0000_0000h    |
| 3A40h    | Memory Region Descriptor Word 0 (MRGD_W0_210) |                32 | RW       | 0000_0001h    |
| 3A44h    | Memory Region Descriptor Word 1 (MRGD_W1_210) |                32 | RW       | 0000_0001h    |
| 3A48h    | Memory Region Descriptor Word 2 (MRGD_W2_210) |                32 | RW       | 0000_0000h    |
| 3A4Ch    | Memory Region Descriptor Word 3 (MRGD_W3_210) |                32 | RW       | 0000_0000h    |
| 3A60h    | Memory Region Descriptor Word 0 (MRGD_W0_211) |                32 | RW       | 0000_0001h    |
| 3A64h    | Memory Region Descriptor Word 1 (MRGD_W1_211) |                32 | RW       | 0000_0001h    |
| 3A68h    | Memory Region Descriptor Word 2 (MRGD_W2_211) |                32 | RW       | 0000_0000h    |
| 3A6Ch    | Memory Region Descriptor Word 3 (MRGD_W3_211) |                32 | RW       | 0000_0000h    |
| 3A80h    | Memory Region Descriptor Word 0 (MRGD_W0_212) |                32 | RW       | 0000_0001h    |
| 3A84h    | Memory Region Descriptor Word 1 (MRGD_W1_212) |                32 | RW       | 0000_0001h    |
| 3A88h    | Memory Region Descriptor Word 2 (MRGD_W2_212) |                32 | RW       | 0000_0000h    |
| 3A8Ch    | Memory Region Descriptor Word 3 (MRGD_W3_212) |                32 | RW       | 0000_0000h    |
| 3AA0h    | Memory Region Descriptor Word 0 (MRGD_W0_213) |                32 | RW       | 0000_0001h    |
| 3AA4h    | Memory Region Descriptor Word 1 (MRGD_W1_213) |                32 | RW       | 0000_0001h    |
| 3AA8h    | Memory Region Descriptor Word 2 (MRGD_W2_213) |                32 | RW       | 0000_0000h    |
| 3AACh    | Memory Region Descriptor Word 3 (MRGD_W3_213) |                32 | RW       | 0000_0000h    |
| 3AC0h    | Memory Region Descriptor Word 0 (MRGD_W0_214) |                32 | RW       | 0000_0001h    |
| 3AC4h    | Memory Region Descriptor Word 1 (MRGD_W1_214) |                32 | RW       | 0000_0001h    |
| 3AC8h    | Memory Region Descriptor Word 2 (MRGD_W2_214) |                32 | RW       | 0000_0000h    |
| 3ACCh    | Memory Region Descriptor Word 3 (MRGD_W3_214) |                32 | RW       | 0000_0000h    |
| 3AE0h    | Memory Region Descriptor Word 0 (MRGD_W0_215) |                32 | RW       | 0000_0001h    |
| 3AE4h    | Memory Region Descriptor Word 1 (MRGD_W1_215) |                32 | RW       | 0000_0001h    |
| 3AE8h    | Memory Region Descriptor Word 2 (MRGD_W2_215) |                32 | RW       | 0000_0000h    |
| 3AECh    | Memory Region Descriptor Word 3 (MRGD_W3_215) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Extended Resource Domain Controller (XRDC)

Table continued from the previous page...

| Offset   | Register                                      |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------|-------------------|----------|---------------|
| 3B00h    | Memory Region Descriptor Word 0 (MRGD_W0_216) |                32 | RW       | 0000_0001h    |
| 3B04h    | Memory Region Descriptor Word 1 (MRGD_W1_216) |                32 | RW       | 0000_0001h    |
| 3B08h    | Memory Region Descriptor Word 2 (MRGD_W2_216) |                32 | RW       | 0000_0000h    |
| 3B0Ch    | Memory Region Descriptor Word 3 (MRGD_W3_216) |                32 | RW       | 0000_0000h    |
| 3B20h    | Memory Region Descriptor Word 0 (MRGD_W0_217) |                32 | RW       | 0000_0001h    |
| 3B24h    | Memory Region Descriptor Word 1 (MRGD_W1_217) |                32 | RW       | 0000_0001h    |
| 3B28h    | Memory Region Descriptor Word 2 (MRGD_W2_217) |                32 | RW       | 0000_0000h    |
| 3B2Ch    | Memory Region Descriptor Word 3 (MRGD_W3_217) |                32 | RW       | 0000_0000h    |
| 3B40h    | Memory Region Descriptor Word 0 (MRGD_W0_218) |                32 | RW       | 0000_0001h    |
| 3B44h    | Memory Region Descriptor Word 1 (MRGD_W1_218) |                32 | RW       | 0000_0001h    |
| 3B48h    | Memory Region Descriptor Word 2 (MRGD_W2_218) |                32 | RW       | 0000_0000h    |
| 3B4Ch    | Memory Region Descriptor Word 3 (MRGD_W3_218) |                32 | RW       | 0000_0000h    |
| 3B60h    | Memory Region Descriptor Word 0 (MRGD_W0_219) |                32 | RW       | 0000_0001h    |
| 3B64h    | Memory Region Descriptor Word 1 (MRGD_W1_219) |                32 | RW       | 0000_0001h    |
| 3B68h    | Memory Region Descriptor Word 2 (MRGD_W2_219) |                32 | RW       | 0000_0000h    |
| 3B6Ch    | Memory Region Descriptor Word 3 (MRGD_W3_219) |                32 | RW       | 0000_0000h    |
| 3B80h    | Memory Region Descriptor Word 0 (MRGD_W0_220) |                32 | RW       | 0000_0001h    |
| 3B84h    | Memory Region Descriptor Word 1 (MRGD_W1_220) |                32 | RW       | 0000_0001h    |
| 3B88h    | Memory Region Descriptor Word 2 (MRGD_W2_220) |                32 | RW       | 0000_0000h    |
| 3B8Ch    | Memory Region Descriptor Word 3 (MRGD_W3_220) |                32 | RW       | 0000_0000h    |
| 3BA0h    | Memory Region Descriptor Word 0 (MRGD_W0_221) |                32 | RW       | 0000_0001h    |
| 3BA4h    | Memory Region Descriptor Word 1 (MRGD_W1_221) |                32 | RW       | 0000_0001h    |
| 3BA8h    | Memory Region Descriptor Word 2 (MRGD_W2_221) |                32 | RW       | 0000_0000h    |
| 3BACh    | Memory Region Descriptor Word 3 (MRGD_W3_221) |                32 | RW       | 0000_0000h    |
| 3BC0h    | Memory Region Descriptor Word 0 (MRGD_W0_222) |                32 | RW       | 0000_0001h    |
| 3BC4h    | Memory Region Descriptor Word 1 (MRGD_W1_222) |                32 | RW       | 0000_0001h    |
| 3BC8h    | Memory Region Descriptor Word 2 (MRGD_W2_222) |                32 | RW       | 0000_0000h    |
| 3BCCh    | Memory Region Descriptor Word 3 (MRGD_W3_222) |                32 | RW       | 0000_0000h    |
| 3BE0h    | Memory Region Descriptor Word 0 (MRGD_W0_223) |                32 | RW       | 0000_0001h    |
| 3BE4h    | Memory Region Descriptor Word 1 (MRGD_W1_223) |                32 | RW       | 0000_0001h    |
| 3BE8h    | Memory Region Descriptor Word 2 (MRGD_W2_223) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                      |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------|-------------------|----------|---------------|
| 3BECh    | Memory Region Descriptor Word 3 (MRGD_W3_223) |                32 | RW       | 0000_0000h    |

## 15.7.3.2 Control (CR)

## Offset

| Register   | Offset   |
|------------|----------|
| CR         | 0h       |

## Function

Provides XRDC status and enables XRDC operation.

Access: Secure privileged read/write

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | LK1  |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | VAW  | MRF  | 0    | 0    | HRL  | HRL  | HRL  | HRL  | GVLD |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      | GVLD |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 0    | 0    | 0    | 1    | 0    | 1    | 0    |

## Fields

| Field   | Function                                                                                            |
|---------|-----------------------------------------------------------------------------------------------------|
| 31      | Reserved                                                                                            |
| -       |                                                                                                     |
| 30      | Lock                                                                                                |
| LK1     | Prohibits writes to this register.                                                                  |
|         |  If unlocked, this register accepts any secure privileged write.                                   |
|         |  If locked, you cannot write to this register and it remains read-only until after the next reset. |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                        |
|---------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | This field behaves differently for register reads and writes. NOTE When reading 0b - Unlocked 1b - Locks When writing 0b - No effect 1b - Locks                                                                                                                                 |
| 29-9 -  | Reserved                                                                                                                                                                                                                                                                        |
| 8 VAW   | Virtualization Aware Indicates whether domain assignments support the optional inclusion of a logical partition identifier, which is also known as an operating system number or ARM virtual machine identifier (VMID). 0b - Not virtualization-aware 1b - Virtualization-aware |
| 7 MRF   | Memory Region Format Indicates the format of memory region descriptors. 0b - Reserved 1b - SMPU family format                                                                                                                                                                   |
| 6-5 -   | Reserved                                                                                                                                                                                                                                                                        |
| 4-1 HRL | Hardware Revision Level Indicates the XRDC hardware revision level, which is associated with a set of functional characteristics of the module.                                                                                                                                 |
| 0 GVLD  | Global Valid (XRDC Global Enable/Disable) Enables XRDC. When XRDC is disabled, all bus masters can access all targets. 0b - Disables 1b - Enables                                                                                                                               |

## 15.7.3.3 Hardware Configuration 0 (HWCFG0)

## Offset

| Register   | Offset   |
|------------|----------|
| HWCFG0     | F0h      |

## Function

Indicates XRDC configuration details, including:

- XRDC module ID
- Number of implemented domains
- Number of bus masters
- Number of MRCs
- Number of PACs

Attempting to write to this register causes an error.

Access: Secure privileged read

## Diagram

<!-- image -->

| Bits   | 31    | 30    | 29    | 28    | 27    | 26    | 25    | 24    | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|-------|-------|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|
| R      | MID   | MID   | MID   | MID   | NPAC  | NPAC  | NPAC  | NPAC  | NMRC | NMRC | NMRC | NMRC | NMRC | NMRC | NMRC | NMRC |
| W      |       |       |       |       |       |       |       |       |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0     | 1     | 0     | 0     | 1     | 1     | 0    | 0    | 0    | 0    | 1    | 1    | 0    | 0    |
| Bits   | 15    | 14    | 13    | 12    | 11    | 10    | 9     | 8     | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | NMSTR | NMSTR | NMSTR | NMSTR | NMSTR | NMSTR | NMSTR | NMSTR | NDID | NDID | NDID | NDID | NDID | NDID | NDID | NDID |
| W      |       |       |       |       |       |       |       |       |      |      |      |      |      |      |      |      |
| Reset  | 0     | 0     | 0     | 1     | 0     | 0     | 1     | 1     | 0    | 0    | 0    | 0    | 0    | 1    | 1    | 1    |

## Fields

| Field   | Function                                                                                     |
|---------|----------------------------------------------------------------------------------------------|
| 31-28   | Module ID                                                                                    |
| MID     |                                                                                              |
| 27-24   | Number Of PACs                                                                               |
| NPAC    | Indicates the number of PACs minus 1. In other words, the actual number of PACs is NPAC + 1. |
| 23-16   | Number of MRCs                                                                               |
| NMRC    | Indicates the number of MRCs minus 1. In other words, the actual number of MRCs is NMRC + 1. |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                    |
|---------|-------------------------------------------------------------------------------------------------------------|
| 15-8    | Number Of Bus Masters                                                                                       |
| NMSTR   | Indicates the number of bus masters minus 1. In other words, the actual number of bus masters is NMSTR + 1. |
| 7-0     | Number Of DIDs                                                                                              |
| NDID    | Indicates the number of domains (DIDs) minus 1. In other words, the actual number of DIDs is NDID + 1.      |

## 15.7.3.4 Hardware Configuration 1 (HWCFG1)

## Offset

| Register   | Offset   |
|------------|----------|
| HWCFG1     | F4h      |

## Function

Indicates the DID of the bus master making the current transaction request. See Domain error capture management for information about typical usage.

Attempting to write to this register causes an error.

Access: Secure privileged read

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | DID  | DID  | DID  | DID  | DID  | DID  | DID  | DID  | DID  | DID  | DID  | DID  | DID  | DID  | DID  | DID  |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | u 1  | u    | u    | u    |

1. The reset value is determined by the current configuration of the accessing master.

## Fields

| Field   | Function   |
|---------|------------|
| 31-4    | Reserved   |
| -       |            |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                        |
|---------|-------------------------------------------------|
| 3-0     | Domain Identifier                               |
| DID     | Indicates the DID of the requesting bus master. |

## 15.7.3.5 Hardware Configuration 2 (HWCFG2)

## Offset

| Register   | Offset   |
|------------|----------|
| HWCFG2     | F8h      |

## Function

For masters 0-31, indicates whether a given master has a built-in PID register as part of its programming model. If not, you must use the corresponding PIDm register to mimic the functionality of a built-in PID register.

Each bit corresponds to the same numbered master. For example, if PIDP18 is 1, bus master 18 has its own PID register. If PIDP18 is 0, then master 18 does not have its own PID register and you must use PID18.

Attempting to write to this register causes an error.

Access: Secure privileged read

## Diagram

<!-- image -->

| Bits   | 31      | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23      | 22      | 21      | 20      | 19      | 18      | 17      | 16      |
|--------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| R      | PIDP3 1 | PIDP3 0 | PIDP2 9 | PIDP2 8 | PIDP2 7 | PIDP2 6 | PIDP2 5 | PIDP2 4 | PIDP2 3 | PIDP2 2 | PIDP2 1 | PIDP2 0 | PIDP1 9 | PIDP1 8 | PIDP1 7 | PIDP1 6 |
| W      |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| Bits   | 15      | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
| R      | PIDP1 5 | PIDP1 4 | PIDP1 3 | PIDP1 2 | PIDP1 1 | PIDP1 0 | PIDP9   | PIDP8   | PIDP7   | PIDP6   | PIDP5   | PIDP4   | PIDP3   | PIDP2   | PIDP1   | PIDP0   |
| W      |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |

## Fields

| Field   | Function                        |
|---------|---------------------------------|
| 31-0    | Process Identifier Present      |
| PIDPn   | 0b - Does not have PID register |

Extended Resource Domain Controller (XRDC)

## 15.7.3.6 Master Domain Assignment Configuration (MDACFG0 - MDACFG21)

## Offset

| Register   | Offset   |
|------------|----------|
| MDACFG0    | 100h     |
| MDACFG1    | 101h     |
| MDACFG2    | 102h     |
| MDACFG3    | 103h     |
| MDACFG4    | 104h     |
| MDACFG5    | 105h     |
| MDACFG6    | 106h     |
| MDACFG7    | 107h     |
| MDACFG8    | 108h     |
| MDACFG9    | 109h     |
| MDACFG10   | 10Ah     |
| MDACFG11   | 10Bh     |
| MDACFG12   | 10Ch     |
| MDACFG15   | 10Fh     |
| MDACFG16   | 110h     |
| MDACFG17   | 111h     |
| MDACFG18   | 112h     |
| MDACFG19   | 113h     |
| MDACFG20   | 114h     |
| MDACFG21   | 115h     |

## Function

Indicates the number of implemented master domain assignment registers (MDA\_Ww\_m\_DFMT0 or MDA\_Ww\_m\_DFMT1) for master m, where m ranges from 0 to 63. You can read these registers using 8-, 16-, or 32-bit accesses.

If NMDAR is 0, the associated master does not exist.

Attempting to write to this register causes an error.

Access: Secure privileged read

## Diagram

<!-- image -->

| Bits   | 7     | 6   | 5   | 4   | 3   | 2     | 1   | 0   |
|--------|-------|-----|-----|-----|-----|-------|-----|-----|
|        | R NCM |     | 0   |     |     | NMDAR |     |     |
|        | W     |     |     |     |     |       |     |     |

Reset

## Register reset values

| Register          | Reset value            |
|-------------------|------------------------|
| MDACFG0-MDACFG1   | 08h                    |
| MDACFG2-MDACFG7   | 81h                    |
| MDACFG8-MDACFG10  | 08h                    |
| MDACFG11-MDACFG15 | 81h                    |
| MDACFG13-MDACFG14 | Register not supported |
| MDACFG16-MDACFG18 | 08h                    |
| MDACFG19-MDACFG21 | 81h                    |

## Fields

| Field     | Function                                                                                                                                                                                                                                                                     |
|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7 NCM     | Noncore Master If NMDAR is greater than zero, indicates whether master m uses MDA_W w _ m _DFMT0 or MDA_W w _ m _DFMT1 to configure domain assignment. This field is 0 for a non-existent master. 0b - Core master or master does not exist 1b - Noncore master              |
| 6-4 -     | Reserved                                                                                                                                                                                                                                                                     |
| 3-0 NMDAR | Number Of Master Domain Assignment Registers Indicates the number of master domain assignment registers (MDA_W w _ m _DFMT0 or MDA_W w _ m _DFMT1) associated with master m . 0000b - Master does not exist 0001b-1000b - Number of registers All other values are reserved. |

See Register reset values.

Extended Resource Domain Controller (XRDC)

## 15.7.3.7 Memory Region Configuration (MRCFG0 - MRCFG13)

## Offset

| Register   | Offset   |
|------------|----------|
| MRCFG0     | 140h     |
| MRCFG2     | 142h     |
| MRCFG3     | 143h     |
| MRCFG4     | 144h     |
| MRCFG5     | 145h     |
| MRCFG6     | 146h     |
| MRCFG7     | 147h     |
| MRCFG8     | 148h     |
| MRCFG9     | 149h     |
| MRCFG10    | 14Ah     |
| MRCFG11    | 14Bh     |
| MRCFG12    | 14Ch     |
| MRCFG13    | 14Dh     |

## Function

Indicates the number of memory region descriptors (r) for MRCc, from 4 to 16 in increments of four, with 0 indicating a non-existent MRC. These registers are organized as byte-sized data arrays and can be read using 8-, 16-, or 32-bit accesses.

Attempting to write to this register causes an error.

Access: Secure Privileged Read

<!-- image -->

## Register reset values

| Register       | Reset value            |
|----------------|------------------------|
| MRCFG0-MRCFG10 | 10h                    |
| MRCFG1         | Register not supported |
| MRCFG11        | 0Ch                    |

Table continues on the next page...

See Register reset values.

Table continued from the previous page...

| Register   | Reset value   |
|------------|---------------|
| MRCFG12    | 04h           |
| MRCFG13    | 10h           |

## Fields

| Field     | Function                                                                                                                                                                                                                     |
|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 7-5 -     | Reserved                                                                                                                                                                                                                     |
| 4-0 NMRGD | Number Of Memory Region Descriptors Indicates the number of memory region descriptors associated with the MRC. 0_0000b - MRC does not exist 0_0100b - 4 0_1000b - 8 0_1100b - 12 1_0000b - 16 All other values are reserved. |

## 15.7.3.8 Domain Error Location (DERRLOC0 - DERRLOC7)

## Offset

For d = 0 to 7:

| Register   | Offset          |
|------------|-----------------|
| DERRLOCd   | 200h + (d  4h) |

## Function

Indicates the MRC or PAC instance in domain d where an access violation has occurred. Each bit corresponds to the like-numbered instance. For more information, see Domain error capture management.

Attempting to write to this register causes an error.

Access: Secure privileged read

## Diagram

<!-- image -->

| Bits   | 31      | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23      | 22      | 21      | 20      | 19      | 18      | 17      | 16      |
|--------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| R      |         |         |         |         |         |         |         |         |         |         |         |         | PACINST | PACINST | PACINST | PACINST |
| W      |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |
| Bits   | 15      | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0       |
| R      | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST | MRCINST |
| W      |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       |

## Fields

| Field         | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|---------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-20 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 19-16 PACINST | PAC Instance Indicates the presence of a detected access violation for domain d in a PACinstance. Each bit corresponds to the instance index for theDERR_W w _ i registers: bit 16 of the register corresponds to theDERR_W w _ 16 registers, which show error information for PAC 0, and so on. Multiple bits can be 1 at any time, indicating access violations have been detected across multiple PACs. For each bit in this field: 0b - No access violation error or the PAC instance is not physically present 1b - Access violation detected |
| 15-0 MRCINST  | MRC Instance Indicates the presence of a detected access violation for domain d in an MRC instance. Each bit corresponds to the like-numbered MRC instance: bit 0 (bit 0 of the register) corresponds to MRC instance 0, and so on. Multiple bits can be 1 at any time, indicating access violations have been detected across multiple MRCs. For each bit in this field: 0b - No access violation error or the MRC instance is not physically present 1b - Access violation detected                                                              |

## 15.7.3.9 Domain Error Word 0 (DERR\_W0\_0 - DERR\_W0\_19)

## Offset

| Register   | Offset   |
|------------|----------|
| DERR_W0_0  | 400h     |

Table continues on the next page...

Extended Resource Domain Controller (XRDC)

Table continued from the previous page...

| Register   | Offset   |
|------------|----------|
| DERR_W0_2  | 420h     |
| DERR_W0_3  | 430h     |
| DERR_W0_4  | 440h     |
| DERR_W0_5  | 450h     |
| DERR_W0_6  | 460h     |
| DERR_W0_7  | 470h     |
| DERR_W0_8  | 480h     |
| DERR_W0_9  | 490h     |
| DERR_W0_10 | 4A0h     |
| DERR_W0_11 | 4B0h     |
| DERR_W0_12 | 4C0h     |
| DERR_W0_13 | 4D0h     |
| DERR_W0_16 | 500h     |
| DERR_W0_17 | 510h     |
| DERR_W0_18 | 520h     |
| DERR_W0_19 | 530h     |

## Function

Indicates the address of an access violation detected by an MRC or a PAC, indexed by the MRC or PAC instance (i) that detected the violation, as indicated in DERRLOCd. This register is part of a 16-byte set:

- DERR\_W0\_i: Word 0, the first 4 bytes
- DERR\_W1\_i: Word 1, the second 4 bytes
- DERR\_W2\_i: Word 2, the third 4 bytes
- DERR\_W3\_i: Word 3, the fourth 4 bytes

The first 16 sets (i from 0 to 15) are associated with MRCs and the rest (starting with i = 16) are associated with PACs. For more information, see Domain error capture management.

The access violation exception handler for each domain has visibility only into the captured error information for that domain.

When XRDC detects an access violation, it captures the error information and disables subsequent updates to the error capture registers until you write to DERR\_W3\_i.

## NOTE

If masters with the same DID cause simultaneous error accesses, the error capture registers record only the error of the lowest target index.

Attempting to write to this register causes an error. Attempting to read the error registers for a non-existent MRC or PAC instance causes an error.

Access: Secure privileged read

Extended Resource Domain Controller (XRDC)

## Diagram

<!-- image -->

| Bits   | 31    | 30    | 29    | 28    | 27    | 26    | 25    | 24    | 23    | 22    | 21    | 20    | 19    | 18    | 17    | 16    |
|--------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| R      | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR |
| W      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| Reset  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |
| Bits   | 15    | 14    | 13    | 12    | 11    | 10    | 9     | 8     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
| R      | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR | EADDR |
| W      |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |       |
| Reset  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

## Fields

| Field   | Function                                                                                                                           |
|---------|------------------------------------------------------------------------------------------------------------------------------------|
| 31-0    | Error Address                                                                                                                      |
| EADDR   | Indicates the target address of the first transaction that causes an access violation after reset or after rearming error capture. |

## 15.7.3.10 Domain Error Word 1 (DERR\_W1\_0 - DERR\_W1\_19)

## Offset

| Register   | Offset   |
|------------|----------|
| DERR_W1_0  | 404h     |
| DERR_W1_2  | 424h     |
| DERR_W1_3  | 434h     |
| DERR_W1_4  | 444h     |
| DERR_W1_5  | 454h     |
| DERR_W1_6  | 464h     |
| DERR_W1_7  | 474h     |
| DERR_W1_8  | 484h     |
| DERR_W1_9  | 494h     |
| DERR_W1_10 | 4A4h     |
| DERR_W1_11 | 4B4h     |
| DERR_W1_12 | 4C4h     |
| DERR_W1_13 | 4D4h     |
| DERR_W1_16 | 504h     |

Table continues on the next page...

Extended Resource Domain Controller (XRDC)

Table continued from the previous page...

| Register   | Offset   |
|------------|----------|
| DERR_W1_17 | 514h     |
| DERR_W1_18 | 524h     |
| DERR_W1_19 | 534h     |

## Function

Indicates the attributes of an access violation detected by an MRC or a PAC, indexed by the MRC or PAC instance (i) that detected the access violation, as indicated in DERRLOCd. For more information, see DERR\_W0\_i and Domain error capture management.

## NOTE

If masters with the same DID cause simultaneous error accesses, the error capture registers record only the error of the lowest target index.

Attempting to write to this register causes an error. Attempting to read the error registers for a non-existent MRC or PAC instance causes an error.

Access: Secure privileged read

## Diagram

| Bits   | 31   | 30   | 29   | 28   | 27   | 26    | 25    | 24    | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16       |
|--------|------|------|------|------|------|-------|-------|-------|------|------|------|------|------|------|------|----------|
| R      | EST  | EST  | 0    | 0    | 0    | EPORT | EPORT | EPORT | 0    | 0    | 0    | 0    | 0    | 0    | 0    | EA40F MT |
| W      |      |      |      |      |      |       |       |       |      |      |      |      |      |      |      |          |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0     | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0        |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10    | 9     | 8     | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0        |
| R      | 0    | 0    | 0    | 0    | ERW  | EATR  | EATR  | EATR  | 0    | 0    | 0    | 0    | EDID | EDID | EDID | EDID     |
| W      |      |      |      |      |      |       |       |       |      |      |      |      |      |      |      |          |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0     | 0     | 0     | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0        |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                                         |
|---------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-30   | Error State                                                                                                                                                                                                                                                                                                                                                                                                      |
| EST     | Indicates the state of access violations for this domain in this instance of the MRC or PAC. After the first access violation to occur after reset or rearming of error capture, XRDC records subsequent errors as an overrun condition without any data captured. 00b-01b - No access violations detected 10b - A single access violation has been detected 11b - Multiple access violations have been detected |
| 29-27   | Reserved                                                                                                                                                                                                                                                                                                                                                                                                         |

Table continues on the next page...

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
|-------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| 26-24 EPORT | Error Port Identifies the encoded port number of the MRC that detected the access violation. See the chip-specific configuration details for the MRC port connections. For access violations detected by a PAC, this field is zero.                                                                                                                                                                                                                            |
| 23-17 -     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 16 EA40FMT  | Error Address 40-bit Format Indicates the error address is 40 bits, and DERR_W2_ i [EADDR39_32] contains bits 39-32. 0b - 32-bit format 1b - 40-bit format                                                                                                                                                                                                                                                                                                     |
| 15-12 -     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 11 ERW      | Error Read Or Write Indicates whether the captured access violation occurred on a read or write access. 0b - Read access 1b - Write access                                                                                                                                                                                                                                                                                                                     |
| 10-8 EATR   | Error Attributes Indicates attributes of the access violation. 000b - Secure user mode, instruction fetch access 001b - Secure user mode, data access 010b - Secure privileged mode, instruction fetch access 011b - Secure privileged mode, data access 100b - Nonsecure user mode, instruction fetch access 101b - Nonsecure user mode, data access 110b - Nonsecure privileged mode, instruction fetch access 111b - Nonsecure privileged mode, data access |
| 7-4 -       | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| 3-0 EDID    | Error Domain Identifier Indicates the DID of the access violation.                                                                                                                                                                                                                                                                                                                                                                                             |

## 15.7.3.11 Domain Error Word 2 (DERR\_W2\_0 - DERR\_W2\_19)

## Offset

| Register   | Offset   |
|------------|----------|
| DERR_W2_0  | 408h     |
| DERR_W2_2  | 428h     |
| DERR_W2_3  | 438h     |
| DERR_W2_4  | 448h     |
| DERR_W2_5  | 458h     |
| DERR_W2_6  | 468h     |
| DERR_W2_7  | 478h     |
| DERR_W2_8  | 488h     |
| DERR_W2_9  | 498h     |
| DERR_W2_10 | 4A8h     |
| DERR_W2_11 | 4B8h     |
| DERR_W2_12 | 4C8h     |
| DERR_W2_13 | 4D8h     |
| DERR_W2_16 | 508h     |
| DERR_W2_17 | 518h     |
| DERR_W2_18 | 528h     |
| DERR_W2_19 | 538h     |

## Function

If the error address is 40-bit format (DERR\_W1\_i  = 1), indicates bits 39-32 of the error address. For more information, see DERR\_W0\_i and Domain error capture management.

Attempting to write to this register causes an error. Attempting to read the error registers for a non-existent MRC or PAC instance causes an error.

Access: Secure Privileged Read

Extended Resource Domain Controller (XRDC)

## Diagram

<!-- image -->

## Fields

| Field      | Function         |
|------------|------------------|
| 31-8       | Reserved         |
| 7-0        | EADDR Bits 39-32 |
| EADDR39_32 |                  |

## 15.7.3.12 Domain Error Word 3 (DERR\_W3\_0 - DERR\_W3\_19)

## Offset

| Register   | Offset   |
|------------|----------|
| DERR_W3_0  | 40Ch     |
| DERR_W3_2  | 42Ch     |
| DERR_W3_3  | 43Ch     |
| DERR_W3_4  | 44Ch     |
| DERR_W3_5  | 45Ch     |
| DERR_W3_6  | 46Ch     |
| DERR_W3_7  | 47Ch     |
| DERR_W3_8  | 48Ch     |
| DERR_W3_9  | 49Ch     |
| DERR_W3_10 | 4ACh     |
| DERR_W3_11 | 4BCh     |
| DERR_W3_12 | 4CCh     |
| DERR_W3_13 | 4DCh     |

Table continues on the next page...

Extended Resource Domain Controller (XRDC)

Table continued from the previous page...

| Register   | Offset   |
|------------|----------|
| DERR_W3_16 | 50Ch     |
| DERR_W3_17 | 51Ch     |
| DERR_W3_18 | 52Ch     |
| DERR_W3_19 | 53Ch     |

## Function

Rearms instance error capture, resets the error capture registers (DERR\_W0\_d, DERR\_W1\_d , DERR\_W2\_d), and deasserts the instance bit in DERRLOCd. After reading the access violation error information, an error handler must write 1 to RECR.

This register returns 0000h when read. Attempted reads of an MRC or PAC instance that is not physically present cause an error.

For more information, see Domain error capture management.

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                                                                                                                                                 |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-30   | Rearm Error Capture Registers                                                                                                                                                                                                                            |
| RECR    | Resets and rearms the domain error capture registers for this instance, including deasserting the instance bit in DERRLOC d . 00b,10b,11b - No effect 01b - Rearms error capture, resets error capture registers, and deasserts instance bit in DERRLOCd |
| 29-0 -  | Reserved                                                                                                                                                                                                                                                 |

## 15.7.3.13 Process Identifier (PID0 - PID18)

## Offset

| Register   | Offset   |
|------------|----------|
| PID0       | 700h     |
| PID1       | 704h     |
| PID8       | 720h     |
| PID9       | 724h     |
| PID10      | 728h     |
| PID16      | 740h     |
| PID17      | 744h     |
| PID18      | 748h     |

## Function

Specifies the PID for the associated core master m.

Some cores contain a built-in PID register. If the core has a built-in PID register, XRDC populates the PID field with the value from the core PID register. If the core does not have the built-in register, the XRDC PID register allows applications to mimic PID operation for that core by writing the desired PID to the associated register.

HWCFG2 provides a bitmap of the implemented PIDm registers. Noncore masters do not have an associated PID register.

For information about PID-based operation, see PID-based domain assignment.

## Diagram

<!-- image -->

Reset

## Register reset values

| Register   | Reset value            |
|------------|------------------------|
| PID0-PID1  | 0100_0000h             |
| PID2-PID7  | Register not supported |

Table continues on the next page...

See Register reset values.

Extended Resource Domain Controller (XRDC)

Table continued from the previous page...

| Register    | Reset value            |
|-------------|------------------------|
| PID8-PID18  | 0000_0000h             |
| PID11-PID15 | Register not supported |

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                 | Function                                                                                                                                                                                                                                                                                                                                                                 | Function                                                                                                                                                                                                                                                                                                                                                                 |
|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -      | Reserved                                                                                                                                                                                                                                                                                                                                                                 | Reserved                                                                                                                                                                                                                                                                                                                                                                 | Reserved                                                                                                                                                                                                                                                                                                                                                                 |
| 30-29 LK2 | Lock Limits or prohibits writes to this register. When you assert a bit in this field, it remains asserted until the next module reset. If the core master has a built-in PID register, as indicated in HWCFG2,then a secure privileged read returns 0 for this field. 00b,01b - Any secure privileged write 10b - Secure privileged writes from master only 11b - Locks | Lock Limits or prohibits writes to this register. When you assert a bit in this field, it remains asserted until the next module reset. If the core master has a built-in PID register, as indicated in HWCFG2,then a secure privileged read returns 0 for this field. 00b,01b - Any secure privileged write 10b - Secure privileged writes from master only 11b - Locks | Lock Limits or prohibits writes to this register. When you assert a bit in this field, it remains asserted until the next module reset. If the core master has a built-in PID register, as indicated in HWCFG2,then a secure privileged read returns 0 for this field. 00b,01b - Any secure privileged write 10b - Secure privileged writes from master only 11b - Locks |
| 28 TSM    | Three-State Model Specifies that the core master supports only the three-state access control model. If you write 1 to this field, it remains asserted until the next reset. For cores that support only the three-state access control model, you must assert this field before loading any nonsecure value into the PID. See Generation of secure attribute.           | Three-State Model Specifies that the core master supports only the three-state access control model. If you write 1 to this field, it remains asserted until the next reset. For cores that support only the three-state access control model, you must assert this field before loading any nonsecure value into the PID. See Generation of secure attribute.           | Three-State Model Specifies that the core master supports only the three-state access control model. If you write 1 to this field, it remains asserted until the next reset. For cores that support only the three-state access control model, you must assert this field before loading any nonsecure value into the PID. See Generation of secure attribute.           |
| 27-25 -   | Reserved                                                                                                                                                                                                                                                                                                                                                                 | Reserved                                                                                                                                                                                                                                                                                                                                                                 | Reserved                                                                                                                                                                                                                                                                                                                                                                 |
| 24 ELK22H | LK2 Special Handling Enable Indicates whether LK2 = 2 (10b) causes capture of the locking master (LMNUM). This field is not supported in every instance. The following table includes only supported registers. NOTE                                                                                                                                                     | LK2 Special Handling Enable Indicates whether LK2 = 2 (10b) causes capture of the locking master (LMNUM). This field is not supported in every instance. The following table includes only supported registers. NOTE                                                                                                                                                     | LK2 Special Handling Enable Indicates whether LK2 = 2 (10b) causes capture of the locking master (LMNUM). This field is not supported in every instance. The following table includes only supported registers. NOTE                                                                                                                                                     |
| 24 ELK22H | Instance                                                                                                                                                                                                                                                                                                                                                                 | Field supported in                                                                                                                                                                                                                                                                                                                                                       | Field not supported in                                                                                                                                                                                                                                                                                                                                                   |
| 24 ELK22H | XRDC_0                                                                                                                                                                                                                                                                                                                                                                   | PID0-PID1                                                                                                                                                                                                                                                                                                                                                                | PID8-PID10 PID16-PID18                                                                                                                                                                                                                                                                                                                                                   |

## Table continued from the previous page...

| Field       | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|-------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|             | 0b - LK2 operates normally; LMNUM is reserved and always reads 0. 1b - If LK2 = 2 (10b), LMNUM indicates the master that issued the lock.                                                                                                                                                                                                                                                                                                                                                                                                           | 0b - LK2 operates normally; LMNUM is reserved and always reads 0. 1b - If LK2 = 2 (10b), LMNUM indicates the master that issued the lock.                                                                                                                                                                                                                                                                                                                                                                                                           | 0b - LK2 operates normally; LMNUM is reserved and always reads 0. 1b - If LK2 = 2 (10b), LMNUM indicates the master that issued the lock.                                                                                                                                                                                                                                                                                                                                                                                                           |
| 23-22 -     | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 21-16 LMNUM | Locked Master Number Indicates the number of the master that locked this register (wrote 10b to LK2). XRDC uses this value to qualify subsequent attempted writes to the register. This field applies only when ELK22H = 1. This field is not supported in every instance. The following table includes only supported registers. NOTE                                                                                                                                                                                                              | Locked Master Number Indicates the number of the master that locked this register (wrote 10b to LK2). XRDC uses this value to qualify subsequent attempted writes to the register. This field applies only when ELK22H = 1. This field is not supported in every instance. The following table includes only supported registers. NOTE                                                                                                                                                                                                              | Locked Master Number Indicates the number of the master that locked this register (wrote 10b to LK2). XRDC uses this value to qualify subsequent attempted writes to the register. This field applies only when ELK22H = 1. This field is not supported in every instance. The following table includes only supported registers. NOTE                                                                                                                                                                                                              |
|             | Instance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Field supported in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Field not supported in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|             | XRDC_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | PID0-PID1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | PID8-PID10 PID16-PID18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
| 15-6 -      | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| 5-0 PID     | Process Identifier Secure Attribute Specifies the secure attribute for transactions associated with the corresponding core master. If the core has a built-in PID register, then a secure privileged read returns the processor secure attribute from the core. For cores requiring LK2 special handling, bit 5 is the only bit in this field, as shown in the table below. See Cache coherency interconnect (CCI) for more information. This field is not supported in every instance. The following table includes only supported registers. NOTE | Process Identifier Secure Attribute Specifies the secure attribute for transactions associated with the corresponding core master. If the core has a built-in PID register, then a secure privileged read returns the processor secure attribute from the core. For cores requiring LK2 special handling, bit 5 is the only bit in this field, as shown in the table below. See Cache coherency interconnect (CCI) for more information. This field is not supported in every instance. The following table includes only supported registers. NOTE | Process Identifier Secure Attribute Specifies the secure attribute for transactions associated with the corresponding core master. If the core has a built-in PID register, then a secure privileged read returns the processor secure attribute from the core. For cores requiring LK2 special handling, bit 5 is the only bit in this field, as shown in the table below. See Cache coherency interconnect (CCI) for more information. This field is not supported in every instance. The following table includes only supported registers. NOTE |
|             | Instance                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Field supported in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | Field not supported in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|             | XRDC_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | PID0-PID1[5] PID8-PID10 PID16-PID18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | PID0-PID1[4-0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|             | 0b - Secure 1b - Nonsecure                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 0b - Secure 1b - Nonsecure                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | 0b - Secure 1b - Nonsecure                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |

Extended Resource Domain Controller (XRDC)

## 15.7.3.14 Master Domain Assignment (MDA\_W0\_0\_DFMT0 - MDA\_W7\_18\_DFMT0)

## Offset

| Register       | Offset   |
|----------------|----------|
| MDA_W0_0_DFMT0 | 800h     |
| MDA_W1_0_DFMT0 | 804h     |
| MDA_W2_0_DFMT0 | 808h     |
| MDA_W3_0_DFMT0 | 80Ch     |
| MDA_W4_0_DFMT0 | 810h     |
| MDA_W5_0_DFMT0 | 814h     |
| MDA_W6_0_DFMT0 | 818h     |
| MDA_W7_0_DFMT0 | 81Ch     |
| MDA_W0_1_DFMT0 | 820h     |
| MDA_W1_1_DFMT0 | 824h     |
| MDA_W2_1_DFMT0 | 828h     |
| MDA_W3_1_DFMT0 | 82Ch     |
| MDA_W4_1_DFMT0 | 830h     |
| MDA_W5_1_DFMT0 | 834h     |
| MDA_W6_1_DFMT0 | 838h     |
| MDA_W7_1_DFMT0 | 83Ch     |
| MDA_W0_8_DFMT0 | 900h     |
| MDA_W1_8_DFMT0 | 904h     |
| MDA_W2_8_DFMT0 | 908h     |
| MDA_W3_8_DFMT0 | 90Ch     |
| MDA_W4_8_DFMT0 | 910h     |
| MDA_W5_8_DFMT0 | 914h     |
| MDA_W6_8_DFMT0 | 918h     |
| MDA_W7_8_DFMT0 | 91Ch     |
| MDA_W0_9_DFMT0 | 920h     |
| MDA_W1_9_DFMT0 | 924h     |
| MDA_W2_9_DFMT0 | 928h     |
| MDA_W3_9_DFMT0 | 92Ch     |
| MDA_W4_9_DFMT0 | 930h     |
| MDA_W5_9_DFMT0 | 934h     |

Table continues on the next page...

Table continued from the previous page...

| Register        | Offset   |
|-----------------|----------|
| MDA_W6_9_DFMT0  | 938h     |
| MDA_W7_9_DFMT0  | 93Ch     |
| MDA_W0_10_DFMT0 | 940h     |
| MDA_W1_10_DFMT0 | 944h     |
| MDA_W2_10_DFMT0 | 948h     |
| MDA_W3_10_DFMT0 | 94Ch     |
| MDA_W4_10_DFMT0 | 950h     |
| MDA_W5_10_DFMT0 | 954h     |
| MDA_W6_10_DFMT0 | 958h     |
| MDA_W7_10_DFMT0 | 95Ch     |
| MDA_W0_16_DFMT0 | A00h     |
| MDA_W1_16_DFMT0 | A04h     |
| MDA_W2_16_DFMT0 | A08h     |
| MDA_W3_16_DFMT0 | A0Ch     |
| MDA_W4_16_DFMT0 | A10h     |
| MDA_W5_16_DFMT0 | A14h     |
| MDA_W6_16_DFMT0 | A18h     |
| MDA_W7_16_DFMT0 | A1Ch     |
| MDA_W0_17_DFMT0 | A20h     |
| MDA_W1_17_DFMT0 | A24h     |
| MDA_W2_17_DFMT0 | A28h     |
| MDA_W3_17_DFMT0 | A2Ch     |
| MDA_W4_17_DFMT0 | A30h     |
| MDA_W5_17_DFMT0 | A34h     |
| MDA_W6_17_DFMT0 | A38h     |
| MDA_W7_17_DFMT0 | A3Ch     |
| MDA_W0_18_DFMT0 | A40h     |
| MDA_W1_18_DFMT0 | A44h     |
| MDA_W2_18_DFMT0 | A48h     |
| MDA_W3_18_DFMT0 | A4Ch     |
| MDA_W4_18_DFMT0 | A50h     |
| MDA_W5_18_DFMT0 | A54h     |

Table continues on the next page...

Extended Resource Domain Controller (XRDC)

Table continued from the previous page...

| Register        | Offset   |
|-----------------|----------|
| MDA_W6_18_DFMT0 | A58h     |
| MDA_W7_18_DFMT0 | A5Ch     |

## Function

Specifies the information used by the MDAC to assign a core bus master to a specific domain (DID). For more information, see Master domain assignment controller (MDAC).

Access: Secure privileged read/write

## Diagram

<!-- image -->

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                               |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 VLD  | Valid Specifies whether this domain assignment is valid. In other words, if VLD and CR[GVLD] are both asserted, XRDCuses the configuration in this register in the domain assignment process. If CR[GVLD] is set to 1 and VLD is set to 0 then every transaction from this master will be assigned a DID of 0. This field has no effect unless XRDC is enabled (CR[GVLD] = 1). 0b - Invalid 1b - Valid |
| 30 LK1  | Lock Prohibits writes to this register.  If unlocked, this register accepts any secure privileged write.  If locked, you cannot write to this register and it remains read-only until after the next reset. This field behaves differently for register reads and writes. NOTE                                                                                                                       |

Table continues on the next page...

## Table continued from the previous page...

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                      |
|-----------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|           | When reading 0b - Unlocked 1b - Locks When writing 0b - No effect 1b - Locks                                                                                                                                                                                                                                                                                                  |
| 29 DFMT   | Domain Format Indicates the domain assignment format. 0b - Core bus master domain assignment (DFMT0)                                                                                                                                                                                                                                                                          |
| 28 -      | Reserved                                                                                                                                                                                                                                                                                                                                                                      |
| 27-24 -   | Reserved                                                                                                                                                                                                                                                                                                                                                                      |
| 23-22 -   | Reserved                                                                                                                                                                                                                                                                                                                                                                      |
| 21-16 PID | Process Identifier Specifies the PID to be combined with the PIDM field and included in the domain assignment process. This field applies only if PID is enabled (PE = 1).                                                                                                                                                                                                    |
| 15-14 -   | Reserved                                                                                                                                                                                                                                                                                                                                                                      |
| 13-8 PIDM | Process Identifier Mask Specifies a mask applied to the PID to support including multiple PIDs in the domain hit determination. For each bit asserted in PIDM, the corresponding bit of the PID is ignored in the comparison. This field applies only if PID is enabled (PE = 1).                                                                                             |
| 7-6 PE    | Process Identifier Enable Enables the optional inclusion of PID, qualified by PIDM, in the domain hit evaluation. This inclusion supports the definition of inclusive or exclusive sets of masked PID values. 00b-01b - No PID is included 10b - Partial domain hit = (PID & ~PIDM) == (PIDm[PID] & ~PIDM) 11b - Partial domain hit = ~((PID & ~PIDM) == (PIDm[PID] & ~PIDM)) |
| 5-4 DIDS  | DID Select Selects the source of the DID.                                                                                                                                                                                                                                                                                                                                     |

Table continues on the next page...

Table continued from the previous page...

| Field   | Function                                                                                                                                                                                     |
|---------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|         | 00b - Use the DID field of this register 01b - Use the input DID 10b - Concatenate bits 3-2 of this register with the least significant 2 bits of the input DID (DID_in[1:0]) 11b - Reserved |
| 3       | Reserved                                                                                                                                                                                     |
| 2-0 DID | Domain Identifier Specifies the DID. DIDS controls whether and how this value is used.                                                                                                       |

## 15.7.3.15 Master Domain Assignment (MDA\_W0\_2\_DFMT1 - MDA\_W0\_21\_DFMT1)

## Offset

| Register        | Offset   |
|-----------------|----------|
| MDA_W0_2_DFMT1  | 840h     |
| MDA_W0_3_DFMT1  | 860h     |
| MDA_W0_4_DFMT1  | 880h     |
| MDA_W0_5_DFMT1  | 8A0h     |
| MDA_W0_6_DFMT1  | 8C0h     |
| MDA_W0_7_DFMT1  | 8E0h     |
| MDA_W0_11_DFMT1 | 960h     |
| MDA_W0_12_DFMT1 | 980h     |
| MDA_W0_15_DFMT1 | 9E0h     |
| MDA_W0_19_DFMT1 | A60h     |
| MDA_W0_20_DFMT1 | A80h     |
| MDA_W0_21_DFMT1 | AA0h     |

## Function

Specifies the information used by the MDAC to assign a bus master to a specific domain (DID). For more information, see Master domain assignment controller (MDAC).

Access: Secure privileged read/write

## Diagram

Extended Resource Domain Controller (XRDC)

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22     | 21     | 20     | 19     | 18     | 17     | 16     |
|--------|------|------|------|------|------|------|------|------|------|--------|--------|--------|--------|--------|--------|--------|
| R      | VLD  | LK1  | DFMT | 0    | 0    | 0    | 0    | 0    | 0    | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| W      |      |      |      |      |      |      |      |      |      |        |        |        |        |        |        |        |
| Reset  | 0    | 0    | 1    | 0    | 0    | 0    | 0    | 0    | 0    | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6 5    |        | 4      | 3      | 2      | 1      | 0      |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | DIDB | SA   | 0      | 0      | 0      | 0      | 0      | 0      | 0      |
| W      |      |      |      |      |      |      |      | DIDB | SA   | PA DID | PA DID | PA DID | PA DID | PA DID | PA DID | PA DID |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

## Fields

| Field   | Function                                                                                                                                                                                                                                                                                                                                                                                               |
|---------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 VLD  | Valid Specifies whether this domain assignment is valid. In other words, if VLD and CR[GVLD] are both asserted, XRDCuses the configuration in this register in the domain assignment process. If CR[GVLD] is set to 1 and VLD is set to 0 then every transaction from this master will be assigned a DID of 0. This field has no effect unless XRDC is enabled (CR[GVLD] = 1). 0b - Invalid 1b - Valid |
| 30 LK1  | Lock Prohibits writes to this register.  If unlocked, this register accepts any secure privileged write.  If locked, you cannot write to this register and it remains read-only until after the next reset. This field behaves differently for register reads and writes. NOTE When reading 0b - Unlocked 1b - Locks When writing 0b - No effect 1b - Locks                                          |
| 29 DFMT | Domain Format Indicates the domain assignment format. 1b - Bus master domain assignment (DFMT1)                                                                                                                                                                                                                                                                                                        |
| 28      | Reserved                                                                                                                                                                                                                                                                                                                                                                                               |

Table continues on the next page...

## Table continued from the previous page...

| Field   | Function                                                                                                                                                                                                                                                                            |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| -       |                                                                                                                                                                                                                                                                                     |
| 23-9 -  | Reserved                                                                                                                                                                                                                                                                            |
| 8 DIDB  | DID Bypass Enables bypassing of an input DID as the domain identifier for this master. This capability allows noncore masters (for example, a DMA) to appear as a core. After this field is set to 1, it remains at that value until the next reset. 0b - Bypass DID input. Use DID |
| 7-6 SA  | Secure Attribute Specifies the secure attribute. If SA = 1X or VLD = 0, use the secure attribute input from the master. NOTE 00b - Force to secure 01b - Force to nonsecure 1xb - Use secure attribute from the master                                                              |
| 5-4 PA  | Privileged Attribute Specifies the privileged (supervisor/user) attribute. If PA = 1X or VLD = 0, use the privileged attribute input from the master. NOTE 00b - Force to user 01b - Force to privileged 1xb - Use privileged attribute from the master                             |
| 3 -     | Reserved                                                                                                                                                                                                                                                                            |
| 2-0 DID | Domain Identifier Specifies the DID.                                                                                                                                                                                                                                                |

Extended Resource Domain Controller (XRDC)

## 15.7.3.16 Peripheral Domain Access Control Word 0 (PDAC\_W0\_0 - PDAC\_W0\_408)

## Offset

| Register   | Offset   |
|------------|----------|
| PDAC_W0_0  | 1000h    |
| PDAC_W0_1  | 1008h    |
| PDAC_W0_2  | 1010h    |
| PDAC_W0_3  | 1018h    |
| PDAC_W0_4  | 1020h    |
| PDAC_W0_5  | 1028h    |
| PDAC_W0_6  | 1030h    |
| PDAC_W0_7  | 1038h    |
| PDAC_W0_8  | 1040h    |
| PDAC_W0_9  | 1048h    |
| PDAC_W0_10 | 1050h    |
| PDAC_W0_11 | 1058h    |
| PDAC_W0_12 | 1060h    |
| PDAC_W0_13 | 1068h    |
| PDAC_W0_14 | 1070h    |
| PDAC_W0_15 | 1078h    |
| PDAC_W0_16 | 1080h    |
| PDAC_W0_17 | 1088h    |
| PDAC_W0_18 | 1090h    |
| PDAC_W0_19 | 1098h    |
| PDAC_W0_20 | 10A0h    |
| PDAC_W0_21 | 10A8h    |
| PDAC_W0_22 | 10B0h    |
| PDAC_W0_23 | 10B8h    |
| PDAC_W0_24 | 10C0h    |
| PDAC_W0_25 | 10C8h    |
| PDAC_W0_26 | 10D0h    |
| PDAC_W0_27 | 10D8h    |
| PDAC_W0_28 | 10E0h    |
| PDAC_W0_29 | 10E8h    |

Table continues on the next page...

Table continued from the previous page...

| Register    | Offset   |
|-------------|----------|
| PDAC_W0_30  | 10F0h    |
| PDAC_W0_31  | 10F8h    |
| PDAC_W0_128 | 1400h    |
| PDAC_W0_129 | 1408h    |
| PDAC_W0_130 | 1410h    |
| PDAC_W0_131 | 1418h    |
| PDAC_W0_132 | 1420h    |
| PDAC_W0_133 | 1428h    |
| PDAC_W0_134 | 1430h    |
| PDAC_W0_135 | 1438h    |
| PDAC_W0_136 | 1440h    |
| PDAC_W0_137 | 1448h    |
| PDAC_W0_138 | 1450h    |
| PDAC_W0_139 | 1458h    |
| PDAC_W0_140 | 1460h    |
| PDAC_W0_141 | 1468h    |
| PDAC_W0_142 | 1470h    |
| PDAC_W0_143 | 1478h    |
| PDAC_W0_144 | 1480h    |
| PDAC_W0_145 | 1488h    |
| PDAC_W0_146 | 1490h    |
| PDAC_W0_147 | 1498h    |
| PDAC_W0_148 | 14A0h    |
| PDAC_W0_149 | 14A8h    |
| PDAC_W0_150 | 14B0h    |
| PDAC_W0_151 | 14B8h    |
| PDAC_W0_152 | 14C0h    |
| PDAC_W0_153 | 14C8h    |
| PDAC_W0_154 | 14D0h    |
| PDAC_W0_155 | 14D8h    |
| PDAC_W0_156 | 14E0h    |
| PDAC_W0_157 | 14E8h    |

Table continues on the next page...

Extended Resource Domain Controller (XRDC)

Table continued from the previous page...

| Register    | Offset   |
|-------------|----------|
| PDAC_W0_158 | 14F0h    |
| PDAC_W0_159 | 14F8h    |
| PDAC_W0_256 | 1800h    |
| PDAC_W0_257 | 1808h    |
| PDAC_W0_258 | 1810h    |
| PDAC_W0_259 | 1818h    |
| PDAC_W0_260 | 1820h    |
| PDAC_W0_261 | 1828h    |
| PDAC_W0_262 | 1830h    |
| PDAC_W0_263 | 1838h    |
| PDAC_W0_264 | 1840h    |
| PDAC_W0_265 | 1848h    |
| PDAC_W0_266 | 1850h    |
| PDAC_W0_267 | 1858h    |
| PDAC_W0_268 | 1860h    |
| PDAC_W0_269 | 1868h    |
| PDAC_W0_270 | 1870h    |
| PDAC_W0_271 | 1878h    |
| PDAC_W0_272 | 1880h    |
| PDAC_W0_273 | 1888h    |
| PDAC_W0_274 | 1890h    |
| PDAC_W0_275 | 1898h    |
| PDAC_W0_276 | 18A0h    |
| PDAC_W0_277 | 18A8h    |
| PDAC_W0_278 | 18B0h    |
| PDAC_W0_279 | 18B8h    |
| PDAC_W0_280 | 18C0h    |
| PDAC_W0_281 | 18C8h    |
| PDAC_W0_282 | 18D0h    |
| PDAC_W0_283 | 18D8h    |
| PDAC_W0_284 | 18E0h    |
| PDAC_W0_285 | 18E8h    |

Table continues on the next page...

Extended Resource Domain Controller (XRDC)

Table continued from the previous page...

| Register    | Offset   |
|-------------|----------|
| PDAC_W0_286 | 18F0h    |
| PDAC_W0_287 | 18F8h    |
| PDAC_W0_384 | 1C00h    |
| PDAC_W0_385 | 1C08h    |
| PDAC_W0_386 | 1C10h    |
| PDAC_W0_387 | 1C18h    |
| PDAC_W0_388 | 1C20h    |
| PDAC_W0_389 | 1C28h    |
| PDAC_W0_390 | 1C30h    |
| PDAC_W0_391 | 1C38h    |
| PDAC_W0_392 | 1C40h    |
| PDAC_W0_393 | 1C48h    |
| PDAC_W0_394 | 1C50h    |
| PDAC_W0_395 | 1C58h    |
| PDAC_W0_396 | 1C60h    |
| PDAC_W0_397 | 1C68h    |
| PDAC_W0_398 | 1C70h    |
| PDAC_W0_400 | 1C80h    |
| PDAC_W0_401 | 1C88h    |
| PDAC_W0_406 | 1CB0h    |
| PDAC_W0_407 | 1CB8h    |
| PDAC_W0_408 | 1CC0h    |

## Function

In conjunction with PDAC\_W1\_s, specifies the ACP configuration for peripheral slot s. The ACP controls access to the peripheral by all masters within the domain. For the available ACPs, see Domain ACP specification. For more information, see Peripheral access controller (PAC).

Access: Secure privileged read/write

Extended Resource Domain Controller (XRDC)

## Diagram

<!-- image -->

| Bits   | 31     | 30    | 29    | 28    | 27   | 26    | 25   | 24   | 23    | 22   | 21   | 20    | 19    | 18   | 17    | 16    |
|--------|--------|-------|-------|-------|------|-------|------|------|-------|------|------|-------|-------|------|-------|-------|
| R W    | 0      | SE    | 0     | 0     |      | SNUM  |      |      | D7ACP |      |      |       | D6ACP |      |       | D5ACP |
| Reset  | 0      | 0     | 0     | 0     | 0    | 0     | 0    | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0     | 0     |
| Bits   | 15     | 14    | 13    | 12    | 11   | 10    | 9    | 8    | 7     | 6    | 5    | 4     | 3     | 2    | 1     | 0     |
| R W    | D5AC P | D4ACP | D4ACP | D4ACP |      | D3ACP |      |      | D2ACP |      |      | D1ACP |       |      | D0ACP |       |
| Reset  | 0      | 0     | 0     | 0     | 0    | 0     | 0    | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0     | 0     |

## Fields

| Field                                                                                            | Function                                                                                                                                                                                                                                              |
|--------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 -                                                                                             | Reserved                                                                                                                                                                                                                                              |
| 30 SE                                                                                            | Semaphore Enable Enables the inclusion of the semaphore specified in SNUM in the D d ACP evaluation. 0b - Disables 1b - Enables                                                                                                                       |
| 29-28 -                                                                                          | Reserved                                                                                                                                                                                                                                              |
| 27-24 SNUM                                                                                       | Semaphore Number Specifies the hardware semaphore to include in the D d ACP access evaluation. This field applies only if you enable semaphore (write 1 to SE).                                                                                       |
| 23-21: D7ACP 20-18: D6ACP 17-15: D5ACP 14-12: D4ACP 11-9: D3ACP 8-6: D2ACP 5-3: D1ACP 2-0: D0ACP | Domain Access Control Policy Specifies the ACP for the associated domain. This field applies only for a supported DID; if the DID is not implemented, the field is read-only zero (no access rights). For field values, see Domain ACP specification. |

Extended Resource Domain Controller (XRDC)

Extended Resource Domain Controller (XRDC)

## 15.7.3.17 Peripheral Domain Access Control Word 1 (PDAC\_W1\_0 - PDAC\_W1\_408)

## Offset

| Register   | Offset   |
|------------|----------|
| PDAC_W1_0  | 1004h    |
| PDAC_W1_1  | 100Ch    |
| PDAC_W1_2  | 1014h    |
| PDAC_W1_3  | 101Ch    |
| PDAC_W1_4  | 1024h    |
| PDAC_W1_5  | 102Ch    |
| PDAC_W1_6  | 1034h    |
| PDAC_W1_7  | 103Ch    |
| PDAC_W1_8  | 1044h    |
| PDAC_W1_9  | 104Ch    |
| PDAC_W1_10 | 1054h    |
| PDAC_W1_11 | 105Ch    |
| PDAC_W1_12 | 1064h    |
| PDAC_W1_13 | 106Ch    |
| PDAC_W1_14 | 1074h    |
| PDAC_W1_15 | 107Ch    |
| PDAC_W1_16 | 1084h    |
| PDAC_W1_17 | 108Ch    |
| PDAC_W1_18 | 1094h    |
| PDAC_W1_19 | 109Ch    |
| PDAC_W1_20 | 10A4h    |
| PDAC_W1_21 | 10ACh    |
| PDAC_W1_22 | 10B4h    |
| PDAC_W1_23 | 10BCh    |
| PDAC_W1_24 | 10C4h    |
| PDAC_W1_25 | 10CCh    |
| PDAC_W1_26 | 10D4h    |
| PDAC_W1_27 | 10DCh    |
| PDAC_W1_28 | 10E4h    |
| PDAC_W1_29 | 10ECh    |

Table continues on the next page...

Table continued from the previous page...

| Register    | Offset   |
|-------------|----------|
| PDAC_W1_30  | 10F4h    |
| PDAC_W1_31  | 10FCh    |
| PDAC_W1_128 | 1404h    |
| PDAC_W1_129 | 140Ch    |
| PDAC_W1_130 | 1414h    |
| PDAC_W1_131 | 141Ch    |
| PDAC_W1_132 | 1424h    |
| PDAC_W1_133 | 142Ch    |
| PDAC_W1_134 | 1434h    |
| PDAC_W1_135 | 143Ch    |
| PDAC_W1_136 | 1444h    |
| PDAC_W1_137 | 144Ch    |
| PDAC_W1_138 | 1454h    |
| PDAC_W1_139 | 145Ch    |
| PDAC_W1_140 | 1464h    |
| PDAC_W1_141 | 146Ch    |
| PDAC_W1_142 | 1474h    |
| PDAC_W1_143 | 147Ch    |
| PDAC_W1_144 | 1484h    |
| PDAC_W1_145 | 148Ch    |
| PDAC_W1_146 | 1494h    |
| PDAC_W1_147 | 149Ch    |
| PDAC_W1_148 | 14A4h    |
| PDAC_W1_149 | 14ACh    |
| PDAC_W1_150 | 14B4h    |
| PDAC_W1_151 | 14BCh    |
| PDAC_W1_152 | 14C4h    |
| PDAC_W1_153 | 14CCh    |
| PDAC_W1_154 | 14D4h    |
| PDAC_W1_155 | 14DCh    |
| PDAC_W1_156 | 14E4h    |
| PDAC_W1_157 | 14ECh    |

Table continues on the next page...

Extended Resource Domain Controller (XRDC)

Table continued from the previous page...

| Register    | Offset   |
|-------------|----------|
| PDAC_W1_158 | 14F4h    |
| PDAC_W1_159 | 14FCh    |
| PDAC_W1_256 | 1804h    |
| PDAC_W1_257 | 180Ch    |
| PDAC_W1_258 | 1814h    |
| PDAC_W1_259 | 181Ch    |
| PDAC_W1_260 | 1824h    |
| PDAC_W1_261 | 182Ch    |
| PDAC_W1_262 | 1834h    |
| PDAC_W1_263 | 183Ch    |
| PDAC_W1_264 | 1844h    |
| PDAC_W1_265 | 184Ch    |
| PDAC_W1_266 | 1854h    |
| PDAC_W1_267 | 185Ch    |
| PDAC_W1_268 | 1864h    |
| PDAC_W1_269 | 186Ch    |
| PDAC_W1_270 | 1874h    |
| PDAC_W1_271 | 187Ch    |
| PDAC_W1_272 | 1884h    |
| PDAC_W1_273 | 188Ch    |
| PDAC_W1_274 | 1894h    |
| PDAC_W1_275 | 189Ch    |
| PDAC_W1_276 | 18A4h    |
| PDAC_W1_277 | 18ACh    |
| PDAC_W1_278 | 18B4h    |
| PDAC_W1_279 | 18BCh    |
| PDAC_W1_280 | 18C4h    |
| PDAC_W1_281 | 18CCh    |
| PDAC_W1_282 | 18D4h    |
| PDAC_W1_283 | 18DCh    |
| PDAC_W1_284 | 18E4h    |
| PDAC_W1_285 | 18ECh    |

Table continues on the next page...

Extended Resource Domain Controller (XRDC)

Table continued from the previous page...

| Register    | Offset   |
|-------------|----------|
| PDAC_W1_286 | 18F4h    |
| PDAC_W1_287 | 18FCh    |
| PDAC_W1_384 | 1C04h    |
| PDAC_W1_385 | 1C0Ch    |
| PDAC_W1_386 | 1C14h    |
| PDAC_W1_387 | 1C1Ch    |
| PDAC_W1_388 | 1C24h    |
| PDAC_W1_389 | 1C2Ch    |
| PDAC_W1_390 | 1C34h    |
| PDAC_W1_391 | 1C3Ch    |
| PDAC_W1_392 | 1C44h    |
| PDAC_W1_393 | 1C4Ch    |
| PDAC_W1_394 | 1C54h    |
| PDAC_W1_395 | 1C5Ch    |
| PDAC_W1_396 | 1C64h    |
| PDAC_W1_397 | 1C6Ch    |
| PDAC_W1_398 | 1C74h    |
| PDAC_W1_400 | 1C84h    |
| PDAC_W1_401 | 1C8Ch    |
| PDAC_W1_406 | 1CB4h    |
| PDAC_W1_407 | 1CBCh    |
| PDAC_W1_408 | 1CC4h    |

## Function

In conjunction with PDAC\_W0\_s, specifies the ACP configuration for peripheral slot s.

Access: Secure privileged read/write

Extended Resource Domain Controller (XRDC)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | VLD  | LK2  |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | VLD  |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                   |
|-----------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 VLD    | Valid Specifies whether this domain assignment is valid. In other words, if VLD and CR[GVLD] are both asserted, XRDC uses the configuration in this pair of registers. If either CR[GVLD] or this field is 0, all accesses to the peripheral are allowed. To support a coherent register state, any write to PDAC_W0_ s forces this field to zero. This field has no effect unless XRDC is enabled (CR[GVLD] = 1). 0b - Invalid 1b - Valid |
| 30-29 LK2 | Lock Limits or prohibits writes to the set of PDAC words (PDAC_W0_ s and PDAC_W1_ s ) for this peripheral slot. When you assert a bit in this field, it remains asserted until the next module reset. 00b-01b - Both words can be written to 10b - Domain d can update only its associated DdACP field-all other fields are read-only 11b - Locks (both words are read-only)                                                               |
| 28-24 -   | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| 23-0 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                   |

## 15.7.3.18 Memory Region Descriptor Word 0 (MRGD\_W0\_0 - MRGD\_W0\_223)

## Offset

Registers in this array exist only for the following combinations of index values.

Extended Resource Domain Controller (XRDC)

| Index n     | Index m   |
|-------------|-----------|
| 0, 2-10, 13 | 0-15      |
| 11          | 0-11      |
| 12          | 0-3       |

| Register             | Offset                         |
|----------------------|--------------------------------|
| MRGD_W0_(n * 16 + m) | 2000h + (n  200h) + (m  20h) |

## Function

Specifies the starting address of memory region r.

## Diagram

<!-- image -->

## Fields

| Field        | Function                                                                                                                                                                                             |
|--------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31-1 SRTADDR | Start Address Specifies bits 35-5 of the 0-modulo 32-byte start address of the memory region. The minimum region size is 32 bytes. This field expects the address to be shifted 4 bits to the right. |
| 0            | Reserved                                                                                                                                                                                             |

## 15.7.3.19 Memory Region Descriptor Word 1 (MRGD\_W1\_0 - MRGD\_W1\_223)

## Offset

Registers in this array exist only for the following combinations of index values.

| Index n     | Index m   |
|-------------|-----------|
| 0, 2-10, 13 | 0-15      |
| 11          | 0-11      |
| 12          | 0-3       |

| Register             | Offset                         |
|----------------------|--------------------------------|
| MRGD_W1_(n * 16 + m) | 2004h + (n  200h) + (m  20h) |

## Function

Specifies the ending address of memory region r.

## Diagram

<!-- image -->

| Bits   | 31      | 30      | 29      | 28      | 27      | 26      | 25      | 24      | 23      | 22      | 21      | 20      | 19      | 18      | 17      | 16   |
|--------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|------|
| R W    |         |         |         |         |         |         |         | ENDADDR |         |         |         |         |         |         |         |      |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0    |
| Bits   | 15      | 14      | 13      | 12      | 11      | 10      | 9       | 8       | 7       | 6       | 5       | 4       | 3       | 2       | 1       | 0    |
| R      |         |         |         |         |         |         |         |         |         |         |         |         |         |         |         | 1    |
| W      | ENDADDR | ENDADDR | ENDADDR | ENDADDR | ENDADDR | ENDADDR | ENDADDR | ENDADDR | ENDADDR | ENDADDR | ENDADDR | ENDADDR | ENDADDR | ENDADDR | ENDADDR |      |
| Reset  | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 0       | 1    |

## Fields

| Field   | Function                                                                      |
|---------|-------------------------------------------------------------------------------|
| 31-1    | End Address                                                                   |
| ENDADDR | Specifies bits 35-5 of the 31-modulo 32-byte end address of memory region r . |
| 0       | Reserved                                                                      |
| -       |                                                                               |

## 15.7.3.20 Memory Region Descriptor Word 2 (MRGD\_W2\_0 - MRGD\_W2\_223)

## Offset

Registers in this array exist only for the following combinations of index values.

| Index n     | Index m   |
|-------------|-----------|
| 0, 2-10, 13 | 0-15      |

Table continues on the next page...

Table continued from the previous page...

|   Index n | Index m   |
|-----------|-----------|
|        11 | 0-11      |
|        12 | 0-3       |

| Register             | Offset                         |
|----------------------|--------------------------------|
| MRGD_W2_(n * 16 + m) | 2008h + (n  200h) + (m  20h) |

## Function

Specifies the ACP for the associated domain. The encodings specify read and write access capabilities based on the four operating states. This field applies only for a supported DID; if the DID is not implemented, the field is read-only zero (no access rights).

For field values, see Domain ACP specification.

## Diagram

<!-- image -->

| Bits   | 31     | 30    | 29    | 28    | 27   | 26    | 25   | 24   | 23    | 22    | 21   | 20    | 19    | 18    | 17    | 16    |
|--------|--------|-------|-------|-------|------|-------|------|------|-------|-------|------|-------|-------|-------|-------|-------|
| R W    | 0      | SE    | 0     | 0     |      | SNUM  |      |      | D7ACP |       |      | D6ACP | D6ACP | D6ACP | D5ACP | D5ACP |
| Reset  | 0      | 0     | 0     | 0     | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0     | 0     | 0     | 0     | 0     |
| Bits   | 15     | 14    | 13    | 12    | 11   | 10    | 9    | 8    | 7     | 6     | 5    | 4     | 3     | 2     | 1     | 0     |
| R W    | D5AC P | D4ACP | D4ACP | D4ACP |      | D3ACP |      |      | D2ACP | D2ACP |      | D1ACP | D1ACP |       | D0ACP | D0ACP |
| Reset  | 0      | 0     | 0     | 0     | 0    | 0     | 0    | 0    | 0     | 0     | 0    | 0     | 0     | 0     | 0     | 0     |

## Fields

| Field   | Function                                                                                                                        |
|---------|---------------------------------------------------------------------------------------------------------------------------------|
| 31      | Reserved                                                                                                                        |
| 30 SE   | Semaphore Enable Enables the inclusion of the semaphore specified in SNUM in the D d ACP evaluation. 0b - Disables 1b - Enables |
| 29-28 - | Reserved                                                                                                                        |

Table continues on the next page...

## Table continued from the previous page...

| Field                                                                               | Function                                                                                                                                                                                                                                              |
|-------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 27-24 SNUM                                                                          | Semaphore Number Specifies the hardware semaphore to include in the D d ACP access evaluation. This field applies only if                                                                                                                             |
| 23-21: D7ACP                                                                        | you enable semaphore (write 1 to SE).                                                                                                                                                                                                                 |
| 20-18: D6ACP 17-15: D5ACP 14-12: D4ACP 11-9: D3ACP 8-6: D2ACP 5-3: D1ACP 2-0: D0ACP | Domain Access Control Policy Specifies the ACP for the associated domain. This field applies only for a supported DID; if the DID is not implemented, the field is read-only zero (no access rights). For field values, see Domain ACP specification. |

## 15.7.3.21 Memory Region Descriptor Word 3 (MRGD\_W3\_0 - MRGD\_W3\_223)

## Offset

Registers in this array exist only for the following combinations of index values.

| Index n     | Index m   |
|-------------|-----------|
| 0, 2-10, 13 | 0-15      |
| 11          | 0-11      |
| 12          | 0-3       |

| Register             | Offset                         |
|----------------------|--------------------------------|
| MRGD_W3_(n * 16 + m) | 200Ch + (n  200h) + (m  20h) |

## Function

Specifies whether this memory region descriptor is enabled and limits or prohibits writes to it.

Extended Resource Domain Controller (XRDC)

## Diagram

<!-- image -->

| Bits   | 31   | 30   | 29   | 28   | 27   | 26   | 25   | 24   | 23   | 22   | 21   | 20   | 19   | 18   | 17   | 16   |
|--------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|------|
| R      | VLD  | LK2  |      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      | VLD  |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| Bits   | 15   | 14   | 13   | 12   | 11   | 10   | 9    | 8    | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| R      | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |
| W      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |      |
| Reset  | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

## Fields

| Field     | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 31 VLD    | Valid Specifies whether this domain assignment is valid. In other words, if VLD and CR[GVLD] are both asserted, XRDC uses the configuration in this set of registers. If CR[GVLD] is 0, all accesses to the memory are allowed. If CR[GVLD] is 1 and VLD is 0, all accesses are blocked. To support a coherent register state, a write to any of the MRGD W0-W2 registers forces this field to zero. This field has no effect unless XRDC is enabled (CR[GVLD] = 1). 0b - Invalid 1b - Valid |
| 30-29 LK2 | Lock Limits or prohibits writes to the set of MRGD words (MRGD_W w _ r ) for this memory region. When you assert a bit in this field, it remains asserted until the next module reset. 00b - All words in the set can be written to 01b - Reserved 10b - Domain d can update only its associated DdACP field; all other fields are read-only 11b - Locks (all words are read-only)                                                                                                           |
| 28-24 -   | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| 23-0 -    | Reserved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |

## 15.7.4 XRDC\_1 register descriptions

## 15.7.4.1 XRDC\_1 memory map

XRDC\_1 base address: 4400\_4000h

Extended Resource Domain Controller (XRDC)

Extended Resource Domain Controller (XRDC)

| Offset      | Register                                         |   Width (In bits) | Access   | Reset value   |
|-------------|--------------------------------------------------|-------------------|----------|---------------|
| 0h          | Control (CR)                                     |                32 | RW       | 0000_008Ah    |
| F0h         | Hardware Configuration 0 (HWCFG0)                |                32 | R        | 1005_0707h    |
| F4h         | Hardware Configuration 1 (HWCFG1)                |                32 | R        | See section   |
| F8h         | Hardware Configuration 2 (HWCFG2)                |                32 | R        | 0000_0000h    |
| 100h        | Master Domain Assignment Configuration (MDACFG0) |                 8 | R        | 81h           |
| 101h        | Master Domain Assignment Configuration (MDACFG1) |                 8 | R        | 81h           |
| 102h        | Master Domain Assignment Configuration (MDACFG2) |                 8 | R        | 81h           |
| 103h        | Master Domain Assignment Configuration (MDACFG3) |                 8 | R        | 81h           |
| 104h        | Master Domain Assignment Configuration (MDACFG4) |                 8 | R        | 81h           |
| 105h        | Master Domain Assignment Configuration (MDACFG5) |                 8 | R        | 81h           |
| 106h        | Master Domain Assignment Configuration (MDACFG6) |                 8 | R        | 81h           |
| 107h        | Master Domain Assignment Configuration (MDACFG7) |                 8 | R        | 81h           |
| 140h        | Memory Region Configuration (MRCFG0)             |                 8 | R        | 04h           |
| 141h        | Memory Region Configuration (MRCFG1)             |                 8 | R        | 04h           |
| 142h        | Memory Region Configuration (MRCFG2)             |                 8 | R        | 10h           |
| 143h        | Memory Region Configuration (MRCFG3)             |                 8 | R        | 04h           |
| 144h        | Memory Region Configuration (MRCFG4)             |                 8 | R        | 04h           |
| 145h        | Memory Region Configuration (MRCFG5)             |                 8 | R        | 04h           |
| 200h - 21Ch | Domain Error Location (DERRLOC0 - DERRLOC7)      |                32 | R        | 0000_0000h    |
| 400h        | Domain Error Word 0 (DERR_W0_0)                  |                32 | R        | 0000_0000h    |
| 404h        | Domain Error Word 1 (DERR_W1_0)                  |                32 | R        | 0000_0000h    |
| 408h        | Domain Error Word 2 (DERR_W2_0)                  |                32 | R        | 0000_0000h    |
| 40Ch        | Domain Error Word 3 (DERR_W3_0)                  |                32 | RW       | 0000_0000h    |
| 410h        | Domain Error Word 0 (DERR_W0_1)                  |                32 | R        | 0000_0000h    |
| 414h        | Domain Error Word 1 (DERR_W1_1)                  |                32 | R        | 0000_0000h    |
| 418h        | Domain Error Word 2 (DERR_W2_1)                  |                32 | R        | 0000_0000h    |
| 41Ch        | Domain Error Word 3 (DERR_W3_1)                  |                32 | RW       | 0000_0000h    |
| 420h        | Domain Error Word 0 (DERR_W0_2)                  |                32 | R        | 0000_0000h    |
| 424h        | Domain Error Word 1 (DERR_W1_2)                  |                32 | R        | 0000_0000h    |
| 428h        | Domain Error Word 2 (DERR_W2_2)                  |                32 | R        | 0000_0000h    |
| 42Ch        | Domain Error Word 3 (DERR_W3_2)                  |                32 | RW       | 0000_0000h    |
| 430h        | Domain Error Word 0 (DERR_W0_3)                  |                32 | R        | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                            |   Width (In bits) | Access   | Reset value   |
|----------|-----------------------------------------------------|-------------------|----------|---------------|
| 434h     | Domain Error Word 1 (DERR_W1_3)                     |                32 | R        | 0000_0000h    |
| 438h     | Domain Error Word 2 (DERR_W2_3)                     |                32 | R        | 0000_0000h    |
| 43Ch     | Domain Error Word 3 (DERR_W3_3)                     |                32 | RW       | 0000_0000h    |
| 440h     | Domain Error Word 0 (DERR_W0_4)                     |                32 | R        | 0000_0000h    |
| 444h     | Domain Error Word 1 (DERR_W1_4)                     |                32 | R        | 0000_0000h    |
| 448h     | Domain Error Word 2 (DERR_W2_4)                     |                32 | R        | 0000_0000h    |
| 44Ch     | Domain Error Word 3 (DERR_W3_4)                     |                32 | RW       | 0000_0000h    |
| 450h     | Domain Error Word 0 (DERR_W0_5)                     |                32 | R        | 0000_0000h    |
| 454h     | Domain Error Word 1 (DERR_W1_5)                     |                32 | R        | 0000_0000h    |
| 458h     | Domain Error Word 2 (DERR_W2_5)                     |                32 | R        | 0000_0000h    |
| 45Ch     | Domain Error Word 3 (DERR_W3_5)                     |                32 | RW       | 0000_0000h    |
| 500h     | Domain Error Word 0 (DERR_W0_16)                    |                32 | R        | 0000_0000h    |
| 504h     | Domain Error Word 1 (DERR_W1_16)                    |                32 | R        | 0000_0000h    |
| 508h     | Domain Error Word 2 (DERR_W2_16)                    |                32 | R        | 0000_0000h    |
| 50Ch     | Domain Error Word 3 (DERR_W3_16)                    |                32 | RW       | 0000_0000h    |
| 800h     | Master Domain Assignment (MDA_W0_0_DFMT1)           |                32 | RW       | 2000_0000h    |
| 820h     | Master Domain Assignment (MDA_W0_1_DFMT1)           |                32 | RW       | 2000_0000h    |
| 840h     | Master Domain Assignment (MDA_W0_2_DFMT1)           |                32 | RW       | 2000_0000h    |
| 860h     | Master Domain Assignment (MDA_W0_3_DFMT1)           |                32 | RW       | 2000_0000h    |
| 880h     | Master Domain Assignment (MDA_W0_4_DFMT1)           |                32 | RW       | 2000_0000h    |
| 8A0h     | Master Domain Assignment (MDA_W0_5_DFMT1)           |                32 | RW       | 2000_0000h    |
| 8C0h     | Master Domain Assignment (MDA_W0_6_DFMT1)           |                32 | RW       | 2000_0000h    |
| 8E0h     | Master Domain Assignment (MDA_W0_7_DFMT1)           |                32 | RW       | 2000_0000h    |
| 1000h    | Peripheral Domain Access Control Word 0 (PDAC_W0_0) |                32 | RW       | 0000_0000h    |
| 1004h    | Peripheral Domain Access Control Word 1 (PDAC_W1_0) |                32 | RW       | 0000_0000h    |
| 1008h    | Peripheral Domain Access Control Word 0 (PDAC_W0_1) |                32 | RW       | 0000_0000h    |
| 100Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_1) |                32 | RW       | 0000_0000h    |
| 1010h    | Peripheral Domain Access Control Word 0 (PDAC_W0_2) |                32 | RW       | 0000_0000h    |
| 1014h    | Peripheral Domain Access Control Word 1 (PDAC_W1_2) |                32 | RW       | 0000_0000h    |
| 1018h    | Peripheral Domain Access Control Word 0 (PDAC_W0_3) |                32 | RW       | 0000_0000h    |
| 101Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_3) |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                             |   Width (In bits) | Access   | Reset value   |
|----------|------------------------------------------------------|-------------------|----------|---------------|
| 1020h    | Peripheral Domain Access Control Word 0 (PDAC_W0_4)  |                32 | RW       | 0000_0000h    |
| 1024h    | Peripheral Domain Access Control Word 1 (PDAC_W1_4)  |                32 | RW       | 0000_0000h    |
| 1028h    | Peripheral Domain Access Control Word 0 (PDAC_W0_5)  |                32 | RW       | 0000_0000h    |
| 102Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_5)  |                32 | RW       | 0000_0000h    |
| 1030h    | Peripheral Domain Access Control Word 0 (PDAC_W0_6)  |                32 | RW       | 0000_0000h    |
| 1034h    | Peripheral Domain Access Control Word 1 (PDAC_W1_6)  |                32 | RW       | 0000_0000h    |
| 1038h    | Peripheral Domain Access Control Word 0 (PDAC_W0_7)  |                32 | RW       | 0000_0000h    |
| 103Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_7)  |                32 | RW       | 0000_0000h    |
| 1040h    | Peripheral Domain Access Control Word 0 (PDAC_W0_8)  |                32 | RW       | 0000_0000h    |
| 1044h    | Peripheral Domain Access Control Word 1 (PDAC_W1_8)  |                32 | RW       | 0000_0000h    |
| 1048h    | Peripheral Domain Access Control Word 0 (PDAC_W0_9)  |                32 | RW       | 0000_0000h    |
| 104Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_9)  |                32 | RW       | 0000_0000h    |
| 1050h    | Peripheral Domain Access Control Word 0 (PDAC_W0_10) |                32 | RW       | 0000_0000h    |
| 1054h    | Peripheral Domain Access Control Word 1 (PDAC_W1_10) |                32 | RW       | 0000_0000h    |
| 1058h    | Peripheral Domain Access Control Word 0 (PDAC_W0_11) |                32 | RW       | 0000_0000h    |
| 105Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_11) |                32 | RW       | 0000_0000h    |
| 1060h    | Peripheral Domain Access Control Word 0 (PDAC_W0_12) |                32 | RW       | 0000_0000h    |
| 1064h    | Peripheral Domain Access Control Word 1 (PDAC_W1_12) |                32 | RW       | 0000_0000h    |
| 1068h    | Peripheral Domain Access Control Word 0 (PDAC_W0_13) |                32 | RW       | 0000_0000h    |
| 106Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_13) |                32 | RW       | 0000_0000h    |
| 1070h    | Peripheral Domain Access Control Word 0 (PDAC_W0_14) |                32 | RW       | 0000_0000h    |
| 1074h    | Peripheral Domain Access Control Word 1 (PDAC_W1_14) |                32 | RW       | 0000_0000h    |
| 1078h    | Peripheral Domain Access Control Word 0 (PDAC_W0_15) |                32 | RW       | 0000_0000h    |
| 107Ch    | Peripheral Domain Access Control Word 1 (PDAC_W1_15) |                32 | RW       | 0000_0000h    |
| 2000h    | Memory Region Descriptor Word 0 (MRGD_W0_0)          |                32 | RW       | 0000_0001h    |
| 2004h    | Memory Region Descriptor Word 1 (MRGD_W1_0)          |                32 | RW       | 0000_0001h    |
| 2008h    | Memory Region Descriptor Word 2 (MRGD_W2_0)          |                32 | RW       | 0000_0000h    |
| 200Ch    | Memory Region Descriptor Word 3 (MRGD_W3_0)          |                32 | RW       | 0000_0000h    |
| 2020h    | Memory Region Descriptor Word 0 (MRGD_W0_1)          |                32 | RW       | 0000_0001h    |
| 2024h    | Memory Region Descriptor Word 1 (MRGD_W1_1)          |                32 | RW       | 0000_0001h    |
| 2028h    | Memory Region Descriptor Word 2 (MRGD_W2_1)          |                32 | RW       | 0000_0000h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                     |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------|-------------------|----------|---------------|
| 202Ch    | Memory Region Descriptor Word 3 (MRGD_W3_1)  |                32 | RW       | 0000_0000h    |
| 2040h    | Memory Region Descriptor Word 0 (MRGD_W0_2)  |                32 | RW       | 0000_0001h    |
| 2044h    | Memory Region Descriptor Word 1 (MRGD_W1_2)  |                32 | RW       | 0000_0001h    |
| 2048h    | Memory Region Descriptor Word 2 (MRGD_W2_2)  |                32 | RW       | 0000_0000h    |
| 204Ch    | Memory Region Descriptor Word 3 (MRGD_W3_2)  |                32 | RW       | 0000_0000h    |
| 2060h    | Memory Region Descriptor Word 0 (MRGD_W0_3)  |                32 | RW       | 0000_0001h    |
| 2064h    | Memory Region Descriptor Word 1 (MRGD_W1_3)  |                32 | RW       | 0000_0001h    |
| 2068h    | Memory Region Descriptor Word 2 (MRGD_W2_3)  |                32 | RW       | 0000_0000h    |
| 206Ch    | Memory Region Descriptor Word 3 (MRGD_W3_3)  |                32 | RW       | 0000_0000h    |
| 2200h    | Memory Region Descriptor Word 0 (MRGD_W0_16) |                32 | RW       | 0000_0001h    |
| 2204h    | Memory Region Descriptor Word 1 (MRGD_W1_16) |                32 | RW       | 0000_0001h    |
| 2208h    | Memory Region Descriptor Word 2 (MRGD_W2_16) |                32 | RW       | 0000_0000h    |
| 220Ch    | Memory Region Descriptor Word 3 (MRGD_W3_16) |                32 | RW       | 0000_0000h    |
| 2220h    | Memory Region Descriptor Word 0 (MRGD_W0_17) |                32 | RW       | 0000_0001h    |
| 2224h    | Memory Region Descriptor Word 1 (MRGD_W1_17) |                32 | RW       | 0000_0001h    |
| 2228h    | Memory Region Descriptor Word 2 (MRGD_W2_17) |                32 | RW       | 0000_0000h    |
| 222Ch    | Memory Region Descriptor Word 3 (MRGD_W3_17) |                32 | RW       | 0000_0000h    |
| 2240h    | Memory Region Descriptor Word 0 (MRGD_W0_18) |                32 | RW       | 0000_0001h    |
| 2244h    | Memory Region Descriptor Word 1 (MRGD_W1_18) |                32 | RW       | 0000_0001h    |
| 2248h    | Memory Region Descriptor Word 2 (MRGD_W2_18) |                32 | RW       | 0000_0000h    |
| 224Ch    | Memory Region Descriptor Word 3 (MRGD_W3_18) |                32 | RW       | 0000_0000h    |
| 2260h    | Memory Region Descriptor Word 0 (MRGD_W0_19) |                32 | RW       | 0000_0001h    |
| 2264h    | Memory Region Descriptor Word 1 (MRGD_W1_19) |                32 | RW       | 0000_0001h    |
| 2268h    | Memory Region Descriptor Word 2 (MRGD_W2_19) |                32 | RW       | 0000_0000h    |
| 226Ch    | Memory Region Descriptor Word 3 (MRGD_W3_19) |                32 | RW       | 0000_0000h    |
| 2400h    | Memory Region Descriptor Word 0 (MRGD_W0_32) |                32 | RW       | 0000_0001h    |
| 2404h    | Memory Region Descriptor Word 1 (MRGD_W1_32) |                32 | RW       | 0000_0001h    |
| 2408h    | Memory Region Descriptor Word 2 (MRGD_W2_32) |                32 | RW       | 0000_0000h    |
| 240Ch    | Memory Region Descriptor Word 3 (MRGD_W3_32) |                32 | RW       | 0000_0000h    |
| 2420h    | Memory Region Descriptor Word 0 (MRGD_W0_33) |                32 | RW       | 0000_0001h    |
| 2424h    | Memory Region Descriptor Word 1 (MRGD_W1_33) |                32 | RW       | 0000_0001h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                     |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------|-------------------|----------|---------------|
| 2428h    | Memory Region Descriptor Word 2 (MRGD_W2_33) |                32 | RW       | 0000_0000h    |
| 242Ch    | Memory Region Descriptor Word 3 (MRGD_W3_33) |                32 | RW       | 0000_0000h    |
| 2440h    | Memory Region Descriptor Word 0 (MRGD_W0_34) |                32 | RW       | 0000_0001h    |
| 2444h    | Memory Region Descriptor Word 1 (MRGD_W1_34) |                32 | RW       | 0000_0001h    |
| 2448h    | Memory Region Descriptor Word 2 (MRGD_W2_34) |                32 | RW       | 0000_0000h    |
| 244Ch    | Memory Region Descriptor Word 3 (MRGD_W3_34) |                32 | RW       | 0000_0000h    |
| 2460h    | Memory Region Descriptor Word 0 (MRGD_W0_35) |                32 | RW       | 0000_0001h    |
| 2464h    | Memory Region Descriptor Word 1 (MRGD_W1_35) |                32 | RW       | 0000_0001h    |
| 2468h    | Memory Region Descriptor Word 2 (MRGD_W2_35) |                32 | RW       | 0000_0000h    |
| 246Ch    | Memory Region Descriptor Word 3 (MRGD_W3_35) |                32 | RW       | 0000_0000h    |
| 2480h    | Memory Region Descriptor Word 0 (MRGD_W0_36) |                32 | RW       | 0000_0001h    |
| 2484h    | Memory Region Descriptor Word 1 (MRGD_W1_36) |                32 | RW       | 0000_0001h    |
| 2488h    | Memory Region Descriptor Word 2 (MRGD_W2_36) |                32 | RW       | 0000_0000h    |
| 248Ch    | Memory Region Descriptor Word 3 (MRGD_W3_36) |                32 | RW       | 0000_0000h    |
| 24A0h    | Memory Region Descriptor Word 0 (MRGD_W0_37) |                32 | RW       | 0000_0001h    |
| 24A4h    | Memory Region Descriptor Word 1 (MRGD_W1_37) |                32 | RW       | 0000_0001h    |
| 24A8h    | Memory Region Descriptor Word 2 (MRGD_W2_37) |                32 | RW       | 0000_0000h    |
| 24ACh    | Memory Region Descriptor Word 3 (MRGD_W3_37) |                32 | RW       | 0000_0000h    |
| 24C0h    | Memory Region Descriptor Word 0 (MRGD_W0_38) |                32 | RW       | 0000_0001h    |
| 24C4h    | Memory Region Descriptor Word 1 (MRGD_W1_38) |                32 | RW       | 0000_0001h    |
| 24C8h    | Memory Region Descriptor Word 2 (MRGD_W2_38) |                32 | RW       | 0000_0000h    |
| 24CCh    | Memory Region Descriptor Word 3 (MRGD_W3_38) |                32 | RW       | 0000_0000h    |
| 24E0h    | Memory Region Descriptor Word 0 (MRGD_W0_39) |                32 | RW       | 0000_0001h    |
| 24E4h    | Memory Region Descriptor Word 1 (MRGD_W1_39) |                32 | RW       | 0000_0001h    |
| 24E8h    | Memory Region Descriptor Word 2 (MRGD_W2_39) |                32 | RW       | 0000_0000h    |
| 24ECh    | Memory Region Descriptor Word 3 (MRGD_W3_39) |                32 | RW       | 0000_0000h    |
| 2500h    | Memory Region Descriptor Word 0 (MRGD_W0_40) |                32 | RW       | 0000_0001h    |
| 2504h    | Memory Region Descriptor Word 1 (MRGD_W1_40) |                32 | RW       | 0000_0001h    |
| 2508h    | Memory Region Descriptor Word 2 (MRGD_W2_40) |                32 | RW       | 0000_0000h    |
| 250Ch    | Memory Region Descriptor Word 3 (MRGD_W3_40) |                32 | RW       | 0000_0000h    |
| 2520h    | Memory Region Descriptor Word 0 (MRGD_W0_41) |                32 | RW       | 0000_0001h    |

Table continues on the next page...

Table continued from the previous page...

| Offset   | Register                                     |   Width (In bits) | Access   | Reset value   |
|----------|----------------------------------------------|-------------------|----------|---------------|
| 2524h    | Memory Region Descriptor Word 1 (MRGD_W1_41) |                32 | RW       | 0000_0001h    |
| 2528h    | Memory Region Descriptor Word 2 (MRGD_W2_41) |                32 | RW       | 0000_0000h    |
| 252Ch    | Memory Region Descriptor Word 3 (MRGD_W3_41) |                32 | RW       | 0000_0000h    |
| 2540h    | Memory Region Descriptor Word 0 (MRGD_W0_42) |                32 | RW       | 0000_0001h    |
| 2544h    | Memory Region Descriptor Word 1 (MRGD_W1_42) |                32 | RW       | 0000_0001h    |
| 2548h    | Memory Region Descriptor Word 2 (MRGD_W2_42) |                32 | RW       | 0000_0000h    |
| 254Ch    | Memory Region Descriptor Word 3 (MRGD_W3_42) |                32 | RW       | 0000_0000h    |
| 2560h    | Memory Region Descriptor Word 0 (MRGD_W0_43) |                32 | RW       | 0000_0001h    |
| 2564h    | Memory Region Descriptor Word 1 (MRGD_W1_43) |                32 | RW       | 0000_0001h    |
| 2568h    | Memory Region Descriptor Word 2 (MRGD_W2_43) |                32 | RW       | 0000_0000h    |
| 256Ch    | Memory Region Descriptor Word 3 (MRGD_W3_43) |                32 | RW       | 0000_0000h    |
| 2580h    | Memory Region Descriptor Word 0 (MRGD_W0_44) |                32 | RW       | 0000_0001h    |
| 2584h    | Memory Region Descriptor Word 1 (MRGD_W1_44) |                32 | RW       | 0000_0001h    |
| 2588h    | Memory Region Descriptor Word 2 (MRGD_W2_44) |                32 | RW       | 0000_0000h    |
| 258Ch    | Memory Region Descriptor Word 3 (MRGD_W3_44) |                32 | RW       | 0000_0000h    |
| 25A0h    | Memory Region Descriptor Word 0 (MRGD_W0_45) |                32 | RW       | 0000_0001h    |
| 25A4h    | Memory Region Descriptor Word 1 (MRGD_W1_45) |                32 | RW       | 0000_0001h    |
| 25A8h    | Memory Region Descriptor Word 2 (MRGD_W2_45) |                32 | RW       | 0000_0000h    |
| 25ACh    | Memory Region Descriptor Word 3 (MRGD_W3_45) |                32 | RW       | 0000_0000h    |
| 25C0h    | Memory Region Descriptor Word 0 (MRGD_W0_46) |                32 | RW       | 0000_0001h    |
| 25C4h    | Memory Region Descriptor Word 1 (MRGD_W1_46) |                32 | RW       | 0000_0001h    |
| 25C8h    | Memory Region Descriptor Word 2 (MRGD_W2_46) |                32 | RW       | 0000_0000h    |
| 25CCh    | Memory Region Descriptor Word 3 (MRGD_W3_46) |                32 | RW       | 0000_0000h    |
| 25E0h    | Memory Region Descriptor Word 0 (MRGD_W0_47) |                32 | RW       | 0000_0001h    |
| 25E4h    | Memory Region Descriptor Word 1 (MRGD_W1_47) |                32 | RW       | 0000_0001h    |
| 25E8h    | Memory Region Descriptor Word 2 (MRGD_W2_47) |                32 | RW       | 0000_0000h    |
| 25ECh    | Memory Region Descriptor Word 3 (MRGD_W3_47) |                32 | RW       | 0000_0000h    |
| 2600h    | Memory Region Descriptor Word 0 (MRGD_W0_48) |                32 | RW       | 0000_0001h    |
| 2604h    | Memory Region Descriptor Word 1 (MRGD_W1_48) |                32 | RW       | 0000_0001h    |
| 2608h    | Memory Region Descriptor Word 2 (MRGD_W2_48) |                32 | RW       | 0000_0000h    |
| 260Ch    | Memory Region Descriptor Word 3 (MRGD_W3_48) |                32 | RW       | 0000_0000h    |

Table continues on the next page...