# Top Level
SRC = hardware
HDL_PROJECTS = entities
PREFERRED_HDL = VHDL
BUILD_OUT = build/${ARCH}_${PLATFORM}

# Clash/GHC Settings
CLASH_OUT = ${BUILD_OUT}/clash
CLASH_ODIR = ${CLASH_OUT}/o
CLASH_HIDIR = ${CLASH_OUT}/hi
HDL_PRIMITIVES = ${SRC}/NDP/Primitive
GLOBAL_HDL = ${SRC}/hdl/global
HDL_CLOCKS = ${SRC}/xilinx/clocks

# VHDL Settings
TOPLEVEL_HS_FILE = Main.hs
HDL_PROJECT_CONFIG_FILE = Config.hs

# GHDL Settings
GHDL_OUT = ${BUILD_OUT}/ghdl

# Resources
TILE_MAP = ${SRC}/Resources/ROM/Tiles/TileMap.hs
FPGA_CONSTRAINTS = ${SRC}/Resources/Constraints/Pipistrello.hs

# VM Settings
VM_ROOT = /vagrant
VM_BUILD = ${VM_ROOT}/build/${ARCH}_${PLATFORM}
VM_XILINX_OUT = ${VM_BUILD}/xilinx

# Xilinx Settings
XILINX_OUT = ${BUILD_OUT}/xilinx
XILINX_SETTINGS = /xilinx/14.7/ISE_DS/settings64.sh
XILINX_PART = xc6slx45-csg324-3
XST_OPT = ${XILINX}/14.7/ISE_DS/ISE/xilinx/data/xst_mixed.opt
XFLOW_FAST = ${XILINX}/14.7/ISE_DS/ISE/xilinx/data/fast_runtime.opt
XFLOW_BITGEN_OPT = ${XILINX}/14.7/ISE_DS/ISE/xilinx/data/bitgen.opt

# FPGA Programming
FPGAPROG = /xilinx/fpgaprog
FPGA_BURNER = /xilinx/fpgaprog-linux/src/bscan_spi_lx45_csg324.bit