{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 18 15:27:05 2024 " "Info: Processing started: Mon Mar 18 15:27:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tutor3 -c tutor3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tutor3 -c tutor3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_FOUND_COMB_LATCHES" "" "Warning: Timing Analysis found one or more latches implemented as combinational loops" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[2\]~4 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[2\]~4\" is a latch" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[2\]~4 " "Warning: Node \"lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[2\]~4\" is a latch" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[1\]~5 " "Warning: Node \"lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[1\]~5\" is a latch" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[1\]~5 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[1\]~5\" is a latch" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[3\]~6 " "Warning: Node \"lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[3\]~6\" is a latch" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[3\]~6 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[3\]~6\" is a latch" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[0\]~7 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[0\]~7\" is a latch" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[0\]~7 " "Warning: Node \"lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[0\]~7\" is a latch" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis found one or more latches implemented as combinational loops" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[0\]~7 " "Warning: Node \"lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[0\]~7\"" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[0\]~7 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[0\]~7\"" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[2\]~4 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[2\]~4\"" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[2\]~4 " "Warning: Node \"lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[2\]~4\"" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[1\]~5 " "Warning: Node \"lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[1\]~5\"" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[1\]~5 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[1\]~5\"" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[3\]~6 " "Warning: Node \"lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[3\]~6\"" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[3\]~6 " "Warning: Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[3\]~6\"" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_50Mhz " "Info: Assuming node \"CLK_50Mhz\" is an undefined clock" {  } { { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Mhz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_1Mhz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Mhz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_100Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_10Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_10Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_10Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_1Khz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "debounce:inst3\|pb_debounced " "Info: Detected ripple clock \"debounce:inst3\|pb_debounced\" as buffer" {  } { { "DEBOUNCE.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/DEBOUNCE.VHD" 7 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "debounce:inst3\|pb_debounced" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_10Hz " "Info: Detected ripple clock \"clk_div:inst\|clock_10Hz\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_10Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100hz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_100hz_reg\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100hz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100Hz " "Info: Detected ripple clock \"clk_div:inst\|clock_100Hz\" as buffer" {  } { { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "LCD_Display:inst1\|CLK_400HZ " "Info: Detected ripple clock \"LCD_Display:inst1\|CLK_400HZ\" as buffer" {  } { { "LCD_Display.vhd" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/LCD_Display.vhd" 62 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_Display:inst1\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_50Mhz register debounce:inst7\|pb_debounced register lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|pre_hazard\[2\] 143.47 MHz 6.97 ns Internal " "Info: Clock \"CLK_50Mhz\" has Internal fmax of 143.47 MHz between source register \"debounce:inst7\|pb_debounced\" and destination register \"lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|pre_hazard\[2\]\" (period= 6.97 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.500 ns + Longest register register " "Info: + Longest register to register delay is 7.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:inst7\|pb_debounced 1 REG LCFF_X1_Y18_N1 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 14; REG Node = 'debounce:inst7\|pb_debounced'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debounce:inst7|pb_debounced } "NODE_NAME" } } { "DEBOUNCE.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/DEBOUNCE.VHD" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.633 ns) + CELL(0.000 ns) 0.633 ns debounce:inst7\|pb_debounced~clkctrl 2 COMB CLKCTRL_G3 16 " "Info: 2: + IC(0.633 ns) + CELL(0.000 ns) = 0.633 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'debounce:inst7\|pb_debounced~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { debounce:inst7|pb_debounced debounce:inst7|pb_debounced~clkctrl } "NODE_NAME" } } { "DEBOUNCE.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/DEBOUNCE.VHD" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.633 ns) 2.266 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[1\]~5 3 COMB LOOP LCCOMB_X47_Y32_N10 4 " "Info: 3: + IC(0.000 ns) + CELL(1.633 ns) = 2.266 ns; Loc. = LCCOMB_X47_Y32_N10; Fanout = 4; COMB LOOP Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[1\]~5'" { { "Info" "ITDB_PART_OF_SCC" "lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[1\]~5 LCCOMB_X47_Y32_N10 " "Info: Loc. = LCCOMB_X47_Y32_N10; Node \"lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|latch_signal\[1\]~5\"" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|latch_signal[1]~5 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|latch_signal[1]~5 } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 77 14 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.633 ns" { debounce:inst7|pb_debounced~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|latch_signal[1]~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.150 ns) 2.686 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita1~0 4 COMB LCCOMB_X47_Y32_N16 2 " "Info: 4: + IC(0.270 ns) + CELL(0.150 ns) = 2.686 ns; Loc. = LCCOMB_X47_Y32_N16; Fanout = 2; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|latch_signal[1]~5 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita1~0 } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.393 ns) 3.510 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita1~COUT 5 COMB LCCOMB_X48_Y32_N10 2 " "Info: 5: + IC(0.431 ns) + CELL(0.393 ns) = 3.510 ns; Loc. = LCCOMB_X48_Y32_N10; Fanout = 2; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.824 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita1~0 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.581 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita2~COUT 6 COMB LCCOMB_X48_Y32_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.581 ns; Loc. = LCCOMB_X48_Y32_N12; Fanout = 2; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.740 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita3~COUT 7 COMB LCCOMB_X48_Y32_N14 1 " "Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 3.740 ns; Loc. = LCCOMB_X48_Y32_N14; Fanout = 1; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.150 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita3~1 8 COMB LCCOMB_X48_Y32_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 4.150 ns; Loc. = LCCOMB_X48_Y32_N16; Fanout = 1; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~1 } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.245 ns) 4.849 ns lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|cout_actual 9 COMB LCCOMB_X47_Y32_N4 6 " "Info: 9: + IC(0.454 ns) + CELL(0.245 ns) = 4.849 ns; Loc. = LCCOMB_X47_Y32_N4; Fanout = 6; COMB Node = 'lpm_counter0:inst2\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|cout_actual'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~1 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.393 ns) 5.512 ns lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita0~2 10 COMB LCCOMB_X47_Y32_N20 2 " "Info: 10: + IC(0.270 ns) + CELL(0.393 ns) = 5.512 ns; Loc. = LCCOMB_X47_Y32_N20; Fanout = 2; COMB Node = 'lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita0~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|cout_actual lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita0~2 } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.583 ns lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita0~COUT 11 COMB LCCOMB_X47_Y32_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 5.583 ns; Loc. = LCCOMB_X47_Y32_N22; Fanout = 2; COMB Node = 'lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita0~2 lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.654 ns lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita1~COUT 12 COMB LCCOMB_X47_Y32_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 5.654 ns; Loc. = LCCOMB_X47_Y32_N24; Fanout = 2; COMB Node = 'lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 49 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.725 ns lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita2~COUT 13 COMB LCCOMB_X47_Y32_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.725 ns; Loc. = LCCOMB_X47_Y32_N26; Fanout = 2; COMB Node = 'lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 54 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.796 ns lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita3~COUT 14 COMB LCCOMB_X47_Y32_N28 1 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.796 ns; Loc. = LCCOMB_X47_Y32_N28; Fanout = 1; COMB Node = 'lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.206 ns lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita3~1 15 COMB LCCOMB_X47_Y32_N30 1 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 6.206 ns; Loc. = LCCOMB_X47_Y32_N30; Fanout = 1; COMB Node = 'lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|counter_comb_bita3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~1 } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 59 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.149 ns) 6.607 ns lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|cout_actual 16 COMB LCCOMB_X47_Y32_N0 4 " "Info: 16: + IC(0.252 ns) + CELL(0.149 ns) = 6.607 ns; Loc. = LCCOMB_X47_Y32_N0; Fanout = 4; COMB Node = 'lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|cout_actual'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~1 lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|cout_actual } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 73 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.234 ns) + CELL(0.659 ns) 7.500 ns lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|pre_hazard\[2\] 17 REG LCFF_X47_Y32_N27 3 " "Info: 17: + IC(0.234 ns) + CELL(0.659 ns) = 7.500 ns; Loc. = LCFF_X47_Y32_N27; Fanout = 3; REG Node = 'lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|pre_hazard\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|cout_actual lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 80 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.956 ns ( 66.08 % ) " "Info: Total cell delay = 4.956 ns ( 66.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.544 ns ( 33.92 % ) " "Info: Total interconnect delay = 2.544 ns ( 33.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { debounce:inst7|pb_debounced debounce:inst7|pb_debounced~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|latch_signal[1]~5 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita1~0 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~1 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|cout_actual lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita0~2 lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~1 lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|cout_actual lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { debounce:inst7|pb_debounced {} debounce:inst7|pb_debounced~clkctrl {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|latch_signal[1]~5 {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita1~0 {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~1 {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|cout_actual {} lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita0~2 {} lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT {} lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT {} lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~1 {} lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|cout_actual {} lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|pre_hazard[2] {} } { 0.000ns 0.633ns 0.000ns 0.270ns 0.431ns 0.000ns 0.000ns 0.000ns 0.454ns 0.270ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.252ns 0.234ns } { 0.000ns 0.000ns 1.633ns 0.150ns 0.393ns 0.071ns 0.159ns 0.410ns 0.245ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.149ns 0.659ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.744 ns - Smallest " "Info: - Smallest clock skew is 0.744 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz destination 7.208 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_50Mhz\" to destination register is 7.208 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.787 ns) 2.859 ns clk_div:inst\|clock_10Hz 2 REG LCFF_X24_Y17_N15 1 " "Info: 2: + IC(1.073 ns) + CELL(0.787 ns) = 2.859 ns; Loc. = LCFF_X24_Y17_N15; Fanout = 1; REG Node = 'clk_div:inst\|clock_10Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { CLK_50Mhz clk_div:inst|clock_10Hz } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.785 ns) + CELL(0.000 ns) 5.644 ns clk_div:inst\|clock_10Hz~clkctrl 3 COMB CLKCTRL_G1 8 " "Info: 3: + IC(2.785 ns) + CELL(0.000 ns) = 5.644 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'clk_div:inst\|clock_10Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 7.208 ns lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|pre_hazard\[2\] 4 REG LCFF_X47_Y32_N27 3 " "Info: 4: + IC(1.027 ns) + CELL(0.537 ns) = 7.208 ns; Loc. = LCFF_X47_Y32_N27; Fanout = 3; REG Node = 'lpm_counter0:inst9\|lpm_counter:lpm_counter_component\|cntr_4uj:auto_generated\|pre_hazard\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk_div:inst|clock_10Hz~clkctrl lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 80 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 32.23 % ) " "Info: Total cell delay = 2.323 ns ( 32.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.885 ns ( 67.77 % ) " "Info: Total interconnect delay = 4.885 ns ( 67.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.208 ns" { CLK_50Mhz clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.208 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|pre_hazard[2] {} } { 0.000ns 0.000ns 1.073ns 2.785ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz source 6.464 ns - Longest register " "Info: - Longest clock path from clock \"CLK_50Mhz\" to source register is 6.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.787 ns) 2.859 ns clk_div:inst\|clock_100Hz 2 REG LCFF_X24_Y17_N11 2 " "Info: 2: + IC(1.073 ns) + CELL(0.787 ns) = 2.859 ns; Loc. = LCFF_X24_Y17_N11; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { CLK_50Mhz clk_div:inst|clock_100Hz } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.054 ns) + CELL(0.000 ns) 4.913 ns clk_div:inst\|clock_100Hz~clkctrl 3 COMB CLKCTRL_G11 9 " "Info: 3: + IC(2.054 ns) + CELL(0.000 ns) = 4.913 ns; Loc. = CLKCTRL_G11; Fanout = 9; COMB Node = 'clk_div:inst\|clock_100Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { clk_div:inst|clock_100Hz clk_div:inst|clock_100Hz~clkctrl } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 6.464 ns debounce:inst7\|pb_debounced 4 REG LCFF_X1_Y18_N1 14 " "Info: 4: + IC(1.014 ns) + CELL(0.537 ns) = 6.464 ns; Loc. = LCFF_X1_Y18_N1; Fanout = 14; REG Node = 'debounce:inst7\|pb_debounced'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { clk_div:inst|clock_100Hz~clkctrl debounce:inst7|pb_debounced } "NODE_NAME" } } { "DEBOUNCE.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/DEBOUNCE.VHD" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.94 % ) " "Info: Total cell delay = 2.323 ns ( 35.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.141 ns ( 64.06 % ) " "Info: Total interconnect delay = 4.141 ns ( 64.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.464 ns" { CLK_50Mhz clk_div:inst|clock_100Hz clk_div:inst|clock_100Hz~clkctrl debounce:inst7|pb_debounced } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.464 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_100Hz {} clk_div:inst|clock_100Hz~clkctrl {} debounce:inst7|pb_debounced {} } { 0.000ns 0.000ns 1.073ns 2.054ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.208 ns" { CLK_50Mhz clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.208 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|pre_hazard[2] {} } { 0.000ns 0.000ns 1.073ns 2.785ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.464 ns" { CLK_50Mhz clk_div:inst|clock_100Hz clk_div:inst|clock_100Hz~clkctrl debounce:inst7|pb_debounced } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.464 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_100Hz {} clk_div:inst|clock_100Hz~clkctrl {} debounce:inst7|pb_debounced {} } { 0.000ns 0.000ns 1.073ns 2.054ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DEBOUNCE.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/DEBOUNCE.VHD" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "db/cntr_4uj.tdf" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/db/cntr_4uj.tdf" 80 12 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.500 ns" { debounce:inst7|pb_debounced debounce:inst7|pb_debounced~clkctrl lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|latch_signal[1]~5 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita1~0 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~1 lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|cout_actual lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita0~2 lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita0~COUT lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~1 lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|cout_actual lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.500 ns" { debounce:inst7|pb_debounced {} debounce:inst7|pb_debounced~clkctrl {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|latch_signal[1]~5 {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita1~0 {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~1 {} lpm_counter0:inst2|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|cout_actual {} lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita0~2 {} lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita0~COUT {} lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita1~COUT {} lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita2~COUT {} lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~COUT {} lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|counter_comb_bita3~1 {} lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|cout_actual {} lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|pre_hazard[2] {} } { 0.000ns 0.633ns 0.000ns 0.270ns 0.431ns 0.000ns 0.000ns 0.000ns 0.454ns 0.270ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.252ns 0.234ns } { 0.000ns 0.000ns 1.633ns 0.150ns 0.393ns 0.071ns 0.159ns 0.410ns 0.245ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.149ns 0.659ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.208 ns" { CLK_50Mhz clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|pre_hazard[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.208 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} lpm_counter0:inst9|lpm_counter:lpm_counter_component|cntr_4uj:auto_generated|pre_hazard[2] {} } { 0.000ns 0.000ns 1.073ns 2.785ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.464 ns" { CLK_50Mhz clk_div:inst|clock_100Hz clk_div:inst|clock_100Hz~clkctrl debounce:inst7|pb_debounced } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.464 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_100Hz {} clk_div:inst|clock_100Hz~clkctrl {} debounce:inst7|pb_debounced {} } { 0.000ns 0.000ns 1.073ns 2.054ns 1.014ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK_50Mhz 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"CLK_50Mhz\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "debounce:inst3\|pb_debounced inst8 CLK_50Mhz 550 ps " "Info: Found hold time violation between source  pin or register \"debounce:inst3\|pb_debounced\" and destination pin or register \"inst8\" for clock \"CLK_50Mhz\" (Hold time is 550 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.218 ns + Largest " "Info: + Largest clock skew is 1.218 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz destination 6.139 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50Mhz\" to destination register is 6.139 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.787 ns) 2.859 ns clk_div:inst\|clock_100Hz 2 REG LCFF_X24_Y17_N11 2 " "Info: 2: + IC(1.073 ns) + CELL(0.787 ns) = 2.859 ns; Loc. = LCFF_X24_Y17_N11; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { CLK_50Mhz clk_div:inst|clock_100Hz } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.787 ns) 5.171 ns debounce:inst3\|pb_debounced 3 REG LCFF_X46_Y21_N15 2 " "Info: 3: + IC(1.525 ns) + CELL(0.787 ns) = 5.171 ns; Loc. = LCFF_X46_Y21_N15; Fanout = 2; REG Node = 'debounce:inst3\|pb_debounced'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { clk_div:inst|clock_100Hz debounce:inst3|pb_debounced } "NODE_NAME" } } { "DEBOUNCE.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/DEBOUNCE.VHD" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.537 ns) 6.139 ns inst8 4 REG LCFF_X47_Y21_N1 3 " "Info: 4: + IC(0.431 ns) + CELL(0.537 ns) = 6.139 ns; Loc. = LCFF_X47_Y21_N1; Fanout = 3; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { debounce:inst3|pb_debounced inst8 } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 32 336 400 112 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 50.66 % ) " "Info: Total cell delay = 3.110 ns ( 50.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.029 ns ( 49.34 % ) " "Info: Total interconnect delay = 3.029 ns ( 49.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.139 ns" { CLK_50Mhz clk_div:inst|clock_100Hz debounce:inst3|pb_debounced inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.139 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_100Hz {} debounce:inst3|pb_debounced {} inst8 {} } { 0.000ns 0.000ns 1.073ns 1.525ns 0.431ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz source 4.921 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_50Mhz\" to source register is 4.921 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.787 ns) 2.859 ns clk_div:inst\|clock_100Hz 2 REG LCFF_X24_Y17_N11 2 " "Info: 2: + IC(1.073 ns) + CELL(0.787 ns) = 2.859 ns; Loc. = LCFF_X24_Y17_N11; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { CLK_50Mhz clk_div:inst|clock_100Hz } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.537 ns) 4.921 ns debounce:inst3\|pb_debounced 3 REG LCFF_X46_Y21_N15 2 " "Info: 3: + IC(1.525 ns) + CELL(0.537 ns) = 4.921 ns; Loc. = LCFF_X46_Y21_N15; Fanout = 2; REG Node = 'debounce:inst3\|pb_debounced'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.062 ns" { clk_div:inst|clock_100Hz debounce:inst3|pb_debounced } "NODE_NAME" } } { "DEBOUNCE.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/DEBOUNCE.VHD" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 47.21 % ) " "Info: Total cell delay = 2.323 ns ( 47.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.598 ns ( 52.79 % ) " "Info: Total interconnect delay = 2.598 ns ( 52.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.921 ns" { CLK_50Mhz clk_div:inst|clock_100Hz debounce:inst3|pb_debounced } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.921 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_100Hz {} debounce:inst3|pb_debounced {} } { 0.000ns 0.000ns 1.073ns 1.525ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.139 ns" { CLK_50Mhz clk_div:inst|clock_100Hz debounce:inst3|pb_debounced inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.139 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_100Hz {} debounce:inst3|pb_debounced {} inst8 {} } { 0.000ns 0.000ns 1.073ns 1.525ns 0.431ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.921 ns" { CLK_50Mhz clk_div:inst|clock_100Hz debounce:inst3|pb_debounced } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.921 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_100Hz {} debounce:inst3|pb_debounced {} } { 0.000ns 0.000ns 1.073ns 1.525ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "DEBOUNCE.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/DEBOUNCE.VHD" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.684 ns - Shortest register register " "Info: - Shortest register to register delay is 0.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns debounce:inst3\|pb_debounced 1 REG LCFF_X46_Y21_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y21_N15; Fanout = 2; REG Node = 'debounce:inst3\|pb_debounced'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { debounce:inst3|pb_debounced } "NODE_NAME" } } { "DEBOUNCE.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/DEBOUNCE.VHD" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.150 ns) 0.600 ns inst8~0 2 COMB LCCOMB_X47_Y21_N0 1 " "Info: 2: + IC(0.450 ns) + CELL(0.150 ns) = 0.600 ns; Loc. = LCCOMB_X47_Y21_N0; Fanout = 1; COMB Node = 'inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.600 ns" { debounce:inst3|pb_debounced inst8~0 } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 32 336 400 112 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.684 ns inst8 3 REG LCFF_X47_Y21_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.684 ns; Loc. = LCFF_X47_Y21_N1; Fanout = 3; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst8~0 inst8 } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 32 336 400 112 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 34.21 % ) " "Info: Total cell delay = 0.234 ns ( 34.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.450 ns ( 65.79 % ) " "Info: Total interconnect delay = 0.450 ns ( 65.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { debounce:inst3|pb_debounced inst8~0 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.684 ns" { debounce:inst3|pb_debounced {} inst8~0 {} inst8 {} } { 0.000ns 0.450ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 32 336 400 112 "inst8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.139 ns" { CLK_50Mhz clk_div:inst|clock_100Hz debounce:inst3|pb_debounced inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.139 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_100Hz {} debounce:inst3|pb_debounced {} inst8 {} } { 0.000ns 0.000ns 1.073ns 1.525ns 0.431ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.921 ns" { CLK_50Mhz clk_div:inst|clock_100Hz debounce:inst3|pb_debounced } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.921 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_100Hz {} debounce:inst3|pb_debounced {} } { 0.000ns 0.000ns 1.073ns 1.525ns } { 0.000ns 0.999ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.684 ns" { debounce:inst3|pb_debounced inst8~0 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.684 ns" { debounce:inst3|pb_debounced {} inst8~0 {} inst8 {} } { 0.000ns 0.450ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] KEY3_ACLR CLK_50Mhz 6.535 ns register " "Info: tsu for register \"LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]\" (data pin = \"KEY3_ACLR\", clock pin = \"CLK_50Mhz\") is 6.535 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.252 ns + Longest pin register " "Info: + Longest pin to register delay is 9.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY3_ACLR 1 PIN PIN_W26 39 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W26; Fanout = 39; PIN Node = 'KEY3_ACLR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY3_ACLR } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 352 -136 32 368 "KEY3_ACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.747 ns) + CELL(0.438 ns) 8.047 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[0\]~54 2 COMB LCCOMB_X44_Y32_N22 20 " "Info: 2: + IC(6.747 ns) + CELL(0.438 ns) = 8.047 ns; Loc. = LCCOMB_X44_Y32_N22; Fanout = 20; COMB Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[0\]~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.185 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[0]~54 } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/LCD_Display.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.510 ns) 9.252 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] 3 REG LCFF_X44_Y33_N31 3 " "Info: 3: + IC(0.695 ns) + CELL(0.510 ns) = 9.252 ns; Loc. = LCFF_X44_Y33_N31; Fanout = 3; REG Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.205 ns" { LCD_Display:inst1|CLK_COUNT_400HZ[0]~54 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/LCD_Display.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.810 ns ( 19.56 % ) " "Info: Total cell delay = 1.810 ns ( 19.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.442 ns ( 80.44 % ) " "Info: Total interconnect delay = 7.442 ns ( 80.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.252 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[0]~54 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.252 ns" { KEY3_ACLR {} KEY3_ACLR~combout {} LCD_Display:inst1|CLK_COUNT_400HZ[0]~54 {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 6.747ns 0.695ns } { 0.000ns 0.862ns 0.438ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "LCD_Display.vhd" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/LCD_Display.vhd" 103 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz destination 2.681 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_50Mhz\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_50Mhz~clkctrl 2 COMB CLKCTRL_G2 29 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 29; COMB Node = 'CLK_50Mhz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_50Mhz CLK_50Mhz~clkctrl } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns LCD_Display:inst1\|CLK_COUNT_400HZ\[9\] 3 REG LCFF_X44_Y33_N31 3 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X44_Y33_N31; Fanout = 3; REG Node = 'LCD_Display:inst1\|CLK_COUNT_400HZ\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { CLK_50Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/LCD_Display.vhd" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK_50Mhz CLK_50Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} CLK_50Mhz~clkctrl {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.252 ns" { KEY3_ACLR LCD_Display:inst1|CLK_COUNT_400HZ[0]~54 LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.252 ns" { KEY3_ACLR {} KEY3_ACLR~combout {} LCD_Display:inst1|CLK_COUNT_400HZ[0]~54 {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 6.747ns 0.695ns } { 0.000ns 0.862ns 0.438ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { CLK_50Mhz CLK_50Mhz~clkctrl LCD_Display:inst1|CLK_COUNT_400HZ[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} CLK_50Mhz~clkctrl {} LCD_Display:inst1|CLK_COUNT_400HZ[9] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_50Mhz DATA_BUS\[1\] LCD_Display:inst1\|DATA_BUS_VALUE\[1\] 14.045 ns register " "Info: tco from clock \"CLK_50Mhz\" to destination pin \"DATA_BUS\[1\]\" through register \"LCD_Display:inst1\|DATA_BUS_VALUE\[1\]\" is 14.045 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz source 7.105 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50Mhz\" to source register is 7.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.237 ns) + CELL(0.787 ns) 4.023 ns LCD_Display:inst1\|CLK_400HZ 2 REG LCFF_X45_Y32_N5 2 " "Info: 2: + IC(2.237 ns) + CELL(0.787 ns) = 4.023 ns; Loc. = LCFF_X45_Y32_N5; Fanout = 2; REG Node = 'LCD_Display:inst1\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.024 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.000 ns) 5.557 ns LCD_Display:inst1\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G10 39 " "Info: 3: + IC(1.534 ns) + CELL(0.000 ns) = 5.557 ns; Loc. = CLKCTRL_G10; Fanout = 39; COMB Node = 'LCD_Display:inst1\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/LCD_Display.vhd" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 7.105 ns LCD_Display:inst1\|DATA_BUS_VALUE\[1\] 4 REG LCFF_X46_Y31_N23 2 " "Info: 4: + IC(1.011 ns) + CELL(0.537 ns) = 7.105 ns; Loc. = LCFF_X46_Y31_N23; Fanout = 2; REG Node = 'LCD_Display:inst1\|DATA_BUS_VALUE\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 32.70 % ) " "Info: Total cell delay = 2.323 ns ( 32.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.782 ns ( 67.30 % ) " "Info: Total interconnect delay = 4.782 ns ( 67.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.105 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.105 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 2.237ns 1.534ns 1.011ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "LCD_Display.vhd" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.690 ns + Longest register pin " "Info: + Longest register to pin delay is 6.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns LCD_Display:inst1\|DATA_BUS_VALUE\[1\] 1 REG LCFF_X46_Y31_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y31_N23; Fanout = 2; REG Node = 'LCD_Display:inst1\|DATA_BUS_VALUE\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCD_Display:inst1|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "LCD_Display.vhd" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/LCD_Display.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.048 ns) + CELL(2.642 ns) 6.690 ns DATA_BUS\[1\] 2 PIN PIN_J2 0 " "Info: 2: + IC(4.048 ns) + CELL(2.642 ns) = 6.690 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'DATA_BUS\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.690 ns" { LCD_Display:inst1|DATA_BUS_VALUE[1] DATA_BUS[1] } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 400 456 633 416 "DATA_BUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.642 ns ( 39.49 % ) " "Info: Total cell delay = 2.642 ns ( 39.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.048 ns ( 60.51 % ) " "Info: Total interconnect delay = 4.048 ns ( 60.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.690 ns" { LCD_Display:inst1|DATA_BUS_VALUE[1] DATA_BUS[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.690 ns" { LCD_Display:inst1|DATA_BUS_VALUE[1] {} DATA_BUS[1] {} } { 0.000ns 4.048ns } { 0.000ns 2.642ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.105 ns" { CLK_50Mhz LCD_Display:inst1|CLK_400HZ LCD_Display:inst1|CLK_400HZ~clkctrl LCD_Display:inst1|DATA_BUS_VALUE[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.105 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} LCD_Display:inst1|CLK_400HZ {} LCD_Display:inst1|CLK_400HZ~clkctrl {} LCD_Display:inst1|DATA_BUS_VALUE[1] {} } { 0.000ns 0.000ns 2.237ns 1.534ns 1.011ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.690 ns" { LCD_Display:inst1|DATA_BUS_VALUE[1] DATA_BUS[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.690 ns" { LCD_Display:inst1|DATA_BUS_VALUE[1] {} DATA_BUS[1] {} } { 0.000ns 4.048ns } { 0.000ns 2.642ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "debounce:inst3\|SHIFT_PB\[3\] SW0_PULSE CLK_50Mhz 4.329 ns register " "Info: th for register \"debounce:inst3\|SHIFT_PB\[3\]\" (data pin = \"SW0_PULSE\", clock pin = \"CLK_50Mhz\") is 4.329 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50Mhz destination 6.467 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50Mhz\" to destination register is 6.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50Mhz 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLK_50Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50Mhz } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 280 -136 32 296 "CLK_50Mhz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.787 ns) 2.859 ns clk_div:inst\|clock_100Hz 2 REG LCFF_X24_Y17_N11 2 " "Info: 2: + IC(1.073 ns) + CELL(0.787 ns) = 2.859 ns; Loc. = LCFF_X24_Y17_N11; Fanout = 2; REG Node = 'clk_div:inst\|clock_100Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { CLK_50Mhz clk_div:inst|clock_100Hz } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.054 ns) + CELL(0.000 ns) 4.913 ns clk_div:inst\|clock_100Hz~clkctrl 3 COMB CLKCTRL_G11 9 " "Info: 3: + IC(2.054 ns) + CELL(0.000 ns) = 4.913 ns; Loc. = CLKCTRL_G11; Fanout = 9; COMB Node = 'clk_div:inst\|clock_100Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { clk_div:inst|clock_100Hz clk_div:inst|clock_100Hz~clkctrl } "NODE_NAME" } } { "CLK_DIV.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/CLK_DIV.VHD" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 6.467 ns debounce:inst3\|SHIFT_PB\[3\] 4 REG LCFF_X46_Y21_N1 2 " "Info: 4: + IC(1.017 ns) + CELL(0.537 ns) = 6.467 ns; Loc. = LCFF_X46_Y21_N1; Fanout = 2; REG Node = 'debounce:inst3\|SHIFT_PB\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { clk_div:inst|clock_100Hz~clkctrl debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "DEBOUNCE.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/DEBOUNCE.VHD" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 35.92 % ) " "Info: Total cell delay = 2.323 ns ( 35.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.144 ns ( 64.08 % ) " "Info: Total interconnect delay = 4.144 ns ( 64.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.467 ns" { CLK_50Mhz clk_div:inst|clock_100Hz clk_div:inst|clock_100Hz~clkctrl debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.467 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_100Hz {} clk_div:inst|clock_100Hz~clkctrl {} debounce:inst3|SHIFT_PB[3] {} } { 0.000ns 0.000ns 1.073ns 2.054ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DEBOUNCE.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/DEBOUNCE.VHD" 26 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.404 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.404 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW0_PULSE 1 PIN PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'SW0_PULSE'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW0_PULSE } "NODE_NAME" } } { "tutor3.bdf" "" { Schematic "F:/Proyecto_Megafunciones/Practica_Tarea_4/tutor3.bdf" { { 32 -144 24 48 "SW0_PULSE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.275 ns) 2.320 ns debounce:inst3\|SHIFT_PB\[3\]~0 2 COMB LCCOMB_X46_Y21_N0 1 " "Info: 2: + IC(1.046 ns) + CELL(0.275 ns) = 2.320 ns; Loc. = LCCOMB_X46_Y21_N0; Fanout = 1; COMB Node = 'debounce:inst3\|SHIFT_PB\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.321 ns" { SW0_PULSE debounce:inst3|SHIFT_PB[3]~0 } "NODE_NAME" } } { "DEBOUNCE.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/DEBOUNCE.VHD" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.404 ns debounce:inst3\|SHIFT_PB\[3\] 3 REG LCFF_X46_Y21_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.404 ns; Loc. = LCFF_X46_Y21_N1; Fanout = 2; REG Node = 'debounce:inst3\|SHIFT_PB\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { debounce:inst3|SHIFT_PB[3]~0 debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "DEBOUNCE.VHD" "" { Text "F:/Proyecto_Megafunciones/Practica_Tarea_4/DEBOUNCE.VHD" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.358 ns ( 56.49 % ) " "Info: Total cell delay = 1.358 ns ( 56.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.046 ns ( 43.51 % ) " "Info: Total interconnect delay = 1.046 ns ( 43.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.404 ns" { SW0_PULSE debounce:inst3|SHIFT_PB[3]~0 debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.404 ns" { SW0_PULSE {} SW0_PULSE~combout {} debounce:inst3|SHIFT_PB[3]~0 {} debounce:inst3|SHIFT_PB[3] {} } { 0.000ns 0.000ns 1.046ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.467 ns" { CLK_50Mhz clk_div:inst|clock_100Hz clk_div:inst|clock_100Hz~clkctrl debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.467 ns" { CLK_50Mhz {} CLK_50Mhz~combout {} clk_div:inst|clock_100Hz {} clk_div:inst|clock_100Hz~clkctrl {} debounce:inst3|SHIFT_PB[3] {} } { 0.000ns 0.000ns 1.073ns 2.054ns 1.017ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.404 ns" { SW0_PULSE debounce:inst3|SHIFT_PB[3]~0 debounce:inst3|SHIFT_PB[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.404 ns" { SW0_PULSE {} SW0_PULSE~combout {} debounce:inst3|SHIFT_PB[3]~0 {} debounce:inst3|SHIFT_PB[3] {} } { 0.000ns 0.000ns 1.046ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 28 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 18 15:27:10 2024 " "Info: Processing ended: Mon Mar 18 15:27:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
