# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 122
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-73.10"
module \top
  attribute \src "dut.sv:2.13-2.14"
  wire width 32 signed \x
  attribute \src "dut.sv:2.16-2.17"
  wire width 32 signed \y
  attribute \src "dut.sv:2.19-2.20"
  wire width 32 signed \z
  attribute \src "dut.sv:9.5-72.8"
  wire width 32 $0\x
  attribute \src "dut.sv:9.5-72.8"
  wire width 32 $0\y
  attribute \src "dut.sv:9.5-72.8"
  wire width 32 $0\z
  wire \w
  attribute \src "dut.sv:9.5-72.8"
  wire $0\w
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:11$2.a
  attribute \src "dut.sv:11.9-11.23"
  wire width 32 $0\check$func$dut.sv:11$2.a[31:0]$3
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:11$2.b
  attribute \src "dut.sv:11.9-11.23"
  wire width 32 $0\check$func$dut.sv:11$2.b[31:0]$4
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:11$2.c
  attribute \src "dut.sv:11.9-11.23"
  wire width 32 $0\check$func$dut.sv:11$2.c[31:0]$5
  wire width 32 $auto$process.cpp:4214:import_statement_comb$6
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:15$8.a
  attribute \src "dut.sv:15.9-15.23"
  wire width 32 $0\check$func$dut.sv:15$8.a[31:0]$9
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:15$8.b
  attribute \src "dut.sv:15.9-15.23"
  wire width 32 $0\check$func$dut.sv:15$8.b[31:0]$10
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:15$8.c
  attribute \src "dut.sv:15.9-15.23"
  wire width 32 $0\check$func$dut.sv:15$8.c[31:0]$11
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:17$12.a
  attribute \src "dut.sv:17.9-17.23"
  wire width 32 $0\check$func$dut.sv:17$12.a[31:0]$13
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:17$12.b
  attribute \src "dut.sv:17.9-17.23"
  wire width 32 $0\check$func$dut.sv:17$12.b[31:0]$14
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:17$12.c
  attribute \src "dut.sv:17.9-17.23"
  wire width 32 $0\check$func$dut.sv:17$12.c[31:0]$15
  wire width 32 $auto$process.cpp:4214:import_statement_comb$16
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:19$18.a
  attribute \src "dut.sv:19.9-19.24"
  wire width 32 $0\check$func$dut.sv:19$18.a[31:0]$19
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:19$18.b
  attribute \src "dut.sv:19.9-19.24"
  wire width 32 $0\check$func$dut.sv:19$18.b[31:0]$20
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:19$18.c
  attribute \src "dut.sv:19.9-19.24"
  wire width 32 $0\check$func$dut.sv:19$18.c[31:0]$21
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:21$22.a
  attribute \src "dut.sv:21.9-21.24"
  wire width 32 $0\check$func$dut.sv:21$22.a[31:0]$23
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:21$22.b
  attribute \src "dut.sv:21.9-21.24"
  wire width 32 $0\check$func$dut.sv:21$22.b[31:0]$24
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:21$22.c
  attribute \src "dut.sv:21.9-21.24"
  wire width 32 $0\check$func$dut.sv:21$22.c[31:0]$25
  wire width 32 $auto$process.cpp:4214:import_statement_comb$26
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:25$28.a
  attribute \src "dut.sv:25.9-25.24"
  wire width 32 $0\check$func$dut.sv:25$28.a[31:0]$29
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:25$28.b
  attribute \src "dut.sv:25.9-25.24"
  wire width 32 $0\check$func$dut.sv:25$28.b[31:0]$30
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:25$28.c
  attribute \src "dut.sv:25.9-25.24"
  wire width 32 $0\check$func$dut.sv:25$28.c[31:0]$31
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:27$32.a
  attribute \src "dut.sv:27.9-27.23"
  wire width 32 $0\check$func$dut.sv:27$32.a[31:0]$33
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:27$32.b
  attribute \src "dut.sv:27.9-27.23"
  wire width 32 $0\check$func$dut.sv:27$32.b[31:0]$34
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:27$32.c
  attribute \src "dut.sv:27.9-27.23"
  wire width 32 $0\check$func$dut.sv:27$32.c[31:0]$35
  wire width 32 $auto$process.cpp:4214:import_statement_comb$36
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:29$38.a
  attribute \src "dut.sv:29.9-29.23"
  wire width 32 $0\check$func$dut.sv:29$38.a[31:0]$39
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:29$38.b
  attribute \src "dut.sv:29.9-29.23"
  wire width 32 $0\check$func$dut.sv:29$38.b[31:0]$40
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:29$38.c
  attribute \src "dut.sv:29.9-29.23"
  wire width 32 $0\check$func$dut.sv:29$38.c[31:0]$41
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:31$42.a
  attribute \src "dut.sv:31.9-31.23"
  wire width 32 $0\check$func$dut.sv:31$42.a[31:0]$43
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:31$42.b
  attribute \src "dut.sv:31.9-31.23"
  wire width 32 $0\check$func$dut.sv:31$42.b[31:0]$44
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:31$42.c
  attribute \src "dut.sv:31.9-31.23"
  wire width 32 $0\check$func$dut.sv:31$42.c[31:0]$45
  wire width 32 $auto$expression.cpp:1620:import_operation$46
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:35$48.a
  attribute \src "dut.sv:35.9-35.23"
  wire width 32 $0\check$func$dut.sv:35$48.a[31:0]$49
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:35$48.b
  attribute \src "dut.sv:35.9-35.23"
  wire width 32 $0\check$func$dut.sv:35$48.b[31:0]$50
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:35$48.c
  attribute \src "dut.sv:35.9-35.23"
  wire width 32 $0\check$func$dut.sv:35$48.c[31:0]$51
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:37$52.a
  attribute \src "dut.sv:37.9-37.23"
  wire width 32 $0\check$func$dut.sv:37$52.a[31:0]$53
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:37$52.b
  attribute \src "dut.sv:37.9-37.23"
  wire width 32 $0\check$func$dut.sv:37$52.b[31:0]$54
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:37$52.c
  attribute \src "dut.sv:37.9-37.23"
  wire width 32 $0\check$func$dut.sv:37$52.c[31:0]$55
  wire width 32 $auto$expression.cpp:1620:import_operation$56
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:39$58.a
  attribute \src "dut.sv:39.9-39.23"
  wire width 32 $0\check$func$dut.sv:39$58.a[31:0]$59
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:39$58.b
  attribute \src "dut.sv:39.9-39.23"
  wire width 32 $0\check$func$dut.sv:39$58.b[31:0]$60
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:39$58.c
  attribute \src "dut.sv:39.9-39.23"
  wire width 32 $0\check$func$dut.sv:39$58.c[31:0]$61
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:44$62.a
  attribute \src "dut.sv:44.9-44.23"
  wire width 32 $0\check$func$dut.sv:44$62.a[31:0]$63
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:44$62.b
  attribute \src "dut.sv:44.9-44.23"
  wire width 32 $0\check$func$dut.sv:44$62.b[31:0]$64
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:44$62.c
  attribute \src "dut.sv:44.9-44.23"
  wire width 32 $0\check$func$dut.sv:44$62.c[31:0]$65
  wire width 32 $auto$expression.cpp:1620:import_operation$66
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:46$68.a
  attribute \src "dut.sv:46.9-46.23"
  wire width 32 $0\check$func$dut.sv:46$68.a[31:0]$69
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:46$68.b
  attribute \src "dut.sv:46.9-46.23"
  wire width 32 $0\check$func$dut.sv:46$68.b[31:0]$70
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:46$68.c
  attribute \src "dut.sv:46.9-46.23"
  wire width 32 $0\check$func$dut.sv:46$68.c[31:0]$71
  wire width 32 $auto$expression.cpp:1620:import_operation$72
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:48$74.a
  attribute \src "dut.sv:48.9-48.23"
  wire width 32 $0\check$func$dut.sv:48$74.a[31:0]$75
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:48$74.b
  attribute \src "dut.sv:48.9-48.23"
  wire width 32 $0\check$func$dut.sv:48$74.b[31:0]$76
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:48$74.c
  attribute \src "dut.sv:48.9-48.23"
  wire width 32 $0\check$func$dut.sv:48$74.c[31:0]$77
  wire width 64 $auto$expression.cpp:2059:import_operation$78
  wire width 64 $auto$expression.cpp:2059:import_operation$80
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:52$82.a
  attribute \src "dut.sv:52.9-52.28"
  wire width 32 $0\check$func$dut.sv:52$82.a[31:0]$83
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:52$82.b
  attribute \src "dut.sv:52.9-52.28"
  wire width 32 $0\check$func$dut.sv:52$82.b[31:0]$84
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:52$82.c
  attribute \src "dut.sv:52.9-52.28"
  wire width 32 $0\check$func$dut.sv:52$82.c[31:0]$85
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:54$86.a
  attribute \src "dut.sv:54.9-54.28"
  wire width 32 $0\check$func$dut.sv:54$86.a[31:0]$87
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:54$86.b
  attribute \src "dut.sv:54.9-54.28"
  wire width 32 $0\check$func$dut.sv:54$86.b[31:0]$88
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:54$86.c
  attribute \src "dut.sv:54.9-54.28"
  wire width 32 $0\check$func$dut.sv:54$86.c[31:0]$89
  wire width 96 $auto$expression.cpp:2131:import_operation$90
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:56$92.a
  attribute \src "dut.sv:56.9-56.27"
  wire width 32 $0\check$func$dut.sv:56$92.a[31:0]$93
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:56$92.b
  attribute \src "dut.sv:56.9-56.27"
  wire width 32 $0\check$func$dut.sv:56$92.b[31:0]$94
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:56$92.c
  attribute \src "dut.sv:56.9-56.27"
  wire width 32 $0\check$func$dut.sv:56$92.c[31:0]$95
  wire width 96 $auto$expression.cpp:2131:import_operation$96
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:58$98.a
  attribute \src "dut.sv:58.9-58.26"
  wire width 32 $0\check$func$dut.sv:58$98.a[31:0]$99
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:58$98.b
  attribute \src "dut.sv:58.9-58.26"
  wire width 32 $0\check$func$dut.sv:58$98.b[31:0]$100
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:58$98.c
  attribute \src "dut.sv:58.9-58.26"
  wire width 32 $0\check$func$dut.sv:58$98.c[31:0]$101
  attribute \src "dut.sv:63.18-63.19"
  wire width 8 $unnamed_block$1.w
  attribute \src "dut.sv:62.9-71.12"
  wire width 8 $0\$unnamed_block$1.w
  wire width 8 $auto$expression.cpp:1620:import_operation$102
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:66$104.a
  attribute \src "dut.sv:66.13-66.29"
  wire width 32 $0\check$func$dut.sv:66$104.a[31:0]$105
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:66$104.b
  attribute \src "dut.sv:66.13-66.29"
  wire width 32 $0\check$func$dut.sv:66$104.b[31:0]$106
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:66$104.c
  attribute \src "dut.sv:66.13-66.29"
  wire width 32 $0\check$func$dut.sv:66$104.c[31:0]$107
  attribute \src "dut.sv:67.21-67.27"
  wire $eq$dut.sv:67$108_Y
  wire $auto$process.cpp:32:import_immediate_assert$110
  wire width 8 $auto$expression.cpp:1620:import_operation$112
  attribute \nosync 1
  attribute \src "dut.sv:4.23-4.24"
  wire width 32 \check$func$dut.sv:69$114.a
  attribute \src "dut.sv:69.13-69.29"
  wire width 32 $0\check$func$dut.sv:69$114.a[31:0]$115
  attribute \nosync 1
  attribute \src "dut.sv:4.26-4.27"
  wire width 32 \check$func$dut.sv:69$114.b
  attribute \src "dut.sv:69.13-69.29"
  wire width 32 $0\check$func$dut.sv:69$114.b[31:0]$116
  attribute \nosync 1
  attribute \src "dut.sv:4.29-4.30"
  wire width 32 \check$func$dut.sv:69$114.c
  attribute \src "dut.sv:69.13-69.29"
  wire width 32 $0\check$func$dut.sv:69$114.c[31:0]$117
  attribute \src "dut.sv:70.21-70.27"
  wire $eq$dut.sv:70$118_Y
  wire $auto$process.cpp:32:import_immediate_assert$120
  cell $add $auto$process.cpp:4216:import_statement_comb$7
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 0
    connect \B 1
    connect \Y $auto$process.cpp:4214:import_statement_comb$6
  end
  cell $sub $auto$process.cpp:4218:import_statement_comb$17
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A 0
    connect \B 1
    connect \Y $auto$process.cpp:4214:import_statement_comb$16
  end
  cell $add $auto$process.cpp:4216:import_statement_comb$27
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $auto$process.cpp:4214:import_statement_comb$16
    connect \B 1
    connect \Y $auto$process.cpp:4214:import_statement_comb$26
  end
  cell $sub $auto$process.cpp:4218:import_statement_comb$37
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $auto$process.cpp:4214:import_statement_comb$6
    connect \B 1
    connect \Y $auto$process.cpp:4214:import_statement_comb$36
  end
  cell $add $auto$expression.cpp:1623:import_operation$47
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $auto$process.cpp:4214:import_statement_comb$36
    connect \B 1
    connect \Y $auto$expression.cpp:1620:import_operation$46
  end
  cell $sub $auto$expression.cpp:1625:import_operation$57
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $auto$expression.cpp:1620:import_operation$46
    connect \B 1
    connect \Y $auto$expression.cpp:1620:import_operation$56
  end
  cell $add $auto$expression.cpp:1623:import_operation$67
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $auto$expression.cpp:1620:import_operation$56
    connect \B 1
    connect \Y $auto$expression.cpp:1620:import_operation$66
  end
  cell $sub $auto$expression.cpp:1625:import_operation$73
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A $auto$expression.cpp:1620:import_operation$66
    connect \B 1
    connect \Y $auto$expression.cpp:1620:import_operation$72
  end
  cell $add $add$dut.sv:51$79
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A 99
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2059:import_operation$78
  end
  cell $add $add$dut.sv:51$81
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 64
    connect \A $auto$expression.cpp:2059:import_operation$78 [31:0]
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $auto$expression.cpp:2059:import_operation$80
  end
  cell $mul $mul$dut.sv:55$91
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 96
    connect \A 2
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000100
    connect \Y $auto$expression.cpp:2131:import_operation$90
  end
  cell $mul $mul$dut.sv:57$97
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 96
    connect \A 1
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000010
    connect \Y $auto$expression.cpp:2131:import_operation$96
  end
  cell $add $auto$expression.cpp:1623:import_operation$103
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A 8'00000000
    connect \B 8'00000001
    connect \Y $auto$expression.cpp:1620:import_operation$102
  end
  attribute \src "dut.sv:67.21-67.27"
  cell $eq $eq$dut.sv:67$109
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A $unnamed_block$1.w
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000001
    connect \Y $eq$dut.sv:67$108_Y
  end
  attribute \src "dut.sv:67.13-67.29"
  cell $check $auto$process.cpp:39:import_immediate_assert$111
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:67$108_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$110
    connect \TRG { }
  end
  cell $add $auto$expression.cpp:1623:import_operation$113
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $auto$expression.cpp:1620:import_operation$102
    connect \B 8'00000001
    connect \Y $auto$expression.cpp:1620:import_operation$112
  end
  attribute \src "dut.sv:70.21-70.27"
  cell $eq $eq$dut.sv:70$119
    parameter \A_SIGNED 0
    parameter \B_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A $unnamed_block$1.w
    connect \B 64'0000000000000000000000000000000000000000000000000000000000000010
    connect \Y $eq$dut.sv:70$118_Y
  end
  attribute \src "dut.sv:70.13-70.29"
  cell $check $auto$process.cpp:39:import_immediate_assert$121
    parameter \ARGS_WIDTH 0
    parameter \FLAVOR "assert"
    parameter \FORMAT ""
    parameter \PRIORITY 32'11111111111111111111111111111111
    parameter \TRG_ENABLE 0
    parameter \TRG_POLARITY 0'x
    parameter \TRG_WIDTH 0
    connect \A $eq$dut.sv:70$118_Y
    connect \ARGS { }
    connect \EN $auto$process.cpp:32:import_immediate_assert$120
    connect \TRG { }
  end
  attribute \src "dut.sv:9.5-72.8"
  process $proc$dut.sv:9$1
    assign $auto$process.cpp:32:import_immediate_assert$110 1'0
    assign $auto$process.cpp:32:import_immediate_assert$120 1'0
    assign $0\w \w
    assign $0\x \x
    assign $0\y \y
    assign $0\z \z
    assign $0\x 0
    assign $0\y 0
    assign $0\z 0
    assign $0\check$func$dut.sv:11$2.a[31:0]$3 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\check$func$dut.sv:11$2.b[31:0]$4 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\check$func$dut.sv:11$2.c[31:0]$5 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\x $auto$process.cpp:4214:import_statement_comb$6
    assign $0\check$func$dut.sv:15$8.a[31:0]$9 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $0\check$func$dut.sv:15$8.b[31:0]$10 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\check$func$dut.sv:15$8.c[31:0]$11 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\check$func$dut.sv:17$12.a[31:0]$13 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $0\check$func$dut.sv:17$12.b[31:0]$14 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $0\check$func$dut.sv:17$12.c[31:0]$15 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\z $auto$process.cpp:4214:import_statement_comb$16
    assign $0\check$func$dut.sv:19$18.a[31:0]$19 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $0\check$func$dut.sv:19$18.b[31:0]$20 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $0\check$func$dut.sv:19$18.c[31:0]$21 64'1111111111111111111111111111111111111111111111111111111111111111
    assign $0\check$func$dut.sv:21$22.a[31:0]$23 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $0\check$func$dut.sv:21$22.b[31:0]$24 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $0\check$func$dut.sv:21$22.c[31:0]$25 64'1111111111111111111111111111111111111111111111111111111111111110
    assign $0\z $auto$process.cpp:4214:import_statement_comb$26
    assign $0\check$func$dut.sv:25$28.a[31:0]$29 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $0\check$func$dut.sv:25$28.b[31:0]$30 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $0\check$func$dut.sv:25$28.c[31:0]$31 64'1111111111111111111111111111111111111111111111111111111111111111
    assign $0\check$func$dut.sv:27$32.a[31:0]$33 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $0\check$func$dut.sv:27$32.b[31:0]$34 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $0\check$func$dut.sv:27$32.c[31:0]$35 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\x $auto$process.cpp:4214:import_statement_comb$36
    assign $0\check$func$dut.sv:29$38.a[31:0]$39 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\check$func$dut.sv:29$38.b[31:0]$40 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $0\check$func$dut.sv:29$38.c[31:0]$41 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\check$func$dut.sv:31$42.a[31:0]$43 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\check$func$dut.sv:31$42.b[31:0]$44 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\check$func$dut.sv:31$42.c[31:0]$45 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\x $auto$expression.cpp:1620:import_operation$46
    assign $0\z $auto$process.cpp:4214:import_statement_comb$36
    assign $0\check$func$dut.sv:35$48.a[31:0]$49 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $0\check$func$dut.sv:35$48.b[31:0]$50 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\check$func$dut.sv:35$48.c[31:0]$51 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $0\z 0
    assign $0\check$func$dut.sv:37$52.a[31:0]$53 64'0000000000000000000000000000000000000000000000000000000000000010
    assign $0\check$func$dut.sv:37$52.b[31:0]$54 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\check$func$dut.sv:37$52.c[31:0]$55 64'0000000000000000000000000000000000000000000000000000000000000010
    assign $0\x $auto$expression.cpp:1620:import_operation$56
    assign $0\y $auto$expression.cpp:1620:import_operation$46
    assign $0\check$func$dut.sv:39$58.a[31:0]$59 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $0\check$func$dut.sv:39$58.b[31:0]$60 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $0\check$func$dut.sv:39$58.c[31:0]$61 64'0000000000000000000000000000000000000000000000000000000000000010
    assign $0\y 0
    assign $0\check$func$dut.sv:44$62.a[31:0]$63 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\check$func$dut.sv:44$62.b[31:0]$64 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\check$func$dut.sv:44$62.c[31:0]$65 64'0000000000000000000000000000000000000000000000000000000000000010
    assign $0\x $auto$expression.cpp:1620:import_operation$66
    assign $0\y $auto$expression.cpp:1620:import_operation$56
    assign $0\check$func$dut.sv:46$68.a[31:0]$69 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $0\check$func$dut.sv:46$68.b[31:0]$70 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\check$func$dut.sv:46$68.c[31:0]$71 64'0000000000000000000000000000000000000000000000000000000000000010
    assign $0\x $auto$expression.cpp:1620:import_operation$72
    assign $0\y $auto$expression.cpp:1620:import_operation$66
    assign $0\check$func$dut.sv:48$74.a[31:0]$75 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\check$func$dut.sv:48$74.b[31:0]$76 64'0000000000000000000000000000000000000000000000000000000000000001
    assign $0\check$func$dut.sv:48$74.c[31:0]$77 64'0000000000000000000000000000000000000000000000000000000000000010
    assign $0\z 99
    assign $0\y $auto$expression.cpp:2059:import_operation$78 [31:0]
    assign $0\x $auto$expression.cpp:2059:import_operation$80 [31:0]
    assign $0\check$func$dut.sv:52$82.a[31:0]$83 64'0000000000000000000000000000000000000000000000000000000001100101
    assign $0\check$func$dut.sv:52$82.b[31:0]$84 64'0000000000000000000000000000000000000000000000000000000001100100
    assign $0\check$func$dut.sv:52$82.c[31:0]$85 64'0000000000000000000000000000000000000000000000000000000001100011
    assign $0\y 2
    assign $0\x 2
    assign $0\check$func$dut.sv:54$86.a[31:0]$87 64'0000000000000000000000000000000000000000000000000000000011001000
    assign $0\check$func$dut.sv:54$86.b[31:0]$88 64'0000000000000000000000000000000000000000000000000000000011001000
    assign $0\check$func$dut.sv:54$86.c[31:0]$89 64'0000000000000000000000000000000000000000000000000000000001100011
    assign $0\z 2
    assign $0\x $auto$expression.cpp:2131:import_operation$90 [31:0]
    assign $0\check$func$dut.sv:56$92.a[31:0]$93 64'0000000000000000000000000000000000000000000000000000000001100000
    assign $0\check$func$dut.sv:56$92.b[31:0]$94 64'0000000000000000000000000000000000000000000000000000000011001000
    assign $0\check$func$dut.sv:56$92.c[31:0]$95 64'0000000000000000000000000000000000000000000000000000000000011000
    assign $0\z 1
    assign $0\y $auto$expression.cpp:2131:import_operation$96 [31:0]
    assign $0\check$func$dut.sv:58$98.a[31:0]$99 64'0000000000000000000000000000000000000000000000000000000001100000
    assign $0\check$func$dut.sv:58$98.b[31:0]$100 64'0000000000000000000000000000000000000000000000000000000000011000
    assign $0\check$func$dut.sv:58$98.c[31:0]$101 64'0000000000000000000000000000000000000000000000000000000000001100
    assign $0\y 0
    assign $0\z 0
    assign $0\$unnamed_block$1.w $unnamed_block$1.w
    assign $0\$unnamed_block$1.w 8'00000000
    assign $0\$unnamed_block$1.w $auto$expression.cpp:1620:import_operation$102
    assign $0\x 256
    assign $0\check$func$dut.sv:66$104.a[31:0]$105 64'0000000000000000000000000000000000000000000000000000000100000001
    assign $0\check$func$dut.sv:66$104.b[31:0]$106 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\check$func$dut.sv:66$104.c[31:0]$107 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $auto$process.cpp:32:import_immediate_assert$110 1'1
    assign $0\$unnamed_block$1.w $auto$expression.cpp:1620:import_operation$112
    assign $0\x { 24'000000000000000000000010 $auto$expression.cpp:1620:import_operation$102 }
    assign $0\check$func$dut.sv:69$114.a[31:0]$115 64'0000000000000000000000000000000000000000000000000000001000000001
    assign $0\check$func$dut.sv:69$114.b[31:0]$116 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $0\check$func$dut.sv:69$114.c[31:0]$117 64'0000000000000000000000000000000000000000000000000000000000000000
    assign $auto$process.cpp:32:import_immediate_assert$120 1'1
    sync always
      update \w $0\w
      update \x $0\x
      update \y $0\y
      update \z $0\z
      update \check$func$dut.sv:11$2.a 32'x
      update \check$func$dut.sv:11$2.b 32'x
      update \check$func$dut.sv:11$2.c 32'x
      update \check$func$dut.sv:15$8.a 32'x
      update \check$func$dut.sv:15$8.b 32'x
      update \check$func$dut.sv:15$8.c 32'x
      update \check$func$dut.sv:17$12.a 32'x
      update \check$func$dut.sv:17$12.b 32'x
      update \check$func$dut.sv:17$12.c 32'x
      update \check$func$dut.sv:19$18.a 32'x
      update \check$func$dut.sv:19$18.b 32'x
      update \check$func$dut.sv:19$18.c 32'x
      update \check$func$dut.sv:21$22.a 32'x
      update \check$func$dut.sv:21$22.b 32'x
      update \check$func$dut.sv:21$22.c 32'x
      update \check$func$dut.sv:25$28.a 32'x
      update \check$func$dut.sv:25$28.b 32'x
      update \check$func$dut.sv:25$28.c 32'x
      update \check$func$dut.sv:27$32.a 32'x
      update \check$func$dut.sv:27$32.b 32'x
      update \check$func$dut.sv:27$32.c 32'x
      update \check$func$dut.sv:29$38.a 32'x
      update \check$func$dut.sv:29$38.b 32'x
      update \check$func$dut.sv:29$38.c 32'x
      update \check$func$dut.sv:31$42.a 32'x
      update \check$func$dut.sv:31$42.b 32'x
      update \check$func$dut.sv:31$42.c 32'x
      update \check$func$dut.sv:35$48.a 32'x
      update \check$func$dut.sv:35$48.b 32'x
      update \check$func$dut.sv:35$48.c 32'x
      update \check$func$dut.sv:37$52.a 32'x
      update \check$func$dut.sv:37$52.b 32'x
      update \check$func$dut.sv:37$52.c 32'x
      update \check$func$dut.sv:39$58.a 32'x
      update \check$func$dut.sv:39$58.b 32'x
      update \check$func$dut.sv:39$58.c 32'x
      update \check$func$dut.sv:44$62.a 32'x
      update \check$func$dut.sv:44$62.b 32'x
      update \check$func$dut.sv:44$62.c 32'x
      update \check$func$dut.sv:46$68.a 32'x
      update \check$func$dut.sv:46$68.b 32'x
      update \check$func$dut.sv:46$68.c 32'x
      update \check$func$dut.sv:48$74.a 32'x
      update \check$func$dut.sv:48$74.b 32'x
      update \check$func$dut.sv:48$74.c 32'x
      update \check$func$dut.sv:52$82.a 32'x
      update \check$func$dut.sv:52$82.b 32'x
      update \check$func$dut.sv:52$82.c 32'x
      update \check$func$dut.sv:54$86.a 32'x
      update \check$func$dut.sv:54$86.b 32'x
      update \check$func$dut.sv:54$86.c 32'x
      update \check$func$dut.sv:56$92.a 32'x
      update \check$func$dut.sv:56$92.b 32'x
      update \check$func$dut.sv:56$92.c 32'x
      update \check$func$dut.sv:58$98.a 32'x
      update \check$func$dut.sv:58$98.b 32'x
      update \check$func$dut.sv:58$98.c 32'x
      update $unnamed_block$1.w $0\$unnamed_block$1.w
      update \check$func$dut.sv:66$104.a 32'x
      update \check$func$dut.sv:66$104.b 32'x
      update \check$func$dut.sv:66$104.c 32'x
      update \check$func$dut.sv:69$114.a 32'x
      update \check$func$dut.sv:69$114.b 32'x
      update \check$func$dut.sv:69$114.c 32'x
  end
end
