# 4s-pipelined-processor

This project is implements a simple 8-bit MIPS based processor, as a part of CS F342 (Computer Architecture) course at BITS Pilani. It supports add, sll (shift left logical) and unconditional jump instructions. It uses a 4-stage pipelined datapath with IF, ID, EX and WB stages.
