<profile>
    <ReportVersion>
        <Version>2021.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>udp</TopModelName>
        <TargetClockPeriod>2.50</TargetClockPeriod>
        <ClockUncertainty>0.20</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.253</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>7</Best-caseLatency>
            <Average-caseLatency>7</Average-caseLatency>
            <Worst-caseLatency>7</Worst-caseLatency>
            <Best-caseRealTimeLatency>17.500 ns</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>17.500 ns</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>17.500 ns</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>1</DataflowPipelineThroughput>
            <Interval-min>1</Interval-min>
            <Interval-max>1</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>60</BRAM_18K>
            <FF>11901</FF>
            <LUT>9968</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_s_axilite_AWVALID</name>
            <Object>s_axilite</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_s_axilite_AWREADY</name>
            <Object>s_axilite</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_s_axilite_AWADDR</name>
            <Object>s_axilite</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>10</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_s_axilite_WVALID</name>
            <Object>s_axilite</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_s_axilite_WREADY</name>
            <Object>s_axilite</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_s_axilite_WDATA</name>
            <Object>s_axilite</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_s_axilite_WSTRB</name>
            <Object>s_axilite</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_s_axilite_ARVALID</name>
            <Object>s_axilite</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_s_axilite_ARREADY</name>
            <Object>s_axilite</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_s_axilite_ARADDR</name>
            <Object>s_axilite</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>10</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_s_axilite_RVALID</name>
            <Object>s_axilite</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_s_axilite_RREADY</name>
            <Object>s_axilite</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_s_axilite_RDATA</name>
            <Object>s_axilite</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_s_axilite_RRESP</name>
            <Object>s_axilite</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_s_axilite_BVALID</name>
            <Object>s_axilite</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_s_axilite_BREADY</name>
            <Object>s_axilite</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_s_axilite_BRESP</name>
            <Object>s_axilite</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>0</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_local_block</name>
            <Object>udp</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>udp</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>udp</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>rxUdpDataIn_TDATA</name>
            <Object>rxUdpDataIn_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rxUdpDataIn_TKEEP</name>
            <Object>rxUdpDataIn_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rxUdpDataIn_TSTRB</name>
            <Object>rxUdpDataIn_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rxUdpDataIn_TLAST</name>
            <Object>rxUdpDataIn_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rxUdpDataIn_TVALID</name>
            <Object>rxUdpDataIn_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>rxUdpDataIn_TREADY</name>
            <Object>rxUdpDataIn_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>txUdpDataOut_TDATA</name>
            <Object>txUdpDataOut_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>txUdpDataOut_TKEEP</name>
            <Object>txUdpDataOut_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>txUdpDataOut_TSTRB</name>
            <Object>txUdpDataOut_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>txUdpDataOut_TLAST</name>
            <Object>txUdpDataOut_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>txUdpDataOut_TVALID</name>
            <Object>txUdpDataOut_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>txUdpDataOut_TREADY</name>
            <Object>txUdpDataOut_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataOutApp_TDATA</name>
            <Object>DataOutApp_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataOutApp_TKEEP</name>
            <Object>DataOutApp_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataOutApp_TSTRB</name>
            <Object>DataOutApp_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataOutApp_TUSER</name>
            <Object>DataOutApp_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>96</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataOutApp_TLAST</name>
            <Object>DataOutApp_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataOutApp_TDEST</name>
            <Object>DataOutApp_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataOutApp_TVALID</name>
            <Object>DataOutApp_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataOutApp_TREADY</name>
            <Object>DataOutApp_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataInApp_TDATA</name>
            <Object>DataInApp_V_data_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataInApp_TKEEP</name>
            <Object>DataInApp_V_keep_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataInApp_TSTRB</name>
            <Object>DataInApp_V_strb_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataInApp_TUSER</name>
            <Object>DataInApp_V_user_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>96</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataInApp_TLAST</name>
            <Object>DataInApp_V_last_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataInApp_TDEST</name>
            <Object>DataInApp_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataInApp_TVALID</name>
            <Object>DataInApp_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>DataInApp_TREADY</name>
            <Object>DataInApp_V_dest_V</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>myIpAddress</name>
            <Object>myIpAddress</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>udp</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>udpRxEngine_U0</InstName>
                    <ModuleName>udpRxEngine</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>824</ID>
                </Instance>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>846</ID>
                </Instance>
                <Instance>
                    <InstName>TableHandler_U0</InstName>
                    <ModuleName>TableHandler</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1045</ID>
                </Instance>
                <Instance>
                    <InstName>appGetMetaData_U0</InstName>
                    <ModuleName>appGetMetaData</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1124</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_keep2len_fu_121</InstName>
                            <ModuleName>keep2len</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>121</ID>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln885_fu_208_p2 add_ln223_fu_224_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>rxEngPacketDropper_U0</InstName>
                    <ModuleName>rxEngPacketDropper</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1150</ID>
                </Instance>
                <Instance>
                    <InstName>udpTxEngine_U0</InstName>
                    <ModuleName>udpTxEngine</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1184</ID>
                    <BindInstances>add_ln229_fu_526_p2 add_ln229_1_fu_538_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>SocketTable_valid_15_c_U SocketTable_valid_14_c_U SocketTable_valid_13_c_U SocketTable_valid_12_c_U SocketTable_valid_11_c_U SocketTable_valid_10_c_U SocketTable_valid_9_c_U SocketTable_valid_8_c_U SocketTable_valid_7_c_U SocketTable_valid_6_c_U SocketTable_valid_5_c_U SocketTable_valid_4_c_U SocketTable_valid_3_c_U SocketTable_valid_2_c_U SocketTable_valid_1_c_U SocketTable_valid_0_c_U SocketTable_myPort_15_c_U SocketTable_myPort_14_c_U SocketTable_myPort_13_c_U SocketTable_myPort_12_c_U SocketTable_myPort_11_c_U SocketTable_myPort_10_c_U SocketTable_myPort_9_c_U SocketTable_myPort_8_c_U SocketTable_myPort_7_c_U SocketTable_myPort_6_c_U SocketTable_myPort_5_c_U SocketTable_myPort_4_c_U SocketTable_myPort_3_c_U SocketTable_myPort_2_c_U SocketTable_myPort_1_c_U SocketTable_myPort_0_c_U SocketTable_theirPort_15_c_U SocketTable_theirPort_14_c_U SocketTable_theirPort_13_c_U SocketTable_theirPort_12_c_U SocketTable_theirPort_11_c_U SocketTable_theirPort_10_c_U SocketTable_theirPort_9_c_U SocketTable_theirPort_8_c_U SocketTable_theirPort_7_c_U SocketTable_theirPort_6_c_U SocketTable_theirPort_5_c_U SocketTable_theirPort_4_c_U SocketTable_theirPort_3_c_U SocketTable_theirPort_2_c_U SocketTable_theirPort_1_c_U SocketTable_theirPort_0_c_U SocketTable_theirIP_15_c_U SocketTable_theirIP_14_c_U SocketTable_theirIP_13_c_U SocketTable_theirIP_12_c_U SocketTable_theirIP_11_c_U SocketTable_theirIP_10_c_U SocketTable_theirIP_9_c_U SocketTable_theirIP_8_c_U SocketTable_theirIP_7_c_U SocketTable_theirIP_6_c_U SocketTable_theirIP_5_c_U SocketTable_theirIP_4_c_U SocketTable_theirIP_3_c_U SocketTable_theirIP_2_c_U SocketTable_theirIP_1_c_U SocketTable_theirIP_0_c_U myIpAddress_c_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.50</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>1.150</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>605</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>udpRxEngine</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.50</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.150</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.500 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.500 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.500 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1260</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>149</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>TableHandler</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.50</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.253</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>3</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>357</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1861</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>rxEngPacketDropper</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.50</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.659</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>3</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>701</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>66</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>keep2len</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.50</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>1.029</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>276</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>appGetMetaData</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.50</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>1</Average-caseLatency>
                    <Worst-caseLatency>1</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.500 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.500 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.500 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>2</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>50</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>443</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln885_fu_208_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int_base.h:885" URAM="0" VARIABLE="add_ln885"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln223_fu_224_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:223" URAM="0" VARIABLE="add_ln223"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>udpTxEngine</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.50</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>3</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1839</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>298</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_fu_526_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229" URAM="0" VARIABLE="add_ln229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln229_1_fu_538_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_int.h:229" URAM="0" VARIABLE="add_ln229_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>udp</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>2.50</TargetClockPeriod>
                    <ClockUncertainty>0.20</ClockUncertainty>
                    <EstimatedClockPeriod>2.253</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.500 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.500 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.500 ns</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>1</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>60</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <FF>11901</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>9968</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_valid_15_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_valid_15_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_valid_14_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_valid_14_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_valid_13_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_valid_13_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_valid_12_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_valid_12_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_valid_11_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_valid_11_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_valid_10_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_valid_10_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_valid_9_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_valid_9_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_valid_8_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_valid_8_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_valid_7_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_valid_7_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_valid_6_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_valid_6_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_valid_5_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_valid_5_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_valid_4_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_valid_4_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_valid_3_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_valid_3_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_valid_2_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_valid_2_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_valid_1_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_valid_1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_valid_0_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_valid_0_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_myPort_15_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_myPort_15_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_myPort_14_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_myPort_14_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_myPort_13_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_myPort_13_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_myPort_12_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_myPort_12_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_myPort_11_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_myPort_11_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_myPort_10_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_myPort_10_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_myPort_9_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_myPort_9_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_myPort_8_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_myPort_8_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_myPort_7_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_myPort_7_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_myPort_6_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_myPort_6_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_myPort_5_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_myPort_5_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_myPort_4_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_myPort_4_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_myPort_3_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_myPort_3_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_myPort_2_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_myPort_2_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_myPort_1_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_myPort_1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_myPort_0_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_myPort_0_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirPort_15_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirPort_15_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirPort_14_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirPort_14_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirPort_13_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirPort_13_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirPort_12_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirPort_12_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirPort_11_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirPort_11_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirPort_10_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirPort_10_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirPort_9_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirPort_9_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirPort_8_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirPort_8_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirPort_7_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirPort_7_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirPort_6_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirPort_6_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirPort_5_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirPort_5_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirPort_4_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirPort_4_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirPort_3_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirPort_3_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirPort_2_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirPort_2_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirPort_1_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirPort_1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirPort_0_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirPort_0_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirIP_15_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirIP_15_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirIP_14_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirIP_14_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirIP_13_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirIP_13_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirIP_12_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirIP_12_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirIP_11_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirIP_11_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirIP_10_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirIP_10_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirIP_9_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirIP_9_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirIP_8_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirIP_8_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirIP_7_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirIP_7_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirIP_6_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirIP_6_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirIP_5_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirIP_5_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirIP_4_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirIP_4_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirIP_3_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirIP_3_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirIP_2_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirIP_2_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirIP_1_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirIP_1_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="SocketTable_theirIP_0_c_U" SOURCE="" URAM="0" VARIABLE="SocketTable_theirIP_0_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="myIpAddress_c_U" SOURCE="" URAM="0" VARIABLE="myIpAddress_c"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>ureMetaData_U</Name>
            <ParentInst/>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ureDataPayload_U</Name>
            <ParentInst/>
            <StaticDepth>256</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>rthDropFifo_U</Name>
            <ParentInst/>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>agmdIdOut_U</Name>
            <ParentInst/>
            <StaticDepth>256</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>txthMetaData_U</Name>
            <ParentInst/>
            <StaticDepth>32</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>agmdDataOut_U</Name>
            <ParentInst/>
            <StaticDepth>256</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>agmdpayloadLenOut_U</Name>
            <ParentInst/>
            <StaticDepth>256</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="rxUdpDataIn" index="0" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="rxUdpDataIn" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="txUdpDataOut" index="1" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 0, 0, 0&gt;, 0&gt;&amp;" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="txUdpDataOut" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="DataOutApp" index="2" direction="out" srcType="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 96, 0, 16&gt;, 0&gt;&amp;" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="DataOutApp" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="DataInApp" index="3" direction="in" srcType="stream&lt;hls::axis&lt;ap_uint&lt;512&gt;, 96, 0, 16&gt;, 0&gt;&amp;" srcSize="1024">
            <hwRefs>
                <hwRef type="interface" interface="DataInApp" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="myIpAddress" index="4" direction="in" srcType="ap_uint&lt;32&gt;&amp;" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="myIpAddress" name="myIpAddress" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="SocketTable" index="5" direction="in" srcType="socket_table*" srcSize="96">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_s_axilite" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="numberSockets" index="6" direction="out" srcType="ap_uint&lt;16&gt;&amp;" srcSize="16">
            <hwRefs>
                <hwRef type="register" interface="s_axi_s_axilite" name="numberSockets" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_s_axilite" name="numberSockets_ctrl" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_s_axilite" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="10" portPrefix="s_axi_s_axilite_" paramPrefix="C_S_AXI_S_AXILITE_">
            <ports>
                <port>s_axi_s_axilite_ARADDR</port>
                <port>s_axi_s_axilite_ARREADY</port>
                <port>s_axi_s_axilite_ARVALID</port>
                <port>s_axi_s_axilite_AWADDR</port>
                <port>s_axi_s_axilite_AWREADY</port>
                <port>s_axi_s_axilite_AWVALID</port>
                <port>s_axi_s_axilite_BREADY</port>
                <port>s_axi_s_axilite_BRESP</port>
                <port>s_axi_s_axilite_BVALID</port>
                <port>s_axi_s_axilite_RDATA</port>
                <port>s_axi_s_axilite_RREADY</port>
                <port>s_axi_s_axilite_RRESP</port>
                <port>s_axi_s_axilite_RVALID</port>
                <port>s_axi_s_axilite_WDATA</port>
                <port>s_axi_s_axilite_WREADY</port>
                <port>s_axi_s_axilite_WSTRB</port>
                <port>s_axi_s_axilite_WVALID</port>
            </ports>
            <registers>
                <register offset="0x10" name="SocketTable_theirIP_0" access="W" description="Data signal of SocketTable_theirIP_0" range="32">
                    <fields>
                        <field offset="0" width="32" name="SocketTable_theirIP_0" access="W" description="Bit 31 to 0 of SocketTable_theirIP_0"/>
                    </fields>
                </register>
                <register offset="0x18" name="SocketTable_theirIP_1" access="W" description="Data signal of SocketTable_theirIP_1" range="32">
                    <fields>
                        <field offset="0" width="32" name="SocketTable_theirIP_1" access="W" description="Bit 31 to 0 of SocketTable_theirIP_1"/>
                    </fields>
                </register>
                <register offset="0x20" name="SocketTable_theirIP_2" access="W" description="Data signal of SocketTable_theirIP_2" range="32">
                    <fields>
                        <field offset="0" width="32" name="SocketTable_theirIP_2" access="W" description="Bit 31 to 0 of SocketTable_theirIP_2"/>
                    </fields>
                </register>
                <register offset="0x28" name="SocketTable_theirIP_3" access="W" description="Data signal of SocketTable_theirIP_3" range="32">
                    <fields>
                        <field offset="0" width="32" name="SocketTable_theirIP_3" access="W" description="Bit 31 to 0 of SocketTable_theirIP_3"/>
                    </fields>
                </register>
                <register offset="0x30" name="SocketTable_theirIP_4" access="W" description="Data signal of SocketTable_theirIP_4" range="32">
                    <fields>
                        <field offset="0" width="32" name="SocketTable_theirIP_4" access="W" description="Bit 31 to 0 of SocketTable_theirIP_4"/>
                    </fields>
                </register>
                <register offset="0x38" name="SocketTable_theirIP_5" access="W" description="Data signal of SocketTable_theirIP_5" range="32">
                    <fields>
                        <field offset="0" width="32" name="SocketTable_theirIP_5" access="W" description="Bit 31 to 0 of SocketTable_theirIP_5"/>
                    </fields>
                </register>
                <register offset="0x40" name="SocketTable_theirIP_6" access="W" description="Data signal of SocketTable_theirIP_6" range="32">
                    <fields>
                        <field offset="0" width="32" name="SocketTable_theirIP_6" access="W" description="Bit 31 to 0 of SocketTable_theirIP_6"/>
                    </fields>
                </register>
                <register offset="0x48" name="SocketTable_theirIP_7" access="W" description="Data signal of SocketTable_theirIP_7" range="32">
                    <fields>
                        <field offset="0" width="32" name="SocketTable_theirIP_7" access="W" description="Bit 31 to 0 of SocketTable_theirIP_7"/>
                    </fields>
                </register>
                <register offset="0x50" name="SocketTable_theirIP_8" access="W" description="Data signal of SocketTable_theirIP_8" range="32">
                    <fields>
                        <field offset="0" width="32" name="SocketTable_theirIP_8" access="W" description="Bit 31 to 0 of SocketTable_theirIP_8"/>
                    </fields>
                </register>
                <register offset="0x58" name="SocketTable_theirIP_9" access="W" description="Data signal of SocketTable_theirIP_9" range="32">
                    <fields>
                        <field offset="0" width="32" name="SocketTable_theirIP_9" access="W" description="Bit 31 to 0 of SocketTable_theirIP_9"/>
                    </fields>
                </register>
                <register offset="0x60" name="SocketTable_theirIP_10" access="W" description="Data signal of SocketTable_theirIP_10" range="32">
                    <fields>
                        <field offset="0" width="32" name="SocketTable_theirIP_10" access="W" description="Bit 31 to 0 of SocketTable_theirIP_10"/>
                    </fields>
                </register>
                <register offset="0x68" name="SocketTable_theirIP_11" access="W" description="Data signal of SocketTable_theirIP_11" range="32">
                    <fields>
                        <field offset="0" width="32" name="SocketTable_theirIP_11" access="W" description="Bit 31 to 0 of SocketTable_theirIP_11"/>
                    </fields>
                </register>
                <register offset="0x70" name="SocketTable_theirIP_12" access="W" description="Data signal of SocketTable_theirIP_12" range="32">
                    <fields>
                        <field offset="0" width="32" name="SocketTable_theirIP_12" access="W" description="Bit 31 to 0 of SocketTable_theirIP_12"/>
                    </fields>
                </register>
                <register offset="0x78" name="SocketTable_theirIP_13" access="W" description="Data signal of SocketTable_theirIP_13" range="32">
                    <fields>
                        <field offset="0" width="32" name="SocketTable_theirIP_13" access="W" description="Bit 31 to 0 of SocketTable_theirIP_13"/>
                    </fields>
                </register>
                <register offset="0x80" name="SocketTable_theirIP_14" access="W" description="Data signal of SocketTable_theirIP_14" range="32">
                    <fields>
                        <field offset="0" width="32" name="SocketTable_theirIP_14" access="W" description="Bit 31 to 0 of SocketTable_theirIP_14"/>
                    </fields>
                </register>
                <register offset="0x88" name="SocketTable_theirIP_15" access="W" description="Data signal of SocketTable_theirIP_15" range="32">
                    <fields>
                        <field offset="0" width="32" name="SocketTable_theirIP_15" access="W" description="Bit 31 to 0 of SocketTable_theirIP_15"/>
                    </fields>
                </register>
                <register offset="0x90" name="SocketTable_theirPort_0" access="W" description="Data signal of SocketTable_theirPort_0" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_theirPort_0" access="W" description="Bit 15 to 0 of SocketTable_theirPort_0"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x98" name="SocketTable_theirPort_1" access="W" description="Data signal of SocketTable_theirPort_1" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_theirPort_1" access="W" description="Bit 15 to 0 of SocketTable_theirPort_1"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa0" name="SocketTable_theirPort_2" access="W" description="Data signal of SocketTable_theirPort_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_theirPort_2" access="W" description="Bit 15 to 0 of SocketTable_theirPort_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xa8" name="SocketTable_theirPort_3" access="W" description="Data signal of SocketTable_theirPort_3" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_theirPort_3" access="W" description="Bit 15 to 0 of SocketTable_theirPort_3"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xb0" name="SocketTable_theirPort_4" access="W" description="Data signal of SocketTable_theirPort_4" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_theirPort_4" access="W" description="Bit 15 to 0 of SocketTable_theirPort_4"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xb8" name="SocketTable_theirPort_5" access="W" description="Data signal of SocketTable_theirPort_5" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_theirPort_5" access="W" description="Bit 15 to 0 of SocketTable_theirPort_5"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xc0" name="SocketTable_theirPort_6" access="W" description="Data signal of SocketTable_theirPort_6" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_theirPort_6" access="W" description="Bit 15 to 0 of SocketTable_theirPort_6"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xc8" name="SocketTable_theirPort_7" access="W" description="Data signal of SocketTable_theirPort_7" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_theirPort_7" access="W" description="Bit 15 to 0 of SocketTable_theirPort_7"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xd0" name="SocketTable_theirPort_8" access="W" description="Data signal of SocketTable_theirPort_8" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_theirPort_8" access="W" description="Bit 15 to 0 of SocketTable_theirPort_8"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xd8" name="SocketTable_theirPort_9" access="W" description="Data signal of SocketTable_theirPort_9" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_theirPort_9" access="W" description="Bit 15 to 0 of SocketTable_theirPort_9"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xe0" name="SocketTable_theirPort_10" access="W" description="Data signal of SocketTable_theirPort_10" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_theirPort_10" access="W" description="Bit 15 to 0 of SocketTable_theirPort_10"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xe8" name="SocketTable_theirPort_11" access="W" description="Data signal of SocketTable_theirPort_11" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_theirPort_11" access="W" description="Bit 15 to 0 of SocketTable_theirPort_11"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xf0" name="SocketTable_theirPort_12" access="W" description="Data signal of SocketTable_theirPort_12" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_theirPort_12" access="W" description="Bit 15 to 0 of SocketTable_theirPort_12"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0xf8" name="SocketTable_theirPort_13" access="W" description="Data signal of SocketTable_theirPort_13" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_theirPort_13" access="W" description="Bit 15 to 0 of SocketTable_theirPort_13"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x100" name="SocketTable_theirPort_14" access="W" description="Data signal of SocketTable_theirPort_14" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_theirPort_14" access="W" description="Bit 15 to 0 of SocketTable_theirPort_14"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x108" name="SocketTable_theirPort_15" access="W" description="Data signal of SocketTable_theirPort_15" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_theirPort_15" access="W" description="Bit 15 to 0 of SocketTable_theirPort_15"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x110" name="SocketTable_myPort_0" access="W" description="Data signal of SocketTable_myPort_0" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_myPort_0" access="W" description="Bit 15 to 0 of SocketTable_myPort_0"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x118" name="SocketTable_myPort_1" access="W" description="Data signal of SocketTable_myPort_1" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_myPort_1" access="W" description="Bit 15 to 0 of SocketTable_myPort_1"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x120" name="SocketTable_myPort_2" access="W" description="Data signal of SocketTable_myPort_2" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_myPort_2" access="W" description="Bit 15 to 0 of SocketTable_myPort_2"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x128" name="SocketTable_myPort_3" access="W" description="Data signal of SocketTable_myPort_3" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_myPort_3" access="W" description="Bit 15 to 0 of SocketTable_myPort_3"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x130" name="SocketTable_myPort_4" access="W" description="Data signal of SocketTable_myPort_4" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_myPort_4" access="W" description="Bit 15 to 0 of SocketTable_myPort_4"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x138" name="SocketTable_myPort_5" access="W" description="Data signal of SocketTable_myPort_5" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_myPort_5" access="W" description="Bit 15 to 0 of SocketTable_myPort_5"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x140" name="SocketTable_myPort_6" access="W" description="Data signal of SocketTable_myPort_6" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_myPort_6" access="W" description="Bit 15 to 0 of SocketTable_myPort_6"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x148" name="SocketTable_myPort_7" access="W" description="Data signal of SocketTable_myPort_7" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_myPort_7" access="W" description="Bit 15 to 0 of SocketTable_myPort_7"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x150" name="SocketTable_myPort_8" access="W" description="Data signal of SocketTable_myPort_8" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_myPort_8" access="W" description="Bit 15 to 0 of SocketTable_myPort_8"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x158" name="SocketTable_myPort_9" access="W" description="Data signal of SocketTable_myPort_9" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_myPort_9" access="W" description="Bit 15 to 0 of SocketTable_myPort_9"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x160" name="SocketTable_myPort_10" access="W" description="Data signal of SocketTable_myPort_10" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_myPort_10" access="W" description="Bit 15 to 0 of SocketTable_myPort_10"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x168" name="SocketTable_myPort_11" access="W" description="Data signal of SocketTable_myPort_11" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_myPort_11" access="W" description="Bit 15 to 0 of SocketTable_myPort_11"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x170" name="SocketTable_myPort_12" access="W" description="Data signal of SocketTable_myPort_12" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_myPort_12" access="W" description="Bit 15 to 0 of SocketTable_myPort_12"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x178" name="SocketTable_myPort_13" access="W" description="Data signal of SocketTable_myPort_13" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_myPort_13" access="W" description="Bit 15 to 0 of SocketTable_myPort_13"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x180" name="SocketTable_myPort_14" access="W" description="Data signal of SocketTable_myPort_14" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_myPort_14" access="W" description="Bit 15 to 0 of SocketTable_myPort_14"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x188" name="SocketTable_myPort_15" access="W" description="Data signal of SocketTable_myPort_15" range="32">
                    <fields>
                        <field offset="0" width="16" name="SocketTable_myPort_15" access="W" description="Bit 15 to 0 of SocketTable_myPort_15"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x190" name="SocketTable_valid_0" access="W" description="Data signal of SocketTable_valid_0" range="32">
                    <fields>
                        <field offset="0" width="1" name="SocketTable_valid_0" access="W" description="Bit 0 to 0 of SocketTable_valid_0"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x198" name="SocketTable_valid_1" access="W" description="Data signal of SocketTable_valid_1" range="32">
                    <fields>
                        <field offset="0" width="1" name="SocketTable_valid_1" access="W" description="Bit 0 to 0 of SocketTable_valid_1"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x1a0" name="SocketTable_valid_2" access="W" description="Data signal of SocketTable_valid_2" range="32">
                    <fields>
                        <field offset="0" width="1" name="SocketTable_valid_2" access="W" description="Bit 0 to 0 of SocketTable_valid_2"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x1a8" name="SocketTable_valid_3" access="W" description="Data signal of SocketTable_valid_3" range="32">
                    <fields>
                        <field offset="0" width="1" name="SocketTable_valid_3" access="W" description="Bit 0 to 0 of SocketTable_valid_3"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x1b0" name="SocketTable_valid_4" access="W" description="Data signal of SocketTable_valid_4" range="32">
                    <fields>
                        <field offset="0" width="1" name="SocketTable_valid_4" access="W" description="Bit 0 to 0 of SocketTable_valid_4"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x1b8" name="SocketTable_valid_5" access="W" description="Data signal of SocketTable_valid_5" range="32">
                    <fields>
                        <field offset="0" width="1" name="SocketTable_valid_5" access="W" description="Bit 0 to 0 of SocketTable_valid_5"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x1c0" name="SocketTable_valid_6" access="W" description="Data signal of SocketTable_valid_6" range="32">
                    <fields>
                        <field offset="0" width="1" name="SocketTable_valid_6" access="W" description="Bit 0 to 0 of SocketTable_valid_6"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x1c8" name="SocketTable_valid_7" access="W" description="Data signal of SocketTable_valid_7" range="32">
                    <fields>
                        <field offset="0" width="1" name="SocketTable_valid_7" access="W" description="Bit 0 to 0 of SocketTable_valid_7"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x1d0" name="SocketTable_valid_8" access="W" description="Data signal of SocketTable_valid_8" range="32">
                    <fields>
                        <field offset="0" width="1" name="SocketTable_valid_8" access="W" description="Bit 0 to 0 of SocketTable_valid_8"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x1d8" name="SocketTable_valid_9" access="W" description="Data signal of SocketTable_valid_9" range="32">
                    <fields>
                        <field offset="0" width="1" name="SocketTable_valid_9" access="W" description="Bit 0 to 0 of SocketTable_valid_9"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x1e0" name="SocketTable_valid_10" access="W" description="Data signal of SocketTable_valid_10" range="32">
                    <fields>
                        <field offset="0" width="1" name="SocketTable_valid_10" access="W" description="Bit 0 to 0 of SocketTable_valid_10"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x1e8" name="SocketTable_valid_11" access="W" description="Data signal of SocketTable_valid_11" range="32">
                    <fields>
                        <field offset="0" width="1" name="SocketTable_valid_11" access="W" description="Bit 0 to 0 of SocketTable_valid_11"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x1f0" name="SocketTable_valid_12" access="W" description="Data signal of SocketTable_valid_12" range="32">
                    <fields>
                        <field offset="0" width="1" name="SocketTable_valid_12" access="W" description="Bit 0 to 0 of SocketTable_valid_12"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x1f8" name="SocketTable_valid_13" access="W" description="Data signal of SocketTable_valid_13" range="32">
                    <fields>
                        <field offset="0" width="1" name="SocketTable_valid_13" access="W" description="Bit 0 to 0 of SocketTable_valid_13"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x200" name="SocketTable_valid_14" access="W" description="Data signal of SocketTable_valid_14" range="32">
                    <fields>
                        <field offset="0" width="1" name="SocketTable_valid_14" access="W" description="Bit 0 to 0 of SocketTable_valid_14"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x208" name="SocketTable_valid_15" access="W" description="Data signal of SocketTable_valid_15" range="32">
                    <fields>
                        <field offset="0" width="1" name="SocketTable_valid_15" access="W" description="Bit 0 to 0 of SocketTable_valid_15"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x210" name="numberSockets" access="R" description="Data signal of numberSockets" range="32">
                    <fields>
                        <field offset="0" width="16" name="numberSockets" access="R" description="Bit 15 to 0 of numberSockets"/>
                        <field offset="16" width="16" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x214" name="numberSockets_ctrl" access="R" description="Control signal of numberSockets" range="32">
                    <fields>
                        <field offset="0" width="1" name="numberSockets_ap_vld" access="R" description="Control signal numberSockets_ap_vld"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="24" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="88" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="96" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="104" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="112" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="120" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="136" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="144" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="152" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="168" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="176" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="184" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="192" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="200" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="208" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="216" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="224" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="232" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="240" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="248" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="256" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="264" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="272" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="280" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="288" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="296" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="304" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="312" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="320" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="328" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="336" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="344" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="352" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="360" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="368" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="376" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="384" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="392" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="400" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="408" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="416" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="424" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="432" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="440" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="448" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="456" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="464" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="472" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="480" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="488" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="496" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="504" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="512" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="520" argName="SocketTable"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="528" argName="numberSockets"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_s_axilite:rxUdpDataIn:txUdpDataOut:DataOutApp:DataInApp</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="rxUdpDataIn" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="512" portPrefix="rxUdpDataIn_">
            <ports>
                <port>rxUdpDataIn_TDATA</port>
                <port>rxUdpDataIn_TKEEP</port>
                <port>rxUdpDataIn_TLAST</port>
                <port>rxUdpDataIn_TREADY</port>
                <port>rxUdpDataIn_TSTRB</port>
                <port>rxUdpDataIn_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="rxUdpDataIn"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="txUdpDataOut" type="axi4stream" busTypeName="axis" mode="master" dataWidth="512" portPrefix="txUdpDataOut_">
            <ports>
                <port>txUdpDataOut_TDATA</port>
                <port>txUdpDataOut_TKEEP</port>
                <port>txUdpDataOut_TLAST</port>
                <port>txUdpDataOut_TREADY</port>
                <port>txUdpDataOut_TSTRB</port>
                <port>txUdpDataOut_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="txUdpDataOut"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="DataOutApp" type="axi4stream" busTypeName="axis" mode="master" dataWidth="512" portPrefix="DataOutApp_">
            <ports>
                <port>DataOutApp_TDATA</port>
                <port>DataOutApp_TDEST</port>
                <port>DataOutApp_TKEEP</port>
                <port>DataOutApp_TLAST</port>
                <port>DataOutApp_TREADY</port>
                <port>DataOutApp_TSTRB</port>
                <port>DataOutApp_TUSER</port>
                <port>DataOutApp_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="DataOutApp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="DataInApp" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="512" portPrefix="DataInApp_">
            <ports>
                <port>DataInApp_TDATA</port>
                <port>DataInApp_TDEST</port>
                <port>DataInApp_TKEEP</port>
                <port>DataInApp_TLAST</port>
                <port>DataInApp_TREADY</port>
                <port>DataInApp_TSTRB</port>
                <port>DataInApp_TUSER</port>
                <port>DataInApp_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="DataInApp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="myIpAddress" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="myIpAddress">DATA</portMap>
            </portMaps>
            <ports>
                <port>myIpAddress</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="1" argName="myIpAddress"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_s_axilite">32, 10, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_s_axilite">SocketTable_theirIP_0, 0x10, 32, W, Data signal of SocketTable_theirIP_0, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirIP_1, 0x18, 32, W, Data signal of SocketTable_theirIP_1, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirIP_2, 0x20, 32, W, Data signal of SocketTable_theirIP_2, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirIP_3, 0x28, 32, W, Data signal of SocketTable_theirIP_3, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirIP_4, 0x30, 32, W, Data signal of SocketTable_theirIP_4, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirIP_5, 0x38, 32, W, Data signal of SocketTable_theirIP_5, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirIP_6, 0x40, 32, W, Data signal of SocketTable_theirIP_6, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirIP_7, 0x48, 32, W, Data signal of SocketTable_theirIP_7, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirIP_8, 0x50, 32, W, Data signal of SocketTable_theirIP_8, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirIP_9, 0x58, 32, W, Data signal of SocketTable_theirIP_9, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirIP_10, 0x60, 32, W, Data signal of SocketTable_theirIP_10, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirIP_11, 0x68, 32, W, Data signal of SocketTable_theirIP_11, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirIP_12, 0x70, 32, W, Data signal of SocketTable_theirIP_12, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirIP_13, 0x78, 32, W, Data signal of SocketTable_theirIP_13, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirIP_14, 0x80, 32, W, Data signal of SocketTable_theirIP_14, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirIP_15, 0x88, 32, W, Data signal of SocketTable_theirIP_15, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirPort_0, 0x90, 32, W, Data signal of SocketTable_theirPort_0, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirPort_1, 0x98, 32, W, Data signal of SocketTable_theirPort_1, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirPort_2, 0xa0, 32, W, Data signal of SocketTable_theirPort_2, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirPort_3, 0xa8, 32, W, Data signal of SocketTable_theirPort_3, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirPort_4, 0xb0, 32, W, Data signal of SocketTable_theirPort_4, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirPort_5, 0xb8, 32, W, Data signal of SocketTable_theirPort_5, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirPort_6, 0xc0, 32, W, Data signal of SocketTable_theirPort_6, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirPort_7, 0xc8, 32, W, Data signal of SocketTable_theirPort_7, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirPort_8, 0xd0, 32, W, Data signal of SocketTable_theirPort_8, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirPort_9, 0xd8, 32, W, Data signal of SocketTable_theirPort_9, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirPort_10, 0xe0, 32, W, Data signal of SocketTable_theirPort_10, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirPort_11, 0xe8, 32, W, Data signal of SocketTable_theirPort_11, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirPort_12, 0xf0, 32, W, Data signal of SocketTable_theirPort_12, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirPort_13, 0xf8, 32, W, Data signal of SocketTable_theirPort_13, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirPort_14, 0x100, 32, W, Data signal of SocketTable_theirPort_14, </column>
                    <column name="s_axi_s_axilite">SocketTable_theirPort_15, 0x108, 32, W, Data signal of SocketTable_theirPort_15, </column>
                    <column name="s_axi_s_axilite">SocketTable_myPort_0, 0x110, 32, W, Data signal of SocketTable_myPort_0, </column>
                    <column name="s_axi_s_axilite">SocketTable_myPort_1, 0x118, 32, W, Data signal of SocketTable_myPort_1, </column>
                    <column name="s_axi_s_axilite">SocketTable_myPort_2, 0x120, 32, W, Data signal of SocketTable_myPort_2, </column>
                    <column name="s_axi_s_axilite">SocketTable_myPort_3, 0x128, 32, W, Data signal of SocketTable_myPort_3, </column>
                    <column name="s_axi_s_axilite">SocketTable_myPort_4, 0x130, 32, W, Data signal of SocketTable_myPort_4, </column>
                    <column name="s_axi_s_axilite">SocketTable_myPort_5, 0x138, 32, W, Data signal of SocketTable_myPort_5, </column>
                    <column name="s_axi_s_axilite">SocketTable_myPort_6, 0x140, 32, W, Data signal of SocketTable_myPort_6, </column>
                    <column name="s_axi_s_axilite">SocketTable_myPort_7, 0x148, 32, W, Data signal of SocketTable_myPort_7, </column>
                    <column name="s_axi_s_axilite">SocketTable_myPort_8, 0x150, 32, W, Data signal of SocketTable_myPort_8, </column>
                    <column name="s_axi_s_axilite">SocketTable_myPort_9, 0x158, 32, W, Data signal of SocketTable_myPort_9, </column>
                    <column name="s_axi_s_axilite">SocketTable_myPort_10, 0x160, 32, W, Data signal of SocketTable_myPort_10, </column>
                    <column name="s_axi_s_axilite">SocketTable_myPort_11, 0x168, 32, W, Data signal of SocketTable_myPort_11, </column>
                    <column name="s_axi_s_axilite">SocketTable_myPort_12, 0x170, 32, W, Data signal of SocketTable_myPort_12, </column>
                    <column name="s_axi_s_axilite">SocketTable_myPort_13, 0x178, 32, W, Data signal of SocketTable_myPort_13, </column>
                    <column name="s_axi_s_axilite">SocketTable_myPort_14, 0x180, 32, W, Data signal of SocketTable_myPort_14, </column>
                    <column name="s_axi_s_axilite">SocketTable_myPort_15, 0x188, 32, W, Data signal of SocketTable_myPort_15, </column>
                    <column name="s_axi_s_axilite">SocketTable_valid_0, 0x190, 32, W, Data signal of SocketTable_valid_0, </column>
                    <column name="s_axi_s_axilite">SocketTable_valid_1, 0x198, 32, W, Data signal of SocketTable_valid_1, </column>
                    <column name="s_axi_s_axilite">SocketTable_valid_2, 0x1a0, 32, W, Data signal of SocketTable_valid_2, </column>
                    <column name="s_axi_s_axilite">SocketTable_valid_3, 0x1a8, 32, W, Data signal of SocketTable_valid_3, </column>
                    <column name="s_axi_s_axilite">SocketTable_valid_4, 0x1b0, 32, W, Data signal of SocketTable_valid_4, </column>
                    <column name="s_axi_s_axilite">SocketTable_valid_5, 0x1b8, 32, W, Data signal of SocketTable_valid_5, </column>
                    <column name="s_axi_s_axilite">SocketTable_valid_6, 0x1c0, 32, W, Data signal of SocketTable_valid_6, </column>
                    <column name="s_axi_s_axilite">SocketTable_valid_7, 0x1c8, 32, W, Data signal of SocketTable_valid_7, </column>
                    <column name="s_axi_s_axilite">SocketTable_valid_8, 0x1d0, 32, W, Data signal of SocketTable_valid_8, </column>
                    <column name="s_axi_s_axilite">SocketTable_valid_9, 0x1d8, 32, W, Data signal of SocketTable_valid_9, </column>
                    <column name="s_axi_s_axilite">SocketTable_valid_10, 0x1e0, 32, W, Data signal of SocketTable_valid_10, </column>
                    <column name="s_axi_s_axilite">SocketTable_valid_11, 0x1e8, 32, W, Data signal of SocketTable_valid_11, </column>
                    <column name="s_axi_s_axilite">SocketTable_valid_12, 0x1f0, 32, W, Data signal of SocketTable_valid_12, </column>
                    <column name="s_axi_s_axilite">SocketTable_valid_13, 0x1f8, 32, W, Data signal of SocketTable_valid_13, </column>
                    <column name="s_axi_s_axilite">SocketTable_valid_14, 0x200, 32, W, Data signal of SocketTable_valid_14, </column>
                    <column name="s_axi_s_axilite">SocketTable_valid_15, 0x208, 32, W, Data signal of SocketTable_valid_15, </column>
                    <column name="s_axi_s_axilite">numberSockets, 0x210, 32, R, Data signal of numberSockets, </column>
                    <column name="s_axi_s_axilite">numberSockets_ctrl, 0x214, 32, R, Control signal of numberSockets, 0=numberSockets_ap_vld</column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="10">Interface, Register Mode, TDATA, TDEST, TKEEP, TLAST, TREADY, TSTRB, TUSER, TVALID</keys>
                    <column name="DataInApp">both, 512, 16, 64, 1, 1, 64, 96, 1</column>
                    <column name="DataOutApp">both, 512, 16, 64, 1, 1, 64, 96, 1</column>
                    <column name="rxUdpDataIn">both, 512, , 64, 1, 1, 64, , 1</column>
                    <column name="txUdpDataOut">both, 512, , 64, 1, 1, 64, , 1</column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="myIpAddress">ap_none, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="ap_ctrl">ap_ctrl_none</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="rxUdpDataIn">in, stream&lt;hls::axis&lt;ap_uint&lt;512&gt; 0 0 0&gt; 0&gt;&amp;</column>
                    <column name="txUdpDataOut">out, stream&lt;hls::axis&lt;ap_uint&lt;512&gt; 0 0 0&gt; 0&gt;&amp;</column>
                    <column name="DataOutApp">out, stream&lt;hls::axis&lt;ap_uint&lt;512&gt; 96 0 16&gt; 0&gt;&amp;</column>
                    <column name="DataInApp">in, stream&lt;hls::axis&lt;ap_uint&lt;512&gt; 96 0 16&gt; 0&gt;&amp;</column>
                    <column name="myIpAddress">in, ap_uint&lt;32&gt;&amp;</column>
                    <column name="SocketTable">in, socket_table*</column>
                    <column name="numberSockets">out, ap_uint&lt;16&gt;&amp;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="rxUdpDataIn">rxUdpDataIn, interface, </column>
                    <column name="txUdpDataOut">txUdpDataOut, interface, </column>
                    <column name="DataOutApp">DataOutApp, interface, </column>
                    <column name="DataInApp">DataInApp, interface, </column>
                    <column name="myIpAddress">myIpAddress, port, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="SocketTable">s_axi_s_axilite, interface, </column>
                    <column name="numberSockets">s_axi_s_axilite, register, name=numberSockets offset=0x210 range=32</column>
                    <column name="numberSockets">s_axi_s_axilite, register, name=numberSockets_ctrl offset=0x214 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/TOE/common_utilities/common_utilities.cpp:178" status="valid" parentFunction="len2keep" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/TOE/common_utilities/common_utilities.cpp:911" status="valid" parentFunction="databroadcast" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/TOE/common_utilities/common_utilities.cpp:912" status="valid" parentFunction="databroadcast" variable="" isDirective="0" options="off"/>
        <Pragma type="inline" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/TOE/common_utilities/common_utilities.cpp:960" status="valid" parentFunction="combine_words" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:47" status="valid" parentFunction="tablehandler" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:48" status="valid" parentFunction="tablehandler" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:49" status="valid" parentFunction="tablehandler" variable="SocketTable" isDirective="0" options="variable=SocketTable complete dim=1"/>
        <Pragma type="disaggregate" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:50" status="valid" parentFunction="tablehandler" variable="SocketTable" isDirective="0" options="variable=SocketTable"/>
        <Pragma type="inline" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:98" status="valid" parentFunction="udprxengine" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:99" status="valid" parentFunction="udprxengine" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:196" status="valid" parentFunction="rxengpacketdropper" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:197" status="valid" parentFunction="rxengpacketdropper" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:236" status="valid" parentFunction="appgetmetadata" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:237" status="valid" parentFunction="appgetmetadata" variable="" isDirective="0" options="II=1"/>
        <Pragma type="inline" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:285" status="valid" parentFunction="udptxengine" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:286" status="valid" parentFunction="udptxengine" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dataflow" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:420" status="valid" parentFunction="udp" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:423" status="valid" parentFunction="udp" variable="rxUdpDataIn" isDirective="0" options="axis register both port=rxUdpDataIn"/>
        <Pragma type="interface" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:424" status="valid" parentFunction="udp" variable="txUdpDataOut" isDirective="0" options="axis register both port=txUdpDataOut"/>
        <Pragma type="interface" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:425" status="valid" parentFunction="udp" variable="DataOutApp" isDirective="0" options="axis register both port=DataOutApp"/>
        <Pragma type="interface" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:426" status="valid" parentFunction="udp" variable="DataInApp" isDirective="0" options="axis register both port=DataInApp"/>
        <Pragma type="interface" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:428" status="valid" parentFunction="udp" variable="myIpAddress" isDirective="0" options="ap_none register port=myIpAddress"/>
        <Pragma type="interface" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:429" status="valid" parentFunction="udp" variable="SocketTable" isDirective="0" options="s_axilite port=SocketTable bundle=s_axilite"/>
        <Pragma type="interface" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:430" status="valid" parentFunction="udp" variable="numberSockets" isDirective="0" options="s_axilite port=numberSockets bundle=s_axilite"/>
        <Pragma type="interface" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:431" status="valid" parentFunction="udp" variable="return" isDirective="0" options="ap_ctrl_none port=return"/>
        <Pragma type="stream" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:437" status="valid" parentFunction="udp" variable="ureDataPayload" isDirective="0" options="variable=ureDataPayload depth=256"/>
        <Pragma type="stream" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:440" status="valid" parentFunction="udp" variable="agmdDataOut" isDirective="0" options="variable=agmdDataOut depth=256"/>
        <Pragma type="stream" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:443" status="valid" parentFunction="udp" variable="ureMetaData" isDirective="0" options="variable=ureMetaData depth=32"/>
        <Pragma type="stream" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:446" status="valid" parentFunction="udp" variable="rthDropFifo" isDirective="0" options="variable=rthDropFifo depth=32"/>
        <Pragma type="stream" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:449" status="valid" parentFunction="udp" variable="agmdIdOut" isDirective="0" options="variable=agmdIdOut depth=256"/>
        <Pragma type="stream" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:452" status="valid" parentFunction="udp" variable="agmdpayloadLenOut" isDirective="0" options="variable=agmdpayloadLenOut depth=256"/>
        <Pragma type="stream" location="/home/ubuntu/xup_vitis_network_example/NetLayers/100G-fpga-network-stack-core/synthesis_results_HBM/..//hls/UDP/udp.cpp:456" status="valid" parentFunction="udp" variable="txthMetaData" isDirective="0" options="variable=txthMetaData depth=32"/>
    </PragmaReport>
</profile>

