verilog xil_defaultlib --include "D:/xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../arm_gpio.gen/sources_1/bd/gpio_test/ipshared/ec67/hdl" --include "../../../../arm_gpio.gen/sources_1/bd/gpio_test/ipshared/aed8/hdl" \
"../../../bd/gpio_test/ip/gpio_test_processing_system7_0_0/sim/gpio_test_processing_system7_0_0.v" \
"../../../bd/gpio_test/ip/gpio_test_xbar_0/sim/gpio_test_xbar_0.v" \
"../../../bd/gpio_test/ip/gpio_test_auto_pc_0/sim/gpio_test_auto_pc_0.v" \
"../../../bd/gpio_test/sim/gpio_test.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
