
---------- Begin Simulation Statistics ----------
final_tick                               118456310000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 463034                       # Simulator instruction rate (inst/s)
host_mem_usage                                 709244                       # Number of bytes of host memory used
host_op_rate                                   468231                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   215.97                       # Real time elapsed on the host
host_tick_rate                              548492569                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101122354                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.118456                       # Number of seconds simulated
sim_ticks                                118456310000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.804156                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4083862                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4815639                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 20                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            345775                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5100776                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             102840                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          675348                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           572508                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6508274                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  312540                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        35006                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101122354                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.184563                       # CPI: cycles per instruction
system.cpu.discardedOps                        951056                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48882746                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40550773                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6262526                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2705508                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.844193                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        118456310                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55111288     54.50%     54.50% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.67% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    380      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    470      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    382      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.67% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            282752      0.28%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            266991      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            163440      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.43% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           505318      0.50%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            36718      0.04%     55.96% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         10949      0.01%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               38138372     37.72%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6383088      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101122354                       # Class of committed instruction
system.cpu.tickCycles                       115750802                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    33                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          715                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2526                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1940                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        46194                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          116                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        92640                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            116                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 118456310000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                810                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          157                       # Transaction distribution
system.membus.trans_dist::CleanEvict              554                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1005                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1005                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           810                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       504832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  504832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1815                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1815    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1815                       # Request fanout histogram
system.membus.respLayer1.occupancy           31568250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             5038000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 118456310000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             23536                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        38501                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5520                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2998                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            22912                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           22912                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5648                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17888                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        16816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       122272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                139088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2859008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20260864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               23119872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             827                       # Total snoops (count)
system.tol2bus.snoopTraffic                     40192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            47275                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.043533                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.204055                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  45217     95.65%     95.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2058      4.35%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              47275                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          443552000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         367215984                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          50833998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 118456310000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 5115                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                39505                       # number of demand (read+write) hits
system.l2.demand_hits::total                    44620                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                5115                       # number of overall hits
system.l2.overall_hits::.cpu.data               39505                       # number of overall hits
system.l2.overall_hits::total                   44620                       # number of overall hits
system.l2.demand_misses::.cpu.inst                533                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1295                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1828                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               533                       # number of overall misses
system.l2.overall_misses::.cpu.data              1295                       # number of overall misses
system.l2.overall_misses::total                  1828                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     62461000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    153318000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        215779000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     62461000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    153318000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       215779000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             5648                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            40800                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                46448                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            5648                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           40800                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               46448                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.094370                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.031740                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.039356                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.094370                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.031740                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.039356                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 117187.617261                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118392.277992                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118041.028446                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 117187.617261                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118392.277992                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118041.028446                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 157                       # number of writebacks
system.l2.writebacks::total                       157                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  13                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 13                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1283                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1815                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1283                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1815                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51796000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    126465000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    178261000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51796000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    126465000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    178261000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.094193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.031446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.039076                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.094193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.031446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.039076                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 97360.902256                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 98569.758379                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98215.426997                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 97360.902256                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 98569.758379                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98215.426997                       # average overall mshr miss latency
system.l2.replacements                            827                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        38344                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            38344                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        38344                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        38344                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4527                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4527                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4527                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4527                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             21907                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 21907                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1005                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1005                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    118238000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     118238000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         22912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             22912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.043863                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.043863                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 117649.751244                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117649.751244                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         1005                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1005                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     98138000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     98138000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.043863                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.043863                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 97649.751244                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97649.751244                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           5115                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               5115                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          533                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              533                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     62461000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     62461000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         5648                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5648                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.094370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.094370                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 117187.617261                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 117187.617261                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          532                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          532                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51796000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51796000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.094193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.094193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 97360.902256                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 97360.902256                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         17598                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             17598                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             290                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     35080000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     35080000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        17888                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17888                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.016212                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.016212                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 120965.517241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 120965.517241                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           12                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          278                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          278                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     28327000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     28327000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.015541                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.015541                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 101895.683453                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101895.683453                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 118456310000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1015.338841                       # Cycle average of tags in use
system.l2.tags.total_refs                       90687                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1851                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     48.993517                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.386599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        96.785652                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       896.166589                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.021862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.094517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.875163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991542                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1016                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    727451                       # Number of tag accesses
system.l2.tags.data_accesses                   727451                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 118456310000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         136192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         328448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             464640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       136192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        136192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           40192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1283                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1815                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          157                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                157                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1149723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2772735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3922459                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1149723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1149723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         339298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               339298                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         339298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1149723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2772735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4261757                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      5015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.115101466750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           30                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           30                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               39450                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                572                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1815                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        157                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7260                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      628                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    117                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               412                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              564                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                48                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               28                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               76                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               12                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.93                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    153173250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   35715000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               287104500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21443.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40193.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6128                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     503                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7260                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  628                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      97                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      95                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    444.955117                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   368.481102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   296.327506                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           16      1.44%      1.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           11      0.99%      2.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          696     62.48%     64.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            3      0.27%     65.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          124     11.13%     76.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      0.36%     76.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           78      7.00%     83.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.09%     83.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          181     16.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1114                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           30                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     237.966667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    819.296733                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255            28     93.33%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      3.33%     96.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      3.33%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            30                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           30                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      20.066667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     20.042037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.980265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1      3.33%      3.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25     83.33%     86.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3     10.00%     96.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      3.33%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            30                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 457152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   38528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  464640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                40192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         3.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  116160936000                       # Total gap between requests
system.mem_ctrls.avgGap                   58905139.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       136192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       320960                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        38528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1149723.471885963809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2709522.185859073419                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 325250.719020371325                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         5132                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          628                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     81894000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    205210500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2532914088250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38484.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39986.46                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 4033302688.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    85.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              3912720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2079660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            25197060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1419840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9350518320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       2196468210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      43637565600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        55217161410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        466.139469                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 113426187500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3955380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1074742500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4041240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2147970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            25803960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1722600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9350518320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2288720430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      43559879520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55232834040                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        466.271776                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 113223534250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3955380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1277395750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    118456310000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 118456310000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14727609                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14727609                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14727609                       # number of overall hits
system.cpu.icache.overall_hits::total        14727609                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5648                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5648                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5648                       # number of overall misses
system.cpu.icache.overall_misses::total          5648                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    208211000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    208211000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    208211000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    208211000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14733257                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14733257                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14733257                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14733257                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000383                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000383                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000383                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000383                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 36864.553824                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36864.553824                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 36864.553824                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36864.553824                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5520                       # number of writebacks
system.cpu.icache.writebacks::total              5520                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         5648                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5648                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5648                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5648                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    196915000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    196915000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    196915000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    196915000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000383                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000383                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000383                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000383                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34864.553824                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34864.553824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34864.553824                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34864.553824                       # average overall mshr miss latency
system.cpu.icache.replacements                   5520                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14727609                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14727609                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5648                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5648                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    208211000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    208211000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14733257                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14733257                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000383                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000383                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 36864.553824                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36864.553824                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5648                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5648                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    196915000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    196915000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000383                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34864.553824                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34864.553824                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 118456310000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.980628                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14733257                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5648                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2608.579497                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.980628                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999849                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999849                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          108                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29472162                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29472162                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 118456310000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118456310000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 118456310000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43823804                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43823804                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43832454                       # number of overall hits
system.cpu.dcache.overall_hits::total        43832454                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        45851                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          45851                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        45907                       # number of overall misses
system.cpu.dcache.overall_misses::total         45907                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1408981000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1408981000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1408981000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1408981000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43869655                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43869655                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43878361                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43878361                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001045                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001045                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001046                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001046                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30729.558788                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30729.558788                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30692.073104                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30692.073104                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        38344                       # number of writebacks
system.cpu.dcache.writebacks::total             38344                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5080                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5080                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5080                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5080                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        40771                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        40771                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        40800                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        40800                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1132061000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1132061000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1135458000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1135458000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000929                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000929                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000930                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000930                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 27766.329008                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27766.329008                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 27829.852941                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 27829.852941                       # average overall mshr miss latency
system.cpu.dcache.replacements                  40672                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37523412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37523412                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21411                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21411                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    612928000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    612928000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37544823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37544823                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000570                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000570                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 28626.780627                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28626.780627                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3552                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3552                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17859                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17859                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    475902000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    475902000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26647.740635                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26647.740635                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6300392                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6300392                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        24440                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        24440                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    796053000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    796053000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324832                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003864                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003864                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 32571.726678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32571.726678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1528                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1528                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        22912                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22912                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    656159000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    656159000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003623                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003623                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 28638.224511                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28638.224511                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8650                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8650                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           56                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           56                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8706                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8706                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.006432                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.006432                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           29                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           29                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3397000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3397000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.003331                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003331                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 117137.931034                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 117137.931034                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          166                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 118456310000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.924390                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43873586                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             40800                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1075.332990                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.924390                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999409                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999409                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          87798186                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         87798186                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 118456310000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 118456310000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
