Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:41:24 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postroute_timing_min.rpt
| Design       : sv_chip0_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 v_fltr_496_l_inst/fifo10/buff2_reg[1]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            v_fltr_496_l_inst/more_inst/dout_reg[1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.130ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Net Delay (Source):      1.132ns (routing 0.388ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.438ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.457    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.472 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.116     0.588    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.132     1.747    v_fltr_496_l_inst/fifo10/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y241                                                     r  v_fltr_496_l_inst/fifo10/buff2_reg[1]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y241        SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.130     1.877 r  v_fltr_496_l_inst/fifo10/buff2_reg[1]_srl32/Q31
                         net (fo=1, routed)           0.000     1.877    v_fltr_496_l_inst/more_inst/I7
    SLICE_X48Y241        SRL16E                                       r  v_fltr_496_l_inst/more_inst/dout_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.588    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.612 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.137     0.749    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.780 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.309     2.089    v_fltr_496_l_inst/more_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y241                                                     r  v_fltr_496_l_inst/more_inst/dout_reg[1]_srl4/CLK
                         clock pessimism             -0.342     1.747    
    SLICE_X48Y241        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.867    v_fltr_496_l_inst/more_inst/dout_reg[1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 v_fltr_496_l_inst/fifo10/buff2_reg[4]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            v_fltr_496_l_inst/more_inst/dout_reg[4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.130ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Net Delay (Source):      1.127ns (routing 0.388ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.438ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.457    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.472 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.116     0.588    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.127     1.742    v_fltr_496_l_inst/fifo10/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y242                                                     r  v_fltr_496_l_inst/fifo10/buff2_reg[4]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y242        SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.130     1.872 r  v_fltr_496_l_inst/fifo10/buff2_reg[4]_srl32/Q31
                         net (fo=1, routed)           0.000     1.872    v_fltr_496_l_inst/more_inst/I4
    SLICE_X48Y242        SRL16E                                       r  v_fltr_496_l_inst/more_inst/dout_reg[4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.588    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.612 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.137     0.749    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.780 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.301     2.081    v_fltr_496_l_inst/more_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y242                                                     r  v_fltr_496_l_inst/more_inst/dout_reg[4]_srl4/CLK
                         clock pessimism             -0.339     1.742    
    SLICE_X48Y242        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.862    v_fltr_496_l_inst/more_inst/dout_reg[4]_srl4
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 v_fltr_496_l_inst/fifo10/buff2_reg[6]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            v_fltr_496_l_inst/more_inst/dout_reg[6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.130ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Net Delay (Source):      1.109ns (routing 0.388ns, distribution 0.721ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.438ns, distribution 0.844ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.457    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.472 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.116     0.588    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.109     1.724    v_fltr_496_l_inst/fifo10/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y238                                                     r  v_fltr_496_l_inst/fifo10/buff2_reg[6]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y238        SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.130     1.854 r  v_fltr_496_l_inst/fifo10/buff2_reg[6]_srl32/Q31
                         net (fo=1, routed)           0.000     1.854    v_fltr_496_l_inst/more_inst/I2
    SLICE_X48Y238        SRL16E                                       r  v_fltr_496_l_inst/more_inst/dout_reg[6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.588    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.612 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.137     0.749    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.780 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.282     2.062    v_fltr_496_l_inst/more_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y238                                                     r  v_fltr_496_l_inst/more_inst/dout_reg[6]_srl4/CLK
                         clock pessimism             -0.338     1.724    
    SLICE_X48Y238        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.844    v_fltr_496_l_inst/more_inst/dout_reg[6]_srl4
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 v_fltr_496_r_inst/fifo10/buff2_reg[1]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            v_fltr_496_r_inst/more_inst/dout_reg[1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.130ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Net Delay (Source):      1.102ns (routing 0.388ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.274ns (routing 0.438ns, distribution 0.836ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.457    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.472 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.116     0.588    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.102     1.717    v_fltr_496_r_inst/fifo10/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y197                                                     r  v_fltr_496_r_inst/fifo10/buff2_reg[1]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y197        SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.130     1.847 r  v_fltr_496_r_inst/fifo10/buff2_reg[1]_srl32/Q31
                         net (fo=1, routed)           0.000     1.847    v_fltr_496_r_inst/more_inst/I7
    SLICE_X48Y197        SRL16E                                       r  v_fltr_496_r_inst/more_inst/dout_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.588    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.612 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.137     0.749    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.780 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.274     2.054    v_fltr_496_r_inst/more_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y197                                                     r  v_fltr_496_r_inst/more_inst/dout_reg[1]_srl4/CLK
                         clock pessimism             -0.337     1.717    
    SLICE_X48Y197        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.837    v_fltr_496_r_inst/more_inst/dout_reg[1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 v_fltr_496_l_inst/fifo10/buff2_reg[7]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            v_fltr_496_l_inst/more_inst/dout_reg[7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.130ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Net Delay (Source):      1.127ns (routing 0.388ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.438ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.457    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.472 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.116     0.588    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.127     1.742    v_fltr_496_l_inst/fifo10/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y243                                                     r  v_fltr_496_l_inst/fifo10/buff2_reg[7]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y243        SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.130     1.872 r  v_fltr_496_l_inst/fifo10/buff2_reg[7]_srl32/Q31
                         net (fo=1, routed)           0.000     1.872    v_fltr_496_l_inst/more_inst/I1
    SLICE_X48Y243        SRL16E                                       r  v_fltr_496_l_inst/more_inst/dout_reg[7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.588    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.612 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.137     0.749    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.780 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.300     2.080    v_fltr_496_l_inst/more_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y243                                                     r  v_fltr_496_l_inst/more_inst/dout_reg[7]_srl4/CLK
                         clock pessimism             -0.338     1.742    
    SLICE_X48Y243        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.862    v_fltr_496_l_inst/more_inst/dout_reg[7]_srl4
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 v_fltr_496_r_inst/fifo10/buff2_reg[3]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            v_fltr_496_r_inst/more_inst/dout_reg[3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.130ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    1.718ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Net Delay (Source):      1.103ns (routing 0.388ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.276ns (routing 0.438ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.457    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.472 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.116     0.588    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.103     1.718    v_fltr_496_r_inst/fifo10/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y195                                                     r  v_fltr_496_r_inst/fifo10/buff2_reg[3]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y195        SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.130     1.848 r  v_fltr_496_r_inst/fifo10/buff2_reg[3]_srl32/Q31
                         net (fo=1, routed)           0.000     1.848    v_fltr_496_r_inst/more_inst/I5
    SLICE_X48Y195        SRL16E                                       r  v_fltr_496_r_inst/more_inst/dout_reg[3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.588    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.612 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.137     0.749    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.780 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.276     2.056    v_fltr_496_r_inst/more_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y195                                                     r  v_fltr_496_r_inst/more_inst/dout_reg[3]_srl4/CLK
                         clock pessimism             -0.338     1.718    
    SLICE_X48Y195        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.838    v_fltr_496_r_inst/more_inst/dout_reg[3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 v_fltr_496_r_inst/fifo10/buff2_reg[5]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            v_fltr_496_r_inst/more_inst/dout_reg[5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.130ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.720ns
    Clock Pessimism Removal (CPR):    0.338ns
  Clock Net Delay (Source):      1.105ns (routing 0.388ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.438ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.457    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.472 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.116     0.588    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.105     1.720    v_fltr_496_r_inst/fifo10/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y192                                                     r  v_fltr_496_r_inst/fifo10/buff2_reg[5]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y192        SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.130     1.850 r  v_fltr_496_r_inst/fifo10/buff2_reg[5]_srl32/Q31
                         net (fo=1, routed)           0.000     1.850    v_fltr_496_r_inst/more_inst/I3
    SLICE_X48Y192        SRL16E                                       r  v_fltr_496_r_inst/more_inst/dout_reg[5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.588    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.612 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.137     0.749    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.780 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.278     2.058    v_fltr_496_r_inst/more_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y192                                                     r  v_fltr_496_r_inst/more_inst/dout_reg[5]_srl4/CLK
                         clock pessimism             -0.338     1.720    
    SLICE_X48Y192        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.840    v_fltr_496_r_inst/more_inst/dout_reg[5]_srl4
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 v_fltr_496_r_inst/fifo10/buff2_reg[7]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            v_fltr_496_r_inst/more_inst/dout_reg[7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.130ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Net Delay (Source):      1.106ns (routing 0.388ns, distribution 0.718ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.438ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.457    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.472 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.116     0.588    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.106     1.721    v_fltr_496_r_inst/fifo10/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y190                                                     r  v_fltr_496_r_inst/fifo10/buff2_reg[7]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y190        SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.130     1.851 r  v_fltr_496_r_inst/fifo10/buff2_reg[7]_srl32/Q31
                         net (fo=1, routed)           0.000     1.851    v_fltr_496_r_inst/more_inst/I1
    SLICE_X48Y190        SRL16E                                       r  v_fltr_496_r_inst/more_inst/dout_reg[7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.588    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.612 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.137     0.749    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.780 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.278     2.058    v_fltr_496_r_inst/more_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y190                                                     r  v_fltr_496_r_inst/more_inst/dout_reg[7]_srl4/CLK
                         clock pessimism             -0.337     1.721    
    SLICE_X48Y190        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.841    v_fltr_496_r_inst/more_inst/dout_reg[7]_srl4
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 v_fltr_496_l_inst/fifo10/buff2_reg[0]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            v_fltr_496_l_inst/more_inst/dout_reg[0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.133ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.747ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Net Delay (Source):      1.132ns (routing 0.388ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.309ns (routing 0.438ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.457    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.472 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.116     0.588    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.132     1.747    v_fltr_496_l_inst/fifo10/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y241                                                     r  v_fltr_496_l_inst/fifo10/buff2_reg[0]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y241        SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.133     1.880 r  v_fltr_496_l_inst/fifo10/buff2_reg[0]_srl32/Q31
                         net (fo=1, routed)           0.000     1.880    v_fltr_496_l_inst/more_inst/I8
    SLICE_X48Y241        SRL16E                                       r  v_fltr_496_l_inst/more_inst/dout_reg[0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.588    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.612 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.137     0.749    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.780 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.309     2.089    v_fltr_496_l_inst/more_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y241                                                     r  v_fltr_496_l_inst/more_inst/dout_reg[0]_srl4/CLK
                         clock pessimism             -0.342     1.747    
    SLICE_X48Y241        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.867    v_fltr_496_l_inst/more_inst/dout_reg[0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 v_fltr_496_l_inst/fifo10/buff2_reg[2]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Destination:            v_fltr_496_l_inst/more_inst/dout_reg[2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by tm3_clk_v0  {rise@0.000ns fall@0.750ns period=1.500ns})
  Path Group:             tm3_clk_v0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (tm3_clk_v0 rise@0.000ns - tm3_clk_v0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.133ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.742ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Net Delay (Source):      1.127ns (routing 0.388ns, distribution 0.739ns)
  Clock Net Delay (Destination): 1.301ns (routing 0.438ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.428     0.428 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.029     0.457    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.015     0.472 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.116     0.588    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.027     0.615 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.127     1.742    v_fltr_496_l_inst/fifo10/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y242                                                     r  v_fltr_496_l_inst/fifo10/buff2_reg[2]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y242        SRLC32E (Prop_SRLC32E_CLK_Q31)
                                                      0.133     1.875 r  v_fltr_496_l_inst/fifo10/buff2_reg[2]_srl32/Q31
                         net (fo=1, routed)           0.000     1.875    v_fltr_496_l_inst/more_inst/I6
    SLICE_X48Y242        SRL16E                                       r  v_fltr_496_l_inst/more_inst/dout_reg[2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock tm3_clk_v0 rise edge)
                                                      0.000     0.000 r  
    M25                                               0.000     0.000 r  tm3_clk_v0
                         net (fo=0)                   0.000     0.000    tm3_clk_v0_IBUF_inst/I
    M25                                                               r  tm3_clk_v0_IBUF_inst/INBUF_INST/PAD
    M25                  INBUF (Prop_INBUF_PAD_O)     0.553     0.553 r  tm3_clk_v0_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.035     0.588    tm3_clk_v0_IBUF_inst/OUT
    M25                                                               r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/I
    M25                  IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.024     0.612 r  tm3_clk_v0_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.137     0.749    tm3_clk_v0_IBUF
    BUFGCE_X1Y24                                                      r  tm3_clk_v0_IBUF_BUFG_inst/I
    BUFGCE_X1Y24         BUFGCE (Prop_BUFGCE_I_O)     0.031     0.780 r  tm3_clk_v0_IBUF_BUFG_inst/O
    X1Y1 (CLOCK_ROOT)    net (fo=9452, routed)        1.301     2.081    v_fltr_496_l_inst/more_inst/tm3_clk_v0_IBUF_BUFG
    SLICE_X48Y242                                                     r  v_fltr_496_l_inst/more_inst/dout_reg[2]_srl4/CLK
                         clock pessimism             -0.339     1.742    
    SLICE_X48Y242        SRL16E (Hold_SRL16E_CLK_D)
                                                      0.120     1.862    v_fltr_496_l_inst/more_inst/dout_reg[2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.013    




