//arch = zynq; split = false; format = BIN
the_ROM_image:
{
	[bootloader]E:\VIVADO_FPGA\RedPitaya_v1.0\RedPitaya_v1.0.sdk\Projet_boot_pitaya\Debug\Projet_boot_pitaya.elf
	E:\VIVADO_FPGA\RedPitaya_v1.0\RedPitaya_v1.0.sdk\system_wrapper_hw_platform_0\system_wrapper.bit
	E:\VIVADO_FPGA\RedPitaya_v1.0\RedPitaya_v1.0.sdk\Projet_redpitaya\Debug\Projet_redpitaya.elf
}