{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717515499647 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717515499647 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun  4 09:38:19 2024 " "Processing started: Tue Jun  4 09:38:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717515499647 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1717515499647 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Microprocessor -c Microprocessor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1717515499647 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1717515499879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file load_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 load_tb " "Found entity 1: load_tb" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Memory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_tb " "Found entity 1: Memory_tb" {  } { { "Memory_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Memory_tb.sv" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control_Unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Control_Unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_tb " "Found entity 1: Control_Unit_tb" {  } { { "Control_Unit_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file_tb " "Found entity 1: register_file_tb" {  } { { "register_file_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/register_file_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter_tb " "Found entity 1: ProgramCounter_tb" {  } { { "ProgramCounter_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ProgramCounter_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory_tb " "Found entity 1: instruction_memory_tb" {  } { { "instruction_memory_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/instruction_memory_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510909 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_file.sv(79) " "Verilog HDL information at register_file.sv(79): always construct contains both blocking and non-blocking assignments" {  } { { "register_file.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/register_file.sv" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1717515510909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/register_file.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/instruction_memory.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Microprocessor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Microprocessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Microprocessor " "Found entity 1: Microprocessor" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramCounter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ProgramCounter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ProgramCounter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file Memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Microprocessor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Microprocessor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Microprocessor_tb " "Found entity 1: Microprocessor_tb" {  } { { "Microprocessor_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Control_Unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file Control_Unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ANDS.sv 1 1 " "Found 1 design units, including 1 entities, in source file ANDS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ANDS " "Found entity 1: ANDS" {  } { { "ANDS.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ANDS.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASR.sv 1 1 " "Found 1 design units, including 1 entities, in source file ASR.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ASR " "Found entity 1: ASR" {  } { { "ASR.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ASR.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file Adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Adder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BitwiseNot.sv 1 1 " "Found 1 design units, including 1 entities, in source file BitwiseNot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BitwiseNot " "Found entity 1: BitwiseNot" {  } { { "BitwiseNot.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/BitwiseNot.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BoothMul.sv 1 1 " "Found 1 design units, including 1 entities, in source file BoothMul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Booth " "Found entity 1: Booth" {  } { { "BoothMul.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/BoothMul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Comparator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Comparator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Comparator.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EORS.sv 1 1 " "Found 1 design units, including 1 entities, in source file EORS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EORS " "Found entity 1: EORS" {  } { { "EORS.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/EORS.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXT.sv 1 1 " "Found 1 design units, including 1 entities, in source file EXT.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UXTB " "Found entity 1: UXTB" {  } { { "EXT.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/EXT.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510918 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "LSLS LSLS.sv(6) " "Verilog Module Declaration warning at LSLS.sv(6): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"LSLS\"" {  } { { "LSLS.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/LSLS.sv" 6 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Design Software" 0 -1 1717515510919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LSLS.sv 1 1 " "Found 1 design units, including 1 entities, in source file LSLS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSLS " "Found entity 1: LSLS" {  } { { "LSLS.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/LSLS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LSRS.sv 1 1 " "Found 1 design units, including 1 entities, in source file LSRS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSRS " "Found entity 1: LSRS" {  } { { "LSRS.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/LSRS.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510920 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "NAND " "Entity \"NAND\" will be ignored because it conflicts with Quartus Prime primitive name" {  } { { "NAND.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/NAND.sv" 3 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus Prime primitive name" 0 0 "Design Software" 0 -1 1717515510920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NAND.sv 1 1 " "Found 1 design units, including 1 entities, in source file NAND.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ORRS.sv 1 1 " "Found 1 design units, including 1 entities, in source file ORRS.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ORRS " "Found entity 1: ORRS" {  } { { "ORRS.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ORRS.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROR.sv 1 1 " "Found 1 design units, including 1 entities, in source file ROR.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROR " "Found entity 1: ROR" {  } { { "ROR.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ROR.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder.sv 1 1 " "Found 1 design units, including 1 entities, in source file FullAdder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/FullAdder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HalfAdder.sv 1 1 " "Found 1 design units, including 1 entities, in source file HalfAdder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "HalfAdder.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/HalfAdder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Subtractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Subtractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Subtractor " "Found entity 1: Subtractor" {  } { { "Subtractor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Subtractor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SubtractorCarry.sv 1 1 " "Found 1 design units, including 1 entities, in source file SubtractorCarry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SubtractorCarry " "Found entity 1: SubtractorCarry" {  } { { "SubtractorCarry.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/SubtractorCarry.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717515510923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1717515510923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RF_15 load_tb.sv(120) " "Verilog HDL Implicit Net warning at load_tb.sv(120): created implicit net for \"RF_15\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1717515510923 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reg_write load_tb.sv(121) " "Verilog HDL Implicit Net warning at load_tb.sv(121): created implicit net for \"reg_write\"" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1717515510924 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruct_clk Microprocessor.sv(74) " "Verilog HDL Implicit Net warning at Microprocessor.sv(74): created implicit net for \"instruct_clk\"" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1717515510924 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ctrl_alu_ctrl Microprocessor.sv(136) " "Verilog HDL Implicit Net warning at Microprocessor.sv(136): created implicit net for \"ctrl_alu_ctrl\"" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 136 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1717515510924 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk ALU.sv(55) " "Verilog HDL Implicit Net warning at ALU.sv(55): created implicit net for \"clk\"" {  } { { "ALU.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/ALU.sv" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1717515510924 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Control_Unit Control_Unit.sv(52) " "Verilog HDL Parameter Declaration warning at Control_Unit.sv(52): Parameter Declaration in module \"Control_Unit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 52 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1717515510924 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Control_Unit Control_Unit.sv(57) " "Verilog HDL Parameter Declaration warning at Control_Unit.sv(57): Parameter Declaration in module \"Control_Unit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 57 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1717515510924 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Microprocessor Microprocessor.sv(64) " "Verilog HDL Parameter Declaration warning at Microprocessor.sv(64): Parameter Declaration in module \"Microprocessor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 64 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1717515510928 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Microprocessor Microprocessor.sv(103) " "Verilog HDL Parameter Declaration warning at Microprocessor.sv(103): Parameter Declaration in module \"Microprocessor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 103 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1717515510929 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Microprocessor Microprocessor.sv(253) " "Verilog HDL Parameter Declaration warning at Microprocessor.sv(253): Parameter Declaration in module \"Microprocessor\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Microprocessor.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Microprocessor.sv" 253 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1717515510929 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "load_tb " "Elaborating entity \"load_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1717515510983 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_WD3 load_tb.sv(101) " "Verilog HDL or VHDL warning at load_tb.sv(101): object \"RF_WD3\" assigned a value but never read" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1717515510985 "|load_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 5 load_tb.sv(64) " "Verilog HDL assignment warning at load_tb.sv(64): truncated value with size 9 to match size of target (5)" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1717515510988 "|load_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 load_tb.sv(110) " "Verilog HDL assignment warning at load_tb.sv(110): truncated value with size 32 to match size of target (9)" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1717515510989 "|load_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "TEST LOAD: load_tb.sv(150) " "Verilog HDL Display System Task info at load_tb.sv(150): TEST LOAD:" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 150 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1717515510990 "|load_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "cicle 0 ->   reg_write: .   \|    RD1 value: 000000000     \|  inst: ................................ load_tb.sv(155) " "Verilog HDL Display System Task info at load_tb.sv(155): cicle 0 ->   reg_write: .   \|    RD1 value: 000000000     \|  inst: ................................" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 155 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1717515510990 "|load_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "     TEST MEMORY load_tb.sv(162) " "Verilog HDL Display System Task info at load_tb.sv(162):      TEST MEMORY" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 162 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1717515510990 "|load_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ram address: 00   \|    ram ret data: ................................     \|  write enable: .     \|      RAM_WDATA: 00000000 load_tb.sv(165) " "Verilog HDL Display System Task info at load_tb.sv(165): ram address: 00   \|    ram ret data: ................................     \|  write enable: .     \|      RAM_WDATA: 00000000" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 165 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1717515510990 "|load_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Reg input data : 000 load_tb.sv(167) " "Verilog HDL Display System Task info at load_tb.sv(167): Reg input data : 000" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 167 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1717515510990 "|load_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ram address: 00   \|    ram ret data: ................................     \|  write enable: .     \|      RAM_WDATA: 00000000 load_tb.sv(170) " "Verilog HDL Display System Task info at load_tb.sv(170): ram address: 00   \|    ram ret data: ................................     \|  write enable: .     \|      RAM_WDATA: 00000000" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 170 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1717515510991 "|load_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Reg input data : 000 load_tb.sv(172) " "Verilog HDL Display System Task info at load_tb.sv(172): Reg input data : 000" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 172 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1717515510991 "|load_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "ram address: 00   \|    ram ret data: ................................     \|  write enable: .     \|      RAM_WDATA: 00000000 load_tb.sv(177) " "Verilog HDL Display System Task info at load_tb.sv(177): ram address: 00   \|    ram ret data: ................................     \|  write enable: .     \|      RAM_WDATA: 00000000" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 177 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1717515510991 "|load_tb"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Reg input data : 000 load_tb.sv(179) " "Verilog HDL Display System Task info at load_tb.sv(179): Reg input data : 000" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 179 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1717515510991 "|load_tb"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "load_tb.sv(192) " "Verilog HDL warning at load_tb.sv(192): ignoring unsupported system task" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 192 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1717515510991 "|load_tb"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 load_tb.sv(199) " "Verilog HDL assignment warning at load_tb.sv(199): truncated value with size 32 to match size of target (9)" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1717515510991 "|load_tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk load_tb.sv(198) " "Verilog HDL warning at load_tb.sv(198): assignments to clk create a combinational loop" {  } { { "load_tb.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 198 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1717515510991 "|load_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:CU_DUT " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:CU_DUT\"" {  } { { "load_tb.sv" "CU_DUT" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515511005 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "destination Control_Unit.sv(60) " "Verilog HDL or VHDL warning at Control_Unit.sv(60): object \"destination\" assigned a value but never read" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717515511007 "|Microprocessor|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src1 Control_Unit.sv(60) " "Verilog HDL or VHDL warning at Control_Unit.sv(60): object \"src1\" assigned a value but never read" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717515511007 "|Microprocessor|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "src2 Control_Unit.sv(60) " "Verilog HDL or VHDL warning at Control_Unit.sv(60): object \"src2\" assigned a value but never read" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717515511007 "|Microprocessor|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_to_reg Control_Unit.sv(83) " "Verilog HDL Always Construct warning at Control_Unit.sv(83): inferring latch(es) for variable \"mem_to_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717515511007 "|Microprocessor|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_write Control_Unit.sv(83) " "Verilog HDL Always Construct warning at Control_Unit.sv(83): inferring latch(es) for variable \"reg_write\", which holds its previous value in one or more paths through the always construct" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717515511007 "|Microprocessor|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "alu_src Control_Unit.sv(13) " "Output port \"alu_src\" at Control_Unit.sv(13) has no driver" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717515511007 "|Microprocessor|Control_Unit:control_unit"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "imm_src Control_Unit.sv(14) " "Output port \"imm_src\" at Control_Unit.sv(14) has no driver" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717515511008 "|Microprocessor|Control_Unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_write Control_Unit.sv(95) " "Inferred latch for \"reg_write\" at Control_Unit.sv(95)" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515511008 "|Microprocessor|Control_Unit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_to_reg Control_Unit.sv(95) " "Inferred latch for \"mem_to_reg\" at Control_Unit.sv(95)" {  } { { "Control_Unit.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Control_Unit.sv" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717515511008 "|Microprocessor|Control_Unit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:RAM_DUT " "Elaborating entity \"Memory\" for hierarchy \"Memory:RAM_DUT\"" {  } { { "load_tb.sv" "RAM_DUT" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515511008 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Memory.sv(22) " "Verilog HDL Always Construct warning at Memory.sv(22): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "Memory.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/Memory.sv" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1717515511016 "|load_tb|Memory:dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:RF_DUT " "Elaborating entity \"register_file\" for hierarchy \"register_file:RF_DUT\"" {  } { { "load_tb.sv" "RF_DUT" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1717515511016 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.sv(79) " "Verilog HDL Always Construct warning at register_file.sv(79): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.sv" "" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/register_file.sv" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1717515511022 "|Microprocessor|register_file:RegFile"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "load_tb.sv" "clk" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "rst " "Net \"rst\" is missing source, defaulting to GND" {  } { { "load_tb.sv" "rst" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CU_in_instruction\[26\] " "Net \"CU_in_instruction\[26\]\" is missing source, defaulting to GND" {  } { { "load_tb.sv" "CU_in_instruction\[26\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CU_in_instruction\[25\] " "Net \"CU_in_instruction\[25\]\" is missing source, defaulting to GND" {  } { { "load_tb.sv" "CU_in_instruction\[25\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CU_in_instruction\[24\] " "Net \"CU_in_instruction\[24\]\" is missing source, defaulting to GND" {  } { { "load_tb.sv" "CU_in_instruction\[24\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CU_in_instruction\[23\] " "Net \"CU_in_instruction\[23\]\" is missing source, defaulting to GND" {  } { { "load_tb.sv" "CU_in_instruction\[23\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CU_in_instruction\[22\] " "Net \"CU_in_instruction\[22\]\" is missing source, defaulting to GND" {  } { { "load_tb.sv" "CU_in_instruction\[22\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CU_in_instruction\[21\] " "Net \"CU_in_instruction\[21\]\" is missing source, defaulting to GND" {  } { { "load_tb.sv" "CU_in_instruction\[21\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CU_in_instruction\[20\] " "Net \"CU_in_instruction\[20\]\" is missing source, defaulting to GND" {  } { { "load_tb.sv" "CU_in_instruction\[20\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CU_in_instruction\[19\] " "Net \"CU_in_instruction\[19\]\" is missing source, defaulting to GND" {  } { { "load_tb.sv" "CU_in_instruction\[19\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CU_in_instruction\[18\] " "Net \"CU_in_instruction\[18\]\" is missing source, defaulting to GND" {  } { { "load_tb.sv" "CU_in_instruction\[18\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CU_in_instruction\[17\] " "Net \"CU_in_instruction\[17\]\" is missing source, defaulting to GND" {  } { { "load_tb.sv" "CU_in_instruction\[17\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CU_in_instruction\[16\] " "Net \"CU_in_instruction\[16\]\" is missing source, defaulting to GND" {  } { { "load_tb.sv" "CU_in_instruction\[16\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CU_in_instruction\[15\] " "Net \"CU_in_instruction\[15\]\" is missing source, defaulting to GND" {  } { { "load_tb.sv" "CU_in_instruction\[15\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CU_in_instruction\[14\] " "Net \"CU_in_instruction\[14\]\" is missing source, defaulting to GND" {  } { { "load_tb.sv" "CU_in_instruction\[14\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CU_in_instruction\[13\] " "Net \"CU_in_instruction\[13\]\" is missing source, defaulting to GND" {  } { { "load_tb.sv" "CU_in_instruction\[13\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CU_in_instruction\[12\] " "Net \"CU_in_instruction\[12\]\" is missing source, defaulting to GND" {  } { { "load_tb.sv" "CU_in_instruction\[12\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CU_in_instruction\[11\] " "Net \"CU_in_instruction\[11\]\" is missing source, defaulting to GND" {  } { { "load_tb.sv" "CU_in_instruction\[11\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CU_in_instruction\[10\] " "Net \"CU_in_instruction\[10\]\" is missing source, defaulting to GND" {  } { { "load_tb.sv" "CU_in_instruction\[10\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "CU_in_instruction\[9\] " "Net \"CU_in_instruction\[9\]\" is missing source, defaulting to GND" {  } { { "load_tb.sv" "CU_in_instruction\[9\]" { Text "/home/fredi/Documents/miniprocessor/Microprocessor/load_tb.sv" 18 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717515511122 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1717515511215 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/fredi/Documents/miniprocessor/Microprocessor/output_files/Microprocessor.map.smsg " "Generated suppressed messages file /home/fredi/Documents/miniprocessor/Microprocessor/output_files/Microprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1717515511232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717515511237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun  4 09:38:31 2024 " "Processing ended: Tue Jun  4 09:38:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717515511237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717515511237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717515511237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1717515511237 ""}
