#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Jun 07 14:22:09 2020
# Process ID: 18024
# Log file: E:/VivadoFiles/Verilog-CNN/project_2/vivado.log
# Journal file: E:/VivadoFiles/Verilog-CNN/project_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VivadoFiles/Verilog-CNN/project_2/project_2.xpr
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top LeNet [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
create_run impl_2 -parent_run synth_1 -flow {Vivado Implementation 2015} -strategy {Vivado Implementation Defaults}
current_run [get_runs impl_2]
set_property board_part xilinx.com:kc705:part0:1.2 [current_project]
launch_simulation
source tanh_tb.tcl
close_sim
launch_simulation
source tanh_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top LeNet_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source LeNet_tb.tcl
close_sim
create_run impl_3 -parent_run synth_1 -flow {Vivado Implementation 2015} -strategy {Vivado Implementation Defaults}
current_run [get_runs impl_3]
set_property board_part xilinx.com:vc707:part0:1.2 [current_project]
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source LeNet_tb.tcl
restart
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 118
run all
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 127
remove_bps -file {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} -line 118
run all
step
step
step
step
step
step
step
step
step
step
step
step
step
step
run all
run all
run all
run all
run all
run all
run all
run all
run all
launch_simulation
source LeNet_tb.tcl
restart
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 119
restart
run all
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 127
remove_bps -file {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} -line 119
run all
run all
run all
run all
run all
run all
run all
run all
run all
launch_simulation
launch_simulation
source LeNet_tb.tcl
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 122
run all
restart
run all
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 131
remove_bps -file {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} -line 122
run all
run all
run all
run all
run all
run all
run all
launch_simulation
source LeNet_tb.tcl
restart
launch_simulation
source LeNet_tb.tcl
run all
restart
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 133
run all
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 150
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 166
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 156
add_bp {E:/VivadoFiles/Verilog-CNN/project_2/project_2.srcs/sources_1/new/LeNet.v} 138
run all
run all
run all
run all
launch_simulation
source LeNet_tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
