
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010574                       # Number of seconds simulated
sim_ticks                                 10573740147                       # Number of ticks simulated
final_tick                               537675803055                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 150264                       # Simulator instruction rate (inst/s)
host_op_rate                                   188952                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 195629                       # Simulator tick rate (ticks/s)
host_mem_usage                               67338200                       # Number of bytes of host memory used
host_seconds                                 54049.99                       # Real time elapsed on the host
sim_insts                                  8121782853                       # Number of instructions simulated
sim_ops                                   10212839186                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       174592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       123136                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       299392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       275584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       124416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       276736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       103808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       105088                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1519232                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36480                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       581760                       # Number of bytes written to this memory
system.physmem.bytes_written::total            581760                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1364                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          962                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2339                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2153                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          972                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2162                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          811                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          821                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11869                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4545                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4545                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       423691                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16511849                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       447902                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11645454                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       435797                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28314674                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       435797                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     26063058                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       472113                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     11766508                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       435797                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     26172007                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       411586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      9817529                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       387375                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9938584                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               143679718                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       423691                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       447902                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       435797                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       435797                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       472113                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       435797                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       411586                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       387375                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3450056                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          55019321                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               55019321                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          55019321                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       423691                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16511849                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       447902                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11645454                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       435797                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28314674                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       435797                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     26063058                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       472113                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     11766508                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       435797                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     26172007                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       411586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      9817529                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       387375                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9938584                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              198699038                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25356692                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2070312                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1698305                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205432                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       856503                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          809740                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          212101                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9046                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19818048                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11774927                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2070312                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1021841                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2591401                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         582707                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        592465                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1222802                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       204040                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23375852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.616066                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.967057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20784451     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          279930      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          325738      1.39%     91.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          178322      0.76%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          207944      0.89%     93.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          112773      0.48%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           77602      0.33%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          199282      0.85%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1209810      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23375852                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081648                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464372                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19655170                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       758732                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2570852                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        19304                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        371788                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       335146                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2150                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14374581                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        11350                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        371788                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19685994                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         228024                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       444827                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2560596                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        84617                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14365555                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         20975                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        40289                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19963815                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66898757                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66898757                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17025517                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2938295                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3773                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2111                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           230880                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1374839                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       747041                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        19009                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       163173                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14340924                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3779                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13544147                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17988                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1804295                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4192488                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          438                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23375852                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579408                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.268957                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17666411     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2299592      9.84%     85.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1233599      5.28%     90.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       852181      3.65%     94.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       745295      3.19%     97.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382138      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        92127      0.39%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        59890      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        44619      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23375852                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3341     11.22%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13119     44.05%     55.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        13324     44.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11335682     83.69%     83.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       211864      1.56%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1253817      9.26%     94.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       741126      5.47%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13544147                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.534145                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              29784                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002199                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50511918                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16149130                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13316751                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13573931                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34094                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       246100                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        16498                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          828                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            8                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        371788                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         180975                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        13537                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14344725                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6514                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1374839                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       747041                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2111                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9600                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119037                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115186                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       234223                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13342106                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1176961                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       202041                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   22                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1917847                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1866209                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            740886                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.526177                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13317012                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13316751                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7919059                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20740808                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.525177                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381811                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12268684                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2076251                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3341                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206522                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     23004064                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.533327                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.352237                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17992062     78.21%     78.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2324515     10.10%     88.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       974596      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       583475      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       405844      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       261300      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       137055      0.60%     98.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       109390      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       215827      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     23004064                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12268684                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1859282                       # Number of memory references committed
system.switch_cpus0.commit.loads              1128739                       # Number of loads committed
system.switch_cpus0.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755765                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11060836                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249611                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       215827                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37133107                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29061674                       # The number of ROB writes
system.switch_cpus0.timesIdled                 306433                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1980840                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12268684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.535669                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.535669                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.394373                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.394373                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60193102                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18483393                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13414324                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3336                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus1.numCycles                25356692                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2102670                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1720595                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206900                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       864586                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          826048                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          216976                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9417                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20230737                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11755549                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2102670                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1043024                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2453757                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         566777                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        414835                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1239367                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       207032                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23456527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615475                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.958846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21002770     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          114832      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          182000      0.78%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          245616      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          252087      1.07%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          214286      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          120408      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          177224      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1147304      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23456527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082924                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463607                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20027054                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       620529                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2449147                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2862                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        356933                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345755                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14423736                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1544                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        356933                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20082297                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         130181                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       365347                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2397536                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       124231                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14417964                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         16790                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        54213                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     20119200                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     67071599                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     67071599                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17410616                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2708581                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3510                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1796                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           374985                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1351361                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       730269                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8583                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       226870                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14398096                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3523                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13662348                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1986                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1610349                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3869621                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           67                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23456527                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582454                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270651                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17633799     75.18%     75.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2427748     10.35%     85.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1220082      5.20%     90.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       892296      3.80%     94.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       704915      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       288551      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       181498      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        94959      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        12679      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23456527                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2777     12.26%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8388     37.03%     49.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11484     50.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11489627     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       203699      1.49%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1712      0.01%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1239547      9.07%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       727763      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13662348                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.538806                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              22649                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001658                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     50805858                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16012025                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13454221                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13684997                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        27611                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       219974                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10508                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        356933                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         102241                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12092                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14401642                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         6369                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1351361                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       730269                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1797                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10236                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       119761                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116505                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       236266                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13471424                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1165461                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       190924                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1893160                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1914091                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            727699                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.531277                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13454367                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13454221                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7724049                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20813732                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.530598                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371104                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10149861                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12489719                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1911924                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209275                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23099594                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.540690                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.383360                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17940086     77.66%     77.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2575180     11.15%     88.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       955971      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       457114      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       406151      1.76%     96.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       221965      0.96%     97.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       180249      0.78%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87692      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       275186      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23099594                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10149861                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12489719                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1851146                       # Number of memory references committed
system.switch_cpus1.commit.loads              1131385                       # Number of loads committed
system.switch_cpus1.commit.membars               1724                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1801190                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11253037                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       257246                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       275186                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            37225973                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29160238                       # The number of ROB writes
system.switch_cpus1.timesIdled                 308573                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1900165                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10149861                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12489719                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10149861                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.498230                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.498230                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.400283                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.400283                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60632562                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18742299                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13370169                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3452                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus2.numCycles                25356692                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1984473                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1789936                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       106009                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       740891                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          706004                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          109507                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4673                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     21013487                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              12491441                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1984473                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       815511                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2467652                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         333347                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        439217                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1208035                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       106407                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     24145075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.607118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.936957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21677423     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           87395      0.36%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          179934      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           74528      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          408843      1.69%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          364397      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           70184      0.29%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          149362      0.62%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1133009      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     24145075                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078262                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.492629                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20899967                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       554350                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2458520                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         7764                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        224469                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       174690                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14649226                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1529                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        224469                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20922066                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         378664                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       108097                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2445270                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        66502                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14640646                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         27307                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        24607                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          406                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     17202457                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     68958101                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     68958101                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15227407                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         1975039                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1709                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          868                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           172295                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      3450812                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      1744344                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        15749                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        84955                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14609799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1715                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14038892                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7366                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1143187                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      2747652                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     24145075                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581439                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.379177                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     19162937     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1485266      6.15%     85.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1227564      5.08%     90.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       529831      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       671474      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       650566      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       370169      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        28879      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        18389      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     24145075                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          35496     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        277255     86.44%     97.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         8001      2.49%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8812049     62.77%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       122806      0.87%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          840      0.01%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      3363070     23.96%     87.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      1740127     12.40%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14038892                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.553656                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             320752                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.022847                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     52550977                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15755077                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13917285                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14359644                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        25485                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       136372                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          378                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        11323                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1245                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        224469                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         342667                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        17740                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14611528                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          187                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      3450812                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      1744344                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          869                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         12126                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          378                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        60672                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        63423                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       124095                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13939161                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      3351531                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        99731                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   14                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             5091505                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1826054                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           1739974                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.549723                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13917826                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13917285                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7519374                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         14821226                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.548860                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.507338                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     11299493                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13278802                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1334072                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1695                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       108106                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23920606                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.555120                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.379028                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     19108094     79.88%     79.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1754301      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       824011      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       814541      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       221295      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       948511      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        70917      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        51869      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       127067      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23920606                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     11299493                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13278802                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               5047453                       # Number of memory references committed
system.switch_cpus2.commit.loads              3314437                       # Number of loads committed
system.switch_cpus2.commit.membars                846                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1753310                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11808392                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       128662                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       127067                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            38406374                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           29450261                       # The number of ROB writes
system.switch_cpus2.timesIdled                 462590                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1211617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           11299493                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13278802                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     11299493                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.244056                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.244056                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.445622                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.445622                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        68899695                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16171926                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17433129                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1692                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                25356692                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2069260                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1692492                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       203648                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       852264                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          813770                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          212303                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9117                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20070499                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11745098                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2069260                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1026073                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2460120                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         592708                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        342792                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1235610                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       205046                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23258067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.969295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20797947     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          133898      0.58%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          210571      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          334707      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          138522      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          154602      0.66%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          165292      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          107309      0.46%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1215219      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23258067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081606                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.463195                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19888353                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       526778                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2452159                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         6400                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        384376                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       338947                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          282                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14339378                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1668                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        384376                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19919988                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         168903                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       269338                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2427354                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        88095                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14329685                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1535                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         24760                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        33239                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         3684                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     19892916                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     66657285                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     66657285                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16952413                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2940501                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3624                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1980                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           268074                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1366122                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       734246                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        22035                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       167643                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14307824                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3635                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13526003                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        17346                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1838463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4121168                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          328                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23258067                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.581562                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.273729                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17556438     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2288310      9.84%     85.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1250183      5.38%     90.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       853866      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       798223      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       228521      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       179660      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        60656      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        42210      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23258067                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3231     12.45%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         10332     39.80%     52.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        12395     47.75%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11330400     83.77%     83.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       214081      1.58%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1640      0.01%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1250413      9.24%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       729469      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13526003                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.533429                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              25958                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.001919                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     50353377                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     16150073                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13305473                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13551961                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        40126                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       247190                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          155                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        22749                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          872                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        384376                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         118496                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        12335                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14311478                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         6309                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1366122                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       734246                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1983                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9178                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          155                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       118220                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       116856                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       235076                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13331461                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1175691                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       194542                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   19                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1904791                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1875183                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            729100                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.525757                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13305702                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13305473                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7779880                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         20325446                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.524732                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382766                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9958074                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12206016                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2105524                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3307                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       207662                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22873691                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533627                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.386960                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17916448     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2401472     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       935575      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       503193      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       376330      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       210084      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       130304      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       116029      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       284256      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22873691                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9958074                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12206016                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1830429                       # Number of memory references committed
system.switch_cpus3.commit.loads              1118932                       # Number of loads committed
system.switch_cpus3.commit.membars               1650                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1752049                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10998625                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       247997                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       284256                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            36900910                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           29007487                       # The number of ROB writes
system.switch_cpus3.timesIdled                 325050                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2098625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9958074                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12206016                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9958074                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.546345                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.546345                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.392720                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.392720                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        60116124                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18445092                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13373901                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                25356692                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2102966                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1720523                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       206674                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       865167                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          825886                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          217133                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         9414                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20227979                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11760353                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2102966                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1043019                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2454086                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         566075                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        416741                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1239061                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       206831                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23455528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615707                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.959255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21001442     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          114447      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          181982      0.78%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          245802      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          251999      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          214370      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          120212      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          177388      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1147886      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23455528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082935                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.463797                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20024124                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       622584                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2449543                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2815                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        356460                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       346149                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14428919                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1535                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        356460                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20079533                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         129849                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       367384                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2397705                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       124595                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14422923                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         16755                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        54381                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     20126484                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     67094408                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     67094408                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     17414802                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2711639                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3513                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1797                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           375983                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1350915                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       730670                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8633                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       270683                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14403152                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3526                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13668723                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         2014                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1610637                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3863975                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           70                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23455528                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.582751                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.268768                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17598153     75.03%     75.03% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2467463     10.52%     85.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1233193      5.26%     90.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       879702      3.75%     94.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       698860      2.98%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       288583      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       182297      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        94585      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        12692      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23455528                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           2815     12.40%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     12.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          8398     37.00%     49.41% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        11483     50.59%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11494708     84.09%     84.09% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       204035      1.49%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1712      0.01%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1239931      9.07%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       728337      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13668723                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.539058                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              22696                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001660                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     50817683                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     16017372                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13460032                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13691419                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        28136                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       219263                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           60                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        10743                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        356460                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         102028                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        12051                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14406705                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         6360                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1350915                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       730670                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1801                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         10205                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           60                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       119446                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       116635                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       236081                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13477232                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1165664                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       191490                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   27                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1893926                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1914873                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            728262                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.531506                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13460165                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13460032                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7727564                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20823273                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.530828                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371102                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10152283                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12492717                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1913977                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       209048                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     23099068                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.540832                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.378788                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17911304     77.54%     77.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2602142     11.27%     88.81% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       953723      4.13%     92.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       456950      1.98%     94.91% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       423166      1.83%     96.75% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       222606      0.96%     97.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       169420      0.73%     98.44% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        87991      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       271766      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     23099068                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10152283                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12492717                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1851579                       # Number of memory references committed
system.switch_cpus4.commit.loads              1131652                       # Number of loads committed
system.switch_cpus4.commit.membars               1724                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1801617                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11255733                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       257306                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       271766                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            37233918                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           29169889                       # The number of ROB writes
system.switch_cpus4.timesIdled                 308173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1901164                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10152283                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12492717                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10152283                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.497634                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.497634                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.400379                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.400379                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        60657855                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18749749                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13375671                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3452                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                25356692                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2069030                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1691858                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       203771                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       852653                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          813324                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          212194                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9126                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20062963                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11743000                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2069030                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1025518                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2459227                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         593047                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        345317                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1235526                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       205188                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23252374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.617049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.969409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20793147     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          133774      0.58%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          210491      0.91%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          334138      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          138674      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          154815      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          164627      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          107515      0.46%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1215193      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23252374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081597                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463112                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19880947                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       529155                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2451287                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         6390                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        384594                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       339339                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14336513                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1623                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        384594                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19912597                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         169623                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       271382                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2426420                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        87745                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14326896                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         1796                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         24714                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        33413                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         3031                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     19886745                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     66642146                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     66642146                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     16940467                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2946275                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3585                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1943                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           268178                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1366021                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       734084                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        22023                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       165904                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14304807                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13523444                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        17246                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1839812                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4120056                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          290                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23252374                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581594                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273841                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17553450     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2285178      9.83%     85.32% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1250817      5.38%     90.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       853615      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       798243      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       228527      0.98%     98.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       179915      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        60342      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        42287      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23252374                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3248     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         10305     39.68%     52.18% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12420     47.82%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11327924     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       214093      1.58%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1639      0.01%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1250371      9.25%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       729417      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13523444                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.533328                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              25973                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001921                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50342481                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16148364                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13301838                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13549417                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        40807                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       247859                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        23066                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          882                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        384594                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         120486                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        12253                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14308431                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         6563                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1366021                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       734084                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1945                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9052                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       117817                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       117302                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       235119                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13327918                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1175544                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       195526                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   29                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1904548                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1874725                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            729004                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525617                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13302066                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13301838                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7777891                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20318043                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524589                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382807                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9951163                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12197470                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2111008                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3305                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       207798                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22867780                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533391                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.386678                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17914054     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2399834     10.49%     88.83% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       934726      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       502942      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       375672      1.64%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       210282      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       130574      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       115752      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       283944      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22867780                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9951163                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12197470                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1829176                       # Number of memory references committed
system.switch_cpus5.commit.loads              1118160                       # Number of loads committed
system.switch_cpus5.commit.membars               1650                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1750783                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10990956                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       247820                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       283944                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36892249                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29001589                       # The number of ROB writes
system.switch_cpus5.timesIdled                 325328                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2104318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9951163                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12197470                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9951163                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.548113                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.548113                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392447                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392447                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        60100012                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18439443                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13371676                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3300                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus6.numCycles                25356689                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2305326                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1919129                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       211159                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       880368                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          841726                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          248075                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9819                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     20046756                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12644859                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2305326                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1089801                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2636014                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         589150                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        619102                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1246647                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       201805                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23677930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.656520                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.032555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21041916     88.87%     88.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          161561      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          203629      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          324160      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          135989      0.57%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          175074      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          203525      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           93343      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1338733      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23677930                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090916                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.498679                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19928142                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       749348                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2623358                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1303                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        375777                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       350980                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      15458723                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        375777                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19948941                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          64215                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       627989                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2603834                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        57167                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      15362503                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          8191                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        39791                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     21452559                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     71437690                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     71437690                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17920050                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3532509                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3700                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1923                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           200676                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1441935                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       751866                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         8471                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       169702                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14998835                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3716                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14379080                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        15131                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1842942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3764446                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          127                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23677930                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.607278                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.328223                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17587477     74.28%     74.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2775800     11.72%     86.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1136705      4.80%     90.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       636436      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       862591      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       265980      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       261439      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       140352      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        11150      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23677930                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          99361     78.98%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         13597     10.81%     89.78% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12854     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     12112312     84.24%     84.24% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       196320      1.37%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1777      0.01%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1319381      9.18%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       749290      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14379080                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.567072                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             125812                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008750                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     52577033                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     16845582                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     14001562                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14504892                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        10710                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       277112                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        11602                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        375777                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          48973                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         6206                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     15002556                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        11435                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1441935                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       751866                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1923                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          5379                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           92                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       124338                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       119172                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       243510                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     14127089                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1297056                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       251991                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2046240                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1997337                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            749184                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.557135                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              14001652                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             14001562                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8389043                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         22538274                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.552184                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372213                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10425718                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12846906                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2155707                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3589                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       212748                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23302153                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.551318                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.371719                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17863854     76.66%     76.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2756742     11.83%     88.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      1000940      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       498317      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       455353      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       191310      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       189855      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        90015      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       255767      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23302153                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10425718                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12846906                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1905087                       # Number of memory references committed
system.switch_cpus6.commit.loads              1164823                       # Number of loads committed
system.switch_cpus6.commit.membars               1790                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1862152                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11566355                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       265283                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       255767                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            38048921                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           30381021                       # The number of ROB writes
system.switch_cpus6.timesIdled                 306252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1678759                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10425718                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12846906                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10425718                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.432129                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.432129                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.411162                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.411162                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        63561559                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       19563971                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       14293379                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3586                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus7.numCycles                25356692                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2307340                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1920356                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       210822                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       880580                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          841414                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          247896                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9839                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20048965                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              12654722                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2307340                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1089310                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2636852                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         588286                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        619189                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1246395                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       201405                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23680527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.656895                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     2.033253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21043675     88.86%     88.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          161901      0.68%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          202183      0.85%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          324395      1.37%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          136297      0.58%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          175117      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          203228      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           93826      0.40%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1339905      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23680527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.090995                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.499068                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19930437                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       749401                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2624152                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1301                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        375234                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       351702                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          287                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      15468888                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1658                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        375234                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19951169                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          64303                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       627994                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2604634                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        57186                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      15372745                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          8223                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        39751                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     21465610                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     71477847                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     71477847                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17934626                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3530984                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3723                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1945                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           201067                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1441870                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       752891                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8577                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       169865                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          15008297                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3739                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         14389191                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        15065                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1840660                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3757464                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          149                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23680527                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.607638                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.328522                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17586503     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2775911     11.72%     85.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1138848      4.81%     90.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       636723      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       863042      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       266355      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       261761      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       140166      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        11218      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23680527                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          99266     78.92%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         13645     10.85%     89.77% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        12870     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     12120715     84.23%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       196590      1.37%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1778      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1319764      9.17%     94.79% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       750344      5.21%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      14389191                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.567471                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             125781                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.008741                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     52599755                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16852791                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     14012757                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      14514972                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        10789                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       276089                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           97                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        12031                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        375234                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          48671                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         6297                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     15012040                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        11508                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1441870                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       752891                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1945                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          5524                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           97                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       123354                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       119599                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       242953                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     14138460                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1298015                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       250731                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2048240                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1999395                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            750225                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.557583                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              14012873                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             14012757                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          8394323                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         22544945                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.552626                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.372337                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10434190                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12857414                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2154690                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3590                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       212414                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23305293                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.551695                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.372138                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17863284     76.65%     76.65% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2758112     11.83%     88.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      1001475      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       498791      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       456073      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       191558      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       189994      0.82%     98.52% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        90115      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       255891      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23305293                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10434190                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12857414                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1906641                       # Number of memory references committed
system.switch_cpus7.commit.loads              1165781                       # Number of loads committed
system.switch_cpus7.commit.membars               1790                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1863699                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11575799                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       265505                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       255891                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            38061428                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           30399458                       # The number of ROB writes
system.switch_cpus7.timesIdled                 305858                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1676165                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10434190                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12857414                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10434190                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.430154                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.430154                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.411496                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.411496                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        63609824                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       19578145                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       14304851                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3588                       # number of misc regfile writes
system.l2.replacements                          11869                       # number of replacements
system.l2.tagsinuse                      32763.982062                       # Cycle average of tags in use
system.l2.total_refs                          2210843                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44633                       # Sample count of references to valid blocks.
system.l2.avg_refs                          49.533820                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           314.881909                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     27.482283                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    666.374100                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     30.934938                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    453.685155                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     29.129270                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1155.431503                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     27.883788                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   1065.184185                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     31.509485                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    456.981606                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     26.435787                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1063.156002                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     30.576062                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    384.650426                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     28.486054                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    392.048467                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           3560.496934                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2857.622541                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4807.669746                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           4076.229657                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2823.079860                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4041.507043                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2217.032876                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2195.512385                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009609                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000839                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.020336                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000944                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.013845                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000889                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.035261                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000851                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.032507                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000962                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.013946                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000807                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.032445                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000933                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.011739                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000869                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.011964                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.108658                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.087208                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.146718                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.124397                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.086154                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.123337                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.067658                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.067002                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999877                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4285                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3152                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         5709                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         5096                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         3138                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         5091                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         2955                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         2960                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   32399                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11284                       # number of Writeback hits
system.l2.Writeback_hits::total                 11284                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           16                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   120                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4300                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3170                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5718                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5111                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3156                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         5106                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         2971                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         2974                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32519                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4300                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3170                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5718                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5111                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3156                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         5106                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         2971                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         2974                       # number of overall hits
system.l2.overall_hits::total                   32519                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1362                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          962                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         2339                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2153                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          972                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2162                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          811                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          821                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11867                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1364                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          962                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         2339                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2153                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          972                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2162                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          811                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          821                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11869                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1364                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          962                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         2339                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2153                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          972                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2162                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          811                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          821                       # number of overall misses
system.l2.overall_misses::total                 11869                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5176239                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    205764445                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5712156                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    145741378                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5414827                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    356267174                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5365310                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    323836232                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6010666                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    147229852                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5531443                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    326601096                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5168834                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    123865746                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4851532                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    124438126                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1796975056                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       272658                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        272658                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5176239                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    206037103                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5712156                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    145741378                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5414827                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    356267174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5365310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    323836232                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6010666                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    147229852                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5531443                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    326601096                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5168834                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    123865746                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4851532                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    124438126                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1797247714                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5176239                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    206037103                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5712156                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    145741378                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5414827                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    356267174                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5365310                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    323836232                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6010666                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    147229852                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5531443                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    326601096                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5168834                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    123865746                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4851532                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    124438126                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1797247714                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5647                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4114                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         8048                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         7249                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         4110                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         7253                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         3766                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         3781                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               44266                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11284                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11284                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           17                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               122                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5664                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4132                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         8057                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         7264                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4128                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         7268                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         3782                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         3795                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                44388                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5664                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4132                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         8057                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         7264                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4128                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         7268                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         3782                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         3795                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               44388                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.241190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.925000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.233836                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.290631                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.297006                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.236496                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.298084                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.944444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.215348                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.941176                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.217138                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.268084                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.117647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.016393                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.240819                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.925000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.232817                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.290307                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.296393                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.235465                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.297468                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.944444                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.214437                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.941176                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.216337                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.267392                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.240819                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.925000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.232817                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.290307                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.296393                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.235465                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.297468                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.944444                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.214437                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.941176                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.216337                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.267392                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 147892.542857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151075.216593                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 154382.594595                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151498.313929                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150411.861111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 152316.021377                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 149036.388889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150411.626568                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 154119.641026                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151471.041152                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 153651.194444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151064.336725                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 152024.529412                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 152732.115906                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 151610.375000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 151568.971985                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151426.228701                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       136329                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       136329                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 147892.542857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151053.594575                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 154382.594595                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151498.313929                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150411.861111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 152316.021377                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 149036.388889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150411.626568                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 154119.641026                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151471.041152                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 153651.194444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151064.336725                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 152024.529412                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 152732.115906                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 151610.375000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 151568.971985                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151423.684725                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 147892.542857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151053.594575                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 154382.594595                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151498.313929                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150411.861111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 152316.021377                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 149036.388889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150411.626568                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 154119.641026                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151471.041152                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 153651.194444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151064.336725                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 152024.529412                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 152732.115906                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 151610.375000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 151568.971985                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151423.684725                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4545                       # number of writebacks
system.l2.writebacks::total                      4545                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1362                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          962                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         2339                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2153                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          972                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2162                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          811                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          821                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11867                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1364                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          962                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         2339                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2153                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          972                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          821                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11869                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1364                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          962                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         2339                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2153                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          972                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          821                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11869                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3138105                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    126437137                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3558323                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     89716809                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3321433                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    220074692                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3270057                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    198425805                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3739840                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     90625223                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3435481                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    200704022                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3189332                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     76641203                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2988349                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     76614162                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1105879973                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       155933                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       155933                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3138105                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    126593070                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3558323                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     89716809                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3321433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    220074692                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3270057                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    198425805                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3739840                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     90625223                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3435481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    200704022                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3189332                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     76641203                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2988349                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     76614162                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1106035906                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3138105                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    126593070                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3558323                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     89716809                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3321433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    220074692                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3270057                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    198425805                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3739840                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     90625223                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3435481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    200704022                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3189332                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     76641203                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2988349                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     76614162                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1106035906                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.241190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.925000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.233836                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.290631                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.297006                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.236496                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.298084                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.215348                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.941176                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.217138                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.268084                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.240819                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.925000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.232817                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.290307                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.296393                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.235465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.297468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.944444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.214437                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.941176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.216337                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.267392                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.240819                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.925000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.232817                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.290307                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.296393                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.235465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.297468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.944444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.214437                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.941176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.216337                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.267392                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 89660.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92831.965492                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 96170.891892                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93260.716216                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 92262.027778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94089.222745                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 90834.916667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92162.473293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 95893.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93235.826132                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 95430.027778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92832.572618                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 93803.882353                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94502.099877                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 93385.906250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 93318.102314                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93189.514873                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 77966.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77966.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 89660.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 92810.168622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 96170.891892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93260.716216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 92262.027778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 94089.222745                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 90834.916667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92162.473293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 95893.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93235.826132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 95430.027778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92832.572618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 93803.882353                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 94502.099877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 93385.906250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 93318.102314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93186.949701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 89660.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 92810.168622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 96170.891892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93260.716216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 92262.027778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 94089.222745                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 90834.916667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92162.473293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 95893.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93235.826132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 95430.027778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92832.572618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 93803.882353                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 94502.099877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 93385.906250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 93318.102314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93186.949701                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               511.072800                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001230849                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1932878.086873                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    29.072800                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.046591                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.819027                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1222757                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1222757                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1222757                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1222757                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1222757                       # number of overall hits
system.cpu0.icache.overall_hits::total        1222757                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.cpu0.icache.overall_misses::total           45                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6909138                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6909138                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6909138                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6909138                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6909138                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6909138                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1222802                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1222802                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1222802                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1222802                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1222802                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1222802                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 153536.400000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 153536.400000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 153536.400000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 153536.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 153536.400000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 153536.400000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5623503                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5623503                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5623503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5623503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5623503                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5623503                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156208.416667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156208.416667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156208.416667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156208.416667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156208.416667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156208.416667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5664                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               158373537                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5920                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              26752.286655                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   225.278299                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    30.721701                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.879993                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.120007                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859414                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859414                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       726493                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726493                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1702                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1702                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1668                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1668                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1585907                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1585907                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1585907                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1585907                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19343                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19343                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          461                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          461                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19804                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19804                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19804                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19804                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2223336435                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2223336435                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     51541907                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     51541907                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2274878342                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2274878342                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2274878342                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2274878342                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       878757                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       878757                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1702                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1702                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1605711                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1605711                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1605711                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1605711                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022012                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022012                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000634                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000634                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012333                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012333                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012333                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012333                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 114942.689086                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 114942.689086                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 111804.570499                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 111804.570499                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 114869.639568                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 114869.639568                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 114869.639568                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 114869.639568                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        86546                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets        86546                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2265                       # number of writebacks
system.cpu0.dcache.writebacks::total             2265                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13696                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13696                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          444                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          444                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14140                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14140                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14140                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14140                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5647                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5647                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5664                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5664                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5664                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5664                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    503213002                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    503213002                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1268029                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1268029                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    504481031                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    504481031                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    504481031                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    504481031                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006426                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006426                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003527                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003527                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003527                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003527                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89111.564016                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89111.564016                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 74589.941176                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74589.941176                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89067.978637                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89067.978637                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89067.978637                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89067.978637                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               509.146232                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999935155                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1941621.660194                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    34.146232                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.054722                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.815939                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1239320                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1239320                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1239320                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1239320                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1239320                       # number of overall hits
system.cpu1.icache.overall_hits::total        1239320                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.cpu1.icache.overall_misses::total           47                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7642657                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7642657                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7642657                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7642657                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7642657                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7642657                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1239367                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1239367                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1239367                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1239367                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1239367                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1239367                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 162609.723404                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 162609.723404                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 162609.723404                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 162609.723404                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 162609.723404                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 162609.723404                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6450406                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6450406                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6450406                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6450406                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6450406                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6450406                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161260.150000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 161260.150000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 161260.150000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 161260.150000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 161260.150000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 161260.150000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4132                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               152468464                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4388                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34746.687329                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.256956                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.743044                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.872097                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.127903                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       852996                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         852996                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       716344                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        716344                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1772                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1772                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1726                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1726                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1569340                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1569340                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1569340                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1569340                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13156                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13156                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          105                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13261                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13261                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13261                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13261                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1435647278                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1435647278                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8620689                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8620689                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1444267967                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1444267967                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1444267967                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1444267967                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       866152                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       866152                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       716449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       716449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1772                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1772                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1726                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1726                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1582601                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1582601                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1582601                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1582601                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015189                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015189                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000147                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000147                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008379                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008379                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008379                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008379                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 109124.907115                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 109124.907115                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82101.800000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82101.800000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 108910.939371                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 108910.939371                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 108910.939371                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 108910.939371                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          893                       # number of writebacks
system.cpu1.dcache.writebacks::total              893                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9042                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9042                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           87                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9129                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9129                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9129                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9129                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4114                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4114                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4132                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4132                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4132                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4132                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    362516251                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    362516251                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1201565                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1201565                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    363717816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    363717816                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    363717816                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    363717816                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004750                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004750                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002611                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002611                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002611                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002611                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 88117.708070                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88117.708070                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 66753.611111                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66753.611111                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 88024.640852                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88024.640852                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 88024.640852                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88024.640852                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     2                       # number of replacements
system.cpu2.icache.tagsinuse               571.840136                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1030790765                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   580                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1777225.456897                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    30.478253                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   541.361883                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.048843                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.867567                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.916410                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1207984                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1207984                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1207984                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1207984                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1207984                       # number of overall hits
system.cpu2.icache.overall_hits::total        1207984                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           51                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           51                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           51                       # number of overall misses
system.cpu2.icache.overall_misses::total           51                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7740038                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7740038                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7740038                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7740038                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7740038                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7740038                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1208035                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1208035                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1208035                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1208035                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1208035                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1208035                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000042                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 151765.450980                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 151765.450980                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 151765.450980                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 151765.450980                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 151765.450980                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 151765.450980                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           14                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           14                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5898693                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5898693                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5898693                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5898693                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5898693                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5898693                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 159424.135135                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 159424.135135                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 159424.135135                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 159424.135135                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 159424.135135                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 159424.135135                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  8057                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               406440390                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  8313                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              48892.143630                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   111.086529                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   144.913471                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.433932                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.566068                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      3163185                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3163185                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1731267                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1731267                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          848                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          848                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          846                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          846                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      4894452                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4894452                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      4894452                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4894452                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        28146                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        28146                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           30                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        28176                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         28176                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        28176                       # number of overall misses
system.cpu2.dcache.overall_misses::total        28176                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2986848175                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2986848175                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2361642                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2361642                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2989209817                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2989209817                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2989209817                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2989209817                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      3191331                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      3191331                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1731297                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1731297                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          848                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          846                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      4922628                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      4922628                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      4922628                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      4922628                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008820                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008820                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000017                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005724                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005724                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005724                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005724                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 106119.810097                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 106119.810097                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 78721.400000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 78721.400000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 106090.638025                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 106090.638025                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 106090.638025                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 106090.638025                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2424                       # number of writebacks
system.cpu2.dcache.writebacks::total             2424                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        20098                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        20098                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           21                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        20119                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        20119                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        20119                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        20119                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         8048                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         8048                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         8057                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         8057                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         8057                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         8057                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    773908804                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    773908804                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       607008                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       607008                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    774515812                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    774515812                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    774515812                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    774515812                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001637                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001637                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001637                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001637                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96161.630716                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 96161.630716                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 67445.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 67445.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 96129.553432                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 96129.553432                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 96129.553432                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 96129.553432                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               519.032917                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1005693608                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1908337.017078                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    29.032917                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          490                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.046527                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.785256                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.831784                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1235563                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1235563                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1235563                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1235563                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1235563                       # number of overall hits
system.cpu3.icache.overall_hits::total        1235563                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7131303                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7131303                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7131303                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7131303                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7131303                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7131303                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1235610                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1235610                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1235610                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1235610                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1235610                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1235610                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 151729.851064                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 151729.851064                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 151729.851064                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 151729.851064                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 151729.851064                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 151729.851064                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5863821                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5863821                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5863821                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5863821                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5863821                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5863821                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 158481.648649                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 158481.648649                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 158481.648649                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 158481.648649                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 158481.648649                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 158481.648649                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  7264                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               167227610                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  7520                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              22237.714096                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   227.564935                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    28.435065                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.888926                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.111074                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       855898                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         855898                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       708068                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        708068                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1927                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1927                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1652                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1563966                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1563966                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1563966                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1563966                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        18554                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        18554                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           89                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           89                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        18643                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         18643                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        18643                       # number of overall misses
system.cpu3.dcache.overall_misses::total        18643                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2026146744                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2026146744                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      7097178                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      7097178                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2033243922                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2033243922                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2033243922                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2033243922                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       874452                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       874452                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       708157                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       708157                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1927                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1582609                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1582609                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1582609                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1582609                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021218                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021218                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000126                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011780                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011780                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011780                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011780                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 109202.691818                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 109202.691818                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 79743.573034                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 79743.573034                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 109062.056643                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 109062.056643                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 109062.056643                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 109062.056643                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1497                       # number of writebacks
system.cpu3.dcache.writebacks::total             1497                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        11305                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        11305                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           74                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           74                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        11379                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        11379                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        11379                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        11379                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         7249                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         7249                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         7264                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         7264                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         7264                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         7264                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    683842570                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    683842570                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       979883                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       979883                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    684822453                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    684822453                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    684822453                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    684822453                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.008290                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.008290                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.004590                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.004590                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.004590                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.004590                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94336.124983                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 94336.124983                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65325.533333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65325.533333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 94276.218750                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94276.218750                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 94276.218750                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94276.218750                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               508.608164                       # Cycle average of tags in use
system.cpu4.icache.total_refs               999934845                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1937858.226744                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    33.608164                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.053859                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.815077                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1239010                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1239010                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1239010                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1239010                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1239010                       # number of overall hits
system.cpu4.icache.overall_hits::total        1239010                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8121677                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8121677                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8121677                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8121677                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8121677                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8121677                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1239061                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1239061                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1239061                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1239061                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1239061                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1239061                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000041                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 159248.568627                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 159248.568627                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 159248.568627                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 159248.568627                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 159248.568627                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 159248.568627                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           10                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           10                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           41                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           41                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6672164                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6672164                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6672164                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6672164                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6672164                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6672164                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 162735.707317                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 162735.707317                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 162735.707317                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 162735.707317                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 162735.707317                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 162735.707317                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  4128                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               152468225                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4384                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              34778.335995                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   223.238165                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    32.761835                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.872024                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.127976                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       852587                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         852587                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       716510                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        716510                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1776                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1776                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1726                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1726                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1569097                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1569097                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1569097                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1569097                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        13181                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        13181                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          105                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        13286                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         13286                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        13286                       # number of overall misses
system.cpu4.dcache.overall_misses::total        13286                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1439063630                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1439063630                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      8661275                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      8661275                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1447724905                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1447724905                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1447724905                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1447724905                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       865768                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       865768                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       716615                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       716615                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1726                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1726                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1582383                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1582383                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1582383                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1582383                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015225                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015225                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000147                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000147                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008396                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008396                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008396                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008396                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 109177.120856                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 109177.120856                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 82488.333333                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 82488.333333                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 108966.197877                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 108966.197877                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 108966.197877                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 108966.197877                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          893                       # number of writebacks
system.cpu4.dcache.writebacks::total              893                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         9071                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         9071                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           87                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         9158                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         9158                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         9158                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         9158                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         4110                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4110                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         4128                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4128                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         4128                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4128                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    363630639                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    363630639                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1209437                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1209437                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    364840076                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    364840076                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    364840076                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    364840076                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004747                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004747                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002609                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002609                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002609                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002609                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 88474.608029                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 88474.608029                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 67190.944444                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 67190.944444                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 88381.801357                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 88381.801357                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 88381.801357                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 88381.801357                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               517.277715                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1005693526                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1908336.861480                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    27.277715                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.043714                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.828971                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1235481                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1235481                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1235481                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1235481                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1235481                       # number of overall hits
system.cpu5.icache.overall_hits::total        1235481                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           45                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           45                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           45                       # number of overall misses
system.cpu5.icache.overall_misses::total           45                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7325661                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7325661                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7325661                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7325661                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7325661                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7325661                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1235526                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1235526                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1235526                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1235526                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1235526                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1235526                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000036                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 162792.466667                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 162792.466667                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 162792.466667                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 162792.466667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 162792.466667                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 162792.466667                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            8                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            8                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6052167                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6052167                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6052167                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6052167                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6052167                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6052167                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 163572.081081                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 163572.081081                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 163572.081081                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 163572.081081                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 163572.081081                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 163572.081081                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7268                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               167226484                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7524                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              22225.742158                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   227.526081                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    28.473919                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.888774                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.111226                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       855280                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         855280                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       707596                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        707596                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1893                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1893                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1650                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1650                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1562876                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1562876                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1562876                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1562876                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18584                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18584                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           86                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18670                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18670                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18670                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18670                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2033261119                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2033261119                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      7053192                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      7053192                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2040314311                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2040314311                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2040314311                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2040314311                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       873864                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       873864                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       707682                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       707682                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1893                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1893                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1581546                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1581546                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1581546                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1581546                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021266                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021266                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000122                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011805                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011805                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011805                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011805                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 109409.229391                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 109409.229391                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 82013.860465                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 82013.860465                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 109283.037547                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 109283.037547                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 109283.037547                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 109283.037547                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1456                       # number of writebacks
system.cpu5.dcache.writebacks::total             1456                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        11331                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        11331                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           71                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        11402                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        11402                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        11402                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        11402                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7253                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7253                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7268                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7268                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7268                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7268                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    686532398                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    686532398                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       975173                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       975173                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    687507571                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    687507571                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    687507571                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    687507571                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008300                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008300                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004596                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004596                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004596                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004596                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 94654.956294                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 94654.956294                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65011.533333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65011.533333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 94593.776968                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 94593.776968                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 94593.776968                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 94593.776968                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               487.520639                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1003035560                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2042842.281059                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    32.520639                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.052116                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.781283                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1246602                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1246602                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1246602                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1246602                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1246602                       # number of overall hits
system.cpu6.icache.overall_hits::total        1246602                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           45                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           45                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           45                       # number of overall misses
system.cpu6.icache.overall_misses::total           45                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7063209                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7063209                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7063209                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7063209                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7063209                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7063209                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1246647                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1246647                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1246647                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1246647                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1246647                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1246647                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000036                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 156960.200000                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 156960.200000                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 156960.200000                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 156960.200000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 156960.200000                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 156960.200000                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            9                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            9                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5758859                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5758859                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5758859                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5758859                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5758859                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5758859                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 159968.305556                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 159968.305556                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 159968.305556                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 159968.305556                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 159968.305556                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 159968.305556                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3782                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               148770741                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  4038                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              36842.679792                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   219.860294                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    36.139706                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.858829                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.141171                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       993563                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         993563                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       736539                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        736539                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1888                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1888                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1793                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1793                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1730102                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1730102                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1730102                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1730102                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         9645                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         9645                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          101                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          101                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         9746                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          9746                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         9746                       # number of overall misses
system.cpu6.dcache.overall_misses::total         9746                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    934255148                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    934255148                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      7667831                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      7667831                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    941922979                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    941922979                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    941922979                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    941922979                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      1003208                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      1003208                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       736640                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       736640                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1888                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1888                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1793                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1793                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1739848                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1739848                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1739848                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1739848                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009614                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009614                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000137                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000137                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005602                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005602                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005602                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005602                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 96864.193675                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 96864.193675                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 75919.118812                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 75919.118812                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 96647.135132                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 96647.135132                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 96647.135132                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 96647.135132                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets         7310                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets         7310                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          931                       # number of writebacks
system.cpu6.dcache.writebacks::total              931                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         5879                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         5879                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           85                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           85                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         5964                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5964                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         5964                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5964                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3766                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3766                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           16                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3782                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3782                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3782                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3782                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    327645451                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    327645451                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1230265                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1230265                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    328875716                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    328875716                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    328875716                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    328875716                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003754                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003754                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002174                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002174                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002174                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002174                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 87000.916357                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 87000.916357                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 76891.562500                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 76891.562500                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 86958.148070                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 86958.148070                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 86958.148070                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 86958.148070                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               485.413839                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1003035311                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2051196.955010                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    30.413839                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          455                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.048740                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.729167                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.777907                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1246353                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1246353                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1246353                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1246353                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1246353                       # number of overall hits
system.cpu7.icache.overall_hits::total        1246353                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           42                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           42                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           42                       # number of overall misses
system.cpu7.icache.overall_misses::total           42                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      6743801                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      6743801                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      6743801                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      6743801                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      6743801                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      6743801                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1246395                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1246395                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1246395                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1246395                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1246395                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1246395                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000034                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000034                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 160566.690476                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 160566.690476                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 160566.690476                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 160566.690476                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 160566.690476                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 160566.690476                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           34                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           34                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           34                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      5486049                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      5486049                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      5486049                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      5486049                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      5486049                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      5486049                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 161354.382353                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 161354.382353                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 161354.382353                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 161354.382353                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 161354.382353                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 161354.382353                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3795                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               148771994                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4051                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              36724.757838                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   219.882710                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    36.117290                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.858917                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.141083                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       994163                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         994163                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       737164                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        737164                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1915                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1915                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1794                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1794                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1731327                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1731327                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1731327                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1731327                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         9649                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         9649                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           70                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         9719                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          9719                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         9719                       # number of overall misses
system.cpu7.dcache.overall_misses::total         9719                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    935370037                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    935370037                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      5849049                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      5849049                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    941219086                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    941219086                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    941219086                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    941219086                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1003812                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1003812                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       737234                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       737234                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1794                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1794                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1741046                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1741046                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1741046                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1741046                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009612                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009612                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000095                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000095                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005582                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005582                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005582                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005582                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 96939.583066                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 96939.583066                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 83557.842857                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 83557.842857                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 96843.202593                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 96843.202593                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 96843.202593                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 96843.202593                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets        13011                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets        13011                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          925                       # number of writebacks
system.cpu7.dcache.writebacks::total              925                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         5868                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         5868                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           56                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           56                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         5924                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         5924                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         5924                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         5924                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3781                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3781                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3795                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3795                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3795                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3795                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    328308430                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    328308430                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1053124                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1053124                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    329361554                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    329361554                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    329361554                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    329361554                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003767                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003767                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002180                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002180                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002180                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002180                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 86831.110817                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 86831.110817                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 75223.142857                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 75223.142857                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 86788.288274                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 86788.288274                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 86788.288274                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 86788.288274                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
