WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2553944 heartbeat IPC: 3.916 cumulative IPC: 3.916 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 10000000 cycles: 2553945 cumulative IPC: 3.916 (Simulation time: 00 hr 00 min 40 sec)
Warmup complete CPU 0 instructions: 10000000 cycles: 2553945 cumulative IPC: 3.916 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 66226875 heartbeat IPC: 0.1571 cumulative IPC: 0.1571 (Simulation time: 00 hr 06 min 28 sec)
Simulation finished CPU 0 instructions: 10000000 cycles: 63672931 cumulative IPC: 0.1571 (Simulation time: 00 hr 06 min 28 sec)
Simulation complete CPU 0 instructions: 10000000 cycles: 63672931 cumulative IPC: 0.1571 (Simulation time: 00 hr 06 min 28 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/soplex_217B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.1571 instructions: 10000000 cycles: 63672931
CPU 0 Branch Prediction Accuracy: 52.13% MPKI: 106.5 Average ROB Occupancy at Mispredict: 36.35
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0544
BRANCH_INDIRECT: 0.0003
BRANCH_CONDITIONAL: 106
BRANCH_DIRECT_CALL: 0.0004
BRANCH_INDIRECT_CALL: 0.0013
BRANCH_RETURN: 0.0007

LLC TOTAL        ACCESS:     740505 HIT:     361076 MISS:     379429
LLC LOAD         ACCESS:     464682 HIT:     110519 MISS:     354163
LLC RFO          ACCESS:      45330 HIT:      23557 MISS:      21773
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     224441 HIT:     224437 MISS:          4
LLC TRANSLATION  ACCESS:       6052 HIT:       2563 MISS:       3489
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 672.9 cycles
cpu0_DTLB TOTAL        ACCESS:    2515289 HIT:    2439832 MISS:      75457
cpu0_DTLB LOAD         ACCESS:    2515289 HIT:    2439832 MISS:      75457
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 54.31 cycles
cpu0_ITLB TOTAL        ACCESS:        466 HIT:        466 MISS:          0
cpu0_ITLB LOAD         ACCESS:        466 HIT:        466 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2656249 HIT:    1724722 MISS:     931527
cpu0_L1D LOAD         ACCESS:    2040109 HIT:    1233793 MISS:     806316
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     604593 HIT:     488602 MISS:     115991
cpu0_L1D TRANSLATION  ACCESS:      11547 HIT:       2327 MISS:       9220
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 282.7 cycles
cpu0_L1I TOTAL        ACCESS:        547 HIT:        458 MISS:         89
cpu0_L1I LOAD         ACCESS:        547 HIT:        458 MISS:         89
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 233.3 cycles
cpu0_L2C TOTAL        ACCESS:     936444 HIT:     420369 MISS:     516075
cpu0_L2C LOAD         ACCESS:     575804 HIT:     111122 MISS:     464682
cpu0_L2C RFO          ACCESS:      47814 HIT:       2484 MISS:      45330
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     303681 HIT:     303670 MISS:         11
cpu0_L2C TRANSLATION  ACCESS:       9145 HIT:       3093 MISS:       6052
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 515.4 cycles
cpu0_STLB TOTAL        ACCESS:      60914 HIT:      49416 MISS:      11498
cpu0_STLB LOAD         ACCESS:      60914 HIT:      49416 MISS:      11498
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 347.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      76621
  ROW_BUFFER_MISS:     302579
 AVG DBUS CONGESTED CYCLE: 3.952
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      11113
  FULL:     145509
