# sap-1-v2-mojo
SAP-1 CPU in Verilog for the Mojo FPGA board - has seperate address bus, so the WBUS is split up for simplicity.

![Image of architecture](http://i.imgur.com/g4ARuWI.png)
