{"sha": "66071e103cdaf8535c63a096aab414db51e06c99", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NjYwNzFlMTAzY2RhZjg1MzVjNjNhMDk2YWFiNDE0ZGI1MWUwNmM5OQ==", "commit": {"author": {"name": "Kyrylo Tkachov", "email": "kyrylo.tkachov@arm.com", "date": "2013-06-06T15:19:44Z"}, "committer": {"name": "Kyrylo Tkachov", "email": "ktkachov@gcc.gnu.org", "date": "2013-06-06T15:19:44Z"}, "message": "arm-fixed.md (add<mode>3,usadd<mode>3,ssadd<mode>3, [...]): Adjust alternatives for arm_restrict_it.\n\n2013-06-06  Kyrylo Tkachov  <kyrylo.tkachov@arm.com>\n\n\t* config/arm/arm-fixed.md (add<mode>3,usadd<mode>3,ssadd<mode>3,\n\tsub<mode>3, ussub<mode>3, sssub<mode>3, arm_ssatsihi_shift,\n\tarm_usatsihi): Adjust alternatives for arm_restrict_it.\n\nFrom-SVN: r199739", "tree": {"sha": "551449ae02669f1fdb1f146de1b55e5c3f883395", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/551449ae02669f1fdb1f146de1b55e5c3f883395"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/66071e103cdaf8535c63a096aab414db51e06c99", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/66071e103cdaf8535c63a096aab414db51e06c99", "html_url": "https://github.com/Rust-GCC/gccrs/commit/66071e103cdaf8535c63a096aab414db51e06c99", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/66071e103cdaf8535c63a096aab414db51e06c99/comments", "author": {"login": "ktkachov-arm", "id": 74917949, "node_id": "MDQ6VXNlcjc0OTE3OTQ5", "avatar_url": "https://avatars.githubusercontent.com/u/74917949?v=4", "gravatar_id": "", "url": "https://api.github.com/users/ktkachov-arm", "html_url": "https://github.com/ktkachov-arm", "followers_url": "https://api.github.com/users/ktkachov-arm/followers", "following_url": "https://api.github.com/users/ktkachov-arm/following{/other_user}", "gists_url": "https://api.github.com/users/ktkachov-arm/gists{/gist_id}", "starred_url": "https://api.github.com/users/ktkachov-arm/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/ktkachov-arm/subscriptions", "organizations_url": "https://api.github.com/users/ktkachov-arm/orgs", "repos_url": "https://api.github.com/users/ktkachov-arm/repos", "events_url": "https://api.github.com/users/ktkachov-arm/events{/privacy}", "received_events_url": "https://api.github.com/users/ktkachov-arm/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "2297c8ce37031624da21ccd1d5482c1981b180f3", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2297c8ce37031624da21ccd1d5482c1981b180f3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2297c8ce37031624da21ccd1d5482c1981b180f3"}], "stats": {"total": 44, "additions": 30, "deletions": 14}, "files": [{"sha": "0febdb3f36f8ce22018888d37b6c31963b2003ee", "filename": "gcc/ChangeLog", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/66071e103cdaf8535c63a096aab414db51e06c99/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/66071e103cdaf8535c63a096aab414db51e06c99/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=66071e103cdaf8535c63a096aab414db51e06c99", "patch": "@@ -1,3 +1,9 @@\n+2013-06-06  Kyrylo Tkachov  <kyrylo.tkachov@arm.com>\n+\n+\t* config/arm/arm-fixed.md (add<mode>3,usadd<mode>3,ssadd<mode>3,\n+\tsub<mode>3, ussub<mode>3, sssub<mode>3, arm_ssatsihi_shift,\n+\tarm_usatsihi): Adjust alternatives for arm_restrict_it.\n+\n 2013-06-06  Kyrylo Tkachov  <kyrylo.tkachov@arm.com>\n \n \t* config/arm/arm-ldmstm.ml: Set \"predicable_short_it\" to \"no\""}, {"sha": "12bbbaf9083d68ccb99eed9ed1510ae5d770b680", "filename": "gcc/config/arm/arm-fixed.md", "status": "modified", "additions": 24, "deletions": 14, "changes": 38, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/66071e103cdaf8535c63a096aab414db51e06c99/gcc%2Fconfig%2Farm%2Farm-fixed.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/66071e103cdaf8535c63a096aab414db51e06c99/gcc%2Fconfig%2Farm%2Farm-fixed.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm-fixed.md?ref=66071e103cdaf8535c63a096aab414db51e06c99", "patch": "@@ -19,52 +19,58 @@\n ;; This file contains ARM instructions that support fixed-point operations.\n \n (define_insn \"add<mode>3\"\n-  [(set (match_operand:FIXED 0 \"s_register_operand\" \"=r\")\n-\t(plus:FIXED (match_operand:FIXED 1 \"s_register_operand\" \"r\")\n-\t\t    (match_operand:FIXED 2 \"s_register_operand\" \"r\")))]\n+  [(set (match_operand:FIXED 0 \"s_register_operand\" \"=l,r\")\n+\t(plus:FIXED (match_operand:FIXED 1 \"s_register_operand\" \"l,r\")\n+\t\t    (match_operand:FIXED 2 \"s_register_operand\" \"l,r\")))]\n   \"TARGET_32BIT\"\n   \"add%?\\\\t%0, %1, %2\"\n-  [(set_attr \"predicable\" \"yes\")])\n+  [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"yes,no\")])\n \n (define_insn \"add<mode>3\"\n   [(set (match_operand:ADDSUB 0 \"s_register_operand\" \"=r\")\n \t(plus:ADDSUB (match_operand:ADDSUB 1 \"s_register_operand\" \"r\")\n \t\t     (match_operand:ADDSUB 2 \"s_register_operand\" \"r\")))]\n   \"TARGET_INT_SIMD\"\n   \"sadd<qaddsub_suf>%?\\\\t%0, %1, %2\"\n-  [(set_attr \"predicable\" \"yes\")])\n+  [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")])\n \n (define_insn \"usadd<mode>3\"\n   [(set (match_operand:UQADDSUB 0 \"s_register_operand\" \"=r\")\n \t(us_plus:UQADDSUB (match_operand:UQADDSUB 1 \"s_register_operand\" \"r\")\n \t\t\t  (match_operand:UQADDSUB 2 \"s_register_operand\" \"r\")))]\n   \"TARGET_INT_SIMD\"\n   \"uqadd<qaddsub_suf>%?\\\\t%0, %1, %2\"\n-  [(set_attr \"predicable\" \"yes\")])\n+  [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")])\n \n (define_insn \"ssadd<mode>3\"\n   [(set (match_operand:QADDSUB 0 \"s_register_operand\" \"=r\")\n \t(ss_plus:QADDSUB (match_operand:QADDSUB 1 \"s_register_operand\" \"r\")\n \t\t\t (match_operand:QADDSUB 2 \"s_register_operand\" \"r\")))]\n   \"TARGET_INT_SIMD\"\n   \"qadd<qaddsub_suf>%?\\\\t%0, %1, %2\"\n-  [(set_attr \"predicable\" \"yes\")])\n+  [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")])\n \n (define_insn \"sub<mode>3\"\n-  [(set (match_operand:FIXED 0 \"s_register_operand\" \"=r\")\n-\t(minus:FIXED (match_operand:FIXED 1 \"s_register_operand\" \"r\")\n-\t\t     (match_operand:FIXED 2 \"s_register_operand\" \"r\")))]\n+  [(set (match_operand:FIXED 0 \"s_register_operand\" \"=l,r\")\n+\t(minus:FIXED (match_operand:FIXED 1 \"s_register_operand\" \"l,r\")\n+\t\t     (match_operand:FIXED 2 \"s_register_operand\" \"l,r\")))]\n   \"TARGET_32BIT\"\n   \"sub%?\\\\t%0, %1, %2\"\n-  [(set_attr \"predicable\" \"yes\")])\n+  [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"yes,no\")])\n \n (define_insn \"sub<mode>3\"\n   [(set (match_operand:ADDSUB 0 \"s_register_operand\" \"=r\")\n \t(minus:ADDSUB (match_operand:ADDSUB 1 \"s_register_operand\" \"r\")\n \t\t      (match_operand:ADDSUB 2 \"s_register_operand\" \"r\")))]\n   \"TARGET_INT_SIMD\"\n   \"ssub<qaddsub_suf>%?\\\\t%0, %1, %2\"\n-  [(set_attr \"predicable\" \"yes\")])\n+  [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")])\n \n (define_insn \"ussub<mode>3\"\n   [(set (match_operand:UQADDSUB 0 \"s_register_operand\" \"=r\")\n@@ -73,15 +79,17 @@\n \t  (match_operand:UQADDSUB 2 \"s_register_operand\" \"r\")))]\n   \"TARGET_INT_SIMD\"\n   \"uqsub<qaddsub_suf>%?\\\\t%0, %1, %2\"\n-  [(set_attr \"predicable\" \"yes\")])\n+  [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")])\n \n (define_insn \"sssub<mode>3\"\n   [(set (match_operand:QADDSUB 0 \"s_register_operand\" \"=r\")\n \t(ss_minus:QADDSUB (match_operand:QADDSUB 1 \"s_register_operand\" \"r\")\n \t\t\t  (match_operand:QADDSUB 2 \"s_register_operand\" \"r\")))]\n   \"TARGET_INT_SIMD\"\n   \"qsub<qaddsub_suf>%?\\\\t%0, %1, %2\"\n-  [(set_attr \"predicable\" \"yes\")])\n+  [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")])\n \n ;; Fractional multiplies.\n \n@@ -374,6 +382,7 @@\n   \"TARGET_32BIT && arm_arch6\"\n   \"ssat%?\\\\t%0, #16, %2%S1\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"insn\" \"sat\")\n    (set_attr \"shift\" \"1\")\n    (set_attr \"type\" \"alu_shift\")])\n@@ -384,4 +393,5 @@\n   \"TARGET_INT_SIMD\"\n   \"usat%?\\\\t%0, #16, %1\"\n   [(set_attr \"predicable\" \"yes\")\n+   (set_attr \"predicable_short_it\" \"no\")\n    (set_attr \"insn\" \"sat\")])"}]}