##========================================================================== //
## Copyright (c) 2016, Stephen Henry
## All rights reserved.
##
## Redistribution and use in source and binary forms, with or without
## modification, are permitted provided that the following conditions are met:
##
## * Redistributions of source code must retain the above copyright notice, this
##   list of conditions and the following disclaimer.
##
## * Redistributions in binary form must reproduce the above copyright notice,
##   this list of conditions and the following disclaimer in the documentation
##   and/or other materials provided with the distribution.
##
## THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
## AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
## ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
## LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
## CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
## SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
## INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
## CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
## ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
## POSSIBILITY OF SUCH DAMAGE.
##========================================================================== //

# Create clocks with some arbitrary phase.
#
create_clock -period 10.00 -name WCLK -waveform {0.000 5.000} [get_ports wclk]
create_clock -period 13.00 -name RCLK -waveform {0.000 8.000} [get_ports rclk]

set_input_delay -clock WCLK 1.0 [get_ports push]
set_input_delay -clock WCLK 1.0 [get_ports push_data]
set_input_delay -clock RCLK 1.0 [get_ports pop]
set_output_delay -clock RCLK 1.0 [get_ports pop_data]
set_output_delay -clock RCLK 1.0 [get_ports empty_r]
set_output_delay -clock WCLK 1.0 [get_ports full_r]

# Create false-path across synchronization boundary to disable timing
# analysis.
#
set_clock_groups -asynchronous -group {WCLK} -group {RCLK}
