

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Sun Dec  4 22:47:19 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.54|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |    3|  61868580|    4|  61868581|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+----------+----------+----------+----------+---------+
        |                                  |                       |       Latency       |       Interval      | Pipeline|
        |             Instance             |         Module        |    min   |    max   |    min   |    max   |   Type  |
        +----------------------------------+-----------------------+----------+----------+----------+----------+---------+
        |grp_dut_calc_svd_fu_120           |dut_calc_svd           |      7975|      7975|      7975|      7975|   none  |
        |grp_dut_matmul_fu_128             |dut_matmul             |  61868577|  61868577|  61868577|  61868577|   none  |
        |grp_dut_update_off_diag_r_fu_136  |dut_update_off_diag_r  |   4291632|   4291632|   4291632|   4291632|   none  |
        |grp_dut_backproj_fu_144           |dut_backproj           |   3927941|   3927941|   3927941|   3927941|   none  |
        +----------------------------------+-----------------------+----------+----------+----------+----------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                    |      Latency      | Iteration|  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- L_svd_calc_off_c  |  1839276|  1839276|        19|          6|          1|  306544|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    453|
|FIFO             |        -|      -|       -|      -|
|Instance         |        4|     69|   15135|  17227|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    209|
|Register         |        -|      -|     476|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        4|     69|   15611|  17890|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|     31|      14|     33|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+------+------+
    |               Instance               |              Module              | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------------------+----------------------------------+---------+-------+------+------+
    |grp_dut_backproj_fu_144               |dut_backproj                      |        2|      5|   587|   949|
    |grp_dut_calc_svd_fu_120               |dut_calc_svd                      |        0|     49|  6621|  9360|
    |dut_fadd_32ns_32ns_32_5_full_dsp_U35  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U36   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|   143|   321|
    |grp_dut_matmul_fu_128                 |dut_matmul                        |        2|      5|  6436|  5220|
    |grp_dut_update_off_diag_r_fu_136      |dut_update_off_diag_r             |        0|      5|  1143|   987|
    +--------------------------------------+----------------------------------+---------+-------+------+------+
    |Total                                 |                                  |        4|     69| 15135| 17227|
    +--------------------------------------+----------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |indvar_flatten_next_fu_308_p2  |     +    |      0|  0|   19|          19|           1|
    |sh_assign_fu_195_p2            |     +    |      0|  0|    9|           8|           9|
    |p_Val2_8_i_i_fu_289_p2         |     -    |      0|  0|   32|           1|          32|
    |tmp_17_i_i_fu_209_p2           |     -    |      0|  0|    8|           7|           8|
    |ap_sig_131                     |    and   |      0|  0|    1|           1|           1|
    |ap_sig_165                     |    and   |      0|  0|    1|           1|           1|
    |exitcond_flatten_fu_302_p2     |   icmp   |      0|  0|    7|          19|          19|
    |tmp_19_i_i_fu_248_p2           |   lshr   |      0|  0|   63|          24|          24|
    |ap_sig_143                     |    or    |      0|  0|    1|           1|           1|
    |p_Val2_3_fu_282_p3             |  select  |      0|  0|   32|           1|          32|
    |p_Val2_5_fu_295_p3             |  select  |      0|  0|   32|           1|          32|
    |sh_assign_1_fu_219_p3          |  select  |      0|  0|    9|           1|           9|
    |tmp_21_i_i_fu_254_p2           |    shl   |      0|  0|  239|          78|          78|
    +-------------------------------+----------+-------+---+-----+------------+------------+
    |Total                          |          |      0|  0|  453|         162|         247|
    +-------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |   6|         12|    1|         12|
    |ap_reg_ppiten_pp0_it3         |   1|          2|    1|          2|
    |grp_fu_152_p0                 |  32|          3|   32|         96|
    |grp_fu_152_p1                 |  32|          3|   32|         96|
    |grp_fu_156_p0                 |  32|          5|   32|        160|
    |grp_fu_156_p1                 |  32|          3|   32|         96|
    |indvar_flatten_phi_fu_113_p4  |  19|          2|   19|         38|
    |indvar_flatten_reg_109        |  19|          2|   19|         38|
    |strm_in_V_blk_n               |   1|          2|    1|          2|
    |strm_in_V_read                |   1|          6|    1|          6|
    |strm_out_V_blk_n              |   1|          2|    1|          2|
    |strm_out_V_din                |  32|          5|   32|        160|
    |strm_out_V_write              |   1|          6|    1|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 209|         53|  204|        714|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |  11|   0|   11|          0|
    |ap_reg_grp_dut_backproj_fu_144_ap_start           |   1|   0|    1|          0|
    |ap_reg_grp_dut_calc_svd_fu_120_ap_start           |   1|   0|    1|          0|
    |ap_reg_grp_dut_matmul_fu_128_ap_start             |   1|   0|    1|          0|
    |ap_reg_grp_dut_update_off_diag_r_fu_136_ap_start  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                             |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                             |   1|   0|    1|          0|
    |exitcond_flatten_reg_339                          |   1|   0|    1|          0|
    |indvar_flatten_next_reg_343                       |  19|   0|   19|          0|
    |indvar_flatten_reg_109                            |  19|   0|   19|          0|
    |isNeg_reg_324                                     |   1|   0|    1|          0|
    |loc_V_1_reg_319                                   |  23|   0|   23|          0|
    |p_Result_s_reg_314                                |   1|   0|    1|          0|
    |p_Val2_5_reg_335                                  |  32|   0|   32|          0|
    |reg_160                                           |  32|   0|   32|          0|
    |sh_assign_1_reg_329                               |   9|   0|    9|          0|
    |tmp_129_reg_348                                   |  32|   0|   32|          0|
    |tmp_130_reg_353                                   |  32|   0|   32|          0|
    |tmp_131_reg_358                                   |  32|   0|   32|          0|
    |tmp_132_reg_363                                   |  32|   0|   32|          0|
    |tmp_133_reg_368                                   |  32|   0|   32|          0|
    |tmp_134_reg_373                                   |  32|   0|   32|          0|
    |tmp_3_i11_i_reg_393                               |  32|   0|   32|          0|
    |tmp_3_i_i_reg_383                                 |  32|   0|   32|          0|
    |tmp_i10_i_reg_388                                 |  32|   0|   32|          0|
    |tmp_i_i_20_reg_378                                |  32|   0|   32|          0|
    |exitcond_flatten_reg_339                          |   0|   1|    1|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             | 476|   1|  477|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

