FILE_TYPE=VERILOG_MAP;
PRIMITIVE 'RES_J';
    DEFAULT_MODEL=RES;
    UPPER_CASE=TRUE;
    MODEL 'RES';
        PROPERTY
            PORT_ORDER = '(A,B)';
        END_PROPERTY;
        PIN_MAP
            'A'<0>='(A)';
            'B'<0>='(B)';
        END_PIN;
    END_MODEL;
END_PRIMITIVE;
END.
