/*
 * common defines for all CPUs
 *
 * Copyright (c) 2003 Fabrice Bellard
 *
 * This library is free software; you can redistribute it and/or
 * modify it under the terms of the GNU Lesser General Public
 * License as published by the Free Software Foundation; either
 * version 2 of the License, or (at your option) any later version.
 *
 * This library is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
 * Lesser General Public License for more details.
 *
 * You should have received a copy of the GNU Lesser General Public
 * License along with this library; if not, see <http://www.gnu.org/licenses/>.
 */
#ifndef CPU_DEFS_H
#define CPU_DEFS_H

#include <setjmp.h>
#include <inttypes.h>
#include <signal.h>
#include "osdep.h"
#include "tlib-queue.h"
#include "targphys.h"
#include "infrastructure.h"
#include "atomic.h"

/* The return address may point to the start of the next instruction.
   Subtracting one gets us the call instruction itself.  */
#if defined(__arm__)
/* Thumb return addresses have the low bit set, so we need to subtract two.
   This is still safe in ARM mode because instructions are 4 bytes.  */
# define GETPC() ((void *)((uintptr_t)__builtin_return_address(0) - 2))
#else
# define GETPC() ((void *)((uintptr_t)__builtin_return_address(0) - 1))
#endif

#if defined(_WIN64)
/* This is to avoid longjmp crashing because of stack unwinding.
 * It is incompatible with the execution of generated code. */
# undef setjmp
# define setjmp(env) _setjmp(env, NULL)
#endif

#ifndef TARGET_LONG_BITS
#error TARGET_LONG_BITS must be defined before including this header
#endif

#define TARGET_LONG_SIZE (TARGET_LONG_BITS / 8)

typedef int16_t target_short __attribute__ ((aligned(TARGET_SHORT_ALIGNMENT)));
typedef uint16_t target_ushort __attribute__((aligned(TARGET_SHORT_ALIGNMENT)));
typedef int32_t target_int __attribute__((aligned(TARGET_INT_ALIGNMENT)));
typedef uint32_t target_uint __attribute__((aligned(TARGET_INT_ALIGNMENT)));
typedef int64_t target_llong __attribute__((aligned(TARGET_LLONG_ALIGNMENT)));
typedef uint64_t target_ullong __attribute__((aligned(TARGET_LLONG_ALIGNMENT)));
/* target_ulong is the type of a virtual address */
#if TARGET_LONG_SIZE == 4
typedef int32_t target_long __attribute__((aligned(TARGET_LONG_ALIGNMENT)));
typedef uint32_t target_ulong __attribute__((aligned(TARGET_LONG_ALIGNMENT)));
#define TARGET_ULONG_MAX UINT32_MAX
#define TARGET_FMT_lx    "%08X"
#define TARGET_FMT_ld    "%d"
#define TARGET_FMT_lu    "%u"
#elif TARGET_LONG_SIZE == 8
typedef int64_t target_long __attribute__((aligned(TARGET_LONG_ALIGNMENT)));
typedef uint64_t target_ulong __attribute__((aligned(TARGET_LONG_ALIGNMENT)));
#define TARGET_ULONG_MAX UINT64_MAX
#define TARGET_FMT_lx    "%016" PRIX64
#define TARGET_FMT_ld    "%" PRId64
#define TARGET_FMT_lu    "%" PRIu64
#else
#error TARGET_LONG_SIZE undefined
#endif

typedef struct DisasContextBase {
    struct TranslationBlock *tb;
    target_ulong pc;
    target_ulong npc;
    int mem_idx;
    int is_jmp;
} DisasContextBase;

#define HOST_LONG_SIZE     (HOST_LONG_BITS / 8)

#define EXCP_INTERRUPT     0x10000 /* async interruption */
#define EXCP_WFI           0x10001 /* hlt instruction reached */
#define EXCP_DEBUG         0x10002 /* cpu stopped after a breakpoint or singlestep */
#define EXCP_HALTED        0x10003 /* cpu is halted (waiting for external event) */
#define EXCP_WATCHPOINT    0x10004

#define TB_JMP_CACHE_BITS  12
#define TB_JMP_CACHE_SIZE  (1 << TB_JMP_CACHE_BITS)

/* Only the bottom TB_JMP_PAGE_BITS of the jump cache hash bits vary for
   addresses on the same page.  The top bits are the same.  This allows
   TLB invalidation to quickly clear a subset of the hash table.  */
#define TB_JMP_PAGE_BITS   (TB_JMP_CACHE_BITS / 2)
#define TB_JMP_PAGE_SIZE   (1 << TB_JMP_PAGE_BITS)
#define TB_JMP_ADDR_MASK   (TB_JMP_PAGE_SIZE - 1)
#define TB_JMP_PAGE_MASK   (TB_JMP_CACHE_SIZE - TB_JMP_PAGE_SIZE)

#define CPU_TLB_BITS       8
#define CPU_TLB_SIZE       (1 << CPU_TLB_BITS)

#if HOST_LONG_BITS == 32 && TARGET_LONG_BITS == 32
#define CPU_TLB_ENTRY_BITS 4
#else
#define CPU_TLB_ENTRY_BITS 5
#endif

typedef struct CPUTLBEntry {
    /* bit TARGET_LONG_BITS to TARGET_PAGE_BITS : virtual address
       bit TARGET_PAGE_BITS-1..4  : Nonzero for accesses that should not
                                    go directly to ram.
       bit 3                      : indicates that the entry is invalid
       bit 2..0                   : zero
     */
    target_ulong addr_read;
    target_ulong addr_write;
    target_ulong addr_code;
    /* Addend to virtual address to get host address.  IO accesses
       use the corresponding iotlb value.  */
    uintptr_t addend;
    /* padding to get a power of two size */
    uint8_t dummy[(1 << CPU_TLB_ENTRY_BITS) -
                  (sizeof(target_ulong) * 3 + ((-sizeof(target_ulong) * 3) & (sizeof(uintptr_t) - 1)) + sizeof(uintptr_t))];
} CPUTLBEntry;

extern int CPUTLBEntry_wrong_size[sizeof(CPUTLBEntry) == (1 << CPU_TLB_ENTRY_BITS) ? 1 : -1];

#define CPU_COMMON_TLB \
    /* The meaning of the MMU modes is defined in the target code. */   \
    CPUTLBEntry tlb_table[NB_MMU_MODES][CPU_TLB_SIZE];                  \
    target_phys_addr_t iotlb[NB_MMU_MODES][CPU_TLB_SIZE];               \
    target_ulong tlb_flush_addr;                                        \
    target_ulong tlb_flush_mask;

typedef struct CPUBreakpoint {
    target_ulong pc;
    int flags; /* BP_* */
    QTAILQ_ENTRY(CPUBreakpoint) entry;
} CPUBreakpoint;

#define CPU_TEMP_BUF_NLONGS 128
#define CPU_COMMON                                                           \
    /* --------------------------------------- */                            \
    /* warning: cleared by CPU reset           */                            \
    /* --------------------------------------- */                            \
    /* instruction counting is used to execute callback after given \
       number of instructions */                                             \
    uint64_t instructions_count_threshold;                                   \
    uint64_t instructions_count_value;                                       \
    uint64_t instructions_count_total_value;                                 \
    /* soft mmu support */                                                   \
    /* in order to avoid passing too many arguments to the MMIO \
       helpers, we store some rarely used information in the CPU \
       context) */                                                           \
    uintptr_t mem_io_pc;       /* host pc at which the memory was \
                                      accessed */                                  \
    target_ulong mem_io_vaddr; /* target virtual addr at which the \
                                     memory was accessed */                  \
    uint32_t wfi;              /* Nonzero if the CPU is in suspend state */               \
    uint32_t interrupt_request;                                              \
    volatile sig_atomic_t exit_request;                                      \
    int tb_restart_request;                                                  \
                                                                             \
    /* --------------------------------------- */                            \
    /* from this point: preserved by CPU reset */                            \
    /* --------------------------------------- */                            \
    /* ice debug support */                                                  \
    QTAILQ_HEAD(breakpoints_head, CPUBreakpoint) breakpoints;                \
    /* Core interrupt code */                                                \
    jmp_buf jmp_env;                                                         \
    int exception_index;                                                     \
    int nr_cores;   /* number of cores within this CPU package */             \
    int nr_threads; /* number of threads within this CPU */                   \
    /* user data */                                                          \
    /* chaining is enabled by default */                                     \
    int chaining_disabled;                                                   \
    /* tb cache is enabled by default */                                     \
    int tb_cache_disabled;                                                   \
    /* indicates if the block_finished hook is registered, implicitly \
                          disabling block chaining */                        \
    int block_finished_hook_present;                                         \
    /* indicates if the block_begin hook is registered */                    \
    int block_begin_hook_present;                                            \
    uint32_t cycles_per_instruction;                                         \
    int interrupt_begin_callback_enabled;                                    \
    int interrupt_end_callback_enabled;                                      \
    int32_t tlib_is_on_memory_access_enabled;                                \
                                                                             \
    int id;                                                                  \
    /* STARTING FROM HERE FIELDS ARE NOT SERIALIZED */                       \
    atomic_memory_state_t* atomic_memory_state;                              \
    struct TranslationBlock *current_tb; /* currently executing TB  */       \
    CPU_COMMON_TLB                                                           \
    struct TranslationBlock *tb_jmp_cache[TB_JMP_CACHE_SIZE];                \
    /* buffer for temporaries in the code generator */                       \
    long temp_buf[CPU_TEMP_BUF_NLONGS];                                      \
    /* when set any exception will force `cpu_exec` to finish immediately */ \
    int32_t return_on_exception;                                             \
                                                                             \

#endif

#define CPU_REGISTER_GETTER(width)                                                           \
    uint##width##_t tlib_get_register_value_##width(int reg_number)                          \
    {                                                                                        \
        uint##width##_t* ptr = get_reg_pointer_##width(reg_number);                          \
        if(ptr == NULL)                                                                      \
        {                                                                                    \
            tlib_abortf("Read from undefined CPU register number %d detected", reg_number);  \
        }                                                                                    \
                                                                                             \
        return *ptr;                                                                         \
    }                                                                                        \

#define CPU_REGISTER_SETTER(width)                                                           \
    void tlib_set_register_value_##width(int reg_number, uint##width##_t value)              \
    {                                                                                        \
        uint##width##_t* ptr = get_reg_pointer_##width(reg_number);                          \
        if(ptr == NULL)                                                                      \
        {                                                                                    \
            tlib_abortf("Write to undefined CPU register number %d detected", reg_number);   \
        }                                                                                    \
                                                                                             \
        *ptr = value;                                                                        \
    }                                                                                        \

#define CPU_REGISTER_ACCESSOR(width) \
        CPU_REGISTER_GETTER(width)   \
        CPU_REGISTER_SETTER(width)
