{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 04 02:44:35 2016 " "Info: Processing started: Wed May 04 02:44:35 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PowerComputing -c PowerComputing --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PowerComputing -c PowerComputing --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register SHIFT:inst8\|TEMPout\[3\] register STOR_REG:inst10\|Dout\[7\] 310.95 MHz 3.216 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 310.95 MHz between source register \"SHIFT:inst8\|TEMPout\[3\]\" and destination register \"STOR_REG:inst10\|Dout\[7\]\" (period= 3.216 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.036 ns + Longest register register " "Info: + Longest register to register delay is 3.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SHIFT:inst8\|TEMPout\[3\] 1 REG LCFF_X2_Y12_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N7; Fanout = 4; REG Node = 'SHIFT:inst8\|TEMPout\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHIFT:inst8|TEMPout[3] } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 288 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.272 ns) 1.088 ns COMPAR:inst4\|Equal0~0 2 COMB LCCOMB_X3_Y13_N24 2 " "Info: 2: + IC(0.816 ns) + CELL(0.272 ns) = 1.088 ns; Loc. = LCCOMB_X3_Y13_N24; Fanout = 2; COMB Node = 'COMPAR:inst4\|Equal0~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { SHIFT:inst8|TEMPout[3] COMPAR:inst4|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.225 ns) 1.539 ns PowerComputing:inst\|Selector4~0 3 COMB LCCOMB_X3_Y13_N28 16 " "Info: 3: + IC(0.226 ns) + CELL(0.225 ns) = 1.539 ns; Loc. = LCCOMB_X3_Y13_N28; Fanout = 16; COMB Node = 'PowerComputing:inst\|Selector4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.451 ns" { COMPAR:inst4|Equal0~0 PowerComputing:inst|Selector4~0 } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.545 ns) 2.543 ns ADD_SUB:inst1\|Add0~7 4 COMB LCCOMB_X3_Y13_N2 2 " "Info: 4: + IC(0.459 ns) + CELL(0.545 ns) = 2.543 ns; Loc. = LCCOMB_X3_Y13_N2; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { PowerComputing:inst|Selector4~0 ADD_SUB:inst1|Add0~7 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.578 ns ADD_SUB:inst1\|Add0~11 5 COMB LCCOMB_X3_Y13_N4 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.578 ns; Loc. = LCCOMB_X3_Y13_N4; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~7 ADD_SUB:inst1|Add0~11 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.613 ns ADD_SUB:inst1\|Add0~15 6 COMB LCCOMB_X3_Y13_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.613 ns; Loc. = LCCOMB_X3_Y13_N6; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~11 ADD_SUB:inst1|Add0~15 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.648 ns ADD_SUB:inst1\|Add0~19 7 COMB LCCOMB_X3_Y13_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.648 ns; Loc. = LCCOMB_X3_Y13_N8; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~15 ADD_SUB:inst1|Add0~19 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.683 ns ADD_SUB:inst1\|Add0~23 8 COMB LCCOMB_X3_Y13_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 2.683 ns; Loc. = LCCOMB_X3_Y13_N10; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~19 ADD_SUB:inst1|Add0~23 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.718 ns ADD_SUB:inst1\|Add0~27 9 COMB LCCOMB_X3_Y13_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 2.718 ns; Loc. = LCCOMB_X3_Y13_N12; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB:inst1|Add0~23 ADD_SUB:inst1|Add0~27 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.814 ns ADD_SUB:inst1\|Add0~31 10 COMB LCCOMB_X3_Y13_N14 1 " "Info: 10: + IC(0.000 ns) + CELL(0.096 ns) = 2.814 ns; Loc. = LCCOMB_X3_Y13_N14; Fanout = 1; COMB Node = 'ADD_SUB:inst1\|Add0~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { ADD_SUB:inst1|Add0~27 ADD_SUB:inst1|Add0~31 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 2.939 ns ADD_SUB:inst1\|Add0~34 11 COMB LCCOMB_X3_Y13_N16 2 " "Info: 11: + IC(0.000 ns) + CELL(0.125 ns) = 2.939 ns; Loc. = LCCOMB_X3_Y13_N16; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ADD_SUB:inst1|Add0~31 ADD_SUB:inst1|Add0~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 3.036 ns STOR_REG:inst10\|Dout\[7\] 12 REG LCFF_X3_Y13_N17 7 " "Info: 12: + IC(0.000 ns) + CELL(0.097 ns) = 3.036 ns; Loc. = LCFF_X3_Y13_N17; Fanout = 7; REG Node = 'STOR_REG:inst10\|Dout\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { ADD_SUB:inst1|Add0~34 STOR_REG:inst10|Dout[7] } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.535 ns ( 50.56 % ) " "Info: Total cell delay = 1.535 ns ( 50.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.501 ns ( 49.44 % ) " "Info: Total interconnect delay = 1.501 ns ( 49.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.036 ns" { SHIFT:inst8|TEMPout[3] COMPAR:inst4|Equal0~0 PowerComputing:inst|Selector4~0 ADD_SUB:inst1|Add0~7 ADD_SUB:inst1|Add0~11 ADD_SUB:inst1|Add0~15 ADD_SUB:inst1|Add0~19 ADD_SUB:inst1|Add0~23 ADD_SUB:inst1|Add0~27 ADD_SUB:inst1|Add0~31 ADD_SUB:inst1|Add0~34 STOR_REG:inst10|Dout[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.036 ns" { SHIFT:inst8|TEMPout[3] {} COMPAR:inst4|Equal0~0 {} PowerComputing:inst|Selector4~0 {} ADD_SUB:inst1|Add0~7 {} ADD_SUB:inst1|Add0~11 {} ADD_SUB:inst1|Add0~15 {} ADD_SUB:inst1|Add0~19 {} ADD_SUB:inst1|Add0~23 {} ADD_SUB:inst1|Add0~27 {} ADD_SUB:inst1|Add0~31 {} ADD_SUB:inst1|Add0~34 {} STOR_REG:inst10|Dout[7] {} } { 0.000ns 0.816ns 0.226ns 0.459ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.272ns 0.225ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.004 ns - Smallest " "Info: - Smallest clock skew is 0.004 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.479 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 45 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 45; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns STOR_REG:inst10\|Dout\[7\] 3 REG LCFF_X3_Y13_N17 7 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X3_Y13_N17; Fanout = 7; REG Node = 'STOR_REG:inst10\|Dout\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { CLK~clkctrl STOR_REG:inst10|Dout[7] } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { CLK CLK~clkctrl STOR_REG:inst10|Dout[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst10|Dout[7] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.475 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 45 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 45; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns SHIFT:inst8\|TEMPout\[3\] 3 REG LCFF_X2_Y12_N7 4 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X2_Y12_N7; Fanout = 4; REG Node = 'SHIFT:inst8\|TEMPout\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { CLK~clkctrl SHIFT:inst8|TEMPout[3] } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 288 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLK CLK~clkctrl SHIFT:inst8|TEMPout[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT:inst8|TEMPout[3] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { CLK CLK~clkctrl STOR_REG:inst10|Dout[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst10|Dout[7] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLK CLK~clkctrl SHIFT:inst8|TEMPout[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT:inst8|TEMPout[3] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 288 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 321 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.036 ns" { SHIFT:inst8|TEMPout[3] COMPAR:inst4|Equal0~0 PowerComputing:inst|Selector4~0 ADD_SUB:inst1|Add0~7 ADD_SUB:inst1|Add0~11 ADD_SUB:inst1|Add0~15 ADD_SUB:inst1|Add0~19 ADD_SUB:inst1|Add0~23 ADD_SUB:inst1|Add0~27 ADD_SUB:inst1|Add0~31 ADD_SUB:inst1|Add0~34 STOR_REG:inst10|Dout[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.036 ns" { SHIFT:inst8|TEMPout[3] {} COMPAR:inst4|Equal0~0 {} PowerComputing:inst|Selector4~0 {} ADD_SUB:inst1|Add0~7 {} ADD_SUB:inst1|Add0~11 {} ADD_SUB:inst1|Add0~15 {} ADD_SUB:inst1|Add0~19 {} ADD_SUB:inst1|Add0~23 {} ADD_SUB:inst1|Add0~27 {} ADD_SUB:inst1|Add0~31 {} ADD_SUB:inst1|Add0~34 {} STOR_REG:inst10|Dout[7] {} } { 0.000ns 0.816ns 0.226ns 0.459ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.272ns 0.225ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.125ns 0.097ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { CLK CLK~clkctrl STOR_REG:inst10|Dout[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst10|Dout[7] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLK CLK~clkctrl SHIFT:inst8|TEMPout[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT:inst8|TEMPout[3] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SHIFT:inst8\|TEMPout\[4\] VOLTS\[0\] CLK 5.057 ns register " "Info: tsu for register \"SHIFT:inst8\|TEMPout\[4\]\" (data pin = \"VOLTS\[0\]\", clock pin = \"CLK\") is 5.057 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.442 ns + Longest pin register " "Info: + Longest pin to register delay is 7.442 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns VOLTS\[0\] 1 PIN PIN_T14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T14; Fanout = 4; PIN Node = 'VOLTS\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VOLTS[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 0 -208 -40 16 "VOLTS\[7..0\]" "" } { -24 544 593 -8 "VOLTS\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.420 ns) + CELL(0.309 ns) 5.546 ns ADD_SUB_BIT:inst11\|Add0~2 2 COMB LCCOMB_X2_Y11_N16 2 " "Info: 2: + IC(4.420 ns) + CELL(0.309 ns) = 5.546 ns; Loc. = LCCOMB_X2_Y11_N16; Fanout = 2; COMB Node = 'ADD_SUB_BIT:inst11\|Add0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.729 ns" { VOLTS[0] ADD_SUB_BIT:inst11|Add0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.581 ns ADD_SUB_BIT:inst11\|Add0~6 3 COMB LCCOMB_X2_Y11_N18 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.581 ns; Loc. = LCCOMB_X2_Y11_N18; Fanout = 2; COMB Node = 'ADD_SUB_BIT:inst11\|Add0~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB_BIT:inst11|Add0~2 ADD_SUB_BIT:inst11|Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.616 ns ADD_SUB_BIT:inst11\|Add0~10 4 COMB LCCOMB_X2_Y11_N20 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 5.616 ns; Loc. = LCCOMB_X2_Y11_N20; Fanout = 2; COMB Node = 'ADD_SUB_BIT:inst11\|Add0~10'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB_BIT:inst11|Add0~6 ADD_SUB_BIT:inst11|Add0~10 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.651 ns ADD_SUB_BIT:inst11\|Add0~14 5 COMB LCCOMB_X2_Y11_N22 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 5.651 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 2; COMB Node = 'ADD_SUB_BIT:inst11\|Add0~14'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { ADD_SUB_BIT:inst11|Add0~10 ADD_SUB_BIT:inst11|Add0~14 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.776 ns ADD_SUB_BIT:inst11\|Add0~17 6 COMB LCCOMB_X2_Y11_N24 1 " "Info: 6: + IC(0.000 ns) + CELL(0.125 ns) = 5.776 ns; Loc. = LCCOMB_X2_Y11_N24; Fanout = 1; COMB Node = 'ADD_SUB_BIT:inst11\|Add0~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ADD_SUB_BIT:inst11|Add0~14 ADD_SUB_BIT:inst11|Add0~17 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.346 ns) 6.424 ns MUX:inst7\|Dout\[4\]~3 7 COMB LCCOMB_X2_Y11_N12 3 " "Info: 7: + IC(0.302 ns) + CELL(0.346 ns) = 6.424 ns; Loc. = LCCOMB_X2_Y11_N12; Fanout = 3; COMB Node = 'MUX:inst7\|Dout\[4\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { ADD_SUB_BIT:inst11|Add0~17 MUX:inst7|Dout[4]~3 } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.309 ns) 7.442 ns SHIFT:inst8\|TEMPout\[4\] 8 REG LCFF_X2_Y12_N25 4 " "Info: 8: + IC(0.709 ns) + CELL(0.309 ns) = 7.442 ns; Loc. = LCFF_X2_Y12_N25; Fanout = 4; REG Node = 'SHIFT:inst8\|TEMPout\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { MUX:inst7|Dout[4]~3 SHIFT:inst8|TEMPout[4] } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 288 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.011 ns ( 27.02 % ) " "Info: Total cell delay = 2.011 ns ( 27.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.431 ns ( 72.98 % ) " "Info: Total interconnect delay = 5.431 ns ( 72.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.442 ns" { VOLTS[0] ADD_SUB_BIT:inst11|Add0~2 ADD_SUB_BIT:inst11|Add0~6 ADD_SUB_BIT:inst11|Add0~10 ADD_SUB_BIT:inst11|Add0~14 ADD_SUB_BIT:inst11|Add0~17 MUX:inst7|Dout[4]~3 SHIFT:inst8|TEMPout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.442 ns" { VOLTS[0] {} VOLTS[0]~combout {} ADD_SUB_BIT:inst11|Add0~2 {} ADD_SUB_BIT:inst11|Add0~6 {} ADD_SUB_BIT:inst11|Add0~10 {} ADD_SUB_BIT:inst11|Add0~14 {} ADD_SUB_BIT:inst11|Add0~17 {} MUX:inst7|Dout[4]~3 {} SHIFT:inst8|TEMPout[4] {} } { 0.000ns 0.000ns 4.420ns 0.000ns 0.000ns 0.000ns 0.000ns 0.302ns 0.709ns } { 0.000ns 0.817ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.346ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 288 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.475 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 45 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 45; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns SHIFT:inst8\|TEMPout\[4\] 3 REG LCFF_X2_Y12_N25 4 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X2_Y12_N25; Fanout = 4; REG Node = 'SHIFT:inst8\|TEMPout\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { CLK~clkctrl SHIFT:inst8|TEMPout[4] } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 288 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLK CLK~clkctrl SHIFT:inst8|TEMPout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT:inst8|TEMPout[4] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.442 ns" { VOLTS[0] ADD_SUB_BIT:inst11|Add0~2 ADD_SUB_BIT:inst11|Add0~6 ADD_SUB_BIT:inst11|Add0~10 ADD_SUB_BIT:inst11|Add0~14 ADD_SUB_BIT:inst11|Add0~17 MUX:inst7|Dout[4]~3 SHIFT:inst8|TEMPout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.442 ns" { VOLTS[0] {} VOLTS[0]~combout {} ADD_SUB_BIT:inst11|Add0~2 {} ADD_SUB_BIT:inst11|Add0~6 {} ADD_SUB_BIT:inst11|Add0~10 {} ADD_SUB_BIT:inst11|Add0~14 {} ADD_SUB_BIT:inst11|Add0~17 {} MUX:inst7|Dout[4]~3 {} SHIFT:inst8|TEMPout[4] {} } { 0.000ns 0.000ns 4.420ns 0.000ns 0.000ns 0.000ns 0.000ns 0.302ns 0.709ns } { 0.000ns 0.817ns 0.309ns 0.035ns 0.035ns 0.035ns 0.125ns 0.346ns 0.309ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLK CLK~clkctrl SHIFT:inst8|TEMPout[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT:inst8|TEMPout[4] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK MUX\[0\] SHIFT:inst8\|TEMPout\[3\] 9.696 ns register " "Info: tco from clock \"CLK\" to destination pin \"MUX\[0\]\" through register \"SHIFT:inst8\|TEMPout\[3\]\" is 9.696 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.475 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.475 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 45 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 45; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.618 ns) 2.475 ns SHIFT:inst8\|TEMPout\[3\] 3 REG LCFF_X2_Y12_N7 4 " "Info: 3: + IC(0.660 ns) + CELL(0.618 ns) = 2.475 ns; Loc. = LCFF_X2_Y12_N7; Fanout = 4; REG Node = 'SHIFT:inst8\|TEMPout\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { CLK~clkctrl SHIFT:inst8|TEMPout[3] } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 288 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.47 % ) " "Info: Total cell delay = 1.472 ns ( 59.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 40.53 % ) " "Info: Total interconnect delay = 1.003 ns ( 40.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLK CLK~clkctrl SHIFT:inst8|TEMPout[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT:inst8|TEMPout[3] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 288 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.127 ns + Longest register pin " "Info: + Longest register to pin delay is 7.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SHIFT:inst8\|TEMPout\[3\] 1 REG LCFF_X2_Y12_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N7; Fanout = 4; REG Node = 'SHIFT:inst8\|TEMPout\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SHIFT:inst8|TEMPout[3] } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 288 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.272 ns) 1.088 ns COMPAR:inst4\|Equal0~0DUPLICATE 2 COMB LCCOMB_X3_Y13_N26 10 " "Info: 2: + IC(0.816 ns) + CELL(0.272 ns) = 1.088 ns; Loc. = LCCOMB_X3_Y13_N26; Fanout = 10; COMB Node = 'COMPAR:inst4\|Equal0~0DUPLICATE'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.088 ns" { SHIFT:inst8|TEMPout[3] COMPAR:inst4|Equal0~0DUPLICATE } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1813 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.357 ns) 2.247 ns MUX:inst6\|Dout\[0\]~7 3 COMB LCCOMB_X2_Y12_N12 1 " "Info: 3: + IC(0.802 ns) + CELL(0.357 ns) = 2.247 ns; Loc. = LCCOMB_X2_Y12_N12; Fanout = 1; COMB Node = 'MUX:inst6\|Dout\[0\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.159 ns" { COMPAR:inst4|Equal0~0DUPLICATE MUX:inst6|Dout[0]~7 } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.736 ns) + CELL(2.144 ns) 7.127 ns MUX\[0\] 4 PIN PIN_N1 0 " "Info: 4: + IC(2.736 ns) + CELL(2.144 ns) = 7.127 ns; Loc. = PIN_N1; Fanout = 0; PIN Node = 'MUX\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.880 ns" { MUX:inst6|Dout[0]~7 MUX[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { -120 1288 1464 -104 "MUX\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.773 ns ( 38.91 % ) " "Info: Total cell delay = 2.773 ns ( 38.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.354 ns ( 61.09 % ) " "Info: Total interconnect delay = 4.354 ns ( 61.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.127 ns" { SHIFT:inst8|TEMPout[3] COMPAR:inst4|Equal0~0DUPLICATE MUX:inst6|Dout[0]~7 MUX[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.127 ns" { SHIFT:inst8|TEMPout[3] {} COMPAR:inst4|Equal0~0DUPLICATE {} MUX:inst6|Dout[0]~7 {} MUX[0] {} } { 0.000ns 0.816ns 0.802ns 2.736ns } { 0.000ns 0.272ns 0.357ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.475 ns" { CLK CLK~clkctrl SHIFT:inst8|TEMPout[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.475 ns" { CLK {} CLK~combout {} CLK~clkctrl {} SHIFT:inst8|TEMPout[3] {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.127 ns" { SHIFT:inst8|TEMPout[3] COMPAR:inst4|Equal0~0DUPLICATE MUX:inst6|Dout[0]~7 MUX[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.127 ns" { SHIFT:inst8|TEMPout[3] {} COMPAR:inst4|Equal0~0DUPLICATE {} MUX:inst6|Dout[0]~7 {} MUX[0] {} } { 0.000ns 0.816ns 0.802ns 2.736ns } { 0.000ns 0.272ns 0.357ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "VOLTS\[0\] MAGNITUDE\[1\] 11.010 ns Longest " "Info: Longest tpd from source pin \"VOLTS\[0\]\" to destination pin \"MAGNITUDE\[1\]\" is 11.010 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.817 ns) 0.817 ns VOLTS\[0\] 1 PIN PIN_T14 4 " "Info: 1: + IC(0.000 ns) + CELL(0.817 ns) = 0.817 ns; Loc. = PIN_T14; Fanout = 4; PIN Node = 'VOLTS\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { VOLTS[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 0 -208 -40 16 "VOLTS\[7..0\]" "" } { -24 544 593 -8 "VOLTS\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.420 ns) + CELL(0.309 ns) 5.546 ns ADD_SUB_BIT:inst11\|Add0~2 2 COMB LCCOMB_X2_Y11_N16 2 " "Info: 2: + IC(4.420 ns) + CELL(0.309 ns) = 5.546 ns; Loc. = LCCOMB_X2_Y11_N16; Fanout = 2; COMB Node = 'ADD_SUB_BIT:inst11\|Add0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.729 ns" { VOLTS[0] ADD_SUB_BIT:inst11|Add0~2 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.671 ns ADD_SUB_BIT:inst11\|Add0~5 3 COMB LCCOMB_X2_Y11_N18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 5.671 ns; Loc. = LCCOMB_X2_Y11_N18; Fanout = 1; COMB Node = 'ADD_SUB_BIT:inst11\|Add0~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { ADD_SUB_BIT:inst11|Add0~2 ADD_SUB_BIT:inst11|Add0~5 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.053 ns) 6.475 ns MUX:inst7\|Dout\[1\]~6 4 COMB LCCOMB_X3_Y12_N24 3 " "Info: 4: + IC(0.751 ns) + CELL(0.053 ns) = 6.475 ns; Loc. = LCCOMB_X3_Y12_N24; Fanout = 3; COMB Node = 'MUX:inst7\|Dout\[1\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.804 ns" { ADD_SUB_BIT:inst11|Add0~5 MUX:inst7|Dout[1]~6 } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 114 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.391 ns) + CELL(2.144 ns) 11.010 ns MAGNITUDE\[1\] 5 PIN PIN_N2 0 " "Info: 5: + IC(2.391 ns) + CELL(2.144 ns) = 11.010 ns; Loc. = PIN_N2; Fanout = 0; PIN Node = 'MAGNITUDE\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.535 ns" { MUX:inst7|Dout[1]~6 MAGNITUDE[1] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { -96 1736 1912 -80 "MAGNITUDE\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.448 ns ( 31.32 % ) " "Info: Total cell delay = 3.448 ns ( 31.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.562 ns ( 68.68 % ) " "Info: Total interconnect delay = 7.562 ns ( 68.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.010 ns" { VOLTS[0] ADD_SUB_BIT:inst11|Add0~2 ADD_SUB_BIT:inst11|Add0~5 MUX:inst7|Dout[1]~6 MAGNITUDE[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.010 ns" { VOLTS[0] {} VOLTS[0]~combout {} ADD_SUB_BIT:inst11|Add0~2 {} ADD_SUB_BIT:inst11|Add0~5 {} MUX:inst7|Dout[1]~6 {} MAGNITUDE[1] {} } { 0.000ns 0.000ns 4.420ns 0.000ns 0.751ns 2.391ns } { 0.000ns 0.817ns 0.309ns 0.125ns 0.053ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "STOR_REG:inst10\|Dout\[0\] REST\[0\] CLK -2.721 ns register " "Info: th for register \"STOR_REG:inst10\|Dout\[0\]\" (data pin = \"REST\[0\]\", clock pin = \"CLK\") is -2.721 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.479 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.479 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 45 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 45; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { 360 -208 -40 376 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.664 ns) + CELL(0.618 ns) 2.479 ns STOR_REG:inst10\|Dout\[0\] 3 REG LCFF_X3_Y13_N3 3 " "Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X3_Y13_N3; Fanout = 3; REG Node = 'STOR_REG:inst10\|Dout\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { CLK~clkctrl STOR_REG:inst10|Dout[0] } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.38 % ) " "Info: Total cell delay = 1.472 ns ( 59.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 40.62 % ) " "Info: Total interconnect delay = 1.007 ns ( 40.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { CLK CLK~clkctrl STOR_REG:inst10|Dout[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst10|Dout[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 321 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.349 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns REST\[0\] 1 PIN PIN_T15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_T15; Fanout = 3; PIN Node = 'REST\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { REST[0] } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/Block1.bdf" { { -72 -208 -40 -56 "REST\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.074 ns) + CELL(0.371 ns) 5.252 ns ADD_SUB:inst1\|Add0~6 2 COMB LCCOMB_X3_Y13_N2 2 " "Info: 2: + IC(4.074 ns) + CELL(0.371 ns) = 5.252 ns; Loc. = LCCOMB_X3_Y13_N2; Fanout = 2; COMB Node = 'ADD_SUB:inst1\|Add0~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.445 ns" { REST[0] ADD_SUB:inst1|Add0~6 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 5.349 ns STOR_REG:inst10\|Dout\[0\] 3 REG LCFF_X3_Y13_N3 3 " "Info: 3: + IC(0.000 ns) + CELL(0.097 ns) = 5.349 ns; Loc. = LCFF_X3_Y13_N3; Fanout = 3; REG Node = 'STOR_REG:inst10\|Dout\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { ADD_SUB:inst1|Add0~6 STOR_REG:inst10|Dout[0] } "NODE_NAME" } } { "PowerComputing.vhd" "" { Text "C:/Users/Tyler/Documents/CEEN 3130/PowerComputing/PowerComputing.vhd" 321 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.275 ns ( 23.84 % ) " "Info: Total cell delay = 1.275 ns ( 23.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.074 ns ( 76.16 % ) " "Info: Total interconnect delay = 4.074 ns ( 76.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.349 ns" { REST[0] ADD_SUB:inst1|Add0~6 STOR_REG:inst10|Dout[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.349 ns" { REST[0] {} REST[0]~combout {} ADD_SUB:inst1|Add0~6 {} STOR_REG:inst10|Dout[0] {} } { 0.000ns 0.000ns 4.074ns 0.000ns } { 0.000ns 0.807ns 0.371ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.479 ns" { CLK CLK~clkctrl STOR_REG:inst10|Dout[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.479 ns" { CLK {} CLK~combout {} CLK~clkctrl {} STOR_REG:inst10|Dout[0] {} } { 0.000ns 0.000ns 0.343ns 0.664ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.349 ns" { REST[0] ADD_SUB:inst1|Add0~6 STOR_REG:inst10|Dout[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.349 ns" { REST[0] {} REST[0]~combout {} ADD_SUB:inst1|Add0~6 {} STOR_REG:inst10|Dout[0] {} } { 0.000ns 0.000ns 4.074ns 0.000ns } { 0.000ns 0.807ns 0.371ns 0.097ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 04 02:44:35 2016 " "Info: Processing ended: Wed May 04 02:44:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
