############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 2015 Xilinx Inc. All rights reserved.
############################################################
set_directive_reset "pattern_generator" lineX
set_directive_reset "pattern_generator" lineY
set_directive_reset "pattern_generator" modeX
set_directive_reset "pattern_generator" modeY
set_directive_interface -mode axis "pattern_generator" outputStream
