# compile vhdl design source files
vhdl xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ip/design_1_microblaze_0_1/sim/design_1_microblaze_0_1.vhd"
vhdl xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ip/design_1_dlmb_v10_1/sim/design_1_dlmb_v10_1.vhd"
vhdl xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ip/design_1_ilmb_v10_1/sim/design_1_ilmb_v10_1.vhd"
vhdl xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_1/sim/design_1_dlmb_bram_if_cntlr_1.vhd"
vhdl xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_1/sim/design_1_ilmb_bram_if_cntlr_1.vhd"
vhdl xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ip/design_1_microblaze_0_axi_intc_1/sim/design_1_microblaze_0_axi_intc_1.vhd"
vhdl xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ipshared/2e37/xlconcat.vhd"
vhdl xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ip/design_1_microblaze_0_xlconcat_1/sim/design_1_microblaze_0_xlconcat_1.vhd"
vhdl xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ip/design_1_mdm_1_1/sim/design_1_mdm_1_1.vhd"
vhdl xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_1/sim/design_1_rst_clk_wiz_1_100M_1.vhd"
vhdl xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_1/sim/design_1_axi_uartlite_0_1.vhd"
vhdl xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ipshared/2711/src/Sound_Detection.vhd"
vhdl xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ipshared/2711/src/LightCTRL.vhd"
vhdl xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ipshared/2711/src/temp.vhd"
vhdl xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ipshared/2711/src/Motion_Detection.vhd"
vhdl xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ipshared/2711/src/CMDCTRL.vhd"
vhdl xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ipshared/2711/hdl/IOT_v1_0_S00_AXI.vhd"
vhdl xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ipshared/2711/hdl/IOT_v1_0.vhd"
vhdl xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/ip/design_1_IOT_0_1/sim/design_1_IOT_0_1.vhd"
vhdl xil_defaultlib  "../../../project_4.ip_user_files/bd/design_1/hdl/design_1.vhd"
vhdl xil_defaultlib  "../../../project_4.srcs/sim_1/new/tb.vhd"

# Do not sort compile order
nosort
