0.7
v2020.3.0
Apr  7 2021
05:52:48
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/debouncer/debouncer.v,1623311300,verilog,,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/ram/ram_dual.v,,debouncer,,uvm,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb;../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/ram/ram_dual.v,1623311300,verilog,,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/ram/ram_dual_memsplit.v,,ram_dual,,uvm,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb;../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/ram/ram_dual_memsplit.v,1623311300,verilog,,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/reset_sync/reset_sync.v,,ram_dual_memsplit,,uvm,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb;../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/reset_sync/reset_sync.v,1623311300,verilog,,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/udm/hdl/uart_rx.v,,reset_sync,,uvm,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb;../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma/hw/sigma.sv,1623311300,systemVerilog,,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh,sigma,,uvm,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb;../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma/syn/syn_5stage/NEXYS4-DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v,1617756343,verilog,,,,glbl,,uvm,,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma/tb/riscv_tb.sv,1624023743,systemVerilog,,,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/udm/tb/udm.svh,riscv_tb,,uvm,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb;../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/arb_1m2s.sv,1623311300,systemVerilog,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma/hw/sigma.sv;C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma/tb/riscv_tb.sv;C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/arb_2m1s.sv;C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/arb_2m3s.sv;C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/cpu_stub.sv;C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/irq_adapter.sv;C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv;C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/sfr.sv;C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv;C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/arb_2m1s.sv,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh,$unit_arb_1m2s_sv;arb_1m2s,,uvm,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb;../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/arb_2m1s.sv,1623311300,systemVerilog,,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/arb_2m3s.sv,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh,arb_2m1s,,uvm,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb;../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/arb_2m3s.sv,1623311300,systemVerilog,,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/cpu_stub.sv,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh,arb_2m3s,,uvm,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb;../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/cpu_stub.sv,1623311300,systemVerilog,,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/irq_adapter.sv,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh,cpu_stub,,uvm,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb;../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/irq_adapter.sv,1623311300,systemVerilog,,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv,,irq_adapter,,uvm,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb;../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.svh,1623310666,verilog,,,,,,,,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog/riscv_2stage.svh,1623310666,verilog,,,,,,,,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog/riscv_3stage.svh,1623310666,verilog,,,,,,,,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog/riscv_4stage.svh,1623310666,verilog,,,,,,,,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.sv,1623310666,systemVerilog,,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/sfr.sv,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.svh,riscv_5stage,,uvm,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb;../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.svh,1623310666,verilog,,,,,,,,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog/riscv_6stage.svh,1623310666,verilog,,,,,,,,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/sfr.sv,1623311300,systemVerilog,,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma/hw/sigma.sv,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh,sfr,,uvm,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb;../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.sv,1623311300,systemVerilog,,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma/tb/riscv_tb.sv,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh;C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog/riscv_1stage.svh;C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog/riscv_2stage.svh;C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog/riscv_3stage.svh;C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog/riscv_4stage.svh;C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog/riscv_5stage.svh;C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog/riscv_6stage.svh,sigma_tile,,uvm,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb;../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/sigma_tile/hw/sigma_tile.svh,1623311300,verilog,,,,MemSplit32,,,,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/udm/hdl/uart_rx.v,1623311300,verilog,,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/udm/hdl/uart_tx.v,,uart_rx,,uvm,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb;../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/udm/hdl/uart_tx.v,1623311300,verilog,,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/udm/hdl/udm.v,,uart_tx,,uvm,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb;../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/udm/hdl/udm.v,1623311300,verilog,,C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/udm/hdl/udm_controller.v,,udm,,uvm,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb;../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/udm/hdl/udm_controller.v,1623311300,verilog,,,,udm_controller,,uvm,../../../../../../../../sigma_tile/hw;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_1stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_2stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_3stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_4stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_5stage/sverilog;../../../../../../../../sigma_tile/hw/riscv/coregen/riscv_6stage/sverilog;../../../../../../../../udm/tb;../../../../NEXYS4_DDR.srcs/sources_1/ip/sys_clk,,,,,
C:/Users/DELL/Desktop/activecore-master1/activecore-master/designs/rtl/udm/tb/udm.svh,1623311300,verilog,,,,,,,,,,,,
