module pulse_generator (d, clk, op);
  input d, clk;
  output op;

  reg op;
  reg v1, v2;

  always @(posedge clk)
    begin
    v1 <= d;
    v2 <= v1;
    op <= v1 & ~v2;
  end
endmodule
