<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GPIO - Register accessor macros</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">GPIO - Register accessor macros<div class="ingroups"><a class="el" href="group___peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___g_p_i_o___peripheral___access___layer.html">GPIO Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga9a1866048e6b4643f38c8f1345b6ee60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PDOR)</td></tr>
<tr class="separator:ga9a1866048e6b4643f38c8f1345b6ee60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab745be6958ca2e22e2b475a611f473ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PSOR)</td></tr>
<tr class="separator:gab745be6958ca2e22e2b475a611f473ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e0b9004936c347bd4728e34a5bd5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PCOR)</td></tr>
<tr class="separator:ga97e0b9004936c347bd4728e34a5bd5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6579b41a85fbb464dacde9472ad7d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PTOR)</td></tr>
<tr class="separator:gac6579b41a85fbb464dacde9472ad7d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c24da45995f7a27504c3789daae14ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PDIR)</td></tr>
<tr class="separator:ga2c24da45995f7a27504c3789daae14ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61dac233f8be25e95cd419eb79714a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PDDR)</td></tr>
<tr class="separator:ga61dac233f8be25e95cd419eb79714a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5a9a4e809579e68ae743d931312cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga5c5a9a4e809579e68ae743d931312cc5">GPIOA_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td></tr>
<tr class="separator:ga5c5a9a4e809579e68ae743d931312cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89816040d1c6678e816aa3e7a7eef07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaa89816040d1c6678e816aa3e7a7eef07">GPIOA_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td></tr>
<tr class="separator:gaa89816040d1c6678e816aa3e7a7eef07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b29d3effc6cd3f9b9a09fc163e93f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gae6b29d3effc6cd3f9b9a09fc163e93f1">GPIOA_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td></tr>
<tr class="separator:gae6b29d3effc6cd3f9b9a09fc163e93f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81578b02d0ebd91fae31edbf4bf355eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga81578b02d0ebd91fae31edbf4bf355eb">GPIOA_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td></tr>
<tr class="separator:ga81578b02d0ebd91fae31edbf4bf355eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62064e1a5f0335045c827c9d92b4c374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga62064e1a5f0335045c827c9d92b4c374">GPIOA_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td></tr>
<tr class="separator:ga62064e1a5f0335045c827c9d92b4c374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2be39e703dcb1fe73fba030d76b599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga0e2be39e703dcb1fe73fba030d76b599">GPIOA_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td></tr>
<tr class="separator:ga0e2be39e703dcb1fe73fba030d76b599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff014fa695fbc756ee6eba97a48d7e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaff014fa695fbc756ee6eba97a48d7e71">GPIOB_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td></tr>
<tr class="separator:gaff014fa695fbc756ee6eba97a48d7e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67241a97ba37003033da25d58e303e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga67241a97ba37003033da25d58e303e6e">GPIOB_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td></tr>
<tr class="separator:ga67241a97ba37003033da25d58e303e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00572d96e1e34f87f5d034c83853285d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga00572d96e1e34f87f5d034c83853285d">GPIOB_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td></tr>
<tr class="separator:ga00572d96e1e34f87f5d034c83853285d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f636fe001f4048b0fa54531bee4aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga94f636fe001f4048b0fa54531bee4aa1">GPIOB_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td></tr>
<tr class="separator:ga94f636fe001f4048b0fa54531bee4aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga635096d5a65d0eaf83cb0ab9d1765899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga635096d5a65d0eaf83cb0ab9d1765899">GPIOB_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td></tr>
<tr class="separator:ga635096d5a65d0eaf83cb0ab9d1765899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17731cc13bc4befb530a08cd48bfba80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga17731cc13bc4befb530a08cd48bfba80">GPIOB_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td></tr>
<tr class="separator:ga17731cc13bc4befb530a08cd48bfba80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e16be0c2882156f81cf74667529fdea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga0e16be0c2882156f81cf74667529fdea">GPIOC_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td></tr>
<tr class="separator:ga0e16be0c2882156f81cf74667529fdea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0cc795a0fc8f90ec1d2614c71337a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gae0cc795a0fc8f90ec1d2614c71337a89">GPIOC_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td></tr>
<tr class="separator:gae0cc795a0fc8f90ec1d2614c71337a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f19499354a02352ac7d30883971b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaa0f19499354a02352ac7d30883971b1b">GPIOC_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td></tr>
<tr class="separator:gaa0f19499354a02352ac7d30883971b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf68be8cbaeeb67cf02420bfadc15bf58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaf68be8cbaeeb67cf02420bfadc15bf58">GPIOC_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td></tr>
<tr class="separator:gaf68be8cbaeeb67cf02420bfadc15bf58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b4c3b42b0d5b702fcf122040a182ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga3b4c3b42b0d5b702fcf122040a182ee4">GPIOC_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td></tr>
<tr class="separator:ga3b4c3b42b0d5b702fcf122040a182ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0eafde882bb2f08c5fc3400d54ed26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaeb0eafde882bb2f08c5fc3400d54ed26">GPIOC_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td></tr>
<tr class="separator:gaeb0eafde882bb2f08c5fc3400d54ed26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5377b97adc7b2071fe68086e3e9d3cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga5377b97adc7b2071fe68086e3e9d3cf2">GPIOD_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td></tr>
<tr class="separator:ga5377b97adc7b2071fe68086e3e9d3cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d36a23aa6c33daa2a3631314b89022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac0d36a23aa6c33daa2a3631314b89022">GPIOD_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td></tr>
<tr class="separator:gac0d36a23aa6c33daa2a3631314b89022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a81d5586e51fa5a571a9f2fd8dedb0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga8a81d5586e51fa5a571a9f2fd8dedb0b">GPIOD_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td></tr>
<tr class="separator:ga8a81d5586e51fa5a571a9f2fd8dedb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5377d98699ff945b7e797db51a200c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga5377d98699ff945b7e797db51a200c3f">GPIOD_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td></tr>
<tr class="separator:ga5377d98699ff945b7e797db51a200c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafea2d144bed07159065586f00ef1e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaafea2d144bed07159065586f00ef1e9c">GPIOD_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td></tr>
<tr class="separator:gaafea2d144bed07159065586f00ef1e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275ff51c42c5210efa69cf21d3d16aa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga275ff51c42c5210efa69cf21d3d16aa9">GPIOD_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td></tr>
<tr class="separator:ga275ff51c42c5210efa69cf21d3d16aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd55005aebdd6c8348a69fc9961240e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga0fd55005aebdd6c8348a69fc9961240e">GPIOE_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td></tr>
<tr class="separator:ga0fd55005aebdd6c8348a69fc9961240e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab91dcbd2c6ae1b33cc222433e6c0d2a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab91dcbd2c6ae1b33cc222433e6c0d2a5">GPIOE_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td></tr>
<tr class="separator:gab91dcbd2c6ae1b33cc222433e6c0d2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47e95a0795236c55495e95b67dc6540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gae47e95a0795236c55495e95b67dc6540">GPIOE_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td></tr>
<tr class="separator:gae47e95a0795236c55495e95b67dc6540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6201794a479eb4530b4deedf9f7471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga0d6201794a479eb4530b4deedf9f7471">GPIOE_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td></tr>
<tr class="separator:ga0d6201794a479eb4530b4deedf9f7471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12c5a1580446153a220ff5fadf052bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab12c5a1580446153a220ff5fadf052bd">GPIOE_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td></tr>
<tr class="separator:gab12c5a1580446153a220ff5fadf052bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca5e050e0a711260b6d4dd0d3eabe76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga4ca5e050e0a711260b6d4dd0d3eabe76">GPIOE_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td></tr>
<tr class="separator:ga4ca5e050e0a711260b6d4dd0d3eabe76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1866048e6b4643f38c8f1345b6ee60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PDOR)</td></tr>
<tr class="separator:ga9a1866048e6b4643f38c8f1345b6ee60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab745be6958ca2e22e2b475a611f473ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PSOR)</td></tr>
<tr class="separator:gab745be6958ca2e22e2b475a611f473ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e0b9004936c347bd4728e34a5bd5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PCOR)</td></tr>
<tr class="separator:ga97e0b9004936c347bd4728e34a5bd5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6579b41a85fbb464dacde9472ad7d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PTOR)</td></tr>
<tr class="separator:gac6579b41a85fbb464dacde9472ad7d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c24da45995f7a27504c3789daae14ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PDIR)</td></tr>
<tr class="separator:ga2c24da45995f7a27504c3789daae14ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61dac233f8be25e95cd419eb79714a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PDDR)</td></tr>
<tr class="separator:ga61dac233f8be25e95cd419eb79714a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5a9a4e809579e68ae743d931312cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga5c5a9a4e809579e68ae743d931312cc5">GPIOA_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga953adcb40e14085a9ffd1aa0ae40084b">PTA</a>)</td></tr>
<tr class="separator:ga5c5a9a4e809579e68ae743d931312cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89816040d1c6678e816aa3e7a7eef07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaa89816040d1c6678e816aa3e7a7eef07">GPIOA_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga953adcb40e14085a9ffd1aa0ae40084b">PTA</a>)</td></tr>
<tr class="separator:gaa89816040d1c6678e816aa3e7a7eef07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b29d3effc6cd3f9b9a09fc163e93f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gae6b29d3effc6cd3f9b9a09fc163e93f1">GPIOA_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga953adcb40e14085a9ffd1aa0ae40084b">PTA</a>)</td></tr>
<tr class="separator:gae6b29d3effc6cd3f9b9a09fc163e93f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81578b02d0ebd91fae31edbf4bf355eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga81578b02d0ebd91fae31edbf4bf355eb">GPIOA_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga953adcb40e14085a9ffd1aa0ae40084b">PTA</a>)</td></tr>
<tr class="separator:ga81578b02d0ebd91fae31edbf4bf355eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62064e1a5f0335045c827c9d92b4c374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga62064e1a5f0335045c827c9d92b4c374">GPIOA_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga953adcb40e14085a9ffd1aa0ae40084b">PTA</a>)</td></tr>
<tr class="separator:ga62064e1a5f0335045c827c9d92b4c374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2be39e703dcb1fe73fba030d76b599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga0e2be39e703dcb1fe73fba030d76b599">GPIOA_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga953adcb40e14085a9ffd1aa0ae40084b">PTA</a>)</td></tr>
<tr class="separator:ga0e2be39e703dcb1fe73fba030d76b599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff014fa695fbc756ee6eba97a48d7e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaff014fa695fbc756ee6eba97a48d7e71">GPIOB_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gab245b794143f5d4aea6d1a5336b8b33e">PTB</a>)</td></tr>
<tr class="separator:gaff014fa695fbc756ee6eba97a48d7e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67241a97ba37003033da25d58e303e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga67241a97ba37003033da25d58e303e6e">GPIOB_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gab245b794143f5d4aea6d1a5336b8b33e">PTB</a>)</td></tr>
<tr class="separator:ga67241a97ba37003033da25d58e303e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00572d96e1e34f87f5d034c83853285d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga00572d96e1e34f87f5d034c83853285d">GPIOB_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gab245b794143f5d4aea6d1a5336b8b33e">PTB</a>)</td></tr>
<tr class="separator:ga00572d96e1e34f87f5d034c83853285d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f636fe001f4048b0fa54531bee4aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga94f636fe001f4048b0fa54531bee4aa1">GPIOB_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gab245b794143f5d4aea6d1a5336b8b33e">PTB</a>)</td></tr>
<tr class="separator:ga94f636fe001f4048b0fa54531bee4aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga635096d5a65d0eaf83cb0ab9d1765899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga635096d5a65d0eaf83cb0ab9d1765899">GPIOB_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gab245b794143f5d4aea6d1a5336b8b33e">PTB</a>)</td></tr>
<tr class="separator:ga635096d5a65d0eaf83cb0ab9d1765899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17731cc13bc4befb530a08cd48bfba80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga17731cc13bc4befb530a08cd48bfba80">GPIOB_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gab245b794143f5d4aea6d1a5336b8b33e">PTB</a>)</td></tr>
<tr class="separator:ga17731cc13bc4befb530a08cd48bfba80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e16be0c2882156f81cf74667529fdea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga0e16be0c2882156f81cf74667529fdea">GPIOC_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga7deefa3e1c7e45e4ccb31a8117bc181f">PTC</a>)</td></tr>
<tr class="separator:ga0e16be0c2882156f81cf74667529fdea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0cc795a0fc8f90ec1d2614c71337a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gae0cc795a0fc8f90ec1d2614c71337a89">GPIOC_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga7deefa3e1c7e45e4ccb31a8117bc181f">PTC</a>)</td></tr>
<tr class="separator:gae0cc795a0fc8f90ec1d2614c71337a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f19499354a02352ac7d30883971b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaa0f19499354a02352ac7d30883971b1b">GPIOC_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga7deefa3e1c7e45e4ccb31a8117bc181f">PTC</a>)</td></tr>
<tr class="separator:gaa0f19499354a02352ac7d30883971b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf68be8cbaeeb67cf02420bfadc15bf58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaf68be8cbaeeb67cf02420bfadc15bf58">GPIOC_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga7deefa3e1c7e45e4ccb31a8117bc181f">PTC</a>)</td></tr>
<tr class="separator:gaf68be8cbaeeb67cf02420bfadc15bf58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b4c3b42b0d5b702fcf122040a182ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga3b4c3b42b0d5b702fcf122040a182ee4">GPIOC_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga7deefa3e1c7e45e4ccb31a8117bc181f">PTC</a>)</td></tr>
<tr class="separator:ga3b4c3b42b0d5b702fcf122040a182ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0eafde882bb2f08c5fc3400d54ed26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaeb0eafde882bb2f08c5fc3400d54ed26">GPIOC_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga7deefa3e1c7e45e4ccb31a8117bc181f">PTC</a>)</td></tr>
<tr class="separator:gaeb0eafde882bb2f08c5fc3400d54ed26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5377b97adc7b2071fe68086e3e9d3cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga5377b97adc7b2071fe68086e3e9d3cf2">GPIOD_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gacee2910b398755be94f612b243052efe">PTD</a>)</td></tr>
<tr class="separator:ga5377b97adc7b2071fe68086e3e9d3cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d36a23aa6c33daa2a3631314b89022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac0d36a23aa6c33daa2a3631314b89022">GPIOD_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gacee2910b398755be94f612b243052efe">PTD</a>)</td></tr>
<tr class="separator:gac0d36a23aa6c33daa2a3631314b89022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a81d5586e51fa5a571a9f2fd8dedb0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga8a81d5586e51fa5a571a9f2fd8dedb0b">GPIOD_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gacee2910b398755be94f612b243052efe">PTD</a>)</td></tr>
<tr class="separator:ga8a81d5586e51fa5a571a9f2fd8dedb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5377d98699ff945b7e797db51a200c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga5377d98699ff945b7e797db51a200c3f">GPIOD_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gacee2910b398755be94f612b243052efe">PTD</a>)</td></tr>
<tr class="separator:ga5377d98699ff945b7e797db51a200c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafea2d144bed07159065586f00ef1e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaafea2d144bed07159065586f00ef1e9c">GPIOD_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gacee2910b398755be94f612b243052efe">PTD</a>)</td></tr>
<tr class="separator:gaafea2d144bed07159065586f00ef1e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275ff51c42c5210efa69cf21d3d16aa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga275ff51c42c5210efa69cf21d3d16aa9">GPIOD_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gacee2910b398755be94f612b243052efe">PTD</a>)</td></tr>
<tr class="separator:ga275ff51c42c5210efa69cf21d3d16aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd55005aebdd6c8348a69fc9961240e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga0fd55005aebdd6c8348a69fc9961240e">GPIOE_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga074482d761e5bcd022a14aa7b8c294d7">PTE</a>)</td></tr>
<tr class="separator:ga0fd55005aebdd6c8348a69fc9961240e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab91dcbd2c6ae1b33cc222433e6c0d2a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab91dcbd2c6ae1b33cc222433e6c0d2a5">GPIOE_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga074482d761e5bcd022a14aa7b8c294d7">PTE</a>)</td></tr>
<tr class="separator:gab91dcbd2c6ae1b33cc222433e6c0d2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47e95a0795236c55495e95b67dc6540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gae47e95a0795236c55495e95b67dc6540">GPIOE_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga074482d761e5bcd022a14aa7b8c294d7">PTE</a>)</td></tr>
<tr class="separator:gae47e95a0795236c55495e95b67dc6540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6201794a479eb4530b4deedf9f7471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga0d6201794a479eb4530b4deedf9f7471">GPIOE_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga074482d761e5bcd022a14aa7b8c294d7">PTE</a>)</td></tr>
<tr class="separator:ga0d6201794a479eb4530b4deedf9f7471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12c5a1580446153a220ff5fadf052bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab12c5a1580446153a220ff5fadf052bd">GPIOE_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga074482d761e5bcd022a14aa7b8c294d7">PTE</a>)</td></tr>
<tr class="separator:gab12c5a1580446153a220ff5fadf052bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca5e050e0a711260b6d4dd0d3eabe76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga4ca5e050e0a711260b6d4dd0d3eabe76">GPIOE_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga074482d761e5bcd022a14aa7b8c294d7">PTE</a>)</td></tr>
<tr class="separator:ga4ca5e050e0a711260b6d4dd0d3eabe76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a1866048e6b4643f38c8f1345b6ee60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PDOR)</td></tr>
<tr class="separator:ga9a1866048e6b4643f38c8f1345b6ee60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab745be6958ca2e22e2b475a611f473ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PSOR)</td></tr>
<tr class="separator:gab745be6958ca2e22e2b475a611f473ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e0b9004936c347bd4728e34a5bd5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PCOR)</td></tr>
<tr class="separator:ga97e0b9004936c347bd4728e34a5bd5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6579b41a85fbb464dacde9472ad7d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PTOR)</td></tr>
<tr class="separator:gac6579b41a85fbb464dacde9472ad7d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c24da45995f7a27504c3789daae14ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PDIR)</td></tr>
<tr class="separator:ga2c24da45995f7a27504c3789daae14ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61dac233f8be25e95cd419eb79714a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PDDR)</td></tr>
<tr class="separator:ga61dac233f8be25e95cd419eb79714a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c5a9a4e809579e68ae743d931312cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga5c5a9a4e809579e68ae743d931312cc5">GPIOA_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td></tr>
<tr class="separator:ga5c5a9a4e809579e68ae743d931312cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa89816040d1c6678e816aa3e7a7eef07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaa89816040d1c6678e816aa3e7a7eef07">GPIOA_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td></tr>
<tr class="separator:gaa89816040d1c6678e816aa3e7a7eef07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b29d3effc6cd3f9b9a09fc163e93f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gae6b29d3effc6cd3f9b9a09fc163e93f1">GPIOA_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td></tr>
<tr class="separator:gae6b29d3effc6cd3f9b9a09fc163e93f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81578b02d0ebd91fae31edbf4bf355eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga81578b02d0ebd91fae31edbf4bf355eb">GPIOA_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td></tr>
<tr class="separator:ga81578b02d0ebd91fae31edbf4bf355eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62064e1a5f0335045c827c9d92b4c374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga62064e1a5f0335045c827c9d92b4c374">GPIOA_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td></tr>
<tr class="separator:ga62064e1a5f0335045c827c9d92b4c374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e2be39e703dcb1fe73fba030d76b599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga0e2be39e703dcb1fe73fba030d76b599">GPIOA_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td></tr>
<tr class="separator:ga0e2be39e703dcb1fe73fba030d76b599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff014fa695fbc756ee6eba97a48d7e71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaff014fa695fbc756ee6eba97a48d7e71">GPIOB_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td></tr>
<tr class="separator:gaff014fa695fbc756ee6eba97a48d7e71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67241a97ba37003033da25d58e303e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga67241a97ba37003033da25d58e303e6e">GPIOB_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td></tr>
<tr class="separator:ga67241a97ba37003033da25d58e303e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00572d96e1e34f87f5d034c83853285d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga00572d96e1e34f87f5d034c83853285d">GPIOB_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td></tr>
<tr class="separator:ga00572d96e1e34f87f5d034c83853285d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f636fe001f4048b0fa54531bee4aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga94f636fe001f4048b0fa54531bee4aa1">GPIOB_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td></tr>
<tr class="separator:ga94f636fe001f4048b0fa54531bee4aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga635096d5a65d0eaf83cb0ab9d1765899"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga635096d5a65d0eaf83cb0ab9d1765899">GPIOB_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td></tr>
<tr class="separator:ga635096d5a65d0eaf83cb0ab9d1765899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17731cc13bc4befb530a08cd48bfba80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga17731cc13bc4befb530a08cd48bfba80">GPIOB_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td></tr>
<tr class="separator:ga17731cc13bc4befb530a08cd48bfba80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e16be0c2882156f81cf74667529fdea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga0e16be0c2882156f81cf74667529fdea">GPIOC_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td></tr>
<tr class="separator:ga0e16be0c2882156f81cf74667529fdea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0cc795a0fc8f90ec1d2614c71337a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gae0cc795a0fc8f90ec1d2614c71337a89">GPIOC_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td></tr>
<tr class="separator:gae0cc795a0fc8f90ec1d2614c71337a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f19499354a02352ac7d30883971b1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaa0f19499354a02352ac7d30883971b1b">GPIOC_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td></tr>
<tr class="separator:gaa0f19499354a02352ac7d30883971b1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf68be8cbaeeb67cf02420bfadc15bf58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaf68be8cbaeeb67cf02420bfadc15bf58">GPIOC_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td></tr>
<tr class="separator:gaf68be8cbaeeb67cf02420bfadc15bf58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b4c3b42b0d5b702fcf122040a182ee4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga3b4c3b42b0d5b702fcf122040a182ee4">GPIOC_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td></tr>
<tr class="separator:ga3b4c3b42b0d5b702fcf122040a182ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0eafde882bb2f08c5fc3400d54ed26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaeb0eafde882bb2f08c5fc3400d54ed26">GPIOC_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td></tr>
<tr class="separator:gaeb0eafde882bb2f08c5fc3400d54ed26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5377b97adc7b2071fe68086e3e9d3cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga5377b97adc7b2071fe68086e3e9d3cf2">GPIOD_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td></tr>
<tr class="separator:ga5377b97adc7b2071fe68086e3e9d3cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d36a23aa6c33daa2a3631314b89022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac0d36a23aa6c33daa2a3631314b89022">GPIOD_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td></tr>
<tr class="separator:gac0d36a23aa6c33daa2a3631314b89022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a81d5586e51fa5a571a9f2fd8dedb0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga8a81d5586e51fa5a571a9f2fd8dedb0b">GPIOD_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td></tr>
<tr class="separator:ga8a81d5586e51fa5a571a9f2fd8dedb0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5377d98699ff945b7e797db51a200c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga5377d98699ff945b7e797db51a200c3f">GPIOD_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td></tr>
<tr class="separator:ga5377d98699ff945b7e797db51a200c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafea2d144bed07159065586f00ef1e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gaafea2d144bed07159065586f00ef1e9c">GPIOD_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td></tr>
<tr class="separator:gaafea2d144bed07159065586f00ef1e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275ff51c42c5210efa69cf21d3d16aa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga275ff51c42c5210efa69cf21d3d16aa9">GPIOD_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td></tr>
<tr class="separator:ga275ff51c42c5210efa69cf21d3d16aa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fd55005aebdd6c8348a69fc9961240e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga0fd55005aebdd6c8348a69fc9961240e">GPIOE_PDOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td></tr>
<tr class="separator:ga0fd55005aebdd6c8348a69fc9961240e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab91dcbd2c6ae1b33cc222433e6c0d2a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab91dcbd2c6ae1b33cc222433e6c0d2a5">GPIOE_PSOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td></tr>
<tr class="separator:gab91dcbd2c6ae1b33cc222433e6c0d2a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47e95a0795236c55495e95b67dc6540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gae47e95a0795236c55495e95b67dc6540">GPIOE_PCOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td></tr>
<tr class="separator:gae47e95a0795236c55495e95b67dc6540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6201794a479eb4530b4deedf9f7471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga0d6201794a479eb4530b4deedf9f7471">GPIOE_PTOR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td></tr>
<tr class="separator:ga0d6201794a479eb4530b4deedf9f7471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12c5a1580446153a220ff5fadf052bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab12c5a1580446153a220ff5fadf052bd">GPIOE_PDIR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td></tr>
<tr class="separator:gab12c5a1580446153a220ff5fadf052bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca5e050e0a711260b6d4dd0d3eabe76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga4ca5e050e0a711260b6d4dd0d3eabe76">GPIOE_PDDR</a>&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td></tr>
<tr class="separator:ga4ca5e050e0a711260b6d4dd0d3eabe76"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga97e0b9004936c347bd4728e34a5bd5cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97e0b9004936c347bd4728e34a5bd5cf">&#9670;&nbsp;</a></span>GPIO_PCOR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PCOR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PCOR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03907">3907</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga97e0b9004936c347bd4728e34a5bd5cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97e0b9004936c347bd4728e34a5bd5cf">&#9670;&nbsp;</a></span>GPIO_PCOR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PCOR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PCOR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07375">7375</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga97e0b9004936c347bd4728e34a5bd5cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97e0b9004936c347bd4728e34a5bd5cf">&#9670;&nbsp;</a></span>GPIO_PCOR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PCOR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PCOR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07475">7475</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga61dac233f8be25e95cd419eb79714a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61dac233f8be25e95cd419eb79714a07">&#9670;&nbsp;</a></span>GPIO_PDDR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PDDR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PDDR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03910">3910</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga61dac233f8be25e95cd419eb79714a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61dac233f8be25e95cd419eb79714a07">&#9670;&nbsp;</a></span>GPIO_PDDR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PDDR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PDDR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07378">7378</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga61dac233f8be25e95cd419eb79714a07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga61dac233f8be25e95cd419eb79714a07">&#9670;&nbsp;</a></span>GPIO_PDDR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PDDR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PDDR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07478">7478</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga2c24da45995f7a27504c3789daae14ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c24da45995f7a27504c3789daae14ce">&#9670;&nbsp;</a></span>GPIO_PDIR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PDIR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PDIR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03909">3909</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga2c24da45995f7a27504c3789daae14ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c24da45995f7a27504c3789daae14ce">&#9670;&nbsp;</a></span>GPIO_PDIR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PDIR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PDIR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07377">7377</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga2c24da45995f7a27504c3789daae14ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c24da45995f7a27504c3789daae14ce">&#9670;&nbsp;</a></span>GPIO_PDIR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PDIR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PDIR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07477">7477</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga9a1866048e6b4643f38c8f1345b6ee60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a1866048e6b4643f38c8f1345b6ee60">&#9670;&nbsp;</a></span>GPIO_PDOR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PDOR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PDOR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03905">3905</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga9a1866048e6b4643f38c8f1345b6ee60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a1866048e6b4643f38c8f1345b6ee60">&#9670;&nbsp;</a></span>GPIO_PDOR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PDOR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PDOR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07373">7373</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga9a1866048e6b4643f38c8f1345b6ee60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a1866048e6b4643f38c8f1345b6ee60">&#9670;&nbsp;</a></span>GPIO_PDOR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PDOR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PDOR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07473">7473</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab745be6958ca2e22e2b475a611f473ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab745be6958ca2e22e2b475a611f473ca">&#9670;&nbsp;</a></span>GPIO_PSOR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PSOR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PSOR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03906">3906</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab745be6958ca2e22e2b475a611f473ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab745be6958ca2e22e2b475a611f473ca">&#9670;&nbsp;</a></span>GPIO_PSOR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PSOR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PSOR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07374">7374</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab745be6958ca2e22e2b475a611f473ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab745be6958ca2e22e2b475a611f473ca">&#9670;&nbsp;</a></span>GPIO_PSOR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PSOR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PSOR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07474">7474</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac6579b41a85fbb464dacde9472ad7d83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6579b41a85fbb464dacde9472ad7d83">&#9670;&nbsp;</a></span>GPIO_PTOR_REG <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PTOR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PTOR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03908">3908</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac6579b41a85fbb464dacde9472ad7d83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6579b41a85fbb464dacde9472ad7d83">&#9670;&nbsp;</a></span>GPIO_PTOR_REG <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PTOR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PTOR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07376">7376</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac6579b41a85fbb464dacde9472ad7d83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac6579b41a85fbb464dacde9472ad7d83">&#9670;&nbsp;</a></span>GPIO_PTOR_REG <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_PTOR_REG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname"><a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="x86__interrupts_8h.html#ab43a5b10c2bc104ddd909a4cf11d6d6a">base</a>)-&gt;PTOR)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07476">7476</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae6b29d3effc6cd3f9b9a09fc163e93f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6b29d3effc6cd3f9b9a09fc163e93f1">&#9670;&nbsp;</a></span>GPIOA_PCOR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04001">4001</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae6b29d3effc6cd3f9b9a09fc163e93f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6b29d3effc6cd3f9b9a09fc163e93f1">&#9670;&nbsp;</a></span>GPIOA_PCOR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga953adcb40e14085a9ffd1aa0ae40084b">PTA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07469">7469</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae6b29d3effc6cd3f9b9a09fc163e93f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae6b29d3effc6cd3f9b9a09fc163e93f1">&#9670;&nbsp;</a></span>GPIOA_PCOR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07569">7569</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0e2be39e703dcb1fe73fba030d76b599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e2be39e703dcb1fe73fba030d76b599">&#9670;&nbsp;</a></span>GPIOA_PDDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04004">4004</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0e2be39e703dcb1fe73fba030d76b599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e2be39e703dcb1fe73fba030d76b599">&#9670;&nbsp;</a></span>GPIOA_PDDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga953adcb40e14085a9ffd1aa0ae40084b">PTA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07472">7472</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0e2be39e703dcb1fe73fba030d76b599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e2be39e703dcb1fe73fba030d76b599">&#9670;&nbsp;</a></span>GPIOA_PDDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07572">7572</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga62064e1a5f0335045c827c9d92b4c374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62064e1a5f0335045c827c9d92b4c374">&#9670;&nbsp;</a></span>GPIOA_PDIR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04003">4003</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga62064e1a5f0335045c827c9d92b4c374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62064e1a5f0335045c827c9d92b4c374">&#9670;&nbsp;</a></span>GPIOA_PDIR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga953adcb40e14085a9ffd1aa0ae40084b">PTA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07471">7471</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga62064e1a5f0335045c827c9d92b4c374"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62064e1a5f0335045c827c9d92b4c374">&#9670;&nbsp;</a></span>GPIOA_PDIR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07571">7571</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5c5a9a4e809579e68ae743d931312cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c5a9a4e809579e68ae743d931312cc5">&#9670;&nbsp;</a></span>GPIOA_PDOR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l03999">3999</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga5c5a9a4e809579e68ae743d931312cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c5a9a4e809579e68ae743d931312cc5">&#9670;&nbsp;</a></span>GPIOA_PDOR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga953adcb40e14085a9ffd1aa0ae40084b">PTA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07467">7467</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5c5a9a4e809579e68ae743d931312cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c5a9a4e809579e68ae743d931312cc5">&#9670;&nbsp;</a></span>GPIOA_PDOR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07567">7567</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa89816040d1c6678e816aa3e7a7eef07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa89816040d1c6678e816aa3e7a7eef07">&#9670;&nbsp;</a></span>GPIOA_PSOR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04000">4000</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa89816040d1c6678e816aa3e7a7eef07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa89816040d1c6678e816aa3e7a7eef07">&#9670;&nbsp;</a></span>GPIOA_PSOR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga953adcb40e14085a9ffd1aa0ae40084b">PTA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07468">7468</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa89816040d1c6678e816aa3e7a7eef07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa89816040d1c6678e816aa3e7a7eef07">&#9670;&nbsp;</a></span>GPIOA_PSOR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07568">7568</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga81578b02d0ebd91fae31edbf4bf355eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81578b02d0ebd91fae31edbf4bf355eb">&#9670;&nbsp;</a></span>GPIOA_PTOR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04002">4002</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga81578b02d0ebd91fae31edbf4bf355eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81578b02d0ebd91fae31edbf4bf355eb">&#9670;&nbsp;</a></span>GPIOA_PTOR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga953adcb40e14085a9ffd1aa0ae40084b">PTA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07470">7470</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga81578b02d0ebd91fae31edbf4bf355eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga81578b02d0ebd91fae31edbf4bf355eb">&#9670;&nbsp;</a></span>GPIOA_PTOR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7">GPIOA</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07570">7570</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga00572d96e1e34f87f5d034c83853285d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00572d96e1e34f87f5d034c83853285d">&#9670;&nbsp;</a></span>GPIOB_PCOR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04008">4008</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga00572d96e1e34f87f5d034c83853285d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00572d96e1e34f87f5d034c83853285d">&#9670;&nbsp;</a></span>GPIOB_PCOR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gab245b794143f5d4aea6d1a5336b8b33e">PTB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07476">7476</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga00572d96e1e34f87f5d034c83853285d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga00572d96e1e34f87f5d034c83853285d">&#9670;&nbsp;</a></span>GPIOB_PCOR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07576">7576</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga17731cc13bc4befb530a08cd48bfba80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17731cc13bc4befb530a08cd48bfba80">&#9670;&nbsp;</a></span>GPIOB_PDDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04011">4011</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga17731cc13bc4befb530a08cd48bfba80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17731cc13bc4befb530a08cd48bfba80">&#9670;&nbsp;</a></span>GPIOB_PDDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gab245b794143f5d4aea6d1a5336b8b33e">PTB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07479">7479</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga17731cc13bc4befb530a08cd48bfba80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17731cc13bc4befb530a08cd48bfba80">&#9670;&nbsp;</a></span>GPIOB_PDDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07579">7579</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga635096d5a65d0eaf83cb0ab9d1765899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga635096d5a65d0eaf83cb0ab9d1765899">&#9670;&nbsp;</a></span>GPIOB_PDIR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04010">4010</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga635096d5a65d0eaf83cb0ab9d1765899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga635096d5a65d0eaf83cb0ab9d1765899">&#9670;&nbsp;</a></span>GPIOB_PDIR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gab245b794143f5d4aea6d1a5336b8b33e">PTB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07478">7478</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga635096d5a65d0eaf83cb0ab9d1765899"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga635096d5a65d0eaf83cb0ab9d1765899">&#9670;&nbsp;</a></span>GPIOB_PDIR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07578">7578</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaff014fa695fbc756ee6eba97a48d7e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff014fa695fbc756ee6eba97a48d7e71">&#9670;&nbsp;</a></span>GPIOB_PDOR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04006">4006</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaff014fa695fbc756ee6eba97a48d7e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff014fa695fbc756ee6eba97a48d7e71">&#9670;&nbsp;</a></span>GPIOB_PDOR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gab245b794143f5d4aea6d1a5336b8b33e">PTB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07474">7474</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaff014fa695fbc756ee6eba97a48d7e71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaff014fa695fbc756ee6eba97a48d7e71">&#9670;&nbsp;</a></span>GPIOB_PDOR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07574">7574</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga67241a97ba37003033da25d58e303e6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67241a97ba37003033da25d58e303e6e">&#9670;&nbsp;</a></span>GPIOB_PSOR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04007">4007</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga67241a97ba37003033da25d58e303e6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67241a97ba37003033da25d58e303e6e">&#9670;&nbsp;</a></span>GPIOB_PSOR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gab245b794143f5d4aea6d1a5336b8b33e">PTB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07475">7475</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga67241a97ba37003033da25d58e303e6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga67241a97ba37003033da25d58e303e6e">&#9670;&nbsp;</a></span>GPIOB_PSOR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07575">7575</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga94f636fe001f4048b0fa54531bee4aa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94f636fe001f4048b0fa54531bee4aa1">&#9670;&nbsp;</a></span>GPIOB_PTOR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04009">4009</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga94f636fe001f4048b0fa54531bee4aa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94f636fe001f4048b0fa54531bee4aa1">&#9670;&nbsp;</a></span>GPIOB_PTOR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gab245b794143f5d4aea6d1a5336b8b33e">PTB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07477">7477</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga94f636fe001f4048b0fa54531bee4aa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94f636fe001f4048b0fa54531bee4aa1">&#9670;&nbsp;</a></span>GPIOB_PTOR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07577">7577</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaa0f19499354a02352ac7d30883971b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0f19499354a02352ac7d30883971b1b">&#9670;&nbsp;</a></span>GPIOC_PCOR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04015">4015</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaa0f19499354a02352ac7d30883971b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0f19499354a02352ac7d30883971b1b">&#9670;&nbsp;</a></span>GPIOC_PCOR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga7deefa3e1c7e45e4ccb31a8117bc181f">PTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07483">7483</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaa0f19499354a02352ac7d30883971b1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0f19499354a02352ac7d30883971b1b">&#9670;&nbsp;</a></span>GPIOC_PCOR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07583">7583</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaeb0eafde882bb2f08c5fc3400d54ed26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb0eafde882bb2f08c5fc3400d54ed26">&#9670;&nbsp;</a></span>GPIOC_PDDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04018">4018</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaeb0eafde882bb2f08c5fc3400d54ed26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb0eafde882bb2f08c5fc3400d54ed26">&#9670;&nbsp;</a></span>GPIOC_PDDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga7deefa3e1c7e45e4ccb31a8117bc181f">PTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07486">7486</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaeb0eafde882bb2f08c5fc3400d54ed26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeb0eafde882bb2f08c5fc3400d54ed26">&#9670;&nbsp;</a></span>GPIOC_PDDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07586">7586</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga3b4c3b42b0d5b702fcf122040a182ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b4c3b42b0d5b702fcf122040a182ee4">&#9670;&nbsp;</a></span>GPIOC_PDIR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04017">4017</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga3b4c3b42b0d5b702fcf122040a182ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b4c3b42b0d5b702fcf122040a182ee4">&#9670;&nbsp;</a></span>GPIOC_PDIR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga7deefa3e1c7e45e4ccb31a8117bc181f">PTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07485">7485</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga3b4c3b42b0d5b702fcf122040a182ee4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b4c3b42b0d5b702fcf122040a182ee4">&#9670;&nbsp;</a></span>GPIOC_PDIR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07585">7585</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0e16be0c2882156f81cf74667529fdea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e16be0c2882156f81cf74667529fdea">&#9670;&nbsp;</a></span>GPIOC_PDOR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04013">4013</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0e16be0c2882156f81cf74667529fdea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e16be0c2882156f81cf74667529fdea">&#9670;&nbsp;</a></span>GPIOC_PDOR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga7deefa3e1c7e45e4ccb31a8117bc181f">PTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07481">7481</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0e16be0c2882156f81cf74667529fdea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0e16be0c2882156f81cf74667529fdea">&#9670;&nbsp;</a></span>GPIOC_PDOR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07581">7581</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae0cc795a0fc8f90ec1d2614c71337a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0cc795a0fc8f90ec1d2614c71337a89">&#9670;&nbsp;</a></span>GPIOC_PSOR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04014">4014</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae0cc795a0fc8f90ec1d2614c71337a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0cc795a0fc8f90ec1d2614c71337a89">&#9670;&nbsp;</a></span>GPIOC_PSOR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga7deefa3e1c7e45e4ccb31a8117bc181f">PTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07482">7482</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae0cc795a0fc8f90ec1d2614c71337a89"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae0cc795a0fc8f90ec1d2614c71337a89">&#9670;&nbsp;</a></span>GPIOC_PSOR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07582">7582</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaf68be8cbaeeb67cf02420bfadc15bf58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf68be8cbaeeb67cf02420bfadc15bf58">&#9670;&nbsp;</a></span>GPIOC_PTOR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04016">4016</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaf68be8cbaeeb67cf02420bfadc15bf58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf68be8cbaeeb67cf02420bfadc15bf58">&#9670;&nbsp;</a></span>GPIOC_PTOR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga7deefa3e1c7e45e4ccb31a8117bc181f">PTC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07484">7484</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaf68be8cbaeeb67cf02420bfadc15bf58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf68be8cbaeeb67cf02420bfadc15bf58">&#9670;&nbsp;</a></span>GPIOC_PTOR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08">GPIOC</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07584">7584</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga8a81d5586e51fa5a571a9f2fd8dedb0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a81d5586e51fa5a571a9f2fd8dedb0b">&#9670;&nbsp;</a></span>GPIOD_PCOR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04022">4022</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga8a81d5586e51fa5a571a9f2fd8dedb0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a81d5586e51fa5a571a9f2fd8dedb0b">&#9670;&nbsp;</a></span>GPIOD_PCOR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gacee2910b398755be94f612b243052efe">PTD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07490">7490</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga8a81d5586e51fa5a571a9f2fd8dedb0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8a81d5586e51fa5a571a9f2fd8dedb0b">&#9670;&nbsp;</a></span>GPIOD_PCOR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07590">7590</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga275ff51c42c5210efa69cf21d3d16aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga275ff51c42c5210efa69cf21d3d16aa9">&#9670;&nbsp;</a></span>GPIOD_PDDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04025">4025</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga275ff51c42c5210efa69cf21d3d16aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga275ff51c42c5210efa69cf21d3d16aa9">&#9670;&nbsp;</a></span>GPIOD_PDDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gacee2910b398755be94f612b243052efe">PTD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07493">7493</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga275ff51c42c5210efa69cf21d3d16aa9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga275ff51c42c5210efa69cf21d3d16aa9">&#9670;&nbsp;</a></span>GPIOD_PDDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07593">7593</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gaafea2d144bed07159065586f00ef1e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafea2d144bed07159065586f00ef1e9c">&#9670;&nbsp;</a></span>GPIOD_PDIR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04024">4024</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gaafea2d144bed07159065586f00ef1e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafea2d144bed07159065586f00ef1e9c">&#9670;&nbsp;</a></span>GPIOD_PDIR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gacee2910b398755be94f612b243052efe">PTD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07492">7492</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gaafea2d144bed07159065586f00ef1e9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafea2d144bed07159065586f00ef1e9c">&#9670;&nbsp;</a></span>GPIOD_PDIR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07592">7592</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5377b97adc7b2071fe68086e3e9d3cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5377b97adc7b2071fe68086e3e9d3cf2">&#9670;&nbsp;</a></span>GPIOD_PDOR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04020">4020</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga5377b97adc7b2071fe68086e3e9d3cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5377b97adc7b2071fe68086e3e9d3cf2">&#9670;&nbsp;</a></span>GPIOD_PDOR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gacee2910b398755be94f612b243052efe">PTD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07488">7488</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5377b97adc7b2071fe68086e3e9d3cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5377b97adc7b2071fe68086e3e9d3cf2">&#9670;&nbsp;</a></span>GPIOD_PDOR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07588">7588</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gac0d36a23aa6c33daa2a3631314b89022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0d36a23aa6c33daa2a3631314b89022">&#9670;&nbsp;</a></span>GPIOD_PSOR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04021">4021</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gac0d36a23aa6c33daa2a3631314b89022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0d36a23aa6c33daa2a3631314b89022">&#9670;&nbsp;</a></span>GPIOD_PSOR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gacee2910b398755be94f612b243052efe">PTD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07489">7489</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gac0d36a23aa6c33daa2a3631314b89022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac0d36a23aa6c33daa2a3631314b89022">&#9670;&nbsp;</a></span>GPIOD_PSOR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07589">7589</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga5377d98699ff945b7e797db51a200c3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5377d98699ff945b7e797db51a200c3f">&#9670;&nbsp;</a></span>GPIOD_PTOR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04023">4023</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga5377d98699ff945b7e797db51a200c3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5377d98699ff945b7e797db51a200c3f">&#9670;&nbsp;</a></span>GPIOD_PTOR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#gacee2910b398755be94f612b243052efe">PTD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07491">7491</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga5377d98699ff945b7e797db51a200c3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5377d98699ff945b7e797db51a200c3f">&#9670;&nbsp;</a></span>GPIOD_PTOR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07591">7591</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gae47e95a0795236c55495e95b67dc6540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae47e95a0795236c55495e95b67dc6540">&#9670;&nbsp;</a></span>GPIOE_PCOR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04029">4029</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gae47e95a0795236c55495e95b67dc6540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae47e95a0795236c55495e95b67dc6540">&#9670;&nbsp;</a></span>GPIOE_PCOR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga074482d761e5bcd022a14aa7b8c294d7">PTE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07497">7497</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gae47e95a0795236c55495e95b67dc6540"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae47e95a0795236c55495e95b67dc6540">&#9670;&nbsp;</a></span>GPIOE_PCOR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PCOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga97e0b9004936c347bd4728e34a5bd5cf">GPIO_PCOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07597">7597</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga4ca5e050e0a711260b6d4dd0d3eabe76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ca5e050e0a711260b6d4dd0d3eabe76">&#9670;&nbsp;</a></span>GPIOE_PDDR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04032">4032</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga4ca5e050e0a711260b6d4dd0d3eabe76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ca5e050e0a711260b6d4dd0d3eabe76">&#9670;&nbsp;</a></span>GPIOE_PDDR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga074482d761e5bcd022a14aa7b8c294d7">PTE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07500">7500</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga4ca5e050e0a711260b6d4dd0d3eabe76"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4ca5e050e0a711260b6d4dd0d3eabe76">&#9670;&nbsp;</a></span>GPIOE_PDDR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PDDR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga61dac233f8be25e95cd419eb79714a07">GPIO_PDDR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07600">7600</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab12c5a1580446153a220ff5fadf052bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab12c5a1580446153a220ff5fadf052bd">&#9670;&nbsp;</a></span>GPIOE_PDIR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04031">4031</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab12c5a1580446153a220ff5fadf052bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab12c5a1580446153a220ff5fadf052bd">&#9670;&nbsp;</a></span>GPIOE_PDIR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga074482d761e5bcd022a14aa7b8c294d7">PTE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07499">7499</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab12c5a1580446153a220ff5fadf052bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab12c5a1580446153a220ff5fadf052bd">&#9670;&nbsp;</a></span>GPIOE_PDIR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PDIR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga2c24da45995f7a27504c3789daae14ce">GPIO_PDIR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07599">7599</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0fd55005aebdd6c8348a69fc9961240e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fd55005aebdd6c8348a69fc9961240e">&#9670;&nbsp;</a></span>GPIOE_PDOR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04027">4027</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0fd55005aebdd6c8348a69fc9961240e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fd55005aebdd6c8348a69fc9961240e">&#9670;&nbsp;</a></span>GPIOE_PDOR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga074482d761e5bcd022a14aa7b8c294d7">PTE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07495">7495</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0fd55005aebdd6c8348a69fc9961240e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0fd55005aebdd6c8348a69fc9961240e">&#9670;&nbsp;</a></span>GPIOE_PDOR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PDOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#ga9a1866048e6b4643f38c8f1345b6ee60">GPIO_PDOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07595">7595</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="gab91dcbd2c6ae1b33cc222433e6c0d2a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab91dcbd2c6ae1b33cc222433e6c0d2a5">&#9670;&nbsp;</a></span>GPIOE_PSOR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04028">4028</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="gab91dcbd2c6ae1b33cc222433e6c0d2a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab91dcbd2c6ae1b33cc222433e6c0d2a5">&#9670;&nbsp;</a></span>GPIOE_PSOR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga074482d761e5bcd022a14aa7b8c294d7">PTE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07496">7496</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="gab91dcbd2c6ae1b33cc222433e6c0d2a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab91dcbd2c6ae1b33cc222433e6c0d2a5">&#9670;&nbsp;</a></span>GPIOE_PSOR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PSOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gab745be6958ca2e22e2b475a611f473ca">GPIO_PSOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07596">7596</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a id="ga0d6201794a479eb4530b4deedf9f7471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d6201794a479eb4530b4deedf9f7471">&#9670;&nbsp;</a></span>GPIOE_PTOR <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k_w22_d5_8h_source.html#l04030">4030</a> of file <a class="el" href="_m_k_w22_d5_8h_source.html">MKW22D5.h</a>.</p>

</div>
</div>
<a id="ga0d6201794a479eb4530b4deedf9f7471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d6201794a479eb4530b4deedf9f7471">&#9670;&nbsp;</a></span>GPIOE_PTOR <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group___backward___compatibility___symbols.html#ga074482d761e5bcd022a14aa7b8c294d7">PTE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k64_f12_8h_source.html#l07498">7498</a> of file <a class="el" href="_m_k64_f12_8h_source.html">MK64F12.h</a>.</p>

</div>
</div>
<a id="ga0d6201794a479eb4530b4deedf9f7471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d6201794a479eb4530b4deedf9f7471">&#9670;&nbsp;</a></span>GPIOE_PTOR <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_PTOR&#160;&#160;&#160;<a class="el" href="group___g_p_i_o___register___accessor___macros.html#gac6579b41a85fbb464dacde9472ad7d83">GPIO_PTOR_REG</a>(<a class="el" href="group__cpu__specific___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="_m_k60_d10_8h_source.html#l07598">7598</a> of file <a class="el" href="_m_k60_d10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:53 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
