-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Sun Dec 21 13:59:33 2025
-- Host        : LAPTOP-DHS056N6 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ image_rotator_design_axi_image_rotator_0_0_sim_netlist.vhdl
-- Design      : image_rotator_design_axi_image_rotator_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_image_rotator is
  port (
    B : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_tready_reg_0 : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    A : out STD_LOGIC_VECTOR ( 15 downto 0 );
    img_width : in STD_LOGIC_VECTOR ( 15 downto 0 );
    img_height : in STD_LOGIC_VECTOR ( 15 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    i_mode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    aresetn : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    I13 : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_image_rotator;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_image_rotator is
  signal \^b\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \__0_n_100\ : STD_LOGIC;
  signal \__0_n_101\ : STD_LOGIC;
  signal \__0_n_102\ : STD_LOGIC;
  signal \__0_n_103\ : STD_LOGIC;
  signal \__0_n_104\ : STD_LOGIC;
  signal \__0_n_105\ : STD_LOGIC;
  signal \__0_n_58\ : STD_LOGIC;
  signal \__0_n_59\ : STD_LOGIC;
  signal \__0_n_60\ : STD_LOGIC;
  signal \__0_n_61\ : STD_LOGIC;
  signal \__0_n_62\ : STD_LOGIC;
  signal \__0_n_63\ : STD_LOGIC;
  signal \__0_n_64\ : STD_LOGIC;
  signal \__0_n_65\ : STD_LOGIC;
  signal \__0_n_66\ : STD_LOGIC;
  signal \__0_n_67\ : STD_LOGIC;
  signal \__0_n_68\ : STD_LOGIC;
  signal \__0_n_69\ : STD_LOGIC;
  signal \__0_n_70\ : STD_LOGIC;
  signal \__0_n_71\ : STD_LOGIC;
  signal \__0_n_72\ : STD_LOGIC;
  signal \__0_n_73\ : STD_LOGIC;
  signal \__0_n_74\ : STD_LOGIC;
  signal \__0_n_75\ : STD_LOGIC;
  signal \__0_n_76\ : STD_LOGIC;
  signal \__0_n_77\ : STD_LOGIC;
  signal \__0_n_78\ : STD_LOGIC;
  signal \__0_n_79\ : STD_LOGIC;
  signal \__0_n_80\ : STD_LOGIC;
  signal \__0_n_81\ : STD_LOGIC;
  signal \__0_n_82\ : STD_LOGIC;
  signal \__0_n_83\ : STD_LOGIC;
  signal \__0_n_84\ : STD_LOGIC;
  signal \__0_n_85\ : STD_LOGIC;
  signal \__0_n_86\ : STD_LOGIC;
  signal \__0_n_87\ : STD_LOGIC;
  signal \__0_n_88\ : STD_LOGIC;
  signal \__0_n_89\ : STD_LOGIC;
  signal \__0_n_90\ : STD_LOGIC;
  signal \__0_n_91\ : STD_LOGIC;
  signal \__0_n_92\ : STD_LOGIC;
  signal \__0_n_93\ : STD_LOGIC;
  signal \__0_n_94\ : STD_LOGIC;
  signal \__0_n_95\ : STD_LOGIC;
  signal \__0_n_96\ : STD_LOGIC;
  signal \__0_n_97\ : STD_LOGIC;
  signal \__0_n_98\ : STD_LOGIC;
  signal \__0_n_99\ : STD_LOGIC;
  signal \_i_18_n_3\ : STD_LOGIC;
  signal \_i_19_n_3\ : STD_LOGIC;
  signal \_inferred__4/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__4/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__4/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__4/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__4/i__carry__0_n_4\ : STD_LOGIC;
  signal \_inferred__4/i__carry__0_n_5\ : STD_LOGIC;
  signal \_inferred__4/i__carry__0_n_6\ : STD_LOGIC;
  signal \_inferred__4/i__carry__0_n_7\ : STD_LOGIC;
  signal \_inferred__4/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__4/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__4/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__4/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__4/i__carry__1_n_4\ : STD_LOGIC;
  signal \_inferred__4/i__carry__1_n_5\ : STD_LOGIC;
  signal \_inferred__4/i__carry__1_n_6\ : STD_LOGIC;
  signal \_inferred__4/i__carry__1_n_7\ : STD_LOGIC;
  signal \_inferred__4/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__4/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__4/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__4/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__4/i__carry__3_n_0\ : STD_LOGIC;
  signal \_inferred__4/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__4/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__4/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__4/i__carry__4_n_0\ : STD_LOGIC;
  signal \_inferred__4/i__carry__4_n_1\ : STD_LOGIC;
  signal \_inferred__4/i__carry__4_n_2\ : STD_LOGIC;
  signal \_inferred__4/i__carry__4_n_3\ : STD_LOGIC;
  signal \_inferred__4/i__carry__5_n_0\ : STD_LOGIC;
  signal \_inferred__4/i__carry__5_n_1\ : STD_LOGIC;
  signal \_inferred__4/i__carry__5_n_2\ : STD_LOGIC;
  signal \_inferred__4/i__carry__5_n_3\ : STD_LOGIC;
  signal \_inferred__4/i__carry__6_n_1\ : STD_LOGIC;
  signal \_inferred__4/i__carry__6_n_2\ : STD_LOGIC;
  signal \_inferred__4/i__carry__6_n_3\ : STD_LOGIC;
  signal \_inferred__4/i__carry__6_n_4\ : STD_LOGIC;
  signal \_inferred__4/i__carry__6_n_5\ : STD_LOGIC;
  signal \_inferred__4/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__4/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__4/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__4/i__carry_n_3\ : STD_LOGIC;
  signal \_inferred__4/i__carry_n_4\ : STD_LOGIC;
  signal \_inferred__4/i__carry_n_5\ : STD_LOGIC;
  signal \_inferred__4/i__carry_n_6\ : STD_LOGIC;
  signal \_inferred__4/i__carry_n_7\ : STD_LOGIC;
  signal bram_bank00_out : STD_LOGIC;
  signal bram_bank0_reg_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_0_63_0_2_i_3_n_0 : STD_LOGIC;
  signal bram_bank0_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1024_1087_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1024_1087_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1024_1087_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1024_1087_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1024_1087_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1024_1087_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1024_1087_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1024_1087_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1024_1087_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1088_1151_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1088_1151_0_2_i_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1088_1151_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1088_1151_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1088_1151_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1088_1151_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1088_1151_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1088_1151_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1088_1151_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1088_1151_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1152_1215_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1152_1215_0_2_i_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1152_1215_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1152_1215_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1152_1215_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1152_1215_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1152_1215_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1152_1215_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1152_1215_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1152_1215_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1216_1279_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1216_1279_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1216_1279_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1216_1279_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1216_1279_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1216_1279_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1216_1279_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1216_1279_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1216_1279_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1280_1343_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1280_1343_0_2_i_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1280_1343_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1280_1343_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1280_1343_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1280_1343_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1280_1343_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1280_1343_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1280_1343_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1280_1343_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_128_191_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_128_191_0_2_i_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_128_191_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_128_191_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1344_1407_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1344_1407_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1344_1407_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1344_1407_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1344_1407_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1344_1407_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1344_1407_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1344_1407_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1344_1407_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1408_1471_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1408_1471_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1408_1471_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1408_1471_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1408_1471_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1408_1471_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1408_1471_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1408_1471_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1408_1471_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1472_1535_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1472_1535_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1472_1535_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1472_1535_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1472_1535_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1472_1535_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1472_1535_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1472_1535_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1472_1535_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1536_1599_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1536_1599_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1536_1599_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1536_1599_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1536_1599_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1536_1599_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1536_1599_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1536_1599_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1536_1599_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1600_1663_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1600_1663_0_2_i_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1600_1663_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1600_1663_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1600_1663_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1600_1663_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1600_1663_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1600_1663_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1600_1663_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1600_1663_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1664_1727_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1664_1727_0_2_i_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1664_1727_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1664_1727_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1664_1727_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1664_1727_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1664_1727_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1664_1727_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1664_1727_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1664_1727_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1728_1791_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1728_1791_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1728_1791_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1728_1791_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1728_1791_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1728_1791_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1728_1791_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1728_1791_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1728_1791_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1792_1855_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1792_1855_0_2_i_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1792_1855_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1792_1855_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1792_1855_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1792_1855_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1792_1855_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1792_1855_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1792_1855_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1792_1855_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1856_1919_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1856_1919_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1856_1919_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1856_1919_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1856_1919_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1856_1919_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1856_1919_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1856_1919_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1856_1919_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1920_1983_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1920_1983_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1920_1983_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1920_1983_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1920_1983_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1920_1983_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1920_1983_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1920_1983_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1920_1983_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_192_255_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_192_255_0_2_i_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_192_255_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_192_255_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1984_2047_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1984_2047_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1984_2047_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1984_2047_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1984_2047_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1984_2047_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_1984_2047_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_1984_2047_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_1984_2047_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2048_2111_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2048_2111_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2048_2111_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2048_2111_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2048_2111_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2048_2111_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2048_2111_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2048_2111_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2048_2111_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2112_2175_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2112_2175_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2112_2175_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2112_2175_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2112_2175_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2112_2175_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2112_2175_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2112_2175_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2112_2175_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2176_2239_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2176_2239_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2176_2239_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2176_2239_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2176_2239_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2176_2239_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2176_2239_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2176_2239_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2176_2239_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2240_2303_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2240_2303_0_2_i_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2240_2303_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2240_2303_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2240_2303_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2240_2303_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2240_2303_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2240_2303_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2240_2303_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2240_2303_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2304_2367_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2304_2367_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2304_2367_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2304_2367_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2304_2367_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2304_2367_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2304_2367_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2304_2367_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2304_2367_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2368_2431_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2368_2431_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2368_2431_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2368_2431_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2368_2431_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2368_2431_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2368_2431_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2368_2431_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2368_2431_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2432_2495_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2432_2495_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2432_2495_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2432_2495_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2432_2495_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2432_2495_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2432_2495_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2432_2495_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2432_2495_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2496_2559_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2496_2559_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2496_2559_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2496_2559_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2496_2559_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2496_2559_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2496_2559_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2496_2559_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2496_2559_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2560_2623_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2560_2623_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2560_2623_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2560_2623_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2560_2623_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2560_2623_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2560_2623_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2560_2623_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2560_2623_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_256_319_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_256_319_0_2_i_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_256_319_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_256_319_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_256_319_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_256_319_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_256_319_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_256_319_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_256_319_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_256_319_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2624_2687_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2624_2687_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2624_2687_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2624_2687_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2624_2687_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2624_2687_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2624_2687_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2624_2687_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2624_2687_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2688_2751_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2688_2751_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2688_2751_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2688_2751_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2688_2751_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2688_2751_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2688_2751_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2688_2751_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2688_2751_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2752_2815_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2752_2815_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2752_2815_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2752_2815_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2752_2815_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2752_2815_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2752_2815_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2752_2815_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2752_2815_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2816_2879_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2816_2879_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2816_2879_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2816_2879_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2816_2879_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2816_2879_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2816_2879_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2816_2879_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2816_2879_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2880_2943_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2880_2943_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2880_2943_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2880_2943_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2880_2943_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2880_2943_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2880_2943_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2880_2943_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2880_2943_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2944_3007_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2944_3007_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2944_3007_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2944_3007_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2944_3007_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2944_3007_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_2944_3007_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_2944_3007_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_2944_3007_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3008_3071_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3008_3071_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3008_3071_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3008_3071_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3008_3071_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3008_3071_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3008_3071_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3008_3071_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3008_3071_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3072_3135_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3072_3135_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3072_3135_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3072_3135_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3072_3135_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3072_3135_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3072_3135_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3072_3135_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3072_3135_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3136_3199_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3136_3199_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3136_3199_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3136_3199_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3136_3199_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3136_3199_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3136_3199_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3136_3199_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3136_3199_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3200_3263_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3200_3263_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3200_3263_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3200_3263_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3200_3263_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3200_3263_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3200_3263_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3200_3263_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3200_3263_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_320_383_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_320_383_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_320_383_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_320_383_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_320_383_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_320_383_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_320_383_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_320_383_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_320_383_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3264_3327_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3264_3327_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3264_3327_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3264_3327_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3264_3327_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3264_3327_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3264_3327_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3264_3327_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3264_3327_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3328_3391_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3328_3391_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3328_3391_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3328_3391_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3328_3391_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3328_3391_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3328_3391_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3328_3391_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3328_3391_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3392_3455_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3392_3455_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3392_3455_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3392_3455_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3392_3455_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3392_3455_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3392_3455_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3392_3455_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3392_3455_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3456_3519_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3456_3519_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3456_3519_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3456_3519_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3456_3519_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3456_3519_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3456_3519_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3456_3519_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3456_3519_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3520_3583_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3520_3583_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3520_3583_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3520_3583_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3520_3583_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3520_3583_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3520_3583_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3520_3583_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3520_3583_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3584_3647_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3584_3647_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3584_3647_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3584_3647_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3584_3647_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3584_3647_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3584_3647_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3584_3647_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3584_3647_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3648_3711_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3648_3711_0_2_i_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3648_3711_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3648_3711_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3648_3711_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3648_3711_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3648_3711_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3648_3711_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3648_3711_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3648_3711_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3712_3775_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3712_3775_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3712_3775_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3712_3775_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3712_3775_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3712_3775_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3712_3775_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3712_3775_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3712_3775_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3776_3839_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3776_3839_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3776_3839_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3776_3839_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3776_3839_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3776_3839_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3776_3839_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3776_3839_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3776_3839_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3840_3903_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3840_3903_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3840_3903_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3840_3903_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3840_3903_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3840_3903_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3840_3903_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3840_3903_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3840_3903_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_384_447_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_384_447_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_384_447_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_384_447_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_384_447_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_384_447_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_384_447_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_384_447_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_384_447_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3904_3967_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3904_3967_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3904_3967_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3904_3967_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3904_3967_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3904_3967_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3904_3967_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3904_3967_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3904_3967_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3968_4031_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3968_4031_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3968_4031_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3968_4031_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3968_4031_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3968_4031_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_3968_4031_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_3968_4031_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_3968_4031_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_4032_4095_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_4032_4095_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_4032_4095_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_4032_4095_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_4032_4095_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_4032_4095_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_4032_4095_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_4032_4095_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_4032_4095_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_448_511_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_448_511_0_2_i_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_448_511_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_448_511_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_448_511_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_448_511_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_448_511_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_448_511_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_448_511_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_448_511_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_512_575_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_512_575_0_2_i_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_512_575_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_512_575_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_512_575_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_512_575_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_512_575_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_512_575_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_512_575_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_512_575_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_576_639_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_576_639_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_576_639_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_576_639_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_576_639_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_576_639_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_576_639_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_576_639_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_576_639_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_640_703_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_640_703_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_640_703_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_640_703_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_640_703_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_640_703_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_640_703_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_640_703_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_640_703_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_64_127_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_64_127_0_2_i_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_704_767_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_704_767_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_704_767_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_704_767_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_704_767_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_704_767_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_704_767_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_704_767_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_704_767_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_768_831_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_768_831_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_768_831_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_768_831_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_768_831_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_768_831_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_768_831_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_768_831_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_768_831_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_832_895_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_832_895_0_2_i_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_832_895_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_832_895_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_832_895_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_832_895_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_832_895_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_832_895_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_832_895_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_832_895_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_896_959_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_896_959_0_2_i_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_896_959_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_896_959_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_896_959_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_896_959_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_896_959_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_896_959_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_896_959_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_896_959_7_7_n_0 : STD_LOGIC;
  signal bram_bank0_reg_960_1023_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank0_reg_960_1023_0_2_n_0 : STD_LOGIC;
  signal bram_bank0_reg_960_1023_0_2_n_1 : STD_LOGIC;
  signal bram_bank0_reg_960_1023_0_2_n_2 : STD_LOGIC;
  signal bram_bank0_reg_960_1023_3_5_n_0 : STD_LOGIC;
  signal bram_bank0_reg_960_1023_3_5_n_1 : STD_LOGIC;
  signal bram_bank0_reg_960_1023_3_5_n_2 : STD_LOGIC;
  signal bram_bank0_reg_960_1023_6_6_n_0 : STD_LOGIC;
  signal bram_bank0_reg_960_1023_7_7_n_0 : STD_LOGIC;
  signal bram_bank10_out : STD_LOGIC;
  signal bram_bank1_reg_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1024_1087_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1024_1087_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1024_1087_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1024_1087_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1024_1087_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1024_1087_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1024_1087_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1024_1087_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1024_1087_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1088_1151_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1088_1151_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1088_1151_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1088_1151_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1088_1151_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1088_1151_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1088_1151_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1088_1151_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1088_1151_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1152_1215_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1152_1215_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1152_1215_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1152_1215_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1152_1215_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1152_1215_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1152_1215_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1152_1215_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1152_1215_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1216_1279_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1216_1279_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1216_1279_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1216_1279_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1216_1279_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1216_1279_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1216_1279_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1216_1279_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1216_1279_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1280_1343_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1280_1343_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1280_1343_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1280_1343_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1280_1343_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1280_1343_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1280_1343_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1280_1343_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1280_1343_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_128_191_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_128_191_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_128_191_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1344_1407_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1344_1407_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1344_1407_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1344_1407_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1344_1407_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1344_1407_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1344_1407_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1344_1407_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1344_1407_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1408_1471_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1408_1471_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1408_1471_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1408_1471_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1408_1471_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1408_1471_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1408_1471_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1408_1471_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1408_1471_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1472_1535_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1472_1535_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1472_1535_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1472_1535_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1472_1535_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1472_1535_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1472_1535_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1472_1535_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1472_1535_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1536_1599_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1536_1599_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1536_1599_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1536_1599_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1536_1599_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1536_1599_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1536_1599_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1536_1599_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1536_1599_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1600_1663_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1600_1663_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1600_1663_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1600_1663_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1600_1663_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1600_1663_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1600_1663_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1600_1663_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1600_1663_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1664_1727_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1664_1727_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1664_1727_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1664_1727_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1664_1727_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1664_1727_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1664_1727_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1664_1727_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1664_1727_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1728_1791_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1728_1791_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1728_1791_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1728_1791_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1728_1791_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1728_1791_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1728_1791_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1728_1791_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1728_1791_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1792_1855_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1792_1855_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1792_1855_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1792_1855_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1792_1855_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1792_1855_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1792_1855_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1792_1855_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1792_1855_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1856_1919_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1856_1919_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1856_1919_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1856_1919_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1856_1919_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1856_1919_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1856_1919_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1856_1919_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1856_1919_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1920_1983_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1920_1983_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1920_1983_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1920_1983_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1920_1983_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1920_1983_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1920_1983_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1920_1983_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1920_1983_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_192_255_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_192_255_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_192_255_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1984_2047_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1984_2047_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1984_2047_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1984_2047_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1984_2047_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1984_2047_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_1984_2047_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_1984_2047_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_1984_2047_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2048_2111_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2048_2111_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2048_2111_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2048_2111_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2048_2111_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2048_2111_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2048_2111_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2048_2111_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2048_2111_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2112_2175_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2112_2175_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2112_2175_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2112_2175_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2112_2175_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2112_2175_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2112_2175_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2112_2175_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2112_2175_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2176_2239_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2176_2239_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2176_2239_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2176_2239_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2176_2239_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2176_2239_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2176_2239_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2176_2239_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2176_2239_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2240_2303_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2240_2303_0_2_i_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2240_2303_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2240_2303_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2240_2303_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2240_2303_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2240_2303_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2240_2303_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2240_2303_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2240_2303_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2304_2367_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2304_2367_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2304_2367_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2304_2367_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2304_2367_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2304_2367_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2304_2367_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2304_2367_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2304_2367_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2368_2431_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2368_2431_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2368_2431_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2368_2431_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2368_2431_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2368_2431_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2368_2431_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2368_2431_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2368_2431_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2432_2495_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2432_2495_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2432_2495_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2432_2495_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2432_2495_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2432_2495_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2432_2495_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2432_2495_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2432_2495_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2496_2559_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2496_2559_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2496_2559_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2496_2559_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2496_2559_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2496_2559_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2496_2559_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2496_2559_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2496_2559_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2560_2623_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2560_2623_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2560_2623_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2560_2623_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2560_2623_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2560_2623_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2560_2623_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2560_2623_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2560_2623_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_256_319_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_256_319_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_256_319_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_256_319_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_256_319_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_256_319_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_256_319_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_256_319_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_256_319_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2624_2687_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2624_2687_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2624_2687_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2624_2687_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2624_2687_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2624_2687_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2624_2687_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2624_2687_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2624_2687_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2688_2751_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2688_2751_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2688_2751_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2688_2751_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2688_2751_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2688_2751_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2688_2751_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2688_2751_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2688_2751_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2752_2815_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2752_2815_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2752_2815_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2752_2815_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2752_2815_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2752_2815_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2752_2815_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2752_2815_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2752_2815_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2816_2879_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2816_2879_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2816_2879_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2816_2879_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2816_2879_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2816_2879_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2816_2879_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2816_2879_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2816_2879_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2880_2943_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2880_2943_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2880_2943_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2880_2943_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2880_2943_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2880_2943_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2880_2943_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2880_2943_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2880_2943_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2944_3007_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2944_3007_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2944_3007_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2944_3007_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2944_3007_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2944_3007_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_2944_3007_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_2944_3007_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_2944_3007_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3008_3071_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3008_3071_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3008_3071_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3008_3071_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3008_3071_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3008_3071_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3008_3071_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3008_3071_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3008_3071_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3072_3135_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3072_3135_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3072_3135_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3072_3135_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3072_3135_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3072_3135_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3072_3135_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3072_3135_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3072_3135_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3136_3199_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3136_3199_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3136_3199_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3136_3199_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3136_3199_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3136_3199_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3136_3199_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3136_3199_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3136_3199_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3200_3263_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3200_3263_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3200_3263_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3200_3263_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3200_3263_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3200_3263_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3200_3263_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3200_3263_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3200_3263_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_320_383_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_320_383_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_320_383_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_320_383_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_320_383_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_320_383_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_320_383_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_320_383_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_320_383_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3264_3327_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3264_3327_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3264_3327_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3264_3327_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3264_3327_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3264_3327_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3264_3327_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3264_3327_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3264_3327_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3328_3391_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3328_3391_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3328_3391_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3328_3391_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3328_3391_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3328_3391_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3328_3391_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3328_3391_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3328_3391_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3392_3455_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3392_3455_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3392_3455_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3392_3455_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3392_3455_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3392_3455_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3392_3455_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3392_3455_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3392_3455_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3456_3519_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3456_3519_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3456_3519_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3456_3519_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3456_3519_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3456_3519_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3456_3519_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3456_3519_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3456_3519_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3520_3583_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3520_3583_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3520_3583_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3520_3583_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3520_3583_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3520_3583_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3520_3583_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3520_3583_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3520_3583_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3584_3647_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3584_3647_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3584_3647_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3584_3647_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3584_3647_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3584_3647_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3584_3647_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3584_3647_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3584_3647_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3648_3711_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3648_3711_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3648_3711_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3648_3711_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3648_3711_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3648_3711_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3648_3711_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3648_3711_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3648_3711_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3712_3775_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3712_3775_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3712_3775_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3712_3775_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3712_3775_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3712_3775_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3712_3775_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3712_3775_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3712_3775_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3776_3839_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3776_3839_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3776_3839_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3776_3839_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3776_3839_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3776_3839_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3776_3839_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3776_3839_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3776_3839_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3840_3903_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3840_3903_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3840_3903_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3840_3903_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3840_3903_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3840_3903_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3840_3903_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3840_3903_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3840_3903_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_384_447_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_384_447_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_384_447_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_384_447_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_384_447_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_384_447_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_384_447_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_384_447_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_384_447_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3904_3967_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3904_3967_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3904_3967_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3904_3967_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3904_3967_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3904_3967_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3904_3967_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3904_3967_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3904_3967_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3968_4031_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3968_4031_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3968_4031_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3968_4031_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3968_4031_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3968_4031_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_3968_4031_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_3968_4031_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_3968_4031_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_4032_4095_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_4032_4095_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_4032_4095_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_4032_4095_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_4032_4095_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_4032_4095_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_4032_4095_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_4032_4095_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_4032_4095_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_448_511_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_448_511_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_448_511_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_448_511_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_448_511_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_448_511_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_448_511_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_448_511_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_448_511_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_512_575_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_512_575_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_512_575_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_512_575_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_512_575_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_512_575_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_512_575_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_512_575_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_512_575_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_576_639_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_576_639_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_576_639_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_576_639_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_576_639_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_576_639_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_576_639_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_576_639_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_576_639_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_640_703_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_640_703_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_640_703_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_640_703_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_640_703_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_640_703_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_640_703_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_640_703_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_640_703_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_64_127_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_704_767_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_704_767_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_704_767_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_704_767_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_704_767_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_704_767_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_704_767_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_704_767_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_704_767_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_768_831_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_768_831_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_768_831_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_768_831_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_768_831_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_768_831_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_768_831_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_768_831_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_768_831_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_832_895_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_832_895_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_832_895_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_832_895_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_832_895_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_832_895_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_832_895_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_832_895_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_832_895_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_896_959_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_896_959_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_896_959_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_896_959_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_896_959_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_896_959_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_896_959_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_896_959_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_896_959_7_7_n_0 : STD_LOGIC;
  signal bram_bank1_reg_960_1023_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank1_reg_960_1023_0_2_n_0 : STD_LOGIC;
  signal bram_bank1_reg_960_1023_0_2_n_1 : STD_LOGIC;
  signal bram_bank1_reg_960_1023_0_2_n_2 : STD_LOGIC;
  signal bram_bank1_reg_960_1023_3_5_n_0 : STD_LOGIC;
  signal bram_bank1_reg_960_1023_3_5_n_1 : STD_LOGIC;
  signal bram_bank1_reg_960_1023_3_5_n_2 : STD_LOGIC;
  signal bram_bank1_reg_960_1023_6_6_n_0 : STD_LOGIC;
  signal bram_bank1_reg_960_1023_7_7_n_0 : STD_LOGIC;
  signal bram_bank20_out : STD_LOGIC;
  signal bram_bank2_reg_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1024_1087_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1024_1087_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1024_1087_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1024_1087_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1024_1087_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1024_1087_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1024_1087_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1024_1087_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1024_1087_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1088_1151_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1088_1151_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1088_1151_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1088_1151_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1088_1151_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1088_1151_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1088_1151_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1088_1151_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1088_1151_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1152_1215_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1152_1215_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1152_1215_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1152_1215_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1152_1215_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1152_1215_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1152_1215_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1152_1215_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1152_1215_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1216_1279_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1216_1279_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1216_1279_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1216_1279_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1216_1279_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1216_1279_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1216_1279_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1216_1279_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1216_1279_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1280_1343_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1280_1343_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1280_1343_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1280_1343_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1280_1343_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1280_1343_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1280_1343_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1280_1343_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1280_1343_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_128_191_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_128_191_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_128_191_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1344_1407_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1344_1407_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1344_1407_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1344_1407_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1344_1407_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1344_1407_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1344_1407_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1344_1407_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1344_1407_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1408_1471_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1408_1471_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1408_1471_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1408_1471_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1408_1471_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1408_1471_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1408_1471_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1408_1471_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1408_1471_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1472_1535_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1472_1535_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1472_1535_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1472_1535_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1472_1535_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1472_1535_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1472_1535_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1472_1535_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1472_1535_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1536_1599_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1536_1599_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1536_1599_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1536_1599_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1536_1599_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1536_1599_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1536_1599_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1536_1599_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1536_1599_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1600_1663_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1600_1663_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1600_1663_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1600_1663_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1600_1663_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1600_1663_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1600_1663_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1600_1663_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1600_1663_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1664_1727_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1664_1727_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1664_1727_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1664_1727_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1664_1727_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1664_1727_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1664_1727_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1664_1727_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1664_1727_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1728_1791_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1728_1791_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1728_1791_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1728_1791_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1728_1791_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1728_1791_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1728_1791_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1728_1791_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1728_1791_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1792_1855_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1792_1855_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1792_1855_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1792_1855_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1792_1855_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1792_1855_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1792_1855_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1792_1855_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1792_1855_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1856_1919_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1856_1919_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1856_1919_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1856_1919_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1856_1919_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1856_1919_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1856_1919_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1856_1919_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1856_1919_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1920_1983_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1920_1983_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1920_1983_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1920_1983_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1920_1983_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1920_1983_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1920_1983_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1920_1983_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1920_1983_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_192_255_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_192_255_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_192_255_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1984_2047_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1984_2047_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1984_2047_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1984_2047_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1984_2047_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1984_2047_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_1984_2047_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_1984_2047_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_1984_2047_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2048_2111_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2048_2111_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2048_2111_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2048_2111_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2048_2111_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2048_2111_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2048_2111_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2048_2111_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2048_2111_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2112_2175_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2112_2175_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2112_2175_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2112_2175_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2112_2175_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2112_2175_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2112_2175_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2112_2175_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2112_2175_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2176_2239_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2176_2239_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2176_2239_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2176_2239_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2176_2239_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2176_2239_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2176_2239_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2176_2239_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2176_2239_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2240_2303_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2240_2303_0_2_i_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2240_2303_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2240_2303_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2240_2303_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2240_2303_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2240_2303_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2240_2303_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2240_2303_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2240_2303_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2304_2367_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2304_2367_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2304_2367_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2304_2367_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2304_2367_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2304_2367_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2304_2367_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2304_2367_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2304_2367_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2368_2431_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2368_2431_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2368_2431_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2368_2431_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2368_2431_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2368_2431_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2368_2431_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2368_2431_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2368_2431_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2432_2495_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2432_2495_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2432_2495_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2432_2495_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2432_2495_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2432_2495_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2432_2495_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2432_2495_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2432_2495_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2496_2559_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2496_2559_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2496_2559_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2496_2559_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2496_2559_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2496_2559_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2496_2559_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2496_2559_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2496_2559_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2560_2623_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2560_2623_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2560_2623_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2560_2623_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2560_2623_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2560_2623_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2560_2623_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2560_2623_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2560_2623_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_256_319_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_256_319_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_256_319_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_256_319_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_256_319_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_256_319_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_256_319_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_256_319_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_256_319_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2624_2687_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2624_2687_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2624_2687_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2624_2687_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2624_2687_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2624_2687_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2624_2687_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2624_2687_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2624_2687_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2688_2751_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2688_2751_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2688_2751_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2688_2751_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2688_2751_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2688_2751_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2688_2751_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2688_2751_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2688_2751_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2752_2815_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2752_2815_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2752_2815_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2752_2815_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2752_2815_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2752_2815_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2752_2815_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2752_2815_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2752_2815_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2816_2879_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2816_2879_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2816_2879_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2816_2879_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2816_2879_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2816_2879_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2816_2879_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2816_2879_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2816_2879_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2880_2943_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2880_2943_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2880_2943_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2880_2943_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2880_2943_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2880_2943_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2880_2943_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2880_2943_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2880_2943_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2944_3007_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2944_3007_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2944_3007_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2944_3007_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2944_3007_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2944_3007_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_2944_3007_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_2944_3007_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_2944_3007_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3008_3071_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3008_3071_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3008_3071_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3008_3071_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3008_3071_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3008_3071_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3008_3071_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3008_3071_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3008_3071_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3072_3135_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3072_3135_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3072_3135_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3072_3135_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3072_3135_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3072_3135_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3072_3135_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3072_3135_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3072_3135_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3136_3199_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3136_3199_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3136_3199_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3136_3199_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3136_3199_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3136_3199_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3136_3199_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3136_3199_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3136_3199_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3200_3263_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3200_3263_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3200_3263_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3200_3263_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3200_3263_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3200_3263_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3200_3263_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3200_3263_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3200_3263_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_320_383_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_320_383_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_320_383_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_320_383_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_320_383_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_320_383_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_320_383_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_320_383_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_320_383_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3264_3327_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3264_3327_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3264_3327_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3264_3327_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3264_3327_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3264_3327_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3264_3327_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3264_3327_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3264_3327_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3328_3391_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3328_3391_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3328_3391_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3328_3391_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3328_3391_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3328_3391_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3328_3391_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3328_3391_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3328_3391_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3392_3455_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3392_3455_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3392_3455_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3392_3455_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3392_3455_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3392_3455_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3392_3455_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3392_3455_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3392_3455_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3456_3519_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3456_3519_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3456_3519_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3456_3519_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3456_3519_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3456_3519_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3456_3519_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3456_3519_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3456_3519_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3520_3583_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3520_3583_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3520_3583_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3520_3583_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3520_3583_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3520_3583_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3520_3583_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3520_3583_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3520_3583_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3584_3647_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3584_3647_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3584_3647_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3584_3647_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3584_3647_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3584_3647_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3584_3647_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3584_3647_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3584_3647_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3648_3711_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3648_3711_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3648_3711_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3648_3711_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3648_3711_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3648_3711_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3648_3711_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3648_3711_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3648_3711_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3712_3775_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3712_3775_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3712_3775_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3712_3775_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3712_3775_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3712_3775_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3712_3775_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3712_3775_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3712_3775_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3776_3839_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3776_3839_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3776_3839_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3776_3839_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3776_3839_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3776_3839_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3776_3839_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3776_3839_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3776_3839_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3840_3903_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3840_3903_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3840_3903_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3840_3903_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3840_3903_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3840_3903_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3840_3903_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3840_3903_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3840_3903_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_384_447_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_384_447_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_384_447_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_384_447_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_384_447_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_384_447_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_384_447_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_384_447_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_384_447_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3904_3967_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3904_3967_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3904_3967_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3904_3967_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3904_3967_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3904_3967_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3904_3967_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3904_3967_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3904_3967_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3968_4031_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3968_4031_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3968_4031_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3968_4031_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3968_4031_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3968_4031_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_3968_4031_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_3968_4031_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_3968_4031_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_4032_4095_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_4032_4095_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_4032_4095_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_4032_4095_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_4032_4095_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_4032_4095_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_4032_4095_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_4032_4095_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_4032_4095_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_448_511_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_448_511_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_448_511_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_448_511_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_448_511_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_448_511_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_448_511_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_448_511_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_448_511_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_512_575_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_512_575_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_512_575_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_512_575_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_512_575_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_512_575_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_512_575_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_512_575_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_512_575_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_576_639_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_576_639_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_576_639_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_576_639_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_576_639_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_576_639_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_576_639_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_576_639_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_576_639_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_640_703_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_640_703_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_640_703_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_640_703_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_640_703_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_640_703_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_640_703_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_640_703_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_640_703_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_64_127_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_704_767_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_704_767_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_704_767_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_704_767_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_704_767_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_704_767_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_704_767_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_704_767_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_704_767_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_768_831_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_768_831_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_768_831_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_768_831_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_768_831_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_768_831_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_768_831_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_768_831_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_768_831_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_832_895_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_832_895_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_832_895_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_832_895_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_832_895_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_832_895_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_832_895_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_832_895_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_832_895_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_896_959_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_896_959_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_896_959_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_896_959_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_896_959_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_896_959_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_896_959_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_896_959_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_896_959_7_7_n_0 : STD_LOGIC;
  signal bram_bank2_reg_960_1023_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank2_reg_960_1023_0_2_n_0 : STD_LOGIC;
  signal bram_bank2_reg_960_1023_0_2_n_1 : STD_LOGIC;
  signal bram_bank2_reg_960_1023_0_2_n_2 : STD_LOGIC;
  signal bram_bank2_reg_960_1023_3_5_n_0 : STD_LOGIC;
  signal bram_bank2_reg_960_1023_3_5_n_1 : STD_LOGIC;
  signal bram_bank2_reg_960_1023_3_5_n_2 : STD_LOGIC;
  signal bram_bank2_reg_960_1023_6_6_n_0 : STD_LOGIC;
  signal bram_bank2_reg_960_1023_7_7_n_0 : STD_LOGIC;
  signal bram_bank30_out : STD_LOGIC;
  signal bram_bank3_reg_0_63_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_0_63_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_0_63_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_0_63_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_0_63_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_0_63_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_0_63_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_0_63_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_0_63_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1024_1087_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1024_1087_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1024_1087_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1024_1087_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1024_1087_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1024_1087_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1024_1087_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1024_1087_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1024_1087_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1088_1151_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1088_1151_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1088_1151_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1088_1151_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1088_1151_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1088_1151_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1088_1151_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1088_1151_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1088_1151_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1152_1215_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1152_1215_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1152_1215_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1152_1215_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1152_1215_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1152_1215_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1152_1215_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1152_1215_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1152_1215_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1216_1279_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1216_1279_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1216_1279_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1216_1279_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1216_1279_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1216_1279_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1216_1279_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1216_1279_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1216_1279_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1280_1343_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1280_1343_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1280_1343_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1280_1343_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1280_1343_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1280_1343_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1280_1343_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1280_1343_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1280_1343_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_128_191_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_128_191_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_128_191_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_128_191_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_128_191_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_128_191_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_128_191_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_128_191_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_128_191_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1344_1407_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1344_1407_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1344_1407_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1344_1407_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1344_1407_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1344_1407_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1344_1407_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1344_1407_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1344_1407_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1408_1471_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1408_1471_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1408_1471_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1408_1471_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1408_1471_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1408_1471_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1408_1471_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1408_1471_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1408_1471_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1472_1535_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1472_1535_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1472_1535_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1472_1535_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1472_1535_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1472_1535_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1472_1535_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1472_1535_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1472_1535_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1536_1599_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1536_1599_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1536_1599_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1536_1599_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1536_1599_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1536_1599_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1536_1599_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1536_1599_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1536_1599_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1600_1663_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1600_1663_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1600_1663_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1600_1663_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1600_1663_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1600_1663_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1600_1663_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1600_1663_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1600_1663_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1664_1727_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1664_1727_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1664_1727_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1664_1727_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1664_1727_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1664_1727_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1664_1727_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1664_1727_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1664_1727_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1728_1791_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1728_1791_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1728_1791_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1728_1791_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1728_1791_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1728_1791_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1728_1791_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1728_1791_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1728_1791_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1792_1855_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1792_1855_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1792_1855_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1792_1855_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1792_1855_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1792_1855_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1792_1855_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1792_1855_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1792_1855_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1856_1919_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1856_1919_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1856_1919_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1856_1919_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1856_1919_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1856_1919_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1856_1919_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1856_1919_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1856_1919_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1920_1983_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1920_1983_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1920_1983_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1920_1983_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1920_1983_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1920_1983_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1920_1983_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1920_1983_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1920_1983_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_192_255_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_192_255_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_192_255_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_192_255_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_192_255_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_192_255_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_192_255_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_192_255_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_192_255_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1984_2047_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1984_2047_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1984_2047_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1984_2047_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1984_2047_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1984_2047_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_1984_2047_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_1984_2047_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_1984_2047_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2048_2111_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2048_2111_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2048_2111_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2048_2111_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2048_2111_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2048_2111_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2048_2111_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2048_2111_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2048_2111_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2112_2175_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2112_2175_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2112_2175_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2112_2175_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2112_2175_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2112_2175_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2112_2175_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2112_2175_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2112_2175_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2176_2239_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2176_2239_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2176_2239_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2176_2239_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2176_2239_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2176_2239_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2176_2239_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2176_2239_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2176_2239_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2240_2303_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2240_2303_0_2_i_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2240_2303_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2240_2303_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2240_2303_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2240_2303_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2240_2303_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2240_2303_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2240_2303_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2240_2303_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2304_2367_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2304_2367_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2304_2367_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2304_2367_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2304_2367_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2304_2367_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2304_2367_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2304_2367_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2304_2367_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2368_2431_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2368_2431_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2368_2431_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2368_2431_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2368_2431_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2368_2431_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2368_2431_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2368_2431_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2368_2431_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2432_2495_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2432_2495_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2432_2495_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2432_2495_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2432_2495_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2432_2495_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2432_2495_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2432_2495_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2432_2495_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2496_2559_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2496_2559_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2496_2559_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2496_2559_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2496_2559_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2496_2559_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2496_2559_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2496_2559_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2496_2559_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2560_2623_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2560_2623_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2560_2623_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2560_2623_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2560_2623_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2560_2623_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2560_2623_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2560_2623_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2560_2623_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_256_319_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_256_319_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_256_319_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_256_319_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_256_319_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_256_319_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_256_319_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_256_319_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_256_319_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2624_2687_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2624_2687_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2624_2687_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2624_2687_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2624_2687_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2624_2687_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2624_2687_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2624_2687_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2624_2687_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2688_2751_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2688_2751_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2688_2751_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2688_2751_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2688_2751_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2688_2751_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2688_2751_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2688_2751_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2688_2751_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2752_2815_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2752_2815_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2752_2815_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2752_2815_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2752_2815_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2752_2815_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2752_2815_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2752_2815_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2752_2815_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2816_2879_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2816_2879_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2816_2879_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2816_2879_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2816_2879_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2816_2879_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2816_2879_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2816_2879_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2816_2879_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2880_2943_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2880_2943_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2880_2943_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2880_2943_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2880_2943_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2880_2943_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2880_2943_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2880_2943_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2880_2943_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2944_3007_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2944_3007_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2944_3007_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2944_3007_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2944_3007_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2944_3007_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_2944_3007_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_2944_3007_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_2944_3007_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3008_3071_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3008_3071_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3008_3071_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3008_3071_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3008_3071_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3008_3071_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3008_3071_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3008_3071_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3008_3071_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3072_3135_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3072_3135_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3072_3135_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3072_3135_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3072_3135_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3072_3135_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3072_3135_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3072_3135_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3072_3135_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3136_3199_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3136_3199_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3136_3199_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3136_3199_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3136_3199_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3136_3199_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3136_3199_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3136_3199_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3136_3199_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3200_3263_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3200_3263_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3200_3263_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3200_3263_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3200_3263_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3200_3263_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3200_3263_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3200_3263_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3200_3263_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_320_383_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_320_383_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_320_383_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_320_383_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_320_383_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_320_383_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_320_383_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_320_383_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_320_383_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3264_3327_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3264_3327_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3264_3327_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3264_3327_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3264_3327_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3264_3327_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3264_3327_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3264_3327_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3264_3327_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3328_3391_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3328_3391_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3328_3391_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3328_3391_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3328_3391_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3328_3391_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3328_3391_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3328_3391_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3328_3391_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3392_3455_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3392_3455_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3392_3455_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3392_3455_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3392_3455_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3392_3455_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3392_3455_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3392_3455_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3392_3455_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3456_3519_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3456_3519_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3456_3519_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3456_3519_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3456_3519_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3456_3519_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3456_3519_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3456_3519_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3456_3519_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3520_3583_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3520_3583_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3520_3583_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3520_3583_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3520_3583_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3520_3583_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3520_3583_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3520_3583_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3520_3583_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3584_3647_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3584_3647_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3584_3647_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3584_3647_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3584_3647_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3584_3647_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3584_3647_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3584_3647_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3584_3647_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3648_3711_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3648_3711_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3648_3711_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3648_3711_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3648_3711_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3648_3711_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3648_3711_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3648_3711_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3648_3711_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3712_3775_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3712_3775_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3712_3775_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3712_3775_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3712_3775_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3712_3775_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3712_3775_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3712_3775_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3712_3775_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3776_3839_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3776_3839_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3776_3839_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3776_3839_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3776_3839_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3776_3839_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3776_3839_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3776_3839_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3776_3839_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3840_3903_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3840_3903_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3840_3903_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3840_3903_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3840_3903_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3840_3903_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3840_3903_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3840_3903_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3840_3903_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_384_447_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_384_447_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_384_447_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_384_447_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_384_447_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_384_447_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_384_447_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_384_447_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_384_447_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3904_3967_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3904_3967_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3904_3967_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3904_3967_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3904_3967_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3904_3967_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3904_3967_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3904_3967_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3904_3967_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3968_4031_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3968_4031_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3968_4031_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3968_4031_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3968_4031_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3968_4031_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_3968_4031_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_3968_4031_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_3968_4031_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_4032_4095_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_4032_4095_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_4032_4095_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_4032_4095_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_4032_4095_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_4032_4095_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_4032_4095_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_4032_4095_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_4032_4095_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_448_511_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_448_511_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_448_511_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_448_511_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_448_511_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_448_511_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_448_511_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_448_511_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_448_511_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_512_575_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_512_575_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_512_575_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_512_575_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_512_575_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_512_575_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_512_575_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_512_575_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_512_575_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_576_639_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_576_639_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_576_639_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_576_639_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_576_639_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_576_639_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_576_639_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_576_639_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_576_639_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_640_703_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_640_703_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_640_703_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_640_703_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_640_703_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_640_703_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_640_703_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_640_703_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_640_703_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_64_127_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_64_127_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_64_127_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_64_127_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_64_127_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_64_127_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_64_127_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_64_127_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_64_127_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_704_767_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_704_767_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_704_767_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_704_767_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_704_767_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_704_767_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_704_767_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_704_767_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_704_767_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_768_831_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_768_831_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_768_831_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_768_831_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_768_831_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_768_831_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_768_831_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_768_831_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_768_831_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_832_895_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_832_895_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_832_895_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_832_895_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_832_895_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_832_895_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_832_895_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_832_895_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_832_895_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_896_959_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_896_959_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_896_959_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_896_959_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_896_959_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_896_959_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_896_959_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_896_959_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_896_959_7_7_n_0 : STD_LOGIC;
  signal bram_bank3_reg_960_1023_0_2_i_1_n_0 : STD_LOGIC;
  signal bram_bank3_reg_960_1023_0_2_n_0 : STD_LOGIC;
  signal bram_bank3_reg_960_1023_0_2_n_1 : STD_LOGIC;
  signal bram_bank3_reg_960_1023_0_2_n_2 : STD_LOGIC;
  signal bram_bank3_reg_960_1023_3_5_n_0 : STD_LOGIC;
  signal bram_bank3_reg_960_1023_3_5_n_1 : STD_LOGIC;
  signal bram_bank3_reg_960_1023_3_5_n_2 : STD_LOGIC;
  signal bram_bank3_reg_960_1023_6_6_n_0 : STD_LOGIC;
  signal bram_bank3_reg_960_1023_7_7_n_0 : STD_LOGIC;
  signal calc_addr1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \calc_addr1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \calc_addr1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \calc_addr1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \calc_addr1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \calc_addr1_carry__0_n_0\ : STD_LOGIC;
  signal \calc_addr1_carry__0_n_1\ : STD_LOGIC;
  signal \calc_addr1_carry__0_n_2\ : STD_LOGIC;
  signal \calc_addr1_carry__0_n_3\ : STD_LOGIC;
  signal \calc_addr1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \calc_addr1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \calc_addr1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \calc_addr1_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \calc_addr1_carry__1_n_0\ : STD_LOGIC;
  signal \calc_addr1_carry__1_n_1\ : STD_LOGIC;
  signal \calc_addr1_carry__1_n_2\ : STD_LOGIC;
  signal \calc_addr1_carry__1_n_3\ : STD_LOGIC;
  signal \calc_addr1_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \calc_addr1_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \calc_addr1_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \calc_addr1_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \calc_addr1_carry__2_n_0\ : STD_LOGIC;
  signal \calc_addr1_carry__2_n_1\ : STD_LOGIC;
  signal \calc_addr1_carry__2_n_2\ : STD_LOGIC;
  signal \calc_addr1_carry__2_n_3\ : STD_LOGIC;
  signal calc_addr1_carry_i_1_n_0 : STD_LOGIC;
  signal calc_addr1_carry_i_2_n_0 : STD_LOGIC;
  signal calc_addr1_carry_i_3_n_0 : STD_LOGIC;
  signal calc_addr1_carry_i_4_n_0 : STD_LOGIC;
  signal calc_addr1_carry_n_0 : STD_LOGIC;
  signal calc_addr1_carry_n_1 : STD_LOGIC;
  signal calc_addr1_carry_n_2 : STD_LOGIC;
  signal calc_addr1_carry_n_3 : STD_LOGIC;
  signal calc_addr2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \calc_addr2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \calc_addr2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \calc_addr2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \calc_addr2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \calc_addr2_carry__0_n_0\ : STD_LOGIC;
  signal \calc_addr2_carry__0_n_1\ : STD_LOGIC;
  signal \calc_addr2_carry__0_n_2\ : STD_LOGIC;
  signal \calc_addr2_carry__0_n_3\ : STD_LOGIC;
  signal \calc_addr2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \calc_addr2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \calc_addr2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \calc_addr2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \calc_addr2_carry__1_n_0\ : STD_LOGIC;
  signal \calc_addr2_carry__1_n_1\ : STD_LOGIC;
  signal \calc_addr2_carry__1_n_2\ : STD_LOGIC;
  signal \calc_addr2_carry__1_n_3\ : STD_LOGIC;
  signal \calc_addr2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \calc_addr2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \calc_addr2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \calc_addr2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \calc_addr2_carry__2_n_0\ : STD_LOGIC;
  signal \calc_addr2_carry__2_n_1\ : STD_LOGIC;
  signal \calc_addr2_carry__2_n_2\ : STD_LOGIC;
  signal \calc_addr2_carry__2_n_3\ : STD_LOGIC;
  signal calc_addr2_carry_i_1_n_0 : STD_LOGIC;
  signal calc_addr2_carry_i_2_n_0 : STD_LOGIC;
  signal calc_addr2_carry_i_3_n_0 : STD_LOGIC;
  signal calc_addr2_carry_i_4_n_0 : STD_LOGIC;
  signal calc_addr2_carry_n_0 : STD_LOGIC;
  signal calc_addr2_carry_n_1 : STD_LOGIC;
  signal calc_addr2_carry_n_2 : STD_LOGIC;
  signal calc_addr2_carry_n_3 : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__4_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__5_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__6_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal in_x0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \in_x[0]_i_1_n_0\ : STD_LOGIC;
  signal \in_x[10]_i_1_n_0\ : STD_LOGIC;
  signal \in_x[11]_i_1_n_0\ : STD_LOGIC;
  signal \in_x[12]_i_1_n_0\ : STD_LOGIC;
  signal \in_x[13]_i_1_n_0\ : STD_LOGIC;
  signal \in_x[14]_i_1_n_0\ : STD_LOGIC;
  signal \in_x[15]_i_1_n_0\ : STD_LOGIC;
  signal \in_x[15]_i_2_n_0\ : STD_LOGIC;
  signal \in_x[1]_i_1_n_0\ : STD_LOGIC;
  signal \in_x[2]_i_1_n_0\ : STD_LOGIC;
  signal \in_x[3]_i_1_n_0\ : STD_LOGIC;
  signal \in_x[4]_i_1_n_0\ : STD_LOGIC;
  signal \in_x[5]_i_1_n_0\ : STD_LOGIC;
  signal \in_x[6]_i_1_n_0\ : STD_LOGIC;
  signal \in_x[7]_i_1_n_0\ : STD_LOGIC;
  signal \in_x[8]_i_1_n_0\ : STD_LOGIC;
  signal \in_x[9]_i_1_n_0\ : STD_LOGIC;
  signal \in_x_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \in_x_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \in_x_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \in_x_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \in_x_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \in_x_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \in_x_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \in_x_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \in_x_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \in_x_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \in_x_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \in_x_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \in_x_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \in_x_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \in_x_reg_n_0_[0]\ : STD_LOGIC;
  signal \in_x_reg_n_0_[10]\ : STD_LOGIC;
  signal \in_x_reg_n_0_[11]\ : STD_LOGIC;
  signal \in_x_reg_n_0_[12]\ : STD_LOGIC;
  signal \in_x_reg_n_0_[13]\ : STD_LOGIC;
  signal \in_x_reg_n_0_[14]\ : STD_LOGIC;
  signal \in_x_reg_n_0_[15]\ : STD_LOGIC;
  signal \in_x_reg_n_0_[1]\ : STD_LOGIC;
  signal \in_x_reg_n_0_[2]\ : STD_LOGIC;
  signal \in_x_reg_n_0_[3]\ : STD_LOGIC;
  signal \in_x_reg_n_0_[4]\ : STD_LOGIC;
  signal \in_x_reg_n_0_[5]\ : STD_LOGIC;
  signal \in_x_reg_n_0_[6]\ : STD_LOGIC;
  signal \in_x_reg_n_0_[7]\ : STD_LOGIC;
  signal \in_x_reg_n_0_[8]\ : STD_LOGIC;
  signal \in_x_reg_n_0_[9]\ : STD_LOGIC;
  signal in_y0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \in_y[15]_i_1_n_0\ : STD_LOGIC;
  signal \in_y_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \in_y_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \in_y_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \in_y_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \in_y_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \in_y_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \in_y_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \in_y_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \in_y_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \in_y_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \in_y_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \in_y_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \in_y_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \in_y_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \in_y_reg_n_0_[0]\ : STD_LOGIC;
  signal \in_y_reg_n_0_[10]\ : STD_LOGIC;
  signal \in_y_reg_n_0_[11]\ : STD_LOGIC;
  signal \in_y_reg_n_0_[12]\ : STD_LOGIC;
  signal \in_y_reg_n_0_[13]\ : STD_LOGIC;
  signal \in_y_reg_n_0_[14]\ : STD_LOGIC;
  signal \in_y_reg_n_0_[15]\ : STD_LOGIC;
  signal \in_y_reg_n_0_[1]\ : STD_LOGIC;
  signal \in_y_reg_n_0_[2]\ : STD_LOGIC;
  signal \in_y_reg_n_0_[3]\ : STD_LOGIC;
  signal \in_y_reg_n_0_[4]\ : STD_LOGIC;
  signal \in_y_reg_n_0_[5]\ : STD_LOGIC;
  signal \in_y_reg_n_0_[6]\ : STD_LOGIC;
  signal \in_y_reg_n_0_[7]\ : STD_LOGIC;
  signal \in_y_reg_n_0_[8]\ : STD_LOGIC;
  signal \in_y_reg_n_0_[9]\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_100_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_101_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_102_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_103_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_104_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_105_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_106_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_107_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_108_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_109_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_110_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_111_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_112_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_113_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_114_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_115_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_116_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_117_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_54_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_55_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_56_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_57_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_58_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_59_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_60_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_61_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_62_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_63_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_64_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_65_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_66_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_67_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_68_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_69_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_70_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_71_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_72_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_73_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_74_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_75_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_76_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_77_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_78_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_79_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_80_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_81_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_82_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_83_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_84_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_85_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_86_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_87_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_88_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_89_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_90_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_91_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_92_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_93_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_94_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_95_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_96_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_97_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_98_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[0]_i_99_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_100_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_101_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_102_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_103_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_104_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_105_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_106_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_107_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_108_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_109_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_110_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_111_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_112_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_113_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_114_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_115_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_116_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_117_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_54_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_55_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_56_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_57_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_58_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_59_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_60_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_61_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_62_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_63_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_64_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_65_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_66_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_67_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_68_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_69_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_70_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_71_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_72_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_73_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_74_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_75_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_76_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_77_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_78_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_79_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_80_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_81_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_82_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_83_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_84_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_85_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_86_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_87_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_88_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_89_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_90_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_91_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_92_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_93_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_94_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_95_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_96_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_97_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_98_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[1]_i_99_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_100_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_101_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_102_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_103_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_104_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_105_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_106_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_107_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_108_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_109_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_110_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_111_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_112_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_113_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_114_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_115_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_116_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_117_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_54_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_55_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_56_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_57_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_58_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_59_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_60_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_61_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_62_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_63_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_64_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_65_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_66_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_67_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_68_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_69_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_70_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_71_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_72_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_73_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_74_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_75_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_76_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_77_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_78_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_79_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_80_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_81_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_82_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_83_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_84_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_85_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_86_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_87_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_88_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_89_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_90_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_91_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_92_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_93_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_94_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_95_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_96_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_97_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_98_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[2]_i_99_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_100_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_101_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_102_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_103_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_104_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_105_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_106_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_107_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_108_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_109_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_110_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_111_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_112_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_113_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_114_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_115_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_116_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_117_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_54_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_55_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_56_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_57_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_58_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_59_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_60_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_61_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_62_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_63_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_64_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_65_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_66_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_67_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_68_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_69_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_70_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_71_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_72_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_73_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_74_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_75_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_76_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_77_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_78_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_79_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_80_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_81_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_82_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_83_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_84_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_85_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_86_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_87_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_88_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_89_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_90_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_91_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_92_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_93_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_94_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_95_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_96_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_97_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_98_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[3]_i_99_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_100_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_101_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_102_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_103_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_104_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_105_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_106_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_107_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_108_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_109_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_110_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_111_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_112_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_113_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_114_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_115_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_116_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_117_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_54_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_55_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_56_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_57_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_58_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_59_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_60_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_61_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_62_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_63_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_64_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_65_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_66_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_67_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_68_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_69_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_70_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_71_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_72_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_73_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_74_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_75_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_76_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_77_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_78_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_79_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_80_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_81_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_82_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_83_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_84_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_85_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_86_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_87_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_88_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_89_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_90_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_91_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_92_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_93_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_94_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_95_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_96_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_97_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_98_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[4]_i_99_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_100_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_101_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_102_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_103_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_104_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_105_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_106_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_107_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_108_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_109_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_110_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_111_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_112_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_113_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_114_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_115_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_116_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_117_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_54_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_55_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_56_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_57_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_58_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_59_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_60_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_61_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_62_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_63_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_64_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_65_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_66_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_67_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_68_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_69_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_70_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_71_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_72_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_73_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_74_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_75_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_76_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_77_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_78_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_79_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_80_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_81_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_82_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_83_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_84_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_85_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_86_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_87_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_88_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_89_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_90_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_91_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_92_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_93_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_94_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_95_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_96_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_97_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_98_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[5]_i_99_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_100_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_101_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_102_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_103_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_104_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_105_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_106_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_107_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_108_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_109_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_110_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_111_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_112_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_113_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_114_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_115_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_116_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_117_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_4_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_54_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_55_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_56_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_57_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_58_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_59_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_60_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_61_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_62_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_63_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_64_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_65_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_66_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_67_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_68_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_69_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_70_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_71_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_72_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_73_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_74_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_75_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_76_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_77_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_78_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_79_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_80_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_81_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_82_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_83_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_84_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_85_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_86_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_87_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_88_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_89_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_90_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_91_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_92_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_93_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_94_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_95_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_96_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_97_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_98_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[6]_i_99_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_100_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_101_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_102_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_103_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_104_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_105_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_106_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_107_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_108_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_109_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_110_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_111_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_112_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_113_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_114_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_115_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_116_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_117_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_118_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_55_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_56_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_57_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_58_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_59_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_5_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_60_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_61_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_62_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_63_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_64_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_65_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_66_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_67_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_68_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_69_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_70_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_71_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_72_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_73_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_74_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_75_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_76_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_77_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_78_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_79_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_80_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_81_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_82_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_83_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_84_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_85_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_86_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_87_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_88_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_89_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_90_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_91_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_92_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_93_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_94_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_95_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_96_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_97_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_98_n_0\ : STD_LOGIC;
  signal \m_axis_tdata[7]_i_99_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_31_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_33_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_38_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_40_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_41_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_42_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_43_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_44_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_45_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_46_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_47_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_48_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_49_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_50_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_51_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_52_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_53_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_31_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_32_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_33_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_34_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_35_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_36_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_37_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_38_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_39_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_40_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_41_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_42_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_43_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_44_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_45_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_46_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_47_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_48_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_49_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_50_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_51_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_52_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_53_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_31_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_32_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_33_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_34_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_35_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_36_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_37_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_38_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_39_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_40_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_41_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_42_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_43_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_44_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_45_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_46_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_47_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_48_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_49_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_50_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_51_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_52_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_53_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_31_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_32_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_33_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_34_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_35_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_36_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_37_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_38_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_39_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_40_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_41_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_42_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_43_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_44_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_45_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_46_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_47_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_48_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_49_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_50_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_51_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_52_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_53_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_31_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_32_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_33_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_34_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_35_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_36_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_37_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_38_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_39_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_40_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_41_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_42_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_43_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_44_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_45_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_46_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_47_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_48_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_49_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_50_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_51_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_52_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_53_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_31_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_32_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_33_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_34_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_35_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_36_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_37_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_38_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_39_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_40_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_41_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_42_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_43_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_44_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_45_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_46_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_47_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_48_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_49_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_50_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_51_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_52_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_53_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_31_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_32_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_33_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_34_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_35_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_36_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_37_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_38_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_39_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_40_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_41_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_42_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_43_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_44_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_45_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_46_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_47_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_48_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_49_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_50_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_51_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_52_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_53_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_17_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_18_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_21_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_22_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_23_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_24_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_25_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_26_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_27_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_28_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_29_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_30_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_31_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_32_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_33_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_34_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_35_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_36_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_37_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_38_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_39_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_40_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_41_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_42_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_43_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_44_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_45_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_46_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_47_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_48_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_49_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_50_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_51_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_52_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_53_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_54_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \^m_axis_tlast\ : STD_LOGIC;
  signal m_axis_tlast_i_1_n_0 : STD_LOGIC;
  signal \^m_axis_tvalid\ : STD_LOGIC;
  signal m_axis_tvalid_i_1_n_0 : STD_LOGIC;
  signal new_height : STD_LOGIC_VECTOR ( 0 to 0 );
  signal new_width : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal read_data_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal read_data_reg0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_axis_tready_i_1_n_0 : STD_LOGIC;
  signal s_axis_tready_i_2_n_0 : STD_LOGIC;
  signal \^s_axis_tready_reg_0\ : STD_LOGIC;
  signal state1 : STD_LOGIC;
  signal state11_out : STD_LOGIC;
  signal state13_out : STD_LOGIC;
  signal \state1_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \state1_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_0\ : STD_LOGIC;
  signal \state1_carry__0_n_1\ : STD_LOGIC;
  signal \state1_carry__0_n_2\ : STD_LOGIC;
  signal \state1_carry__0_n_3\ : STD_LOGIC;
  signal \state1_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \state1_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \state1_carry__1_n_2\ : STD_LOGIC;
  signal \state1_carry__1_n_3\ : STD_LOGIC;
  signal state1_carry_i_1_n_0 : STD_LOGIC;
  signal state1_carry_i_2_n_0 : STD_LOGIC;
  signal state1_carry_i_3_n_0 : STD_LOGIC;
  signal state1_carry_i_4_n_0 : STD_LOGIC;
  signal state1_carry_n_0 : STD_LOGIC;
  signal state1_carry_n_1 : STD_LOGIC;
  signal state1_carry_n_2 : STD_LOGIC;
  signal state1_carry_n_3 : STD_LOGIC;
  signal \state1_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \state1_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \state1_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \state1_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \state1_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \state1_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \state1_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \state1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \state1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \state1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \state1_inferred__2/i__carry__0_n_0\ : STD_LOGIC;
  signal \state1_inferred__2/i__carry__0_n_1\ : STD_LOGIC;
  signal \state1_inferred__2/i__carry__0_n_2\ : STD_LOGIC;
  signal \state1_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \state1_inferred__2/i__carry__1_n_2\ : STD_LOGIC;
  signal \state1_inferred__2/i__carry__1_n_3\ : STD_LOGIC;
  signal \state1_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \state1_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \state1_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \state1_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal state20_in : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \state2__0\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \state2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \state2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \state2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \state2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \state2_carry__0_n_0\ : STD_LOGIC;
  signal \state2_carry__0_n_1\ : STD_LOGIC;
  signal \state2_carry__0_n_2\ : STD_LOGIC;
  signal \state2_carry__0_n_3\ : STD_LOGIC;
  signal \state2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \state2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \state2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \state2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \state2_carry__1_n_0\ : STD_LOGIC;
  signal \state2_carry__1_n_1\ : STD_LOGIC;
  signal \state2_carry__1_n_2\ : STD_LOGIC;
  signal \state2_carry__1_n_3\ : STD_LOGIC;
  signal \state2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \state2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \state2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \state2_carry__2_n_0\ : STD_LOGIC;
  signal \state2_carry__2_n_2\ : STD_LOGIC;
  signal \state2_carry__2_n_3\ : STD_LOGIC;
  signal state2_carry_i_2_n_0 : STD_LOGIC;
  signal state2_carry_i_3_n_0 : STD_LOGIC;
  signal state2_carry_i_4_n_0 : STD_LOGIC;
  signal state2_carry_i_5_n_0 : STD_LOGIC;
  signal state2_carry_n_0 : STD_LOGIC;
  signal state2_carry_n_1 : STD_LOGIC;
  signal state2_carry_n_2 : STD_LOGIC;
  signal state2_carry_n_3 : STD_LOGIC;
  signal \state2_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \state2_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \state2_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \state2_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \state2_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \state2_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \state2_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \state2_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \state2_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \state2_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \state2_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \state2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \state2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \state2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \state2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal state2_n_100 : STD_LOGIC;
  signal state2_n_101 : STD_LOGIC;
  signal state2_n_102 : STD_LOGIC;
  signal state2_n_103 : STD_LOGIC;
  signal state2_n_104 : STD_LOGIC;
  signal state2_n_105 : STD_LOGIC;
  signal state2_n_74 : STD_LOGIC;
  signal state2_n_75 : STD_LOGIC;
  signal state2_n_76 : STD_LOGIC;
  signal state2_n_77 : STD_LOGIC;
  signal state2_n_78 : STD_LOGIC;
  signal state2_n_79 : STD_LOGIC;
  signal state2_n_80 : STD_LOGIC;
  signal state2_n_81 : STD_LOGIC;
  signal state2_n_82 : STD_LOGIC;
  signal state2_n_83 : STD_LOGIC;
  signal state2_n_84 : STD_LOGIC;
  signal state2_n_85 : STD_LOGIC;
  signal state2_n_86 : STD_LOGIC;
  signal state2_n_87 : STD_LOGIC;
  signal state2_n_88 : STD_LOGIC;
  signal state2_n_89 : STD_LOGIC;
  signal state2_n_90 : STD_LOGIC;
  signal state2_n_91 : STD_LOGIC;
  signal state2_n_92 : STD_LOGIC;
  signal state2_n_93 : STD_LOGIC;
  signal state2_n_94 : STD_LOGIC;
  signal state2_n_95 : STD_LOGIC;
  signal state2_n_96 : STD_LOGIC;
  signal state2_n_97 : STD_LOGIC;
  signal state2_n_98 : STD_LOGIC;
  signal state2_n_99 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  signal wr_bank_sel : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wr_ptr0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \wr_ptr0_carry__0_n_0\ : STD_LOGIC;
  signal \wr_ptr0_carry__0_n_1\ : STD_LOGIC;
  signal \wr_ptr0_carry__0_n_2\ : STD_LOGIC;
  signal \wr_ptr0_carry__0_n_3\ : STD_LOGIC;
  signal \wr_ptr0_carry__1_n_0\ : STD_LOGIC;
  signal \wr_ptr0_carry__1_n_1\ : STD_LOGIC;
  signal \wr_ptr0_carry__1_n_2\ : STD_LOGIC;
  signal \wr_ptr0_carry__1_n_3\ : STD_LOGIC;
  signal \wr_ptr0_carry__2_n_0\ : STD_LOGIC;
  signal \wr_ptr0_carry__2_n_1\ : STD_LOGIC;
  signal \wr_ptr0_carry__2_n_2\ : STD_LOGIC;
  signal \wr_ptr0_carry__2_n_3\ : STD_LOGIC;
  signal \wr_ptr0_carry__3_n_0\ : STD_LOGIC;
  signal \wr_ptr0_carry__3_n_1\ : STD_LOGIC;
  signal \wr_ptr0_carry__3_n_2\ : STD_LOGIC;
  signal \wr_ptr0_carry__3_n_3\ : STD_LOGIC;
  signal \wr_ptr0_carry__4_n_0\ : STD_LOGIC;
  signal \wr_ptr0_carry__4_n_1\ : STD_LOGIC;
  signal \wr_ptr0_carry__4_n_2\ : STD_LOGIC;
  signal \wr_ptr0_carry__4_n_3\ : STD_LOGIC;
  signal \wr_ptr0_carry__5_n_0\ : STD_LOGIC;
  signal \wr_ptr0_carry__5_n_1\ : STD_LOGIC;
  signal \wr_ptr0_carry__5_n_2\ : STD_LOGIC;
  signal \wr_ptr0_carry__5_n_3\ : STD_LOGIC;
  signal \wr_ptr0_carry__6_n_2\ : STD_LOGIC;
  signal \wr_ptr0_carry__6_n_3\ : STD_LOGIC;
  signal wr_ptr0_carry_n_0 : STD_LOGIC;
  signal wr_ptr0_carry_n_1 : STD_LOGIC;
  signal wr_ptr0_carry_n_2 : STD_LOGIC;
  signal wr_ptr0_carry_n_3 : STD_LOGIC;
  signal \wr_ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \wr_ptr[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[10]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[10]_rep_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[11]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[12]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[13]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[14]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[15]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[16]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[17]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[18]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[19]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[20]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[21]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[22]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[23]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[24]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[25]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[26]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[27]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[28]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[29]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[30]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[31]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[31]_i_2_n_0\ : STD_LOGIC;
  signal \wr_ptr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[5]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr[5]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr[5]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \wr_ptr[5]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \wr_ptr[5]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \wr_ptr[5]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \wr_ptr[5]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \wr_ptr[5]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \wr_ptr[5]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \wr_ptr[5]_rep_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[7]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[8]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[9]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr[9]_rep_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[0]_rep__3_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[0]_rep__4_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[0]_rep__5_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[0]_rep__6_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[0]_rep__7_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[10]_rep_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[5]_rep__1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[5]_rep__2_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[5]_rep__3_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[5]_rep__4_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[5]_rep__5_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[5]_rep__6_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[5]_rep__7_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[5]_rep__8_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[9]_rep_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[11]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[13]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[14]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[15]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[16]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[17]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[18]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[19]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[20]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[21]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[22]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[23]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[24]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[25]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[26]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[27]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[28]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[29]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_ptr_reg_n_0_[9]\ : STD_LOGIC;
  signal \NLW___0_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW___0_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW___0_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW___0_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW___0_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW___0_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW___0_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW___0_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW___0_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW___0_PCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW__i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW__i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__4/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__4/i__carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__4/i__carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__4/i__carry__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW__inferred__4/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW__inferred__4/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_bram_bank0_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1024_1087_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1024_1087_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1024_1087_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1088_1151_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1088_1151_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1088_1151_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1152_1215_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1152_1215_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1152_1215_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1216_1279_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1216_1279_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1216_1279_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1280_1343_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1280_1343_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1280_1343_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1344_1407_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1344_1407_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1344_1407_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1408_1471_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1408_1471_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1408_1471_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1472_1535_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1472_1535_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1472_1535_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1536_1599_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1536_1599_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1536_1599_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1600_1663_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1600_1663_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1600_1663_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1664_1727_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1664_1727_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1664_1727_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1728_1791_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1728_1791_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1728_1791_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1792_1855_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1792_1855_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1792_1855_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1856_1919_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1856_1919_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1856_1919_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1920_1983_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1920_1983_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1920_1983_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1984_2047_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1984_2047_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_1984_2047_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2048_2111_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2048_2111_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2048_2111_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2048_2111_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2112_2175_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2112_2175_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2112_2175_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2112_2175_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2176_2239_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2176_2239_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2176_2239_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2176_2239_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2240_2303_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2240_2303_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2240_2303_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2240_2303_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2304_2367_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2304_2367_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2304_2367_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2304_2367_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2368_2431_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2368_2431_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2368_2431_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2368_2431_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2432_2495_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2432_2495_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2432_2495_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2432_2495_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2496_2559_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2496_2559_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2496_2559_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2496_2559_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2560_2623_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2560_2623_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2560_2623_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2560_2623_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2624_2687_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2624_2687_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2624_2687_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2624_2687_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2688_2751_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2688_2751_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2688_2751_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2688_2751_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2752_2815_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2752_2815_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2752_2815_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2752_2815_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2816_2879_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2816_2879_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2816_2879_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2816_2879_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2880_2943_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2880_2943_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2880_2943_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2880_2943_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2944_3007_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2944_3007_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2944_3007_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_2944_3007_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3008_3071_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3008_3071_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3008_3071_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3008_3071_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3072_3135_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3072_3135_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3072_3135_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3072_3135_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3136_3199_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3136_3199_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3136_3199_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3136_3199_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3200_3263_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3200_3263_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3200_3263_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3200_3263_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3264_3327_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3264_3327_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3264_3327_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3264_3327_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3328_3391_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3328_3391_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3328_3391_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3328_3391_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3392_3455_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3392_3455_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3392_3455_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3392_3455_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3456_3519_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3456_3519_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3456_3519_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3456_3519_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3520_3583_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3520_3583_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3520_3583_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3520_3583_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3584_3647_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3584_3647_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3584_3647_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3584_3647_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3648_3711_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3648_3711_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3648_3711_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3648_3711_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3712_3775_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3712_3775_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3712_3775_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3712_3775_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3776_3839_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3776_3839_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3776_3839_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3776_3839_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3840_3903_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3840_3903_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3840_3903_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3840_3903_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3904_3967_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3904_3967_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3904_3967_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3904_3967_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3968_4031_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3968_4031_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3968_4031_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_3968_4031_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_4032_4095_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_4032_4095_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_4032_4095_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_4032_4095_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_704_767_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_704_767_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_704_767_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_768_831_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_768_831_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_768_831_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_832_895_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_832_895_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_832_895_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_896_959_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_896_959_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_896_959_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_960_1023_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_960_1023_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank0_reg_960_1023_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1024_1087_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1024_1087_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1024_1087_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1088_1151_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1088_1151_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1088_1151_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1152_1215_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1152_1215_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1152_1215_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1216_1279_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1216_1279_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1216_1279_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1280_1343_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1280_1343_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1280_1343_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1344_1407_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1344_1407_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1344_1407_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1408_1471_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1408_1471_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1408_1471_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1472_1535_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1472_1535_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1472_1535_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1536_1599_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1536_1599_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1536_1599_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1600_1663_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1600_1663_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1600_1663_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1664_1727_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1664_1727_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1664_1727_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1728_1791_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1728_1791_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1728_1791_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1792_1855_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1792_1855_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1792_1855_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1856_1919_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1856_1919_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1856_1919_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1920_1983_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1920_1983_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1920_1983_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1984_2047_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1984_2047_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_1984_2047_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2048_2111_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2048_2111_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2048_2111_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2048_2111_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2112_2175_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2112_2175_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2112_2175_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2112_2175_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2176_2239_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2176_2239_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2176_2239_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2176_2239_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2240_2303_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2240_2303_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2240_2303_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2240_2303_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2304_2367_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2304_2367_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2304_2367_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2304_2367_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2368_2431_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2368_2431_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2368_2431_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2368_2431_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2432_2495_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2432_2495_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2432_2495_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2432_2495_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2496_2559_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2496_2559_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2496_2559_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2496_2559_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2560_2623_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2560_2623_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2560_2623_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2560_2623_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2624_2687_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2624_2687_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2624_2687_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2624_2687_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2688_2751_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2688_2751_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2688_2751_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2688_2751_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2752_2815_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2752_2815_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2752_2815_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2752_2815_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2816_2879_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2816_2879_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2816_2879_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2816_2879_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2880_2943_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2880_2943_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2880_2943_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2880_2943_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2944_3007_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2944_3007_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2944_3007_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_2944_3007_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3008_3071_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3008_3071_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3008_3071_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3008_3071_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3072_3135_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3072_3135_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3072_3135_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3072_3135_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3136_3199_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3136_3199_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3136_3199_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3136_3199_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3200_3263_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3200_3263_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3200_3263_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3200_3263_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3264_3327_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3264_3327_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3264_3327_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3264_3327_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3328_3391_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3328_3391_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3328_3391_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3328_3391_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3392_3455_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3392_3455_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3392_3455_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3392_3455_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3456_3519_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3456_3519_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3456_3519_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3456_3519_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3520_3583_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3520_3583_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3520_3583_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3520_3583_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3584_3647_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3584_3647_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3584_3647_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3584_3647_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3648_3711_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3648_3711_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3648_3711_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3648_3711_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3712_3775_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3712_3775_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3712_3775_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3712_3775_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3776_3839_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3776_3839_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3776_3839_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3776_3839_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3840_3903_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3840_3903_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3840_3903_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3840_3903_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3904_3967_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3904_3967_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3904_3967_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3904_3967_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3968_4031_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3968_4031_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3968_4031_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_3968_4031_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_4032_4095_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_4032_4095_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_4032_4095_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_4032_4095_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_704_767_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_704_767_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_704_767_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_768_831_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_768_831_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_768_831_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_832_895_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_832_895_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_832_895_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_896_959_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_896_959_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_896_959_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_960_1023_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_960_1023_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank1_reg_960_1023_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1024_1087_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1024_1087_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1024_1087_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1088_1151_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1088_1151_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1088_1151_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1152_1215_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1152_1215_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1152_1215_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1216_1279_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1216_1279_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1216_1279_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1280_1343_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1280_1343_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1280_1343_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1344_1407_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1344_1407_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1344_1407_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1408_1471_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1408_1471_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1408_1471_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1472_1535_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1472_1535_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1472_1535_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1536_1599_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1536_1599_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1536_1599_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1600_1663_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1600_1663_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1600_1663_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1664_1727_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1664_1727_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1664_1727_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1728_1791_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1728_1791_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1728_1791_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1792_1855_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1792_1855_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1792_1855_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1856_1919_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1856_1919_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1856_1919_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1920_1983_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1920_1983_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1920_1983_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1984_2047_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1984_2047_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_1984_2047_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2048_2111_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2048_2111_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2048_2111_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2048_2111_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2112_2175_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2112_2175_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2112_2175_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2112_2175_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2176_2239_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2176_2239_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2176_2239_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2176_2239_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2240_2303_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2240_2303_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2240_2303_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2240_2303_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2304_2367_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2304_2367_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2304_2367_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2304_2367_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2368_2431_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2368_2431_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2368_2431_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2368_2431_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2432_2495_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2432_2495_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2432_2495_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2432_2495_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2496_2559_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2496_2559_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2496_2559_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2496_2559_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2560_2623_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2560_2623_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2560_2623_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2560_2623_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2624_2687_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2624_2687_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2624_2687_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2624_2687_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2688_2751_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2688_2751_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2688_2751_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2688_2751_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2752_2815_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2752_2815_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2752_2815_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2752_2815_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2816_2879_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2816_2879_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2816_2879_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2816_2879_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2880_2943_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2880_2943_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2880_2943_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2880_2943_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2944_3007_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2944_3007_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2944_3007_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_2944_3007_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3008_3071_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3008_3071_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3008_3071_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3008_3071_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3072_3135_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3072_3135_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3072_3135_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3072_3135_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3136_3199_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3136_3199_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3136_3199_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3136_3199_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3200_3263_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3200_3263_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3200_3263_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3200_3263_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3264_3327_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3264_3327_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3264_3327_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3264_3327_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3328_3391_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3328_3391_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3328_3391_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3328_3391_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3392_3455_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3392_3455_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3392_3455_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3392_3455_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3456_3519_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3456_3519_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3456_3519_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3456_3519_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3520_3583_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3520_3583_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3520_3583_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3520_3583_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3584_3647_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3584_3647_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3584_3647_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3584_3647_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3648_3711_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3648_3711_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3648_3711_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3648_3711_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3712_3775_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3712_3775_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3712_3775_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3712_3775_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3776_3839_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3776_3839_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3776_3839_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3776_3839_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3840_3903_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3840_3903_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3840_3903_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3840_3903_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3904_3967_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3904_3967_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3904_3967_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3904_3967_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3968_4031_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3968_4031_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3968_4031_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_3968_4031_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_4032_4095_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_4032_4095_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_4032_4095_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_4032_4095_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_704_767_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_704_767_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_704_767_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_768_831_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_768_831_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_768_831_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_832_895_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_832_895_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_832_895_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_896_959_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_896_959_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_896_959_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_960_1023_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_960_1023_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank2_reg_960_1023_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_0_63_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_0_63_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1024_1087_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1024_1087_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1024_1087_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1024_1087_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1088_1151_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1088_1151_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1088_1151_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1088_1151_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1152_1215_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1152_1215_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1152_1215_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1152_1215_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1216_1279_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1216_1279_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1216_1279_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1216_1279_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1280_1343_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1280_1343_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1280_1343_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1280_1343_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_128_191_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_128_191_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_128_191_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_128_191_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1344_1407_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1344_1407_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1344_1407_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1344_1407_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1408_1471_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1408_1471_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1408_1471_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1408_1471_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1472_1535_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1472_1535_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1472_1535_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1472_1535_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1536_1599_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1536_1599_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1536_1599_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1536_1599_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1600_1663_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1600_1663_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1600_1663_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1600_1663_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1664_1727_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1664_1727_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1664_1727_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1664_1727_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1728_1791_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1728_1791_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1728_1791_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1728_1791_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1792_1855_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1792_1855_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1792_1855_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1792_1855_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1856_1919_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1856_1919_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1856_1919_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1856_1919_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1920_1983_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1920_1983_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1920_1983_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1920_1983_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_192_255_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_192_255_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_192_255_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_192_255_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1984_2047_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1984_2047_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1984_2047_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_1984_2047_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2048_2111_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2048_2111_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2048_2111_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2048_2111_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2112_2175_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2112_2175_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2112_2175_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2112_2175_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2176_2239_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2176_2239_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2176_2239_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2176_2239_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2240_2303_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2240_2303_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2240_2303_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2240_2303_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2304_2367_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2304_2367_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2304_2367_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2304_2367_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2368_2431_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2368_2431_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2368_2431_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2368_2431_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2432_2495_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2432_2495_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2432_2495_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2432_2495_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2496_2559_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2496_2559_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2496_2559_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2496_2559_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2560_2623_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2560_2623_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2560_2623_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2560_2623_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_256_319_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_256_319_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_256_319_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_256_319_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2624_2687_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2624_2687_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2624_2687_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2624_2687_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2688_2751_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2688_2751_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2688_2751_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2688_2751_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2752_2815_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2752_2815_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2752_2815_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2752_2815_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2816_2879_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2816_2879_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2816_2879_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2816_2879_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2880_2943_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2880_2943_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2880_2943_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2880_2943_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2944_3007_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2944_3007_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2944_3007_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_2944_3007_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3008_3071_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3008_3071_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3008_3071_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3008_3071_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3072_3135_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3072_3135_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3072_3135_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3072_3135_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3136_3199_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3136_3199_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3136_3199_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3136_3199_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3200_3263_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3200_3263_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3200_3263_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3200_3263_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_320_383_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_320_383_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_320_383_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_320_383_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3264_3327_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3264_3327_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3264_3327_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3264_3327_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3328_3391_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3328_3391_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3328_3391_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3328_3391_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3392_3455_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3392_3455_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3392_3455_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3392_3455_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3456_3519_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3456_3519_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3456_3519_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3456_3519_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3520_3583_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3520_3583_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3520_3583_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3520_3583_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3584_3647_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3584_3647_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3584_3647_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3584_3647_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3648_3711_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3648_3711_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3648_3711_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3648_3711_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3712_3775_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3712_3775_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3712_3775_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3712_3775_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3776_3839_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3776_3839_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3776_3839_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3776_3839_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3840_3903_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3840_3903_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3840_3903_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3840_3903_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_384_447_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_384_447_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_384_447_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_384_447_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3904_3967_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3904_3967_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3904_3967_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3904_3967_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3968_4031_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3968_4031_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3968_4031_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_3968_4031_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_4032_4095_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_4032_4095_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_4032_4095_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_4032_4095_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_448_511_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_448_511_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_448_511_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_448_511_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_512_575_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_512_575_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_512_575_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_512_575_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_576_639_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_576_639_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_576_639_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_576_639_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_640_703_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_640_703_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_640_703_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_640_703_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_64_127_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_64_127_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_64_127_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_64_127_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_704_767_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_704_767_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_704_767_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_704_767_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_768_831_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_768_831_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_768_831_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_768_831_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_832_895_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_832_895_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_832_895_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_832_895_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_896_959_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_896_959_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_896_959_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_896_959_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_960_1023_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_960_1023_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_960_1023_6_6_SPO_UNCONNECTED : STD_LOGIC;
  signal NLW_bram_bank3_reg_960_1023_7_7_SPO_UNCONNECTED : STD_LOGIC;
  signal \NLW_in_x_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_in_x_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_in_y_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_in_y_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_state1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__1/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_inferred__1/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state1_inferred__2/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state1_inferred__2/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_state2_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_state2_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_state2_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_state2_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_state2_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_state2_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_state2_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_state2_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_state2_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_state2_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal NLW_state2_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_state2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_state2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_state2_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_state2_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wr_ptr0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wr_ptr0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \__0\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__4/i__carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of bram_bank0_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of bram_bank0_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of bram_bank0_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of bram_bank0_reg_0_63_0_2 : label is 2;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of bram_bank0_reg_0_63_0_2_i_3 : label is "soft_lutpair2";
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of bram_bank0_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of bram_bank0_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of bram_bank0_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of bram_bank0_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of bram_bank0_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of bram_bank0_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1024_1087_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1024_1087_0_2 : label is 1024;
  attribute ram_addr_end of bram_bank0_reg_1024_1087_0_2 : label is 1087;
  attribute ram_slice_begin of bram_bank0_reg_1024_1087_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_1024_1087_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1024_1087_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1024_1087_3_5 : label is 1024;
  attribute ram_addr_end of bram_bank0_reg_1024_1087_3_5 : label is 1087;
  attribute ram_slice_begin of bram_bank0_reg_1024_1087_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_1024_1087_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_1024_1087_6_6 : label is 1024;
  attribute ram_addr_end of bram_bank0_reg_1024_1087_6_6 : label is 1087;
  attribute ram_slice_begin of bram_bank0_reg_1024_1087_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_1024_1087_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_1024_1087_7_7 : label is 1024;
  attribute ram_addr_end of bram_bank0_reg_1024_1087_7_7 : label is 1087;
  attribute ram_slice_begin of bram_bank0_reg_1024_1087_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_1024_1087_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1088_1151_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1088_1151_0_2 : label is 1088;
  attribute ram_addr_end of bram_bank0_reg_1088_1151_0_2 : label is 1151;
  attribute ram_slice_begin of bram_bank0_reg_1088_1151_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_1088_1151_0_2 : label is 2;
  attribute SOFT_HLUTNM of bram_bank0_reg_1088_1151_0_2_i_2 : label is "soft_lutpair39";
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1088_1151_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1088_1151_3_5 : label is 1088;
  attribute ram_addr_end of bram_bank0_reg_1088_1151_3_5 : label is 1151;
  attribute ram_slice_begin of bram_bank0_reg_1088_1151_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_1088_1151_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_1088_1151_6_6 : label is 1088;
  attribute ram_addr_end of bram_bank0_reg_1088_1151_6_6 : label is 1151;
  attribute ram_slice_begin of bram_bank0_reg_1088_1151_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_1088_1151_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_1088_1151_7_7 : label is 1088;
  attribute ram_addr_end of bram_bank0_reg_1088_1151_7_7 : label is 1151;
  attribute ram_slice_begin of bram_bank0_reg_1088_1151_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_1088_1151_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1152_1215_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1152_1215_0_2 : label is 1152;
  attribute ram_addr_end of bram_bank0_reg_1152_1215_0_2 : label is 1215;
  attribute ram_slice_begin of bram_bank0_reg_1152_1215_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_1152_1215_0_2 : label is 2;
  attribute SOFT_HLUTNM of bram_bank0_reg_1152_1215_0_2_i_2 : label is "soft_lutpair39";
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1152_1215_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1152_1215_3_5 : label is 1152;
  attribute ram_addr_end of bram_bank0_reg_1152_1215_3_5 : label is 1215;
  attribute ram_slice_begin of bram_bank0_reg_1152_1215_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_1152_1215_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_1152_1215_6_6 : label is 1152;
  attribute ram_addr_end of bram_bank0_reg_1152_1215_6_6 : label is 1215;
  attribute ram_slice_begin of bram_bank0_reg_1152_1215_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_1152_1215_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_1152_1215_7_7 : label is 1152;
  attribute ram_addr_end of bram_bank0_reg_1152_1215_7_7 : label is 1215;
  attribute ram_slice_begin of bram_bank0_reg_1152_1215_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_1152_1215_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1216_1279_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1216_1279_0_2 : label is 1216;
  attribute ram_addr_end of bram_bank0_reg_1216_1279_0_2 : label is 1279;
  attribute ram_slice_begin of bram_bank0_reg_1216_1279_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_1216_1279_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1216_1279_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1216_1279_3_5 : label is 1216;
  attribute ram_addr_end of bram_bank0_reg_1216_1279_3_5 : label is 1279;
  attribute ram_slice_begin of bram_bank0_reg_1216_1279_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_1216_1279_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_1216_1279_6_6 : label is 1216;
  attribute ram_addr_end of bram_bank0_reg_1216_1279_6_6 : label is 1279;
  attribute ram_slice_begin of bram_bank0_reg_1216_1279_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_1216_1279_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_1216_1279_7_7 : label is 1216;
  attribute ram_addr_end of bram_bank0_reg_1216_1279_7_7 : label is 1279;
  attribute ram_slice_begin of bram_bank0_reg_1216_1279_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_1216_1279_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1280_1343_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1280_1343_0_2 : label is 1280;
  attribute ram_addr_end of bram_bank0_reg_1280_1343_0_2 : label is 1343;
  attribute ram_slice_begin of bram_bank0_reg_1280_1343_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_1280_1343_0_2 : label is 2;
  attribute SOFT_HLUTNM of bram_bank0_reg_1280_1343_0_2_i_2 : label is "soft_lutpair41";
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1280_1343_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1280_1343_3_5 : label is 1280;
  attribute ram_addr_end of bram_bank0_reg_1280_1343_3_5 : label is 1343;
  attribute ram_slice_begin of bram_bank0_reg_1280_1343_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_1280_1343_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_1280_1343_6_6 : label is 1280;
  attribute ram_addr_end of bram_bank0_reg_1280_1343_6_6 : label is 1343;
  attribute ram_slice_begin of bram_bank0_reg_1280_1343_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_1280_1343_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_1280_1343_7_7 : label is 1280;
  attribute ram_addr_end of bram_bank0_reg_1280_1343_7_7 : label is 1343;
  attribute ram_slice_begin of bram_bank0_reg_1280_1343_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_1280_1343_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_128_191_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of bram_bank0_reg_128_191_0_2 : label is 191;
  attribute ram_slice_begin of bram_bank0_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_128_191_0_2 : label is 2;
  attribute SOFT_HLUTNM of bram_bank0_reg_128_191_0_2_i_2 : label is "soft_lutpair1";
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_128_191_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_128_191_3_5 : label is 128;
  attribute ram_addr_end of bram_bank0_reg_128_191_3_5 : label is 191;
  attribute ram_slice_begin of bram_bank0_reg_128_191_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_128_191_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_128_191_6_6 : label is 128;
  attribute ram_addr_end of bram_bank0_reg_128_191_6_6 : label is 191;
  attribute ram_slice_begin of bram_bank0_reg_128_191_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_128_191_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_128_191_7_7 : label is 128;
  attribute ram_addr_end of bram_bank0_reg_128_191_7_7 : label is 191;
  attribute ram_slice_begin of bram_bank0_reg_128_191_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1344_1407_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1344_1407_0_2 : label is 1344;
  attribute ram_addr_end of bram_bank0_reg_1344_1407_0_2 : label is 1407;
  attribute ram_slice_begin of bram_bank0_reg_1344_1407_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_1344_1407_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1344_1407_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1344_1407_3_5 : label is 1344;
  attribute ram_addr_end of bram_bank0_reg_1344_1407_3_5 : label is 1407;
  attribute ram_slice_begin of bram_bank0_reg_1344_1407_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_1344_1407_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_1344_1407_6_6 : label is 1344;
  attribute ram_addr_end of bram_bank0_reg_1344_1407_6_6 : label is 1407;
  attribute ram_slice_begin of bram_bank0_reg_1344_1407_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_1344_1407_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_1344_1407_7_7 : label is 1344;
  attribute ram_addr_end of bram_bank0_reg_1344_1407_7_7 : label is 1407;
  attribute ram_slice_begin of bram_bank0_reg_1344_1407_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_1344_1407_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1408_1471_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1408_1471_0_2 : label is 1408;
  attribute ram_addr_end of bram_bank0_reg_1408_1471_0_2 : label is 1471;
  attribute ram_slice_begin of bram_bank0_reg_1408_1471_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_1408_1471_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1408_1471_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1408_1471_3_5 : label is 1408;
  attribute ram_addr_end of bram_bank0_reg_1408_1471_3_5 : label is 1471;
  attribute ram_slice_begin of bram_bank0_reg_1408_1471_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_1408_1471_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_1408_1471_6_6 : label is 1408;
  attribute ram_addr_end of bram_bank0_reg_1408_1471_6_6 : label is 1471;
  attribute ram_slice_begin of bram_bank0_reg_1408_1471_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_1408_1471_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_1408_1471_7_7 : label is 1408;
  attribute ram_addr_end of bram_bank0_reg_1408_1471_7_7 : label is 1471;
  attribute ram_slice_begin of bram_bank0_reg_1408_1471_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_1408_1471_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1472_1535_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1472_1535_0_2 : label is 1472;
  attribute ram_addr_end of bram_bank0_reg_1472_1535_0_2 : label is 1535;
  attribute ram_slice_begin of bram_bank0_reg_1472_1535_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_1472_1535_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1472_1535_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1472_1535_3_5 : label is 1472;
  attribute ram_addr_end of bram_bank0_reg_1472_1535_3_5 : label is 1535;
  attribute ram_slice_begin of bram_bank0_reg_1472_1535_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_1472_1535_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_1472_1535_6_6 : label is 1472;
  attribute ram_addr_end of bram_bank0_reg_1472_1535_6_6 : label is 1535;
  attribute ram_slice_begin of bram_bank0_reg_1472_1535_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_1472_1535_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_1472_1535_7_7 : label is 1472;
  attribute ram_addr_end of bram_bank0_reg_1472_1535_7_7 : label is 1535;
  attribute ram_slice_begin of bram_bank0_reg_1472_1535_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_1472_1535_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1536_1599_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1536_1599_0_2 : label is 1536;
  attribute ram_addr_end of bram_bank0_reg_1536_1599_0_2 : label is 1599;
  attribute ram_slice_begin of bram_bank0_reg_1536_1599_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_1536_1599_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1536_1599_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1536_1599_3_5 : label is 1536;
  attribute ram_addr_end of bram_bank0_reg_1536_1599_3_5 : label is 1599;
  attribute ram_slice_begin of bram_bank0_reg_1536_1599_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_1536_1599_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_1536_1599_6_6 : label is 1536;
  attribute ram_addr_end of bram_bank0_reg_1536_1599_6_6 : label is 1599;
  attribute ram_slice_begin of bram_bank0_reg_1536_1599_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_1536_1599_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_1536_1599_7_7 : label is 1536;
  attribute ram_addr_end of bram_bank0_reg_1536_1599_7_7 : label is 1599;
  attribute ram_slice_begin of bram_bank0_reg_1536_1599_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_1536_1599_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1600_1663_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1600_1663_0_2 : label is 1600;
  attribute ram_addr_end of bram_bank0_reg_1600_1663_0_2 : label is 1663;
  attribute ram_slice_begin of bram_bank0_reg_1600_1663_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_1600_1663_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1600_1663_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1600_1663_3_5 : label is 1600;
  attribute ram_addr_end of bram_bank0_reg_1600_1663_3_5 : label is 1663;
  attribute ram_slice_begin of bram_bank0_reg_1600_1663_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_1600_1663_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_1600_1663_6_6 : label is 1600;
  attribute ram_addr_end of bram_bank0_reg_1600_1663_6_6 : label is 1663;
  attribute ram_slice_begin of bram_bank0_reg_1600_1663_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_1600_1663_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_1600_1663_7_7 : label is 1600;
  attribute ram_addr_end of bram_bank0_reg_1600_1663_7_7 : label is 1663;
  attribute ram_slice_begin of bram_bank0_reg_1600_1663_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_1600_1663_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1664_1727_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1664_1727_0_2 : label is 1664;
  attribute ram_addr_end of bram_bank0_reg_1664_1727_0_2 : label is 1727;
  attribute ram_slice_begin of bram_bank0_reg_1664_1727_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_1664_1727_0_2 : label is 2;
  attribute SOFT_HLUTNM of bram_bank0_reg_1664_1727_0_2_i_2 : label is "soft_lutpair41";
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1664_1727_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1664_1727_3_5 : label is 1664;
  attribute ram_addr_end of bram_bank0_reg_1664_1727_3_5 : label is 1727;
  attribute ram_slice_begin of bram_bank0_reg_1664_1727_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_1664_1727_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_1664_1727_6_6 : label is 1664;
  attribute ram_addr_end of bram_bank0_reg_1664_1727_6_6 : label is 1727;
  attribute ram_slice_begin of bram_bank0_reg_1664_1727_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_1664_1727_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_1664_1727_7_7 : label is 1664;
  attribute ram_addr_end of bram_bank0_reg_1664_1727_7_7 : label is 1727;
  attribute ram_slice_begin of bram_bank0_reg_1664_1727_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_1664_1727_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1728_1791_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1728_1791_0_2 : label is 1728;
  attribute ram_addr_end of bram_bank0_reg_1728_1791_0_2 : label is 1791;
  attribute ram_slice_begin of bram_bank0_reg_1728_1791_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_1728_1791_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1728_1791_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1728_1791_3_5 : label is 1728;
  attribute ram_addr_end of bram_bank0_reg_1728_1791_3_5 : label is 1791;
  attribute ram_slice_begin of bram_bank0_reg_1728_1791_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_1728_1791_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_1728_1791_6_6 : label is 1728;
  attribute ram_addr_end of bram_bank0_reg_1728_1791_6_6 : label is 1791;
  attribute ram_slice_begin of bram_bank0_reg_1728_1791_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_1728_1791_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_1728_1791_7_7 : label is 1728;
  attribute ram_addr_end of bram_bank0_reg_1728_1791_7_7 : label is 1791;
  attribute ram_slice_begin of bram_bank0_reg_1728_1791_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_1728_1791_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1792_1855_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1792_1855_0_2 : label is 1792;
  attribute ram_addr_end of bram_bank0_reg_1792_1855_0_2 : label is 1855;
  attribute ram_slice_begin of bram_bank0_reg_1792_1855_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_1792_1855_0_2 : label is 2;
  attribute SOFT_HLUTNM of bram_bank0_reg_1792_1855_0_2_i_2 : label is "soft_lutpair40";
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1792_1855_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1792_1855_3_5 : label is 1792;
  attribute ram_addr_end of bram_bank0_reg_1792_1855_3_5 : label is 1855;
  attribute ram_slice_begin of bram_bank0_reg_1792_1855_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_1792_1855_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_1792_1855_6_6 : label is 1792;
  attribute ram_addr_end of bram_bank0_reg_1792_1855_6_6 : label is 1855;
  attribute ram_slice_begin of bram_bank0_reg_1792_1855_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_1792_1855_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_1792_1855_7_7 : label is 1792;
  attribute ram_addr_end of bram_bank0_reg_1792_1855_7_7 : label is 1855;
  attribute ram_slice_begin of bram_bank0_reg_1792_1855_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_1792_1855_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1856_1919_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1856_1919_0_2 : label is 1856;
  attribute ram_addr_end of bram_bank0_reg_1856_1919_0_2 : label is 1919;
  attribute ram_slice_begin of bram_bank0_reg_1856_1919_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_1856_1919_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1856_1919_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1856_1919_3_5 : label is 1856;
  attribute ram_addr_end of bram_bank0_reg_1856_1919_3_5 : label is 1919;
  attribute ram_slice_begin of bram_bank0_reg_1856_1919_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_1856_1919_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_1856_1919_6_6 : label is 1856;
  attribute ram_addr_end of bram_bank0_reg_1856_1919_6_6 : label is 1919;
  attribute ram_slice_begin of bram_bank0_reg_1856_1919_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_1856_1919_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_1856_1919_7_7 : label is 1856;
  attribute ram_addr_end of bram_bank0_reg_1856_1919_7_7 : label is 1919;
  attribute ram_slice_begin of bram_bank0_reg_1856_1919_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_1856_1919_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1920_1983_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1920_1983_0_2 : label is 1920;
  attribute ram_addr_end of bram_bank0_reg_1920_1983_0_2 : label is 1983;
  attribute ram_slice_begin of bram_bank0_reg_1920_1983_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_1920_1983_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1920_1983_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1920_1983_3_5 : label is 1920;
  attribute ram_addr_end of bram_bank0_reg_1920_1983_3_5 : label is 1983;
  attribute ram_slice_begin of bram_bank0_reg_1920_1983_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_1920_1983_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_1920_1983_6_6 : label is 1920;
  attribute ram_addr_end of bram_bank0_reg_1920_1983_6_6 : label is 1983;
  attribute ram_slice_begin of bram_bank0_reg_1920_1983_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_1920_1983_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_1920_1983_7_7 : label is 1920;
  attribute ram_addr_end of bram_bank0_reg_1920_1983_7_7 : label is 1983;
  attribute ram_slice_begin of bram_bank0_reg_1920_1983_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_1920_1983_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_192_255_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of bram_bank0_reg_192_255_0_2 : label is 255;
  attribute ram_slice_begin of bram_bank0_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_192_255_0_2 : label is 2;
  attribute SOFT_HLUTNM of bram_bank0_reg_192_255_0_2_i_2 : label is "soft_lutpair33";
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_192_255_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_192_255_3_5 : label is 192;
  attribute ram_addr_end of bram_bank0_reg_192_255_3_5 : label is 255;
  attribute ram_slice_begin of bram_bank0_reg_192_255_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_192_255_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_192_255_6_6 : label is 192;
  attribute ram_addr_end of bram_bank0_reg_192_255_6_6 : label is 255;
  attribute ram_slice_begin of bram_bank0_reg_192_255_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_192_255_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_192_255_7_7 : label is 192;
  attribute ram_addr_end of bram_bank0_reg_192_255_7_7 : label is 255;
  attribute ram_slice_begin of bram_bank0_reg_192_255_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1984_2047_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1984_2047_0_2 : label is 1984;
  attribute ram_addr_end of bram_bank0_reg_1984_2047_0_2 : label is 2047;
  attribute ram_slice_begin of bram_bank0_reg_1984_2047_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_1984_2047_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_1984_2047_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_1984_2047_3_5 : label is 1984;
  attribute ram_addr_end of bram_bank0_reg_1984_2047_3_5 : label is 2047;
  attribute ram_slice_begin of bram_bank0_reg_1984_2047_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_1984_2047_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_1984_2047_6_6 : label is 1984;
  attribute ram_addr_end of bram_bank0_reg_1984_2047_6_6 : label is 2047;
  attribute ram_slice_begin of bram_bank0_reg_1984_2047_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_1984_2047_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_1984_2047_7_7 : label is 1984;
  attribute ram_addr_end of bram_bank0_reg_1984_2047_7_7 : label is 2047;
  attribute ram_slice_begin of bram_bank0_reg_1984_2047_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_1984_2047_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2048_2111_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2048_2111_0_2 : label is 2048;
  attribute ram_addr_end of bram_bank0_reg_2048_2111_0_2 : label is 2111;
  attribute ram_slice_begin of bram_bank0_reg_2048_2111_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_2048_2111_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2048_2111_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2048_2111_3_5 : label is 2048;
  attribute ram_addr_end of bram_bank0_reg_2048_2111_3_5 : label is 2111;
  attribute ram_slice_begin of bram_bank0_reg_2048_2111_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_2048_2111_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_2048_2111_6_6 : label is 2048;
  attribute ram_addr_end of bram_bank0_reg_2048_2111_6_6 : label is 2111;
  attribute ram_slice_begin of bram_bank0_reg_2048_2111_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_2048_2111_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_2048_2111_7_7 : label is 2048;
  attribute ram_addr_end of bram_bank0_reg_2048_2111_7_7 : label is 2111;
  attribute ram_slice_begin of bram_bank0_reg_2048_2111_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_2048_2111_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2112_2175_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2112_2175_0_2 : label is 2112;
  attribute ram_addr_end of bram_bank0_reg_2112_2175_0_2 : label is 2175;
  attribute ram_slice_begin of bram_bank0_reg_2112_2175_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_2112_2175_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2112_2175_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2112_2175_3_5 : label is 2112;
  attribute ram_addr_end of bram_bank0_reg_2112_2175_3_5 : label is 2175;
  attribute ram_slice_begin of bram_bank0_reg_2112_2175_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_2112_2175_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_2112_2175_6_6 : label is 2112;
  attribute ram_addr_end of bram_bank0_reg_2112_2175_6_6 : label is 2175;
  attribute ram_slice_begin of bram_bank0_reg_2112_2175_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_2112_2175_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_2112_2175_7_7 : label is 2112;
  attribute ram_addr_end of bram_bank0_reg_2112_2175_7_7 : label is 2175;
  attribute ram_slice_begin of bram_bank0_reg_2112_2175_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_2112_2175_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2176_2239_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2176_2239_0_2 : label is 2176;
  attribute ram_addr_end of bram_bank0_reg_2176_2239_0_2 : label is 2239;
  attribute ram_slice_begin of bram_bank0_reg_2176_2239_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_2176_2239_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2176_2239_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2176_2239_3_5 : label is 2176;
  attribute ram_addr_end of bram_bank0_reg_2176_2239_3_5 : label is 2239;
  attribute ram_slice_begin of bram_bank0_reg_2176_2239_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_2176_2239_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_2176_2239_6_6 : label is 2176;
  attribute ram_addr_end of bram_bank0_reg_2176_2239_6_6 : label is 2239;
  attribute ram_slice_begin of bram_bank0_reg_2176_2239_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_2176_2239_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_2176_2239_7_7 : label is 2176;
  attribute ram_addr_end of bram_bank0_reg_2176_2239_7_7 : label is 2239;
  attribute ram_slice_begin of bram_bank0_reg_2176_2239_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_2176_2239_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2240_2303_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2240_2303_0_2 : label is 2240;
  attribute ram_addr_end of bram_bank0_reg_2240_2303_0_2 : label is 2303;
  attribute ram_slice_begin of bram_bank0_reg_2240_2303_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_2240_2303_0_2 : label is 2;
  attribute SOFT_HLUTNM of bram_bank0_reg_2240_2303_0_2_i_2 : label is "soft_lutpair33";
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2240_2303_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2240_2303_3_5 : label is 2240;
  attribute ram_addr_end of bram_bank0_reg_2240_2303_3_5 : label is 2303;
  attribute ram_slice_begin of bram_bank0_reg_2240_2303_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_2240_2303_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_2240_2303_6_6 : label is 2240;
  attribute ram_addr_end of bram_bank0_reg_2240_2303_6_6 : label is 2303;
  attribute ram_slice_begin of bram_bank0_reg_2240_2303_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_2240_2303_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_2240_2303_7_7 : label is 2240;
  attribute ram_addr_end of bram_bank0_reg_2240_2303_7_7 : label is 2303;
  attribute ram_slice_begin of bram_bank0_reg_2240_2303_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_2240_2303_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2304_2367_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2304_2367_0_2 : label is 2304;
  attribute ram_addr_end of bram_bank0_reg_2304_2367_0_2 : label is 2367;
  attribute ram_slice_begin of bram_bank0_reg_2304_2367_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_2304_2367_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2304_2367_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2304_2367_3_5 : label is 2304;
  attribute ram_addr_end of bram_bank0_reg_2304_2367_3_5 : label is 2367;
  attribute ram_slice_begin of bram_bank0_reg_2304_2367_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_2304_2367_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_2304_2367_6_6 : label is 2304;
  attribute ram_addr_end of bram_bank0_reg_2304_2367_6_6 : label is 2367;
  attribute ram_slice_begin of bram_bank0_reg_2304_2367_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_2304_2367_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_2304_2367_7_7 : label is 2304;
  attribute ram_addr_end of bram_bank0_reg_2304_2367_7_7 : label is 2367;
  attribute ram_slice_begin of bram_bank0_reg_2304_2367_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_2304_2367_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2368_2431_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2368_2431_0_2 : label is 2368;
  attribute ram_addr_end of bram_bank0_reg_2368_2431_0_2 : label is 2431;
  attribute ram_slice_begin of bram_bank0_reg_2368_2431_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_2368_2431_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2368_2431_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2368_2431_3_5 : label is 2368;
  attribute ram_addr_end of bram_bank0_reg_2368_2431_3_5 : label is 2431;
  attribute ram_slice_begin of bram_bank0_reg_2368_2431_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_2368_2431_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_2368_2431_6_6 : label is 2368;
  attribute ram_addr_end of bram_bank0_reg_2368_2431_6_6 : label is 2431;
  attribute ram_slice_begin of bram_bank0_reg_2368_2431_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_2368_2431_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_2368_2431_7_7 : label is 2368;
  attribute ram_addr_end of bram_bank0_reg_2368_2431_7_7 : label is 2431;
  attribute ram_slice_begin of bram_bank0_reg_2368_2431_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_2368_2431_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2432_2495_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2432_2495_0_2 : label is 2432;
  attribute ram_addr_end of bram_bank0_reg_2432_2495_0_2 : label is 2495;
  attribute ram_slice_begin of bram_bank0_reg_2432_2495_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_2432_2495_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2432_2495_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2432_2495_3_5 : label is 2432;
  attribute ram_addr_end of bram_bank0_reg_2432_2495_3_5 : label is 2495;
  attribute ram_slice_begin of bram_bank0_reg_2432_2495_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_2432_2495_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_2432_2495_6_6 : label is 2432;
  attribute ram_addr_end of bram_bank0_reg_2432_2495_6_6 : label is 2495;
  attribute ram_slice_begin of bram_bank0_reg_2432_2495_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_2432_2495_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_2432_2495_7_7 : label is 2432;
  attribute ram_addr_end of bram_bank0_reg_2432_2495_7_7 : label is 2495;
  attribute ram_slice_begin of bram_bank0_reg_2432_2495_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_2432_2495_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2496_2559_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2496_2559_0_2 : label is 2496;
  attribute ram_addr_end of bram_bank0_reg_2496_2559_0_2 : label is 2559;
  attribute ram_slice_begin of bram_bank0_reg_2496_2559_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_2496_2559_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2496_2559_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2496_2559_3_5 : label is 2496;
  attribute ram_addr_end of bram_bank0_reg_2496_2559_3_5 : label is 2559;
  attribute ram_slice_begin of bram_bank0_reg_2496_2559_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_2496_2559_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_2496_2559_6_6 : label is 2496;
  attribute ram_addr_end of bram_bank0_reg_2496_2559_6_6 : label is 2559;
  attribute ram_slice_begin of bram_bank0_reg_2496_2559_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_2496_2559_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_2496_2559_7_7 : label is 2496;
  attribute ram_addr_end of bram_bank0_reg_2496_2559_7_7 : label is 2559;
  attribute ram_slice_begin of bram_bank0_reg_2496_2559_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_2496_2559_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2560_2623_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2560_2623_0_2 : label is 2560;
  attribute ram_addr_end of bram_bank0_reg_2560_2623_0_2 : label is 2623;
  attribute ram_slice_begin of bram_bank0_reg_2560_2623_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_2560_2623_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2560_2623_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2560_2623_3_5 : label is 2560;
  attribute ram_addr_end of bram_bank0_reg_2560_2623_3_5 : label is 2623;
  attribute ram_slice_begin of bram_bank0_reg_2560_2623_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_2560_2623_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_2560_2623_6_6 : label is 2560;
  attribute ram_addr_end of bram_bank0_reg_2560_2623_6_6 : label is 2623;
  attribute ram_slice_begin of bram_bank0_reg_2560_2623_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_2560_2623_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_2560_2623_7_7 : label is 2560;
  attribute ram_addr_end of bram_bank0_reg_2560_2623_7_7 : label is 2623;
  attribute ram_slice_begin of bram_bank0_reg_2560_2623_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_2560_2623_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_256_319_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_256_319_0_2 : label is 256;
  attribute ram_addr_end of bram_bank0_reg_256_319_0_2 : label is 319;
  attribute ram_slice_begin of bram_bank0_reg_256_319_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_256_319_0_2 : label is 2;
  attribute SOFT_HLUTNM of bram_bank0_reg_256_319_0_2_i_2 : label is "soft_lutpair0";
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_256_319_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_256_319_3_5 : label is 256;
  attribute ram_addr_end of bram_bank0_reg_256_319_3_5 : label is 319;
  attribute ram_slice_begin of bram_bank0_reg_256_319_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_256_319_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_256_319_6_6 : label is 256;
  attribute ram_addr_end of bram_bank0_reg_256_319_6_6 : label is 319;
  attribute ram_slice_begin of bram_bank0_reg_256_319_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_256_319_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_256_319_7_7 : label is 256;
  attribute ram_addr_end of bram_bank0_reg_256_319_7_7 : label is 319;
  attribute ram_slice_begin of bram_bank0_reg_256_319_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2624_2687_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2624_2687_0_2 : label is 2624;
  attribute ram_addr_end of bram_bank0_reg_2624_2687_0_2 : label is 2687;
  attribute ram_slice_begin of bram_bank0_reg_2624_2687_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_2624_2687_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2624_2687_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2624_2687_3_5 : label is 2624;
  attribute ram_addr_end of bram_bank0_reg_2624_2687_3_5 : label is 2687;
  attribute ram_slice_begin of bram_bank0_reg_2624_2687_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_2624_2687_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_2624_2687_6_6 : label is 2624;
  attribute ram_addr_end of bram_bank0_reg_2624_2687_6_6 : label is 2687;
  attribute ram_slice_begin of bram_bank0_reg_2624_2687_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_2624_2687_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_2624_2687_7_7 : label is 2624;
  attribute ram_addr_end of bram_bank0_reg_2624_2687_7_7 : label is 2687;
  attribute ram_slice_begin of bram_bank0_reg_2624_2687_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_2624_2687_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2688_2751_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2688_2751_0_2 : label is 2688;
  attribute ram_addr_end of bram_bank0_reg_2688_2751_0_2 : label is 2751;
  attribute ram_slice_begin of bram_bank0_reg_2688_2751_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_2688_2751_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2688_2751_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2688_2751_3_5 : label is 2688;
  attribute ram_addr_end of bram_bank0_reg_2688_2751_3_5 : label is 2751;
  attribute ram_slice_begin of bram_bank0_reg_2688_2751_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_2688_2751_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_2688_2751_6_6 : label is 2688;
  attribute ram_addr_end of bram_bank0_reg_2688_2751_6_6 : label is 2751;
  attribute ram_slice_begin of bram_bank0_reg_2688_2751_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_2688_2751_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_2688_2751_7_7 : label is 2688;
  attribute ram_addr_end of bram_bank0_reg_2688_2751_7_7 : label is 2751;
  attribute ram_slice_begin of bram_bank0_reg_2688_2751_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_2688_2751_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2752_2815_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2752_2815_0_2 : label is 2752;
  attribute ram_addr_end of bram_bank0_reg_2752_2815_0_2 : label is 2815;
  attribute ram_slice_begin of bram_bank0_reg_2752_2815_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_2752_2815_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2752_2815_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2752_2815_3_5 : label is 2752;
  attribute ram_addr_end of bram_bank0_reg_2752_2815_3_5 : label is 2815;
  attribute ram_slice_begin of bram_bank0_reg_2752_2815_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_2752_2815_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_2752_2815_6_6 : label is 2752;
  attribute ram_addr_end of bram_bank0_reg_2752_2815_6_6 : label is 2815;
  attribute ram_slice_begin of bram_bank0_reg_2752_2815_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_2752_2815_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_2752_2815_7_7 : label is 2752;
  attribute ram_addr_end of bram_bank0_reg_2752_2815_7_7 : label is 2815;
  attribute ram_slice_begin of bram_bank0_reg_2752_2815_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_2752_2815_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2816_2879_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2816_2879_0_2 : label is 2816;
  attribute ram_addr_end of bram_bank0_reg_2816_2879_0_2 : label is 2879;
  attribute ram_slice_begin of bram_bank0_reg_2816_2879_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_2816_2879_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2816_2879_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2816_2879_3_5 : label is 2816;
  attribute ram_addr_end of bram_bank0_reg_2816_2879_3_5 : label is 2879;
  attribute ram_slice_begin of bram_bank0_reg_2816_2879_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_2816_2879_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_2816_2879_6_6 : label is 2816;
  attribute ram_addr_end of bram_bank0_reg_2816_2879_6_6 : label is 2879;
  attribute ram_slice_begin of bram_bank0_reg_2816_2879_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_2816_2879_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_2816_2879_7_7 : label is 2816;
  attribute ram_addr_end of bram_bank0_reg_2816_2879_7_7 : label is 2879;
  attribute ram_slice_begin of bram_bank0_reg_2816_2879_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_2816_2879_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2880_2943_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2880_2943_0_2 : label is 2880;
  attribute ram_addr_end of bram_bank0_reg_2880_2943_0_2 : label is 2943;
  attribute ram_slice_begin of bram_bank0_reg_2880_2943_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_2880_2943_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2880_2943_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2880_2943_3_5 : label is 2880;
  attribute ram_addr_end of bram_bank0_reg_2880_2943_3_5 : label is 2943;
  attribute ram_slice_begin of bram_bank0_reg_2880_2943_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_2880_2943_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_2880_2943_6_6 : label is 2880;
  attribute ram_addr_end of bram_bank0_reg_2880_2943_6_6 : label is 2943;
  attribute ram_slice_begin of bram_bank0_reg_2880_2943_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_2880_2943_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_2880_2943_7_7 : label is 2880;
  attribute ram_addr_end of bram_bank0_reg_2880_2943_7_7 : label is 2943;
  attribute ram_slice_begin of bram_bank0_reg_2880_2943_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_2880_2943_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2944_3007_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2944_3007_0_2 : label is 2944;
  attribute ram_addr_end of bram_bank0_reg_2944_3007_0_2 : label is 3007;
  attribute ram_slice_begin of bram_bank0_reg_2944_3007_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_2944_3007_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_2944_3007_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_2944_3007_3_5 : label is 2944;
  attribute ram_addr_end of bram_bank0_reg_2944_3007_3_5 : label is 3007;
  attribute ram_slice_begin of bram_bank0_reg_2944_3007_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_2944_3007_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_2944_3007_6_6 : label is 2944;
  attribute ram_addr_end of bram_bank0_reg_2944_3007_6_6 : label is 3007;
  attribute ram_slice_begin of bram_bank0_reg_2944_3007_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_2944_3007_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_2944_3007_7_7 : label is 2944;
  attribute ram_addr_end of bram_bank0_reg_2944_3007_7_7 : label is 3007;
  attribute ram_slice_begin of bram_bank0_reg_2944_3007_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_2944_3007_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3008_3071_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3008_3071_0_2 : label is 3008;
  attribute ram_addr_end of bram_bank0_reg_3008_3071_0_2 : label is 3071;
  attribute ram_slice_begin of bram_bank0_reg_3008_3071_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_3008_3071_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3008_3071_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3008_3071_3_5 : label is 3008;
  attribute ram_addr_end of bram_bank0_reg_3008_3071_3_5 : label is 3071;
  attribute ram_slice_begin of bram_bank0_reg_3008_3071_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_3008_3071_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_3008_3071_6_6 : label is 3008;
  attribute ram_addr_end of bram_bank0_reg_3008_3071_6_6 : label is 3071;
  attribute ram_slice_begin of bram_bank0_reg_3008_3071_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_3008_3071_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_3008_3071_7_7 : label is 3008;
  attribute ram_addr_end of bram_bank0_reg_3008_3071_7_7 : label is 3071;
  attribute ram_slice_begin of bram_bank0_reg_3008_3071_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_3008_3071_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3072_3135_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3072_3135_0_2 : label is 3072;
  attribute ram_addr_end of bram_bank0_reg_3072_3135_0_2 : label is 3135;
  attribute ram_slice_begin of bram_bank0_reg_3072_3135_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_3072_3135_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3072_3135_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3072_3135_3_5 : label is 3072;
  attribute ram_addr_end of bram_bank0_reg_3072_3135_3_5 : label is 3135;
  attribute ram_slice_begin of bram_bank0_reg_3072_3135_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_3072_3135_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_3072_3135_6_6 : label is 3072;
  attribute ram_addr_end of bram_bank0_reg_3072_3135_6_6 : label is 3135;
  attribute ram_slice_begin of bram_bank0_reg_3072_3135_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_3072_3135_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_3072_3135_7_7 : label is 3072;
  attribute ram_addr_end of bram_bank0_reg_3072_3135_7_7 : label is 3135;
  attribute ram_slice_begin of bram_bank0_reg_3072_3135_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_3072_3135_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3136_3199_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3136_3199_0_2 : label is 3136;
  attribute ram_addr_end of bram_bank0_reg_3136_3199_0_2 : label is 3199;
  attribute ram_slice_begin of bram_bank0_reg_3136_3199_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_3136_3199_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3136_3199_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3136_3199_3_5 : label is 3136;
  attribute ram_addr_end of bram_bank0_reg_3136_3199_3_5 : label is 3199;
  attribute ram_slice_begin of bram_bank0_reg_3136_3199_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_3136_3199_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_3136_3199_6_6 : label is 3136;
  attribute ram_addr_end of bram_bank0_reg_3136_3199_6_6 : label is 3199;
  attribute ram_slice_begin of bram_bank0_reg_3136_3199_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_3136_3199_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_3136_3199_7_7 : label is 3136;
  attribute ram_addr_end of bram_bank0_reg_3136_3199_7_7 : label is 3199;
  attribute ram_slice_begin of bram_bank0_reg_3136_3199_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_3136_3199_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3200_3263_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3200_3263_0_2 : label is 3200;
  attribute ram_addr_end of bram_bank0_reg_3200_3263_0_2 : label is 3263;
  attribute ram_slice_begin of bram_bank0_reg_3200_3263_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_3200_3263_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3200_3263_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3200_3263_3_5 : label is 3200;
  attribute ram_addr_end of bram_bank0_reg_3200_3263_3_5 : label is 3263;
  attribute ram_slice_begin of bram_bank0_reg_3200_3263_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_3200_3263_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_3200_3263_6_6 : label is 3200;
  attribute ram_addr_end of bram_bank0_reg_3200_3263_6_6 : label is 3263;
  attribute ram_slice_begin of bram_bank0_reg_3200_3263_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_3200_3263_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_3200_3263_7_7 : label is 3200;
  attribute ram_addr_end of bram_bank0_reg_3200_3263_7_7 : label is 3263;
  attribute ram_slice_begin of bram_bank0_reg_3200_3263_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_3200_3263_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_320_383_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_320_383_0_2 : label is 320;
  attribute ram_addr_end of bram_bank0_reg_320_383_0_2 : label is 383;
  attribute ram_slice_begin of bram_bank0_reg_320_383_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_320_383_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_320_383_3_5 : label is 320;
  attribute ram_addr_end of bram_bank0_reg_320_383_3_5 : label is 383;
  attribute ram_slice_begin of bram_bank0_reg_320_383_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_320_383_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_320_383_6_6 : label is 320;
  attribute ram_addr_end of bram_bank0_reg_320_383_6_6 : label is 383;
  attribute ram_slice_begin of bram_bank0_reg_320_383_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_320_383_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_320_383_7_7 : label is 320;
  attribute ram_addr_end of bram_bank0_reg_320_383_7_7 : label is 383;
  attribute ram_slice_begin of bram_bank0_reg_320_383_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3264_3327_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3264_3327_0_2 : label is 3264;
  attribute ram_addr_end of bram_bank0_reg_3264_3327_0_2 : label is 3327;
  attribute ram_slice_begin of bram_bank0_reg_3264_3327_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_3264_3327_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3264_3327_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3264_3327_3_5 : label is 3264;
  attribute ram_addr_end of bram_bank0_reg_3264_3327_3_5 : label is 3327;
  attribute ram_slice_begin of bram_bank0_reg_3264_3327_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_3264_3327_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_3264_3327_6_6 : label is 3264;
  attribute ram_addr_end of bram_bank0_reg_3264_3327_6_6 : label is 3327;
  attribute ram_slice_begin of bram_bank0_reg_3264_3327_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_3264_3327_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_3264_3327_7_7 : label is 3264;
  attribute ram_addr_end of bram_bank0_reg_3264_3327_7_7 : label is 3327;
  attribute ram_slice_begin of bram_bank0_reg_3264_3327_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_3264_3327_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3328_3391_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3328_3391_0_2 : label is 3328;
  attribute ram_addr_end of bram_bank0_reg_3328_3391_0_2 : label is 3391;
  attribute ram_slice_begin of bram_bank0_reg_3328_3391_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_3328_3391_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3328_3391_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3328_3391_3_5 : label is 3328;
  attribute ram_addr_end of bram_bank0_reg_3328_3391_3_5 : label is 3391;
  attribute ram_slice_begin of bram_bank0_reg_3328_3391_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_3328_3391_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_3328_3391_6_6 : label is 3328;
  attribute ram_addr_end of bram_bank0_reg_3328_3391_6_6 : label is 3391;
  attribute ram_slice_begin of bram_bank0_reg_3328_3391_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_3328_3391_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_3328_3391_7_7 : label is 3328;
  attribute ram_addr_end of bram_bank0_reg_3328_3391_7_7 : label is 3391;
  attribute ram_slice_begin of bram_bank0_reg_3328_3391_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_3328_3391_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3392_3455_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3392_3455_0_2 : label is 3392;
  attribute ram_addr_end of bram_bank0_reg_3392_3455_0_2 : label is 3455;
  attribute ram_slice_begin of bram_bank0_reg_3392_3455_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_3392_3455_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3392_3455_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3392_3455_3_5 : label is 3392;
  attribute ram_addr_end of bram_bank0_reg_3392_3455_3_5 : label is 3455;
  attribute ram_slice_begin of bram_bank0_reg_3392_3455_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_3392_3455_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_3392_3455_6_6 : label is 3392;
  attribute ram_addr_end of bram_bank0_reg_3392_3455_6_6 : label is 3455;
  attribute ram_slice_begin of bram_bank0_reg_3392_3455_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_3392_3455_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_3392_3455_7_7 : label is 3392;
  attribute ram_addr_end of bram_bank0_reg_3392_3455_7_7 : label is 3455;
  attribute ram_slice_begin of bram_bank0_reg_3392_3455_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_3392_3455_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3456_3519_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3456_3519_0_2 : label is 3456;
  attribute ram_addr_end of bram_bank0_reg_3456_3519_0_2 : label is 3519;
  attribute ram_slice_begin of bram_bank0_reg_3456_3519_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_3456_3519_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3456_3519_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3456_3519_3_5 : label is 3456;
  attribute ram_addr_end of bram_bank0_reg_3456_3519_3_5 : label is 3519;
  attribute ram_slice_begin of bram_bank0_reg_3456_3519_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_3456_3519_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_3456_3519_6_6 : label is 3456;
  attribute ram_addr_end of bram_bank0_reg_3456_3519_6_6 : label is 3519;
  attribute ram_slice_begin of bram_bank0_reg_3456_3519_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_3456_3519_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_3456_3519_7_7 : label is 3456;
  attribute ram_addr_end of bram_bank0_reg_3456_3519_7_7 : label is 3519;
  attribute ram_slice_begin of bram_bank0_reg_3456_3519_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_3456_3519_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3520_3583_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3520_3583_0_2 : label is 3520;
  attribute ram_addr_end of bram_bank0_reg_3520_3583_0_2 : label is 3583;
  attribute ram_slice_begin of bram_bank0_reg_3520_3583_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_3520_3583_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3520_3583_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3520_3583_3_5 : label is 3520;
  attribute ram_addr_end of bram_bank0_reg_3520_3583_3_5 : label is 3583;
  attribute ram_slice_begin of bram_bank0_reg_3520_3583_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_3520_3583_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_3520_3583_6_6 : label is 3520;
  attribute ram_addr_end of bram_bank0_reg_3520_3583_6_6 : label is 3583;
  attribute ram_slice_begin of bram_bank0_reg_3520_3583_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_3520_3583_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_3520_3583_7_7 : label is 3520;
  attribute ram_addr_end of bram_bank0_reg_3520_3583_7_7 : label is 3583;
  attribute ram_slice_begin of bram_bank0_reg_3520_3583_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_3520_3583_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3584_3647_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3584_3647_0_2 : label is 3584;
  attribute ram_addr_end of bram_bank0_reg_3584_3647_0_2 : label is 3647;
  attribute ram_slice_begin of bram_bank0_reg_3584_3647_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_3584_3647_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3584_3647_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3584_3647_3_5 : label is 3584;
  attribute ram_addr_end of bram_bank0_reg_3584_3647_3_5 : label is 3647;
  attribute ram_slice_begin of bram_bank0_reg_3584_3647_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_3584_3647_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_3584_3647_6_6 : label is 3584;
  attribute ram_addr_end of bram_bank0_reg_3584_3647_6_6 : label is 3647;
  attribute ram_slice_begin of bram_bank0_reg_3584_3647_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_3584_3647_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_3584_3647_7_7 : label is 3584;
  attribute ram_addr_end of bram_bank0_reg_3584_3647_7_7 : label is 3647;
  attribute ram_slice_begin of bram_bank0_reg_3584_3647_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_3584_3647_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3648_3711_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3648_3711_0_2 : label is 3648;
  attribute ram_addr_end of bram_bank0_reg_3648_3711_0_2 : label is 3711;
  attribute ram_slice_begin of bram_bank0_reg_3648_3711_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_3648_3711_0_2 : label is 2;
  attribute SOFT_HLUTNM of bram_bank0_reg_3648_3711_0_2_i_2 : label is "soft_lutpair37";
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3648_3711_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3648_3711_3_5 : label is 3648;
  attribute ram_addr_end of bram_bank0_reg_3648_3711_3_5 : label is 3711;
  attribute ram_slice_begin of bram_bank0_reg_3648_3711_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_3648_3711_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_3648_3711_6_6 : label is 3648;
  attribute ram_addr_end of bram_bank0_reg_3648_3711_6_6 : label is 3711;
  attribute ram_slice_begin of bram_bank0_reg_3648_3711_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_3648_3711_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_3648_3711_7_7 : label is 3648;
  attribute ram_addr_end of bram_bank0_reg_3648_3711_7_7 : label is 3711;
  attribute ram_slice_begin of bram_bank0_reg_3648_3711_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_3648_3711_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3712_3775_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3712_3775_0_2 : label is 3712;
  attribute ram_addr_end of bram_bank0_reg_3712_3775_0_2 : label is 3775;
  attribute ram_slice_begin of bram_bank0_reg_3712_3775_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_3712_3775_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3712_3775_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3712_3775_3_5 : label is 3712;
  attribute ram_addr_end of bram_bank0_reg_3712_3775_3_5 : label is 3775;
  attribute ram_slice_begin of bram_bank0_reg_3712_3775_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_3712_3775_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_3712_3775_6_6 : label is 3712;
  attribute ram_addr_end of bram_bank0_reg_3712_3775_6_6 : label is 3775;
  attribute ram_slice_begin of bram_bank0_reg_3712_3775_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_3712_3775_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_3712_3775_7_7 : label is 3712;
  attribute ram_addr_end of bram_bank0_reg_3712_3775_7_7 : label is 3775;
  attribute ram_slice_begin of bram_bank0_reg_3712_3775_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_3712_3775_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3776_3839_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3776_3839_0_2 : label is 3776;
  attribute ram_addr_end of bram_bank0_reg_3776_3839_0_2 : label is 3839;
  attribute ram_slice_begin of bram_bank0_reg_3776_3839_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_3776_3839_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3776_3839_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3776_3839_3_5 : label is 3776;
  attribute ram_addr_end of bram_bank0_reg_3776_3839_3_5 : label is 3839;
  attribute ram_slice_begin of bram_bank0_reg_3776_3839_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_3776_3839_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_3776_3839_6_6 : label is 3776;
  attribute ram_addr_end of bram_bank0_reg_3776_3839_6_6 : label is 3839;
  attribute ram_slice_begin of bram_bank0_reg_3776_3839_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_3776_3839_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_3776_3839_7_7 : label is 3776;
  attribute ram_addr_end of bram_bank0_reg_3776_3839_7_7 : label is 3839;
  attribute ram_slice_begin of bram_bank0_reg_3776_3839_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_3776_3839_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3840_3903_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3840_3903_0_2 : label is 3840;
  attribute ram_addr_end of bram_bank0_reg_3840_3903_0_2 : label is 3903;
  attribute ram_slice_begin of bram_bank0_reg_3840_3903_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_3840_3903_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3840_3903_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3840_3903_3_5 : label is 3840;
  attribute ram_addr_end of bram_bank0_reg_3840_3903_3_5 : label is 3903;
  attribute ram_slice_begin of bram_bank0_reg_3840_3903_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_3840_3903_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_3840_3903_6_6 : label is 3840;
  attribute ram_addr_end of bram_bank0_reg_3840_3903_6_6 : label is 3903;
  attribute ram_slice_begin of bram_bank0_reg_3840_3903_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_3840_3903_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_3840_3903_7_7 : label is 3840;
  attribute ram_addr_end of bram_bank0_reg_3840_3903_7_7 : label is 3903;
  attribute ram_slice_begin of bram_bank0_reg_3840_3903_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_3840_3903_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_384_447_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_384_447_0_2 : label is 384;
  attribute ram_addr_end of bram_bank0_reg_384_447_0_2 : label is 447;
  attribute ram_slice_begin of bram_bank0_reg_384_447_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_384_447_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_384_447_3_5 : label is 384;
  attribute ram_addr_end of bram_bank0_reg_384_447_3_5 : label is 447;
  attribute ram_slice_begin of bram_bank0_reg_384_447_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_384_447_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_384_447_6_6 : label is 384;
  attribute ram_addr_end of bram_bank0_reg_384_447_6_6 : label is 447;
  attribute ram_slice_begin of bram_bank0_reg_384_447_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_384_447_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_384_447_7_7 : label is 384;
  attribute ram_addr_end of bram_bank0_reg_384_447_7_7 : label is 447;
  attribute ram_slice_begin of bram_bank0_reg_384_447_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3904_3967_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3904_3967_0_2 : label is 3904;
  attribute ram_addr_end of bram_bank0_reg_3904_3967_0_2 : label is 3967;
  attribute ram_slice_begin of bram_bank0_reg_3904_3967_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_3904_3967_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3904_3967_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3904_3967_3_5 : label is 3904;
  attribute ram_addr_end of bram_bank0_reg_3904_3967_3_5 : label is 3967;
  attribute ram_slice_begin of bram_bank0_reg_3904_3967_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_3904_3967_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_3904_3967_6_6 : label is 3904;
  attribute ram_addr_end of bram_bank0_reg_3904_3967_6_6 : label is 3967;
  attribute ram_slice_begin of bram_bank0_reg_3904_3967_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_3904_3967_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_3904_3967_7_7 : label is 3904;
  attribute ram_addr_end of bram_bank0_reg_3904_3967_7_7 : label is 3967;
  attribute ram_slice_begin of bram_bank0_reg_3904_3967_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_3904_3967_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3968_4031_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3968_4031_0_2 : label is 3968;
  attribute ram_addr_end of bram_bank0_reg_3968_4031_0_2 : label is 4031;
  attribute ram_slice_begin of bram_bank0_reg_3968_4031_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_3968_4031_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_3968_4031_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_3968_4031_3_5 : label is 3968;
  attribute ram_addr_end of bram_bank0_reg_3968_4031_3_5 : label is 4031;
  attribute ram_slice_begin of bram_bank0_reg_3968_4031_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_3968_4031_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_3968_4031_6_6 : label is 3968;
  attribute ram_addr_end of bram_bank0_reg_3968_4031_6_6 : label is 4031;
  attribute ram_slice_begin of bram_bank0_reg_3968_4031_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_3968_4031_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_3968_4031_7_7 : label is 3968;
  attribute ram_addr_end of bram_bank0_reg_3968_4031_7_7 : label is 4031;
  attribute ram_slice_begin of bram_bank0_reg_3968_4031_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_3968_4031_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_4032_4095_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_4032_4095_0_2 : label is 4032;
  attribute ram_addr_end of bram_bank0_reg_4032_4095_0_2 : label is 4095;
  attribute ram_slice_begin of bram_bank0_reg_4032_4095_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_4032_4095_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_4032_4095_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_4032_4095_3_5 : label is 4032;
  attribute ram_addr_end of bram_bank0_reg_4032_4095_3_5 : label is 4095;
  attribute ram_slice_begin of bram_bank0_reg_4032_4095_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_4032_4095_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_4032_4095_6_6 : label is 4032;
  attribute ram_addr_end of bram_bank0_reg_4032_4095_6_6 : label is 4095;
  attribute ram_slice_begin of bram_bank0_reg_4032_4095_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_4032_4095_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_4032_4095_7_7 : label is 4032;
  attribute ram_addr_end of bram_bank0_reg_4032_4095_7_7 : label is 4095;
  attribute ram_slice_begin of bram_bank0_reg_4032_4095_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_4032_4095_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_448_511_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_448_511_0_2 : label is 448;
  attribute ram_addr_end of bram_bank0_reg_448_511_0_2 : label is 511;
  attribute ram_slice_begin of bram_bank0_reg_448_511_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_448_511_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_448_511_3_5 : label is 448;
  attribute ram_addr_end of bram_bank0_reg_448_511_3_5 : label is 511;
  attribute ram_slice_begin of bram_bank0_reg_448_511_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_448_511_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_448_511_6_6 : label is 448;
  attribute ram_addr_end of bram_bank0_reg_448_511_6_6 : label is 511;
  attribute ram_slice_begin of bram_bank0_reg_448_511_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_448_511_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_448_511_7_7 : label is 448;
  attribute ram_addr_end of bram_bank0_reg_448_511_7_7 : label is 511;
  attribute ram_slice_begin of bram_bank0_reg_448_511_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_512_575_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_512_575_0_2 : label is 512;
  attribute ram_addr_end of bram_bank0_reg_512_575_0_2 : label is 575;
  attribute ram_slice_begin of bram_bank0_reg_512_575_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_512_575_0_2 : label is 2;
  attribute SOFT_HLUTNM of bram_bank0_reg_512_575_0_2_i_2 : label is "soft_lutpair1";
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_512_575_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_512_575_3_5 : label is 512;
  attribute ram_addr_end of bram_bank0_reg_512_575_3_5 : label is 575;
  attribute ram_slice_begin of bram_bank0_reg_512_575_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_512_575_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_512_575_6_6 : label is 512;
  attribute ram_addr_end of bram_bank0_reg_512_575_6_6 : label is 575;
  attribute ram_slice_begin of bram_bank0_reg_512_575_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_512_575_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_512_575_7_7 : label is 512;
  attribute ram_addr_end of bram_bank0_reg_512_575_7_7 : label is 575;
  attribute ram_slice_begin of bram_bank0_reg_512_575_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_576_639_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_576_639_0_2 : label is 576;
  attribute ram_addr_end of bram_bank0_reg_576_639_0_2 : label is 639;
  attribute ram_slice_begin of bram_bank0_reg_576_639_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_576_639_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_576_639_3_5 : label is 576;
  attribute ram_addr_end of bram_bank0_reg_576_639_3_5 : label is 639;
  attribute ram_slice_begin of bram_bank0_reg_576_639_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_576_639_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_576_639_6_6 : label is 576;
  attribute ram_addr_end of bram_bank0_reg_576_639_6_6 : label is 639;
  attribute ram_slice_begin of bram_bank0_reg_576_639_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_576_639_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_576_639_7_7 : label is 576;
  attribute ram_addr_end of bram_bank0_reg_576_639_7_7 : label is 639;
  attribute ram_slice_begin of bram_bank0_reg_576_639_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_640_703_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_640_703_0_2 : label is 640;
  attribute ram_addr_end of bram_bank0_reg_640_703_0_2 : label is 703;
  attribute ram_slice_begin of bram_bank0_reg_640_703_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_640_703_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_640_703_3_5 : label is 640;
  attribute ram_addr_end of bram_bank0_reg_640_703_3_5 : label is 703;
  attribute ram_slice_begin of bram_bank0_reg_640_703_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_640_703_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_640_703_6_6 : label is 640;
  attribute ram_addr_end of bram_bank0_reg_640_703_6_6 : label is 703;
  attribute ram_slice_begin of bram_bank0_reg_640_703_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_640_703_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_640_703_7_7 : label is 640;
  attribute ram_addr_end of bram_bank0_reg_640_703_7_7 : label is 703;
  attribute ram_slice_begin of bram_bank0_reg_640_703_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of bram_bank0_reg_64_127_0_2 : label is 127;
  attribute ram_slice_begin of bram_bank0_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_64_127_0_2 : label is 2;
  attribute SOFT_HLUTNM of bram_bank0_reg_64_127_0_2_i_2 : label is "soft_lutpair0";
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of bram_bank0_reg_64_127_3_5 : label is 127;
  attribute ram_slice_begin of bram_bank0_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of bram_bank0_reg_64_127_6_6 : label is 127;
  attribute ram_slice_begin of bram_bank0_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of bram_bank0_reg_64_127_7_7 : label is 127;
  attribute ram_slice_begin of bram_bank0_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_704_767_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_704_767_0_2 : label is 704;
  attribute ram_addr_end of bram_bank0_reg_704_767_0_2 : label is 767;
  attribute ram_slice_begin of bram_bank0_reg_704_767_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_704_767_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_704_767_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_704_767_3_5 : label is 704;
  attribute ram_addr_end of bram_bank0_reg_704_767_3_5 : label is 767;
  attribute ram_slice_begin of bram_bank0_reg_704_767_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_704_767_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_704_767_6_6 : label is 704;
  attribute ram_addr_end of bram_bank0_reg_704_767_6_6 : label is 767;
  attribute ram_slice_begin of bram_bank0_reg_704_767_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_704_767_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_704_767_7_7 : label is 704;
  attribute ram_addr_end of bram_bank0_reg_704_767_7_7 : label is 767;
  attribute ram_slice_begin of bram_bank0_reg_704_767_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_704_767_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_768_831_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_768_831_0_2 : label is 768;
  attribute ram_addr_end of bram_bank0_reg_768_831_0_2 : label is 831;
  attribute ram_slice_begin of bram_bank0_reg_768_831_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_768_831_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_768_831_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_768_831_3_5 : label is 768;
  attribute ram_addr_end of bram_bank0_reg_768_831_3_5 : label is 831;
  attribute ram_slice_begin of bram_bank0_reg_768_831_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_768_831_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_768_831_6_6 : label is 768;
  attribute ram_addr_end of bram_bank0_reg_768_831_6_6 : label is 831;
  attribute ram_slice_begin of bram_bank0_reg_768_831_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_768_831_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_768_831_7_7 : label is 768;
  attribute ram_addr_end of bram_bank0_reg_768_831_7_7 : label is 831;
  attribute ram_slice_begin of bram_bank0_reg_768_831_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_768_831_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_832_895_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_832_895_0_2 : label is 832;
  attribute ram_addr_end of bram_bank0_reg_832_895_0_2 : label is 895;
  attribute ram_slice_begin of bram_bank0_reg_832_895_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_832_895_0_2 : label is 2;
  attribute SOFT_HLUTNM of bram_bank0_reg_832_895_0_2_i_2 : label is "soft_lutpair2";
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_832_895_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_832_895_3_5 : label is 832;
  attribute ram_addr_end of bram_bank0_reg_832_895_3_5 : label is 895;
  attribute ram_slice_begin of bram_bank0_reg_832_895_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_832_895_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_832_895_6_6 : label is 832;
  attribute ram_addr_end of bram_bank0_reg_832_895_6_6 : label is 895;
  attribute ram_slice_begin of bram_bank0_reg_832_895_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_832_895_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_832_895_7_7 : label is 832;
  attribute ram_addr_end of bram_bank0_reg_832_895_7_7 : label is 895;
  attribute ram_slice_begin of bram_bank0_reg_832_895_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_832_895_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_896_959_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_896_959_0_2 : label is 896;
  attribute ram_addr_end of bram_bank0_reg_896_959_0_2 : label is 959;
  attribute ram_slice_begin of bram_bank0_reg_896_959_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_896_959_0_2 : label is 2;
  attribute SOFT_HLUTNM of bram_bank0_reg_896_959_0_2_i_2 : label is "soft_lutpair40";
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_896_959_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_896_959_3_5 : label is 896;
  attribute ram_addr_end of bram_bank0_reg_896_959_3_5 : label is 959;
  attribute ram_slice_begin of bram_bank0_reg_896_959_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_896_959_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_896_959_6_6 : label is 896;
  attribute ram_addr_end of bram_bank0_reg_896_959_6_6 : label is 959;
  attribute ram_slice_begin of bram_bank0_reg_896_959_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_896_959_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_896_959_7_7 : label is 896;
  attribute ram_addr_end of bram_bank0_reg_896_959_7_7 : label is 959;
  attribute ram_slice_begin of bram_bank0_reg_896_959_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_896_959_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_960_1023_0_2 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_960_1023_0_2 : label is 960;
  attribute ram_addr_end of bram_bank0_reg_960_1023_0_2 : label is 1023;
  attribute ram_slice_begin of bram_bank0_reg_960_1023_0_2 : label is 0;
  attribute ram_slice_end of bram_bank0_reg_960_1023_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank0_reg_960_1023_3_5 : label is "";
  attribute ram_addr_begin of bram_bank0_reg_960_1023_3_5 : label is 960;
  attribute ram_addr_end of bram_bank0_reg_960_1023_3_5 : label is 1023;
  attribute ram_slice_begin of bram_bank0_reg_960_1023_3_5 : label is 3;
  attribute ram_slice_end of bram_bank0_reg_960_1023_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank0_reg_960_1023_6_6 : label is 960;
  attribute ram_addr_end of bram_bank0_reg_960_1023_6_6 : label is 1023;
  attribute ram_slice_begin of bram_bank0_reg_960_1023_6_6 : label is 6;
  attribute ram_slice_end of bram_bank0_reg_960_1023_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank0_reg_960_1023_7_7 : label is 960;
  attribute ram_addr_end of bram_bank0_reg_960_1023_7_7 : label is 1023;
  attribute ram_slice_begin of bram_bank0_reg_960_1023_7_7 : label is 7;
  attribute ram_slice_end of bram_bank0_reg_960_1023_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end of bram_bank1_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin of bram_bank1_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of bram_bank1_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of bram_bank1_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of bram_bank1_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of bram_bank1_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of bram_bank1_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of bram_bank1_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1024_1087_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1024_1087_0_2 : label is 1024;
  attribute ram_addr_end of bram_bank1_reg_1024_1087_0_2 : label is 1087;
  attribute ram_slice_begin of bram_bank1_reg_1024_1087_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_1024_1087_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1024_1087_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1024_1087_3_5 : label is 1024;
  attribute ram_addr_end of bram_bank1_reg_1024_1087_3_5 : label is 1087;
  attribute ram_slice_begin of bram_bank1_reg_1024_1087_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_1024_1087_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_1024_1087_6_6 : label is 1024;
  attribute ram_addr_end of bram_bank1_reg_1024_1087_6_6 : label is 1087;
  attribute ram_slice_begin of bram_bank1_reg_1024_1087_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_1024_1087_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_1024_1087_7_7 : label is 1024;
  attribute ram_addr_end of bram_bank1_reg_1024_1087_7_7 : label is 1087;
  attribute ram_slice_begin of bram_bank1_reg_1024_1087_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_1024_1087_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1088_1151_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1088_1151_0_2 : label is 1088;
  attribute ram_addr_end of bram_bank1_reg_1088_1151_0_2 : label is 1151;
  attribute ram_slice_begin of bram_bank1_reg_1088_1151_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_1088_1151_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1088_1151_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1088_1151_3_5 : label is 1088;
  attribute ram_addr_end of bram_bank1_reg_1088_1151_3_5 : label is 1151;
  attribute ram_slice_begin of bram_bank1_reg_1088_1151_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_1088_1151_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_1088_1151_6_6 : label is 1088;
  attribute ram_addr_end of bram_bank1_reg_1088_1151_6_6 : label is 1151;
  attribute ram_slice_begin of bram_bank1_reg_1088_1151_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_1088_1151_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_1088_1151_7_7 : label is 1088;
  attribute ram_addr_end of bram_bank1_reg_1088_1151_7_7 : label is 1151;
  attribute ram_slice_begin of bram_bank1_reg_1088_1151_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_1088_1151_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1152_1215_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1152_1215_0_2 : label is 1152;
  attribute ram_addr_end of bram_bank1_reg_1152_1215_0_2 : label is 1215;
  attribute ram_slice_begin of bram_bank1_reg_1152_1215_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_1152_1215_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1152_1215_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1152_1215_3_5 : label is 1152;
  attribute ram_addr_end of bram_bank1_reg_1152_1215_3_5 : label is 1215;
  attribute ram_slice_begin of bram_bank1_reg_1152_1215_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_1152_1215_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_1152_1215_6_6 : label is 1152;
  attribute ram_addr_end of bram_bank1_reg_1152_1215_6_6 : label is 1215;
  attribute ram_slice_begin of bram_bank1_reg_1152_1215_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_1152_1215_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_1152_1215_7_7 : label is 1152;
  attribute ram_addr_end of bram_bank1_reg_1152_1215_7_7 : label is 1215;
  attribute ram_slice_begin of bram_bank1_reg_1152_1215_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_1152_1215_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1216_1279_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1216_1279_0_2 : label is 1216;
  attribute ram_addr_end of bram_bank1_reg_1216_1279_0_2 : label is 1279;
  attribute ram_slice_begin of bram_bank1_reg_1216_1279_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_1216_1279_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1216_1279_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1216_1279_3_5 : label is 1216;
  attribute ram_addr_end of bram_bank1_reg_1216_1279_3_5 : label is 1279;
  attribute ram_slice_begin of bram_bank1_reg_1216_1279_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_1216_1279_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_1216_1279_6_6 : label is 1216;
  attribute ram_addr_end of bram_bank1_reg_1216_1279_6_6 : label is 1279;
  attribute ram_slice_begin of bram_bank1_reg_1216_1279_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_1216_1279_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_1216_1279_7_7 : label is 1216;
  attribute ram_addr_end of bram_bank1_reg_1216_1279_7_7 : label is 1279;
  attribute ram_slice_begin of bram_bank1_reg_1216_1279_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_1216_1279_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1280_1343_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1280_1343_0_2 : label is 1280;
  attribute ram_addr_end of bram_bank1_reg_1280_1343_0_2 : label is 1343;
  attribute ram_slice_begin of bram_bank1_reg_1280_1343_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_1280_1343_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1280_1343_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1280_1343_3_5 : label is 1280;
  attribute ram_addr_end of bram_bank1_reg_1280_1343_3_5 : label is 1343;
  attribute ram_slice_begin of bram_bank1_reg_1280_1343_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_1280_1343_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_1280_1343_6_6 : label is 1280;
  attribute ram_addr_end of bram_bank1_reg_1280_1343_6_6 : label is 1343;
  attribute ram_slice_begin of bram_bank1_reg_1280_1343_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_1280_1343_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_1280_1343_7_7 : label is 1280;
  attribute ram_addr_end of bram_bank1_reg_1280_1343_7_7 : label is 1343;
  attribute ram_slice_begin of bram_bank1_reg_1280_1343_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_1280_1343_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_128_191_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of bram_bank1_reg_128_191_0_2 : label is 191;
  attribute ram_slice_begin of bram_bank1_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_128_191_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_128_191_3_5 : label is 128;
  attribute ram_addr_end of bram_bank1_reg_128_191_3_5 : label is 191;
  attribute ram_slice_begin of bram_bank1_reg_128_191_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_128_191_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_128_191_6_6 : label is 128;
  attribute ram_addr_end of bram_bank1_reg_128_191_6_6 : label is 191;
  attribute ram_slice_begin of bram_bank1_reg_128_191_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_128_191_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_128_191_7_7 : label is 128;
  attribute ram_addr_end of bram_bank1_reg_128_191_7_7 : label is 191;
  attribute ram_slice_begin of bram_bank1_reg_128_191_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1344_1407_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1344_1407_0_2 : label is 1344;
  attribute ram_addr_end of bram_bank1_reg_1344_1407_0_2 : label is 1407;
  attribute ram_slice_begin of bram_bank1_reg_1344_1407_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_1344_1407_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1344_1407_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1344_1407_3_5 : label is 1344;
  attribute ram_addr_end of bram_bank1_reg_1344_1407_3_5 : label is 1407;
  attribute ram_slice_begin of bram_bank1_reg_1344_1407_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_1344_1407_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_1344_1407_6_6 : label is 1344;
  attribute ram_addr_end of bram_bank1_reg_1344_1407_6_6 : label is 1407;
  attribute ram_slice_begin of bram_bank1_reg_1344_1407_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_1344_1407_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_1344_1407_7_7 : label is 1344;
  attribute ram_addr_end of bram_bank1_reg_1344_1407_7_7 : label is 1407;
  attribute ram_slice_begin of bram_bank1_reg_1344_1407_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_1344_1407_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1408_1471_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1408_1471_0_2 : label is 1408;
  attribute ram_addr_end of bram_bank1_reg_1408_1471_0_2 : label is 1471;
  attribute ram_slice_begin of bram_bank1_reg_1408_1471_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_1408_1471_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1408_1471_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1408_1471_3_5 : label is 1408;
  attribute ram_addr_end of bram_bank1_reg_1408_1471_3_5 : label is 1471;
  attribute ram_slice_begin of bram_bank1_reg_1408_1471_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_1408_1471_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_1408_1471_6_6 : label is 1408;
  attribute ram_addr_end of bram_bank1_reg_1408_1471_6_6 : label is 1471;
  attribute ram_slice_begin of bram_bank1_reg_1408_1471_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_1408_1471_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_1408_1471_7_7 : label is 1408;
  attribute ram_addr_end of bram_bank1_reg_1408_1471_7_7 : label is 1471;
  attribute ram_slice_begin of bram_bank1_reg_1408_1471_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_1408_1471_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1472_1535_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1472_1535_0_2 : label is 1472;
  attribute ram_addr_end of bram_bank1_reg_1472_1535_0_2 : label is 1535;
  attribute ram_slice_begin of bram_bank1_reg_1472_1535_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_1472_1535_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1472_1535_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1472_1535_3_5 : label is 1472;
  attribute ram_addr_end of bram_bank1_reg_1472_1535_3_5 : label is 1535;
  attribute ram_slice_begin of bram_bank1_reg_1472_1535_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_1472_1535_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_1472_1535_6_6 : label is 1472;
  attribute ram_addr_end of bram_bank1_reg_1472_1535_6_6 : label is 1535;
  attribute ram_slice_begin of bram_bank1_reg_1472_1535_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_1472_1535_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_1472_1535_7_7 : label is 1472;
  attribute ram_addr_end of bram_bank1_reg_1472_1535_7_7 : label is 1535;
  attribute ram_slice_begin of bram_bank1_reg_1472_1535_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_1472_1535_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1536_1599_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1536_1599_0_2 : label is 1536;
  attribute ram_addr_end of bram_bank1_reg_1536_1599_0_2 : label is 1599;
  attribute ram_slice_begin of bram_bank1_reg_1536_1599_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_1536_1599_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1536_1599_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1536_1599_3_5 : label is 1536;
  attribute ram_addr_end of bram_bank1_reg_1536_1599_3_5 : label is 1599;
  attribute ram_slice_begin of bram_bank1_reg_1536_1599_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_1536_1599_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_1536_1599_6_6 : label is 1536;
  attribute ram_addr_end of bram_bank1_reg_1536_1599_6_6 : label is 1599;
  attribute ram_slice_begin of bram_bank1_reg_1536_1599_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_1536_1599_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_1536_1599_7_7 : label is 1536;
  attribute ram_addr_end of bram_bank1_reg_1536_1599_7_7 : label is 1599;
  attribute ram_slice_begin of bram_bank1_reg_1536_1599_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_1536_1599_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1600_1663_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1600_1663_0_2 : label is 1600;
  attribute ram_addr_end of bram_bank1_reg_1600_1663_0_2 : label is 1663;
  attribute ram_slice_begin of bram_bank1_reg_1600_1663_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_1600_1663_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1600_1663_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1600_1663_3_5 : label is 1600;
  attribute ram_addr_end of bram_bank1_reg_1600_1663_3_5 : label is 1663;
  attribute ram_slice_begin of bram_bank1_reg_1600_1663_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_1600_1663_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_1600_1663_6_6 : label is 1600;
  attribute ram_addr_end of bram_bank1_reg_1600_1663_6_6 : label is 1663;
  attribute ram_slice_begin of bram_bank1_reg_1600_1663_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_1600_1663_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_1600_1663_7_7 : label is 1600;
  attribute ram_addr_end of bram_bank1_reg_1600_1663_7_7 : label is 1663;
  attribute ram_slice_begin of bram_bank1_reg_1600_1663_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_1600_1663_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1664_1727_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1664_1727_0_2 : label is 1664;
  attribute ram_addr_end of bram_bank1_reg_1664_1727_0_2 : label is 1727;
  attribute ram_slice_begin of bram_bank1_reg_1664_1727_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_1664_1727_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1664_1727_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1664_1727_3_5 : label is 1664;
  attribute ram_addr_end of bram_bank1_reg_1664_1727_3_5 : label is 1727;
  attribute ram_slice_begin of bram_bank1_reg_1664_1727_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_1664_1727_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_1664_1727_6_6 : label is 1664;
  attribute ram_addr_end of bram_bank1_reg_1664_1727_6_6 : label is 1727;
  attribute ram_slice_begin of bram_bank1_reg_1664_1727_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_1664_1727_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_1664_1727_7_7 : label is 1664;
  attribute ram_addr_end of bram_bank1_reg_1664_1727_7_7 : label is 1727;
  attribute ram_slice_begin of bram_bank1_reg_1664_1727_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_1664_1727_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1728_1791_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1728_1791_0_2 : label is 1728;
  attribute ram_addr_end of bram_bank1_reg_1728_1791_0_2 : label is 1791;
  attribute ram_slice_begin of bram_bank1_reg_1728_1791_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_1728_1791_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1728_1791_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1728_1791_3_5 : label is 1728;
  attribute ram_addr_end of bram_bank1_reg_1728_1791_3_5 : label is 1791;
  attribute ram_slice_begin of bram_bank1_reg_1728_1791_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_1728_1791_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_1728_1791_6_6 : label is 1728;
  attribute ram_addr_end of bram_bank1_reg_1728_1791_6_6 : label is 1791;
  attribute ram_slice_begin of bram_bank1_reg_1728_1791_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_1728_1791_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_1728_1791_7_7 : label is 1728;
  attribute ram_addr_end of bram_bank1_reg_1728_1791_7_7 : label is 1791;
  attribute ram_slice_begin of bram_bank1_reg_1728_1791_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_1728_1791_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1792_1855_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1792_1855_0_2 : label is 1792;
  attribute ram_addr_end of bram_bank1_reg_1792_1855_0_2 : label is 1855;
  attribute ram_slice_begin of bram_bank1_reg_1792_1855_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_1792_1855_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1792_1855_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1792_1855_3_5 : label is 1792;
  attribute ram_addr_end of bram_bank1_reg_1792_1855_3_5 : label is 1855;
  attribute ram_slice_begin of bram_bank1_reg_1792_1855_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_1792_1855_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_1792_1855_6_6 : label is 1792;
  attribute ram_addr_end of bram_bank1_reg_1792_1855_6_6 : label is 1855;
  attribute ram_slice_begin of bram_bank1_reg_1792_1855_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_1792_1855_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_1792_1855_7_7 : label is 1792;
  attribute ram_addr_end of bram_bank1_reg_1792_1855_7_7 : label is 1855;
  attribute ram_slice_begin of bram_bank1_reg_1792_1855_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_1792_1855_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1856_1919_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1856_1919_0_2 : label is 1856;
  attribute ram_addr_end of bram_bank1_reg_1856_1919_0_2 : label is 1919;
  attribute ram_slice_begin of bram_bank1_reg_1856_1919_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_1856_1919_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1856_1919_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1856_1919_3_5 : label is 1856;
  attribute ram_addr_end of bram_bank1_reg_1856_1919_3_5 : label is 1919;
  attribute ram_slice_begin of bram_bank1_reg_1856_1919_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_1856_1919_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_1856_1919_6_6 : label is 1856;
  attribute ram_addr_end of bram_bank1_reg_1856_1919_6_6 : label is 1919;
  attribute ram_slice_begin of bram_bank1_reg_1856_1919_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_1856_1919_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_1856_1919_7_7 : label is 1856;
  attribute ram_addr_end of bram_bank1_reg_1856_1919_7_7 : label is 1919;
  attribute ram_slice_begin of bram_bank1_reg_1856_1919_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_1856_1919_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1920_1983_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1920_1983_0_2 : label is 1920;
  attribute ram_addr_end of bram_bank1_reg_1920_1983_0_2 : label is 1983;
  attribute ram_slice_begin of bram_bank1_reg_1920_1983_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_1920_1983_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1920_1983_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1920_1983_3_5 : label is 1920;
  attribute ram_addr_end of bram_bank1_reg_1920_1983_3_5 : label is 1983;
  attribute ram_slice_begin of bram_bank1_reg_1920_1983_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_1920_1983_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_1920_1983_6_6 : label is 1920;
  attribute ram_addr_end of bram_bank1_reg_1920_1983_6_6 : label is 1983;
  attribute ram_slice_begin of bram_bank1_reg_1920_1983_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_1920_1983_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_1920_1983_7_7 : label is 1920;
  attribute ram_addr_end of bram_bank1_reg_1920_1983_7_7 : label is 1983;
  attribute ram_slice_begin of bram_bank1_reg_1920_1983_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_1920_1983_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_192_255_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of bram_bank1_reg_192_255_0_2 : label is 255;
  attribute ram_slice_begin of bram_bank1_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_192_255_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_192_255_3_5 : label is 192;
  attribute ram_addr_end of bram_bank1_reg_192_255_3_5 : label is 255;
  attribute ram_slice_begin of bram_bank1_reg_192_255_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_192_255_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_192_255_6_6 : label is 192;
  attribute ram_addr_end of bram_bank1_reg_192_255_6_6 : label is 255;
  attribute ram_slice_begin of bram_bank1_reg_192_255_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_192_255_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_192_255_7_7 : label is 192;
  attribute ram_addr_end of bram_bank1_reg_192_255_7_7 : label is 255;
  attribute ram_slice_begin of bram_bank1_reg_192_255_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1984_2047_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1984_2047_0_2 : label is 1984;
  attribute ram_addr_end of bram_bank1_reg_1984_2047_0_2 : label is 2047;
  attribute ram_slice_begin of bram_bank1_reg_1984_2047_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_1984_2047_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_1984_2047_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_1984_2047_3_5 : label is 1984;
  attribute ram_addr_end of bram_bank1_reg_1984_2047_3_5 : label is 2047;
  attribute ram_slice_begin of bram_bank1_reg_1984_2047_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_1984_2047_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_1984_2047_6_6 : label is 1984;
  attribute ram_addr_end of bram_bank1_reg_1984_2047_6_6 : label is 2047;
  attribute ram_slice_begin of bram_bank1_reg_1984_2047_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_1984_2047_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_1984_2047_7_7 : label is 1984;
  attribute ram_addr_end of bram_bank1_reg_1984_2047_7_7 : label is 2047;
  attribute ram_slice_begin of bram_bank1_reg_1984_2047_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_1984_2047_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2048_2111_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2048_2111_0_2 : label is 2048;
  attribute ram_addr_end of bram_bank1_reg_2048_2111_0_2 : label is 2111;
  attribute ram_slice_begin of bram_bank1_reg_2048_2111_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_2048_2111_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2048_2111_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2048_2111_3_5 : label is 2048;
  attribute ram_addr_end of bram_bank1_reg_2048_2111_3_5 : label is 2111;
  attribute ram_slice_begin of bram_bank1_reg_2048_2111_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_2048_2111_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_2048_2111_6_6 : label is 2048;
  attribute ram_addr_end of bram_bank1_reg_2048_2111_6_6 : label is 2111;
  attribute ram_slice_begin of bram_bank1_reg_2048_2111_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_2048_2111_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_2048_2111_7_7 : label is 2048;
  attribute ram_addr_end of bram_bank1_reg_2048_2111_7_7 : label is 2111;
  attribute ram_slice_begin of bram_bank1_reg_2048_2111_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_2048_2111_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2112_2175_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2112_2175_0_2 : label is 2112;
  attribute ram_addr_end of bram_bank1_reg_2112_2175_0_2 : label is 2175;
  attribute ram_slice_begin of bram_bank1_reg_2112_2175_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_2112_2175_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2112_2175_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2112_2175_3_5 : label is 2112;
  attribute ram_addr_end of bram_bank1_reg_2112_2175_3_5 : label is 2175;
  attribute ram_slice_begin of bram_bank1_reg_2112_2175_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_2112_2175_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_2112_2175_6_6 : label is 2112;
  attribute ram_addr_end of bram_bank1_reg_2112_2175_6_6 : label is 2175;
  attribute ram_slice_begin of bram_bank1_reg_2112_2175_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_2112_2175_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_2112_2175_7_7 : label is 2112;
  attribute ram_addr_end of bram_bank1_reg_2112_2175_7_7 : label is 2175;
  attribute ram_slice_begin of bram_bank1_reg_2112_2175_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_2112_2175_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2176_2239_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2176_2239_0_2 : label is 2176;
  attribute ram_addr_end of bram_bank1_reg_2176_2239_0_2 : label is 2239;
  attribute ram_slice_begin of bram_bank1_reg_2176_2239_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_2176_2239_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2176_2239_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2176_2239_3_5 : label is 2176;
  attribute ram_addr_end of bram_bank1_reg_2176_2239_3_5 : label is 2239;
  attribute ram_slice_begin of bram_bank1_reg_2176_2239_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_2176_2239_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_2176_2239_6_6 : label is 2176;
  attribute ram_addr_end of bram_bank1_reg_2176_2239_6_6 : label is 2239;
  attribute ram_slice_begin of bram_bank1_reg_2176_2239_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_2176_2239_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_2176_2239_7_7 : label is 2176;
  attribute ram_addr_end of bram_bank1_reg_2176_2239_7_7 : label is 2239;
  attribute ram_slice_begin of bram_bank1_reg_2176_2239_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_2176_2239_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2240_2303_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2240_2303_0_2 : label is 2240;
  attribute ram_addr_end of bram_bank1_reg_2240_2303_0_2 : label is 2303;
  attribute ram_slice_begin of bram_bank1_reg_2240_2303_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_2240_2303_0_2 : label is 2;
  attribute SOFT_HLUTNM of bram_bank1_reg_2240_2303_0_2_i_2 : label is "soft_lutpair37";
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2240_2303_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2240_2303_3_5 : label is 2240;
  attribute ram_addr_end of bram_bank1_reg_2240_2303_3_5 : label is 2303;
  attribute ram_slice_begin of bram_bank1_reg_2240_2303_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_2240_2303_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_2240_2303_6_6 : label is 2240;
  attribute ram_addr_end of bram_bank1_reg_2240_2303_6_6 : label is 2303;
  attribute ram_slice_begin of bram_bank1_reg_2240_2303_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_2240_2303_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_2240_2303_7_7 : label is 2240;
  attribute ram_addr_end of bram_bank1_reg_2240_2303_7_7 : label is 2303;
  attribute ram_slice_begin of bram_bank1_reg_2240_2303_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_2240_2303_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2304_2367_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2304_2367_0_2 : label is 2304;
  attribute ram_addr_end of bram_bank1_reg_2304_2367_0_2 : label is 2367;
  attribute ram_slice_begin of bram_bank1_reg_2304_2367_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_2304_2367_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2304_2367_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2304_2367_3_5 : label is 2304;
  attribute ram_addr_end of bram_bank1_reg_2304_2367_3_5 : label is 2367;
  attribute ram_slice_begin of bram_bank1_reg_2304_2367_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_2304_2367_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_2304_2367_6_6 : label is 2304;
  attribute ram_addr_end of bram_bank1_reg_2304_2367_6_6 : label is 2367;
  attribute ram_slice_begin of bram_bank1_reg_2304_2367_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_2304_2367_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_2304_2367_7_7 : label is 2304;
  attribute ram_addr_end of bram_bank1_reg_2304_2367_7_7 : label is 2367;
  attribute ram_slice_begin of bram_bank1_reg_2304_2367_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_2304_2367_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2368_2431_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2368_2431_0_2 : label is 2368;
  attribute ram_addr_end of bram_bank1_reg_2368_2431_0_2 : label is 2431;
  attribute ram_slice_begin of bram_bank1_reg_2368_2431_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_2368_2431_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2368_2431_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2368_2431_3_5 : label is 2368;
  attribute ram_addr_end of bram_bank1_reg_2368_2431_3_5 : label is 2431;
  attribute ram_slice_begin of bram_bank1_reg_2368_2431_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_2368_2431_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_2368_2431_6_6 : label is 2368;
  attribute ram_addr_end of bram_bank1_reg_2368_2431_6_6 : label is 2431;
  attribute ram_slice_begin of bram_bank1_reg_2368_2431_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_2368_2431_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_2368_2431_7_7 : label is 2368;
  attribute ram_addr_end of bram_bank1_reg_2368_2431_7_7 : label is 2431;
  attribute ram_slice_begin of bram_bank1_reg_2368_2431_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_2368_2431_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2432_2495_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2432_2495_0_2 : label is 2432;
  attribute ram_addr_end of bram_bank1_reg_2432_2495_0_2 : label is 2495;
  attribute ram_slice_begin of bram_bank1_reg_2432_2495_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_2432_2495_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2432_2495_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2432_2495_3_5 : label is 2432;
  attribute ram_addr_end of bram_bank1_reg_2432_2495_3_5 : label is 2495;
  attribute ram_slice_begin of bram_bank1_reg_2432_2495_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_2432_2495_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_2432_2495_6_6 : label is 2432;
  attribute ram_addr_end of bram_bank1_reg_2432_2495_6_6 : label is 2495;
  attribute ram_slice_begin of bram_bank1_reg_2432_2495_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_2432_2495_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_2432_2495_7_7 : label is 2432;
  attribute ram_addr_end of bram_bank1_reg_2432_2495_7_7 : label is 2495;
  attribute ram_slice_begin of bram_bank1_reg_2432_2495_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_2432_2495_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2496_2559_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2496_2559_0_2 : label is 2496;
  attribute ram_addr_end of bram_bank1_reg_2496_2559_0_2 : label is 2559;
  attribute ram_slice_begin of bram_bank1_reg_2496_2559_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_2496_2559_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2496_2559_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2496_2559_3_5 : label is 2496;
  attribute ram_addr_end of bram_bank1_reg_2496_2559_3_5 : label is 2559;
  attribute ram_slice_begin of bram_bank1_reg_2496_2559_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_2496_2559_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_2496_2559_6_6 : label is 2496;
  attribute ram_addr_end of bram_bank1_reg_2496_2559_6_6 : label is 2559;
  attribute ram_slice_begin of bram_bank1_reg_2496_2559_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_2496_2559_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_2496_2559_7_7 : label is 2496;
  attribute ram_addr_end of bram_bank1_reg_2496_2559_7_7 : label is 2559;
  attribute ram_slice_begin of bram_bank1_reg_2496_2559_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_2496_2559_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2560_2623_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2560_2623_0_2 : label is 2560;
  attribute ram_addr_end of bram_bank1_reg_2560_2623_0_2 : label is 2623;
  attribute ram_slice_begin of bram_bank1_reg_2560_2623_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_2560_2623_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2560_2623_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2560_2623_3_5 : label is 2560;
  attribute ram_addr_end of bram_bank1_reg_2560_2623_3_5 : label is 2623;
  attribute ram_slice_begin of bram_bank1_reg_2560_2623_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_2560_2623_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_2560_2623_6_6 : label is 2560;
  attribute ram_addr_end of bram_bank1_reg_2560_2623_6_6 : label is 2623;
  attribute ram_slice_begin of bram_bank1_reg_2560_2623_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_2560_2623_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_2560_2623_7_7 : label is 2560;
  attribute ram_addr_end of bram_bank1_reg_2560_2623_7_7 : label is 2623;
  attribute ram_slice_begin of bram_bank1_reg_2560_2623_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_2560_2623_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_256_319_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_256_319_0_2 : label is 256;
  attribute ram_addr_end of bram_bank1_reg_256_319_0_2 : label is 319;
  attribute ram_slice_begin of bram_bank1_reg_256_319_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_256_319_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_256_319_3_5 : label is 256;
  attribute ram_addr_end of bram_bank1_reg_256_319_3_5 : label is 319;
  attribute ram_slice_begin of bram_bank1_reg_256_319_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_256_319_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_256_319_6_6 : label is 256;
  attribute ram_addr_end of bram_bank1_reg_256_319_6_6 : label is 319;
  attribute ram_slice_begin of bram_bank1_reg_256_319_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_256_319_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_256_319_7_7 : label is 256;
  attribute ram_addr_end of bram_bank1_reg_256_319_7_7 : label is 319;
  attribute ram_slice_begin of bram_bank1_reg_256_319_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2624_2687_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2624_2687_0_2 : label is 2624;
  attribute ram_addr_end of bram_bank1_reg_2624_2687_0_2 : label is 2687;
  attribute ram_slice_begin of bram_bank1_reg_2624_2687_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_2624_2687_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2624_2687_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2624_2687_3_5 : label is 2624;
  attribute ram_addr_end of bram_bank1_reg_2624_2687_3_5 : label is 2687;
  attribute ram_slice_begin of bram_bank1_reg_2624_2687_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_2624_2687_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_2624_2687_6_6 : label is 2624;
  attribute ram_addr_end of bram_bank1_reg_2624_2687_6_6 : label is 2687;
  attribute ram_slice_begin of bram_bank1_reg_2624_2687_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_2624_2687_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_2624_2687_7_7 : label is 2624;
  attribute ram_addr_end of bram_bank1_reg_2624_2687_7_7 : label is 2687;
  attribute ram_slice_begin of bram_bank1_reg_2624_2687_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_2624_2687_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2688_2751_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2688_2751_0_2 : label is 2688;
  attribute ram_addr_end of bram_bank1_reg_2688_2751_0_2 : label is 2751;
  attribute ram_slice_begin of bram_bank1_reg_2688_2751_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_2688_2751_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2688_2751_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2688_2751_3_5 : label is 2688;
  attribute ram_addr_end of bram_bank1_reg_2688_2751_3_5 : label is 2751;
  attribute ram_slice_begin of bram_bank1_reg_2688_2751_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_2688_2751_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_2688_2751_6_6 : label is 2688;
  attribute ram_addr_end of bram_bank1_reg_2688_2751_6_6 : label is 2751;
  attribute ram_slice_begin of bram_bank1_reg_2688_2751_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_2688_2751_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_2688_2751_7_7 : label is 2688;
  attribute ram_addr_end of bram_bank1_reg_2688_2751_7_7 : label is 2751;
  attribute ram_slice_begin of bram_bank1_reg_2688_2751_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_2688_2751_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2752_2815_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2752_2815_0_2 : label is 2752;
  attribute ram_addr_end of bram_bank1_reg_2752_2815_0_2 : label is 2815;
  attribute ram_slice_begin of bram_bank1_reg_2752_2815_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_2752_2815_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2752_2815_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2752_2815_3_5 : label is 2752;
  attribute ram_addr_end of bram_bank1_reg_2752_2815_3_5 : label is 2815;
  attribute ram_slice_begin of bram_bank1_reg_2752_2815_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_2752_2815_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_2752_2815_6_6 : label is 2752;
  attribute ram_addr_end of bram_bank1_reg_2752_2815_6_6 : label is 2815;
  attribute ram_slice_begin of bram_bank1_reg_2752_2815_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_2752_2815_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_2752_2815_7_7 : label is 2752;
  attribute ram_addr_end of bram_bank1_reg_2752_2815_7_7 : label is 2815;
  attribute ram_slice_begin of bram_bank1_reg_2752_2815_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_2752_2815_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2816_2879_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2816_2879_0_2 : label is 2816;
  attribute ram_addr_end of bram_bank1_reg_2816_2879_0_2 : label is 2879;
  attribute ram_slice_begin of bram_bank1_reg_2816_2879_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_2816_2879_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2816_2879_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2816_2879_3_5 : label is 2816;
  attribute ram_addr_end of bram_bank1_reg_2816_2879_3_5 : label is 2879;
  attribute ram_slice_begin of bram_bank1_reg_2816_2879_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_2816_2879_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_2816_2879_6_6 : label is 2816;
  attribute ram_addr_end of bram_bank1_reg_2816_2879_6_6 : label is 2879;
  attribute ram_slice_begin of bram_bank1_reg_2816_2879_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_2816_2879_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_2816_2879_7_7 : label is 2816;
  attribute ram_addr_end of bram_bank1_reg_2816_2879_7_7 : label is 2879;
  attribute ram_slice_begin of bram_bank1_reg_2816_2879_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_2816_2879_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2880_2943_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2880_2943_0_2 : label is 2880;
  attribute ram_addr_end of bram_bank1_reg_2880_2943_0_2 : label is 2943;
  attribute ram_slice_begin of bram_bank1_reg_2880_2943_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_2880_2943_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2880_2943_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2880_2943_3_5 : label is 2880;
  attribute ram_addr_end of bram_bank1_reg_2880_2943_3_5 : label is 2943;
  attribute ram_slice_begin of bram_bank1_reg_2880_2943_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_2880_2943_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_2880_2943_6_6 : label is 2880;
  attribute ram_addr_end of bram_bank1_reg_2880_2943_6_6 : label is 2943;
  attribute ram_slice_begin of bram_bank1_reg_2880_2943_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_2880_2943_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_2880_2943_7_7 : label is 2880;
  attribute ram_addr_end of bram_bank1_reg_2880_2943_7_7 : label is 2943;
  attribute ram_slice_begin of bram_bank1_reg_2880_2943_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_2880_2943_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2944_3007_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2944_3007_0_2 : label is 2944;
  attribute ram_addr_end of bram_bank1_reg_2944_3007_0_2 : label is 3007;
  attribute ram_slice_begin of bram_bank1_reg_2944_3007_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_2944_3007_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_2944_3007_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_2944_3007_3_5 : label is 2944;
  attribute ram_addr_end of bram_bank1_reg_2944_3007_3_5 : label is 3007;
  attribute ram_slice_begin of bram_bank1_reg_2944_3007_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_2944_3007_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_2944_3007_6_6 : label is 2944;
  attribute ram_addr_end of bram_bank1_reg_2944_3007_6_6 : label is 3007;
  attribute ram_slice_begin of bram_bank1_reg_2944_3007_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_2944_3007_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_2944_3007_7_7 : label is 2944;
  attribute ram_addr_end of bram_bank1_reg_2944_3007_7_7 : label is 3007;
  attribute ram_slice_begin of bram_bank1_reg_2944_3007_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_2944_3007_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3008_3071_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3008_3071_0_2 : label is 3008;
  attribute ram_addr_end of bram_bank1_reg_3008_3071_0_2 : label is 3071;
  attribute ram_slice_begin of bram_bank1_reg_3008_3071_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_3008_3071_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3008_3071_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3008_3071_3_5 : label is 3008;
  attribute ram_addr_end of bram_bank1_reg_3008_3071_3_5 : label is 3071;
  attribute ram_slice_begin of bram_bank1_reg_3008_3071_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_3008_3071_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_3008_3071_6_6 : label is 3008;
  attribute ram_addr_end of bram_bank1_reg_3008_3071_6_6 : label is 3071;
  attribute ram_slice_begin of bram_bank1_reg_3008_3071_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_3008_3071_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_3008_3071_7_7 : label is 3008;
  attribute ram_addr_end of bram_bank1_reg_3008_3071_7_7 : label is 3071;
  attribute ram_slice_begin of bram_bank1_reg_3008_3071_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_3008_3071_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3072_3135_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3072_3135_0_2 : label is 3072;
  attribute ram_addr_end of bram_bank1_reg_3072_3135_0_2 : label is 3135;
  attribute ram_slice_begin of bram_bank1_reg_3072_3135_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_3072_3135_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3072_3135_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3072_3135_3_5 : label is 3072;
  attribute ram_addr_end of bram_bank1_reg_3072_3135_3_5 : label is 3135;
  attribute ram_slice_begin of bram_bank1_reg_3072_3135_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_3072_3135_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_3072_3135_6_6 : label is 3072;
  attribute ram_addr_end of bram_bank1_reg_3072_3135_6_6 : label is 3135;
  attribute ram_slice_begin of bram_bank1_reg_3072_3135_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_3072_3135_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_3072_3135_7_7 : label is 3072;
  attribute ram_addr_end of bram_bank1_reg_3072_3135_7_7 : label is 3135;
  attribute ram_slice_begin of bram_bank1_reg_3072_3135_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_3072_3135_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3136_3199_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3136_3199_0_2 : label is 3136;
  attribute ram_addr_end of bram_bank1_reg_3136_3199_0_2 : label is 3199;
  attribute ram_slice_begin of bram_bank1_reg_3136_3199_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_3136_3199_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3136_3199_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3136_3199_3_5 : label is 3136;
  attribute ram_addr_end of bram_bank1_reg_3136_3199_3_5 : label is 3199;
  attribute ram_slice_begin of bram_bank1_reg_3136_3199_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_3136_3199_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_3136_3199_6_6 : label is 3136;
  attribute ram_addr_end of bram_bank1_reg_3136_3199_6_6 : label is 3199;
  attribute ram_slice_begin of bram_bank1_reg_3136_3199_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_3136_3199_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_3136_3199_7_7 : label is 3136;
  attribute ram_addr_end of bram_bank1_reg_3136_3199_7_7 : label is 3199;
  attribute ram_slice_begin of bram_bank1_reg_3136_3199_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_3136_3199_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3200_3263_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3200_3263_0_2 : label is 3200;
  attribute ram_addr_end of bram_bank1_reg_3200_3263_0_2 : label is 3263;
  attribute ram_slice_begin of bram_bank1_reg_3200_3263_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_3200_3263_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3200_3263_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3200_3263_3_5 : label is 3200;
  attribute ram_addr_end of bram_bank1_reg_3200_3263_3_5 : label is 3263;
  attribute ram_slice_begin of bram_bank1_reg_3200_3263_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_3200_3263_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_3200_3263_6_6 : label is 3200;
  attribute ram_addr_end of bram_bank1_reg_3200_3263_6_6 : label is 3263;
  attribute ram_slice_begin of bram_bank1_reg_3200_3263_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_3200_3263_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_3200_3263_7_7 : label is 3200;
  attribute ram_addr_end of bram_bank1_reg_3200_3263_7_7 : label is 3263;
  attribute ram_slice_begin of bram_bank1_reg_3200_3263_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_3200_3263_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_320_383_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_320_383_0_2 : label is 320;
  attribute ram_addr_end of bram_bank1_reg_320_383_0_2 : label is 383;
  attribute ram_slice_begin of bram_bank1_reg_320_383_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_320_383_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_320_383_3_5 : label is 320;
  attribute ram_addr_end of bram_bank1_reg_320_383_3_5 : label is 383;
  attribute ram_slice_begin of bram_bank1_reg_320_383_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_320_383_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_320_383_6_6 : label is 320;
  attribute ram_addr_end of bram_bank1_reg_320_383_6_6 : label is 383;
  attribute ram_slice_begin of bram_bank1_reg_320_383_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_320_383_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_320_383_7_7 : label is 320;
  attribute ram_addr_end of bram_bank1_reg_320_383_7_7 : label is 383;
  attribute ram_slice_begin of bram_bank1_reg_320_383_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3264_3327_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3264_3327_0_2 : label is 3264;
  attribute ram_addr_end of bram_bank1_reg_3264_3327_0_2 : label is 3327;
  attribute ram_slice_begin of bram_bank1_reg_3264_3327_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_3264_3327_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3264_3327_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3264_3327_3_5 : label is 3264;
  attribute ram_addr_end of bram_bank1_reg_3264_3327_3_5 : label is 3327;
  attribute ram_slice_begin of bram_bank1_reg_3264_3327_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_3264_3327_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_3264_3327_6_6 : label is 3264;
  attribute ram_addr_end of bram_bank1_reg_3264_3327_6_6 : label is 3327;
  attribute ram_slice_begin of bram_bank1_reg_3264_3327_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_3264_3327_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_3264_3327_7_7 : label is 3264;
  attribute ram_addr_end of bram_bank1_reg_3264_3327_7_7 : label is 3327;
  attribute ram_slice_begin of bram_bank1_reg_3264_3327_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_3264_3327_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3328_3391_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3328_3391_0_2 : label is 3328;
  attribute ram_addr_end of bram_bank1_reg_3328_3391_0_2 : label is 3391;
  attribute ram_slice_begin of bram_bank1_reg_3328_3391_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_3328_3391_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3328_3391_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3328_3391_3_5 : label is 3328;
  attribute ram_addr_end of bram_bank1_reg_3328_3391_3_5 : label is 3391;
  attribute ram_slice_begin of bram_bank1_reg_3328_3391_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_3328_3391_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_3328_3391_6_6 : label is 3328;
  attribute ram_addr_end of bram_bank1_reg_3328_3391_6_6 : label is 3391;
  attribute ram_slice_begin of bram_bank1_reg_3328_3391_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_3328_3391_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_3328_3391_7_7 : label is 3328;
  attribute ram_addr_end of bram_bank1_reg_3328_3391_7_7 : label is 3391;
  attribute ram_slice_begin of bram_bank1_reg_3328_3391_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_3328_3391_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3392_3455_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3392_3455_0_2 : label is 3392;
  attribute ram_addr_end of bram_bank1_reg_3392_3455_0_2 : label is 3455;
  attribute ram_slice_begin of bram_bank1_reg_3392_3455_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_3392_3455_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3392_3455_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3392_3455_3_5 : label is 3392;
  attribute ram_addr_end of bram_bank1_reg_3392_3455_3_5 : label is 3455;
  attribute ram_slice_begin of bram_bank1_reg_3392_3455_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_3392_3455_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_3392_3455_6_6 : label is 3392;
  attribute ram_addr_end of bram_bank1_reg_3392_3455_6_6 : label is 3455;
  attribute ram_slice_begin of bram_bank1_reg_3392_3455_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_3392_3455_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_3392_3455_7_7 : label is 3392;
  attribute ram_addr_end of bram_bank1_reg_3392_3455_7_7 : label is 3455;
  attribute ram_slice_begin of bram_bank1_reg_3392_3455_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_3392_3455_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3456_3519_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3456_3519_0_2 : label is 3456;
  attribute ram_addr_end of bram_bank1_reg_3456_3519_0_2 : label is 3519;
  attribute ram_slice_begin of bram_bank1_reg_3456_3519_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_3456_3519_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3456_3519_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3456_3519_3_5 : label is 3456;
  attribute ram_addr_end of bram_bank1_reg_3456_3519_3_5 : label is 3519;
  attribute ram_slice_begin of bram_bank1_reg_3456_3519_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_3456_3519_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_3456_3519_6_6 : label is 3456;
  attribute ram_addr_end of bram_bank1_reg_3456_3519_6_6 : label is 3519;
  attribute ram_slice_begin of bram_bank1_reg_3456_3519_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_3456_3519_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_3456_3519_7_7 : label is 3456;
  attribute ram_addr_end of bram_bank1_reg_3456_3519_7_7 : label is 3519;
  attribute ram_slice_begin of bram_bank1_reg_3456_3519_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_3456_3519_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3520_3583_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3520_3583_0_2 : label is 3520;
  attribute ram_addr_end of bram_bank1_reg_3520_3583_0_2 : label is 3583;
  attribute ram_slice_begin of bram_bank1_reg_3520_3583_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_3520_3583_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3520_3583_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3520_3583_3_5 : label is 3520;
  attribute ram_addr_end of bram_bank1_reg_3520_3583_3_5 : label is 3583;
  attribute ram_slice_begin of bram_bank1_reg_3520_3583_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_3520_3583_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_3520_3583_6_6 : label is 3520;
  attribute ram_addr_end of bram_bank1_reg_3520_3583_6_6 : label is 3583;
  attribute ram_slice_begin of bram_bank1_reg_3520_3583_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_3520_3583_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_3520_3583_7_7 : label is 3520;
  attribute ram_addr_end of bram_bank1_reg_3520_3583_7_7 : label is 3583;
  attribute ram_slice_begin of bram_bank1_reg_3520_3583_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_3520_3583_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3584_3647_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3584_3647_0_2 : label is 3584;
  attribute ram_addr_end of bram_bank1_reg_3584_3647_0_2 : label is 3647;
  attribute ram_slice_begin of bram_bank1_reg_3584_3647_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_3584_3647_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3584_3647_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3584_3647_3_5 : label is 3584;
  attribute ram_addr_end of bram_bank1_reg_3584_3647_3_5 : label is 3647;
  attribute ram_slice_begin of bram_bank1_reg_3584_3647_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_3584_3647_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_3584_3647_6_6 : label is 3584;
  attribute ram_addr_end of bram_bank1_reg_3584_3647_6_6 : label is 3647;
  attribute ram_slice_begin of bram_bank1_reg_3584_3647_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_3584_3647_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_3584_3647_7_7 : label is 3584;
  attribute ram_addr_end of bram_bank1_reg_3584_3647_7_7 : label is 3647;
  attribute ram_slice_begin of bram_bank1_reg_3584_3647_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_3584_3647_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3648_3711_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3648_3711_0_2 : label is 3648;
  attribute ram_addr_end of bram_bank1_reg_3648_3711_0_2 : label is 3711;
  attribute ram_slice_begin of bram_bank1_reg_3648_3711_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_3648_3711_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3648_3711_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3648_3711_3_5 : label is 3648;
  attribute ram_addr_end of bram_bank1_reg_3648_3711_3_5 : label is 3711;
  attribute ram_slice_begin of bram_bank1_reg_3648_3711_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_3648_3711_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_3648_3711_6_6 : label is 3648;
  attribute ram_addr_end of bram_bank1_reg_3648_3711_6_6 : label is 3711;
  attribute ram_slice_begin of bram_bank1_reg_3648_3711_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_3648_3711_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_3648_3711_7_7 : label is 3648;
  attribute ram_addr_end of bram_bank1_reg_3648_3711_7_7 : label is 3711;
  attribute ram_slice_begin of bram_bank1_reg_3648_3711_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_3648_3711_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3712_3775_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3712_3775_0_2 : label is 3712;
  attribute ram_addr_end of bram_bank1_reg_3712_3775_0_2 : label is 3775;
  attribute ram_slice_begin of bram_bank1_reg_3712_3775_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_3712_3775_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3712_3775_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3712_3775_3_5 : label is 3712;
  attribute ram_addr_end of bram_bank1_reg_3712_3775_3_5 : label is 3775;
  attribute ram_slice_begin of bram_bank1_reg_3712_3775_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_3712_3775_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_3712_3775_6_6 : label is 3712;
  attribute ram_addr_end of bram_bank1_reg_3712_3775_6_6 : label is 3775;
  attribute ram_slice_begin of bram_bank1_reg_3712_3775_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_3712_3775_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_3712_3775_7_7 : label is 3712;
  attribute ram_addr_end of bram_bank1_reg_3712_3775_7_7 : label is 3775;
  attribute ram_slice_begin of bram_bank1_reg_3712_3775_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_3712_3775_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3776_3839_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3776_3839_0_2 : label is 3776;
  attribute ram_addr_end of bram_bank1_reg_3776_3839_0_2 : label is 3839;
  attribute ram_slice_begin of bram_bank1_reg_3776_3839_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_3776_3839_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3776_3839_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3776_3839_3_5 : label is 3776;
  attribute ram_addr_end of bram_bank1_reg_3776_3839_3_5 : label is 3839;
  attribute ram_slice_begin of bram_bank1_reg_3776_3839_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_3776_3839_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_3776_3839_6_6 : label is 3776;
  attribute ram_addr_end of bram_bank1_reg_3776_3839_6_6 : label is 3839;
  attribute ram_slice_begin of bram_bank1_reg_3776_3839_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_3776_3839_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_3776_3839_7_7 : label is 3776;
  attribute ram_addr_end of bram_bank1_reg_3776_3839_7_7 : label is 3839;
  attribute ram_slice_begin of bram_bank1_reg_3776_3839_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_3776_3839_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3840_3903_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3840_3903_0_2 : label is 3840;
  attribute ram_addr_end of bram_bank1_reg_3840_3903_0_2 : label is 3903;
  attribute ram_slice_begin of bram_bank1_reg_3840_3903_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_3840_3903_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3840_3903_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3840_3903_3_5 : label is 3840;
  attribute ram_addr_end of bram_bank1_reg_3840_3903_3_5 : label is 3903;
  attribute ram_slice_begin of bram_bank1_reg_3840_3903_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_3840_3903_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_3840_3903_6_6 : label is 3840;
  attribute ram_addr_end of bram_bank1_reg_3840_3903_6_6 : label is 3903;
  attribute ram_slice_begin of bram_bank1_reg_3840_3903_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_3840_3903_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_3840_3903_7_7 : label is 3840;
  attribute ram_addr_end of bram_bank1_reg_3840_3903_7_7 : label is 3903;
  attribute ram_slice_begin of bram_bank1_reg_3840_3903_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_3840_3903_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_384_447_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_384_447_0_2 : label is 384;
  attribute ram_addr_end of bram_bank1_reg_384_447_0_2 : label is 447;
  attribute ram_slice_begin of bram_bank1_reg_384_447_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_384_447_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_384_447_3_5 : label is 384;
  attribute ram_addr_end of bram_bank1_reg_384_447_3_5 : label is 447;
  attribute ram_slice_begin of bram_bank1_reg_384_447_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_384_447_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_384_447_6_6 : label is 384;
  attribute ram_addr_end of bram_bank1_reg_384_447_6_6 : label is 447;
  attribute ram_slice_begin of bram_bank1_reg_384_447_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_384_447_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_384_447_7_7 : label is 384;
  attribute ram_addr_end of bram_bank1_reg_384_447_7_7 : label is 447;
  attribute ram_slice_begin of bram_bank1_reg_384_447_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3904_3967_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3904_3967_0_2 : label is 3904;
  attribute ram_addr_end of bram_bank1_reg_3904_3967_0_2 : label is 3967;
  attribute ram_slice_begin of bram_bank1_reg_3904_3967_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_3904_3967_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3904_3967_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3904_3967_3_5 : label is 3904;
  attribute ram_addr_end of bram_bank1_reg_3904_3967_3_5 : label is 3967;
  attribute ram_slice_begin of bram_bank1_reg_3904_3967_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_3904_3967_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_3904_3967_6_6 : label is 3904;
  attribute ram_addr_end of bram_bank1_reg_3904_3967_6_6 : label is 3967;
  attribute ram_slice_begin of bram_bank1_reg_3904_3967_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_3904_3967_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_3904_3967_7_7 : label is 3904;
  attribute ram_addr_end of bram_bank1_reg_3904_3967_7_7 : label is 3967;
  attribute ram_slice_begin of bram_bank1_reg_3904_3967_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_3904_3967_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3968_4031_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3968_4031_0_2 : label is 3968;
  attribute ram_addr_end of bram_bank1_reg_3968_4031_0_2 : label is 4031;
  attribute ram_slice_begin of bram_bank1_reg_3968_4031_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_3968_4031_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_3968_4031_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_3968_4031_3_5 : label is 3968;
  attribute ram_addr_end of bram_bank1_reg_3968_4031_3_5 : label is 4031;
  attribute ram_slice_begin of bram_bank1_reg_3968_4031_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_3968_4031_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_3968_4031_6_6 : label is 3968;
  attribute ram_addr_end of bram_bank1_reg_3968_4031_6_6 : label is 4031;
  attribute ram_slice_begin of bram_bank1_reg_3968_4031_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_3968_4031_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_3968_4031_7_7 : label is 3968;
  attribute ram_addr_end of bram_bank1_reg_3968_4031_7_7 : label is 4031;
  attribute ram_slice_begin of bram_bank1_reg_3968_4031_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_3968_4031_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_4032_4095_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_4032_4095_0_2 : label is 4032;
  attribute ram_addr_end of bram_bank1_reg_4032_4095_0_2 : label is 4095;
  attribute ram_slice_begin of bram_bank1_reg_4032_4095_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_4032_4095_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_4032_4095_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_4032_4095_3_5 : label is 4032;
  attribute ram_addr_end of bram_bank1_reg_4032_4095_3_5 : label is 4095;
  attribute ram_slice_begin of bram_bank1_reg_4032_4095_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_4032_4095_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_4032_4095_6_6 : label is 4032;
  attribute ram_addr_end of bram_bank1_reg_4032_4095_6_6 : label is 4095;
  attribute ram_slice_begin of bram_bank1_reg_4032_4095_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_4032_4095_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_4032_4095_7_7 : label is 4032;
  attribute ram_addr_end of bram_bank1_reg_4032_4095_7_7 : label is 4095;
  attribute ram_slice_begin of bram_bank1_reg_4032_4095_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_4032_4095_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_448_511_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_448_511_0_2 : label is 448;
  attribute ram_addr_end of bram_bank1_reg_448_511_0_2 : label is 511;
  attribute ram_slice_begin of bram_bank1_reg_448_511_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_448_511_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_448_511_3_5 : label is 448;
  attribute ram_addr_end of bram_bank1_reg_448_511_3_5 : label is 511;
  attribute ram_slice_begin of bram_bank1_reg_448_511_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_448_511_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_448_511_6_6 : label is 448;
  attribute ram_addr_end of bram_bank1_reg_448_511_6_6 : label is 511;
  attribute ram_slice_begin of bram_bank1_reg_448_511_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_448_511_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_448_511_7_7 : label is 448;
  attribute ram_addr_end of bram_bank1_reg_448_511_7_7 : label is 511;
  attribute ram_slice_begin of bram_bank1_reg_448_511_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_512_575_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_512_575_0_2 : label is 512;
  attribute ram_addr_end of bram_bank1_reg_512_575_0_2 : label is 575;
  attribute ram_slice_begin of bram_bank1_reg_512_575_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_512_575_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_512_575_3_5 : label is 512;
  attribute ram_addr_end of bram_bank1_reg_512_575_3_5 : label is 575;
  attribute ram_slice_begin of bram_bank1_reg_512_575_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_512_575_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_512_575_6_6 : label is 512;
  attribute ram_addr_end of bram_bank1_reg_512_575_6_6 : label is 575;
  attribute ram_slice_begin of bram_bank1_reg_512_575_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_512_575_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_512_575_7_7 : label is 512;
  attribute ram_addr_end of bram_bank1_reg_512_575_7_7 : label is 575;
  attribute ram_slice_begin of bram_bank1_reg_512_575_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_576_639_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_576_639_0_2 : label is 576;
  attribute ram_addr_end of bram_bank1_reg_576_639_0_2 : label is 639;
  attribute ram_slice_begin of bram_bank1_reg_576_639_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_576_639_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_576_639_3_5 : label is 576;
  attribute ram_addr_end of bram_bank1_reg_576_639_3_5 : label is 639;
  attribute ram_slice_begin of bram_bank1_reg_576_639_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_576_639_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_576_639_6_6 : label is 576;
  attribute ram_addr_end of bram_bank1_reg_576_639_6_6 : label is 639;
  attribute ram_slice_begin of bram_bank1_reg_576_639_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_576_639_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_576_639_7_7 : label is 576;
  attribute ram_addr_end of bram_bank1_reg_576_639_7_7 : label is 639;
  attribute ram_slice_begin of bram_bank1_reg_576_639_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_640_703_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_640_703_0_2 : label is 640;
  attribute ram_addr_end of bram_bank1_reg_640_703_0_2 : label is 703;
  attribute ram_slice_begin of bram_bank1_reg_640_703_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_640_703_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_640_703_3_5 : label is 640;
  attribute ram_addr_end of bram_bank1_reg_640_703_3_5 : label is 703;
  attribute ram_slice_begin of bram_bank1_reg_640_703_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_640_703_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_640_703_6_6 : label is 640;
  attribute ram_addr_end of bram_bank1_reg_640_703_6_6 : label is 703;
  attribute ram_slice_begin of bram_bank1_reg_640_703_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_640_703_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_640_703_7_7 : label is 640;
  attribute ram_addr_end of bram_bank1_reg_640_703_7_7 : label is 703;
  attribute ram_slice_begin of bram_bank1_reg_640_703_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of bram_bank1_reg_64_127_0_2 : label is 127;
  attribute ram_slice_begin of bram_bank1_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of bram_bank1_reg_64_127_3_5 : label is 127;
  attribute ram_slice_begin of bram_bank1_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of bram_bank1_reg_64_127_6_6 : label is 127;
  attribute ram_slice_begin of bram_bank1_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of bram_bank1_reg_64_127_7_7 : label is 127;
  attribute ram_slice_begin of bram_bank1_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_704_767_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_704_767_0_2 : label is 704;
  attribute ram_addr_end of bram_bank1_reg_704_767_0_2 : label is 767;
  attribute ram_slice_begin of bram_bank1_reg_704_767_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_704_767_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_704_767_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_704_767_3_5 : label is 704;
  attribute ram_addr_end of bram_bank1_reg_704_767_3_5 : label is 767;
  attribute ram_slice_begin of bram_bank1_reg_704_767_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_704_767_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_704_767_6_6 : label is 704;
  attribute ram_addr_end of bram_bank1_reg_704_767_6_6 : label is 767;
  attribute ram_slice_begin of bram_bank1_reg_704_767_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_704_767_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_704_767_7_7 : label is 704;
  attribute ram_addr_end of bram_bank1_reg_704_767_7_7 : label is 767;
  attribute ram_slice_begin of bram_bank1_reg_704_767_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_704_767_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_768_831_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_768_831_0_2 : label is 768;
  attribute ram_addr_end of bram_bank1_reg_768_831_0_2 : label is 831;
  attribute ram_slice_begin of bram_bank1_reg_768_831_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_768_831_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_768_831_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_768_831_3_5 : label is 768;
  attribute ram_addr_end of bram_bank1_reg_768_831_3_5 : label is 831;
  attribute ram_slice_begin of bram_bank1_reg_768_831_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_768_831_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_768_831_6_6 : label is 768;
  attribute ram_addr_end of bram_bank1_reg_768_831_6_6 : label is 831;
  attribute ram_slice_begin of bram_bank1_reg_768_831_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_768_831_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_768_831_7_7 : label is 768;
  attribute ram_addr_end of bram_bank1_reg_768_831_7_7 : label is 831;
  attribute ram_slice_begin of bram_bank1_reg_768_831_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_768_831_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_832_895_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_832_895_0_2 : label is 832;
  attribute ram_addr_end of bram_bank1_reg_832_895_0_2 : label is 895;
  attribute ram_slice_begin of bram_bank1_reg_832_895_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_832_895_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_832_895_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_832_895_3_5 : label is 832;
  attribute ram_addr_end of bram_bank1_reg_832_895_3_5 : label is 895;
  attribute ram_slice_begin of bram_bank1_reg_832_895_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_832_895_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_832_895_6_6 : label is 832;
  attribute ram_addr_end of bram_bank1_reg_832_895_6_6 : label is 895;
  attribute ram_slice_begin of bram_bank1_reg_832_895_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_832_895_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_832_895_7_7 : label is 832;
  attribute ram_addr_end of bram_bank1_reg_832_895_7_7 : label is 895;
  attribute ram_slice_begin of bram_bank1_reg_832_895_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_832_895_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_896_959_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_896_959_0_2 : label is 896;
  attribute ram_addr_end of bram_bank1_reg_896_959_0_2 : label is 959;
  attribute ram_slice_begin of bram_bank1_reg_896_959_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_896_959_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_896_959_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_896_959_3_5 : label is 896;
  attribute ram_addr_end of bram_bank1_reg_896_959_3_5 : label is 959;
  attribute ram_slice_begin of bram_bank1_reg_896_959_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_896_959_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_896_959_6_6 : label is 896;
  attribute ram_addr_end of bram_bank1_reg_896_959_6_6 : label is 959;
  attribute ram_slice_begin of bram_bank1_reg_896_959_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_896_959_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_896_959_7_7 : label is 896;
  attribute ram_addr_end of bram_bank1_reg_896_959_7_7 : label is 959;
  attribute ram_slice_begin of bram_bank1_reg_896_959_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_896_959_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_960_1023_0_2 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_960_1023_0_2 : label is 960;
  attribute ram_addr_end of bram_bank1_reg_960_1023_0_2 : label is 1023;
  attribute ram_slice_begin of bram_bank1_reg_960_1023_0_2 : label is 0;
  attribute ram_slice_end of bram_bank1_reg_960_1023_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank1_reg_960_1023_3_5 : label is "";
  attribute ram_addr_begin of bram_bank1_reg_960_1023_3_5 : label is 960;
  attribute ram_addr_end of bram_bank1_reg_960_1023_3_5 : label is 1023;
  attribute ram_slice_begin of bram_bank1_reg_960_1023_3_5 : label is 3;
  attribute ram_slice_end of bram_bank1_reg_960_1023_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank1_reg_960_1023_6_6 : label is 960;
  attribute ram_addr_end of bram_bank1_reg_960_1023_6_6 : label is 1023;
  attribute ram_slice_begin of bram_bank1_reg_960_1023_6_6 : label is 6;
  attribute ram_slice_end of bram_bank1_reg_960_1023_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank1_reg_960_1023_7_7 : label is 960;
  attribute ram_addr_end of bram_bank1_reg_960_1023_7_7 : label is 1023;
  attribute ram_slice_begin of bram_bank1_reg_960_1023_7_7 : label is 7;
  attribute ram_slice_end of bram_bank1_reg_960_1023_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end of bram_bank2_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin of bram_bank2_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of bram_bank2_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of bram_bank2_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of bram_bank2_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of bram_bank2_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of bram_bank2_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of bram_bank2_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1024_1087_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1024_1087_0_2 : label is 1024;
  attribute ram_addr_end of bram_bank2_reg_1024_1087_0_2 : label is 1087;
  attribute ram_slice_begin of bram_bank2_reg_1024_1087_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_1024_1087_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1024_1087_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1024_1087_3_5 : label is 1024;
  attribute ram_addr_end of bram_bank2_reg_1024_1087_3_5 : label is 1087;
  attribute ram_slice_begin of bram_bank2_reg_1024_1087_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_1024_1087_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_1024_1087_6_6 : label is 1024;
  attribute ram_addr_end of bram_bank2_reg_1024_1087_6_6 : label is 1087;
  attribute ram_slice_begin of bram_bank2_reg_1024_1087_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_1024_1087_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_1024_1087_7_7 : label is 1024;
  attribute ram_addr_end of bram_bank2_reg_1024_1087_7_7 : label is 1087;
  attribute ram_slice_begin of bram_bank2_reg_1024_1087_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_1024_1087_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1088_1151_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1088_1151_0_2 : label is 1088;
  attribute ram_addr_end of bram_bank2_reg_1088_1151_0_2 : label is 1151;
  attribute ram_slice_begin of bram_bank2_reg_1088_1151_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_1088_1151_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1088_1151_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1088_1151_3_5 : label is 1088;
  attribute ram_addr_end of bram_bank2_reg_1088_1151_3_5 : label is 1151;
  attribute ram_slice_begin of bram_bank2_reg_1088_1151_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_1088_1151_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_1088_1151_6_6 : label is 1088;
  attribute ram_addr_end of bram_bank2_reg_1088_1151_6_6 : label is 1151;
  attribute ram_slice_begin of bram_bank2_reg_1088_1151_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_1088_1151_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_1088_1151_7_7 : label is 1088;
  attribute ram_addr_end of bram_bank2_reg_1088_1151_7_7 : label is 1151;
  attribute ram_slice_begin of bram_bank2_reg_1088_1151_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_1088_1151_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1152_1215_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1152_1215_0_2 : label is 1152;
  attribute ram_addr_end of bram_bank2_reg_1152_1215_0_2 : label is 1215;
  attribute ram_slice_begin of bram_bank2_reg_1152_1215_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_1152_1215_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1152_1215_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1152_1215_3_5 : label is 1152;
  attribute ram_addr_end of bram_bank2_reg_1152_1215_3_5 : label is 1215;
  attribute ram_slice_begin of bram_bank2_reg_1152_1215_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_1152_1215_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_1152_1215_6_6 : label is 1152;
  attribute ram_addr_end of bram_bank2_reg_1152_1215_6_6 : label is 1215;
  attribute ram_slice_begin of bram_bank2_reg_1152_1215_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_1152_1215_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_1152_1215_7_7 : label is 1152;
  attribute ram_addr_end of bram_bank2_reg_1152_1215_7_7 : label is 1215;
  attribute ram_slice_begin of bram_bank2_reg_1152_1215_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_1152_1215_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1216_1279_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1216_1279_0_2 : label is 1216;
  attribute ram_addr_end of bram_bank2_reg_1216_1279_0_2 : label is 1279;
  attribute ram_slice_begin of bram_bank2_reg_1216_1279_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_1216_1279_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1216_1279_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1216_1279_3_5 : label is 1216;
  attribute ram_addr_end of bram_bank2_reg_1216_1279_3_5 : label is 1279;
  attribute ram_slice_begin of bram_bank2_reg_1216_1279_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_1216_1279_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_1216_1279_6_6 : label is 1216;
  attribute ram_addr_end of bram_bank2_reg_1216_1279_6_6 : label is 1279;
  attribute ram_slice_begin of bram_bank2_reg_1216_1279_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_1216_1279_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_1216_1279_7_7 : label is 1216;
  attribute ram_addr_end of bram_bank2_reg_1216_1279_7_7 : label is 1279;
  attribute ram_slice_begin of bram_bank2_reg_1216_1279_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_1216_1279_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1280_1343_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1280_1343_0_2 : label is 1280;
  attribute ram_addr_end of bram_bank2_reg_1280_1343_0_2 : label is 1343;
  attribute ram_slice_begin of bram_bank2_reg_1280_1343_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_1280_1343_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1280_1343_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1280_1343_3_5 : label is 1280;
  attribute ram_addr_end of bram_bank2_reg_1280_1343_3_5 : label is 1343;
  attribute ram_slice_begin of bram_bank2_reg_1280_1343_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_1280_1343_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_1280_1343_6_6 : label is 1280;
  attribute ram_addr_end of bram_bank2_reg_1280_1343_6_6 : label is 1343;
  attribute ram_slice_begin of bram_bank2_reg_1280_1343_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_1280_1343_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_1280_1343_7_7 : label is 1280;
  attribute ram_addr_end of bram_bank2_reg_1280_1343_7_7 : label is 1343;
  attribute ram_slice_begin of bram_bank2_reg_1280_1343_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_1280_1343_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_128_191_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of bram_bank2_reg_128_191_0_2 : label is 191;
  attribute ram_slice_begin of bram_bank2_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_128_191_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_128_191_3_5 : label is 128;
  attribute ram_addr_end of bram_bank2_reg_128_191_3_5 : label is 191;
  attribute ram_slice_begin of bram_bank2_reg_128_191_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_128_191_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_128_191_6_6 : label is 128;
  attribute ram_addr_end of bram_bank2_reg_128_191_6_6 : label is 191;
  attribute ram_slice_begin of bram_bank2_reg_128_191_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_128_191_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_128_191_7_7 : label is 128;
  attribute ram_addr_end of bram_bank2_reg_128_191_7_7 : label is 191;
  attribute ram_slice_begin of bram_bank2_reg_128_191_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1344_1407_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1344_1407_0_2 : label is 1344;
  attribute ram_addr_end of bram_bank2_reg_1344_1407_0_2 : label is 1407;
  attribute ram_slice_begin of bram_bank2_reg_1344_1407_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_1344_1407_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1344_1407_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1344_1407_3_5 : label is 1344;
  attribute ram_addr_end of bram_bank2_reg_1344_1407_3_5 : label is 1407;
  attribute ram_slice_begin of bram_bank2_reg_1344_1407_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_1344_1407_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_1344_1407_6_6 : label is 1344;
  attribute ram_addr_end of bram_bank2_reg_1344_1407_6_6 : label is 1407;
  attribute ram_slice_begin of bram_bank2_reg_1344_1407_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_1344_1407_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_1344_1407_7_7 : label is 1344;
  attribute ram_addr_end of bram_bank2_reg_1344_1407_7_7 : label is 1407;
  attribute ram_slice_begin of bram_bank2_reg_1344_1407_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_1344_1407_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1408_1471_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1408_1471_0_2 : label is 1408;
  attribute ram_addr_end of bram_bank2_reg_1408_1471_0_2 : label is 1471;
  attribute ram_slice_begin of bram_bank2_reg_1408_1471_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_1408_1471_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1408_1471_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1408_1471_3_5 : label is 1408;
  attribute ram_addr_end of bram_bank2_reg_1408_1471_3_5 : label is 1471;
  attribute ram_slice_begin of bram_bank2_reg_1408_1471_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_1408_1471_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_1408_1471_6_6 : label is 1408;
  attribute ram_addr_end of bram_bank2_reg_1408_1471_6_6 : label is 1471;
  attribute ram_slice_begin of bram_bank2_reg_1408_1471_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_1408_1471_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_1408_1471_7_7 : label is 1408;
  attribute ram_addr_end of bram_bank2_reg_1408_1471_7_7 : label is 1471;
  attribute ram_slice_begin of bram_bank2_reg_1408_1471_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_1408_1471_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1472_1535_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1472_1535_0_2 : label is 1472;
  attribute ram_addr_end of bram_bank2_reg_1472_1535_0_2 : label is 1535;
  attribute ram_slice_begin of bram_bank2_reg_1472_1535_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_1472_1535_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1472_1535_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1472_1535_3_5 : label is 1472;
  attribute ram_addr_end of bram_bank2_reg_1472_1535_3_5 : label is 1535;
  attribute ram_slice_begin of bram_bank2_reg_1472_1535_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_1472_1535_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_1472_1535_6_6 : label is 1472;
  attribute ram_addr_end of bram_bank2_reg_1472_1535_6_6 : label is 1535;
  attribute ram_slice_begin of bram_bank2_reg_1472_1535_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_1472_1535_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_1472_1535_7_7 : label is 1472;
  attribute ram_addr_end of bram_bank2_reg_1472_1535_7_7 : label is 1535;
  attribute ram_slice_begin of bram_bank2_reg_1472_1535_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_1472_1535_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1536_1599_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1536_1599_0_2 : label is 1536;
  attribute ram_addr_end of bram_bank2_reg_1536_1599_0_2 : label is 1599;
  attribute ram_slice_begin of bram_bank2_reg_1536_1599_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_1536_1599_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1536_1599_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1536_1599_3_5 : label is 1536;
  attribute ram_addr_end of bram_bank2_reg_1536_1599_3_5 : label is 1599;
  attribute ram_slice_begin of bram_bank2_reg_1536_1599_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_1536_1599_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_1536_1599_6_6 : label is 1536;
  attribute ram_addr_end of bram_bank2_reg_1536_1599_6_6 : label is 1599;
  attribute ram_slice_begin of bram_bank2_reg_1536_1599_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_1536_1599_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_1536_1599_7_7 : label is 1536;
  attribute ram_addr_end of bram_bank2_reg_1536_1599_7_7 : label is 1599;
  attribute ram_slice_begin of bram_bank2_reg_1536_1599_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_1536_1599_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1600_1663_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1600_1663_0_2 : label is 1600;
  attribute ram_addr_end of bram_bank2_reg_1600_1663_0_2 : label is 1663;
  attribute ram_slice_begin of bram_bank2_reg_1600_1663_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_1600_1663_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1600_1663_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1600_1663_3_5 : label is 1600;
  attribute ram_addr_end of bram_bank2_reg_1600_1663_3_5 : label is 1663;
  attribute ram_slice_begin of bram_bank2_reg_1600_1663_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_1600_1663_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_1600_1663_6_6 : label is 1600;
  attribute ram_addr_end of bram_bank2_reg_1600_1663_6_6 : label is 1663;
  attribute ram_slice_begin of bram_bank2_reg_1600_1663_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_1600_1663_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_1600_1663_7_7 : label is 1600;
  attribute ram_addr_end of bram_bank2_reg_1600_1663_7_7 : label is 1663;
  attribute ram_slice_begin of bram_bank2_reg_1600_1663_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_1600_1663_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1664_1727_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1664_1727_0_2 : label is 1664;
  attribute ram_addr_end of bram_bank2_reg_1664_1727_0_2 : label is 1727;
  attribute ram_slice_begin of bram_bank2_reg_1664_1727_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_1664_1727_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1664_1727_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1664_1727_3_5 : label is 1664;
  attribute ram_addr_end of bram_bank2_reg_1664_1727_3_5 : label is 1727;
  attribute ram_slice_begin of bram_bank2_reg_1664_1727_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_1664_1727_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_1664_1727_6_6 : label is 1664;
  attribute ram_addr_end of bram_bank2_reg_1664_1727_6_6 : label is 1727;
  attribute ram_slice_begin of bram_bank2_reg_1664_1727_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_1664_1727_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_1664_1727_7_7 : label is 1664;
  attribute ram_addr_end of bram_bank2_reg_1664_1727_7_7 : label is 1727;
  attribute ram_slice_begin of bram_bank2_reg_1664_1727_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_1664_1727_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1728_1791_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1728_1791_0_2 : label is 1728;
  attribute ram_addr_end of bram_bank2_reg_1728_1791_0_2 : label is 1791;
  attribute ram_slice_begin of bram_bank2_reg_1728_1791_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_1728_1791_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1728_1791_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1728_1791_3_5 : label is 1728;
  attribute ram_addr_end of bram_bank2_reg_1728_1791_3_5 : label is 1791;
  attribute ram_slice_begin of bram_bank2_reg_1728_1791_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_1728_1791_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_1728_1791_6_6 : label is 1728;
  attribute ram_addr_end of bram_bank2_reg_1728_1791_6_6 : label is 1791;
  attribute ram_slice_begin of bram_bank2_reg_1728_1791_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_1728_1791_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_1728_1791_7_7 : label is 1728;
  attribute ram_addr_end of bram_bank2_reg_1728_1791_7_7 : label is 1791;
  attribute ram_slice_begin of bram_bank2_reg_1728_1791_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_1728_1791_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1792_1855_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1792_1855_0_2 : label is 1792;
  attribute ram_addr_end of bram_bank2_reg_1792_1855_0_2 : label is 1855;
  attribute ram_slice_begin of bram_bank2_reg_1792_1855_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_1792_1855_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1792_1855_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1792_1855_3_5 : label is 1792;
  attribute ram_addr_end of bram_bank2_reg_1792_1855_3_5 : label is 1855;
  attribute ram_slice_begin of bram_bank2_reg_1792_1855_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_1792_1855_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_1792_1855_6_6 : label is 1792;
  attribute ram_addr_end of bram_bank2_reg_1792_1855_6_6 : label is 1855;
  attribute ram_slice_begin of bram_bank2_reg_1792_1855_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_1792_1855_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_1792_1855_7_7 : label is 1792;
  attribute ram_addr_end of bram_bank2_reg_1792_1855_7_7 : label is 1855;
  attribute ram_slice_begin of bram_bank2_reg_1792_1855_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_1792_1855_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1856_1919_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1856_1919_0_2 : label is 1856;
  attribute ram_addr_end of bram_bank2_reg_1856_1919_0_2 : label is 1919;
  attribute ram_slice_begin of bram_bank2_reg_1856_1919_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_1856_1919_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1856_1919_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1856_1919_3_5 : label is 1856;
  attribute ram_addr_end of bram_bank2_reg_1856_1919_3_5 : label is 1919;
  attribute ram_slice_begin of bram_bank2_reg_1856_1919_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_1856_1919_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_1856_1919_6_6 : label is 1856;
  attribute ram_addr_end of bram_bank2_reg_1856_1919_6_6 : label is 1919;
  attribute ram_slice_begin of bram_bank2_reg_1856_1919_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_1856_1919_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_1856_1919_7_7 : label is 1856;
  attribute ram_addr_end of bram_bank2_reg_1856_1919_7_7 : label is 1919;
  attribute ram_slice_begin of bram_bank2_reg_1856_1919_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_1856_1919_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1920_1983_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1920_1983_0_2 : label is 1920;
  attribute ram_addr_end of bram_bank2_reg_1920_1983_0_2 : label is 1983;
  attribute ram_slice_begin of bram_bank2_reg_1920_1983_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_1920_1983_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1920_1983_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1920_1983_3_5 : label is 1920;
  attribute ram_addr_end of bram_bank2_reg_1920_1983_3_5 : label is 1983;
  attribute ram_slice_begin of bram_bank2_reg_1920_1983_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_1920_1983_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_1920_1983_6_6 : label is 1920;
  attribute ram_addr_end of bram_bank2_reg_1920_1983_6_6 : label is 1983;
  attribute ram_slice_begin of bram_bank2_reg_1920_1983_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_1920_1983_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_1920_1983_7_7 : label is 1920;
  attribute ram_addr_end of bram_bank2_reg_1920_1983_7_7 : label is 1983;
  attribute ram_slice_begin of bram_bank2_reg_1920_1983_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_1920_1983_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_192_255_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of bram_bank2_reg_192_255_0_2 : label is 255;
  attribute ram_slice_begin of bram_bank2_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_192_255_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_192_255_3_5 : label is 192;
  attribute ram_addr_end of bram_bank2_reg_192_255_3_5 : label is 255;
  attribute ram_slice_begin of bram_bank2_reg_192_255_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_192_255_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_192_255_6_6 : label is 192;
  attribute ram_addr_end of bram_bank2_reg_192_255_6_6 : label is 255;
  attribute ram_slice_begin of bram_bank2_reg_192_255_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_192_255_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_192_255_7_7 : label is 192;
  attribute ram_addr_end of bram_bank2_reg_192_255_7_7 : label is 255;
  attribute ram_slice_begin of bram_bank2_reg_192_255_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1984_2047_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1984_2047_0_2 : label is 1984;
  attribute ram_addr_end of bram_bank2_reg_1984_2047_0_2 : label is 2047;
  attribute ram_slice_begin of bram_bank2_reg_1984_2047_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_1984_2047_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_1984_2047_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_1984_2047_3_5 : label is 1984;
  attribute ram_addr_end of bram_bank2_reg_1984_2047_3_5 : label is 2047;
  attribute ram_slice_begin of bram_bank2_reg_1984_2047_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_1984_2047_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_1984_2047_6_6 : label is 1984;
  attribute ram_addr_end of bram_bank2_reg_1984_2047_6_6 : label is 2047;
  attribute ram_slice_begin of bram_bank2_reg_1984_2047_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_1984_2047_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_1984_2047_7_7 : label is 1984;
  attribute ram_addr_end of bram_bank2_reg_1984_2047_7_7 : label is 2047;
  attribute ram_slice_begin of bram_bank2_reg_1984_2047_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_1984_2047_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2048_2111_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2048_2111_0_2 : label is 2048;
  attribute ram_addr_end of bram_bank2_reg_2048_2111_0_2 : label is 2111;
  attribute ram_slice_begin of bram_bank2_reg_2048_2111_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_2048_2111_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2048_2111_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2048_2111_3_5 : label is 2048;
  attribute ram_addr_end of bram_bank2_reg_2048_2111_3_5 : label is 2111;
  attribute ram_slice_begin of bram_bank2_reg_2048_2111_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_2048_2111_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_2048_2111_6_6 : label is 2048;
  attribute ram_addr_end of bram_bank2_reg_2048_2111_6_6 : label is 2111;
  attribute ram_slice_begin of bram_bank2_reg_2048_2111_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_2048_2111_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_2048_2111_7_7 : label is 2048;
  attribute ram_addr_end of bram_bank2_reg_2048_2111_7_7 : label is 2111;
  attribute ram_slice_begin of bram_bank2_reg_2048_2111_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_2048_2111_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2112_2175_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2112_2175_0_2 : label is 2112;
  attribute ram_addr_end of bram_bank2_reg_2112_2175_0_2 : label is 2175;
  attribute ram_slice_begin of bram_bank2_reg_2112_2175_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_2112_2175_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2112_2175_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2112_2175_3_5 : label is 2112;
  attribute ram_addr_end of bram_bank2_reg_2112_2175_3_5 : label is 2175;
  attribute ram_slice_begin of bram_bank2_reg_2112_2175_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_2112_2175_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_2112_2175_6_6 : label is 2112;
  attribute ram_addr_end of bram_bank2_reg_2112_2175_6_6 : label is 2175;
  attribute ram_slice_begin of bram_bank2_reg_2112_2175_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_2112_2175_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_2112_2175_7_7 : label is 2112;
  attribute ram_addr_end of bram_bank2_reg_2112_2175_7_7 : label is 2175;
  attribute ram_slice_begin of bram_bank2_reg_2112_2175_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_2112_2175_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2176_2239_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2176_2239_0_2 : label is 2176;
  attribute ram_addr_end of bram_bank2_reg_2176_2239_0_2 : label is 2239;
  attribute ram_slice_begin of bram_bank2_reg_2176_2239_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_2176_2239_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2176_2239_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2176_2239_3_5 : label is 2176;
  attribute ram_addr_end of bram_bank2_reg_2176_2239_3_5 : label is 2239;
  attribute ram_slice_begin of bram_bank2_reg_2176_2239_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_2176_2239_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_2176_2239_6_6 : label is 2176;
  attribute ram_addr_end of bram_bank2_reg_2176_2239_6_6 : label is 2239;
  attribute ram_slice_begin of bram_bank2_reg_2176_2239_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_2176_2239_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_2176_2239_7_7 : label is 2176;
  attribute ram_addr_end of bram_bank2_reg_2176_2239_7_7 : label is 2239;
  attribute ram_slice_begin of bram_bank2_reg_2176_2239_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_2176_2239_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2240_2303_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2240_2303_0_2 : label is 2240;
  attribute ram_addr_end of bram_bank2_reg_2240_2303_0_2 : label is 2303;
  attribute ram_slice_begin of bram_bank2_reg_2240_2303_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_2240_2303_0_2 : label is 2;
  attribute SOFT_HLUTNM of bram_bank2_reg_2240_2303_0_2_i_2 : label is "soft_lutpair38";
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2240_2303_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2240_2303_3_5 : label is 2240;
  attribute ram_addr_end of bram_bank2_reg_2240_2303_3_5 : label is 2303;
  attribute ram_slice_begin of bram_bank2_reg_2240_2303_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_2240_2303_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_2240_2303_6_6 : label is 2240;
  attribute ram_addr_end of bram_bank2_reg_2240_2303_6_6 : label is 2303;
  attribute ram_slice_begin of bram_bank2_reg_2240_2303_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_2240_2303_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_2240_2303_7_7 : label is 2240;
  attribute ram_addr_end of bram_bank2_reg_2240_2303_7_7 : label is 2303;
  attribute ram_slice_begin of bram_bank2_reg_2240_2303_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_2240_2303_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2304_2367_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2304_2367_0_2 : label is 2304;
  attribute ram_addr_end of bram_bank2_reg_2304_2367_0_2 : label is 2367;
  attribute ram_slice_begin of bram_bank2_reg_2304_2367_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_2304_2367_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2304_2367_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2304_2367_3_5 : label is 2304;
  attribute ram_addr_end of bram_bank2_reg_2304_2367_3_5 : label is 2367;
  attribute ram_slice_begin of bram_bank2_reg_2304_2367_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_2304_2367_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_2304_2367_6_6 : label is 2304;
  attribute ram_addr_end of bram_bank2_reg_2304_2367_6_6 : label is 2367;
  attribute ram_slice_begin of bram_bank2_reg_2304_2367_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_2304_2367_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_2304_2367_7_7 : label is 2304;
  attribute ram_addr_end of bram_bank2_reg_2304_2367_7_7 : label is 2367;
  attribute ram_slice_begin of bram_bank2_reg_2304_2367_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_2304_2367_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2368_2431_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2368_2431_0_2 : label is 2368;
  attribute ram_addr_end of bram_bank2_reg_2368_2431_0_2 : label is 2431;
  attribute ram_slice_begin of bram_bank2_reg_2368_2431_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_2368_2431_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2368_2431_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2368_2431_3_5 : label is 2368;
  attribute ram_addr_end of bram_bank2_reg_2368_2431_3_5 : label is 2431;
  attribute ram_slice_begin of bram_bank2_reg_2368_2431_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_2368_2431_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_2368_2431_6_6 : label is 2368;
  attribute ram_addr_end of bram_bank2_reg_2368_2431_6_6 : label is 2431;
  attribute ram_slice_begin of bram_bank2_reg_2368_2431_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_2368_2431_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_2368_2431_7_7 : label is 2368;
  attribute ram_addr_end of bram_bank2_reg_2368_2431_7_7 : label is 2431;
  attribute ram_slice_begin of bram_bank2_reg_2368_2431_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_2368_2431_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2432_2495_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2432_2495_0_2 : label is 2432;
  attribute ram_addr_end of bram_bank2_reg_2432_2495_0_2 : label is 2495;
  attribute ram_slice_begin of bram_bank2_reg_2432_2495_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_2432_2495_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2432_2495_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2432_2495_3_5 : label is 2432;
  attribute ram_addr_end of bram_bank2_reg_2432_2495_3_5 : label is 2495;
  attribute ram_slice_begin of bram_bank2_reg_2432_2495_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_2432_2495_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_2432_2495_6_6 : label is 2432;
  attribute ram_addr_end of bram_bank2_reg_2432_2495_6_6 : label is 2495;
  attribute ram_slice_begin of bram_bank2_reg_2432_2495_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_2432_2495_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_2432_2495_7_7 : label is 2432;
  attribute ram_addr_end of bram_bank2_reg_2432_2495_7_7 : label is 2495;
  attribute ram_slice_begin of bram_bank2_reg_2432_2495_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_2432_2495_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2496_2559_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2496_2559_0_2 : label is 2496;
  attribute ram_addr_end of bram_bank2_reg_2496_2559_0_2 : label is 2559;
  attribute ram_slice_begin of bram_bank2_reg_2496_2559_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_2496_2559_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2496_2559_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2496_2559_3_5 : label is 2496;
  attribute ram_addr_end of bram_bank2_reg_2496_2559_3_5 : label is 2559;
  attribute ram_slice_begin of bram_bank2_reg_2496_2559_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_2496_2559_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_2496_2559_6_6 : label is 2496;
  attribute ram_addr_end of bram_bank2_reg_2496_2559_6_6 : label is 2559;
  attribute ram_slice_begin of bram_bank2_reg_2496_2559_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_2496_2559_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_2496_2559_7_7 : label is 2496;
  attribute ram_addr_end of bram_bank2_reg_2496_2559_7_7 : label is 2559;
  attribute ram_slice_begin of bram_bank2_reg_2496_2559_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_2496_2559_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2560_2623_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2560_2623_0_2 : label is 2560;
  attribute ram_addr_end of bram_bank2_reg_2560_2623_0_2 : label is 2623;
  attribute ram_slice_begin of bram_bank2_reg_2560_2623_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_2560_2623_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2560_2623_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2560_2623_3_5 : label is 2560;
  attribute ram_addr_end of bram_bank2_reg_2560_2623_3_5 : label is 2623;
  attribute ram_slice_begin of bram_bank2_reg_2560_2623_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_2560_2623_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_2560_2623_6_6 : label is 2560;
  attribute ram_addr_end of bram_bank2_reg_2560_2623_6_6 : label is 2623;
  attribute ram_slice_begin of bram_bank2_reg_2560_2623_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_2560_2623_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_2560_2623_7_7 : label is 2560;
  attribute ram_addr_end of bram_bank2_reg_2560_2623_7_7 : label is 2623;
  attribute ram_slice_begin of bram_bank2_reg_2560_2623_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_2560_2623_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_256_319_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_256_319_0_2 : label is 256;
  attribute ram_addr_end of bram_bank2_reg_256_319_0_2 : label is 319;
  attribute ram_slice_begin of bram_bank2_reg_256_319_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_256_319_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_256_319_3_5 : label is 256;
  attribute ram_addr_end of bram_bank2_reg_256_319_3_5 : label is 319;
  attribute ram_slice_begin of bram_bank2_reg_256_319_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_256_319_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_256_319_6_6 : label is 256;
  attribute ram_addr_end of bram_bank2_reg_256_319_6_6 : label is 319;
  attribute ram_slice_begin of bram_bank2_reg_256_319_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_256_319_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_256_319_7_7 : label is 256;
  attribute ram_addr_end of bram_bank2_reg_256_319_7_7 : label is 319;
  attribute ram_slice_begin of bram_bank2_reg_256_319_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2624_2687_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2624_2687_0_2 : label is 2624;
  attribute ram_addr_end of bram_bank2_reg_2624_2687_0_2 : label is 2687;
  attribute ram_slice_begin of bram_bank2_reg_2624_2687_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_2624_2687_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2624_2687_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2624_2687_3_5 : label is 2624;
  attribute ram_addr_end of bram_bank2_reg_2624_2687_3_5 : label is 2687;
  attribute ram_slice_begin of bram_bank2_reg_2624_2687_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_2624_2687_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_2624_2687_6_6 : label is 2624;
  attribute ram_addr_end of bram_bank2_reg_2624_2687_6_6 : label is 2687;
  attribute ram_slice_begin of bram_bank2_reg_2624_2687_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_2624_2687_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_2624_2687_7_7 : label is 2624;
  attribute ram_addr_end of bram_bank2_reg_2624_2687_7_7 : label is 2687;
  attribute ram_slice_begin of bram_bank2_reg_2624_2687_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_2624_2687_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2688_2751_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2688_2751_0_2 : label is 2688;
  attribute ram_addr_end of bram_bank2_reg_2688_2751_0_2 : label is 2751;
  attribute ram_slice_begin of bram_bank2_reg_2688_2751_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_2688_2751_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2688_2751_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2688_2751_3_5 : label is 2688;
  attribute ram_addr_end of bram_bank2_reg_2688_2751_3_5 : label is 2751;
  attribute ram_slice_begin of bram_bank2_reg_2688_2751_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_2688_2751_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_2688_2751_6_6 : label is 2688;
  attribute ram_addr_end of bram_bank2_reg_2688_2751_6_6 : label is 2751;
  attribute ram_slice_begin of bram_bank2_reg_2688_2751_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_2688_2751_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_2688_2751_7_7 : label is 2688;
  attribute ram_addr_end of bram_bank2_reg_2688_2751_7_7 : label is 2751;
  attribute ram_slice_begin of bram_bank2_reg_2688_2751_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_2688_2751_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2752_2815_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2752_2815_0_2 : label is 2752;
  attribute ram_addr_end of bram_bank2_reg_2752_2815_0_2 : label is 2815;
  attribute ram_slice_begin of bram_bank2_reg_2752_2815_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_2752_2815_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2752_2815_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2752_2815_3_5 : label is 2752;
  attribute ram_addr_end of bram_bank2_reg_2752_2815_3_5 : label is 2815;
  attribute ram_slice_begin of bram_bank2_reg_2752_2815_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_2752_2815_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_2752_2815_6_6 : label is 2752;
  attribute ram_addr_end of bram_bank2_reg_2752_2815_6_6 : label is 2815;
  attribute ram_slice_begin of bram_bank2_reg_2752_2815_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_2752_2815_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_2752_2815_7_7 : label is 2752;
  attribute ram_addr_end of bram_bank2_reg_2752_2815_7_7 : label is 2815;
  attribute ram_slice_begin of bram_bank2_reg_2752_2815_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_2752_2815_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2816_2879_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2816_2879_0_2 : label is 2816;
  attribute ram_addr_end of bram_bank2_reg_2816_2879_0_2 : label is 2879;
  attribute ram_slice_begin of bram_bank2_reg_2816_2879_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_2816_2879_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2816_2879_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2816_2879_3_5 : label is 2816;
  attribute ram_addr_end of bram_bank2_reg_2816_2879_3_5 : label is 2879;
  attribute ram_slice_begin of bram_bank2_reg_2816_2879_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_2816_2879_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_2816_2879_6_6 : label is 2816;
  attribute ram_addr_end of bram_bank2_reg_2816_2879_6_6 : label is 2879;
  attribute ram_slice_begin of bram_bank2_reg_2816_2879_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_2816_2879_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_2816_2879_7_7 : label is 2816;
  attribute ram_addr_end of bram_bank2_reg_2816_2879_7_7 : label is 2879;
  attribute ram_slice_begin of bram_bank2_reg_2816_2879_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_2816_2879_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2880_2943_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2880_2943_0_2 : label is 2880;
  attribute ram_addr_end of bram_bank2_reg_2880_2943_0_2 : label is 2943;
  attribute ram_slice_begin of bram_bank2_reg_2880_2943_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_2880_2943_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2880_2943_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2880_2943_3_5 : label is 2880;
  attribute ram_addr_end of bram_bank2_reg_2880_2943_3_5 : label is 2943;
  attribute ram_slice_begin of bram_bank2_reg_2880_2943_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_2880_2943_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_2880_2943_6_6 : label is 2880;
  attribute ram_addr_end of bram_bank2_reg_2880_2943_6_6 : label is 2943;
  attribute ram_slice_begin of bram_bank2_reg_2880_2943_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_2880_2943_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_2880_2943_7_7 : label is 2880;
  attribute ram_addr_end of bram_bank2_reg_2880_2943_7_7 : label is 2943;
  attribute ram_slice_begin of bram_bank2_reg_2880_2943_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_2880_2943_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2944_3007_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2944_3007_0_2 : label is 2944;
  attribute ram_addr_end of bram_bank2_reg_2944_3007_0_2 : label is 3007;
  attribute ram_slice_begin of bram_bank2_reg_2944_3007_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_2944_3007_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_2944_3007_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_2944_3007_3_5 : label is 2944;
  attribute ram_addr_end of bram_bank2_reg_2944_3007_3_5 : label is 3007;
  attribute ram_slice_begin of bram_bank2_reg_2944_3007_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_2944_3007_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_2944_3007_6_6 : label is 2944;
  attribute ram_addr_end of bram_bank2_reg_2944_3007_6_6 : label is 3007;
  attribute ram_slice_begin of bram_bank2_reg_2944_3007_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_2944_3007_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_2944_3007_7_7 : label is 2944;
  attribute ram_addr_end of bram_bank2_reg_2944_3007_7_7 : label is 3007;
  attribute ram_slice_begin of bram_bank2_reg_2944_3007_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_2944_3007_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3008_3071_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3008_3071_0_2 : label is 3008;
  attribute ram_addr_end of bram_bank2_reg_3008_3071_0_2 : label is 3071;
  attribute ram_slice_begin of bram_bank2_reg_3008_3071_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_3008_3071_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3008_3071_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3008_3071_3_5 : label is 3008;
  attribute ram_addr_end of bram_bank2_reg_3008_3071_3_5 : label is 3071;
  attribute ram_slice_begin of bram_bank2_reg_3008_3071_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_3008_3071_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_3008_3071_6_6 : label is 3008;
  attribute ram_addr_end of bram_bank2_reg_3008_3071_6_6 : label is 3071;
  attribute ram_slice_begin of bram_bank2_reg_3008_3071_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_3008_3071_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_3008_3071_7_7 : label is 3008;
  attribute ram_addr_end of bram_bank2_reg_3008_3071_7_7 : label is 3071;
  attribute ram_slice_begin of bram_bank2_reg_3008_3071_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_3008_3071_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3072_3135_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3072_3135_0_2 : label is 3072;
  attribute ram_addr_end of bram_bank2_reg_3072_3135_0_2 : label is 3135;
  attribute ram_slice_begin of bram_bank2_reg_3072_3135_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_3072_3135_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3072_3135_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3072_3135_3_5 : label is 3072;
  attribute ram_addr_end of bram_bank2_reg_3072_3135_3_5 : label is 3135;
  attribute ram_slice_begin of bram_bank2_reg_3072_3135_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_3072_3135_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_3072_3135_6_6 : label is 3072;
  attribute ram_addr_end of bram_bank2_reg_3072_3135_6_6 : label is 3135;
  attribute ram_slice_begin of bram_bank2_reg_3072_3135_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_3072_3135_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_3072_3135_7_7 : label is 3072;
  attribute ram_addr_end of bram_bank2_reg_3072_3135_7_7 : label is 3135;
  attribute ram_slice_begin of bram_bank2_reg_3072_3135_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_3072_3135_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3136_3199_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3136_3199_0_2 : label is 3136;
  attribute ram_addr_end of bram_bank2_reg_3136_3199_0_2 : label is 3199;
  attribute ram_slice_begin of bram_bank2_reg_3136_3199_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_3136_3199_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3136_3199_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3136_3199_3_5 : label is 3136;
  attribute ram_addr_end of bram_bank2_reg_3136_3199_3_5 : label is 3199;
  attribute ram_slice_begin of bram_bank2_reg_3136_3199_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_3136_3199_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_3136_3199_6_6 : label is 3136;
  attribute ram_addr_end of bram_bank2_reg_3136_3199_6_6 : label is 3199;
  attribute ram_slice_begin of bram_bank2_reg_3136_3199_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_3136_3199_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_3136_3199_7_7 : label is 3136;
  attribute ram_addr_end of bram_bank2_reg_3136_3199_7_7 : label is 3199;
  attribute ram_slice_begin of bram_bank2_reg_3136_3199_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_3136_3199_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3200_3263_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3200_3263_0_2 : label is 3200;
  attribute ram_addr_end of bram_bank2_reg_3200_3263_0_2 : label is 3263;
  attribute ram_slice_begin of bram_bank2_reg_3200_3263_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_3200_3263_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3200_3263_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3200_3263_3_5 : label is 3200;
  attribute ram_addr_end of bram_bank2_reg_3200_3263_3_5 : label is 3263;
  attribute ram_slice_begin of bram_bank2_reg_3200_3263_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_3200_3263_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_3200_3263_6_6 : label is 3200;
  attribute ram_addr_end of bram_bank2_reg_3200_3263_6_6 : label is 3263;
  attribute ram_slice_begin of bram_bank2_reg_3200_3263_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_3200_3263_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_3200_3263_7_7 : label is 3200;
  attribute ram_addr_end of bram_bank2_reg_3200_3263_7_7 : label is 3263;
  attribute ram_slice_begin of bram_bank2_reg_3200_3263_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_3200_3263_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_320_383_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_320_383_0_2 : label is 320;
  attribute ram_addr_end of bram_bank2_reg_320_383_0_2 : label is 383;
  attribute ram_slice_begin of bram_bank2_reg_320_383_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_320_383_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_320_383_3_5 : label is 320;
  attribute ram_addr_end of bram_bank2_reg_320_383_3_5 : label is 383;
  attribute ram_slice_begin of bram_bank2_reg_320_383_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_320_383_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_320_383_6_6 : label is 320;
  attribute ram_addr_end of bram_bank2_reg_320_383_6_6 : label is 383;
  attribute ram_slice_begin of bram_bank2_reg_320_383_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_320_383_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_320_383_7_7 : label is 320;
  attribute ram_addr_end of bram_bank2_reg_320_383_7_7 : label is 383;
  attribute ram_slice_begin of bram_bank2_reg_320_383_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3264_3327_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3264_3327_0_2 : label is 3264;
  attribute ram_addr_end of bram_bank2_reg_3264_3327_0_2 : label is 3327;
  attribute ram_slice_begin of bram_bank2_reg_3264_3327_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_3264_3327_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3264_3327_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3264_3327_3_5 : label is 3264;
  attribute ram_addr_end of bram_bank2_reg_3264_3327_3_5 : label is 3327;
  attribute ram_slice_begin of bram_bank2_reg_3264_3327_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_3264_3327_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_3264_3327_6_6 : label is 3264;
  attribute ram_addr_end of bram_bank2_reg_3264_3327_6_6 : label is 3327;
  attribute ram_slice_begin of bram_bank2_reg_3264_3327_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_3264_3327_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_3264_3327_7_7 : label is 3264;
  attribute ram_addr_end of bram_bank2_reg_3264_3327_7_7 : label is 3327;
  attribute ram_slice_begin of bram_bank2_reg_3264_3327_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_3264_3327_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3328_3391_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3328_3391_0_2 : label is 3328;
  attribute ram_addr_end of bram_bank2_reg_3328_3391_0_2 : label is 3391;
  attribute ram_slice_begin of bram_bank2_reg_3328_3391_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_3328_3391_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3328_3391_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3328_3391_3_5 : label is 3328;
  attribute ram_addr_end of bram_bank2_reg_3328_3391_3_5 : label is 3391;
  attribute ram_slice_begin of bram_bank2_reg_3328_3391_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_3328_3391_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_3328_3391_6_6 : label is 3328;
  attribute ram_addr_end of bram_bank2_reg_3328_3391_6_6 : label is 3391;
  attribute ram_slice_begin of bram_bank2_reg_3328_3391_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_3328_3391_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_3328_3391_7_7 : label is 3328;
  attribute ram_addr_end of bram_bank2_reg_3328_3391_7_7 : label is 3391;
  attribute ram_slice_begin of bram_bank2_reg_3328_3391_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_3328_3391_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3392_3455_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3392_3455_0_2 : label is 3392;
  attribute ram_addr_end of bram_bank2_reg_3392_3455_0_2 : label is 3455;
  attribute ram_slice_begin of bram_bank2_reg_3392_3455_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_3392_3455_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3392_3455_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3392_3455_3_5 : label is 3392;
  attribute ram_addr_end of bram_bank2_reg_3392_3455_3_5 : label is 3455;
  attribute ram_slice_begin of bram_bank2_reg_3392_3455_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_3392_3455_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_3392_3455_6_6 : label is 3392;
  attribute ram_addr_end of bram_bank2_reg_3392_3455_6_6 : label is 3455;
  attribute ram_slice_begin of bram_bank2_reg_3392_3455_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_3392_3455_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_3392_3455_7_7 : label is 3392;
  attribute ram_addr_end of bram_bank2_reg_3392_3455_7_7 : label is 3455;
  attribute ram_slice_begin of bram_bank2_reg_3392_3455_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_3392_3455_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3456_3519_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3456_3519_0_2 : label is 3456;
  attribute ram_addr_end of bram_bank2_reg_3456_3519_0_2 : label is 3519;
  attribute ram_slice_begin of bram_bank2_reg_3456_3519_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_3456_3519_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3456_3519_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3456_3519_3_5 : label is 3456;
  attribute ram_addr_end of bram_bank2_reg_3456_3519_3_5 : label is 3519;
  attribute ram_slice_begin of bram_bank2_reg_3456_3519_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_3456_3519_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_3456_3519_6_6 : label is 3456;
  attribute ram_addr_end of bram_bank2_reg_3456_3519_6_6 : label is 3519;
  attribute ram_slice_begin of bram_bank2_reg_3456_3519_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_3456_3519_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_3456_3519_7_7 : label is 3456;
  attribute ram_addr_end of bram_bank2_reg_3456_3519_7_7 : label is 3519;
  attribute ram_slice_begin of bram_bank2_reg_3456_3519_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_3456_3519_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3520_3583_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3520_3583_0_2 : label is 3520;
  attribute ram_addr_end of bram_bank2_reg_3520_3583_0_2 : label is 3583;
  attribute ram_slice_begin of bram_bank2_reg_3520_3583_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_3520_3583_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3520_3583_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3520_3583_3_5 : label is 3520;
  attribute ram_addr_end of bram_bank2_reg_3520_3583_3_5 : label is 3583;
  attribute ram_slice_begin of bram_bank2_reg_3520_3583_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_3520_3583_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_3520_3583_6_6 : label is 3520;
  attribute ram_addr_end of bram_bank2_reg_3520_3583_6_6 : label is 3583;
  attribute ram_slice_begin of bram_bank2_reg_3520_3583_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_3520_3583_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_3520_3583_7_7 : label is 3520;
  attribute ram_addr_end of bram_bank2_reg_3520_3583_7_7 : label is 3583;
  attribute ram_slice_begin of bram_bank2_reg_3520_3583_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_3520_3583_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3584_3647_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3584_3647_0_2 : label is 3584;
  attribute ram_addr_end of bram_bank2_reg_3584_3647_0_2 : label is 3647;
  attribute ram_slice_begin of bram_bank2_reg_3584_3647_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_3584_3647_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3584_3647_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3584_3647_3_5 : label is 3584;
  attribute ram_addr_end of bram_bank2_reg_3584_3647_3_5 : label is 3647;
  attribute ram_slice_begin of bram_bank2_reg_3584_3647_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_3584_3647_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_3584_3647_6_6 : label is 3584;
  attribute ram_addr_end of bram_bank2_reg_3584_3647_6_6 : label is 3647;
  attribute ram_slice_begin of bram_bank2_reg_3584_3647_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_3584_3647_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_3584_3647_7_7 : label is 3584;
  attribute ram_addr_end of bram_bank2_reg_3584_3647_7_7 : label is 3647;
  attribute ram_slice_begin of bram_bank2_reg_3584_3647_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_3584_3647_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3648_3711_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3648_3711_0_2 : label is 3648;
  attribute ram_addr_end of bram_bank2_reg_3648_3711_0_2 : label is 3711;
  attribute ram_slice_begin of bram_bank2_reg_3648_3711_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_3648_3711_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3648_3711_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3648_3711_3_5 : label is 3648;
  attribute ram_addr_end of bram_bank2_reg_3648_3711_3_5 : label is 3711;
  attribute ram_slice_begin of bram_bank2_reg_3648_3711_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_3648_3711_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_3648_3711_6_6 : label is 3648;
  attribute ram_addr_end of bram_bank2_reg_3648_3711_6_6 : label is 3711;
  attribute ram_slice_begin of bram_bank2_reg_3648_3711_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_3648_3711_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_3648_3711_7_7 : label is 3648;
  attribute ram_addr_end of bram_bank2_reg_3648_3711_7_7 : label is 3711;
  attribute ram_slice_begin of bram_bank2_reg_3648_3711_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_3648_3711_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3712_3775_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3712_3775_0_2 : label is 3712;
  attribute ram_addr_end of bram_bank2_reg_3712_3775_0_2 : label is 3775;
  attribute ram_slice_begin of bram_bank2_reg_3712_3775_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_3712_3775_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3712_3775_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3712_3775_3_5 : label is 3712;
  attribute ram_addr_end of bram_bank2_reg_3712_3775_3_5 : label is 3775;
  attribute ram_slice_begin of bram_bank2_reg_3712_3775_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_3712_3775_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_3712_3775_6_6 : label is 3712;
  attribute ram_addr_end of bram_bank2_reg_3712_3775_6_6 : label is 3775;
  attribute ram_slice_begin of bram_bank2_reg_3712_3775_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_3712_3775_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_3712_3775_7_7 : label is 3712;
  attribute ram_addr_end of bram_bank2_reg_3712_3775_7_7 : label is 3775;
  attribute ram_slice_begin of bram_bank2_reg_3712_3775_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_3712_3775_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3776_3839_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3776_3839_0_2 : label is 3776;
  attribute ram_addr_end of bram_bank2_reg_3776_3839_0_2 : label is 3839;
  attribute ram_slice_begin of bram_bank2_reg_3776_3839_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_3776_3839_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3776_3839_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3776_3839_3_5 : label is 3776;
  attribute ram_addr_end of bram_bank2_reg_3776_3839_3_5 : label is 3839;
  attribute ram_slice_begin of bram_bank2_reg_3776_3839_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_3776_3839_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_3776_3839_6_6 : label is 3776;
  attribute ram_addr_end of bram_bank2_reg_3776_3839_6_6 : label is 3839;
  attribute ram_slice_begin of bram_bank2_reg_3776_3839_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_3776_3839_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_3776_3839_7_7 : label is 3776;
  attribute ram_addr_end of bram_bank2_reg_3776_3839_7_7 : label is 3839;
  attribute ram_slice_begin of bram_bank2_reg_3776_3839_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_3776_3839_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3840_3903_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3840_3903_0_2 : label is 3840;
  attribute ram_addr_end of bram_bank2_reg_3840_3903_0_2 : label is 3903;
  attribute ram_slice_begin of bram_bank2_reg_3840_3903_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_3840_3903_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3840_3903_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3840_3903_3_5 : label is 3840;
  attribute ram_addr_end of bram_bank2_reg_3840_3903_3_5 : label is 3903;
  attribute ram_slice_begin of bram_bank2_reg_3840_3903_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_3840_3903_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_3840_3903_6_6 : label is 3840;
  attribute ram_addr_end of bram_bank2_reg_3840_3903_6_6 : label is 3903;
  attribute ram_slice_begin of bram_bank2_reg_3840_3903_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_3840_3903_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_3840_3903_7_7 : label is 3840;
  attribute ram_addr_end of bram_bank2_reg_3840_3903_7_7 : label is 3903;
  attribute ram_slice_begin of bram_bank2_reg_3840_3903_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_3840_3903_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_384_447_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_384_447_0_2 : label is 384;
  attribute ram_addr_end of bram_bank2_reg_384_447_0_2 : label is 447;
  attribute ram_slice_begin of bram_bank2_reg_384_447_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_384_447_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_384_447_3_5 : label is 384;
  attribute ram_addr_end of bram_bank2_reg_384_447_3_5 : label is 447;
  attribute ram_slice_begin of bram_bank2_reg_384_447_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_384_447_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_384_447_6_6 : label is 384;
  attribute ram_addr_end of bram_bank2_reg_384_447_6_6 : label is 447;
  attribute ram_slice_begin of bram_bank2_reg_384_447_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_384_447_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_384_447_7_7 : label is 384;
  attribute ram_addr_end of bram_bank2_reg_384_447_7_7 : label is 447;
  attribute ram_slice_begin of bram_bank2_reg_384_447_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3904_3967_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3904_3967_0_2 : label is 3904;
  attribute ram_addr_end of bram_bank2_reg_3904_3967_0_2 : label is 3967;
  attribute ram_slice_begin of bram_bank2_reg_3904_3967_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_3904_3967_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3904_3967_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3904_3967_3_5 : label is 3904;
  attribute ram_addr_end of bram_bank2_reg_3904_3967_3_5 : label is 3967;
  attribute ram_slice_begin of bram_bank2_reg_3904_3967_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_3904_3967_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_3904_3967_6_6 : label is 3904;
  attribute ram_addr_end of bram_bank2_reg_3904_3967_6_6 : label is 3967;
  attribute ram_slice_begin of bram_bank2_reg_3904_3967_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_3904_3967_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_3904_3967_7_7 : label is 3904;
  attribute ram_addr_end of bram_bank2_reg_3904_3967_7_7 : label is 3967;
  attribute ram_slice_begin of bram_bank2_reg_3904_3967_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_3904_3967_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3968_4031_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3968_4031_0_2 : label is 3968;
  attribute ram_addr_end of bram_bank2_reg_3968_4031_0_2 : label is 4031;
  attribute ram_slice_begin of bram_bank2_reg_3968_4031_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_3968_4031_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_3968_4031_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_3968_4031_3_5 : label is 3968;
  attribute ram_addr_end of bram_bank2_reg_3968_4031_3_5 : label is 4031;
  attribute ram_slice_begin of bram_bank2_reg_3968_4031_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_3968_4031_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_3968_4031_6_6 : label is 3968;
  attribute ram_addr_end of bram_bank2_reg_3968_4031_6_6 : label is 4031;
  attribute ram_slice_begin of bram_bank2_reg_3968_4031_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_3968_4031_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_3968_4031_7_7 : label is 3968;
  attribute ram_addr_end of bram_bank2_reg_3968_4031_7_7 : label is 4031;
  attribute ram_slice_begin of bram_bank2_reg_3968_4031_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_3968_4031_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_4032_4095_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_4032_4095_0_2 : label is 4032;
  attribute ram_addr_end of bram_bank2_reg_4032_4095_0_2 : label is 4095;
  attribute ram_slice_begin of bram_bank2_reg_4032_4095_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_4032_4095_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_4032_4095_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_4032_4095_3_5 : label is 4032;
  attribute ram_addr_end of bram_bank2_reg_4032_4095_3_5 : label is 4095;
  attribute ram_slice_begin of bram_bank2_reg_4032_4095_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_4032_4095_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_4032_4095_6_6 : label is 4032;
  attribute ram_addr_end of bram_bank2_reg_4032_4095_6_6 : label is 4095;
  attribute ram_slice_begin of bram_bank2_reg_4032_4095_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_4032_4095_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_4032_4095_7_7 : label is 4032;
  attribute ram_addr_end of bram_bank2_reg_4032_4095_7_7 : label is 4095;
  attribute ram_slice_begin of bram_bank2_reg_4032_4095_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_4032_4095_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_448_511_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_448_511_0_2 : label is 448;
  attribute ram_addr_end of bram_bank2_reg_448_511_0_2 : label is 511;
  attribute ram_slice_begin of bram_bank2_reg_448_511_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_448_511_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_448_511_3_5 : label is 448;
  attribute ram_addr_end of bram_bank2_reg_448_511_3_5 : label is 511;
  attribute ram_slice_begin of bram_bank2_reg_448_511_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_448_511_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_448_511_6_6 : label is 448;
  attribute ram_addr_end of bram_bank2_reg_448_511_6_6 : label is 511;
  attribute ram_slice_begin of bram_bank2_reg_448_511_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_448_511_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_448_511_7_7 : label is 448;
  attribute ram_addr_end of bram_bank2_reg_448_511_7_7 : label is 511;
  attribute ram_slice_begin of bram_bank2_reg_448_511_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_512_575_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_512_575_0_2 : label is 512;
  attribute ram_addr_end of bram_bank2_reg_512_575_0_2 : label is 575;
  attribute ram_slice_begin of bram_bank2_reg_512_575_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_512_575_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_512_575_3_5 : label is 512;
  attribute ram_addr_end of bram_bank2_reg_512_575_3_5 : label is 575;
  attribute ram_slice_begin of bram_bank2_reg_512_575_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_512_575_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_512_575_6_6 : label is 512;
  attribute ram_addr_end of bram_bank2_reg_512_575_6_6 : label is 575;
  attribute ram_slice_begin of bram_bank2_reg_512_575_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_512_575_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_512_575_7_7 : label is 512;
  attribute ram_addr_end of bram_bank2_reg_512_575_7_7 : label is 575;
  attribute ram_slice_begin of bram_bank2_reg_512_575_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_576_639_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_576_639_0_2 : label is 576;
  attribute ram_addr_end of bram_bank2_reg_576_639_0_2 : label is 639;
  attribute ram_slice_begin of bram_bank2_reg_576_639_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_576_639_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_576_639_3_5 : label is 576;
  attribute ram_addr_end of bram_bank2_reg_576_639_3_5 : label is 639;
  attribute ram_slice_begin of bram_bank2_reg_576_639_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_576_639_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_576_639_6_6 : label is 576;
  attribute ram_addr_end of bram_bank2_reg_576_639_6_6 : label is 639;
  attribute ram_slice_begin of bram_bank2_reg_576_639_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_576_639_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_576_639_7_7 : label is 576;
  attribute ram_addr_end of bram_bank2_reg_576_639_7_7 : label is 639;
  attribute ram_slice_begin of bram_bank2_reg_576_639_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_640_703_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_640_703_0_2 : label is 640;
  attribute ram_addr_end of bram_bank2_reg_640_703_0_2 : label is 703;
  attribute ram_slice_begin of bram_bank2_reg_640_703_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_640_703_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_640_703_3_5 : label is 640;
  attribute ram_addr_end of bram_bank2_reg_640_703_3_5 : label is 703;
  attribute ram_slice_begin of bram_bank2_reg_640_703_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_640_703_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_640_703_6_6 : label is 640;
  attribute ram_addr_end of bram_bank2_reg_640_703_6_6 : label is 703;
  attribute ram_slice_begin of bram_bank2_reg_640_703_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_640_703_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_640_703_7_7 : label is 640;
  attribute ram_addr_end of bram_bank2_reg_640_703_7_7 : label is 703;
  attribute ram_slice_begin of bram_bank2_reg_640_703_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of bram_bank2_reg_64_127_0_2 : label is 127;
  attribute ram_slice_begin of bram_bank2_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of bram_bank2_reg_64_127_3_5 : label is 127;
  attribute ram_slice_begin of bram_bank2_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of bram_bank2_reg_64_127_6_6 : label is 127;
  attribute ram_slice_begin of bram_bank2_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of bram_bank2_reg_64_127_7_7 : label is 127;
  attribute ram_slice_begin of bram_bank2_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_704_767_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_704_767_0_2 : label is 704;
  attribute ram_addr_end of bram_bank2_reg_704_767_0_2 : label is 767;
  attribute ram_slice_begin of bram_bank2_reg_704_767_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_704_767_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_704_767_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_704_767_3_5 : label is 704;
  attribute ram_addr_end of bram_bank2_reg_704_767_3_5 : label is 767;
  attribute ram_slice_begin of bram_bank2_reg_704_767_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_704_767_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_704_767_6_6 : label is 704;
  attribute ram_addr_end of bram_bank2_reg_704_767_6_6 : label is 767;
  attribute ram_slice_begin of bram_bank2_reg_704_767_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_704_767_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_704_767_7_7 : label is 704;
  attribute ram_addr_end of bram_bank2_reg_704_767_7_7 : label is 767;
  attribute ram_slice_begin of bram_bank2_reg_704_767_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_704_767_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_768_831_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_768_831_0_2 : label is 768;
  attribute ram_addr_end of bram_bank2_reg_768_831_0_2 : label is 831;
  attribute ram_slice_begin of bram_bank2_reg_768_831_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_768_831_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_768_831_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_768_831_3_5 : label is 768;
  attribute ram_addr_end of bram_bank2_reg_768_831_3_5 : label is 831;
  attribute ram_slice_begin of bram_bank2_reg_768_831_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_768_831_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_768_831_6_6 : label is 768;
  attribute ram_addr_end of bram_bank2_reg_768_831_6_6 : label is 831;
  attribute ram_slice_begin of bram_bank2_reg_768_831_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_768_831_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_768_831_7_7 : label is 768;
  attribute ram_addr_end of bram_bank2_reg_768_831_7_7 : label is 831;
  attribute ram_slice_begin of bram_bank2_reg_768_831_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_768_831_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_832_895_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_832_895_0_2 : label is 832;
  attribute ram_addr_end of bram_bank2_reg_832_895_0_2 : label is 895;
  attribute ram_slice_begin of bram_bank2_reg_832_895_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_832_895_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_832_895_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_832_895_3_5 : label is 832;
  attribute ram_addr_end of bram_bank2_reg_832_895_3_5 : label is 895;
  attribute ram_slice_begin of bram_bank2_reg_832_895_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_832_895_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_832_895_6_6 : label is 832;
  attribute ram_addr_end of bram_bank2_reg_832_895_6_6 : label is 895;
  attribute ram_slice_begin of bram_bank2_reg_832_895_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_832_895_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_832_895_7_7 : label is 832;
  attribute ram_addr_end of bram_bank2_reg_832_895_7_7 : label is 895;
  attribute ram_slice_begin of bram_bank2_reg_832_895_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_832_895_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_896_959_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_896_959_0_2 : label is 896;
  attribute ram_addr_end of bram_bank2_reg_896_959_0_2 : label is 959;
  attribute ram_slice_begin of bram_bank2_reg_896_959_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_896_959_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_896_959_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_896_959_3_5 : label is 896;
  attribute ram_addr_end of bram_bank2_reg_896_959_3_5 : label is 959;
  attribute ram_slice_begin of bram_bank2_reg_896_959_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_896_959_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_896_959_6_6 : label is 896;
  attribute ram_addr_end of bram_bank2_reg_896_959_6_6 : label is 959;
  attribute ram_slice_begin of bram_bank2_reg_896_959_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_896_959_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_896_959_7_7 : label is 896;
  attribute ram_addr_end of bram_bank2_reg_896_959_7_7 : label is 959;
  attribute ram_slice_begin of bram_bank2_reg_896_959_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_896_959_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_960_1023_0_2 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_960_1023_0_2 : label is 960;
  attribute ram_addr_end of bram_bank2_reg_960_1023_0_2 : label is 1023;
  attribute ram_slice_begin of bram_bank2_reg_960_1023_0_2 : label is 0;
  attribute ram_slice_end of bram_bank2_reg_960_1023_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank2_reg_960_1023_3_5 : label is "";
  attribute ram_addr_begin of bram_bank2_reg_960_1023_3_5 : label is 960;
  attribute ram_addr_end of bram_bank2_reg_960_1023_3_5 : label is 1023;
  attribute ram_slice_begin of bram_bank2_reg_960_1023_3_5 : label is 3;
  attribute ram_slice_end of bram_bank2_reg_960_1023_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank2_reg_960_1023_6_6 : label is 960;
  attribute ram_addr_end of bram_bank2_reg_960_1023_6_6 : label is 1023;
  attribute ram_slice_begin of bram_bank2_reg_960_1023_6_6 : label is 6;
  attribute ram_slice_end of bram_bank2_reg_960_1023_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank2_reg_960_1023_7_7 : label is 960;
  attribute ram_addr_end of bram_bank2_reg_960_1023_7_7 : label is 1023;
  attribute ram_slice_begin of bram_bank2_reg_960_1023_7_7 : label is 7;
  attribute ram_slice_end of bram_bank2_reg_960_1023_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_0_63_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end of bram_bank3_reg_0_63_0_2 : label is 63;
  attribute ram_slice_begin of bram_bank3_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_0_63_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of bram_bank3_reg_0_63_3_5 : label is 63;
  attribute ram_slice_begin of bram_bank3_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_0_63_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of bram_bank3_reg_0_63_6_6 : label is 63;
  attribute ram_slice_begin of bram_bank3_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_0_63_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of bram_bank3_reg_0_63_7_7 : label is 63;
  attribute ram_slice_begin of bram_bank3_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_0_63_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1024_1087_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1024_1087_0_2 : label is 1024;
  attribute ram_addr_end of bram_bank3_reg_1024_1087_0_2 : label is 1087;
  attribute ram_slice_begin of bram_bank3_reg_1024_1087_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_1024_1087_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1024_1087_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1024_1087_3_5 : label is 1024;
  attribute ram_addr_end of bram_bank3_reg_1024_1087_3_5 : label is 1087;
  attribute ram_slice_begin of bram_bank3_reg_1024_1087_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_1024_1087_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_1024_1087_6_6 : label is 1024;
  attribute ram_addr_end of bram_bank3_reg_1024_1087_6_6 : label is 1087;
  attribute ram_slice_begin of bram_bank3_reg_1024_1087_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_1024_1087_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_1024_1087_7_7 : label is 1024;
  attribute ram_addr_end of bram_bank3_reg_1024_1087_7_7 : label is 1087;
  attribute ram_slice_begin of bram_bank3_reg_1024_1087_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_1024_1087_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1088_1151_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1088_1151_0_2 : label is 1088;
  attribute ram_addr_end of bram_bank3_reg_1088_1151_0_2 : label is 1151;
  attribute ram_slice_begin of bram_bank3_reg_1088_1151_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_1088_1151_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1088_1151_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1088_1151_3_5 : label is 1088;
  attribute ram_addr_end of bram_bank3_reg_1088_1151_3_5 : label is 1151;
  attribute ram_slice_begin of bram_bank3_reg_1088_1151_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_1088_1151_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_1088_1151_6_6 : label is 1088;
  attribute ram_addr_end of bram_bank3_reg_1088_1151_6_6 : label is 1151;
  attribute ram_slice_begin of bram_bank3_reg_1088_1151_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_1088_1151_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_1088_1151_7_7 : label is 1088;
  attribute ram_addr_end of bram_bank3_reg_1088_1151_7_7 : label is 1151;
  attribute ram_slice_begin of bram_bank3_reg_1088_1151_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_1088_1151_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1152_1215_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1152_1215_0_2 : label is 1152;
  attribute ram_addr_end of bram_bank3_reg_1152_1215_0_2 : label is 1215;
  attribute ram_slice_begin of bram_bank3_reg_1152_1215_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_1152_1215_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1152_1215_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1152_1215_3_5 : label is 1152;
  attribute ram_addr_end of bram_bank3_reg_1152_1215_3_5 : label is 1215;
  attribute ram_slice_begin of bram_bank3_reg_1152_1215_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_1152_1215_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_1152_1215_6_6 : label is 1152;
  attribute ram_addr_end of bram_bank3_reg_1152_1215_6_6 : label is 1215;
  attribute ram_slice_begin of bram_bank3_reg_1152_1215_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_1152_1215_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_1152_1215_7_7 : label is 1152;
  attribute ram_addr_end of bram_bank3_reg_1152_1215_7_7 : label is 1215;
  attribute ram_slice_begin of bram_bank3_reg_1152_1215_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_1152_1215_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1216_1279_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1216_1279_0_2 : label is 1216;
  attribute ram_addr_end of bram_bank3_reg_1216_1279_0_2 : label is 1279;
  attribute ram_slice_begin of bram_bank3_reg_1216_1279_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_1216_1279_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1216_1279_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1216_1279_3_5 : label is 1216;
  attribute ram_addr_end of bram_bank3_reg_1216_1279_3_5 : label is 1279;
  attribute ram_slice_begin of bram_bank3_reg_1216_1279_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_1216_1279_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_1216_1279_6_6 : label is 1216;
  attribute ram_addr_end of bram_bank3_reg_1216_1279_6_6 : label is 1279;
  attribute ram_slice_begin of bram_bank3_reg_1216_1279_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_1216_1279_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_1216_1279_7_7 : label is 1216;
  attribute ram_addr_end of bram_bank3_reg_1216_1279_7_7 : label is 1279;
  attribute ram_slice_begin of bram_bank3_reg_1216_1279_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_1216_1279_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1280_1343_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1280_1343_0_2 : label is 1280;
  attribute ram_addr_end of bram_bank3_reg_1280_1343_0_2 : label is 1343;
  attribute ram_slice_begin of bram_bank3_reg_1280_1343_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_1280_1343_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1280_1343_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1280_1343_3_5 : label is 1280;
  attribute ram_addr_end of bram_bank3_reg_1280_1343_3_5 : label is 1343;
  attribute ram_slice_begin of bram_bank3_reg_1280_1343_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_1280_1343_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_1280_1343_6_6 : label is 1280;
  attribute ram_addr_end of bram_bank3_reg_1280_1343_6_6 : label is 1343;
  attribute ram_slice_begin of bram_bank3_reg_1280_1343_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_1280_1343_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_1280_1343_7_7 : label is 1280;
  attribute ram_addr_end of bram_bank3_reg_1280_1343_7_7 : label is 1343;
  attribute ram_slice_begin of bram_bank3_reg_1280_1343_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_1280_1343_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_128_191_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_128_191_0_2 : label is 128;
  attribute ram_addr_end of bram_bank3_reg_128_191_0_2 : label is 191;
  attribute ram_slice_begin of bram_bank3_reg_128_191_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_128_191_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_128_191_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_128_191_3_5 : label is 128;
  attribute ram_addr_end of bram_bank3_reg_128_191_3_5 : label is 191;
  attribute ram_slice_begin of bram_bank3_reg_128_191_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_128_191_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_128_191_6_6 : label is 128;
  attribute ram_addr_end of bram_bank3_reg_128_191_6_6 : label is 191;
  attribute ram_slice_begin of bram_bank3_reg_128_191_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_128_191_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_128_191_7_7 : label is 128;
  attribute ram_addr_end of bram_bank3_reg_128_191_7_7 : label is 191;
  attribute ram_slice_begin of bram_bank3_reg_128_191_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_128_191_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1344_1407_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1344_1407_0_2 : label is 1344;
  attribute ram_addr_end of bram_bank3_reg_1344_1407_0_2 : label is 1407;
  attribute ram_slice_begin of bram_bank3_reg_1344_1407_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_1344_1407_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1344_1407_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1344_1407_3_5 : label is 1344;
  attribute ram_addr_end of bram_bank3_reg_1344_1407_3_5 : label is 1407;
  attribute ram_slice_begin of bram_bank3_reg_1344_1407_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_1344_1407_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_1344_1407_6_6 : label is 1344;
  attribute ram_addr_end of bram_bank3_reg_1344_1407_6_6 : label is 1407;
  attribute ram_slice_begin of bram_bank3_reg_1344_1407_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_1344_1407_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_1344_1407_7_7 : label is 1344;
  attribute ram_addr_end of bram_bank3_reg_1344_1407_7_7 : label is 1407;
  attribute ram_slice_begin of bram_bank3_reg_1344_1407_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_1344_1407_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1408_1471_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1408_1471_0_2 : label is 1408;
  attribute ram_addr_end of bram_bank3_reg_1408_1471_0_2 : label is 1471;
  attribute ram_slice_begin of bram_bank3_reg_1408_1471_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_1408_1471_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1408_1471_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1408_1471_3_5 : label is 1408;
  attribute ram_addr_end of bram_bank3_reg_1408_1471_3_5 : label is 1471;
  attribute ram_slice_begin of bram_bank3_reg_1408_1471_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_1408_1471_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_1408_1471_6_6 : label is 1408;
  attribute ram_addr_end of bram_bank3_reg_1408_1471_6_6 : label is 1471;
  attribute ram_slice_begin of bram_bank3_reg_1408_1471_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_1408_1471_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_1408_1471_7_7 : label is 1408;
  attribute ram_addr_end of bram_bank3_reg_1408_1471_7_7 : label is 1471;
  attribute ram_slice_begin of bram_bank3_reg_1408_1471_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_1408_1471_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1472_1535_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1472_1535_0_2 : label is 1472;
  attribute ram_addr_end of bram_bank3_reg_1472_1535_0_2 : label is 1535;
  attribute ram_slice_begin of bram_bank3_reg_1472_1535_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_1472_1535_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1472_1535_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1472_1535_3_5 : label is 1472;
  attribute ram_addr_end of bram_bank3_reg_1472_1535_3_5 : label is 1535;
  attribute ram_slice_begin of bram_bank3_reg_1472_1535_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_1472_1535_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_1472_1535_6_6 : label is 1472;
  attribute ram_addr_end of bram_bank3_reg_1472_1535_6_6 : label is 1535;
  attribute ram_slice_begin of bram_bank3_reg_1472_1535_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_1472_1535_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_1472_1535_7_7 : label is 1472;
  attribute ram_addr_end of bram_bank3_reg_1472_1535_7_7 : label is 1535;
  attribute ram_slice_begin of bram_bank3_reg_1472_1535_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_1472_1535_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1536_1599_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1536_1599_0_2 : label is 1536;
  attribute ram_addr_end of bram_bank3_reg_1536_1599_0_2 : label is 1599;
  attribute ram_slice_begin of bram_bank3_reg_1536_1599_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_1536_1599_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1536_1599_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1536_1599_3_5 : label is 1536;
  attribute ram_addr_end of bram_bank3_reg_1536_1599_3_5 : label is 1599;
  attribute ram_slice_begin of bram_bank3_reg_1536_1599_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_1536_1599_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_1536_1599_6_6 : label is 1536;
  attribute ram_addr_end of bram_bank3_reg_1536_1599_6_6 : label is 1599;
  attribute ram_slice_begin of bram_bank3_reg_1536_1599_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_1536_1599_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_1536_1599_7_7 : label is 1536;
  attribute ram_addr_end of bram_bank3_reg_1536_1599_7_7 : label is 1599;
  attribute ram_slice_begin of bram_bank3_reg_1536_1599_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_1536_1599_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1600_1663_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1600_1663_0_2 : label is 1600;
  attribute ram_addr_end of bram_bank3_reg_1600_1663_0_2 : label is 1663;
  attribute ram_slice_begin of bram_bank3_reg_1600_1663_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_1600_1663_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1600_1663_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1600_1663_3_5 : label is 1600;
  attribute ram_addr_end of bram_bank3_reg_1600_1663_3_5 : label is 1663;
  attribute ram_slice_begin of bram_bank3_reg_1600_1663_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_1600_1663_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_1600_1663_6_6 : label is 1600;
  attribute ram_addr_end of bram_bank3_reg_1600_1663_6_6 : label is 1663;
  attribute ram_slice_begin of bram_bank3_reg_1600_1663_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_1600_1663_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_1600_1663_7_7 : label is 1600;
  attribute ram_addr_end of bram_bank3_reg_1600_1663_7_7 : label is 1663;
  attribute ram_slice_begin of bram_bank3_reg_1600_1663_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_1600_1663_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1664_1727_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1664_1727_0_2 : label is 1664;
  attribute ram_addr_end of bram_bank3_reg_1664_1727_0_2 : label is 1727;
  attribute ram_slice_begin of bram_bank3_reg_1664_1727_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_1664_1727_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1664_1727_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1664_1727_3_5 : label is 1664;
  attribute ram_addr_end of bram_bank3_reg_1664_1727_3_5 : label is 1727;
  attribute ram_slice_begin of bram_bank3_reg_1664_1727_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_1664_1727_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_1664_1727_6_6 : label is 1664;
  attribute ram_addr_end of bram_bank3_reg_1664_1727_6_6 : label is 1727;
  attribute ram_slice_begin of bram_bank3_reg_1664_1727_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_1664_1727_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_1664_1727_7_7 : label is 1664;
  attribute ram_addr_end of bram_bank3_reg_1664_1727_7_7 : label is 1727;
  attribute ram_slice_begin of bram_bank3_reg_1664_1727_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_1664_1727_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1728_1791_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1728_1791_0_2 : label is 1728;
  attribute ram_addr_end of bram_bank3_reg_1728_1791_0_2 : label is 1791;
  attribute ram_slice_begin of bram_bank3_reg_1728_1791_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_1728_1791_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1728_1791_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1728_1791_3_5 : label is 1728;
  attribute ram_addr_end of bram_bank3_reg_1728_1791_3_5 : label is 1791;
  attribute ram_slice_begin of bram_bank3_reg_1728_1791_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_1728_1791_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_1728_1791_6_6 : label is 1728;
  attribute ram_addr_end of bram_bank3_reg_1728_1791_6_6 : label is 1791;
  attribute ram_slice_begin of bram_bank3_reg_1728_1791_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_1728_1791_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_1728_1791_7_7 : label is 1728;
  attribute ram_addr_end of bram_bank3_reg_1728_1791_7_7 : label is 1791;
  attribute ram_slice_begin of bram_bank3_reg_1728_1791_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_1728_1791_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1792_1855_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1792_1855_0_2 : label is 1792;
  attribute ram_addr_end of bram_bank3_reg_1792_1855_0_2 : label is 1855;
  attribute ram_slice_begin of bram_bank3_reg_1792_1855_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_1792_1855_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1792_1855_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1792_1855_3_5 : label is 1792;
  attribute ram_addr_end of bram_bank3_reg_1792_1855_3_5 : label is 1855;
  attribute ram_slice_begin of bram_bank3_reg_1792_1855_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_1792_1855_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_1792_1855_6_6 : label is 1792;
  attribute ram_addr_end of bram_bank3_reg_1792_1855_6_6 : label is 1855;
  attribute ram_slice_begin of bram_bank3_reg_1792_1855_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_1792_1855_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_1792_1855_7_7 : label is 1792;
  attribute ram_addr_end of bram_bank3_reg_1792_1855_7_7 : label is 1855;
  attribute ram_slice_begin of bram_bank3_reg_1792_1855_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_1792_1855_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1856_1919_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1856_1919_0_2 : label is 1856;
  attribute ram_addr_end of bram_bank3_reg_1856_1919_0_2 : label is 1919;
  attribute ram_slice_begin of bram_bank3_reg_1856_1919_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_1856_1919_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1856_1919_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1856_1919_3_5 : label is 1856;
  attribute ram_addr_end of bram_bank3_reg_1856_1919_3_5 : label is 1919;
  attribute ram_slice_begin of bram_bank3_reg_1856_1919_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_1856_1919_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_1856_1919_6_6 : label is 1856;
  attribute ram_addr_end of bram_bank3_reg_1856_1919_6_6 : label is 1919;
  attribute ram_slice_begin of bram_bank3_reg_1856_1919_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_1856_1919_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_1856_1919_7_7 : label is 1856;
  attribute ram_addr_end of bram_bank3_reg_1856_1919_7_7 : label is 1919;
  attribute ram_slice_begin of bram_bank3_reg_1856_1919_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_1856_1919_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1920_1983_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1920_1983_0_2 : label is 1920;
  attribute ram_addr_end of bram_bank3_reg_1920_1983_0_2 : label is 1983;
  attribute ram_slice_begin of bram_bank3_reg_1920_1983_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_1920_1983_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1920_1983_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1920_1983_3_5 : label is 1920;
  attribute ram_addr_end of bram_bank3_reg_1920_1983_3_5 : label is 1983;
  attribute ram_slice_begin of bram_bank3_reg_1920_1983_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_1920_1983_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_1920_1983_6_6 : label is 1920;
  attribute ram_addr_end of bram_bank3_reg_1920_1983_6_6 : label is 1983;
  attribute ram_slice_begin of bram_bank3_reg_1920_1983_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_1920_1983_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_1920_1983_7_7 : label is 1920;
  attribute ram_addr_end of bram_bank3_reg_1920_1983_7_7 : label is 1983;
  attribute ram_slice_begin of bram_bank3_reg_1920_1983_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_1920_1983_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_192_255_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_192_255_0_2 : label is 192;
  attribute ram_addr_end of bram_bank3_reg_192_255_0_2 : label is 255;
  attribute ram_slice_begin of bram_bank3_reg_192_255_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_192_255_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_192_255_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_192_255_3_5 : label is 192;
  attribute ram_addr_end of bram_bank3_reg_192_255_3_5 : label is 255;
  attribute ram_slice_begin of bram_bank3_reg_192_255_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_192_255_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_192_255_6_6 : label is 192;
  attribute ram_addr_end of bram_bank3_reg_192_255_6_6 : label is 255;
  attribute ram_slice_begin of bram_bank3_reg_192_255_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_192_255_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_192_255_7_7 : label is 192;
  attribute ram_addr_end of bram_bank3_reg_192_255_7_7 : label is 255;
  attribute ram_slice_begin of bram_bank3_reg_192_255_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_192_255_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1984_2047_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1984_2047_0_2 : label is 1984;
  attribute ram_addr_end of bram_bank3_reg_1984_2047_0_2 : label is 2047;
  attribute ram_slice_begin of bram_bank3_reg_1984_2047_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_1984_2047_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_1984_2047_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_1984_2047_3_5 : label is 1984;
  attribute ram_addr_end of bram_bank3_reg_1984_2047_3_5 : label is 2047;
  attribute ram_slice_begin of bram_bank3_reg_1984_2047_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_1984_2047_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_1984_2047_6_6 : label is 1984;
  attribute ram_addr_end of bram_bank3_reg_1984_2047_6_6 : label is 2047;
  attribute ram_slice_begin of bram_bank3_reg_1984_2047_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_1984_2047_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_1984_2047_7_7 : label is 1984;
  attribute ram_addr_end of bram_bank3_reg_1984_2047_7_7 : label is 2047;
  attribute ram_slice_begin of bram_bank3_reg_1984_2047_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_1984_2047_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2048_2111_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2048_2111_0_2 : label is 2048;
  attribute ram_addr_end of bram_bank3_reg_2048_2111_0_2 : label is 2111;
  attribute ram_slice_begin of bram_bank3_reg_2048_2111_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_2048_2111_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2048_2111_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2048_2111_3_5 : label is 2048;
  attribute ram_addr_end of bram_bank3_reg_2048_2111_3_5 : label is 2111;
  attribute ram_slice_begin of bram_bank3_reg_2048_2111_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_2048_2111_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_2048_2111_6_6 : label is 2048;
  attribute ram_addr_end of bram_bank3_reg_2048_2111_6_6 : label is 2111;
  attribute ram_slice_begin of bram_bank3_reg_2048_2111_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_2048_2111_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_2048_2111_7_7 : label is 2048;
  attribute ram_addr_end of bram_bank3_reg_2048_2111_7_7 : label is 2111;
  attribute ram_slice_begin of bram_bank3_reg_2048_2111_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_2048_2111_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2112_2175_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2112_2175_0_2 : label is 2112;
  attribute ram_addr_end of bram_bank3_reg_2112_2175_0_2 : label is 2175;
  attribute ram_slice_begin of bram_bank3_reg_2112_2175_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_2112_2175_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2112_2175_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2112_2175_3_5 : label is 2112;
  attribute ram_addr_end of bram_bank3_reg_2112_2175_3_5 : label is 2175;
  attribute ram_slice_begin of bram_bank3_reg_2112_2175_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_2112_2175_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_2112_2175_6_6 : label is 2112;
  attribute ram_addr_end of bram_bank3_reg_2112_2175_6_6 : label is 2175;
  attribute ram_slice_begin of bram_bank3_reg_2112_2175_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_2112_2175_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_2112_2175_7_7 : label is 2112;
  attribute ram_addr_end of bram_bank3_reg_2112_2175_7_7 : label is 2175;
  attribute ram_slice_begin of bram_bank3_reg_2112_2175_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_2112_2175_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2176_2239_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2176_2239_0_2 : label is 2176;
  attribute ram_addr_end of bram_bank3_reg_2176_2239_0_2 : label is 2239;
  attribute ram_slice_begin of bram_bank3_reg_2176_2239_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_2176_2239_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2176_2239_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2176_2239_3_5 : label is 2176;
  attribute ram_addr_end of bram_bank3_reg_2176_2239_3_5 : label is 2239;
  attribute ram_slice_begin of bram_bank3_reg_2176_2239_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_2176_2239_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_2176_2239_6_6 : label is 2176;
  attribute ram_addr_end of bram_bank3_reg_2176_2239_6_6 : label is 2239;
  attribute ram_slice_begin of bram_bank3_reg_2176_2239_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_2176_2239_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_2176_2239_7_7 : label is 2176;
  attribute ram_addr_end of bram_bank3_reg_2176_2239_7_7 : label is 2239;
  attribute ram_slice_begin of bram_bank3_reg_2176_2239_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_2176_2239_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2240_2303_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2240_2303_0_2 : label is 2240;
  attribute ram_addr_end of bram_bank3_reg_2240_2303_0_2 : label is 2303;
  attribute ram_slice_begin of bram_bank3_reg_2240_2303_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_2240_2303_0_2 : label is 2;
  attribute SOFT_HLUTNM of bram_bank3_reg_2240_2303_0_2_i_2 : label is "soft_lutpair38";
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2240_2303_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2240_2303_3_5 : label is 2240;
  attribute ram_addr_end of bram_bank3_reg_2240_2303_3_5 : label is 2303;
  attribute ram_slice_begin of bram_bank3_reg_2240_2303_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_2240_2303_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_2240_2303_6_6 : label is 2240;
  attribute ram_addr_end of bram_bank3_reg_2240_2303_6_6 : label is 2303;
  attribute ram_slice_begin of bram_bank3_reg_2240_2303_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_2240_2303_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_2240_2303_7_7 : label is 2240;
  attribute ram_addr_end of bram_bank3_reg_2240_2303_7_7 : label is 2303;
  attribute ram_slice_begin of bram_bank3_reg_2240_2303_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_2240_2303_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2304_2367_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2304_2367_0_2 : label is 2304;
  attribute ram_addr_end of bram_bank3_reg_2304_2367_0_2 : label is 2367;
  attribute ram_slice_begin of bram_bank3_reg_2304_2367_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_2304_2367_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2304_2367_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2304_2367_3_5 : label is 2304;
  attribute ram_addr_end of bram_bank3_reg_2304_2367_3_5 : label is 2367;
  attribute ram_slice_begin of bram_bank3_reg_2304_2367_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_2304_2367_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_2304_2367_6_6 : label is 2304;
  attribute ram_addr_end of bram_bank3_reg_2304_2367_6_6 : label is 2367;
  attribute ram_slice_begin of bram_bank3_reg_2304_2367_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_2304_2367_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_2304_2367_7_7 : label is 2304;
  attribute ram_addr_end of bram_bank3_reg_2304_2367_7_7 : label is 2367;
  attribute ram_slice_begin of bram_bank3_reg_2304_2367_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_2304_2367_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2368_2431_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2368_2431_0_2 : label is 2368;
  attribute ram_addr_end of bram_bank3_reg_2368_2431_0_2 : label is 2431;
  attribute ram_slice_begin of bram_bank3_reg_2368_2431_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_2368_2431_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2368_2431_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2368_2431_3_5 : label is 2368;
  attribute ram_addr_end of bram_bank3_reg_2368_2431_3_5 : label is 2431;
  attribute ram_slice_begin of bram_bank3_reg_2368_2431_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_2368_2431_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_2368_2431_6_6 : label is 2368;
  attribute ram_addr_end of bram_bank3_reg_2368_2431_6_6 : label is 2431;
  attribute ram_slice_begin of bram_bank3_reg_2368_2431_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_2368_2431_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_2368_2431_7_7 : label is 2368;
  attribute ram_addr_end of bram_bank3_reg_2368_2431_7_7 : label is 2431;
  attribute ram_slice_begin of bram_bank3_reg_2368_2431_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_2368_2431_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2432_2495_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2432_2495_0_2 : label is 2432;
  attribute ram_addr_end of bram_bank3_reg_2432_2495_0_2 : label is 2495;
  attribute ram_slice_begin of bram_bank3_reg_2432_2495_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_2432_2495_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2432_2495_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2432_2495_3_5 : label is 2432;
  attribute ram_addr_end of bram_bank3_reg_2432_2495_3_5 : label is 2495;
  attribute ram_slice_begin of bram_bank3_reg_2432_2495_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_2432_2495_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_2432_2495_6_6 : label is 2432;
  attribute ram_addr_end of bram_bank3_reg_2432_2495_6_6 : label is 2495;
  attribute ram_slice_begin of bram_bank3_reg_2432_2495_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_2432_2495_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_2432_2495_7_7 : label is 2432;
  attribute ram_addr_end of bram_bank3_reg_2432_2495_7_7 : label is 2495;
  attribute ram_slice_begin of bram_bank3_reg_2432_2495_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_2432_2495_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2496_2559_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2496_2559_0_2 : label is 2496;
  attribute ram_addr_end of bram_bank3_reg_2496_2559_0_2 : label is 2559;
  attribute ram_slice_begin of bram_bank3_reg_2496_2559_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_2496_2559_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2496_2559_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2496_2559_3_5 : label is 2496;
  attribute ram_addr_end of bram_bank3_reg_2496_2559_3_5 : label is 2559;
  attribute ram_slice_begin of bram_bank3_reg_2496_2559_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_2496_2559_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_2496_2559_6_6 : label is 2496;
  attribute ram_addr_end of bram_bank3_reg_2496_2559_6_6 : label is 2559;
  attribute ram_slice_begin of bram_bank3_reg_2496_2559_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_2496_2559_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_2496_2559_7_7 : label is 2496;
  attribute ram_addr_end of bram_bank3_reg_2496_2559_7_7 : label is 2559;
  attribute ram_slice_begin of bram_bank3_reg_2496_2559_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_2496_2559_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2560_2623_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2560_2623_0_2 : label is 2560;
  attribute ram_addr_end of bram_bank3_reg_2560_2623_0_2 : label is 2623;
  attribute ram_slice_begin of bram_bank3_reg_2560_2623_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_2560_2623_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2560_2623_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2560_2623_3_5 : label is 2560;
  attribute ram_addr_end of bram_bank3_reg_2560_2623_3_5 : label is 2623;
  attribute ram_slice_begin of bram_bank3_reg_2560_2623_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_2560_2623_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_2560_2623_6_6 : label is 2560;
  attribute ram_addr_end of bram_bank3_reg_2560_2623_6_6 : label is 2623;
  attribute ram_slice_begin of bram_bank3_reg_2560_2623_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_2560_2623_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_2560_2623_7_7 : label is 2560;
  attribute ram_addr_end of bram_bank3_reg_2560_2623_7_7 : label is 2623;
  attribute ram_slice_begin of bram_bank3_reg_2560_2623_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_2560_2623_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_256_319_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_256_319_0_2 : label is 256;
  attribute ram_addr_end of bram_bank3_reg_256_319_0_2 : label is 319;
  attribute ram_slice_begin of bram_bank3_reg_256_319_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_256_319_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_256_319_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_256_319_3_5 : label is 256;
  attribute ram_addr_end of bram_bank3_reg_256_319_3_5 : label is 319;
  attribute ram_slice_begin of bram_bank3_reg_256_319_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_256_319_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_256_319_6_6 : label is 256;
  attribute ram_addr_end of bram_bank3_reg_256_319_6_6 : label is 319;
  attribute ram_slice_begin of bram_bank3_reg_256_319_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_256_319_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_256_319_7_7 : label is 256;
  attribute ram_addr_end of bram_bank3_reg_256_319_7_7 : label is 319;
  attribute ram_slice_begin of bram_bank3_reg_256_319_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_256_319_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2624_2687_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2624_2687_0_2 : label is 2624;
  attribute ram_addr_end of bram_bank3_reg_2624_2687_0_2 : label is 2687;
  attribute ram_slice_begin of bram_bank3_reg_2624_2687_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_2624_2687_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2624_2687_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2624_2687_3_5 : label is 2624;
  attribute ram_addr_end of bram_bank3_reg_2624_2687_3_5 : label is 2687;
  attribute ram_slice_begin of bram_bank3_reg_2624_2687_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_2624_2687_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_2624_2687_6_6 : label is 2624;
  attribute ram_addr_end of bram_bank3_reg_2624_2687_6_6 : label is 2687;
  attribute ram_slice_begin of bram_bank3_reg_2624_2687_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_2624_2687_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_2624_2687_7_7 : label is 2624;
  attribute ram_addr_end of bram_bank3_reg_2624_2687_7_7 : label is 2687;
  attribute ram_slice_begin of bram_bank3_reg_2624_2687_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_2624_2687_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2688_2751_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2688_2751_0_2 : label is 2688;
  attribute ram_addr_end of bram_bank3_reg_2688_2751_0_2 : label is 2751;
  attribute ram_slice_begin of bram_bank3_reg_2688_2751_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_2688_2751_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2688_2751_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2688_2751_3_5 : label is 2688;
  attribute ram_addr_end of bram_bank3_reg_2688_2751_3_5 : label is 2751;
  attribute ram_slice_begin of bram_bank3_reg_2688_2751_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_2688_2751_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_2688_2751_6_6 : label is 2688;
  attribute ram_addr_end of bram_bank3_reg_2688_2751_6_6 : label is 2751;
  attribute ram_slice_begin of bram_bank3_reg_2688_2751_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_2688_2751_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_2688_2751_7_7 : label is 2688;
  attribute ram_addr_end of bram_bank3_reg_2688_2751_7_7 : label is 2751;
  attribute ram_slice_begin of bram_bank3_reg_2688_2751_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_2688_2751_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2752_2815_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2752_2815_0_2 : label is 2752;
  attribute ram_addr_end of bram_bank3_reg_2752_2815_0_2 : label is 2815;
  attribute ram_slice_begin of bram_bank3_reg_2752_2815_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_2752_2815_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2752_2815_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2752_2815_3_5 : label is 2752;
  attribute ram_addr_end of bram_bank3_reg_2752_2815_3_5 : label is 2815;
  attribute ram_slice_begin of bram_bank3_reg_2752_2815_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_2752_2815_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_2752_2815_6_6 : label is 2752;
  attribute ram_addr_end of bram_bank3_reg_2752_2815_6_6 : label is 2815;
  attribute ram_slice_begin of bram_bank3_reg_2752_2815_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_2752_2815_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_2752_2815_7_7 : label is 2752;
  attribute ram_addr_end of bram_bank3_reg_2752_2815_7_7 : label is 2815;
  attribute ram_slice_begin of bram_bank3_reg_2752_2815_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_2752_2815_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2816_2879_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2816_2879_0_2 : label is 2816;
  attribute ram_addr_end of bram_bank3_reg_2816_2879_0_2 : label is 2879;
  attribute ram_slice_begin of bram_bank3_reg_2816_2879_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_2816_2879_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2816_2879_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2816_2879_3_5 : label is 2816;
  attribute ram_addr_end of bram_bank3_reg_2816_2879_3_5 : label is 2879;
  attribute ram_slice_begin of bram_bank3_reg_2816_2879_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_2816_2879_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_2816_2879_6_6 : label is 2816;
  attribute ram_addr_end of bram_bank3_reg_2816_2879_6_6 : label is 2879;
  attribute ram_slice_begin of bram_bank3_reg_2816_2879_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_2816_2879_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_2816_2879_7_7 : label is 2816;
  attribute ram_addr_end of bram_bank3_reg_2816_2879_7_7 : label is 2879;
  attribute ram_slice_begin of bram_bank3_reg_2816_2879_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_2816_2879_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2880_2943_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2880_2943_0_2 : label is 2880;
  attribute ram_addr_end of bram_bank3_reg_2880_2943_0_2 : label is 2943;
  attribute ram_slice_begin of bram_bank3_reg_2880_2943_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_2880_2943_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2880_2943_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2880_2943_3_5 : label is 2880;
  attribute ram_addr_end of bram_bank3_reg_2880_2943_3_5 : label is 2943;
  attribute ram_slice_begin of bram_bank3_reg_2880_2943_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_2880_2943_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_2880_2943_6_6 : label is 2880;
  attribute ram_addr_end of bram_bank3_reg_2880_2943_6_6 : label is 2943;
  attribute ram_slice_begin of bram_bank3_reg_2880_2943_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_2880_2943_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_2880_2943_7_7 : label is 2880;
  attribute ram_addr_end of bram_bank3_reg_2880_2943_7_7 : label is 2943;
  attribute ram_slice_begin of bram_bank3_reg_2880_2943_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_2880_2943_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2944_3007_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2944_3007_0_2 : label is 2944;
  attribute ram_addr_end of bram_bank3_reg_2944_3007_0_2 : label is 3007;
  attribute ram_slice_begin of bram_bank3_reg_2944_3007_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_2944_3007_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_2944_3007_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_2944_3007_3_5 : label is 2944;
  attribute ram_addr_end of bram_bank3_reg_2944_3007_3_5 : label is 3007;
  attribute ram_slice_begin of bram_bank3_reg_2944_3007_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_2944_3007_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_2944_3007_6_6 : label is 2944;
  attribute ram_addr_end of bram_bank3_reg_2944_3007_6_6 : label is 3007;
  attribute ram_slice_begin of bram_bank3_reg_2944_3007_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_2944_3007_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_2944_3007_7_7 : label is 2944;
  attribute ram_addr_end of bram_bank3_reg_2944_3007_7_7 : label is 3007;
  attribute ram_slice_begin of bram_bank3_reg_2944_3007_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_2944_3007_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3008_3071_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3008_3071_0_2 : label is 3008;
  attribute ram_addr_end of bram_bank3_reg_3008_3071_0_2 : label is 3071;
  attribute ram_slice_begin of bram_bank3_reg_3008_3071_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_3008_3071_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3008_3071_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3008_3071_3_5 : label is 3008;
  attribute ram_addr_end of bram_bank3_reg_3008_3071_3_5 : label is 3071;
  attribute ram_slice_begin of bram_bank3_reg_3008_3071_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_3008_3071_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_3008_3071_6_6 : label is 3008;
  attribute ram_addr_end of bram_bank3_reg_3008_3071_6_6 : label is 3071;
  attribute ram_slice_begin of bram_bank3_reg_3008_3071_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_3008_3071_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_3008_3071_7_7 : label is 3008;
  attribute ram_addr_end of bram_bank3_reg_3008_3071_7_7 : label is 3071;
  attribute ram_slice_begin of bram_bank3_reg_3008_3071_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_3008_3071_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3072_3135_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3072_3135_0_2 : label is 3072;
  attribute ram_addr_end of bram_bank3_reg_3072_3135_0_2 : label is 3135;
  attribute ram_slice_begin of bram_bank3_reg_3072_3135_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_3072_3135_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3072_3135_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3072_3135_3_5 : label is 3072;
  attribute ram_addr_end of bram_bank3_reg_3072_3135_3_5 : label is 3135;
  attribute ram_slice_begin of bram_bank3_reg_3072_3135_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_3072_3135_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_3072_3135_6_6 : label is 3072;
  attribute ram_addr_end of bram_bank3_reg_3072_3135_6_6 : label is 3135;
  attribute ram_slice_begin of bram_bank3_reg_3072_3135_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_3072_3135_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_3072_3135_7_7 : label is 3072;
  attribute ram_addr_end of bram_bank3_reg_3072_3135_7_7 : label is 3135;
  attribute ram_slice_begin of bram_bank3_reg_3072_3135_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_3072_3135_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3136_3199_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3136_3199_0_2 : label is 3136;
  attribute ram_addr_end of bram_bank3_reg_3136_3199_0_2 : label is 3199;
  attribute ram_slice_begin of bram_bank3_reg_3136_3199_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_3136_3199_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3136_3199_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3136_3199_3_5 : label is 3136;
  attribute ram_addr_end of bram_bank3_reg_3136_3199_3_5 : label is 3199;
  attribute ram_slice_begin of bram_bank3_reg_3136_3199_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_3136_3199_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_3136_3199_6_6 : label is 3136;
  attribute ram_addr_end of bram_bank3_reg_3136_3199_6_6 : label is 3199;
  attribute ram_slice_begin of bram_bank3_reg_3136_3199_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_3136_3199_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_3136_3199_7_7 : label is 3136;
  attribute ram_addr_end of bram_bank3_reg_3136_3199_7_7 : label is 3199;
  attribute ram_slice_begin of bram_bank3_reg_3136_3199_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_3136_3199_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3200_3263_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3200_3263_0_2 : label is 3200;
  attribute ram_addr_end of bram_bank3_reg_3200_3263_0_2 : label is 3263;
  attribute ram_slice_begin of bram_bank3_reg_3200_3263_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_3200_3263_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3200_3263_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3200_3263_3_5 : label is 3200;
  attribute ram_addr_end of bram_bank3_reg_3200_3263_3_5 : label is 3263;
  attribute ram_slice_begin of bram_bank3_reg_3200_3263_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_3200_3263_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_3200_3263_6_6 : label is 3200;
  attribute ram_addr_end of bram_bank3_reg_3200_3263_6_6 : label is 3263;
  attribute ram_slice_begin of bram_bank3_reg_3200_3263_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_3200_3263_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_3200_3263_7_7 : label is 3200;
  attribute ram_addr_end of bram_bank3_reg_3200_3263_7_7 : label is 3263;
  attribute ram_slice_begin of bram_bank3_reg_3200_3263_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_3200_3263_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_320_383_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_320_383_0_2 : label is 320;
  attribute ram_addr_end of bram_bank3_reg_320_383_0_2 : label is 383;
  attribute ram_slice_begin of bram_bank3_reg_320_383_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_320_383_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_320_383_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_320_383_3_5 : label is 320;
  attribute ram_addr_end of bram_bank3_reg_320_383_3_5 : label is 383;
  attribute ram_slice_begin of bram_bank3_reg_320_383_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_320_383_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_320_383_6_6 : label is 320;
  attribute ram_addr_end of bram_bank3_reg_320_383_6_6 : label is 383;
  attribute ram_slice_begin of bram_bank3_reg_320_383_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_320_383_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_320_383_7_7 : label is 320;
  attribute ram_addr_end of bram_bank3_reg_320_383_7_7 : label is 383;
  attribute ram_slice_begin of bram_bank3_reg_320_383_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_320_383_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3264_3327_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3264_3327_0_2 : label is 3264;
  attribute ram_addr_end of bram_bank3_reg_3264_3327_0_2 : label is 3327;
  attribute ram_slice_begin of bram_bank3_reg_3264_3327_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_3264_3327_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3264_3327_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3264_3327_3_5 : label is 3264;
  attribute ram_addr_end of bram_bank3_reg_3264_3327_3_5 : label is 3327;
  attribute ram_slice_begin of bram_bank3_reg_3264_3327_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_3264_3327_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_3264_3327_6_6 : label is 3264;
  attribute ram_addr_end of bram_bank3_reg_3264_3327_6_6 : label is 3327;
  attribute ram_slice_begin of bram_bank3_reg_3264_3327_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_3264_3327_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_3264_3327_7_7 : label is 3264;
  attribute ram_addr_end of bram_bank3_reg_3264_3327_7_7 : label is 3327;
  attribute ram_slice_begin of bram_bank3_reg_3264_3327_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_3264_3327_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3328_3391_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3328_3391_0_2 : label is 3328;
  attribute ram_addr_end of bram_bank3_reg_3328_3391_0_2 : label is 3391;
  attribute ram_slice_begin of bram_bank3_reg_3328_3391_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_3328_3391_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3328_3391_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3328_3391_3_5 : label is 3328;
  attribute ram_addr_end of bram_bank3_reg_3328_3391_3_5 : label is 3391;
  attribute ram_slice_begin of bram_bank3_reg_3328_3391_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_3328_3391_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_3328_3391_6_6 : label is 3328;
  attribute ram_addr_end of bram_bank3_reg_3328_3391_6_6 : label is 3391;
  attribute ram_slice_begin of bram_bank3_reg_3328_3391_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_3328_3391_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_3328_3391_7_7 : label is 3328;
  attribute ram_addr_end of bram_bank3_reg_3328_3391_7_7 : label is 3391;
  attribute ram_slice_begin of bram_bank3_reg_3328_3391_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_3328_3391_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3392_3455_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3392_3455_0_2 : label is 3392;
  attribute ram_addr_end of bram_bank3_reg_3392_3455_0_2 : label is 3455;
  attribute ram_slice_begin of bram_bank3_reg_3392_3455_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_3392_3455_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3392_3455_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3392_3455_3_5 : label is 3392;
  attribute ram_addr_end of bram_bank3_reg_3392_3455_3_5 : label is 3455;
  attribute ram_slice_begin of bram_bank3_reg_3392_3455_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_3392_3455_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_3392_3455_6_6 : label is 3392;
  attribute ram_addr_end of bram_bank3_reg_3392_3455_6_6 : label is 3455;
  attribute ram_slice_begin of bram_bank3_reg_3392_3455_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_3392_3455_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_3392_3455_7_7 : label is 3392;
  attribute ram_addr_end of bram_bank3_reg_3392_3455_7_7 : label is 3455;
  attribute ram_slice_begin of bram_bank3_reg_3392_3455_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_3392_3455_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3456_3519_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3456_3519_0_2 : label is 3456;
  attribute ram_addr_end of bram_bank3_reg_3456_3519_0_2 : label is 3519;
  attribute ram_slice_begin of bram_bank3_reg_3456_3519_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_3456_3519_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3456_3519_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3456_3519_3_5 : label is 3456;
  attribute ram_addr_end of bram_bank3_reg_3456_3519_3_5 : label is 3519;
  attribute ram_slice_begin of bram_bank3_reg_3456_3519_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_3456_3519_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_3456_3519_6_6 : label is 3456;
  attribute ram_addr_end of bram_bank3_reg_3456_3519_6_6 : label is 3519;
  attribute ram_slice_begin of bram_bank3_reg_3456_3519_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_3456_3519_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_3456_3519_7_7 : label is 3456;
  attribute ram_addr_end of bram_bank3_reg_3456_3519_7_7 : label is 3519;
  attribute ram_slice_begin of bram_bank3_reg_3456_3519_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_3456_3519_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3520_3583_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3520_3583_0_2 : label is 3520;
  attribute ram_addr_end of bram_bank3_reg_3520_3583_0_2 : label is 3583;
  attribute ram_slice_begin of bram_bank3_reg_3520_3583_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_3520_3583_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3520_3583_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3520_3583_3_5 : label is 3520;
  attribute ram_addr_end of bram_bank3_reg_3520_3583_3_5 : label is 3583;
  attribute ram_slice_begin of bram_bank3_reg_3520_3583_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_3520_3583_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_3520_3583_6_6 : label is 3520;
  attribute ram_addr_end of bram_bank3_reg_3520_3583_6_6 : label is 3583;
  attribute ram_slice_begin of bram_bank3_reg_3520_3583_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_3520_3583_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_3520_3583_7_7 : label is 3520;
  attribute ram_addr_end of bram_bank3_reg_3520_3583_7_7 : label is 3583;
  attribute ram_slice_begin of bram_bank3_reg_3520_3583_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_3520_3583_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3584_3647_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3584_3647_0_2 : label is 3584;
  attribute ram_addr_end of bram_bank3_reg_3584_3647_0_2 : label is 3647;
  attribute ram_slice_begin of bram_bank3_reg_3584_3647_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_3584_3647_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3584_3647_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3584_3647_3_5 : label is 3584;
  attribute ram_addr_end of bram_bank3_reg_3584_3647_3_5 : label is 3647;
  attribute ram_slice_begin of bram_bank3_reg_3584_3647_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_3584_3647_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_3584_3647_6_6 : label is 3584;
  attribute ram_addr_end of bram_bank3_reg_3584_3647_6_6 : label is 3647;
  attribute ram_slice_begin of bram_bank3_reg_3584_3647_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_3584_3647_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_3584_3647_7_7 : label is 3584;
  attribute ram_addr_end of bram_bank3_reg_3584_3647_7_7 : label is 3647;
  attribute ram_slice_begin of bram_bank3_reg_3584_3647_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_3584_3647_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3648_3711_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3648_3711_0_2 : label is 3648;
  attribute ram_addr_end of bram_bank3_reg_3648_3711_0_2 : label is 3711;
  attribute ram_slice_begin of bram_bank3_reg_3648_3711_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_3648_3711_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3648_3711_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3648_3711_3_5 : label is 3648;
  attribute ram_addr_end of bram_bank3_reg_3648_3711_3_5 : label is 3711;
  attribute ram_slice_begin of bram_bank3_reg_3648_3711_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_3648_3711_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_3648_3711_6_6 : label is 3648;
  attribute ram_addr_end of bram_bank3_reg_3648_3711_6_6 : label is 3711;
  attribute ram_slice_begin of bram_bank3_reg_3648_3711_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_3648_3711_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_3648_3711_7_7 : label is 3648;
  attribute ram_addr_end of bram_bank3_reg_3648_3711_7_7 : label is 3711;
  attribute ram_slice_begin of bram_bank3_reg_3648_3711_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_3648_3711_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3712_3775_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3712_3775_0_2 : label is 3712;
  attribute ram_addr_end of bram_bank3_reg_3712_3775_0_2 : label is 3775;
  attribute ram_slice_begin of bram_bank3_reg_3712_3775_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_3712_3775_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3712_3775_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3712_3775_3_5 : label is 3712;
  attribute ram_addr_end of bram_bank3_reg_3712_3775_3_5 : label is 3775;
  attribute ram_slice_begin of bram_bank3_reg_3712_3775_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_3712_3775_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_3712_3775_6_6 : label is 3712;
  attribute ram_addr_end of bram_bank3_reg_3712_3775_6_6 : label is 3775;
  attribute ram_slice_begin of bram_bank3_reg_3712_3775_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_3712_3775_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_3712_3775_7_7 : label is 3712;
  attribute ram_addr_end of bram_bank3_reg_3712_3775_7_7 : label is 3775;
  attribute ram_slice_begin of bram_bank3_reg_3712_3775_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_3712_3775_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3776_3839_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3776_3839_0_2 : label is 3776;
  attribute ram_addr_end of bram_bank3_reg_3776_3839_0_2 : label is 3839;
  attribute ram_slice_begin of bram_bank3_reg_3776_3839_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_3776_3839_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3776_3839_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3776_3839_3_5 : label is 3776;
  attribute ram_addr_end of bram_bank3_reg_3776_3839_3_5 : label is 3839;
  attribute ram_slice_begin of bram_bank3_reg_3776_3839_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_3776_3839_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_3776_3839_6_6 : label is 3776;
  attribute ram_addr_end of bram_bank3_reg_3776_3839_6_6 : label is 3839;
  attribute ram_slice_begin of bram_bank3_reg_3776_3839_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_3776_3839_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_3776_3839_7_7 : label is 3776;
  attribute ram_addr_end of bram_bank3_reg_3776_3839_7_7 : label is 3839;
  attribute ram_slice_begin of bram_bank3_reg_3776_3839_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_3776_3839_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3840_3903_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3840_3903_0_2 : label is 3840;
  attribute ram_addr_end of bram_bank3_reg_3840_3903_0_2 : label is 3903;
  attribute ram_slice_begin of bram_bank3_reg_3840_3903_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_3840_3903_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3840_3903_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3840_3903_3_5 : label is 3840;
  attribute ram_addr_end of bram_bank3_reg_3840_3903_3_5 : label is 3903;
  attribute ram_slice_begin of bram_bank3_reg_3840_3903_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_3840_3903_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_3840_3903_6_6 : label is 3840;
  attribute ram_addr_end of bram_bank3_reg_3840_3903_6_6 : label is 3903;
  attribute ram_slice_begin of bram_bank3_reg_3840_3903_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_3840_3903_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_3840_3903_7_7 : label is 3840;
  attribute ram_addr_end of bram_bank3_reg_3840_3903_7_7 : label is 3903;
  attribute ram_slice_begin of bram_bank3_reg_3840_3903_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_3840_3903_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_384_447_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_384_447_0_2 : label is 384;
  attribute ram_addr_end of bram_bank3_reg_384_447_0_2 : label is 447;
  attribute ram_slice_begin of bram_bank3_reg_384_447_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_384_447_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_384_447_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_384_447_3_5 : label is 384;
  attribute ram_addr_end of bram_bank3_reg_384_447_3_5 : label is 447;
  attribute ram_slice_begin of bram_bank3_reg_384_447_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_384_447_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_384_447_6_6 : label is 384;
  attribute ram_addr_end of bram_bank3_reg_384_447_6_6 : label is 447;
  attribute ram_slice_begin of bram_bank3_reg_384_447_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_384_447_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_384_447_7_7 : label is 384;
  attribute ram_addr_end of bram_bank3_reg_384_447_7_7 : label is 447;
  attribute ram_slice_begin of bram_bank3_reg_384_447_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_384_447_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3904_3967_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3904_3967_0_2 : label is 3904;
  attribute ram_addr_end of bram_bank3_reg_3904_3967_0_2 : label is 3967;
  attribute ram_slice_begin of bram_bank3_reg_3904_3967_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_3904_3967_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3904_3967_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3904_3967_3_5 : label is 3904;
  attribute ram_addr_end of bram_bank3_reg_3904_3967_3_5 : label is 3967;
  attribute ram_slice_begin of bram_bank3_reg_3904_3967_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_3904_3967_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_3904_3967_6_6 : label is 3904;
  attribute ram_addr_end of bram_bank3_reg_3904_3967_6_6 : label is 3967;
  attribute ram_slice_begin of bram_bank3_reg_3904_3967_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_3904_3967_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_3904_3967_7_7 : label is 3904;
  attribute ram_addr_end of bram_bank3_reg_3904_3967_7_7 : label is 3967;
  attribute ram_slice_begin of bram_bank3_reg_3904_3967_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_3904_3967_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3968_4031_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3968_4031_0_2 : label is 3968;
  attribute ram_addr_end of bram_bank3_reg_3968_4031_0_2 : label is 4031;
  attribute ram_slice_begin of bram_bank3_reg_3968_4031_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_3968_4031_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_3968_4031_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_3968_4031_3_5 : label is 3968;
  attribute ram_addr_end of bram_bank3_reg_3968_4031_3_5 : label is 4031;
  attribute ram_slice_begin of bram_bank3_reg_3968_4031_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_3968_4031_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_3968_4031_6_6 : label is 3968;
  attribute ram_addr_end of bram_bank3_reg_3968_4031_6_6 : label is 4031;
  attribute ram_slice_begin of bram_bank3_reg_3968_4031_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_3968_4031_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_3968_4031_7_7 : label is 3968;
  attribute ram_addr_end of bram_bank3_reg_3968_4031_7_7 : label is 4031;
  attribute ram_slice_begin of bram_bank3_reg_3968_4031_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_3968_4031_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_4032_4095_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_4032_4095_0_2 : label is 4032;
  attribute ram_addr_end of bram_bank3_reg_4032_4095_0_2 : label is 4095;
  attribute ram_slice_begin of bram_bank3_reg_4032_4095_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_4032_4095_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_4032_4095_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_4032_4095_3_5 : label is 4032;
  attribute ram_addr_end of bram_bank3_reg_4032_4095_3_5 : label is 4095;
  attribute ram_slice_begin of bram_bank3_reg_4032_4095_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_4032_4095_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_4032_4095_6_6 : label is 4032;
  attribute ram_addr_end of bram_bank3_reg_4032_4095_6_6 : label is 4095;
  attribute ram_slice_begin of bram_bank3_reg_4032_4095_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_4032_4095_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_4032_4095_7_7 : label is 4032;
  attribute ram_addr_end of bram_bank3_reg_4032_4095_7_7 : label is 4095;
  attribute ram_slice_begin of bram_bank3_reg_4032_4095_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_4032_4095_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_448_511_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_448_511_0_2 : label is 448;
  attribute ram_addr_end of bram_bank3_reg_448_511_0_2 : label is 511;
  attribute ram_slice_begin of bram_bank3_reg_448_511_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_448_511_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_448_511_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_448_511_3_5 : label is 448;
  attribute ram_addr_end of bram_bank3_reg_448_511_3_5 : label is 511;
  attribute ram_slice_begin of bram_bank3_reg_448_511_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_448_511_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_448_511_6_6 : label is 448;
  attribute ram_addr_end of bram_bank3_reg_448_511_6_6 : label is 511;
  attribute ram_slice_begin of bram_bank3_reg_448_511_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_448_511_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_448_511_7_7 : label is 448;
  attribute ram_addr_end of bram_bank3_reg_448_511_7_7 : label is 511;
  attribute ram_slice_begin of bram_bank3_reg_448_511_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_448_511_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_512_575_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_512_575_0_2 : label is 512;
  attribute ram_addr_end of bram_bank3_reg_512_575_0_2 : label is 575;
  attribute ram_slice_begin of bram_bank3_reg_512_575_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_512_575_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_512_575_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_512_575_3_5 : label is 512;
  attribute ram_addr_end of bram_bank3_reg_512_575_3_5 : label is 575;
  attribute ram_slice_begin of bram_bank3_reg_512_575_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_512_575_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_512_575_6_6 : label is 512;
  attribute ram_addr_end of bram_bank3_reg_512_575_6_6 : label is 575;
  attribute ram_slice_begin of bram_bank3_reg_512_575_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_512_575_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_512_575_7_7 : label is 512;
  attribute ram_addr_end of bram_bank3_reg_512_575_7_7 : label is 575;
  attribute ram_slice_begin of bram_bank3_reg_512_575_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_512_575_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_576_639_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_576_639_0_2 : label is 576;
  attribute ram_addr_end of bram_bank3_reg_576_639_0_2 : label is 639;
  attribute ram_slice_begin of bram_bank3_reg_576_639_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_576_639_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_576_639_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_576_639_3_5 : label is 576;
  attribute ram_addr_end of bram_bank3_reg_576_639_3_5 : label is 639;
  attribute ram_slice_begin of bram_bank3_reg_576_639_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_576_639_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_576_639_6_6 : label is 576;
  attribute ram_addr_end of bram_bank3_reg_576_639_6_6 : label is 639;
  attribute ram_slice_begin of bram_bank3_reg_576_639_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_576_639_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_576_639_7_7 : label is 576;
  attribute ram_addr_end of bram_bank3_reg_576_639_7_7 : label is 639;
  attribute ram_slice_begin of bram_bank3_reg_576_639_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_576_639_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_640_703_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_640_703_0_2 : label is 640;
  attribute ram_addr_end of bram_bank3_reg_640_703_0_2 : label is 703;
  attribute ram_slice_begin of bram_bank3_reg_640_703_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_640_703_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_640_703_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_640_703_3_5 : label is 640;
  attribute ram_addr_end of bram_bank3_reg_640_703_3_5 : label is 703;
  attribute ram_slice_begin of bram_bank3_reg_640_703_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_640_703_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_640_703_6_6 : label is 640;
  attribute ram_addr_end of bram_bank3_reg_640_703_6_6 : label is 703;
  attribute ram_slice_begin of bram_bank3_reg_640_703_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_640_703_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_640_703_7_7 : label is 640;
  attribute ram_addr_end of bram_bank3_reg_640_703_7_7 : label is 703;
  attribute ram_slice_begin of bram_bank3_reg_640_703_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_640_703_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_64_127_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_64_127_0_2 : label is 64;
  attribute ram_addr_end of bram_bank3_reg_64_127_0_2 : label is 127;
  attribute ram_slice_begin of bram_bank3_reg_64_127_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_64_127_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_64_127_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_64_127_3_5 : label is 64;
  attribute ram_addr_end of bram_bank3_reg_64_127_3_5 : label is 127;
  attribute ram_slice_begin of bram_bank3_reg_64_127_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_64_127_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_64_127_6_6 : label is 64;
  attribute ram_addr_end of bram_bank3_reg_64_127_6_6 : label is 127;
  attribute ram_slice_begin of bram_bank3_reg_64_127_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_64_127_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_64_127_7_7 : label is 64;
  attribute ram_addr_end of bram_bank3_reg_64_127_7_7 : label is 127;
  attribute ram_slice_begin of bram_bank3_reg_64_127_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_64_127_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_704_767_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_704_767_0_2 : label is 704;
  attribute ram_addr_end of bram_bank3_reg_704_767_0_2 : label is 767;
  attribute ram_slice_begin of bram_bank3_reg_704_767_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_704_767_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_704_767_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_704_767_3_5 : label is 704;
  attribute ram_addr_end of bram_bank3_reg_704_767_3_5 : label is 767;
  attribute ram_slice_begin of bram_bank3_reg_704_767_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_704_767_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_704_767_6_6 : label is 704;
  attribute ram_addr_end of bram_bank3_reg_704_767_6_6 : label is 767;
  attribute ram_slice_begin of bram_bank3_reg_704_767_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_704_767_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_704_767_7_7 : label is 704;
  attribute ram_addr_end of bram_bank3_reg_704_767_7_7 : label is 767;
  attribute ram_slice_begin of bram_bank3_reg_704_767_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_704_767_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_768_831_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_768_831_0_2 : label is 768;
  attribute ram_addr_end of bram_bank3_reg_768_831_0_2 : label is 831;
  attribute ram_slice_begin of bram_bank3_reg_768_831_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_768_831_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_768_831_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_768_831_3_5 : label is 768;
  attribute ram_addr_end of bram_bank3_reg_768_831_3_5 : label is 831;
  attribute ram_slice_begin of bram_bank3_reg_768_831_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_768_831_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_768_831_6_6 : label is 768;
  attribute ram_addr_end of bram_bank3_reg_768_831_6_6 : label is 831;
  attribute ram_slice_begin of bram_bank3_reg_768_831_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_768_831_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_768_831_7_7 : label is 768;
  attribute ram_addr_end of bram_bank3_reg_768_831_7_7 : label is 831;
  attribute ram_slice_begin of bram_bank3_reg_768_831_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_768_831_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_832_895_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_832_895_0_2 : label is 832;
  attribute ram_addr_end of bram_bank3_reg_832_895_0_2 : label is 895;
  attribute ram_slice_begin of bram_bank3_reg_832_895_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_832_895_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_832_895_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_832_895_3_5 : label is 832;
  attribute ram_addr_end of bram_bank3_reg_832_895_3_5 : label is 895;
  attribute ram_slice_begin of bram_bank3_reg_832_895_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_832_895_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_832_895_6_6 : label is 832;
  attribute ram_addr_end of bram_bank3_reg_832_895_6_6 : label is 895;
  attribute ram_slice_begin of bram_bank3_reg_832_895_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_832_895_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_832_895_7_7 : label is 832;
  attribute ram_addr_end of bram_bank3_reg_832_895_7_7 : label is 895;
  attribute ram_slice_begin of bram_bank3_reg_832_895_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_832_895_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_896_959_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_896_959_0_2 : label is 896;
  attribute ram_addr_end of bram_bank3_reg_896_959_0_2 : label is 959;
  attribute ram_slice_begin of bram_bank3_reg_896_959_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_896_959_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_896_959_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_896_959_3_5 : label is 896;
  attribute ram_addr_end of bram_bank3_reg_896_959_3_5 : label is 959;
  attribute ram_slice_begin of bram_bank3_reg_896_959_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_896_959_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_896_959_6_6 : label is 896;
  attribute ram_addr_end of bram_bank3_reg_896_959_6_6 : label is 959;
  attribute ram_slice_begin of bram_bank3_reg_896_959_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_896_959_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_896_959_7_7 : label is 896;
  attribute ram_addr_end of bram_bank3_reg_896_959_7_7 : label is 959;
  attribute ram_slice_begin of bram_bank3_reg_896_959_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_896_959_7_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_960_1023_0_2 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_960_1023_0_2 : label is 960;
  attribute ram_addr_end of bram_bank3_reg_960_1023_0_2 : label is 1023;
  attribute ram_slice_begin of bram_bank3_reg_960_1023_0_2 : label is 0;
  attribute ram_slice_end of bram_bank3_reg_960_1023_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of bram_bank3_reg_960_1023_3_5 : label is "";
  attribute ram_addr_begin of bram_bank3_reg_960_1023_3_5 : label is 960;
  attribute ram_addr_end of bram_bank3_reg_960_1023_3_5 : label is 1023;
  attribute ram_slice_begin of bram_bank3_reg_960_1023_3_5 : label is 3;
  attribute ram_slice_end of bram_bank3_reg_960_1023_3_5 : label is 5;
  attribute ram_addr_begin of bram_bank3_reg_960_1023_6_6 : label is 960;
  attribute ram_addr_end of bram_bank3_reg_960_1023_6_6 : label is 1023;
  attribute ram_slice_begin of bram_bank3_reg_960_1023_6_6 : label is 6;
  attribute ram_slice_end of bram_bank3_reg_960_1023_6_6 : label is 6;
  attribute ram_addr_begin of bram_bank3_reg_960_1023_7_7 : label is 960;
  attribute ram_addr_end of bram_bank3_reg_960_1023_7_7 : label is 1023;
  attribute ram_slice_begin of bram_bank3_reg_960_1023_7_7 : label is 7;
  attribute ram_slice_end of bram_bank3_reg_960_1023_7_7 : label is 7;
  attribute SOFT_HLUTNM of \in_x[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \in_x[10]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \in_x[11]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \in_x[12]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \in_x[13]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \in_x[14]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \in_x[15]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \in_x[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \in_x[2]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \in_x[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \in_x[4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \in_x[5]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \in_x[6]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \in_x[7]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \in_x[8]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \in_x[9]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \in_y[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \in_y[10]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \in_y[11]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \in_y[12]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \in_y[13]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \in_y[14]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \in_y[15]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \in_y[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \in_y[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \in_y[3]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \in_y[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \in_y[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \in_y[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \in_y[7]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \in_y[8]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \in_y[9]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of m_axis_tvalid_i_1 : label is "soft_lutpair3";
  attribute METHODOLOGY_DRC_VIOS of state2 : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \state[0]_i_1\ : label is "soft_lutpair3";
  attribute METHODOLOGY_DRC_VIOS of wr_ptr0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \wr_ptr0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \wr_ptr0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \wr_ptr0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \wr_ptr0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \wr_ptr0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \wr_ptr0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \wr_ptr0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \wr_ptr[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \wr_ptr[10]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \wr_ptr[11]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \wr_ptr[12]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wr_ptr[13]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \wr_ptr[14]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \wr_ptr[15]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \wr_ptr[16]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \wr_ptr[17]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \wr_ptr[18]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wr_ptr[19]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \wr_ptr[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \wr_ptr[20]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \wr_ptr[21]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \wr_ptr[22]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \wr_ptr[23]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \wr_ptr[24]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \wr_ptr[25]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \wr_ptr[26]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \wr_ptr[27]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \wr_ptr[28]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \wr_ptr[29]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \wr_ptr[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \wr_ptr[30]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \wr_ptr[31]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \wr_ptr[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \wr_ptr[4]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \wr_ptr[5]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \wr_ptr[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \wr_ptr[7]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \wr_ptr[8]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \wr_ptr[9]_i_1\ : label is "soft_lutpair20";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \wr_ptr_reg[0]\ : label is "wr_ptr_reg[0]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[0]_rep\ : label is "wr_ptr_reg[0]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[0]_rep__0\ : label is "wr_ptr_reg[0]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[0]_rep__1\ : label is "wr_ptr_reg[0]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[0]_rep__2\ : label is "wr_ptr_reg[0]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[0]_rep__3\ : label is "wr_ptr_reg[0]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[0]_rep__4\ : label is "wr_ptr_reg[0]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[0]_rep__5\ : label is "wr_ptr_reg[0]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[0]_rep__6\ : label is "wr_ptr_reg[0]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[0]_rep__7\ : label is "wr_ptr_reg[0]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[10]\ : label is "wr_ptr_reg[10]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[10]_rep\ : label is "wr_ptr_reg[10]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[5]\ : label is "wr_ptr_reg[5]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[5]_rep\ : label is "wr_ptr_reg[5]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[5]_rep__0\ : label is "wr_ptr_reg[5]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[5]_rep__1\ : label is "wr_ptr_reg[5]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[5]_rep__2\ : label is "wr_ptr_reg[5]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[5]_rep__3\ : label is "wr_ptr_reg[5]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[5]_rep__4\ : label is "wr_ptr_reg[5]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[5]_rep__5\ : label is "wr_ptr_reg[5]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[5]_rep__6\ : label is "wr_ptr_reg[5]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[5]_rep__7\ : label is "wr_ptr_reg[5]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[5]_rep__8\ : label is "wr_ptr_reg[5]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[9]\ : label is "wr_ptr_reg[9]";
  attribute ORIG_CELL_NAME of \wr_ptr_reg[9]_rep\ : label is "wr_ptr_reg[9]";
begin
  B(0) <= \^b\(0);
  m_axis_tlast <= \^m_axis_tlast\;
  m_axis_tvalid <= \^m_axis_tvalid\;
  s_axis_tready_reg_0 <= \^s_axis_tready_reg_0\;
\__0\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => img_width(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW___0_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 15) => B"000",
      B(14) => \^b\(0),
      B(13) => \^b\(0),
      B(12) => \^b\(0),
      B(11) => \^b\(0),
      B(10) => \^b\(0),
      B(9) => \^b\(0),
      B(8) => \^b\(0),
      B(7) => \^b\(0),
      B(6) => \^b\(0),
      B(5) => \^b\(0),
      B(4) => \^b\(0),
      B(3) => \^b\(0),
      B(2) => \^b\(0),
      B(1) => \^b\(0),
      B(0) => \^b\(0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW___0_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW___0_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW___0_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW___0_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => \NLW___0_OVERFLOW_UNCONNECTED\,
      P(47) => \__0_n_58\,
      P(46) => \__0_n_59\,
      P(45) => \__0_n_60\,
      P(44) => \__0_n_61\,
      P(43) => \__0_n_62\,
      P(42) => \__0_n_63\,
      P(41) => \__0_n_64\,
      P(40) => \__0_n_65\,
      P(39) => \__0_n_66\,
      P(38) => \__0_n_67\,
      P(37) => \__0_n_68\,
      P(36) => \__0_n_69\,
      P(35) => \__0_n_70\,
      P(34) => \__0_n_71\,
      P(33) => \__0_n_72\,
      P(32) => \__0_n_73\,
      P(31) => \__0_n_74\,
      P(30) => \__0_n_75\,
      P(29) => \__0_n_76\,
      P(28) => \__0_n_77\,
      P(27) => \__0_n_78\,
      P(26) => \__0_n_79\,
      P(25) => \__0_n_80\,
      P(24) => \__0_n_81\,
      P(23) => \__0_n_82\,
      P(22) => \__0_n_83\,
      P(21) => \__0_n_84\,
      P(20) => \__0_n_85\,
      P(19) => \__0_n_86\,
      P(18) => \__0_n_87\,
      P(17) => \__0_n_88\,
      P(16) => \__0_n_89\,
      P(15) => \__0_n_90\,
      P(14) => \__0_n_91\,
      P(13) => \__0_n_92\,
      P(12) => \__0_n_93\,
      P(11) => \__0_n_94\,
      P(10) => \__0_n_95\,
      P(9) => \__0_n_96\,
      P(8) => \__0_n_97\,
      P(7) => \__0_n_98\,
      P(6) => \__0_n_99\,
      P(5) => \__0_n_100\,
      P(4) => \__0_n_101\,
      P(3) => \__0_n_102\,
      P(2) => \__0_n_103\,
      P(1) => \__0_n_104\,
      P(0) => \__0_n_105\,
      PATTERNBDETECT => \NLW___0_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW___0_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => \NLW___0_PCOUT_UNCONNECTED\(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW___0_UNDERFLOW_UNCONNECTED\
    );
\_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4403"
    )
        port map (
      I0 => \_i_18_n_3\,
      I1 => i_mode(0),
      I2 => \_i_19_n_3\,
      I3 => i_mode(1),
      O => \^b\(0)
    );
\_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => calc_addr1(7),
      I1 => \in_y_reg_n_0_[7]\,
      I2 => \in_x_reg_n_0_[7]\,
      I3 => i_mode(1),
      I4 => calc_addr2(7),
      I5 => i_mode(0),
      O => A(7)
    );
\_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => calc_addr1(6),
      I1 => \in_y_reg_n_0_[6]\,
      I2 => \in_x_reg_n_0_[6]\,
      I3 => i_mode(1),
      I4 => calc_addr2(6),
      I5 => i_mode(0),
      O => A(6)
    );
\_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => calc_addr1(5),
      I1 => \in_y_reg_n_0_[5]\,
      I2 => \in_x_reg_n_0_[5]\,
      I3 => i_mode(1),
      I4 => calc_addr2(5),
      I5 => i_mode(0),
      O => A(5)
    );
\_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => calc_addr1(4),
      I1 => \in_y_reg_n_0_[4]\,
      I2 => \in_x_reg_n_0_[4]\,
      I3 => i_mode(1),
      I4 => calc_addr2(4),
      I5 => i_mode(0),
      O => A(4)
    );
\_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => calc_addr1(3),
      I1 => \in_y_reg_n_0_[3]\,
      I2 => \in_x_reg_n_0_[3]\,
      I3 => i_mode(1),
      I4 => calc_addr2(3),
      I5 => i_mode(0),
      O => A(3)
    );
\_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => calc_addr1(2),
      I1 => \in_y_reg_n_0_[2]\,
      I2 => \in_x_reg_n_0_[2]\,
      I3 => i_mode(1),
      I4 => calc_addr2(2),
      I5 => i_mode(0),
      O => A(2)
    );
\_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => calc_addr1(1),
      I1 => \in_y_reg_n_0_[1]\,
      I2 => \in_x_reg_n_0_[1]\,
      I3 => i_mode(1),
      I4 => calc_addr2(1),
      I5 => i_mode(0),
      O => A(1)
    );
\_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => calc_addr1(0),
      I1 => \in_y_reg_n_0_[0]\,
      I2 => \in_x_reg_n_0_[0]\,
      I3 => i_mode(1),
      I4 => calc_addr2(0),
      I5 => i_mode(0),
      O => A(0)
    );
\_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \calc_addr1_carry__2_n_0\,
      CO(3 downto 1) => \NLW__i_18_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__i_18_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \calc_addr2_carry__2_n_0\,
      CO(3 downto 1) => \NLW__i_19_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW__i_19_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => calc_addr1(15),
      I1 => \in_y_reg_n_0_[15]\,
      I2 => \in_x_reg_n_0_[15]\,
      I3 => i_mode(1),
      I4 => calc_addr2(15),
      I5 => i_mode(0),
      O => A(15)
    );
\_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => calc_addr1(14),
      I1 => \in_y_reg_n_0_[14]\,
      I2 => \in_x_reg_n_0_[14]\,
      I3 => i_mode(1),
      I4 => calc_addr2(14),
      I5 => i_mode(0),
      O => A(14)
    );
\_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => calc_addr1(13),
      I1 => \in_y_reg_n_0_[13]\,
      I2 => \in_x_reg_n_0_[13]\,
      I3 => i_mode(1),
      I4 => calc_addr2(13),
      I5 => i_mode(0),
      O => A(13)
    );
\_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => calc_addr1(12),
      I1 => \in_y_reg_n_0_[12]\,
      I2 => \in_x_reg_n_0_[12]\,
      I3 => i_mode(1),
      I4 => calc_addr2(12),
      I5 => i_mode(0),
      O => A(12)
    );
\_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => calc_addr1(11),
      I1 => \in_y_reg_n_0_[11]\,
      I2 => \in_x_reg_n_0_[11]\,
      I3 => i_mode(1),
      I4 => calc_addr2(11),
      I5 => i_mode(0),
      O => A(11)
    );
\_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => calc_addr1(10),
      I1 => \in_y_reg_n_0_[10]\,
      I2 => \in_x_reg_n_0_[10]\,
      I3 => i_mode(1),
      I4 => calc_addr2(10),
      I5 => i_mode(0),
      O => A(10)
    );
\_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => calc_addr1(9),
      I1 => \in_y_reg_n_0_[9]\,
      I2 => \in_x_reg_n_0_[9]\,
      I3 => i_mode(1),
      I4 => calc_addr2(9),
      I5 => i_mode(0),
      O => A(9)
    );
\_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => calc_addr1(8),
      I1 => \in_y_reg_n_0_[8]\,
      I2 => \in_x_reg_n_0_[8]\,
      I3 => i_mode(1),
      I4 => calc_addr2(8),
      I5 => i_mode(0),
      O => A(8)
    );
\_inferred__4/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__4/i__carry_n_0\,
      CO(2) => \_inferred__4/i__carry_n_1\,
      CO(1) => \_inferred__4/i__carry_n_2\,
      CO(0) => \_inferred__4/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I13(3 downto 0),
      O(3) => \_inferred__4/i__carry_n_4\,
      O(2) => \_inferred__4/i__carry_n_5\,
      O(1) => \_inferred__4/i__carry_n_6\,
      O(0) => \_inferred__4/i__carry_n_7\,
      S(3) => \i__carry_i_1__2_n_0\,
      S(2) => \i__carry_i_2__1_n_0\,
      S(1) => \i__carry_i_3__1_n_0\,
      S(0) => \i__carry_i_4__1_n_0\
    );
\_inferred__4/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__4/i__carry_n_0\,
      CO(3) => \_inferred__4/i__carry__0_n_0\,
      CO(2) => \_inferred__4/i__carry__0_n_1\,
      CO(1) => \_inferred__4/i__carry__0_n_2\,
      CO(0) => \_inferred__4/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I13(7 downto 4),
      O(3) => \_inferred__4/i__carry__0_n_4\,
      O(2) => \_inferred__4/i__carry__0_n_5\,
      O(1) => \_inferred__4/i__carry__0_n_6\,
      O(0) => \_inferred__4/i__carry__0_n_7\,
      S(3) => \i__carry__0_i_1__1_n_0\,
      S(2) => \i__carry__0_i_2__1_n_0\,
      S(1) => \i__carry__0_i_3_n_0\,
      S(0) => \i__carry__0_i_4_n_0\
    );
\_inferred__4/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__4/i__carry__0_n_0\,
      CO(3) => \_inferred__4/i__carry__1_n_0\,
      CO(2) => \_inferred__4/i__carry__1_n_1\,
      CO(1) => \_inferred__4/i__carry__1_n_2\,
      CO(0) => \_inferred__4/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I13(11 downto 8),
      O(3) => \_inferred__4/i__carry__1_n_4\,
      O(2) => \_inferred__4/i__carry__1_n_5\,
      O(1) => \_inferred__4/i__carry__1_n_6\,
      O(0) => \_inferred__4/i__carry__1_n_7\,
      S(3) => \i__carry__1_i_1_n_0\,
      S(2) => \i__carry__1_i_2_n_0\,
      S(1) => \i__carry__1_i_3_n_0\,
      S(0) => \i__carry__1_i_4_n_0\
    );
\_inferred__4/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__4/i__carry__1_n_0\,
      CO(3) => \_inferred__4/i__carry__2_n_0\,
      CO(2) => \_inferred__4/i__carry__2_n_1\,
      CO(1) => \_inferred__4/i__carry__2_n_2\,
      CO(0) => \_inferred__4/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I13(15 downto 12),
      O(3 downto 0) => \NLW__inferred__4/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__2_i_1_n_0\,
      S(2) => \i__carry__2_i_2_n_0\,
      S(1) => \i__carry__2_i_3_n_0\,
      S(0) => \i__carry__2_i_4_n_0\
    );
\_inferred__4/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__4/i__carry__2_n_0\,
      CO(3) => \_inferred__4/i__carry__3_n_0\,
      CO(2) => \_inferred__4/i__carry__3_n_1\,
      CO(1) => \_inferred__4/i__carry__3_n_2\,
      CO(0) => \_inferred__4/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \__0_n_103\,
      DI(2) => \__0_n_104\,
      DI(1) => \__0_n_105\,
      DI(0) => I13(16),
      O(3 downto 0) => \NLW__inferred__4/i__carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__3_i_1_n_0\,
      S(2) => \i__carry__3_i_2_n_0\,
      S(1) => \i__carry__3_i_3_n_0\,
      S(0) => \i__carry__3_i_4_n_0\
    );
\_inferred__4/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__4/i__carry__3_n_0\,
      CO(3) => \_inferred__4/i__carry__4_n_0\,
      CO(2) => \_inferred__4/i__carry__4_n_1\,
      CO(1) => \_inferred__4/i__carry__4_n_2\,
      CO(0) => \_inferred__4/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \__0_n_99\,
      DI(2) => \__0_n_100\,
      DI(1) => \__0_n_101\,
      DI(0) => \__0_n_102\,
      O(3 downto 0) => \NLW__inferred__4/i__carry__4_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__4_i_1_n_0\,
      S(2) => \i__carry__4_i_2_n_0\,
      S(1) => \i__carry__4_i_3_n_0\,
      S(0) => \i__carry__4_i_4_n_0\
    );
\_inferred__4/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__4/i__carry__4_n_0\,
      CO(3) => \_inferred__4/i__carry__5_n_0\,
      CO(2) => \_inferred__4/i__carry__5_n_1\,
      CO(1) => \_inferred__4/i__carry__5_n_2\,
      CO(0) => \_inferred__4/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \__0_n_95\,
      DI(2) => \__0_n_96\,
      DI(1) => \__0_n_97\,
      DI(0) => \__0_n_98\,
      O(3 downto 0) => \NLW__inferred__4/i__carry__5_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__5_i_1_n_0\,
      S(2) => \i__carry__5_i_2_n_0\,
      S(1) => \i__carry__5_i_3_n_0\,
      S(0) => \i__carry__5_i_4_n_0\
    );
\_inferred__4/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__4/i__carry__5_n_0\,
      CO(3) => \NLW__inferred__4/i__carry__6_CO_UNCONNECTED\(3),
      CO(2) => \_inferred__4/i__carry__6_n_1\,
      CO(1) => \_inferred__4/i__carry__6_n_2\,
      CO(0) => \_inferred__4/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \__0_n_92\,
      DI(1) => \__0_n_93\,
      DI(0) => \__0_n_94\,
      O(3) => \_inferred__4/i__carry__6_n_4\,
      O(2) => \_inferred__4/i__carry__6_n_5\,
      O(1 downto 0) => \NLW__inferred__4/i__carry__6_O_UNCONNECTED\(1 downto 0),
      S(3) => \i__carry__6_i_1_n_0\,
      S(2) => \i__carry__6_i_2_n_0\,
      S(1) => \i__carry__6_i_3_n_0\,
      S(0) => \i__carry__6_i_4_n_0\
    );
bram_bank0_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_0_63_0_2_n_0,
      DOB => bram_bank0_reg_0_63_0_2_n_1,
      DOC => bram_bank0_reg_0_63_0_2_n_2,
      DOD => NLW_bram_bank0_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_0_63_0_2_i_1_n_0
    );
bram_bank0_reg_0_63_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => bram_bank00_out,
      I3 => bram_bank0_reg_0_63_0_2_i_3_n_0,
      O => bram_bank0_reg_0_63_0_2_i_1_n_0
    );
bram_bank0_reg_0_63_0_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => s_axis_tvalid,
      I3 => \^s_axis_tready_reg_0\,
      I4 => wr_bank_sel(0),
      I5 => wr_bank_sel(1),
      O => bram_bank00_out
    );
bram_bank0_reg_0_63_0_2_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[6]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      O => bram_bank0_reg_0_63_0_2_i_3_n_0
    );
bram_bank0_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_0_63_3_5_n_0,
      DOB => bram_bank0_reg_0_63_3_5_n_1,
      DOC => bram_bank0_reg_0_63_3_5_n_2,
      DOD => NLW_bram_bank0_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_0_63_0_2_i_1_n_0
    );
bram_bank0_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__5_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_0_63_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_0_63_0_2_i_1_n_0
    );
bram_bank0_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_0_63_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_0_63_0_2_i_1_n_0
    );
bram_bank0_reg_1024_1087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_1024_1087_0_2_n_0,
      DOB => bram_bank0_reg_1024_1087_0_2_n_1,
      DOC => bram_bank0_reg_1024_1087_0_2_n_2,
      DOD => NLW_bram_bank0_reg_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1024_1087_0_2_i_1_n_0
    );
bram_bank0_reg_1024_1087_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[10]\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      I2 => bram_bank00_out,
      I3 => bram_bank0_reg_0_63_0_2_i_3_n_0,
      O => bram_bank0_reg_1024_1087_0_2_i_1_n_0
    );
bram_bank0_reg_1024_1087_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_1024_1087_3_5_n_0,
      DOB => bram_bank0_reg_1024_1087_3_5_n_1,
      DOC => bram_bank0_reg_1024_1087_3_5_n_2,
      DOD => NLW_bram_bank0_reg_1024_1087_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1024_1087_0_2_i_1_n_0
    );
bram_bank0_reg_1024_1087_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_1024_1087_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1024_1087_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1024_1087_0_2_i_1_n_0
    );
bram_bank0_reg_1024_1087_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_1024_1087_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1024_1087_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1024_1087_0_2_i_1_n_0
    );
bram_bank0_reg_1088_1151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_1088_1151_0_2_n_0,
      DOB => bram_bank0_reg_1088_1151_0_2_n_1,
      DOC => bram_bank0_reg_1088_1151_0_2_n_2,
      DOD => NLW_bram_bank0_reg_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1088_1151_0_2_i_1_n_0
    );
bram_bank0_reg_1088_1151_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => bram_bank0_reg_1088_1151_0_2_i_2_n_0,
      I1 => bram_bank00_out,
      I2 => \wr_ptr_reg_n_0_[8]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[11]\,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank0_reg_1088_1151_0_2_i_1_n_0
    );
bram_bank0_reg_1088_1151_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[10]\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      O => bram_bank0_reg_1088_1151_0_2_i_2_n_0
    );
bram_bank0_reg_1088_1151_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_1088_1151_3_5_n_0,
      DOB => bram_bank0_reg_1088_1151_3_5_n_1,
      DOC => bram_bank0_reg_1088_1151_3_5_n_2,
      DOD => NLW_bram_bank0_reg_1088_1151_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1088_1151_0_2_i_1_n_0
    );
bram_bank0_reg_1088_1151_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_1088_1151_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1088_1151_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1088_1151_0_2_i_1_n_0
    );
bram_bank0_reg_1088_1151_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_1088_1151_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1088_1151_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1088_1151_0_2_i_1_n_0
    );
bram_bank0_reg_1152_1215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_1152_1215_0_2_n_0,
      DOB => bram_bank0_reg_1152_1215_0_2_n_1,
      DOC => bram_bank0_reg_1152_1215_0_2_n_2,
      DOD => NLW_bram_bank0_reg_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1152_1215_0_2_i_1_n_0
    );
bram_bank0_reg_1152_1215_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => bram_bank0_reg_1152_1215_0_2_i_2_n_0,
      I1 => bram_bank00_out,
      I2 => \wr_ptr_reg_n_0_[8]\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg_n_0_[11]\,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank0_reg_1152_1215_0_2_i_1_n_0
    );
bram_bank0_reg_1152_1215_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[10]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      O => bram_bank0_reg_1152_1215_0_2_i_2_n_0
    );
bram_bank0_reg_1152_1215_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_1152_1215_3_5_n_0,
      DOB => bram_bank0_reg_1152_1215_3_5_n_1,
      DOC => bram_bank0_reg_1152_1215_3_5_n_2,
      DOD => NLW_bram_bank0_reg_1152_1215_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1152_1215_0_2_i_1_n_0
    );
bram_bank0_reg_1152_1215_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_1152_1215_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1152_1215_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1152_1215_0_2_i_1_n_0
    );
bram_bank0_reg_1152_1215_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_1152_1215_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1152_1215_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1152_1215_0_2_i_1_n_0
    );
bram_bank0_reg_1216_1279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_1216_1279_0_2_n_0,
      DOB => bram_bank0_reg_1216_1279_0_2_n_1,
      DOC => bram_bank0_reg_1216_1279_0_2_n_2,
      DOD => NLW_bram_bank0_reg_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1216_1279_0_2_i_1_n_0
    );
bram_bank0_reg_1216_1279_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => bram_bank00_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank0_reg_1216_1279_0_2_i_1_n_0
    );
bram_bank0_reg_1216_1279_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_1216_1279_3_5_n_0,
      DOB => bram_bank0_reg_1216_1279_3_5_n_1,
      DOC => bram_bank0_reg_1216_1279_3_5_n_2,
      DOD => NLW_bram_bank0_reg_1216_1279_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1216_1279_0_2_i_1_n_0
    );
bram_bank0_reg_1216_1279_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_1216_1279_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1216_1279_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1216_1279_0_2_i_1_n_0
    );
bram_bank0_reg_1216_1279_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_1216_1279_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1216_1279_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1216_1279_0_2_i_1_n_0
    );
bram_bank0_reg_1280_1343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_1280_1343_0_2_n_0,
      DOB => bram_bank0_reg_1280_1343_0_2_n_1,
      DOC => bram_bank0_reg_1280_1343_0_2_n_2,
      DOD => NLW_bram_bank0_reg_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1280_1343_0_2_i_1_n_0
    );
bram_bank0_reg_1280_1343_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[10]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => bram_bank00_out,
      I3 => bram_bank0_reg_1280_1343_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[11]\,
      I5 => \wr_ptr_reg_n_0_[9]\,
      O => bram_bank0_reg_1280_1343_0_2_i_1_n_0
    );
bram_bank0_reg_1280_1343_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      O => bram_bank0_reg_1280_1343_0_2_i_2_n_0
    );
bram_bank0_reg_1280_1343_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_1280_1343_3_5_n_0,
      DOB => bram_bank0_reg_1280_1343_3_5_n_1,
      DOC => bram_bank0_reg_1280_1343_3_5_n_2,
      DOD => NLW_bram_bank0_reg_1280_1343_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1280_1343_0_2_i_1_n_0
    );
bram_bank0_reg_1280_1343_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_1280_1343_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1280_1343_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1280_1343_0_2_i_1_n_0
    );
bram_bank0_reg_1280_1343_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_1280_1343_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1280_1343_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1280_1343_0_2_i_1_n_0
    );
bram_bank0_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_128_191_0_2_n_0,
      DOB => bram_bank0_reg_128_191_0_2_n_1,
      DOC => bram_bank0_reg_128_191_0_2_n_2,
      DOD => NLW_bram_bank0_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_128_191_0_2_i_1_n_0
    );
bram_bank0_reg_128_191_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      I2 => bram_bank00_out,
      I3 => bram_bank0_reg_128_191_0_2_i_2_n_0,
      O => bram_bank0_reg_128_191_0_2_i_1_n_0
    );
bram_bank0_reg_128_191_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[6]\,
      I3 => \wr_ptr_reg_n_0_[8]\,
      O => bram_bank0_reg_128_191_0_2_i_2_n_0
    );
bram_bank0_reg_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_128_191_3_5_n_0,
      DOB => bram_bank0_reg_128_191_3_5_n_1,
      DOC => bram_bank0_reg_128_191_3_5_n_2,
      DOD => NLW_bram_bank0_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_128_191_0_2_i_1_n_0
    );
bram_bank0_reg_128_191_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__5_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_128_191_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_128_191_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_128_191_0_2_i_1_n_0
    );
bram_bank0_reg_128_191_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_128_191_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_128_191_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_128_191_0_2_i_1_n_0
    );
bram_bank0_reg_1344_1407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_1344_1407_0_2_n_0,
      DOB => bram_bank0_reg_1344_1407_0_2_n_1,
      DOC => bram_bank0_reg_1344_1407_0_2_n_2,
      DOD => NLW_bram_bank0_reg_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1344_1407_0_2_i_1_n_0
    );
bram_bank0_reg_1344_1407_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[9]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_832_895_0_2_i_2_n_0,
      I4 => bram_bank00_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank0_reg_1344_1407_0_2_i_1_n_0
    );
bram_bank0_reg_1344_1407_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_1344_1407_3_5_n_0,
      DOB => bram_bank0_reg_1344_1407_3_5_n_1,
      DOC => bram_bank0_reg_1344_1407_3_5_n_2,
      DOD => NLW_bram_bank0_reg_1344_1407_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1344_1407_0_2_i_1_n_0
    );
bram_bank0_reg_1344_1407_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_1344_1407_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1344_1407_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1344_1407_0_2_i_1_n_0
    );
bram_bank0_reg_1344_1407_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_1344_1407_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1344_1407_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1344_1407_0_2_i_1_n_0
    );
bram_bank0_reg_1408_1471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_1408_1471_0_2_n_0,
      DOB => bram_bank0_reg_1408_1471_0_2_n_1,
      DOC => bram_bank0_reg_1408_1471_0_2_n_2,
      DOD => NLW_bram_bank0_reg_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1408_1471_0_2_i_1_n_0
    );
bram_bank0_reg_1408_1471_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[9]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_896_959_0_2_i_2_n_0,
      I4 => bram_bank00_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank0_reg_1408_1471_0_2_i_1_n_0
    );
bram_bank0_reg_1408_1471_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_1408_1471_3_5_n_0,
      DOB => bram_bank0_reg_1408_1471_3_5_n_1,
      DOC => bram_bank0_reg_1408_1471_3_5_n_2,
      DOD => NLW_bram_bank0_reg_1408_1471_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1408_1471_0_2_i_1_n_0
    );
bram_bank0_reg_1408_1471_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_1408_1471_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1408_1471_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1408_1471_0_2_i_1_n_0
    );
bram_bank0_reg_1408_1471_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_1408_1471_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1408_1471_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1408_1471_0_2_i_1_n_0
    );
bram_bank0_reg_1472_1535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_1472_1535_0_2_n_0,
      DOB => bram_bank0_reg_1472_1535_0_2_n_1,
      DOC => bram_bank0_reg_1472_1535_0_2_n_2,
      DOD => NLW_bram_bank0_reg_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1472_1535_0_2_i_1_n_0
    );
bram_bank0_reg_1472_1535_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[9]\,
      I1 => bram_bank00_out,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank0_reg_1472_1535_0_2_i_1_n_0
    );
bram_bank0_reg_1472_1535_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_1472_1535_3_5_n_0,
      DOB => bram_bank0_reg_1472_1535_3_5_n_1,
      DOC => bram_bank0_reg_1472_1535_3_5_n_2,
      DOD => NLW_bram_bank0_reg_1472_1535_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1472_1535_0_2_i_1_n_0
    );
bram_bank0_reg_1472_1535_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_1472_1535_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1472_1535_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1472_1535_0_2_i_1_n_0
    );
bram_bank0_reg_1472_1535_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_1472_1535_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1472_1535_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1472_1535_0_2_i_1_n_0
    );
bram_bank0_reg_1536_1599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_1536_1599_0_2_n_0,
      DOB => bram_bank0_reg_1536_1599_0_2_n_1,
      DOC => bram_bank0_reg_1536_1599_0_2_n_2,
      DOD => NLW_bram_bank0_reg_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1536_1599_0_2_i_1_n_0
    );
bram_bank0_reg_1536_1599_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[10]\,
      I1 => \wr_ptr_reg_n_0_[9]\,
      I2 => bram_bank00_out,
      I3 => bram_bank0_reg_1280_1343_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[11]\,
      I5 => \wr_ptr_reg_n_0_[8]\,
      O => bram_bank0_reg_1536_1599_0_2_i_1_n_0
    );
bram_bank0_reg_1536_1599_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_1536_1599_3_5_n_0,
      DOB => bram_bank0_reg_1536_1599_3_5_n_1,
      DOC => bram_bank0_reg_1536_1599_3_5_n_2,
      DOD => NLW_bram_bank0_reg_1536_1599_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1536_1599_0_2_i_1_n_0
    );
bram_bank0_reg_1536_1599_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_1536_1599_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1536_1599_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1536_1599_0_2_i_1_n_0
    );
bram_bank0_reg_1536_1599_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_1536_1599_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1536_1599_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1536_1599_0_2_i_1_n_0
    );
bram_bank0_reg_1600_1663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_1600_1663_0_2_n_0,
      DOB => bram_bank0_reg_1600_1663_0_2_n_1,
      DOC => bram_bank0_reg_1600_1663_0_2_n_2,
      DOD => NLW_bram_bank0_reg_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1600_1663_0_2_i_1_n_0
    );
bram_bank0_reg_1600_1663_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_1600_1663_0_2_i_2_n_0,
      I4 => bram_bank00_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank0_reg_1600_1663_0_2_i_1_n_0
    );
bram_bank0_reg_1600_1663_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[9]\,
      O => bram_bank0_reg_1600_1663_0_2_i_2_n_0
    );
bram_bank0_reg_1600_1663_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_1600_1663_3_5_n_0,
      DOB => bram_bank0_reg_1600_1663_3_5_n_1,
      DOC => bram_bank0_reg_1600_1663_3_5_n_2,
      DOD => NLW_bram_bank0_reg_1600_1663_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1600_1663_0_2_i_1_n_0
    );
bram_bank0_reg_1600_1663_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_1600_1663_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1600_1663_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1600_1663_0_2_i_1_n_0
    );
bram_bank0_reg_1600_1663_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_1600_1663_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1600_1663_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1600_1663_0_2_i_1_n_0
    );
bram_bank0_reg_1664_1727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_1664_1727_0_2_n_0,
      DOB => bram_bank0_reg_1664_1727_0_2_n_1,
      DOC => bram_bank0_reg_1664_1727_0_2_n_2,
      DOD => NLW_bram_bank0_reg_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1664_1727_0_2_i_1_n_0
    );
bram_bank0_reg_1664_1727_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_1664_1727_0_2_i_2_n_0,
      I4 => bram_bank00_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank0_reg_1664_1727_0_2_i_1_n_0
    );
bram_bank0_reg_1664_1727_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[9]\,
      O => bram_bank0_reg_1664_1727_0_2_i_2_n_0
    );
bram_bank0_reg_1664_1727_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_1664_1727_3_5_n_0,
      DOB => bram_bank0_reg_1664_1727_3_5_n_1,
      DOC => bram_bank0_reg_1664_1727_3_5_n_2,
      DOD => NLW_bram_bank0_reg_1664_1727_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1664_1727_0_2_i_1_n_0
    );
bram_bank0_reg_1664_1727_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_1664_1727_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1664_1727_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1664_1727_0_2_i_1_n_0
    );
bram_bank0_reg_1664_1727_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_1664_1727_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1664_1727_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1664_1727_0_2_i_1_n_0
    );
bram_bank0_reg_1728_1791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_1728_1791_0_2_n_0,
      DOB => bram_bank0_reg_1728_1791_0_2_n_1,
      DOC => bram_bank0_reg_1728_1791_0_2_n_2,
      DOD => NLW_bram_bank0_reg_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1728_1791_0_2_i_1_n_0
    );
bram_bank0_reg_1728_1791_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => bram_bank00_out,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank0_reg_1728_1791_0_2_i_1_n_0
    );
bram_bank0_reg_1728_1791_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_1728_1791_3_5_n_0,
      DOB => bram_bank0_reg_1728_1791_3_5_n_1,
      DOC => bram_bank0_reg_1728_1791_3_5_n_2,
      DOD => NLW_bram_bank0_reg_1728_1791_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1728_1791_0_2_i_1_n_0
    );
bram_bank0_reg_1728_1791_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_1728_1791_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1728_1791_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1728_1791_0_2_i_1_n_0
    );
bram_bank0_reg_1728_1791_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_1728_1791_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1728_1791_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1728_1791_0_2_i_1_n_0
    );
bram_bank0_reg_1792_1855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_1792_1855_0_2_n_0,
      DOB => bram_bank0_reg_1792_1855_0_2_n_1,
      DOC => bram_bank0_reg_1792_1855_0_2_n_2,
      DOD => NLW_bram_bank0_reg_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1792_1855_0_2_i_1_n_0
    );
bram_bank0_reg_1792_1855_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_1792_1855_0_2_i_2_n_0,
      I4 => bram_bank00_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank0_reg_1792_1855_0_2_i_1_n_0
    );
bram_bank0_reg_1792_1855_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg_n_0_[9]\,
      O => bram_bank0_reg_1792_1855_0_2_i_2_n_0
    );
bram_bank0_reg_1792_1855_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_1792_1855_3_5_n_0,
      DOB => bram_bank0_reg_1792_1855_3_5_n_1,
      DOC => bram_bank0_reg_1792_1855_3_5_n_2,
      DOD => NLW_bram_bank0_reg_1792_1855_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1792_1855_0_2_i_1_n_0
    );
bram_bank0_reg_1792_1855_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_1792_1855_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1792_1855_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1792_1855_0_2_i_1_n_0
    );
bram_bank0_reg_1792_1855_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_1792_1855_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1792_1855_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1792_1855_0_2_i_1_n_0
    );
bram_bank0_reg_1856_1919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_1856_1919_0_2_n_0,
      DOB => bram_bank0_reg_1856_1919_0_2_n_1,
      DOC => bram_bank0_reg_1856_1919_0_2_n_2,
      DOD => NLW_bram_bank0_reg_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1856_1919_0_2_i_1_n_0
    );
bram_bank0_reg_1856_1919_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => bram_bank00_out,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_832_895_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank0_reg_1856_1919_0_2_i_1_n_0
    );
bram_bank0_reg_1856_1919_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_1856_1919_3_5_n_0,
      DOB => bram_bank0_reg_1856_1919_3_5_n_1,
      DOC => bram_bank0_reg_1856_1919_3_5_n_2,
      DOD => NLW_bram_bank0_reg_1856_1919_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1856_1919_0_2_i_1_n_0
    );
bram_bank0_reg_1856_1919_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_1856_1919_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1856_1919_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1856_1919_0_2_i_1_n_0
    );
bram_bank0_reg_1856_1919_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_1856_1919_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1856_1919_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1856_1919_0_2_i_1_n_0
    );
bram_bank0_reg_1920_1983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_1920_1983_0_2_n_0,
      DOB => bram_bank0_reg_1920_1983_0_2_n_1,
      DOC => bram_bank0_reg_1920_1983_0_2_n_2,
      DOD => NLW_bram_bank0_reg_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1920_1983_0_2_i_1_n_0
    );
bram_bank0_reg_1920_1983_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => bram_bank00_out,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_896_959_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank0_reg_1920_1983_0_2_i_1_n_0
    );
bram_bank0_reg_1920_1983_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_1920_1983_3_5_n_0,
      DOB => bram_bank0_reg_1920_1983_3_5_n_1,
      DOC => bram_bank0_reg_1920_1983_3_5_n_2,
      DOD => NLW_bram_bank0_reg_1920_1983_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1920_1983_0_2_i_1_n_0
    );
bram_bank0_reg_1920_1983_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_1920_1983_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1920_1983_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1920_1983_0_2_i_1_n_0
    );
bram_bank0_reg_1920_1983_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_1920_1983_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1920_1983_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1920_1983_0_2_i_1_n_0
    );
bram_bank0_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_192_255_0_2_n_0,
      DOB => bram_bank0_reg_192_255_0_2_n_1,
      DOC => bram_bank0_reg_192_255_0_2_n_2,
      DOD => NLW_bram_bank0_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_192_255_0_2_i_1_n_0
    );
bram_bank0_reg_192_255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => bram_bank00_out,
      I3 => \wr_ptr_reg[9]_rep_n_0\,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank0_reg_192_255_0_2_i_1_n_0
    );
bram_bank0_reg_192_255_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      O => bram_bank0_reg_192_255_0_2_i_2_n_0
    );
bram_bank0_reg_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_192_255_3_5_n_0,
      DOB => bram_bank0_reg_192_255_3_5_n_1,
      DOC => bram_bank0_reg_192_255_3_5_n_2,
      DOD => NLW_bram_bank0_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_192_255_0_2_i_1_n_0
    );
bram_bank0_reg_192_255_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__5_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_192_255_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_192_255_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_192_255_0_2_i_1_n_0
    );
bram_bank0_reg_192_255_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_192_255_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_192_255_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_192_255_0_2_i_1_n_0
    );
bram_bank0_reg_1984_2047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_1984_2047_0_2_n_0,
      DOB => bram_bank0_reg_1984_2047_0_2_n_1,
      DOC => bram_bank0_reg_1984_2047_0_2_n_2,
      DOD => NLW_bram_bank0_reg_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1984_2047_0_2_i_1_n_0
    );
bram_bank0_reg_1984_2047_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => bram_bank00_out,
      I1 => \wr_ptr_reg_n_0_[10]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg_n_0_[9]\,
      O => bram_bank0_reg_1984_2047_0_2_i_1_n_0
    );
bram_bank0_reg_1984_2047_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_1984_2047_3_5_n_0,
      DOB => bram_bank0_reg_1984_2047_3_5_n_1,
      DOC => bram_bank0_reg_1984_2047_3_5_n_2,
      DOD => NLW_bram_bank0_reg_1984_2047_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1984_2047_0_2_i_1_n_0
    );
bram_bank0_reg_1984_2047_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_1984_2047_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1984_2047_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1984_2047_0_2_i_1_n_0
    );
bram_bank0_reg_1984_2047_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_1984_2047_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_1984_2047_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_1984_2047_0_2_i_1_n_0
    );
bram_bank0_reg_2048_2111_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_2048_2111_0_2_n_0,
      DOB => bram_bank0_reg_2048_2111_0_2_n_1,
      DOC => bram_bank0_reg_2048_2111_0_2_n_2,
      DOD => NLW_bram_bank0_reg_2048_2111_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2048_2111_0_2_i_1_n_0
    );
bram_bank0_reg_2048_2111_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => bram_bank00_out,
      I3 => bram_bank0_reg_0_63_0_2_i_3_n_0,
      O => bram_bank0_reg_2048_2111_0_2_i_1_n_0
    );
bram_bank0_reg_2048_2111_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_2048_2111_3_5_n_0,
      DOB => bram_bank0_reg_2048_2111_3_5_n_1,
      DOC => bram_bank0_reg_2048_2111_3_5_n_2,
      DOD => NLW_bram_bank0_reg_2048_2111_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2048_2111_0_2_i_1_n_0
    );
bram_bank0_reg_2048_2111_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_2048_2111_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2048_2111_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2048_2111_0_2_i_1_n_0
    );
bram_bank0_reg_2048_2111_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_2048_2111_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2048_2111_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2048_2111_0_2_i_1_n_0
    );
bram_bank0_reg_2112_2175_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_2112_2175_0_2_n_0,
      DOB => bram_bank0_reg_2112_2175_0_2_n_1,
      DOC => bram_bank0_reg_2112_2175_0_2_n_2,
      DOD => NLW_bram_bank0_reg_2112_2175_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2112_2175_0_2_i_1_n_0
    );
bram_bank0_reg_2112_2175_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => bram_bank00_out,
      I3 => bram_bank0_reg_64_127_0_2_i_2_n_0,
      O => bram_bank0_reg_2112_2175_0_2_i_1_n_0
    );
bram_bank0_reg_2112_2175_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_2112_2175_3_5_n_0,
      DOB => bram_bank0_reg_2112_2175_3_5_n_1,
      DOC => bram_bank0_reg_2112_2175_3_5_n_2,
      DOD => NLW_bram_bank0_reg_2112_2175_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2112_2175_0_2_i_1_n_0
    );
bram_bank0_reg_2112_2175_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_2112_2175_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2112_2175_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2112_2175_0_2_i_1_n_0
    );
bram_bank0_reg_2112_2175_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_2112_2175_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2112_2175_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2112_2175_0_2_i_1_n_0
    );
bram_bank0_reg_2176_2239_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_2176_2239_0_2_n_0,
      DOB => bram_bank0_reg_2176_2239_0_2_n_1,
      DOC => bram_bank0_reg_2176_2239_0_2_n_2,
      DOD => NLW_bram_bank0_reg_2176_2239_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2176_2239_0_2_i_1_n_0
    );
bram_bank0_reg_2176_2239_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => bram_bank00_out,
      I3 => bram_bank0_reg_128_191_0_2_i_2_n_0,
      O => bram_bank0_reg_2176_2239_0_2_i_1_n_0
    );
bram_bank0_reg_2176_2239_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_2176_2239_3_5_n_0,
      DOB => bram_bank0_reg_2176_2239_3_5_n_1,
      DOC => bram_bank0_reg_2176_2239_3_5_n_2,
      DOD => NLW_bram_bank0_reg_2176_2239_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2176_2239_0_2_i_1_n_0
    );
bram_bank0_reg_2176_2239_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_2176_2239_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2176_2239_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2176_2239_0_2_i_1_n_0
    );
bram_bank0_reg_2176_2239_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_2176_2239_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2176_2239_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2176_2239_0_2_i_1_n_0
    );
bram_bank0_reg_2240_2303_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_2240_2303_0_2_n_0,
      DOB => bram_bank0_reg_2240_2303_0_2_n_1,
      DOC => bram_bank0_reg_2240_2303_0_2_n_2,
      DOD => NLW_bram_bank0_reg_2240_2303_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2240_2303_0_2_i_1_n_0
    );
bram_bank0_reg_2240_2303_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg_n_0_[7]\,
      I5 => bram_bank0_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank0_reg_2240_2303_0_2_i_1_n_0
    );
bram_bank0_reg_2240_2303_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => bram_bank00_out,
      I1 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank0_reg_2240_2303_0_2_i_2_n_0
    );
bram_bank0_reg_2240_2303_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_2240_2303_3_5_n_0,
      DOB => bram_bank0_reg_2240_2303_3_5_n_1,
      DOC => bram_bank0_reg_2240_2303_3_5_n_2,
      DOD => NLW_bram_bank0_reg_2240_2303_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2240_2303_0_2_i_1_n_0
    );
bram_bank0_reg_2240_2303_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_2240_2303_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2240_2303_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2240_2303_0_2_i_1_n_0
    );
bram_bank0_reg_2240_2303_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_2240_2303_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2240_2303_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2240_2303_0_2_i_1_n_0
    );
bram_bank0_reg_2304_2367_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_2304_2367_0_2_n_0,
      DOB => bram_bank0_reg_2304_2367_0_2_n_1,
      DOC => bram_bank0_reg_2304_2367_0_2_n_2,
      DOD => NLW_bram_bank0_reg_2304_2367_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2304_2367_0_2_i_1_n_0
    );
bram_bank0_reg_2304_2367_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => bram_bank00_out,
      I3 => bram_bank0_reg_256_319_0_2_i_2_n_0,
      O => bram_bank0_reg_2304_2367_0_2_i_1_n_0
    );
bram_bank0_reg_2304_2367_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_2304_2367_3_5_n_0,
      DOB => bram_bank0_reg_2304_2367_3_5_n_1,
      DOC => bram_bank0_reg_2304_2367_3_5_n_2,
      DOD => NLW_bram_bank0_reg_2304_2367_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2304_2367_0_2_i_1_n_0
    );
bram_bank0_reg_2304_2367_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_2304_2367_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2304_2367_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2304_2367_0_2_i_1_n_0
    );
bram_bank0_reg_2304_2367_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_2304_2367_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2304_2367_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2304_2367_0_2_i_1_n_0
    );
bram_bank0_reg_2368_2431_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_2368_2431_0_2_n_0,
      DOB => bram_bank0_reg_2368_2431_0_2_n_1,
      DOC => bram_bank0_reg_2368_2431_0_2_n_2,
      DOD => NLW_bram_bank0_reg_2368_2431_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2368_2431_0_2_i_1_n_0
    );
bram_bank0_reg_2368_2431_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => bram_bank0_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank0_reg_2368_2431_0_2_i_1_n_0
    );
bram_bank0_reg_2368_2431_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_2368_2431_3_5_n_0,
      DOB => bram_bank0_reg_2368_2431_3_5_n_1,
      DOC => bram_bank0_reg_2368_2431_3_5_n_2,
      DOD => NLW_bram_bank0_reg_2368_2431_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2368_2431_0_2_i_1_n_0
    );
bram_bank0_reg_2368_2431_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_2368_2431_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2368_2431_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2368_2431_0_2_i_1_n_0
    );
bram_bank0_reg_2368_2431_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_2368_2431_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2368_2431_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2368_2431_0_2_i_1_n_0
    );
bram_bank0_reg_2432_2495_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_2432_2495_0_2_n_0,
      DOB => bram_bank0_reg_2432_2495_0_2_n_1,
      DOC => bram_bank0_reg_2432_2495_0_2_n_2,
      DOD => NLW_bram_bank0_reg_2432_2495_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2432_2495_0_2_i_1_n_0
    );
bram_bank0_reg_2432_2495_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => bram_bank0_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank0_reg_2432_2495_0_2_i_1_n_0
    );
bram_bank0_reg_2432_2495_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_2432_2495_3_5_n_0,
      DOB => bram_bank0_reg_2432_2495_3_5_n_1,
      DOC => bram_bank0_reg_2432_2495_3_5_n_2,
      DOD => NLW_bram_bank0_reg_2432_2495_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2432_2495_0_2_i_1_n_0
    );
bram_bank0_reg_2432_2495_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_2432_2495_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2432_2495_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2432_2495_0_2_i_1_n_0
    );
bram_bank0_reg_2432_2495_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_2432_2495_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2432_2495_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2432_2495_0_2_i_1_n_0
    );
bram_bank0_reg_2496_2559_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_2496_2559_0_2_n_0,
      DOB => bram_bank0_reg_2496_2559_0_2_n_1,
      DOC => bram_bank0_reg_2496_2559_0_2_n_2,
      DOD => NLW_bram_bank0_reg_2496_2559_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2496_2559_0_2_i_1_n_0
    );
bram_bank0_reg_2496_2559_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => bram_bank00_out,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank0_reg_2496_2559_0_2_i_1_n_0
    );
bram_bank0_reg_2496_2559_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_2496_2559_3_5_n_0,
      DOB => bram_bank0_reg_2496_2559_3_5_n_1,
      DOC => bram_bank0_reg_2496_2559_3_5_n_2,
      DOD => NLW_bram_bank0_reg_2496_2559_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2496_2559_0_2_i_1_n_0
    );
bram_bank0_reg_2496_2559_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_2496_2559_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2496_2559_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2496_2559_0_2_i_1_n_0
    );
bram_bank0_reg_2496_2559_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_2496_2559_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2496_2559_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2496_2559_0_2_i_1_n_0
    );
bram_bank0_reg_2560_2623_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_2560_2623_0_2_n_0,
      DOB => bram_bank0_reg_2560_2623_0_2_n_1,
      DOC => bram_bank0_reg_2560_2623_0_2_n_2,
      DOD => NLW_bram_bank0_reg_2560_2623_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2560_2623_0_2_i_1_n_0
    );
bram_bank0_reg_2560_2623_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => bram_bank00_out,
      I3 => bram_bank0_reg_512_575_0_2_i_2_n_0,
      O => bram_bank0_reg_2560_2623_0_2_i_1_n_0
    );
bram_bank0_reg_2560_2623_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_2560_2623_3_5_n_0,
      DOB => bram_bank0_reg_2560_2623_3_5_n_1,
      DOC => bram_bank0_reg_2560_2623_3_5_n_2,
      DOD => NLW_bram_bank0_reg_2560_2623_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2560_2623_0_2_i_1_n_0
    );
bram_bank0_reg_2560_2623_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_2560_2623_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2560_2623_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2560_2623_0_2_i_1_n_0
    );
bram_bank0_reg_2560_2623_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_2560_2623_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2560_2623_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2560_2623_0_2_i_1_n_0
    );
bram_bank0_reg_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_256_319_0_2_n_0,
      DOB => bram_bank0_reg_256_319_0_2_n_1,
      DOC => bram_bank0_reg_256_319_0_2_n_2,
      DOD => NLW_bram_bank0_reg_256_319_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_256_319_0_2_i_1_n_0
    );
bram_bank0_reg_256_319_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      I2 => bram_bank00_out,
      I3 => bram_bank0_reg_256_319_0_2_i_2_n_0,
      O => bram_bank0_reg_256_319_0_2_i_1_n_0
    );
bram_bank0_reg_256_319_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[6]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      O => bram_bank0_reg_256_319_0_2_i_2_n_0
    );
bram_bank0_reg_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_256_319_3_5_n_0,
      DOB => bram_bank0_reg_256_319_3_5_n_1,
      DOC => bram_bank0_reg_256_319_3_5_n_2,
      DOD => NLW_bram_bank0_reg_256_319_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_256_319_0_2_i_1_n_0
    );
bram_bank0_reg_256_319_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__5_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_256_319_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_256_319_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_256_319_0_2_i_1_n_0
    );
bram_bank0_reg_256_319_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_256_319_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_256_319_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_256_319_0_2_i_1_n_0
    );
bram_bank0_reg_2624_2687_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_2624_2687_0_2_n_0,
      DOB => bram_bank0_reg_2624_2687_0_2_n_1,
      DOC => bram_bank0_reg_2624_2687_0_2_n_2,
      DOD => NLW_bram_bank0_reg_2624_2687_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2624_2687_0_2_i_1_n_0
    );
bram_bank0_reg_2624_2687_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => bram_bank0_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank0_reg_2624_2687_0_2_i_1_n_0
    );
bram_bank0_reg_2624_2687_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_2624_2687_3_5_n_0,
      DOB => bram_bank0_reg_2624_2687_3_5_n_1,
      DOC => bram_bank0_reg_2624_2687_3_5_n_2,
      DOD => NLW_bram_bank0_reg_2624_2687_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2624_2687_0_2_i_1_n_0
    );
bram_bank0_reg_2624_2687_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_2624_2687_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2624_2687_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2624_2687_0_2_i_1_n_0
    );
bram_bank0_reg_2624_2687_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_2624_2687_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2624_2687_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2624_2687_0_2_i_1_n_0
    );
bram_bank0_reg_2688_2751_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_2688_2751_0_2_n_0,
      DOB => bram_bank0_reg_2688_2751_0_2_n_1,
      DOC => bram_bank0_reg_2688_2751_0_2_n_2,
      DOD => NLW_bram_bank0_reg_2688_2751_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2688_2751_0_2_i_1_n_0
    );
bram_bank0_reg_2688_2751_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => bram_bank0_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank0_reg_2688_2751_0_2_i_1_n_0
    );
bram_bank0_reg_2688_2751_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_2688_2751_3_5_n_0,
      DOB => bram_bank0_reg_2688_2751_3_5_n_1,
      DOC => bram_bank0_reg_2688_2751_3_5_n_2,
      DOD => NLW_bram_bank0_reg_2688_2751_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2688_2751_0_2_i_1_n_0
    );
bram_bank0_reg_2688_2751_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_2688_2751_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2688_2751_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2688_2751_0_2_i_1_n_0
    );
bram_bank0_reg_2688_2751_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_2688_2751_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2688_2751_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2688_2751_0_2_i_1_n_0
    );
bram_bank0_reg_2752_2815_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_2752_2815_0_2_n_0,
      DOB => bram_bank0_reg_2752_2815_0_2_n_1,
      DOC => bram_bank0_reg_2752_2815_0_2_n_2,
      DOD => NLW_bram_bank0_reg_2752_2815_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2752_2815_0_2_i_1_n_0
    );
bram_bank0_reg_2752_2815_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => bram_bank00_out,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank0_reg_2752_2815_0_2_i_1_n_0
    );
bram_bank0_reg_2752_2815_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_2752_2815_3_5_n_0,
      DOB => bram_bank0_reg_2752_2815_3_5_n_1,
      DOC => bram_bank0_reg_2752_2815_3_5_n_2,
      DOD => NLW_bram_bank0_reg_2752_2815_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2752_2815_0_2_i_1_n_0
    );
bram_bank0_reg_2752_2815_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_2752_2815_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2752_2815_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2752_2815_0_2_i_1_n_0
    );
bram_bank0_reg_2752_2815_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_2752_2815_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2752_2815_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2752_2815_0_2_i_1_n_0
    );
bram_bank0_reg_2816_2879_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_2816_2879_0_2_n_0,
      DOB => bram_bank0_reg_2816_2879_0_2_n_1,
      DOC => bram_bank0_reg_2816_2879_0_2_n_2,
      DOD => NLW_bram_bank0_reg_2816_2879_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2816_2879_0_2_i_1_n_0
    );
bram_bank0_reg_2816_2879_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => bram_bank0_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank0_reg_2816_2879_0_2_i_1_n_0
    );
bram_bank0_reg_2816_2879_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_2816_2879_3_5_n_0,
      DOB => bram_bank0_reg_2816_2879_3_5_n_1,
      DOC => bram_bank0_reg_2816_2879_3_5_n_2,
      DOD => NLW_bram_bank0_reg_2816_2879_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2816_2879_0_2_i_1_n_0
    );
bram_bank0_reg_2816_2879_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_2816_2879_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2816_2879_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2816_2879_0_2_i_1_n_0
    );
bram_bank0_reg_2816_2879_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_2816_2879_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2816_2879_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2816_2879_0_2_i_1_n_0
    );
bram_bank0_reg_2880_2943_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_2880_2943_0_2_n_0,
      DOB => bram_bank0_reg_2880_2943_0_2_n_1,
      DOC => bram_bank0_reg_2880_2943_0_2_n_2,
      DOD => NLW_bram_bank0_reg_2880_2943_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2880_2943_0_2_i_1_n_0
    );
bram_bank0_reg_2880_2943_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => bram_bank00_out,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => bram_bank0_reg_832_895_0_2_i_2_n_0,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank0_reg_2880_2943_0_2_i_1_n_0
    );
bram_bank0_reg_2880_2943_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_2880_2943_3_5_n_0,
      DOB => bram_bank0_reg_2880_2943_3_5_n_1,
      DOC => bram_bank0_reg_2880_2943_3_5_n_2,
      DOD => NLW_bram_bank0_reg_2880_2943_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2880_2943_0_2_i_1_n_0
    );
bram_bank0_reg_2880_2943_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_2880_2943_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2880_2943_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2880_2943_0_2_i_1_n_0
    );
bram_bank0_reg_2880_2943_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_2880_2943_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2880_2943_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2880_2943_0_2_i_1_n_0
    );
bram_bank0_reg_2944_3007_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_2944_3007_0_2_n_0,
      DOB => bram_bank0_reg_2944_3007_0_2_n_1,
      DOC => bram_bank0_reg_2944_3007_0_2_n_2,
      DOD => NLW_bram_bank0_reg_2944_3007_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2944_3007_0_2_i_1_n_0
    );
bram_bank0_reg_2944_3007_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => bram_bank00_out,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => bram_bank0_reg_896_959_0_2_i_2_n_0,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank0_reg_2944_3007_0_2_i_1_n_0
    );
bram_bank0_reg_2944_3007_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_2944_3007_3_5_n_0,
      DOB => bram_bank0_reg_2944_3007_3_5_n_1,
      DOC => bram_bank0_reg_2944_3007_3_5_n_2,
      DOD => NLW_bram_bank0_reg_2944_3007_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2944_3007_0_2_i_1_n_0
    );
bram_bank0_reg_2944_3007_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_2944_3007_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2944_3007_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2944_3007_0_2_i_1_n_0
    );
bram_bank0_reg_2944_3007_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_2944_3007_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_2944_3007_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_2944_3007_0_2_i_1_n_0
    );
bram_bank0_reg_3008_3071_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_3008_3071_0_2_n_0,
      DOB => bram_bank0_reg_3008_3071_0_2_n_1,
      DOC => bram_bank0_reg_3008_3071_0_2_n_2,
      DOD => NLW_bram_bank0_reg_3008_3071_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3008_3071_0_2_i_1_n_0
    );
bram_bank0_reg_3008_3071_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => bram_bank0_reg_2240_2303_0_2_i_2_n_0,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[6]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank0_reg_3008_3071_0_2_i_1_n_0
    );
bram_bank0_reg_3008_3071_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_3008_3071_3_5_n_0,
      DOB => bram_bank0_reg_3008_3071_3_5_n_1,
      DOC => bram_bank0_reg_3008_3071_3_5_n_2,
      DOD => NLW_bram_bank0_reg_3008_3071_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3008_3071_0_2_i_1_n_0
    );
bram_bank0_reg_3008_3071_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_3008_3071_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3008_3071_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3008_3071_0_2_i_1_n_0
    );
bram_bank0_reg_3008_3071_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_3008_3071_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3008_3071_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3008_3071_0_2_i_1_n_0
    );
bram_bank0_reg_3072_3135_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_3072_3135_0_2_n_0,
      DOB => bram_bank0_reg_3072_3135_0_2_n_1,
      DOC => bram_bank0_reg_3072_3135_0_2_n_2,
      DOD => NLW_bram_bank0_reg_3072_3135_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3072_3135_0_2_i_1_n_0
    );
bram_bank0_reg_3072_3135_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg_n_0_[10]\,
      I2 => bram_bank00_out,
      I3 => bram_bank0_reg_0_63_0_2_i_3_n_0,
      O => bram_bank0_reg_3072_3135_0_2_i_1_n_0
    );
bram_bank0_reg_3072_3135_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_3072_3135_3_5_n_0,
      DOB => bram_bank0_reg_3072_3135_3_5_n_1,
      DOC => bram_bank0_reg_3072_3135_3_5_n_2,
      DOD => NLW_bram_bank0_reg_3072_3135_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3072_3135_0_2_i_1_n_0
    );
bram_bank0_reg_3072_3135_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_3072_3135_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3072_3135_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3072_3135_0_2_i_1_n_0
    );
bram_bank0_reg_3072_3135_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_3072_3135_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3072_3135_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3072_3135_0_2_i_1_n_0
    );
bram_bank0_reg_3136_3199_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_3136_3199_0_2_n_0,
      DOB => bram_bank0_reg_3136_3199_0_2_n_1,
      DOC => bram_bank0_reg_3136_3199_0_2_n_2,
      DOD => NLW_bram_bank0_reg_3136_3199_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3136_3199_0_2_i_1_n_0
    );
bram_bank0_reg_3136_3199_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg[9]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => bram_bank0_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank0_reg_3136_3199_0_2_i_1_n_0
    );
bram_bank0_reg_3136_3199_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_3136_3199_3_5_n_0,
      DOB => bram_bank0_reg_3136_3199_3_5_n_1,
      DOC => bram_bank0_reg_3136_3199_3_5_n_2,
      DOD => NLW_bram_bank0_reg_3136_3199_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3136_3199_0_2_i_1_n_0
    );
bram_bank0_reg_3136_3199_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_3136_3199_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3136_3199_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3136_3199_0_2_i_1_n_0
    );
bram_bank0_reg_3136_3199_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_3136_3199_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3136_3199_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3136_3199_0_2_i_1_n_0
    );
bram_bank0_reg_3200_3263_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_3200_3263_0_2_n_0,
      DOB => bram_bank0_reg_3200_3263_0_2_n_1,
      DOC => bram_bank0_reg_3200_3263_0_2_n_2,
      DOD => NLW_bram_bank0_reg_3200_3263_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3200_3263_0_2_i_1_n_0
    );
bram_bank0_reg_3200_3263_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg[9]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => bram_bank0_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank0_reg_3200_3263_0_2_i_1_n_0
    );
bram_bank0_reg_3200_3263_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_3200_3263_3_5_n_0,
      DOB => bram_bank0_reg_3200_3263_3_5_n_1,
      DOC => bram_bank0_reg_3200_3263_3_5_n_2,
      DOD => NLW_bram_bank0_reg_3200_3263_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3200_3263_0_2_i_1_n_0
    );
bram_bank0_reg_3200_3263_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_3200_3263_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3200_3263_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3200_3263_0_2_i_1_n_0
    );
bram_bank0_reg_3200_3263_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_3200_3263_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3200_3263_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3200_3263_0_2_i_1_n_0
    );
bram_bank0_reg_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_320_383_0_2_n_0,
      DOB => bram_bank0_reg_320_383_0_2_n_1,
      DOC => bram_bank0_reg_320_383_0_2_n_2,
      DOD => NLW_bram_bank0_reg_320_383_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_320_383_0_2_i_1_n_0
    );
bram_bank0_reg_320_383_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => bram_bank00_out,
      I3 => \wr_ptr_reg[9]_rep_n_0\,
      I4 => \wr_ptr_reg_n_0_[7]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank0_reg_320_383_0_2_i_1_n_0
    );
bram_bank0_reg_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_320_383_3_5_n_0,
      DOB => bram_bank0_reg_320_383_3_5_n_1,
      DOC => bram_bank0_reg_320_383_3_5_n_2,
      DOD => NLW_bram_bank0_reg_320_383_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_320_383_0_2_i_1_n_0
    );
bram_bank0_reg_320_383_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__5_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_320_383_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_320_383_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_320_383_0_2_i_1_n_0
    );
bram_bank0_reg_320_383_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_320_383_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_320_383_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_320_383_0_2_i_1_n_0
    );
bram_bank0_reg_3264_3327_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_3264_3327_0_2_n_0,
      DOB => bram_bank0_reg_3264_3327_0_2_n_1,
      DOC => bram_bank0_reg_3264_3327_0_2_n_2,
      DOD => NLW_bram_bank0_reg_3264_3327_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3264_3327_0_2_i_1_n_0
    );
bram_bank0_reg_3264_3327_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => bram_bank00_out,
      I2 => \wr_ptr_reg[9]_rep_n_0\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank0_reg_3264_3327_0_2_i_1_n_0
    );
bram_bank0_reg_3264_3327_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_3264_3327_3_5_n_0,
      DOB => bram_bank0_reg_3264_3327_3_5_n_1,
      DOC => bram_bank0_reg_3264_3327_3_5_n_2,
      DOD => NLW_bram_bank0_reg_3264_3327_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3264_3327_0_2_i_1_n_0
    );
bram_bank0_reg_3264_3327_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_3264_3327_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3264_3327_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3264_3327_0_2_i_1_n_0
    );
bram_bank0_reg_3264_3327_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_3264_3327_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3264_3327_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3264_3327_0_2_i_1_n_0
    );
bram_bank0_reg_3328_3391_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_3328_3391_0_2_n_0,
      DOB => bram_bank0_reg_3328_3391_0_2_n_1,
      DOC => bram_bank0_reg_3328_3391_0_2_n_2,
      DOD => NLW_bram_bank0_reg_3328_3391_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3328_3391_0_2_i_1_n_0
    );
bram_bank0_reg_3328_3391_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg_n_0_[9]\,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => bram_bank0_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank0_reg_3328_3391_0_2_i_1_n_0
    );
bram_bank0_reg_3328_3391_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_3328_3391_3_5_n_0,
      DOB => bram_bank0_reg_3328_3391_3_5_n_1,
      DOC => bram_bank0_reg_3328_3391_3_5_n_2,
      DOD => NLW_bram_bank0_reg_3328_3391_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3328_3391_0_2_i_1_n_0
    );
bram_bank0_reg_3328_3391_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_3328_3391_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3328_3391_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3328_3391_0_2_i_1_n_0
    );
bram_bank0_reg_3328_3391_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_3328_3391_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3328_3391_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3328_3391_0_2_i_1_n_0
    );
bram_bank0_reg_3392_3455_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_3392_3455_0_2_n_0,
      DOB => bram_bank0_reg_3392_3455_0_2_n_1,
      DOC => bram_bank0_reg_3392_3455_0_2_n_2,
      DOD => NLW_bram_bank0_reg_3392_3455_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3392_3455_0_2_i_1_n_0
    );
bram_bank0_reg_3392_3455_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => bram_bank00_out,
      I2 => \wr_ptr_reg_n_0_[9]\,
      I3 => bram_bank0_reg_832_895_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank0_reg_3392_3455_0_2_i_1_n_0
    );
bram_bank0_reg_3392_3455_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_3392_3455_3_5_n_0,
      DOB => bram_bank0_reg_3392_3455_3_5_n_1,
      DOC => bram_bank0_reg_3392_3455_3_5_n_2,
      DOD => NLW_bram_bank0_reg_3392_3455_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3392_3455_0_2_i_1_n_0
    );
bram_bank0_reg_3392_3455_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_3392_3455_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3392_3455_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3392_3455_0_2_i_1_n_0
    );
bram_bank0_reg_3392_3455_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_3392_3455_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3392_3455_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3392_3455_0_2_i_1_n_0
    );
bram_bank0_reg_3456_3519_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_3456_3519_0_2_n_0,
      DOB => bram_bank0_reg_3456_3519_0_2_n_1,
      DOC => bram_bank0_reg_3456_3519_0_2_n_2,
      DOD => NLW_bram_bank0_reg_3456_3519_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3456_3519_0_2_i_1_n_0
    );
bram_bank0_reg_3456_3519_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => bram_bank00_out,
      I2 => \wr_ptr_reg_n_0_[9]\,
      I3 => bram_bank0_reg_896_959_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank0_reg_3456_3519_0_2_i_1_n_0
    );
bram_bank0_reg_3456_3519_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_3456_3519_3_5_n_0,
      DOB => bram_bank0_reg_3456_3519_3_5_n_1,
      DOC => bram_bank0_reg_3456_3519_3_5_n_2,
      DOD => NLW_bram_bank0_reg_3456_3519_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3456_3519_0_2_i_1_n_0
    );
bram_bank0_reg_3456_3519_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_3456_3519_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3456_3519_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3456_3519_0_2_i_1_n_0
    );
bram_bank0_reg_3456_3519_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_3456_3519_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3456_3519_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3456_3519_0_2_i_1_n_0
    );
bram_bank0_reg_3520_3583_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_3520_3583_0_2_n_0,
      DOB => bram_bank0_reg_3520_3583_0_2_n_1,
      DOC => bram_bank0_reg_3520_3583_0_2_n_2,
      DOD => NLW_bram_bank0_reg_3520_3583_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3520_3583_0_2_i_1_n_0
    );
bram_bank0_reg_3520_3583_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => bram_bank0_reg_2240_2303_0_2_i_2_n_0,
      I1 => \wr_ptr_reg_n_0_[9]\,
      I2 => \wr_ptr_reg_n_0_[6]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank0_reg_3520_3583_0_2_i_1_n_0
    );
bram_bank0_reg_3520_3583_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_3520_3583_3_5_n_0,
      DOB => bram_bank0_reg_3520_3583_3_5_n_1,
      DOC => bram_bank0_reg_3520_3583_3_5_n_2,
      DOD => NLW_bram_bank0_reg_3520_3583_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3520_3583_0_2_i_1_n_0
    );
bram_bank0_reg_3520_3583_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_3520_3583_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3520_3583_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3520_3583_0_2_i_1_n_0
    );
bram_bank0_reg_3520_3583_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_3520_3583_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3520_3583_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3520_3583_0_2_i_1_n_0
    );
bram_bank0_reg_3584_3647_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_3584_3647_0_2_n_0,
      DOB => bram_bank0_reg_3584_3647_0_2_n_1,
      DOC => bram_bank0_reg_3584_3647_0_2_n_2,
      DOD => NLW_bram_bank0_reg_3584_3647_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3584_3647_0_2_i_1_n_0
    );
bram_bank0_reg_3584_3647_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg_n_0_[8]\,
      I3 => \wr_ptr_reg_n_0_[9]\,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => bram_bank0_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank0_reg_3584_3647_0_2_i_1_n_0
    );
bram_bank0_reg_3584_3647_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_3584_3647_3_5_n_0,
      DOB => bram_bank0_reg_3584_3647_3_5_n_1,
      DOC => bram_bank0_reg_3584_3647_3_5_n_2,
      DOD => NLW_bram_bank0_reg_3584_3647_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3584_3647_0_2_i_1_n_0
    );
bram_bank0_reg_3584_3647_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_3584_3647_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3584_3647_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3584_3647_0_2_i_1_n_0
    );
bram_bank0_reg_3584_3647_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__7_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_3584_3647_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3584_3647_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3584_3647_0_2_i_1_n_0
    );
bram_bank0_reg_3648_3711_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_3648_3711_0_2_n_0,
      DOB => bram_bank0_reg_3648_3711_0_2_n_1,
      DOC => bram_bank0_reg_3648_3711_0_2_n_2,
      DOD => NLW_bram_bank0_reg_3648_3711_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3648_3711_0_2_i_1_n_0
    );
bram_bank0_reg_3648_3711_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => bram_bank00_out,
      I2 => \wr_ptr_reg_n_0_[8]\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => bram_bank0_reg_3648_3711_0_2_i_2_n_0,
      O => bram_bank0_reg_3648_3711_0_2_i_1_n_0
    );
bram_bank0_reg_3648_3711_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[10]\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank0_reg_3648_3711_0_2_i_2_n_0
    );
bram_bank0_reg_3648_3711_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_3648_3711_3_5_n_0,
      DOB => bram_bank0_reg_3648_3711_3_5_n_1,
      DOC => bram_bank0_reg_3648_3711_3_5_n_2,
      DOD => NLW_bram_bank0_reg_3648_3711_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3648_3711_0_2_i_1_n_0
    );
bram_bank0_reg_3648_3711_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_3648_3711_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3648_3711_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3648_3711_0_2_i_1_n_0
    );
bram_bank0_reg_3648_3711_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__7_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_3648_3711_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3648_3711_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3648_3711_0_2_i_1_n_0
    );
bram_bank0_reg_3712_3775_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_3712_3775_0_2_n_0,
      DOB => bram_bank0_reg_3712_3775_0_2_n_1,
      DOC => bram_bank0_reg_3712_3775_0_2_n_2,
      DOD => NLW_bram_bank0_reg_3712_3775_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3712_3775_0_2_i_1_n_0
    );
bram_bank0_reg_3712_3775_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => bram_bank00_out,
      I2 => \wr_ptr_reg_n_0_[8]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => bram_bank0_reg_3648_3711_0_2_i_2_n_0,
      O => bram_bank0_reg_3712_3775_0_2_i_1_n_0
    );
bram_bank0_reg_3712_3775_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_3712_3775_3_5_n_0,
      DOB => bram_bank0_reg_3712_3775_3_5_n_1,
      DOC => bram_bank0_reg_3712_3775_3_5_n_2,
      DOD => NLW_bram_bank0_reg_3712_3775_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3712_3775_0_2_i_1_n_0
    );
bram_bank0_reg_3712_3775_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_3712_3775_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3712_3775_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3712_3775_0_2_i_1_n_0
    );
bram_bank0_reg_3712_3775_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__7_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_3712_3775_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3712_3775_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3712_3775_0_2_i_1_n_0
    );
bram_bank0_reg_3776_3839_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_3776_3839_0_2_n_0,
      DOB => bram_bank0_reg_3776_3839_0_2_n_1,
      DOC => bram_bank0_reg_3776_3839_0_2_n_2,
      DOD => NLW_bram_bank0_reg_3776_3839_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3776_3839_0_2_i_1_n_0
    );
bram_bank0_reg_3776_3839_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => bram_bank0_reg_2240_2303_0_2_i_2_n_0,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg_n_0_[6]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank0_reg_3776_3839_0_2_i_1_n_0
    );
bram_bank0_reg_3776_3839_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_3776_3839_3_5_n_0,
      DOB => bram_bank0_reg_3776_3839_3_5_n_1,
      DOC => bram_bank0_reg_3776_3839_3_5_n_2,
      DOD => NLW_bram_bank0_reg_3776_3839_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3776_3839_0_2_i_1_n_0
    );
bram_bank0_reg_3776_3839_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_3776_3839_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3776_3839_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3776_3839_0_2_i_1_n_0
    );
bram_bank0_reg_3776_3839_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__7_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_3776_3839_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3776_3839_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3776_3839_0_2_i_1_n_0
    );
bram_bank0_reg_3840_3903_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_3840_3903_0_2_n_0,
      DOB => bram_bank0_reg_3840_3903_0_2_n_1,
      DOC => bram_bank0_reg_3840_3903_0_2_n_2,
      DOD => NLW_bram_bank0_reg_3840_3903_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3840_3903_0_2_i_1_n_0
    );
bram_bank0_reg_3840_3903_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => bram_bank00_out,
      I2 => \wr_ptr_reg_n_0_[7]\,
      I3 => bram_bank0_reg_1792_1855_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank0_reg_3840_3903_0_2_i_1_n_0
    );
bram_bank0_reg_3840_3903_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_3840_3903_3_5_n_0,
      DOB => bram_bank0_reg_3840_3903_3_5_n_1,
      DOC => bram_bank0_reg_3840_3903_3_5_n_2,
      DOD => NLW_bram_bank0_reg_3840_3903_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3840_3903_0_2_i_1_n_0
    );
bram_bank0_reg_3840_3903_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_3840_3903_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3840_3903_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3840_3903_0_2_i_1_n_0
    );
bram_bank0_reg_3840_3903_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__7_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_3840_3903_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3840_3903_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3840_3903_0_2_i_1_n_0
    );
bram_bank0_reg_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_384_447_0_2_n_0,
      DOB => bram_bank0_reg_384_447_0_2_n_1,
      DOC => bram_bank0_reg_384_447_0_2_n_2,
      DOD => NLW_bram_bank0_reg_384_447_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_384_447_0_2_i_1_n_0
    );
bram_bank0_reg_384_447_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => bram_bank00_out,
      I3 => \wr_ptr_reg[9]_rep_n_0\,
      I4 => \wr_ptr_reg_n_0_[6]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank0_reg_384_447_0_2_i_1_n_0
    );
bram_bank0_reg_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_384_447_3_5_n_0,
      DOB => bram_bank0_reg_384_447_3_5_n_1,
      DOC => bram_bank0_reg_384_447_3_5_n_2,
      DOD => NLW_bram_bank0_reg_384_447_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_384_447_0_2_i_1_n_0
    );
bram_bank0_reg_384_447_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__5_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_384_447_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_384_447_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_384_447_0_2_i_1_n_0
    );
bram_bank0_reg_384_447_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_384_447_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_384_447_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_384_447_0_2_i_1_n_0
    );
bram_bank0_reg_3904_3967_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_3904_3967_0_2_n_0,
      DOB => bram_bank0_reg_3904_3967_0_2_n_1,
      DOC => bram_bank0_reg_3904_3967_0_2_n_2,
      DOD => NLW_bram_bank0_reg_3904_3967_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3904_3967_0_2_i_1_n_0
    );
bram_bank0_reg_3904_3967_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => bram_bank0_reg_2240_2303_0_2_i_2_n_0,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg_n_0_[6]\,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank0_reg_3904_3967_0_2_i_1_n_0
    );
bram_bank0_reg_3904_3967_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_3904_3967_3_5_n_0,
      DOB => bram_bank0_reg_3904_3967_3_5_n_1,
      DOC => bram_bank0_reg_3904_3967_3_5_n_2,
      DOD => NLW_bram_bank0_reg_3904_3967_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3904_3967_0_2_i_1_n_0
    );
bram_bank0_reg_3904_3967_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_3904_3967_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3904_3967_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3904_3967_0_2_i_1_n_0
    );
bram_bank0_reg_3904_3967_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__7_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_3904_3967_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3904_3967_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3904_3967_0_2_i_1_n_0
    );
bram_bank0_reg_3968_4031_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_3968_4031_0_2_n_0,
      DOB => bram_bank0_reg_3968_4031_0_2_n_1,
      DOC => bram_bank0_reg_3968_4031_0_2_n_2,
      DOD => NLW_bram_bank0_reg_3968_4031_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3968_4031_0_2_i_1_n_0
    );
bram_bank0_reg_3968_4031_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => bram_bank0_reg_2240_2303_0_2_i_2_n_0,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => \wr_ptr_reg_n_0_[7]\,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank0_reg_3968_4031_0_2_i_1_n_0
    );
bram_bank0_reg_3968_4031_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_3968_4031_3_5_n_0,
      DOB => bram_bank0_reg_3968_4031_3_5_n_1,
      DOC => bram_bank0_reg_3968_4031_3_5_n_2,
      DOD => NLW_bram_bank0_reg_3968_4031_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3968_4031_0_2_i_1_n_0
    );
bram_bank0_reg_3968_4031_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_3968_4031_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3968_4031_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3968_4031_0_2_i_1_n_0
    );
bram_bank0_reg_3968_4031_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__7_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_3968_4031_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_3968_4031_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_3968_4031_0_2_i_1_n_0
    );
bram_bank0_reg_4032_4095_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_4032_4095_0_2_n_0,
      DOB => bram_bank0_reg_4032_4095_0_2_n_1,
      DOC => bram_bank0_reg_4032_4095_0_2_n_2,
      DOD => NLW_bram_bank0_reg_4032_4095_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_4032_4095_0_2_i_1_n_0
    );
bram_bank0_reg_4032_4095_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => bram_bank00_out,
      I1 => \wr_ptr_reg_n_0_[10]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg_n_0_[9]\,
      O => bram_bank0_reg_4032_4095_0_2_i_1_n_0
    );
bram_bank0_reg_4032_4095_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_4032_4095_3_5_n_0,
      DOB => bram_bank0_reg_4032_4095_3_5_n_1,
      DOC => bram_bank0_reg_4032_4095_3_5_n_2,
      DOD => NLW_bram_bank0_reg_4032_4095_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_4032_4095_0_2_i_1_n_0
    );
bram_bank0_reg_4032_4095_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_4032_4095_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_4032_4095_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_4032_4095_0_2_i_1_n_0
    );
bram_bank0_reg_4032_4095_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__7_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_4032_4095_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_4032_4095_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_4032_4095_0_2_i_1_n_0
    );
bram_bank0_reg_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_448_511_0_2_n_0,
      DOB => bram_bank0_reg_448_511_0_2_n_1,
      DOC => bram_bank0_reg_448_511_0_2_n_2,
      DOD => NLW_bram_bank0_reg_448_511_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_448_511_0_2_i_1_n_0
    );
bram_bank0_reg_448_511_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => bram_bank00_out,
      I5 => \wr_ptr_reg_n_0_[8]\,
      O => bram_bank0_reg_448_511_0_2_i_1_n_0
    );
bram_bank0_reg_448_511_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      O => bram_bank0_reg_448_511_0_2_i_2_n_0
    );
bram_bank0_reg_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_448_511_3_5_n_0,
      DOB => bram_bank0_reg_448_511_3_5_n_1,
      DOC => bram_bank0_reg_448_511_3_5_n_2,
      DOD => NLW_bram_bank0_reg_448_511_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_448_511_0_2_i_1_n_0
    );
bram_bank0_reg_448_511_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_448_511_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_448_511_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_448_511_0_2_i_1_n_0
    );
bram_bank0_reg_448_511_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_448_511_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_448_511_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_448_511_0_2_i_1_n_0
    );
bram_bank0_reg_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_512_575_0_2_n_0,
      DOB => bram_bank0_reg_512_575_0_2_n_1,
      DOC => bram_bank0_reg_512_575_0_2_n_2,
      DOD => NLW_bram_bank0_reg_512_575_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_512_575_0_2_i_1_n_0
    );
bram_bank0_reg_512_575_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      I2 => bram_bank00_out,
      I3 => bram_bank0_reg_512_575_0_2_i_2_n_0,
      O => bram_bank0_reg_512_575_0_2_i_1_n_0
    );
bram_bank0_reg_512_575_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[6]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      O => bram_bank0_reg_512_575_0_2_i_2_n_0
    );
bram_bank0_reg_512_575_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_512_575_3_5_n_0,
      DOB => bram_bank0_reg_512_575_3_5_n_1,
      DOC => bram_bank0_reg_512_575_3_5_n_2,
      DOD => NLW_bram_bank0_reg_512_575_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_512_575_0_2_i_1_n_0
    );
bram_bank0_reg_512_575_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_512_575_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_512_575_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_512_575_0_2_i_1_n_0
    );
bram_bank0_reg_512_575_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_512_575_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_512_575_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_512_575_0_2_i_1_n_0
    );
bram_bank0_reg_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_576_639_0_2_n_0,
      DOB => bram_bank0_reg_576_639_0_2_n_1,
      DOC => bram_bank0_reg_576_639_0_2_n_2,
      DOD => NLW_bram_bank0_reg_576_639_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_576_639_0_2_i_1_n_0
    );
bram_bank0_reg_576_639_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => bram_bank00_out,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg_n_0_[7]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank0_reg_576_639_0_2_i_1_n_0
    );
bram_bank0_reg_576_639_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_576_639_3_5_n_0,
      DOB => bram_bank0_reg_576_639_3_5_n_1,
      DOC => bram_bank0_reg_576_639_3_5_n_2,
      DOD => NLW_bram_bank0_reg_576_639_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_576_639_0_2_i_1_n_0
    );
bram_bank0_reg_576_639_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_576_639_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_576_639_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_576_639_0_2_i_1_n_0
    );
bram_bank0_reg_576_639_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_576_639_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_576_639_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_576_639_0_2_i_1_n_0
    );
bram_bank0_reg_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_640_703_0_2_n_0,
      DOB => bram_bank0_reg_640_703_0_2_n_1,
      DOC => bram_bank0_reg_640_703_0_2_n_2,
      DOD => NLW_bram_bank0_reg_640_703_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_640_703_0_2_i_1_n_0
    );
bram_bank0_reg_640_703_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => bram_bank00_out,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg_n_0_[6]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank0_reg_640_703_0_2_i_1_n_0
    );
bram_bank0_reg_640_703_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_640_703_3_5_n_0,
      DOB => bram_bank0_reg_640_703_3_5_n_1,
      DOC => bram_bank0_reg_640_703_3_5_n_2,
      DOD => NLW_bram_bank0_reg_640_703_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_640_703_0_2_i_1_n_0
    );
bram_bank0_reg_640_703_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_640_703_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_640_703_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_640_703_0_2_i_1_n_0
    );
bram_bank0_reg_640_703_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_640_703_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_640_703_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_640_703_0_2_i_1_n_0
    );
bram_bank0_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_64_127_0_2_n_0,
      DOB => bram_bank0_reg_64_127_0_2_n_1,
      DOC => bram_bank0_reg_64_127_0_2_n_2,
      DOD => NLW_bram_bank0_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_64_127_0_2_i_1_n_0
    );
bram_bank0_reg_64_127_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      I2 => bram_bank00_out,
      I3 => bram_bank0_reg_64_127_0_2_i_2_n_0,
      O => bram_bank0_reg_64_127_0_2_i_1_n_0
    );
bram_bank0_reg_64_127_0_2_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[7]\,
      I3 => \wr_ptr_reg_n_0_[8]\,
      O => bram_bank0_reg_64_127_0_2_i_2_n_0
    );
bram_bank0_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_64_127_3_5_n_0,
      DOB => bram_bank0_reg_64_127_3_5_n_1,
      DOC => bram_bank0_reg_64_127_3_5_n_2,
      DOD => NLW_bram_bank0_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_64_127_0_2_i_1_n_0
    );
bram_bank0_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__5_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_64_127_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_64_127_0_2_i_1_n_0
    );
bram_bank0_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_64_127_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_64_127_0_2_i_1_n_0
    );
bram_bank0_reg_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_704_767_0_2_n_0,
      DOB => bram_bank0_reg_704_767_0_2_n_1,
      DOC => bram_bank0_reg_704_767_0_2_n_2,
      DOD => NLW_bram_bank0_reg_704_767_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_704_767_0_2_i_1_n_0
    );
bram_bank0_reg_704_767_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => bram_bank00_out,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank0_reg_704_767_0_2_i_1_n_0
    );
bram_bank0_reg_704_767_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_704_767_3_5_n_0,
      DOB => bram_bank0_reg_704_767_3_5_n_1,
      DOC => bram_bank0_reg_704_767_3_5_n_2,
      DOD => NLW_bram_bank0_reg_704_767_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_704_767_0_2_i_1_n_0
    );
bram_bank0_reg_704_767_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_704_767_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_704_767_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_704_767_0_2_i_1_n_0
    );
bram_bank0_reg_704_767_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_704_767_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_704_767_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_704_767_0_2_i_1_n_0
    );
bram_bank0_reg_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_768_831_0_2_n_0,
      DOB => bram_bank0_reg_768_831_0_2_n_1,
      DOC => bram_bank0_reg_768_831_0_2_n_2,
      DOD => NLW_bram_bank0_reg_768_831_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_768_831_0_2_i_1_n_0
    );
bram_bank0_reg_768_831_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => bram_bank00_out,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[6]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank0_reg_768_831_0_2_i_1_n_0
    );
bram_bank0_reg_768_831_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_768_831_3_5_n_0,
      DOB => bram_bank0_reg_768_831_3_5_n_1,
      DOC => bram_bank0_reg_768_831_3_5_n_2,
      DOD => NLW_bram_bank0_reg_768_831_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_768_831_0_2_i_1_n_0
    );
bram_bank0_reg_768_831_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_768_831_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_768_831_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_768_831_0_2_i_1_n_0
    );
bram_bank0_reg_768_831_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_768_831_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_768_831_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_768_831_0_2_i_1_n_0
    );
bram_bank0_reg_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_832_895_0_2_n_0,
      DOB => bram_bank0_reg_832_895_0_2_n_1,
      DOC => bram_bank0_reg_832_895_0_2_n_2,
      DOD => NLW_bram_bank0_reg_832_895_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_832_895_0_2_i_1_n_0
    );
bram_bank0_reg_832_895_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg[10]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_832_895_0_2_i_2_n_0,
      I4 => bram_bank00_out,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank0_reg_832_895_0_2_i_1_n_0
    );
bram_bank0_reg_832_895_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      O => bram_bank0_reg_832_895_0_2_i_2_n_0
    );
bram_bank0_reg_832_895_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_832_895_3_5_n_0,
      DOB => bram_bank0_reg_832_895_3_5_n_1,
      DOC => bram_bank0_reg_832_895_3_5_n_2,
      DOD => NLW_bram_bank0_reg_832_895_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_832_895_0_2_i_1_n_0
    );
bram_bank0_reg_832_895_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_832_895_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_832_895_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_832_895_0_2_i_1_n_0
    );
bram_bank0_reg_832_895_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_832_895_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_832_895_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_832_895_0_2_i_1_n_0
    );
bram_bank0_reg_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_896_959_0_2_n_0,
      DOB => bram_bank0_reg_896_959_0_2_n_1,
      DOC => bram_bank0_reg_896_959_0_2_n_2,
      DOD => NLW_bram_bank0_reg_896_959_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_896_959_0_2_i_1_n_0
    );
bram_bank0_reg_896_959_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg[10]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_896_959_0_2_i_2_n_0,
      I4 => bram_bank00_out,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank0_reg_896_959_0_2_i_1_n_0
    );
bram_bank0_reg_896_959_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      O => bram_bank0_reg_896_959_0_2_i_2_n_0
    );
bram_bank0_reg_896_959_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_896_959_3_5_n_0,
      DOB => bram_bank0_reg_896_959_3_5_n_1,
      DOC => bram_bank0_reg_896_959_3_5_n_2,
      DOD => NLW_bram_bank0_reg_896_959_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_896_959_0_2_i_1_n_0
    );
bram_bank0_reg_896_959_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_896_959_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_896_959_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_896_959_0_2_i_1_n_0
    );
bram_bank0_reg_896_959_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_896_959_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_896_959_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_896_959_0_2_i_1_n_0
    );
bram_bank0_reg_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__1_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank0_reg_960_1023_0_2_n_0,
      DOB => bram_bank0_reg_960_1023_0_2_n_1,
      DOC => bram_bank0_reg_960_1023_0_2_n_2,
      DOD => NLW_bram_bank0_reg_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_960_1023_0_2_i_1_n_0
    );
bram_bank0_reg_960_1023_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg[10]_rep_n_0\,
      I1 => bram_bank00_out,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank0_reg_960_1023_0_2_i_1_n_0
    );
bram_bank0_reg_960_1023_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__0_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__5_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank0_reg_960_1023_3_5_n_0,
      DOB => bram_bank0_reg_960_1023_3_5_n_1,
      DOC => bram_bank0_reg_960_1023_3_5_n_2,
      DOD => NLW_bram_bank0_reg_960_1023_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_960_1023_0_2_i_1_n_0
    );
bram_bank0_reg_960_1023_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank0_reg_960_1023_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_960_1023_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_960_1023_0_2_i_1_n_0
    );
bram_bank0_reg_960_1023_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__6_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg_n_0_[5]\,
      D => s_axis_tdata(7),
      DPO => bram_bank0_reg_960_1023_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank0_reg_960_1023_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank0_reg_960_1023_0_2_i_1_n_0
    );
bram_bank1_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_0_63_0_2_n_0,
      DOB => bram_bank1_reg_0_63_0_2_n_1,
      DOC => bram_bank1_reg_0_63_0_2_n_2,
      DOD => NLW_bram_bank1_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_0_63_0_2_i_1_n_0
    );
bram_bank1_reg_0_63_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => bram_bank10_out,
      I3 => bram_bank0_reg_0_63_0_2_i_3_n_0,
      O => bram_bank1_reg_0_63_0_2_i_1_n_0
    );
bram_bank1_reg_0_63_0_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => s_axis_tvalid,
      I3 => \^s_axis_tready_reg_0\,
      I4 => wr_bank_sel(1),
      I5 => wr_bank_sel(0),
      O => bram_bank10_out
    );
bram_bank1_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_0_63_3_5_n_0,
      DOB => bram_bank1_reg_0_63_3_5_n_1,
      DOC => bram_bank1_reg_0_63_3_5_n_2,
      DOD => NLW_bram_bank1_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_0_63_0_2_i_1_n_0
    );
bram_bank1_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_0_63_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_0_63_0_2_i_1_n_0
    );
bram_bank1_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_0_63_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_0_63_0_2_i_1_n_0
    );
bram_bank1_reg_1024_1087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_1024_1087_0_2_n_0,
      DOB => bram_bank1_reg_1024_1087_0_2_n_1,
      DOC => bram_bank1_reg_1024_1087_0_2_n_2,
      DOD => NLW_bram_bank1_reg_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1024_1087_0_2_i_1_n_0
    );
bram_bank1_reg_1024_1087_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[10]\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      I2 => bram_bank10_out,
      I3 => bram_bank0_reg_0_63_0_2_i_3_n_0,
      O => bram_bank1_reg_1024_1087_0_2_i_1_n_0
    );
bram_bank1_reg_1024_1087_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_1024_1087_3_5_n_0,
      DOB => bram_bank1_reg_1024_1087_3_5_n_1,
      DOC => bram_bank1_reg_1024_1087_3_5_n_2,
      DOD => NLW_bram_bank1_reg_1024_1087_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1024_1087_0_2_i_1_n_0
    );
bram_bank1_reg_1024_1087_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_1024_1087_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1024_1087_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1024_1087_0_2_i_1_n_0
    );
bram_bank1_reg_1024_1087_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_1024_1087_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1024_1087_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1024_1087_0_2_i_1_n_0
    );
bram_bank1_reg_1088_1151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_1088_1151_0_2_n_0,
      DOB => bram_bank1_reg_1088_1151_0_2_n_1,
      DOC => bram_bank1_reg_1088_1151_0_2_n_2,
      DOD => NLW_bram_bank1_reg_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1088_1151_0_2_i_1_n_0
    );
bram_bank1_reg_1088_1151_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => bram_bank0_reg_1088_1151_0_2_i_2_n_0,
      I1 => bram_bank10_out,
      I2 => \wr_ptr_reg_n_0_[8]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[11]\,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank1_reg_1088_1151_0_2_i_1_n_0
    );
bram_bank1_reg_1088_1151_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_1088_1151_3_5_n_0,
      DOB => bram_bank1_reg_1088_1151_3_5_n_1,
      DOC => bram_bank1_reg_1088_1151_3_5_n_2,
      DOD => NLW_bram_bank1_reg_1088_1151_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1088_1151_0_2_i_1_n_0
    );
bram_bank1_reg_1088_1151_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_1088_1151_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1088_1151_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1088_1151_0_2_i_1_n_0
    );
bram_bank1_reg_1088_1151_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_1088_1151_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1088_1151_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1088_1151_0_2_i_1_n_0
    );
bram_bank1_reg_1152_1215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_1152_1215_0_2_n_0,
      DOB => bram_bank1_reg_1152_1215_0_2_n_1,
      DOC => bram_bank1_reg_1152_1215_0_2_n_2,
      DOD => NLW_bram_bank1_reg_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1152_1215_0_2_i_1_n_0
    );
bram_bank1_reg_1152_1215_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => bram_bank0_reg_1152_1215_0_2_i_2_n_0,
      I1 => bram_bank10_out,
      I2 => \wr_ptr_reg_n_0_[8]\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg_n_0_[11]\,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank1_reg_1152_1215_0_2_i_1_n_0
    );
bram_bank1_reg_1152_1215_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_1152_1215_3_5_n_0,
      DOB => bram_bank1_reg_1152_1215_3_5_n_1,
      DOC => bram_bank1_reg_1152_1215_3_5_n_2,
      DOD => NLW_bram_bank1_reg_1152_1215_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1152_1215_0_2_i_1_n_0
    );
bram_bank1_reg_1152_1215_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_1152_1215_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1152_1215_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1152_1215_0_2_i_1_n_0
    );
bram_bank1_reg_1152_1215_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_1152_1215_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1152_1215_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1152_1215_0_2_i_1_n_0
    );
bram_bank1_reg_1216_1279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_1216_1279_0_2_n_0,
      DOB => bram_bank1_reg_1216_1279_0_2_n_1,
      DOC => bram_bank1_reg_1216_1279_0_2_n_2,
      DOD => NLW_bram_bank1_reg_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1216_1279_0_2_i_1_n_0
    );
bram_bank1_reg_1216_1279_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => bram_bank10_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank1_reg_1216_1279_0_2_i_1_n_0
    );
bram_bank1_reg_1216_1279_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_1216_1279_3_5_n_0,
      DOB => bram_bank1_reg_1216_1279_3_5_n_1,
      DOC => bram_bank1_reg_1216_1279_3_5_n_2,
      DOD => NLW_bram_bank1_reg_1216_1279_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1216_1279_0_2_i_1_n_0
    );
bram_bank1_reg_1216_1279_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_1216_1279_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1216_1279_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1216_1279_0_2_i_1_n_0
    );
bram_bank1_reg_1216_1279_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_1216_1279_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1216_1279_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1216_1279_0_2_i_1_n_0
    );
bram_bank1_reg_1280_1343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_1280_1343_0_2_n_0,
      DOB => bram_bank1_reg_1280_1343_0_2_n_1,
      DOC => bram_bank1_reg_1280_1343_0_2_n_2,
      DOD => NLW_bram_bank1_reg_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1280_1343_0_2_i_1_n_0
    );
bram_bank1_reg_1280_1343_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[10]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => bram_bank10_out,
      I3 => bram_bank0_reg_1280_1343_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[11]\,
      I5 => \wr_ptr_reg_n_0_[9]\,
      O => bram_bank1_reg_1280_1343_0_2_i_1_n_0
    );
bram_bank1_reg_1280_1343_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_1280_1343_3_5_n_0,
      DOB => bram_bank1_reg_1280_1343_3_5_n_1,
      DOC => bram_bank1_reg_1280_1343_3_5_n_2,
      DOD => NLW_bram_bank1_reg_1280_1343_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1280_1343_0_2_i_1_n_0
    );
bram_bank1_reg_1280_1343_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_1280_1343_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1280_1343_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1280_1343_0_2_i_1_n_0
    );
bram_bank1_reg_1280_1343_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_1280_1343_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1280_1343_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1280_1343_0_2_i_1_n_0
    );
bram_bank1_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_128_191_0_2_n_0,
      DOB => bram_bank1_reg_128_191_0_2_n_1,
      DOC => bram_bank1_reg_128_191_0_2_n_2,
      DOD => NLW_bram_bank1_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_128_191_0_2_i_1_n_0
    );
bram_bank1_reg_128_191_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      I2 => bram_bank10_out,
      I3 => bram_bank0_reg_128_191_0_2_i_2_n_0,
      O => bram_bank1_reg_128_191_0_2_i_1_n_0
    );
bram_bank1_reg_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_128_191_3_5_n_0,
      DOB => bram_bank1_reg_128_191_3_5_n_1,
      DOC => bram_bank1_reg_128_191_3_5_n_2,
      DOD => NLW_bram_bank1_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_128_191_0_2_i_1_n_0
    );
bram_bank1_reg_128_191_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_128_191_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_128_191_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_128_191_0_2_i_1_n_0
    );
bram_bank1_reg_128_191_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_128_191_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_128_191_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_128_191_0_2_i_1_n_0
    );
bram_bank1_reg_1344_1407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_1344_1407_0_2_n_0,
      DOB => bram_bank1_reg_1344_1407_0_2_n_1,
      DOC => bram_bank1_reg_1344_1407_0_2_n_2,
      DOD => NLW_bram_bank1_reg_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1344_1407_0_2_i_1_n_0
    );
bram_bank1_reg_1344_1407_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[9]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_832_895_0_2_i_2_n_0,
      I4 => bram_bank10_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank1_reg_1344_1407_0_2_i_1_n_0
    );
bram_bank1_reg_1344_1407_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_1344_1407_3_5_n_0,
      DOB => bram_bank1_reg_1344_1407_3_5_n_1,
      DOC => bram_bank1_reg_1344_1407_3_5_n_2,
      DOD => NLW_bram_bank1_reg_1344_1407_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1344_1407_0_2_i_1_n_0
    );
bram_bank1_reg_1344_1407_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_1344_1407_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1344_1407_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1344_1407_0_2_i_1_n_0
    );
bram_bank1_reg_1344_1407_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_1344_1407_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1344_1407_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1344_1407_0_2_i_1_n_0
    );
bram_bank1_reg_1408_1471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_1408_1471_0_2_n_0,
      DOB => bram_bank1_reg_1408_1471_0_2_n_1,
      DOC => bram_bank1_reg_1408_1471_0_2_n_2,
      DOD => NLW_bram_bank1_reg_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1408_1471_0_2_i_1_n_0
    );
bram_bank1_reg_1408_1471_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[9]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_896_959_0_2_i_2_n_0,
      I4 => bram_bank10_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank1_reg_1408_1471_0_2_i_1_n_0
    );
bram_bank1_reg_1408_1471_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_1408_1471_3_5_n_0,
      DOB => bram_bank1_reg_1408_1471_3_5_n_1,
      DOC => bram_bank1_reg_1408_1471_3_5_n_2,
      DOD => NLW_bram_bank1_reg_1408_1471_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1408_1471_0_2_i_1_n_0
    );
bram_bank1_reg_1408_1471_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_1408_1471_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1408_1471_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1408_1471_0_2_i_1_n_0
    );
bram_bank1_reg_1408_1471_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_1408_1471_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1408_1471_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1408_1471_0_2_i_1_n_0
    );
bram_bank1_reg_1472_1535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_1472_1535_0_2_n_0,
      DOB => bram_bank1_reg_1472_1535_0_2_n_1,
      DOC => bram_bank1_reg_1472_1535_0_2_n_2,
      DOD => NLW_bram_bank1_reg_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1472_1535_0_2_i_1_n_0
    );
bram_bank1_reg_1472_1535_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[9]\,
      I1 => bram_bank10_out,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank1_reg_1472_1535_0_2_i_1_n_0
    );
bram_bank1_reg_1472_1535_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_1472_1535_3_5_n_0,
      DOB => bram_bank1_reg_1472_1535_3_5_n_1,
      DOC => bram_bank1_reg_1472_1535_3_5_n_2,
      DOD => NLW_bram_bank1_reg_1472_1535_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1472_1535_0_2_i_1_n_0
    );
bram_bank1_reg_1472_1535_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_1472_1535_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1472_1535_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1472_1535_0_2_i_1_n_0
    );
bram_bank1_reg_1472_1535_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_1472_1535_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1472_1535_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1472_1535_0_2_i_1_n_0
    );
bram_bank1_reg_1536_1599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_1536_1599_0_2_n_0,
      DOB => bram_bank1_reg_1536_1599_0_2_n_1,
      DOC => bram_bank1_reg_1536_1599_0_2_n_2,
      DOD => NLW_bram_bank1_reg_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1536_1599_0_2_i_1_n_0
    );
bram_bank1_reg_1536_1599_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[10]\,
      I1 => \wr_ptr_reg_n_0_[9]\,
      I2 => bram_bank10_out,
      I3 => bram_bank0_reg_1280_1343_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[11]\,
      I5 => \wr_ptr_reg_n_0_[8]\,
      O => bram_bank1_reg_1536_1599_0_2_i_1_n_0
    );
bram_bank1_reg_1536_1599_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_1536_1599_3_5_n_0,
      DOB => bram_bank1_reg_1536_1599_3_5_n_1,
      DOC => bram_bank1_reg_1536_1599_3_5_n_2,
      DOD => NLW_bram_bank1_reg_1536_1599_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1536_1599_0_2_i_1_n_0
    );
bram_bank1_reg_1536_1599_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_1536_1599_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1536_1599_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1536_1599_0_2_i_1_n_0
    );
bram_bank1_reg_1536_1599_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_1536_1599_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1536_1599_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1536_1599_0_2_i_1_n_0
    );
bram_bank1_reg_1600_1663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_1600_1663_0_2_n_0,
      DOB => bram_bank1_reg_1600_1663_0_2_n_1,
      DOC => bram_bank1_reg_1600_1663_0_2_n_2,
      DOD => NLW_bram_bank1_reg_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1600_1663_0_2_i_1_n_0
    );
bram_bank1_reg_1600_1663_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_1600_1663_0_2_i_2_n_0,
      I4 => bram_bank10_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank1_reg_1600_1663_0_2_i_1_n_0
    );
bram_bank1_reg_1600_1663_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_1600_1663_3_5_n_0,
      DOB => bram_bank1_reg_1600_1663_3_5_n_1,
      DOC => bram_bank1_reg_1600_1663_3_5_n_2,
      DOD => NLW_bram_bank1_reg_1600_1663_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1600_1663_0_2_i_1_n_0
    );
bram_bank1_reg_1600_1663_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_1600_1663_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1600_1663_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1600_1663_0_2_i_1_n_0
    );
bram_bank1_reg_1600_1663_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_1600_1663_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1600_1663_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1600_1663_0_2_i_1_n_0
    );
bram_bank1_reg_1664_1727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_1664_1727_0_2_n_0,
      DOB => bram_bank1_reg_1664_1727_0_2_n_1,
      DOC => bram_bank1_reg_1664_1727_0_2_n_2,
      DOD => NLW_bram_bank1_reg_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1664_1727_0_2_i_1_n_0
    );
bram_bank1_reg_1664_1727_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_1664_1727_0_2_i_2_n_0,
      I4 => bram_bank10_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank1_reg_1664_1727_0_2_i_1_n_0
    );
bram_bank1_reg_1664_1727_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_1664_1727_3_5_n_0,
      DOB => bram_bank1_reg_1664_1727_3_5_n_1,
      DOC => bram_bank1_reg_1664_1727_3_5_n_2,
      DOD => NLW_bram_bank1_reg_1664_1727_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1664_1727_0_2_i_1_n_0
    );
bram_bank1_reg_1664_1727_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_1664_1727_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1664_1727_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1664_1727_0_2_i_1_n_0
    );
bram_bank1_reg_1664_1727_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_1664_1727_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1664_1727_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1664_1727_0_2_i_1_n_0
    );
bram_bank1_reg_1728_1791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_1728_1791_0_2_n_0,
      DOB => bram_bank1_reg_1728_1791_0_2_n_1,
      DOC => bram_bank1_reg_1728_1791_0_2_n_2,
      DOD => NLW_bram_bank1_reg_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1728_1791_0_2_i_1_n_0
    );
bram_bank1_reg_1728_1791_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => bram_bank10_out,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank1_reg_1728_1791_0_2_i_1_n_0
    );
bram_bank1_reg_1728_1791_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_1728_1791_3_5_n_0,
      DOB => bram_bank1_reg_1728_1791_3_5_n_1,
      DOC => bram_bank1_reg_1728_1791_3_5_n_2,
      DOD => NLW_bram_bank1_reg_1728_1791_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1728_1791_0_2_i_1_n_0
    );
bram_bank1_reg_1728_1791_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_1728_1791_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1728_1791_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1728_1791_0_2_i_1_n_0
    );
bram_bank1_reg_1728_1791_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_1728_1791_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1728_1791_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1728_1791_0_2_i_1_n_0
    );
bram_bank1_reg_1792_1855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_1792_1855_0_2_n_0,
      DOB => bram_bank1_reg_1792_1855_0_2_n_1,
      DOC => bram_bank1_reg_1792_1855_0_2_n_2,
      DOD => NLW_bram_bank1_reg_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1792_1855_0_2_i_1_n_0
    );
bram_bank1_reg_1792_1855_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_1792_1855_0_2_i_2_n_0,
      I4 => bram_bank10_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank1_reg_1792_1855_0_2_i_1_n_0
    );
bram_bank1_reg_1792_1855_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_1792_1855_3_5_n_0,
      DOB => bram_bank1_reg_1792_1855_3_5_n_1,
      DOC => bram_bank1_reg_1792_1855_3_5_n_2,
      DOD => NLW_bram_bank1_reg_1792_1855_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1792_1855_0_2_i_1_n_0
    );
bram_bank1_reg_1792_1855_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_1792_1855_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1792_1855_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1792_1855_0_2_i_1_n_0
    );
bram_bank1_reg_1792_1855_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_1792_1855_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1792_1855_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1792_1855_0_2_i_1_n_0
    );
bram_bank1_reg_1856_1919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_1856_1919_0_2_n_0,
      DOB => bram_bank1_reg_1856_1919_0_2_n_1,
      DOC => bram_bank1_reg_1856_1919_0_2_n_2,
      DOD => NLW_bram_bank1_reg_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1856_1919_0_2_i_1_n_0
    );
bram_bank1_reg_1856_1919_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => bram_bank10_out,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_832_895_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank1_reg_1856_1919_0_2_i_1_n_0
    );
bram_bank1_reg_1856_1919_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_1856_1919_3_5_n_0,
      DOB => bram_bank1_reg_1856_1919_3_5_n_1,
      DOC => bram_bank1_reg_1856_1919_3_5_n_2,
      DOD => NLW_bram_bank1_reg_1856_1919_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1856_1919_0_2_i_1_n_0
    );
bram_bank1_reg_1856_1919_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_1856_1919_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1856_1919_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1856_1919_0_2_i_1_n_0
    );
bram_bank1_reg_1856_1919_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_1856_1919_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1856_1919_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1856_1919_0_2_i_1_n_0
    );
bram_bank1_reg_1920_1983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_1920_1983_0_2_n_0,
      DOB => bram_bank1_reg_1920_1983_0_2_n_1,
      DOC => bram_bank1_reg_1920_1983_0_2_n_2,
      DOD => NLW_bram_bank1_reg_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1920_1983_0_2_i_1_n_0
    );
bram_bank1_reg_1920_1983_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => bram_bank10_out,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_896_959_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank1_reg_1920_1983_0_2_i_1_n_0
    );
bram_bank1_reg_1920_1983_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_1920_1983_3_5_n_0,
      DOB => bram_bank1_reg_1920_1983_3_5_n_1,
      DOC => bram_bank1_reg_1920_1983_3_5_n_2,
      DOD => NLW_bram_bank1_reg_1920_1983_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1920_1983_0_2_i_1_n_0
    );
bram_bank1_reg_1920_1983_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_1920_1983_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1920_1983_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1920_1983_0_2_i_1_n_0
    );
bram_bank1_reg_1920_1983_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_1920_1983_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1920_1983_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1920_1983_0_2_i_1_n_0
    );
bram_bank1_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_192_255_0_2_n_0,
      DOB => bram_bank1_reg_192_255_0_2_n_1,
      DOC => bram_bank1_reg_192_255_0_2_n_2,
      DOD => NLW_bram_bank1_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_192_255_0_2_i_1_n_0
    );
bram_bank1_reg_192_255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => bram_bank10_out,
      I3 => \wr_ptr_reg[9]_rep_n_0\,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank1_reg_192_255_0_2_i_1_n_0
    );
bram_bank1_reg_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_192_255_3_5_n_0,
      DOB => bram_bank1_reg_192_255_3_5_n_1,
      DOC => bram_bank1_reg_192_255_3_5_n_2,
      DOD => NLW_bram_bank1_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_192_255_0_2_i_1_n_0
    );
bram_bank1_reg_192_255_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_192_255_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_192_255_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_192_255_0_2_i_1_n_0
    );
bram_bank1_reg_192_255_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_192_255_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_192_255_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_192_255_0_2_i_1_n_0
    );
bram_bank1_reg_1984_2047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_1984_2047_0_2_n_0,
      DOB => bram_bank1_reg_1984_2047_0_2_n_1,
      DOC => bram_bank1_reg_1984_2047_0_2_n_2,
      DOD => NLW_bram_bank1_reg_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1984_2047_0_2_i_1_n_0
    );
bram_bank1_reg_1984_2047_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => bram_bank10_out,
      I1 => \wr_ptr_reg_n_0_[10]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg_n_0_[9]\,
      O => bram_bank1_reg_1984_2047_0_2_i_1_n_0
    );
bram_bank1_reg_1984_2047_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_1984_2047_3_5_n_0,
      DOB => bram_bank1_reg_1984_2047_3_5_n_1,
      DOC => bram_bank1_reg_1984_2047_3_5_n_2,
      DOD => NLW_bram_bank1_reg_1984_2047_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1984_2047_0_2_i_1_n_0
    );
bram_bank1_reg_1984_2047_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_1984_2047_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1984_2047_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1984_2047_0_2_i_1_n_0
    );
bram_bank1_reg_1984_2047_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_1984_2047_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_1984_2047_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_1984_2047_0_2_i_1_n_0
    );
bram_bank1_reg_2048_2111_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_2048_2111_0_2_n_0,
      DOB => bram_bank1_reg_2048_2111_0_2_n_1,
      DOC => bram_bank1_reg_2048_2111_0_2_n_2,
      DOD => NLW_bram_bank1_reg_2048_2111_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2048_2111_0_2_i_1_n_0
    );
bram_bank1_reg_2048_2111_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => bram_bank10_out,
      I3 => bram_bank0_reg_0_63_0_2_i_3_n_0,
      O => bram_bank1_reg_2048_2111_0_2_i_1_n_0
    );
bram_bank1_reg_2048_2111_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_2048_2111_3_5_n_0,
      DOB => bram_bank1_reg_2048_2111_3_5_n_1,
      DOC => bram_bank1_reg_2048_2111_3_5_n_2,
      DOD => NLW_bram_bank1_reg_2048_2111_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2048_2111_0_2_i_1_n_0
    );
bram_bank1_reg_2048_2111_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_2048_2111_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2048_2111_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2048_2111_0_2_i_1_n_0
    );
bram_bank1_reg_2048_2111_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_2048_2111_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2048_2111_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2048_2111_0_2_i_1_n_0
    );
bram_bank1_reg_2112_2175_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_2112_2175_0_2_n_0,
      DOB => bram_bank1_reg_2112_2175_0_2_n_1,
      DOC => bram_bank1_reg_2112_2175_0_2_n_2,
      DOD => NLW_bram_bank1_reg_2112_2175_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2112_2175_0_2_i_1_n_0
    );
bram_bank1_reg_2112_2175_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => bram_bank10_out,
      I3 => bram_bank0_reg_64_127_0_2_i_2_n_0,
      O => bram_bank1_reg_2112_2175_0_2_i_1_n_0
    );
bram_bank1_reg_2112_2175_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_2112_2175_3_5_n_0,
      DOB => bram_bank1_reg_2112_2175_3_5_n_1,
      DOC => bram_bank1_reg_2112_2175_3_5_n_2,
      DOD => NLW_bram_bank1_reg_2112_2175_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2112_2175_0_2_i_1_n_0
    );
bram_bank1_reg_2112_2175_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_2112_2175_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2112_2175_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2112_2175_0_2_i_1_n_0
    );
bram_bank1_reg_2112_2175_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_2112_2175_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2112_2175_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2112_2175_0_2_i_1_n_0
    );
bram_bank1_reg_2176_2239_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_2176_2239_0_2_n_0,
      DOB => bram_bank1_reg_2176_2239_0_2_n_1,
      DOC => bram_bank1_reg_2176_2239_0_2_n_2,
      DOD => NLW_bram_bank1_reg_2176_2239_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2176_2239_0_2_i_1_n_0
    );
bram_bank1_reg_2176_2239_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => bram_bank10_out,
      I3 => bram_bank0_reg_128_191_0_2_i_2_n_0,
      O => bram_bank1_reg_2176_2239_0_2_i_1_n_0
    );
bram_bank1_reg_2176_2239_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_2176_2239_3_5_n_0,
      DOB => bram_bank1_reg_2176_2239_3_5_n_1,
      DOC => bram_bank1_reg_2176_2239_3_5_n_2,
      DOD => NLW_bram_bank1_reg_2176_2239_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2176_2239_0_2_i_1_n_0
    );
bram_bank1_reg_2176_2239_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_2176_2239_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2176_2239_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2176_2239_0_2_i_1_n_0
    );
bram_bank1_reg_2176_2239_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_2176_2239_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2176_2239_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2176_2239_0_2_i_1_n_0
    );
bram_bank1_reg_2240_2303_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_2240_2303_0_2_n_0,
      DOB => bram_bank1_reg_2240_2303_0_2_n_1,
      DOC => bram_bank1_reg_2240_2303_0_2_n_2,
      DOD => NLW_bram_bank1_reg_2240_2303_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2240_2303_0_2_i_1_n_0
    );
bram_bank1_reg_2240_2303_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg_n_0_[7]\,
      I5 => bram_bank1_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank1_reg_2240_2303_0_2_i_1_n_0
    );
bram_bank1_reg_2240_2303_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => bram_bank10_out,
      I1 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank1_reg_2240_2303_0_2_i_2_n_0
    );
bram_bank1_reg_2240_2303_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_2240_2303_3_5_n_0,
      DOB => bram_bank1_reg_2240_2303_3_5_n_1,
      DOC => bram_bank1_reg_2240_2303_3_5_n_2,
      DOD => NLW_bram_bank1_reg_2240_2303_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2240_2303_0_2_i_1_n_0
    );
bram_bank1_reg_2240_2303_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_2240_2303_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2240_2303_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2240_2303_0_2_i_1_n_0
    );
bram_bank1_reg_2240_2303_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_2240_2303_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2240_2303_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2240_2303_0_2_i_1_n_0
    );
bram_bank1_reg_2304_2367_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_2304_2367_0_2_n_0,
      DOB => bram_bank1_reg_2304_2367_0_2_n_1,
      DOC => bram_bank1_reg_2304_2367_0_2_n_2,
      DOD => NLW_bram_bank1_reg_2304_2367_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2304_2367_0_2_i_1_n_0
    );
bram_bank1_reg_2304_2367_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => bram_bank10_out,
      I3 => bram_bank0_reg_256_319_0_2_i_2_n_0,
      O => bram_bank1_reg_2304_2367_0_2_i_1_n_0
    );
bram_bank1_reg_2304_2367_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_2304_2367_3_5_n_0,
      DOB => bram_bank1_reg_2304_2367_3_5_n_1,
      DOC => bram_bank1_reg_2304_2367_3_5_n_2,
      DOD => NLW_bram_bank1_reg_2304_2367_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2304_2367_0_2_i_1_n_0
    );
bram_bank1_reg_2304_2367_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_2304_2367_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2304_2367_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2304_2367_0_2_i_1_n_0
    );
bram_bank1_reg_2304_2367_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_2304_2367_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2304_2367_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2304_2367_0_2_i_1_n_0
    );
bram_bank1_reg_2368_2431_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_2368_2431_0_2_n_0,
      DOB => bram_bank1_reg_2368_2431_0_2_n_1,
      DOC => bram_bank1_reg_2368_2431_0_2_n_2,
      DOD => NLW_bram_bank1_reg_2368_2431_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2368_2431_0_2_i_1_n_0
    );
bram_bank1_reg_2368_2431_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => bram_bank1_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank1_reg_2368_2431_0_2_i_1_n_0
    );
bram_bank1_reg_2368_2431_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_2368_2431_3_5_n_0,
      DOB => bram_bank1_reg_2368_2431_3_5_n_1,
      DOC => bram_bank1_reg_2368_2431_3_5_n_2,
      DOD => NLW_bram_bank1_reg_2368_2431_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2368_2431_0_2_i_1_n_0
    );
bram_bank1_reg_2368_2431_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_2368_2431_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2368_2431_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2368_2431_0_2_i_1_n_0
    );
bram_bank1_reg_2368_2431_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_2368_2431_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2368_2431_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2368_2431_0_2_i_1_n_0
    );
bram_bank1_reg_2432_2495_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_2432_2495_0_2_n_0,
      DOB => bram_bank1_reg_2432_2495_0_2_n_1,
      DOC => bram_bank1_reg_2432_2495_0_2_n_2,
      DOD => NLW_bram_bank1_reg_2432_2495_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2432_2495_0_2_i_1_n_0
    );
bram_bank1_reg_2432_2495_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => bram_bank1_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank1_reg_2432_2495_0_2_i_1_n_0
    );
bram_bank1_reg_2432_2495_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_2432_2495_3_5_n_0,
      DOB => bram_bank1_reg_2432_2495_3_5_n_1,
      DOC => bram_bank1_reg_2432_2495_3_5_n_2,
      DOD => NLW_bram_bank1_reg_2432_2495_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2432_2495_0_2_i_1_n_0
    );
bram_bank1_reg_2432_2495_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_2432_2495_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2432_2495_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2432_2495_0_2_i_1_n_0
    );
bram_bank1_reg_2432_2495_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_2432_2495_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2432_2495_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2432_2495_0_2_i_1_n_0
    );
bram_bank1_reg_2496_2559_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_2496_2559_0_2_n_0,
      DOB => bram_bank1_reg_2496_2559_0_2_n_1,
      DOC => bram_bank1_reg_2496_2559_0_2_n_2,
      DOD => NLW_bram_bank1_reg_2496_2559_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2496_2559_0_2_i_1_n_0
    );
bram_bank1_reg_2496_2559_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => bram_bank10_out,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank1_reg_2496_2559_0_2_i_1_n_0
    );
bram_bank1_reg_2496_2559_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_2496_2559_3_5_n_0,
      DOB => bram_bank1_reg_2496_2559_3_5_n_1,
      DOC => bram_bank1_reg_2496_2559_3_5_n_2,
      DOD => NLW_bram_bank1_reg_2496_2559_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2496_2559_0_2_i_1_n_0
    );
bram_bank1_reg_2496_2559_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_2496_2559_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2496_2559_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2496_2559_0_2_i_1_n_0
    );
bram_bank1_reg_2496_2559_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_2496_2559_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2496_2559_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2496_2559_0_2_i_1_n_0
    );
bram_bank1_reg_2560_2623_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_2560_2623_0_2_n_0,
      DOB => bram_bank1_reg_2560_2623_0_2_n_1,
      DOC => bram_bank1_reg_2560_2623_0_2_n_2,
      DOD => NLW_bram_bank1_reg_2560_2623_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2560_2623_0_2_i_1_n_0
    );
bram_bank1_reg_2560_2623_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => bram_bank10_out,
      I3 => bram_bank0_reg_512_575_0_2_i_2_n_0,
      O => bram_bank1_reg_2560_2623_0_2_i_1_n_0
    );
bram_bank1_reg_2560_2623_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_2560_2623_3_5_n_0,
      DOB => bram_bank1_reg_2560_2623_3_5_n_1,
      DOC => bram_bank1_reg_2560_2623_3_5_n_2,
      DOD => NLW_bram_bank1_reg_2560_2623_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2560_2623_0_2_i_1_n_0
    );
bram_bank1_reg_2560_2623_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_2560_2623_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2560_2623_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2560_2623_0_2_i_1_n_0
    );
bram_bank1_reg_2560_2623_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_2560_2623_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2560_2623_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2560_2623_0_2_i_1_n_0
    );
bram_bank1_reg_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_256_319_0_2_n_0,
      DOB => bram_bank1_reg_256_319_0_2_n_1,
      DOC => bram_bank1_reg_256_319_0_2_n_2,
      DOD => NLW_bram_bank1_reg_256_319_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_256_319_0_2_i_1_n_0
    );
bram_bank1_reg_256_319_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      I2 => bram_bank10_out,
      I3 => bram_bank0_reg_256_319_0_2_i_2_n_0,
      O => bram_bank1_reg_256_319_0_2_i_1_n_0
    );
bram_bank1_reg_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_256_319_3_5_n_0,
      DOB => bram_bank1_reg_256_319_3_5_n_1,
      DOC => bram_bank1_reg_256_319_3_5_n_2,
      DOD => NLW_bram_bank1_reg_256_319_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_256_319_0_2_i_1_n_0
    );
bram_bank1_reg_256_319_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_256_319_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_256_319_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_256_319_0_2_i_1_n_0
    );
bram_bank1_reg_256_319_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_256_319_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_256_319_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_256_319_0_2_i_1_n_0
    );
bram_bank1_reg_2624_2687_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_2624_2687_0_2_n_0,
      DOB => bram_bank1_reg_2624_2687_0_2_n_1,
      DOC => bram_bank1_reg_2624_2687_0_2_n_2,
      DOD => NLW_bram_bank1_reg_2624_2687_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2624_2687_0_2_i_1_n_0
    );
bram_bank1_reg_2624_2687_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => bram_bank1_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank1_reg_2624_2687_0_2_i_1_n_0
    );
bram_bank1_reg_2624_2687_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_2624_2687_3_5_n_0,
      DOB => bram_bank1_reg_2624_2687_3_5_n_1,
      DOC => bram_bank1_reg_2624_2687_3_5_n_2,
      DOD => NLW_bram_bank1_reg_2624_2687_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2624_2687_0_2_i_1_n_0
    );
bram_bank1_reg_2624_2687_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_2624_2687_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2624_2687_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2624_2687_0_2_i_1_n_0
    );
bram_bank1_reg_2624_2687_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_2624_2687_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2624_2687_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2624_2687_0_2_i_1_n_0
    );
bram_bank1_reg_2688_2751_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_2688_2751_0_2_n_0,
      DOB => bram_bank1_reg_2688_2751_0_2_n_1,
      DOC => bram_bank1_reg_2688_2751_0_2_n_2,
      DOD => NLW_bram_bank1_reg_2688_2751_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2688_2751_0_2_i_1_n_0
    );
bram_bank1_reg_2688_2751_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => bram_bank1_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank1_reg_2688_2751_0_2_i_1_n_0
    );
bram_bank1_reg_2688_2751_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_2688_2751_3_5_n_0,
      DOB => bram_bank1_reg_2688_2751_3_5_n_1,
      DOC => bram_bank1_reg_2688_2751_3_5_n_2,
      DOD => NLW_bram_bank1_reg_2688_2751_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2688_2751_0_2_i_1_n_0
    );
bram_bank1_reg_2688_2751_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_2688_2751_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2688_2751_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2688_2751_0_2_i_1_n_0
    );
bram_bank1_reg_2688_2751_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_2688_2751_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2688_2751_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2688_2751_0_2_i_1_n_0
    );
bram_bank1_reg_2752_2815_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_2752_2815_0_2_n_0,
      DOB => bram_bank1_reg_2752_2815_0_2_n_1,
      DOC => bram_bank1_reg_2752_2815_0_2_n_2,
      DOD => NLW_bram_bank1_reg_2752_2815_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2752_2815_0_2_i_1_n_0
    );
bram_bank1_reg_2752_2815_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => bram_bank10_out,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank1_reg_2752_2815_0_2_i_1_n_0
    );
bram_bank1_reg_2752_2815_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_2752_2815_3_5_n_0,
      DOB => bram_bank1_reg_2752_2815_3_5_n_1,
      DOC => bram_bank1_reg_2752_2815_3_5_n_2,
      DOD => NLW_bram_bank1_reg_2752_2815_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2752_2815_0_2_i_1_n_0
    );
bram_bank1_reg_2752_2815_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_2752_2815_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2752_2815_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2752_2815_0_2_i_1_n_0
    );
bram_bank1_reg_2752_2815_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_2752_2815_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2752_2815_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2752_2815_0_2_i_1_n_0
    );
bram_bank1_reg_2816_2879_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_2816_2879_0_2_n_0,
      DOB => bram_bank1_reg_2816_2879_0_2_n_1,
      DOC => bram_bank1_reg_2816_2879_0_2_n_2,
      DOD => NLW_bram_bank1_reg_2816_2879_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2816_2879_0_2_i_1_n_0
    );
bram_bank1_reg_2816_2879_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => bram_bank1_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank1_reg_2816_2879_0_2_i_1_n_0
    );
bram_bank1_reg_2816_2879_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_2816_2879_3_5_n_0,
      DOB => bram_bank1_reg_2816_2879_3_5_n_1,
      DOC => bram_bank1_reg_2816_2879_3_5_n_2,
      DOD => NLW_bram_bank1_reg_2816_2879_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2816_2879_0_2_i_1_n_0
    );
bram_bank1_reg_2816_2879_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_2816_2879_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2816_2879_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2816_2879_0_2_i_1_n_0
    );
bram_bank1_reg_2816_2879_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_2816_2879_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2816_2879_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2816_2879_0_2_i_1_n_0
    );
bram_bank1_reg_2880_2943_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_2880_2943_0_2_n_0,
      DOB => bram_bank1_reg_2880_2943_0_2_n_1,
      DOC => bram_bank1_reg_2880_2943_0_2_n_2,
      DOD => NLW_bram_bank1_reg_2880_2943_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2880_2943_0_2_i_1_n_0
    );
bram_bank1_reg_2880_2943_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => bram_bank10_out,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => bram_bank0_reg_832_895_0_2_i_2_n_0,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank1_reg_2880_2943_0_2_i_1_n_0
    );
bram_bank1_reg_2880_2943_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_2880_2943_3_5_n_0,
      DOB => bram_bank1_reg_2880_2943_3_5_n_1,
      DOC => bram_bank1_reg_2880_2943_3_5_n_2,
      DOD => NLW_bram_bank1_reg_2880_2943_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2880_2943_0_2_i_1_n_0
    );
bram_bank1_reg_2880_2943_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_2880_2943_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2880_2943_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2880_2943_0_2_i_1_n_0
    );
bram_bank1_reg_2880_2943_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_2880_2943_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2880_2943_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2880_2943_0_2_i_1_n_0
    );
bram_bank1_reg_2944_3007_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_2944_3007_0_2_n_0,
      DOB => bram_bank1_reg_2944_3007_0_2_n_1,
      DOC => bram_bank1_reg_2944_3007_0_2_n_2,
      DOD => NLW_bram_bank1_reg_2944_3007_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2944_3007_0_2_i_1_n_0
    );
bram_bank1_reg_2944_3007_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => bram_bank10_out,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => bram_bank0_reg_896_959_0_2_i_2_n_0,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank1_reg_2944_3007_0_2_i_1_n_0
    );
bram_bank1_reg_2944_3007_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__7_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_2944_3007_3_5_n_0,
      DOB => bram_bank1_reg_2944_3007_3_5_n_1,
      DOC => bram_bank1_reg_2944_3007_3_5_n_2,
      DOD => NLW_bram_bank1_reg_2944_3007_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2944_3007_0_2_i_1_n_0
    );
bram_bank1_reg_2944_3007_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_2944_3007_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2944_3007_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2944_3007_0_2_i_1_n_0
    );
bram_bank1_reg_2944_3007_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_2944_3007_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_2944_3007_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_2944_3007_0_2_i_1_n_0
    );
bram_bank1_reg_3008_3071_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_3008_3071_0_2_n_0,
      DOB => bram_bank1_reg_3008_3071_0_2_n_1,
      DOC => bram_bank1_reg_3008_3071_0_2_n_2,
      DOD => NLW_bram_bank1_reg_3008_3071_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3008_3071_0_2_i_1_n_0
    );
bram_bank1_reg_3008_3071_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => bram_bank1_reg_2240_2303_0_2_i_2_n_0,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[6]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank1_reg_3008_3071_0_2_i_1_n_0
    );
bram_bank1_reg_3008_3071_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__7_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_3008_3071_3_5_n_0,
      DOB => bram_bank1_reg_3008_3071_3_5_n_1,
      DOC => bram_bank1_reg_3008_3071_3_5_n_2,
      DOD => NLW_bram_bank1_reg_3008_3071_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3008_3071_0_2_i_1_n_0
    );
bram_bank1_reg_3008_3071_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_3008_3071_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3008_3071_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3008_3071_0_2_i_1_n_0
    );
bram_bank1_reg_3008_3071_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_3008_3071_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3008_3071_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3008_3071_0_2_i_1_n_0
    );
bram_bank1_reg_3072_3135_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_3072_3135_0_2_n_0,
      DOB => bram_bank1_reg_3072_3135_0_2_n_1,
      DOC => bram_bank1_reg_3072_3135_0_2_n_2,
      DOD => NLW_bram_bank1_reg_3072_3135_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3072_3135_0_2_i_1_n_0
    );
bram_bank1_reg_3072_3135_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg_n_0_[10]\,
      I2 => bram_bank10_out,
      I3 => bram_bank0_reg_0_63_0_2_i_3_n_0,
      O => bram_bank1_reg_3072_3135_0_2_i_1_n_0
    );
bram_bank1_reg_3072_3135_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__7_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_3072_3135_3_5_n_0,
      DOB => bram_bank1_reg_3072_3135_3_5_n_1,
      DOC => bram_bank1_reg_3072_3135_3_5_n_2,
      DOD => NLW_bram_bank1_reg_3072_3135_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3072_3135_0_2_i_1_n_0
    );
bram_bank1_reg_3072_3135_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_3072_3135_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3072_3135_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3072_3135_0_2_i_1_n_0
    );
bram_bank1_reg_3072_3135_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_3072_3135_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3072_3135_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3072_3135_0_2_i_1_n_0
    );
bram_bank1_reg_3136_3199_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_3136_3199_0_2_n_0,
      DOB => bram_bank1_reg_3136_3199_0_2_n_1,
      DOC => bram_bank1_reg_3136_3199_0_2_n_2,
      DOD => NLW_bram_bank1_reg_3136_3199_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3136_3199_0_2_i_1_n_0
    );
bram_bank1_reg_3136_3199_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg[9]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => bram_bank1_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank1_reg_3136_3199_0_2_i_1_n_0
    );
bram_bank1_reg_3136_3199_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__7_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_3136_3199_3_5_n_0,
      DOB => bram_bank1_reg_3136_3199_3_5_n_1,
      DOC => bram_bank1_reg_3136_3199_3_5_n_2,
      DOD => NLW_bram_bank1_reg_3136_3199_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3136_3199_0_2_i_1_n_0
    );
bram_bank1_reg_3136_3199_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_3136_3199_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3136_3199_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3136_3199_0_2_i_1_n_0
    );
bram_bank1_reg_3136_3199_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_3136_3199_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3136_3199_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3136_3199_0_2_i_1_n_0
    );
bram_bank1_reg_3200_3263_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_3200_3263_0_2_n_0,
      DOB => bram_bank1_reg_3200_3263_0_2_n_1,
      DOC => bram_bank1_reg_3200_3263_0_2_n_2,
      DOD => NLW_bram_bank1_reg_3200_3263_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3200_3263_0_2_i_1_n_0
    );
bram_bank1_reg_3200_3263_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg[9]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => bram_bank1_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank1_reg_3200_3263_0_2_i_1_n_0
    );
bram_bank1_reg_3200_3263_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__7_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_3200_3263_3_5_n_0,
      DOB => bram_bank1_reg_3200_3263_3_5_n_1,
      DOC => bram_bank1_reg_3200_3263_3_5_n_2,
      DOD => NLW_bram_bank1_reg_3200_3263_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3200_3263_0_2_i_1_n_0
    );
bram_bank1_reg_3200_3263_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_3200_3263_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3200_3263_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3200_3263_0_2_i_1_n_0
    );
bram_bank1_reg_3200_3263_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_3200_3263_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3200_3263_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3200_3263_0_2_i_1_n_0
    );
bram_bank1_reg_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_320_383_0_2_n_0,
      DOB => bram_bank1_reg_320_383_0_2_n_1,
      DOC => bram_bank1_reg_320_383_0_2_n_2,
      DOD => NLW_bram_bank1_reg_320_383_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_320_383_0_2_i_1_n_0
    );
bram_bank1_reg_320_383_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => bram_bank10_out,
      I3 => \wr_ptr_reg[9]_rep_n_0\,
      I4 => \wr_ptr_reg_n_0_[7]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank1_reg_320_383_0_2_i_1_n_0
    );
bram_bank1_reg_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_320_383_3_5_n_0,
      DOB => bram_bank1_reg_320_383_3_5_n_1,
      DOC => bram_bank1_reg_320_383_3_5_n_2,
      DOD => NLW_bram_bank1_reg_320_383_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_320_383_0_2_i_1_n_0
    );
bram_bank1_reg_320_383_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_320_383_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_320_383_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_320_383_0_2_i_1_n_0
    );
bram_bank1_reg_320_383_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_320_383_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_320_383_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_320_383_0_2_i_1_n_0
    );
bram_bank1_reg_3264_3327_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_3264_3327_0_2_n_0,
      DOB => bram_bank1_reg_3264_3327_0_2_n_1,
      DOC => bram_bank1_reg_3264_3327_0_2_n_2,
      DOD => NLW_bram_bank1_reg_3264_3327_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3264_3327_0_2_i_1_n_0
    );
bram_bank1_reg_3264_3327_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => bram_bank10_out,
      I2 => \wr_ptr_reg[9]_rep_n_0\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank1_reg_3264_3327_0_2_i_1_n_0
    );
bram_bank1_reg_3264_3327_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__7_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_3264_3327_3_5_n_0,
      DOB => bram_bank1_reg_3264_3327_3_5_n_1,
      DOC => bram_bank1_reg_3264_3327_3_5_n_2,
      DOD => NLW_bram_bank1_reg_3264_3327_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3264_3327_0_2_i_1_n_0
    );
bram_bank1_reg_3264_3327_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_3264_3327_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3264_3327_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3264_3327_0_2_i_1_n_0
    );
bram_bank1_reg_3264_3327_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_3264_3327_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3264_3327_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3264_3327_0_2_i_1_n_0
    );
bram_bank1_reg_3328_3391_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_3328_3391_0_2_n_0,
      DOB => bram_bank1_reg_3328_3391_0_2_n_1,
      DOC => bram_bank1_reg_3328_3391_0_2_n_2,
      DOD => NLW_bram_bank1_reg_3328_3391_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3328_3391_0_2_i_1_n_0
    );
bram_bank1_reg_3328_3391_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg_n_0_[9]\,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => bram_bank1_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank1_reg_3328_3391_0_2_i_1_n_0
    );
bram_bank1_reg_3328_3391_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__7_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_3328_3391_3_5_n_0,
      DOB => bram_bank1_reg_3328_3391_3_5_n_1,
      DOC => bram_bank1_reg_3328_3391_3_5_n_2,
      DOD => NLW_bram_bank1_reg_3328_3391_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3328_3391_0_2_i_1_n_0
    );
bram_bank1_reg_3328_3391_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_3328_3391_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3328_3391_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3328_3391_0_2_i_1_n_0
    );
bram_bank1_reg_3328_3391_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_3328_3391_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3328_3391_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3328_3391_0_2_i_1_n_0
    );
bram_bank1_reg_3392_3455_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_3392_3455_0_2_n_0,
      DOB => bram_bank1_reg_3392_3455_0_2_n_1,
      DOC => bram_bank1_reg_3392_3455_0_2_n_2,
      DOD => NLW_bram_bank1_reg_3392_3455_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3392_3455_0_2_i_1_n_0
    );
bram_bank1_reg_3392_3455_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => bram_bank10_out,
      I2 => \wr_ptr_reg_n_0_[9]\,
      I3 => bram_bank0_reg_832_895_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank1_reg_3392_3455_0_2_i_1_n_0
    );
bram_bank1_reg_3392_3455_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__7_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_3392_3455_3_5_n_0,
      DOB => bram_bank1_reg_3392_3455_3_5_n_1,
      DOC => bram_bank1_reg_3392_3455_3_5_n_2,
      DOD => NLW_bram_bank1_reg_3392_3455_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3392_3455_0_2_i_1_n_0
    );
bram_bank1_reg_3392_3455_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_3392_3455_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3392_3455_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3392_3455_0_2_i_1_n_0
    );
bram_bank1_reg_3392_3455_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_3392_3455_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3392_3455_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3392_3455_0_2_i_1_n_0
    );
bram_bank1_reg_3456_3519_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_3456_3519_0_2_n_0,
      DOB => bram_bank1_reg_3456_3519_0_2_n_1,
      DOC => bram_bank1_reg_3456_3519_0_2_n_2,
      DOD => NLW_bram_bank1_reg_3456_3519_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3456_3519_0_2_i_1_n_0
    );
bram_bank1_reg_3456_3519_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => bram_bank10_out,
      I2 => \wr_ptr_reg_n_0_[9]\,
      I3 => bram_bank0_reg_896_959_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank1_reg_3456_3519_0_2_i_1_n_0
    );
bram_bank1_reg_3456_3519_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__7_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_3456_3519_3_5_n_0,
      DOB => bram_bank1_reg_3456_3519_3_5_n_1,
      DOC => bram_bank1_reg_3456_3519_3_5_n_2,
      DOD => NLW_bram_bank1_reg_3456_3519_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3456_3519_0_2_i_1_n_0
    );
bram_bank1_reg_3456_3519_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_3456_3519_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3456_3519_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3456_3519_0_2_i_1_n_0
    );
bram_bank1_reg_3456_3519_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_3456_3519_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3456_3519_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3456_3519_0_2_i_1_n_0
    );
bram_bank1_reg_3520_3583_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_3520_3583_0_2_n_0,
      DOB => bram_bank1_reg_3520_3583_0_2_n_1,
      DOC => bram_bank1_reg_3520_3583_0_2_n_2,
      DOD => NLW_bram_bank1_reg_3520_3583_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3520_3583_0_2_i_1_n_0
    );
bram_bank1_reg_3520_3583_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => bram_bank1_reg_2240_2303_0_2_i_2_n_0,
      I1 => \wr_ptr_reg_n_0_[9]\,
      I2 => \wr_ptr_reg_n_0_[6]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank1_reg_3520_3583_0_2_i_1_n_0
    );
bram_bank1_reg_3520_3583_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__7_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_3520_3583_3_5_n_0,
      DOB => bram_bank1_reg_3520_3583_3_5_n_1,
      DOC => bram_bank1_reg_3520_3583_3_5_n_2,
      DOD => NLW_bram_bank1_reg_3520_3583_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3520_3583_0_2_i_1_n_0
    );
bram_bank1_reg_3520_3583_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_3520_3583_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3520_3583_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3520_3583_0_2_i_1_n_0
    );
bram_bank1_reg_3520_3583_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_3520_3583_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3520_3583_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3520_3583_0_2_i_1_n_0
    );
bram_bank1_reg_3584_3647_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_3584_3647_0_2_n_0,
      DOB => bram_bank1_reg_3584_3647_0_2_n_1,
      DOC => bram_bank1_reg_3584_3647_0_2_n_2,
      DOD => NLW_bram_bank1_reg_3584_3647_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3584_3647_0_2_i_1_n_0
    );
bram_bank1_reg_3584_3647_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg_n_0_[8]\,
      I3 => \wr_ptr_reg_n_0_[9]\,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => bram_bank1_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank1_reg_3584_3647_0_2_i_1_n_0
    );
bram_bank1_reg_3584_3647_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__7_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_3584_3647_3_5_n_0,
      DOB => bram_bank1_reg_3584_3647_3_5_n_1,
      DOC => bram_bank1_reg_3584_3647_3_5_n_2,
      DOD => NLW_bram_bank1_reg_3584_3647_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3584_3647_0_2_i_1_n_0
    );
bram_bank1_reg_3584_3647_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_3584_3647_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3584_3647_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3584_3647_0_2_i_1_n_0
    );
bram_bank1_reg_3584_3647_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_3584_3647_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3584_3647_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3584_3647_0_2_i_1_n_0
    );
bram_bank1_reg_3648_3711_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_3648_3711_0_2_n_0,
      DOB => bram_bank1_reg_3648_3711_0_2_n_1,
      DOC => bram_bank1_reg_3648_3711_0_2_n_2,
      DOD => NLW_bram_bank1_reg_3648_3711_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3648_3711_0_2_i_1_n_0
    );
bram_bank1_reg_3648_3711_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => bram_bank10_out,
      I2 => \wr_ptr_reg_n_0_[8]\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => bram_bank0_reg_3648_3711_0_2_i_2_n_0,
      O => bram_bank1_reg_3648_3711_0_2_i_1_n_0
    );
bram_bank1_reg_3648_3711_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__7_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_3648_3711_3_5_n_0,
      DOB => bram_bank1_reg_3648_3711_3_5_n_1,
      DOC => bram_bank1_reg_3648_3711_3_5_n_2,
      DOD => NLW_bram_bank1_reg_3648_3711_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3648_3711_0_2_i_1_n_0
    );
bram_bank1_reg_3648_3711_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_3648_3711_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3648_3711_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3648_3711_0_2_i_1_n_0
    );
bram_bank1_reg_3648_3711_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_3648_3711_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3648_3711_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3648_3711_0_2_i_1_n_0
    );
bram_bank1_reg_3712_3775_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_3712_3775_0_2_n_0,
      DOB => bram_bank1_reg_3712_3775_0_2_n_1,
      DOC => bram_bank1_reg_3712_3775_0_2_n_2,
      DOD => NLW_bram_bank1_reg_3712_3775_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3712_3775_0_2_i_1_n_0
    );
bram_bank1_reg_3712_3775_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => bram_bank10_out,
      I2 => \wr_ptr_reg_n_0_[8]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => bram_bank0_reg_3648_3711_0_2_i_2_n_0,
      O => bram_bank1_reg_3712_3775_0_2_i_1_n_0
    );
bram_bank1_reg_3712_3775_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__7_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_3712_3775_3_5_n_0,
      DOB => bram_bank1_reg_3712_3775_3_5_n_1,
      DOC => bram_bank1_reg_3712_3775_3_5_n_2,
      DOD => NLW_bram_bank1_reg_3712_3775_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3712_3775_0_2_i_1_n_0
    );
bram_bank1_reg_3712_3775_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_3712_3775_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3712_3775_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3712_3775_0_2_i_1_n_0
    );
bram_bank1_reg_3712_3775_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_3712_3775_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3712_3775_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3712_3775_0_2_i_1_n_0
    );
bram_bank1_reg_3776_3839_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_3776_3839_0_2_n_0,
      DOB => bram_bank1_reg_3776_3839_0_2_n_1,
      DOC => bram_bank1_reg_3776_3839_0_2_n_2,
      DOD => NLW_bram_bank1_reg_3776_3839_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3776_3839_0_2_i_1_n_0
    );
bram_bank1_reg_3776_3839_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => bram_bank1_reg_2240_2303_0_2_i_2_n_0,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg_n_0_[6]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank1_reg_3776_3839_0_2_i_1_n_0
    );
bram_bank1_reg_3776_3839_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__7_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_3776_3839_3_5_n_0,
      DOB => bram_bank1_reg_3776_3839_3_5_n_1,
      DOC => bram_bank1_reg_3776_3839_3_5_n_2,
      DOD => NLW_bram_bank1_reg_3776_3839_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3776_3839_0_2_i_1_n_0
    );
bram_bank1_reg_3776_3839_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_3776_3839_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3776_3839_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3776_3839_0_2_i_1_n_0
    );
bram_bank1_reg_3776_3839_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_3776_3839_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3776_3839_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3776_3839_0_2_i_1_n_0
    );
bram_bank1_reg_3840_3903_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_3840_3903_0_2_n_0,
      DOB => bram_bank1_reg_3840_3903_0_2_n_1,
      DOC => bram_bank1_reg_3840_3903_0_2_n_2,
      DOD => NLW_bram_bank1_reg_3840_3903_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3840_3903_0_2_i_1_n_0
    );
bram_bank1_reg_3840_3903_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => bram_bank10_out,
      I2 => \wr_ptr_reg_n_0_[7]\,
      I3 => bram_bank0_reg_1792_1855_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank1_reg_3840_3903_0_2_i_1_n_0
    );
bram_bank1_reg_3840_3903_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__7_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_3840_3903_3_5_n_0,
      DOB => bram_bank1_reg_3840_3903_3_5_n_1,
      DOC => bram_bank1_reg_3840_3903_3_5_n_2,
      DOD => NLW_bram_bank1_reg_3840_3903_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3840_3903_0_2_i_1_n_0
    );
bram_bank1_reg_3840_3903_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_3840_3903_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3840_3903_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3840_3903_0_2_i_1_n_0
    );
bram_bank1_reg_3840_3903_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_3840_3903_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3840_3903_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3840_3903_0_2_i_1_n_0
    );
bram_bank1_reg_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_384_447_0_2_n_0,
      DOB => bram_bank1_reg_384_447_0_2_n_1,
      DOC => bram_bank1_reg_384_447_0_2_n_2,
      DOD => NLW_bram_bank1_reg_384_447_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_384_447_0_2_i_1_n_0
    );
bram_bank1_reg_384_447_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => bram_bank10_out,
      I3 => \wr_ptr_reg[9]_rep_n_0\,
      I4 => \wr_ptr_reg_n_0_[6]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank1_reg_384_447_0_2_i_1_n_0
    );
bram_bank1_reg_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_384_447_3_5_n_0,
      DOB => bram_bank1_reg_384_447_3_5_n_1,
      DOC => bram_bank1_reg_384_447_3_5_n_2,
      DOD => NLW_bram_bank1_reg_384_447_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_384_447_0_2_i_1_n_0
    );
bram_bank1_reg_384_447_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_384_447_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_384_447_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_384_447_0_2_i_1_n_0
    );
bram_bank1_reg_384_447_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_384_447_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_384_447_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_384_447_0_2_i_1_n_0
    );
bram_bank1_reg_3904_3967_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_3904_3967_0_2_n_0,
      DOB => bram_bank1_reg_3904_3967_0_2_n_1,
      DOC => bram_bank1_reg_3904_3967_0_2_n_2,
      DOD => NLW_bram_bank1_reg_3904_3967_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3904_3967_0_2_i_1_n_0
    );
bram_bank1_reg_3904_3967_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => bram_bank1_reg_2240_2303_0_2_i_2_n_0,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg_n_0_[6]\,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank1_reg_3904_3967_0_2_i_1_n_0
    );
bram_bank1_reg_3904_3967_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__7_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_3904_3967_3_5_n_0,
      DOB => bram_bank1_reg_3904_3967_3_5_n_1,
      DOC => bram_bank1_reg_3904_3967_3_5_n_2,
      DOD => NLW_bram_bank1_reg_3904_3967_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3904_3967_0_2_i_1_n_0
    );
bram_bank1_reg_3904_3967_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_3904_3967_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3904_3967_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3904_3967_0_2_i_1_n_0
    );
bram_bank1_reg_3904_3967_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_3904_3967_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3904_3967_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3904_3967_0_2_i_1_n_0
    );
bram_bank1_reg_3968_4031_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_3968_4031_0_2_n_0,
      DOB => bram_bank1_reg_3968_4031_0_2_n_1,
      DOC => bram_bank1_reg_3968_4031_0_2_n_2,
      DOD => NLW_bram_bank1_reg_3968_4031_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3968_4031_0_2_i_1_n_0
    );
bram_bank1_reg_3968_4031_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => bram_bank1_reg_2240_2303_0_2_i_2_n_0,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => \wr_ptr_reg_n_0_[7]\,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank1_reg_3968_4031_0_2_i_1_n_0
    );
bram_bank1_reg_3968_4031_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__7_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_3968_4031_3_5_n_0,
      DOB => bram_bank1_reg_3968_4031_3_5_n_1,
      DOC => bram_bank1_reg_3968_4031_3_5_n_2,
      DOD => NLW_bram_bank1_reg_3968_4031_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3968_4031_0_2_i_1_n_0
    );
bram_bank1_reg_3968_4031_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_3968_4031_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3968_4031_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3968_4031_0_2_i_1_n_0
    );
bram_bank1_reg_3968_4031_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_3968_4031_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_3968_4031_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_3968_4031_0_2_i_1_n_0
    );
bram_bank1_reg_4032_4095_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_4032_4095_0_2_n_0,
      DOB => bram_bank1_reg_4032_4095_0_2_n_1,
      DOC => bram_bank1_reg_4032_4095_0_2_n_2,
      DOD => NLW_bram_bank1_reg_4032_4095_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_4032_4095_0_2_i_1_n_0
    );
bram_bank1_reg_4032_4095_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => bram_bank10_out,
      I1 => \wr_ptr_reg_n_0_[10]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg_n_0_[9]\,
      O => bram_bank1_reg_4032_4095_0_2_i_1_n_0
    );
bram_bank1_reg_4032_4095_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__7_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_4032_4095_3_5_n_0,
      DOB => bram_bank1_reg_4032_4095_3_5_n_1,
      DOC => bram_bank1_reg_4032_4095_3_5_n_2,
      DOD => NLW_bram_bank1_reg_4032_4095_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_4032_4095_0_2_i_1_n_0
    );
bram_bank1_reg_4032_4095_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_4032_4095_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_4032_4095_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_4032_4095_0_2_i_1_n_0
    );
bram_bank1_reg_4032_4095_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__6_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_4032_4095_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_4032_4095_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_4032_4095_0_2_i_1_n_0
    );
bram_bank1_reg_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_448_511_0_2_n_0,
      DOB => bram_bank1_reg_448_511_0_2_n_1,
      DOC => bram_bank1_reg_448_511_0_2_n_2,
      DOD => NLW_bram_bank1_reg_448_511_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_448_511_0_2_i_1_n_0
    );
bram_bank1_reg_448_511_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => bram_bank10_out,
      I5 => \wr_ptr_reg_n_0_[8]\,
      O => bram_bank1_reg_448_511_0_2_i_1_n_0
    );
bram_bank1_reg_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_448_511_3_5_n_0,
      DOB => bram_bank1_reg_448_511_3_5_n_1,
      DOC => bram_bank1_reg_448_511_3_5_n_2,
      DOD => NLW_bram_bank1_reg_448_511_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_448_511_0_2_i_1_n_0
    );
bram_bank1_reg_448_511_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_448_511_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_448_511_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_448_511_0_2_i_1_n_0
    );
bram_bank1_reg_448_511_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_448_511_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_448_511_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_448_511_0_2_i_1_n_0
    );
bram_bank1_reg_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_512_575_0_2_n_0,
      DOB => bram_bank1_reg_512_575_0_2_n_1,
      DOC => bram_bank1_reg_512_575_0_2_n_2,
      DOD => NLW_bram_bank1_reg_512_575_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_512_575_0_2_i_1_n_0
    );
bram_bank1_reg_512_575_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      I2 => bram_bank10_out,
      I3 => bram_bank0_reg_512_575_0_2_i_2_n_0,
      O => bram_bank1_reg_512_575_0_2_i_1_n_0
    );
bram_bank1_reg_512_575_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_512_575_3_5_n_0,
      DOB => bram_bank1_reg_512_575_3_5_n_1,
      DOC => bram_bank1_reg_512_575_3_5_n_2,
      DOD => NLW_bram_bank1_reg_512_575_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_512_575_0_2_i_1_n_0
    );
bram_bank1_reg_512_575_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_512_575_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_512_575_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_512_575_0_2_i_1_n_0
    );
bram_bank1_reg_512_575_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_512_575_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_512_575_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_512_575_0_2_i_1_n_0
    );
bram_bank1_reg_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_576_639_0_2_n_0,
      DOB => bram_bank1_reg_576_639_0_2_n_1,
      DOC => bram_bank1_reg_576_639_0_2_n_2,
      DOD => NLW_bram_bank1_reg_576_639_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_576_639_0_2_i_1_n_0
    );
bram_bank1_reg_576_639_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => bram_bank10_out,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg_n_0_[7]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank1_reg_576_639_0_2_i_1_n_0
    );
bram_bank1_reg_576_639_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_576_639_3_5_n_0,
      DOB => bram_bank1_reg_576_639_3_5_n_1,
      DOC => bram_bank1_reg_576_639_3_5_n_2,
      DOD => NLW_bram_bank1_reg_576_639_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_576_639_0_2_i_1_n_0
    );
bram_bank1_reg_576_639_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_576_639_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_576_639_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_576_639_0_2_i_1_n_0
    );
bram_bank1_reg_576_639_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_576_639_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_576_639_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_576_639_0_2_i_1_n_0
    );
bram_bank1_reg_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_640_703_0_2_n_0,
      DOB => bram_bank1_reg_640_703_0_2_n_1,
      DOC => bram_bank1_reg_640_703_0_2_n_2,
      DOD => NLW_bram_bank1_reg_640_703_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_640_703_0_2_i_1_n_0
    );
bram_bank1_reg_640_703_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => bram_bank10_out,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg_n_0_[6]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank1_reg_640_703_0_2_i_1_n_0
    );
bram_bank1_reg_640_703_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_640_703_3_5_n_0,
      DOB => bram_bank1_reg_640_703_3_5_n_1,
      DOC => bram_bank1_reg_640_703_3_5_n_2,
      DOD => NLW_bram_bank1_reg_640_703_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_640_703_0_2_i_1_n_0
    );
bram_bank1_reg_640_703_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_640_703_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_640_703_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_640_703_0_2_i_1_n_0
    );
bram_bank1_reg_640_703_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_640_703_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_640_703_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_640_703_0_2_i_1_n_0
    );
bram_bank1_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_64_127_0_2_n_0,
      DOB => bram_bank1_reg_64_127_0_2_n_1,
      DOC => bram_bank1_reg_64_127_0_2_n_2,
      DOD => NLW_bram_bank1_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_64_127_0_2_i_1_n_0
    );
bram_bank1_reg_64_127_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      I2 => bram_bank10_out,
      I3 => bram_bank0_reg_64_127_0_2_i_2_n_0,
      O => bram_bank1_reg_64_127_0_2_i_1_n_0
    );
bram_bank1_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_64_127_3_5_n_0,
      DOB => bram_bank1_reg_64_127_3_5_n_1,
      DOC => bram_bank1_reg_64_127_3_5_n_2,
      DOD => NLW_bram_bank1_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_64_127_0_2_i_1_n_0
    );
bram_bank1_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_64_127_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_64_127_0_2_i_1_n_0
    );
bram_bank1_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_64_127_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_64_127_0_2_i_1_n_0
    );
bram_bank1_reg_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_704_767_0_2_n_0,
      DOB => bram_bank1_reg_704_767_0_2_n_1,
      DOC => bram_bank1_reg_704_767_0_2_n_2,
      DOD => NLW_bram_bank1_reg_704_767_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_704_767_0_2_i_1_n_0
    );
bram_bank1_reg_704_767_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => bram_bank10_out,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank1_reg_704_767_0_2_i_1_n_0
    );
bram_bank1_reg_704_767_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_704_767_3_5_n_0,
      DOB => bram_bank1_reg_704_767_3_5_n_1,
      DOC => bram_bank1_reg_704_767_3_5_n_2,
      DOD => NLW_bram_bank1_reg_704_767_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_704_767_0_2_i_1_n_0
    );
bram_bank1_reg_704_767_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_704_767_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_704_767_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_704_767_0_2_i_1_n_0
    );
bram_bank1_reg_704_767_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_704_767_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_704_767_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_704_767_0_2_i_1_n_0
    );
bram_bank1_reg_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_768_831_0_2_n_0,
      DOB => bram_bank1_reg_768_831_0_2_n_1,
      DOC => bram_bank1_reg_768_831_0_2_n_2,
      DOD => NLW_bram_bank1_reg_768_831_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_768_831_0_2_i_1_n_0
    );
bram_bank1_reg_768_831_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => bram_bank10_out,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[6]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank1_reg_768_831_0_2_i_1_n_0
    );
bram_bank1_reg_768_831_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_768_831_3_5_n_0,
      DOB => bram_bank1_reg_768_831_3_5_n_1,
      DOC => bram_bank1_reg_768_831_3_5_n_2,
      DOD => NLW_bram_bank1_reg_768_831_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_768_831_0_2_i_1_n_0
    );
bram_bank1_reg_768_831_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_768_831_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_768_831_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_768_831_0_2_i_1_n_0
    );
bram_bank1_reg_768_831_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_768_831_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_768_831_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_768_831_0_2_i_1_n_0
    );
bram_bank1_reg_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_832_895_0_2_n_0,
      DOB => bram_bank1_reg_832_895_0_2_n_1,
      DOC => bram_bank1_reg_832_895_0_2_n_2,
      DOD => NLW_bram_bank1_reg_832_895_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_832_895_0_2_i_1_n_0
    );
bram_bank1_reg_832_895_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg[10]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_832_895_0_2_i_2_n_0,
      I4 => bram_bank10_out,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank1_reg_832_895_0_2_i_1_n_0
    );
bram_bank1_reg_832_895_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_832_895_3_5_n_0,
      DOB => bram_bank1_reg_832_895_3_5_n_1,
      DOC => bram_bank1_reg_832_895_3_5_n_2,
      DOD => NLW_bram_bank1_reg_832_895_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_832_895_0_2_i_1_n_0
    );
bram_bank1_reg_832_895_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_832_895_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_832_895_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_832_895_0_2_i_1_n_0
    );
bram_bank1_reg_832_895_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_832_895_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_832_895_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_832_895_0_2_i_1_n_0
    );
bram_bank1_reg_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_896_959_0_2_n_0,
      DOB => bram_bank1_reg_896_959_0_2_n_1,
      DOC => bram_bank1_reg_896_959_0_2_n_2,
      DOD => NLW_bram_bank1_reg_896_959_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_896_959_0_2_i_1_n_0
    );
bram_bank1_reg_896_959_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg[10]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_896_959_0_2_i_2_n_0,
      I4 => bram_bank10_out,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank1_reg_896_959_0_2_i_1_n_0
    );
bram_bank1_reg_896_959_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_896_959_3_5_n_0,
      DOB => bram_bank1_reg_896_959_3_5_n_1,
      DOC => bram_bank1_reg_896_959_3_5_n_2,
      DOD => NLW_bram_bank1_reg_896_959_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_896_959_0_2_i_1_n_0
    );
bram_bank1_reg_896_959_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_896_959_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_896_959_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_896_959_0_2_i_1_n_0
    );
bram_bank1_reg_896_959_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_896_959_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_896_959_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_896_959_0_2_i_1_n_0
    );
bram_bank1_reg_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg_n_0_[0]\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank1_reg_960_1023_0_2_n_0,
      DOB => bram_bank1_reg_960_1023_0_2_n_1,
      DOC => bram_bank1_reg_960_1023_0_2_n_2,
      DOD => NLW_bram_bank1_reg_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_960_1023_0_2_i_1_n_0
    );
bram_bank1_reg_960_1023_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg[10]_rep_n_0\,
      I1 => bram_bank10_out,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank1_reg_960_1023_0_2_i_1_n_0
    );
bram_bank1_reg_960_1023_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__8_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank1_reg_960_1023_3_5_n_0,
      DOB => bram_bank1_reg_960_1023_3_5_n_1,
      DOC => bram_bank1_reg_960_1023_3_5_n_2,
      DOD => NLW_bram_bank1_reg_960_1023_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_960_1023_0_2_i_1_n_0
    );
bram_bank1_reg_960_1023_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank1_reg_960_1023_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_960_1023_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_960_1023_0_2_i_1_n_0
    );
bram_bank1_reg_960_1023_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__0_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__7_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank1_reg_960_1023_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank1_reg_960_1023_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank1_reg_960_1023_0_2_i_1_n_0
    );
bram_bank2_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_0_63_0_2_n_0,
      DOB => bram_bank2_reg_0_63_0_2_n_1,
      DOC => bram_bank2_reg_0_63_0_2_n_2,
      DOD => NLW_bram_bank2_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_0_63_0_2_i_1_n_0
    );
bram_bank2_reg_0_63_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => bram_bank20_out,
      I3 => bram_bank0_reg_0_63_0_2_i_3_n_0,
      O => bram_bank2_reg_0_63_0_2_i_1_n_0
    );
bram_bank2_reg_0_63_0_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => s_axis_tvalid,
      I3 => \^s_axis_tready_reg_0\,
      I4 => wr_bank_sel(0),
      I5 => wr_bank_sel(1),
      O => bram_bank20_out
    );
bram_bank2_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_0_63_3_5_n_0,
      DOB => bram_bank2_reg_0_63_3_5_n_1,
      DOC => bram_bank2_reg_0_63_3_5_n_2,
      DOD => NLW_bram_bank2_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_0_63_0_2_i_1_n_0
    );
bram_bank2_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_0_63_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_0_63_0_2_i_1_n_0
    );
bram_bank2_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_0_63_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_0_63_0_2_i_1_n_0
    );
bram_bank2_reg_1024_1087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_1024_1087_0_2_n_0,
      DOB => bram_bank2_reg_1024_1087_0_2_n_1,
      DOC => bram_bank2_reg_1024_1087_0_2_n_2,
      DOD => NLW_bram_bank2_reg_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1024_1087_0_2_i_1_n_0
    );
bram_bank2_reg_1024_1087_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[10]\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      I2 => bram_bank20_out,
      I3 => bram_bank0_reg_0_63_0_2_i_3_n_0,
      O => bram_bank2_reg_1024_1087_0_2_i_1_n_0
    );
bram_bank2_reg_1024_1087_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_1024_1087_3_5_n_0,
      DOB => bram_bank2_reg_1024_1087_3_5_n_1,
      DOC => bram_bank2_reg_1024_1087_3_5_n_2,
      DOD => NLW_bram_bank2_reg_1024_1087_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1024_1087_0_2_i_1_n_0
    );
bram_bank2_reg_1024_1087_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_1024_1087_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1024_1087_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1024_1087_0_2_i_1_n_0
    );
bram_bank2_reg_1024_1087_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_1024_1087_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1024_1087_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1024_1087_0_2_i_1_n_0
    );
bram_bank2_reg_1088_1151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_1088_1151_0_2_n_0,
      DOB => bram_bank2_reg_1088_1151_0_2_n_1,
      DOC => bram_bank2_reg_1088_1151_0_2_n_2,
      DOD => NLW_bram_bank2_reg_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1088_1151_0_2_i_1_n_0
    );
bram_bank2_reg_1088_1151_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => bram_bank0_reg_1088_1151_0_2_i_2_n_0,
      I1 => bram_bank20_out,
      I2 => \wr_ptr_reg_n_0_[8]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[11]\,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank2_reg_1088_1151_0_2_i_1_n_0
    );
bram_bank2_reg_1088_1151_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_1088_1151_3_5_n_0,
      DOB => bram_bank2_reg_1088_1151_3_5_n_1,
      DOC => bram_bank2_reg_1088_1151_3_5_n_2,
      DOD => NLW_bram_bank2_reg_1088_1151_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1088_1151_0_2_i_1_n_0
    );
bram_bank2_reg_1088_1151_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_1088_1151_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1088_1151_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1088_1151_0_2_i_1_n_0
    );
bram_bank2_reg_1088_1151_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_1088_1151_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1088_1151_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1088_1151_0_2_i_1_n_0
    );
bram_bank2_reg_1152_1215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_1152_1215_0_2_n_0,
      DOB => bram_bank2_reg_1152_1215_0_2_n_1,
      DOC => bram_bank2_reg_1152_1215_0_2_n_2,
      DOD => NLW_bram_bank2_reg_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1152_1215_0_2_i_1_n_0
    );
bram_bank2_reg_1152_1215_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => bram_bank0_reg_1152_1215_0_2_i_2_n_0,
      I1 => bram_bank20_out,
      I2 => \wr_ptr_reg_n_0_[8]\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg_n_0_[11]\,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank2_reg_1152_1215_0_2_i_1_n_0
    );
bram_bank2_reg_1152_1215_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_1152_1215_3_5_n_0,
      DOB => bram_bank2_reg_1152_1215_3_5_n_1,
      DOC => bram_bank2_reg_1152_1215_3_5_n_2,
      DOD => NLW_bram_bank2_reg_1152_1215_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1152_1215_0_2_i_1_n_0
    );
bram_bank2_reg_1152_1215_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_1152_1215_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1152_1215_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1152_1215_0_2_i_1_n_0
    );
bram_bank2_reg_1152_1215_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_1152_1215_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1152_1215_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1152_1215_0_2_i_1_n_0
    );
bram_bank2_reg_1216_1279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_1216_1279_0_2_n_0,
      DOB => bram_bank2_reg_1216_1279_0_2_n_1,
      DOC => bram_bank2_reg_1216_1279_0_2_n_2,
      DOD => NLW_bram_bank2_reg_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1216_1279_0_2_i_1_n_0
    );
bram_bank2_reg_1216_1279_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => bram_bank20_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank2_reg_1216_1279_0_2_i_1_n_0
    );
bram_bank2_reg_1216_1279_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_1216_1279_3_5_n_0,
      DOB => bram_bank2_reg_1216_1279_3_5_n_1,
      DOC => bram_bank2_reg_1216_1279_3_5_n_2,
      DOD => NLW_bram_bank2_reg_1216_1279_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1216_1279_0_2_i_1_n_0
    );
bram_bank2_reg_1216_1279_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_1216_1279_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1216_1279_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1216_1279_0_2_i_1_n_0
    );
bram_bank2_reg_1216_1279_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_1216_1279_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1216_1279_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1216_1279_0_2_i_1_n_0
    );
bram_bank2_reg_1280_1343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_1280_1343_0_2_n_0,
      DOB => bram_bank2_reg_1280_1343_0_2_n_1,
      DOC => bram_bank2_reg_1280_1343_0_2_n_2,
      DOD => NLW_bram_bank2_reg_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1280_1343_0_2_i_1_n_0
    );
bram_bank2_reg_1280_1343_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[10]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => bram_bank20_out,
      I3 => bram_bank0_reg_1280_1343_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[11]\,
      I5 => \wr_ptr_reg_n_0_[9]\,
      O => bram_bank2_reg_1280_1343_0_2_i_1_n_0
    );
bram_bank2_reg_1280_1343_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_1280_1343_3_5_n_0,
      DOB => bram_bank2_reg_1280_1343_3_5_n_1,
      DOC => bram_bank2_reg_1280_1343_3_5_n_2,
      DOD => NLW_bram_bank2_reg_1280_1343_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1280_1343_0_2_i_1_n_0
    );
bram_bank2_reg_1280_1343_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_1280_1343_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1280_1343_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1280_1343_0_2_i_1_n_0
    );
bram_bank2_reg_1280_1343_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_1280_1343_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1280_1343_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1280_1343_0_2_i_1_n_0
    );
bram_bank2_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_128_191_0_2_n_0,
      DOB => bram_bank2_reg_128_191_0_2_n_1,
      DOC => bram_bank2_reg_128_191_0_2_n_2,
      DOD => NLW_bram_bank2_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_128_191_0_2_i_1_n_0
    );
bram_bank2_reg_128_191_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      I2 => bram_bank20_out,
      I3 => bram_bank0_reg_128_191_0_2_i_2_n_0,
      O => bram_bank2_reg_128_191_0_2_i_1_n_0
    );
bram_bank2_reg_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_128_191_3_5_n_0,
      DOB => bram_bank2_reg_128_191_3_5_n_1,
      DOC => bram_bank2_reg_128_191_3_5_n_2,
      DOD => NLW_bram_bank2_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_128_191_0_2_i_1_n_0
    );
bram_bank2_reg_128_191_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_128_191_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_128_191_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_128_191_0_2_i_1_n_0
    );
bram_bank2_reg_128_191_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_128_191_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_128_191_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_128_191_0_2_i_1_n_0
    );
bram_bank2_reg_1344_1407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_1344_1407_0_2_n_0,
      DOB => bram_bank2_reg_1344_1407_0_2_n_1,
      DOC => bram_bank2_reg_1344_1407_0_2_n_2,
      DOD => NLW_bram_bank2_reg_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1344_1407_0_2_i_1_n_0
    );
bram_bank2_reg_1344_1407_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[9]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_832_895_0_2_i_2_n_0,
      I4 => bram_bank20_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank2_reg_1344_1407_0_2_i_1_n_0
    );
bram_bank2_reg_1344_1407_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_1344_1407_3_5_n_0,
      DOB => bram_bank2_reg_1344_1407_3_5_n_1,
      DOC => bram_bank2_reg_1344_1407_3_5_n_2,
      DOD => NLW_bram_bank2_reg_1344_1407_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1344_1407_0_2_i_1_n_0
    );
bram_bank2_reg_1344_1407_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_1344_1407_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1344_1407_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1344_1407_0_2_i_1_n_0
    );
bram_bank2_reg_1344_1407_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_1344_1407_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1344_1407_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1344_1407_0_2_i_1_n_0
    );
bram_bank2_reg_1408_1471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_1408_1471_0_2_n_0,
      DOB => bram_bank2_reg_1408_1471_0_2_n_1,
      DOC => bram_bank2_reg_1408_1471_0_2_n_2,
      DOD => NLW_bram_bank2_reg_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1408_1471_0_2_i_1_n_0
    );
bram_bank2_reg_1408_1471_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[9]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_896_959_0_2_i_2_n_0,
      I4 => bram_bank20_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank2_reg_1408_1471_0_2_i_1_n_0
    );
bram_bank2_reg_1408_1471_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_1408_1471_3_5_n_0,
      DOB => bram_bank2_reg_1408_1471_3_5_n_1,
      DOC => bram_bank2_reg_1408_1471_3_5_n_2,
      DOD => NLW_bram_bank2_reg_1408_1471_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1408_1471_0_2_i_1_n_0
    );
bram_bank2_reg_1408_1471_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_1408_1471_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1408_1471_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1408_1471_0_2_i_1_n_0
    );
bram_bank2_reg_1408_1471_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_1408_1471_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1408_1471_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1408_1471_0_2_i_1_n_0
    );
bram_bank2_reg_1472_1535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_1472_1535_0_2_n_0,
      DOB => bram_bank2_reg_1472_1535_0_2_n_1,
      DOC => bram_bank2_reg_1472_1535_0_2_n_2,
      DOD => NLW_bram_bank2_reg_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1472_1535_0_2_i_1_n_0
    );
bram_bank2_reg_1472_1535_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[9]\,
      I1 => bram_bank20_out,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank2_reg_1472_1535_0_2_i_1_n_0
    );
bram_bank2_reg_1472_1535_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_1472_1535_3_5_n_0,
      DOB => bram_bank2_reg_1472_1535_3_5_n_1,
      DOC => bram_bank2_reg_1472_1535_3_5_n_2,
      DOD => NLW_bram_bank2_reg_1472_1535_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1472_1535_0_2_i_1_n_0
    );
bram_bank2_reg_1472_1535_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_1472_1535_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1472_1535_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1472_1535_0_2_i_1_n_0
    );
bram_bank2_reg_1472_1535_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_1472_1535_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1472_1535_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1472_1535_0_2_i_1_n_0
    );
bram_bank2_reg_1536_1599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_1536_1599_0_2_n_0,
      DOB => bram_bank2_reg_1536_1599_0_2_n_1,
      DOC => bram_bank2_reg_1536_1599_0_2_n_2,
      DOD => NLW_bram_bank2_reg_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1536_1599_0_2_i_1_n_0
    );
bram_bank2_reg_1536_1599_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[10]\,
      I1 => \wr_ptr_reg_n_0_[9]\,
      I2 => bram_bank20_out,
      I3 => bram_bank0_reg_1280_1343_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[11]\,
      I5 => \wr_ptr_reg_n_0_[8]\,
      O => bram_bank2_reg_1536_1599_0_2_i_1_n_0
    );
bram_bank2_reg_1536_1599_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_1536_1599_3_5_n_0,
      DOB => bram_bank2_reg_1536_1599_3_5_n_1,
      DOC => bram_bank2_reg_1536_1599_3_5_n_2,
      DOD => NLW_bram_bank2_reg_1536_1599_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1536_1599_0_2_i_1_n_0
    );
bram_bank2_reg_1536_1599_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_1536_1599_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1536_1599_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1536_1599_0_2_i_1_n_0
    );
bram_bank2_reg_1536_1599_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_1536_1599_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1536_1599_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1536_1599_0_2_i_1_n_0
    );
bram_bank2_reg_1600_1663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_1600_1663_0_2_n_0,
      DOB => bram_bank2_reg_1600_1663_0_2_n_1,
      DOC => bram_bank2_reg_1600_1663_0_2_n_2,
      DOD => NLW_bram_bank2_reg_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1600_1663_0_2_i_1_n_0
    );
bram_bank2_reg_1600_1663_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_1600_1663_0_2_i_2_n_0,
      I4 => bram_bank20_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank2_reg_1600_1663_0_2_i_1_n_0
    );
bram_bank2_reg_1600_1663_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_1600_1663_3_5_n_0,
      DOB => bram_bank2_reg_1600_1663_3_5_n_1,
      DOC => bram_bank2_reg_1600_1663_3_5_n_2,
      DOD => NLW_bram_bank2_reg_1600_1663_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1600_1663_0_2_i_1_n_0
    );
bram_bank2_reg_1600_1663_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_1600_1663_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1600_1663_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1600_1663_0_2_i_1_n_0
    );
bram_bank2_reg_1600_1663_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_1600_1663_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1600_1663_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1600_1663_0_2_i_1_n_0
    );
bram_bank2_reg_1664_1727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_1664_1727_0_2_n_0,
      DOB => bram_bank2_reg_1664_1727_0_2_n_1,
      DOC => bram_bank2_reg_1664_1727_0_2_n_2,
      DOD => NLW_bram_bank2_reg_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1664_1727_0_2_i_1_n_0
    );
bram_bank2_reg_1664_1727_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_1664_1727_0_2_i_2_n_0,
      I4 => bram_bank20_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank2_reg_1664_1727_0_2_i_1_n_0
    );
bram_bank2_reg_1664_1727_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_1664_1727_3_5_n_0,
      DOB => bram_bank2_reg_1664_1727_3_5_n_1,
      DOC => bram_bank2_reg_1664_1727_3_5_n_2,
      DOD => NLW_bram_bank2_reg_1664_1727_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1664_1727_0_2_i_1_n_0
    );
bram_bank2_reg_1664_1727_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_1664_1727_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1664_1727_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1664_1727_0_2_i_1_n_0
    );
bram_bank2_reg_1664_1727_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_1664_1727_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1664_1727_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1664_1727_0_2_i_1_n_0
    );
bram_bank2_reg_1728_1791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_1728_1791_0_2_n_0,
      DOB => bram_bank2_reg_1728_1791_0_2_n_1,
      DOC => bram_bank2_reg_1728_1791_0_2_n_2,
      DOD => NLW_bram_bank2_reg_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1728_1791_0_2_i_1_n_0
    );
bram_bank2_reg_1728_1791_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => bram_bank20_out,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank2_reg_1728_1791_0_2_i_1_n_0
    );
bram_bank2_reg_1728_1791_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_1728_1791_3_5_n_0,
      DOB => bram_bank2_reg_1728_1791_3_5_n_1,
      DOC => bram_bank2_reg_1728_1791_3_5_n_2,
      DOD => NLW_bram_bank2_reg_1728_1791_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1728_1791_0_2_i_1_n_0
    );
bram_bank2_reg_1728_1791_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_1728_1791_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1728_1791_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1728_1791_0_2_i_1_n_0
    );
bram_bank2_reg_1728_1791_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_1728_1791_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1728_1791_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1728_1791_0_2_i_1_n_0
    );
bram_bank2_reg_1792_1855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_1792_1855_0_2_n_0,
      DOB => bram_bank2_reg_1792_1855_0_2_n_1,
      DOC => bram_bank2_reg_1792_1855_0_2_n_2,
      DOD => NLW_bram_bank2_reg_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1792_1855_0_2_i_1_n_0
    );
bram_bank2_reg_1792_1855_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_1792_1855_0_2_i_2_n_0,
      I4 => bram_bank20_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank2_reg_1792_1855_0_2_i_1_n_0
    );
bram_bank2_reg_1792_1855_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_1792_1855_3_5_n_0,
      DOB => bram_bank2_reg_1792_1855_3_5_n_1,
      DOC => bram_bank2_reg_1792_1855_3_5_n_2,
      DOD => NLW_bram_bank2_reg_1792_1855_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1792_1855_0_2_i_1_n_0
    );
bram_bank2_reg_1792_1855_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_1792_1855_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1792_1855_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1792_1855_0_2_i_1_n_0
    );
bram_bank2_reg_1792_1855_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_1792_1855_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1792_1855_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1792_1855_0_2_i_1_n_0
    );
bram_bank2_reg_1856_1919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_1856_1919_0_2_n_0,
      DOB => bram_bank2_reg_1856_1919_0_2_n_1,
      DOC => bram_bank2_reg_1856_1919_0_2_n_2,
      DOD => NLW_bram_bank2_reg_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1856_1919_0_2_i_1_n_0
    );
bram_bank2_reg_1856_1919_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => bram_bank20_out,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_832_895_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank2_reg_1856_1919_0_2_i_1_n_0
    );
bram_bank2_reg_1856_1919_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_1856_1919_3_5_n_0,
      DOB => bram_bank2_reg_1856_1919_3_5_n_1,
      DOC => bram_bank2_reg_1856_1919_3_5_n_2,
      DOD => NLW_bram_bank2_reg_1856_1919_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1856_1919_0_2_i_1_n_0
    );
bram_bank2_reg_1856_1919_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_1856_1919_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1856_1919_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1856_1919_0_2_i_1_n_0
    );
bram_bank2_reg_1856_1919_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_1856_1919_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1856_1919_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1856_1919_0_2_i_1_n_0
    );
bram_bank2_reg_1920_1983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_1920_1983_0_2_n_0,
      DOB => bram_bank2_reg_1920_1983_0_2_n_1,
      DOC => bram_bank2_reg_1920_1983_0_2_n_2,
      DOD => NLW_bram_bank2_reg_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1920_1983_0_2_i_1_n_0
    );
bram_bank2_reg_1920_1983_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => bram_bank20_out,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_896_959_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank2_reg_1920_1983_0_2_i_1_n_0
    );
bram_bank2_reg_1920_1983_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_1920_1983_3_5_n_0,
      DOB => bram_bank2_reg_1920_1983_3_5_n_1,
      DOC => bram_bank2_reg_1920_1983_3_5_n_2,
      DOD => NLW_bram_bank2_reg_1920_1983_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1920_1983_0_2_i_1_n_0
    );
bram_bank2_reg_1920_1983_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_1920_1983_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1920_1983_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1920_1983_0_2_i_1_n_0
    );
bram_bank2_reg_1920_1983_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_1920_1983_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1920_1983_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1920_1983_0_2_i_1_n_0
    );
bram_bank2_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_192_255_0_2_n_0,
      DOB => bram_bank2_reg_192_255_0_2_n_1,
      DOC => bram_bank2_reg_192_255_0_2_n_2,
      DOD => NLW_bram_bank2_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_192_255_0_2_i_1_n_0
    );
bram_bank2_reg_192_255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => bram_bank20_out,
      I3 => \wr_ptr_reg[9]_rep_n_0\,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank2_reg_192_255_0_2_i_1_n_0
    );
bram_bank2_reg_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_192_255_3_5_n_0,
      DOB => bram_bank2_reg_192_255_3_5_n_1,
      DOC => bram_bank2_reg_192_255_3_5_n_2,
      DOD => NLW_bram_bank2_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_192_255_0_2_i_1_n_0
    );
bram_bank2_reg_192_255_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_192_255_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_192_255_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_192_255_0_2_i_1_n_0
    );
bram_bank2_reg_192_255_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_192_255_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_192_255_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_192_255_0_2_i_1_n_0
    );
bram_bank2_reg_1984_2047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_1984_2047_0_2_n_0,
      DOB => bram_bank2_reg_1984_2047_0_2_n_1,
      DOC => bram_bank2_reg_1984_2047_0_2_n_2,
      DOD => NLW_bram_bank2_reg_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1984_2047_0_2_i_1_n_0
    );
bram_bank2_reg_1984_2047_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => bram_bank20_out,
      I1 => \wr_ptr_reg_n_0_[10]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg_n_0_[9]\,
      O => bram_bank2_reg_1984_2047_0_2_i_1_n_0
    );
bram_bank2_reg_1984_2047_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_1984_2047_3_5_n_0,
      DOB => bram_bank2_reg_1984_2047_3_5_n_1,
      DOC => bram_bank2_reg_1984_2047_3_5_n_2,
      DOD => NLW_bram_bank2_reg_1984_2047_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1984_2047_0_2_i_1_n_0
    );
bram_bank2_reg_1984_2047_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_1984_2047_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1984_2047_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1984_2047_0_2_i_1_n_0
    );
bram_bank2_reg_1984_2047_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_1984_2047_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_1984_2047_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_1984_2047_0_2_i_1_n_0
    );
bram_bank2_reg_2048_2111_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_2048_2111_0_2_n_0,
      DOB => bram_bank2_reg_2048_2111_0_2_n_1,
      DOC => bram_bank2_reg_2048_2111_0_2_n_2,
      DOD => NLW_bram_bank2_reg_2048_2111_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2048_2111_0_2_i_1_n_0
    );
bram_bank2_reg_2048_2111_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => bram_bank20_out,
      I3 => bram_bank0_reg_0_63_0_2_i_3_n_0,
      O => bram_bank2_reg_2048_2111_0_2_i_1_n_0
    );
bram_bank2_reg_2048_2111_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_2048_2111_3_5_n_0,
      DOB => bram_bank2_reg_2048_2111_3_5_n_1,
      DOC => bram_bank2_reg_2048_2111_3_5_n_2,
      DOD => NLW_bram_bank2_reg_2048_2111_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2048_2111_0_2_i_1_n_0
    );
bram_bank2_reg_2048_2111_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_2048_2111_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2048_2111_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2048_2111_0_2_i_1_n_0
    );
bram_bank2_reg_2048_2111_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_2048_2111_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2048_2111_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2048_2111_0_2_i_1_n_0
    );
bram_bank2_reg_2112_2175_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_2112_2175_0_2_n_0,
      DOB => bram_bank2_reg_2112_2175_0_2_n_1,
      DOC => bram_bank2_reg_2112_2175_0_2_n_2,
      DOD => NLW_bram_bank2_reg_2112_2175_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2112_2175_0_2_i_1_n_0
    );
bram_bank2_reg_2112_2175_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => bram_bank20_out,
      I3 => bram_bank0_reg_64_127_0_2_i_2_n_0,
      O => bram_bank2_reg_2112_2175_0_2_i_1_n_0
    );
bram_bank2_reg_2112_2175_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_2112_2175_3_5_n_0,
      DOB => bram_bank2_reg_2112_2175_3_5_n_1,
      DOC => bram_bank2_reg_2112_2175_3_5_n_2,
      DOD => NLW_bram_bank2_reg_2112_2175_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2112_2175_0_2_i_1_n_0
    );
bram_bank2_reg_2112_2175_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_2112_2175_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2112_2175_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2112_2175_0_2_i_1_n_0
    );
bram_bank2_reg_2112_2175_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_2112_2175_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2112_2175_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2112_2175_0_2_i_1_n_0
    );
bram_bank2_reg_2176_2239_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_2176_2239_0_2_n_0,
      DOB => bram_bank2_reg_2176_2239_0_2_n_1,
      DOC => bram_bank2_reg_2176_2239_0_2_n_2,
      DOD => NLW_bram_bank2_reg_2176_2239_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2176_2239_0_2_i_1_n_0
    );
bram_bank2_reg_2176_2239_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => bram_bank20_out,
      I3 => bram_bank0_reg_128_191_0_2_i_2_n_0,
      O => bram_bank2_reg_2176_2239_0_2_i_1_n_0
    );
bram_bank2_reg_2176_2239_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_2176_2239_3_5_n_0,
      DOB => bram_bank2_reg_2176_2239_3_5_n_1,
      DOC => bram_bank2_reg_2176_2239_3_5_n_2,
      DOD => NLW_bram_bank2_reg_2176_2239_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2176_2239_0_2_i_1_n_0
    );
bram_bank2_reg_2176_2239_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_2176_2239_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2176_2239_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2176_2239_0_2_i_1_n_0
    );
bram_bank2_reg_2176_2239_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_2176_2239_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2176_2239_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2176_2239_0_2_i_1_n_0
    );
bram_bank2_reg_2240_2303_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_2240_2303_0_2_n_0,
      DOB => bram_bank2_reg_2240_2303_0_2_n_1,
      DOC => bram_bank2_reg_2240_2303_0_2_n_2,
      DOD => NLW_bram_bank2_reg_2240_2303_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2240_2303_0_2_i_1_n_0
    );
bram_bank2_reg_2240_2303_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg_n_0_[7]\,
      I5 => bram_bank2_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank2_reg_2240_2303_0_2_i_1_n_0
    );
bram_bank2_reg_2240_2303_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => bram_bank20_out,
      I1 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank2_reg_2240_2303_0_2_i_2_n_0
    );
bram_bank2_reg_2240_2303_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_2240_2303_3_5_n_0,
      DOB => bram_bank2_reg_2240_2303_3_5_n_1,
      DOC => bram_bank2_reg_2240_2303_3_5_n_2,
      DOD => NLW_bram_bank2_reg_2240_2303_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2240_2303_0_2_i_1_n_0
    );
bram_bank2_reg_2240_2303_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_2240_2303_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2240_2303_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2240_2303_0_2_i_1_n_0
    );
bram_bank2_reg_2240_2303_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_2240_2303_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2240_2303_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2240_2303_0_2_i_1_n_0
    );
bram_bank2_reg_2304_2367_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_2304_2367_0_2_n_0,
      DOB => bram_bank2_reg_2304_2367_0_2_n_1,
      DOC => bram_bank2_reg_2304_2367_0_2_n_2,
      DOD => NLW_bram_bank2_reg_2304_2367_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2304_2367_0_2_i_1_n_0
    );
bram_bank2_reg_2304_2367_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => bram_bank20_out,
      I3 => bram_bank0_reg_256_319_0_2_i_2_n_0,
      O => bram_bank2_reg_2304_2367_0_2_i_1_n_0
    );
bram_bank2_reg_2304_2367_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_2304_2367_3_5_n_0,
      DOB => bram_bank2_reg_2304_2367_3_5_n_1,
      DOC => bram_bank2_reg_2304_2367_3_5_n_2,
      DOD => NLW_bram_bank2_reg_2304_2367_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2304_2367_0_2_i_1_n_0
    );
bram_bank2_reg_2304_2367_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_2304_2367_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2304_2367_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2304_2367_0_2_i_1_n_0
    );
bram_bank2_reg_2304_2367_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_2304_2367_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2304_2367_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2304_2367_0_2_i_1_n_0
    );
bram_bank2_reg_2368_2431_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_2368_2431_0_2_n_0,
      DOB => bram_bank2_reg_2368_2431_0_2_n_1,
      DOC => bram_bank2_reg_2368_2431_0_2_n_2,
      DOD => NLW_bram_bank2_reg_2368_2431_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2368_2431_0_2_i_1_n_0
    );
bram_bank2_reg_2368_2431_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => bram_bank2_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank2_reg_2368_2431_0_2_i_1_n_0
    );
bram_bank2_reg_2368_2431_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_2368_2431_3_5_n_0,
      DOB => bram_bank2_reg_2368_2431_3_5_n_1,
      DOC => bram_bank2_reg_2368_2431_3_5_n_2,
      DOD => NLW_bram_bank2_reg_2368_2431_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2368_2431_0_2_i_1_n_0
    );
bram_bank2_reg_2368_2431_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_2368_2431_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2368_2431_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2368_2431_0_2_i_1_n_0
    );
bram_bank2_reg_2368_2431_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_2368_2431_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2368_2431_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2368_2431_0_2_i_1_n_0
    );
bram_bank2_reg_2432_2495_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_2432_2495_0_2_n_0,
      DOB => bram_bank2_reg_2432_2495_0_2_n_1,
      DOC => bram_bank2_reg_2432_2495_0_2_n_2,
      DOD => NLW_bram_bank2_reg_2432_2495_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2432_2495_0_2_i_1_n_0
    );
bram_bank2_reg_2432_2495_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => bram_bank2_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank2_reg_2432_2495_0_2_i_1_n_0
    );
bram_bank2_reg_2432_2495_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_2432_2495_3_5_n_0,
      DOB => bram_bank2_reg_2432_2495_3_5_n_1,
      DOC => bram_bank2_reg_2432_2495_3_5_n_2,
      DOD => NLW_bram_bank2_reg_2432_2495_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2432_2495_0_2_i_1_n_0
    );
bram_bank2_reg_2432_2495_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_2432_2495_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2432_2495_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2432_2495_0_2_i_1_n_0
    );
bram_bank2_reg_2432_2495_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_2432_2495_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2432_2495_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2432_2495_0_2_i_1_n_0
    );
bram_bank2_reg_2496_2559_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_2496_2559_0_2_n_0,
      DOB => bram_bank2_reg_2496_2559_0_2_n_1,
      DOC => bram_bank2_reg_2496_2559_0_2_n_2,
      DOD => NLW_bram_bank2_reg_2496_2559_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2496_2559_0_2_i_1_n_0
    );
bram_bank2_reg_2496_2559_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => bram_bank20_out,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank2_reg_2496_2559_0_2_i_1_n_0
    );
bram_bank2_reg_2496_2559_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_2496_2559_3_5_n_0,
      DOB => bram_bank2_reg_2496_2559_3_5_n_1,
      DOC => bram_bank2_reg_2496_2559_3_5_n_2,
      DOD => NLW_bram_bank2_reg_2496_2559_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2496_2559_0_2_i_1_n_0
    );
bram_bank2_reg_2496_2559_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_2496_2559_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2496_2559_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2496_2559_0_2_i_1_n_0
    );
bram_bank2_reg_2496_2559_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_2496_2559_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2496_2559_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2496_2559_0_2_i_1_n_0
    );
bram_bank2_reg_2560_2623_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_2560_2623_0_2_n_0,
      DOB => bram_bank2_reg_2560_2623_0_2_n_1,
      DOC => bram_bank2_reg_2560_2623_0_2_n_2,
      DOD => NLW_bram_bank2_reg_2560_2623_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2560_2623_0_2_i_1_n_0
    );
bram_bank2_reg_2560_2623_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => bram_bank20_out,
      I3 => bram_bank0_reg_512_575_0_2_i_2_n_0,
      O => bram_bank2_reg_2560_2623_0_2_i_1_n_0
    );
bram_bank2_reg_2560_2623_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_2560_2623_3_5_n_0,
      DOB => bram_bank2_reg_2560_2623_3_5_n_1,
      DOC => bram_bank2_reg_2560_2623_3_5_n_2,
      DOD => NLW_bram_bank2_reg_2560_2623_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2560_2623_0_2_i_1_n_0
    );
bram_bank2_reg_2560_2623_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_2560_2623_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2560_2623_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2560_2623_0_2_i_1_n_0
    );
bram_bank2_reg_2560_2623_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_2560_2623_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2560_2623_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2560_2623_0_2_i_1_n_0
    );
bram_bank2_reg_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_256_319_0_2_n_0,
      DOB => bram_bank2_reg_256_319_0_2_n_1,
      DOC => bram_bank2_reg_256_319_0_2_n_2,
      DOD => NLW_bram_bank2_reg_256_319_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_256_319_0_2_i_1_n_0
    );
bram_bank2_reg_256_319_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      I2 => bram_bank20_out,
      I3 => bram_bank0_reg_256_319_0_2_i_2_n_0,
      O => bram_bank2_reg_256_319_0_2_i_1_n_0
    );
bram_bank2_reg_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_256_319_3_5_n_0,
      DOB => bram_bank2_reg_256_319_3_5_n_1,
      DOC => bram_bank2_reg_256_319_3_5_n_2,
      DOD => NLW_bram_bank2_reg_256_319_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_256_319_0_2_i_1_n_0
    );
bram_bank2_reg_256_319_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_256_319_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_256_319_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_256_319_0_2_i_1_n_0
    );
bram_bank2_reg_256_319_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_256_319_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_256_319_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_256_319_0_2_i_1_n_0
    );
bram_bank2_reg_2624_2687_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_2624_2687_0_2_n_0,
      DOB => bram_bank2_reg_2624_2687_0_2_n_1,
      DOC => bram_bank2_reg_2624_2687_0_2_n_2,
      DOD => NLW_bram_bank2_reg_2624_2687_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2624_2687_0_2_i_1_n_0
    );
bram_bank2_reg_2624_2687_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => bram_bank2_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank2_reg_2624_2687_0_2_i_1_n_0
    );
bram_bank2_reg_2624_2687_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_2624_2687_3_5_n_0,
      DOB => bram_bank2_reg_2624_2687_3_5_n_1,
      DOC => bram_bank2_reg_2624_2687_3_5_n_2,
      DOD => NLW_bram_bank2_reg_2624_2687_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2624_2687_0_2_i_1_n_0
    );
bram_bank2_reg_2624_2687_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_2624_2687_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2624_2687_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2624_2687_0_2_i_1_n_0
    );
bram_bank2_reg_2624_2687_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_2624_2687_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2624_2687_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2624_2687_0_2_i_1_n_0
    );
bram_bank2_reg_2688_2751_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_2688_2751_0_2_n_0,
      DOB => bram_bank2_reg_2688_2751_0_2_n_1,
      DOC => bram_bank2_reg_2688_2751_0_2_n_2,
      DOD => NLW_bram_bank2_reg_2688_2751_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2688_2751_0_2_i_1_n_0
    );
bram_bank2_reg_2688_2751_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => bram_bank2_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank2_reg_2688_2751_0_2_i_1_n_0
    );
bram_bank2_reg_2688_2751_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_2688_2751_3_5_n_0,
      DOB => bram_bank2_reg_2688_2751_3_5_n_1,
      DOC => bram_bank2_reg_2688_2751_3_5_n_2,
      DOD => NLW_bram_bank2_reg_2688_2751_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2688_2751_0_2_i_1_n_0
    );
bram_bank2_reg_2688_2751_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_2688_2751_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2688_2751_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2688_2751_0_2_i_1_n_0
    );
bram_bank2_reg_2688_2751_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_2688_2751_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2688_2751_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2688_2751_0_2_i_1_n_0
    );
bram_bank2_reg_2752_2815_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_2752_2815_0_2_n_0,
      DOB => bram_bank2_reg_2752_2815_0_2_n_1,
      DOC => bram_bank2_reg_2752_2815_0_2_n_2,
      DOD => NLW_bram_bank2_reg_2752_2815_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2752_2815_0_2_i_1_n_0
    );
bram_bank2_reg_2752_2815_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => bram_bank20_out,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank2_reg_2752_2815_0_2_i_1_n_0
    );
bram_bank2_reg_2752_2815_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_2752_2815_3_5_n_0,
      DOB => bram_bank2_reg_2752_2815_3_5_n_1,
      DOC => bram_bank2_reg_2752_2815_3_5_n_2,
      DOD => NLW_bram_bank2_reg_2752_2815_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2752_2815_0_2_i_1_n_0
    );
bram_bank2_reg_2752_2815_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_2752_2815_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2752_2815_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2752_2815_0_2_i_1_n_0
    );
bram_bank2_reg_2752_2815_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_2752_2815_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2752_2815_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2752_2815_0_2_i_1_n_0
    );
bram_bank2_reg_2816_2879_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_2816_2879_0_2_n_0,
      DOB => bram_bank2_reg_2816_2879_0_2_n_1,
      DOC => bram_bank2_reg_2816_2879_0_2_n_2,
      DOD => NLW_bram_bank2_reg_2816_2879_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2816_2879_0_2_i_1_n_0
    );
bram_bank2_reg_2816_2879_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => bram_bank2_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank2_reg_2816_2879_0_2_i_1_n_0
    );
bram_bank2_reg_2816_2879_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_2816_2879_3_5_n_0,
      DOB => bram_bank2_reg_2816_2879_3_5_n_1,
      DOC => bram_bank2_reg_2816_2879_3_5_n_2,
      DOD => NLW_bram_bank2_reg_2816_2879_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2816_2879_0_2_i_1_n_0
    );
bram_bank2_reg_2816_2879_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_2816_2879_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2816_2879_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2816_2879_0_2_i_1_n_0
    );
bram_bank2_reg_2816_2879_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_2816_2879_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2816_2879_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2816_2879_0_2_i_1_n_0
    );
bram_bank2_reg_2880_2943_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_2880_2943_0_2_n_0,
      DOB => bram_bank2_reg_2880_2943_0_2_n_1,
      DOC => bram_bank2_reg_2880_2943_0_2_n_2,
      DOD => NLW_bram_bank2_reg_2880_2943_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2880_2943_0_2_i_1_n_0
    );
bram_bank2_reg_2880_2943_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => bram_bank20_out,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => bram_bank0_reg_832_895_0_2_i_2_n_0,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank2_reg_2880_2943_0_2_i_1_n_0
    );
bram_bank2_reg_2880_2943_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_2880_2943_3_5_n_0,
      DOB => bram_bank2_reg_2880_2943_3_5_n_1,
      DOC => bram_bank2_reg_2880_2943_3_5_n_2,
      DOD => NLW_bram_bank2_reg_2880_2943_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2880_2943_0_2_i_1_n_0
    );
bram_bank2_reg_2880_2943_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_2880_2943_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2880_2943_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2880_2943_0_2_i_1_n_0
    );
bram_bank2_reg_2880_2943_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_2880_2943_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2880_2943_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2880_2943_0_2_i_1_n_0
    );
bram_bank2_reg_2944_3007_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_2944_3007_0_2_n_0,
      DOB => bram_bank2_reg_2944_3007_0_2_n_1,
      DOC => bram_bank2_reg_2944_3007_0_2_n_2,
      DOD => NLW_bram_bank2_reg_2944_3007_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2944_3007_0_2_i_1_n_0
    );
bram_bank2_reg_2944_3007_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => bram_bank20_out,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => bram_bank0_reg_896_959_0_2_i_2_n_0,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank2_reg_2944_3007_0_2_i_1_n_0
    );
bram_bank2_reg_2944_3007_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_2944_3007_3_5_n_0,
      DOB => bram_bank2_reg_2944_3007_3_5_n_1,
      DOC => bram_bank2_reg_2944_3007_3_5_n_2,
      DOD => NLW_bram_bank2_reg_2944_3007_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2944_3007_0_2_i_1_n_0
    );
bram_bank2_reg_2944_3007_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_2944_3007_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2944_3007_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2944_3007_0_2_i_1_n_0
    );
bram_bank2_reg_2944_3007_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_2944_3007_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_2944_3007_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_2944_3007_0_2_i_1_n_0
    );
bram_bank2_reg_3008_3071_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_3008_3071_0_2_n_0,
      DOB => bram_bank2_reg_3008_3071_0_2_n_1,
      DOC => bram_bank2_reg_3008_3071_0_2_n_2,
      DOD => NLW_bram_bank2_reg_3008_3071_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3008_3071_0_2_i_1_n_0
    );
bram_bank2_reg_3008_3071_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => bram_bank2_reg_2240_2303_0_2_i_2_n_0,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[6]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank2_reg_3008_3071_0_2_i_1_n_0
    );
bram_bank2_reg_3008_3071_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_3008_3071_3_5_n_0,
      DOB => bram_bank2_reg_3008_3071_3_5_n_1,
      DOC => bram_bank2_reg_3008_3071_3_5_n_2,
      DOD => NLW_bram_bank2_reg_3008_3071_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3008_3071_0_2_i_1_n_0
    );
bram_bank2_reg_3008_3071_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_3008_3071_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3008_3071_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3008_3071_0_2_i_1_n_0
    );
bram_bank2_reg_3008_3071_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_3008_3071_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3008_3071_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3008_3071_0_2_i_1_n_0
    );
bram_bank2_reg_3072_3135_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_3072_3135_0_2_n_0,
      DOB => bram_bank2_reg_3072_3135_0_2_n_1,
      DOC => bram_bank2_reg_3072_3135_0_2_n_2,
      DOD => NLW_bram_bank2_reg_3072_3135_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3072_3135_0_2_i_1_n_0
    );
bram_bank2_reg_3072_3135_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg_n_0_[10]\,
      I2 => bram_bank20_out,
      I3 => bram_bank0_reg_0_63_0_2_i_3_n_0,
      O => bram_bank2_reg_3072_3135_0_2_i_1_n_0
    );
bram_bank2_reg_3072_3135_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_3072_3135_3_5_n_0,
      DOB => bram_bank2_reg_3072_3135_3_5_n_1,
      DOC => bram_bank2_reg_3072_3135_3_5_n_2,
      DOD => NLW_bram_bank2_reg_3072_3135_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3072_3135_0_2_i_1_n_0
    );
bram_bank2_reg_3072_3135_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_3072_3135_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3072_3135_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3072_3135_0_2_i_1_n_0
    );
bram_bank2_reg_3072_3135_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_3072_3135_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3072_3135_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3072_3135_0_2_i_1_n_0
    );
bram_bank2_reg_3136_3199_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_3136_3199_0_2_n_0,
      DOB => bram_bank2_reg_3136_3199_0_2_n_1,
      DOC => bram_bank2_reg_3136_3199_0_2_n_2,
      DOD => NLW_bram_bank2_reg_3136_3199_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3136_3199_0_2_i_1_n_0
    );
bram_bank2_reg_3136_3199_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg[9]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => bram_bank2_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank2_reg_3136_3199_0_2_i_1_n_0
    );
bram_bank2_reg_3136_3199_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_3136_3199_3_5_n_0,
      DOB => bram_bank2_reg_3136_3199_3_5_n_1,
      DOC => bram_bank2_reg_3136_3199_3_5_n_2,
      DOD => NLW_bram_bank2_reg_3136_3199_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3136_3199_0_2_i_1_n_0
    );
bram_bank2_reg_3136_3199_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_3136_3199_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3136_3199_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3136_3199_0_2_i_1_n_0
    );
bram_bank2_reg_3136_3199_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_3136_3199_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3136_3199_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3136_3199_0_2_i_1_n_0
    );
bram_bank2_reg_3200_3263_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_3200_3263_0_2_n_0,
      DOB => bram_bank2_reg_3200_3263_0_2_n_1,
      DOC => bram_bank2_reg_3200_3263_0_2_n_2,
      DOD => NLW_bram_bank2_reg_3200_3263_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3200_3263_0_2_i_1_n_0
    );
bram_bank2_reg_3200_3263_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg[9]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => bram_bank2_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank2_reg_3200_3263_0_2_i_1_n_0
    );
bram_bank2_reg_3200_3263_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_3200_3263_3_5_n_0,
      DOB => bram_bank2_reg_3200_3263_3_5_n_1,
      DOC => bram_bank2_reg_3200_3263_3_5_n_2,
      DOD => NLW_bram_bank2_reg_3200_3263_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3200_3263_0_2_i_1_n_0
    );
bram_bank2_reg_3200_3263_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_3200_3263_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3200_3263_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3200_3263_0_2_i_1_n_0
    );
bram_bank2_reg_3200_3263_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_3200_3263_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3200_3263_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3200_3263_0_2_i_1_n_0
    );
bram_bank2_reg_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_320_383_0_2_n_0,
      DOB => bram_bank2_reg_320_383_0_2_n_1,
      DOC => bram_bank2_reg_320_383_0_2_n_2,
      DOD => NLW_bram_bank2_reg_320_383_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_320_383_0_2_i_1_n_0
    );
bram_bank2_reg_320_383_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => bram_bank20_out,
      I3 => \wr_ptr_reg[9]_rep_n_0\,
      I4 => \wr_ptr_reg_n_0_[7]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank2_reg_320_383_0_2_i_1_n_0
    );
bram_bank2_reg_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_320_383_3_5_n_0,
      DOB => bram_bank2_reg_320_383_3_5_n_1,
      DOC => bram_bank2_reg_320_383_3_5_n_2,
      DOD => NLW_bram_bank2_reg_320_383_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_320_383_0_2_i_1_n_0
    );
bram_bank2_reg_320_383_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_320_383_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_320_383_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_320_383_0_2_i_1_n_0
    );
bram_bank2_reg_320_383_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_320_383_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_320_383_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_320_383_0_2_i_1_n_0
    );
bram_bank2_reg_3264_3327_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_3264_3327_0_2_n_0,
      DOB => bram_bank2_reg_3264_3327_0_2_n_1,
      DOC => bram_bank2_reg_3264_3327_0_2_n_2,
      DOD => NLW_bram_bank2_reg_3264_3327_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3264_3327_0_2_i_1_n_0
    );
bram_bank2_reg_3264_3327_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => bram_bank20_out,
      I2 => \wr_ptr_reg[9]_rep_n_0\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank2_reg_3264_3327_0_2_i_1_n_0
    );
bram_bank2_reg_3264_3327_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_3264_3327_3_5_n_0,
      DOB => bram_bank2_reg_3264_3327_3_5_n_1,
      DOC => bram_bank2_reg_3264_3327_3_5_n_2,
      DOD => NLW_bram_bank2_reg_3264_3327_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3264_3327_0_2_i_1_n_0
    );
bram_bank2_reg_3264_3327_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_3264_3327_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3264_3327_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3264_3327_0_2_i_1_n_0
    );
bram_bank2_reg_3264_3327_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_3264_3327_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3264_3327_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3264_3327_0_2_i_1_n_0
    );
bram_bank2_reg_3328_3391_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_3328_3391_0_2_n_0,
      DOB => bram_bank2_reg_3328_3391_0_2_n_1,
      DOC => bram_bank2_reg_3328_3391_0_2_n_2,
      DOD => NLW_bram_bank2_reg_3328_3391_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3328_3391_0_2_i_1_n_0
    );
bram_bank2_reg_3328_3391_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg_n_0_[9]\,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => bram_bank2_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank2_reg_3328_3391_0_2_i_1_n_0
    );
bram_bank2_reg_3328_3391_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_3328_3391_3_5_n_0,
      DOB => bram_bank2_reg_3328_3391_3_5_n_1,
      DOC => bram_bank2_reg_3328_3391_3_5_n_2,
      DOD => NLW_bram_bank2_reg_3328_3391_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3328_3391_0_2_i_1_n_0
    );
bram_bank2_reg_3328_3391_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_3328_3391_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3328_3391_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3328_3391_0_2_i_1_n_0
    );
bram_bank2_reg_3328_3391_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_3328_3391_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3328_3391_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3328_3391_0_2_i_1_n_0
    );
bram_bank2_reg_3392_3455_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_3392_3455_0_2_n_0,
      DOB => bram_bank2_reg_3392_3455_0_2_n_1,
      DOC => bram_bank2_reg_3392_3455_0_2_n_2,
      DOD => NLW_bram_bank2_reg_3392_3455_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3392_3455_0_2_i_1_n_0
    );
bram_bank2_reg_3392_3455_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => bram_bank20_out,
      I2 => \wr_ptr_reg_n_0_[9]\,
      I3 => bram_bank0_reg_832_895_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank2_reg_3392_3455_0_2_i_1_n_0
    );
bram_bank2_reg_3392_3455_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_3392_3455_3_5_n_0,
      DOB => bram_bank2_reg_3392_3455_3_5_n_1,
      DOC => bram_bank2_reg_3392_3455_3_5_n_2,
      DOD => NLW_bram_bank2_reg_3392_3455_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3392_3455_0_2_i_1_n_0
    );
bram_bank2_reg_3392_3455_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_3392_3455_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3392_3455_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3392_3455_0_2_i_1_n_0
    );
bram_bank2_reg_3392_3455_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_3392_3455_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3392_3455_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3392_3455_0_2_i_1_n_0
    );
bram_bank2_reg_3456_3519_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_3456_3519_0_2_n_0,
      DOB => bram_bank2_reg_3456_3519_0_2_n_1,
      DOC => bram_bank2_reg_3456_3519_0_2_n_2,
      DOD => NLW_bram_bank2_reg_3456_3519_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3456_3519_0_2_i_1_n_0
    );
bram_bank2_reg_3456_3519_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => bram_bank20_out,
      I2 => \wr_ptr_reg_n_0_[9]\,
      I3 => bram_bank0_reg_896_959_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank2_reg_3456_3519_0_2_i_1_n_0
    );
bram_bank2_reg_3456_3519_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_3456_3519_3_5_n_0,
      DOB => bram_bank2_reg_3456_3519_3_5_n_1,
      DOC => bram_bank2_reg_3456_3519_3_5_n_2,
      DOD => NLW_bram_bank2_reg_3456_3519_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3456_3519_0_2_i_1_n_0
    );
bram_bank2_reg_3456_3519_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_3456_3519_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3456_3519_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3456_3519_0_2_i_1_n_0
    );
bram_bank2_reg_3456_3519_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_3456_3519_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3456_3519_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3456_3519_0_2_i_1_n_0
    );
bram_bank2_reg_3520_3583_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_3520_3583_0_2_n_0,
      DOB => bram_bank2_reg_3520_3583_0_2_n_1,
      DOC => bram_bank2_reg_3520_3583_0_2_n_2,
      DOD => NLW_bram_bank2_reg_3520_3583_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3520_3583_0_2_i_1_n_0
    );
bram_bank2_reg_3520_3583_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => bram_bank2_reg_2240_2303_0_2_i_2_n_0,
      I1 => \wr_ptr_reg_n_0_[9]\,
      I2 => \wr_ptr_reg_n_0_[6]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank2_reg_3520_3583_0_2_i_1_n_0
    );
bram_bank2_reg_3520_3583_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_3520_3583_3_5_n_0,
      DOB => bram_bank2_reg_3520_3583_3_5_n_1,
      DOC => bram_bank2_reg_3520_3583_3_5_n_2,
      DOD => NLW_bram_bank2_reg_3520_3583_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3520_3583_0_2_i_1_n_0
    );
bram_bank2_reg_3520_3583_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_3520_3583_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3520_3583_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3520_3583_0_2_i_1_n_0
    );
bram_bank2_reg_3520_3583_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_3520_3583_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3520_3583_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3520_3583_0_2_i_1_n_0
    );
bram_bank2_reg_3584_3647_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_3584_3647_0_2_n_0,
      DOB => bram_bank2_reg_3584_3647_0_2_n_1,
      DOC => bram_bank2_reg_3584_3647_0_2_n_2,
      DOD => NLW_bram_bank2_reg_3584_3647_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3584_3647_0_2_i_1_n_0
    );
bram_bank2_reg_3584_3647_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg_n_0_[8]\,
      I3 => \wr_ptr_reg_n_0_[9]\,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => bram_bank2_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank2_reg_3584_3647_0_2_i_1_n_0
    );
bram_bank2_reg_3584_3647_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_3584_3647_3_5_n_0,
      DOB => bram_bank2_reg_3584_3647_3_5_n_1,
      DOC => bram_bank2_reg_3584_3647_3_5_n_2,
      DOD => NLW_bram_bank2_reg_3584_3647_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3584_3647_0_2_i_1_n_0
    );
bram_bank2_reg_3584_3647_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_3584_3647_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3584_3647_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3584_3647_0_2_i_1_n_0
    );
bram_bank2_reg_3584_3647_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_3584_3647_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3584_3647_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3584_3647_0_2_i_1_n_0
    );
bram_bank2_reg_3648_3711_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_3648_3711_0_2_n_0,
      DOB => bram_bank2_reg_3648_3711_0_2_n_1,
      DOC => bram_bank2_reg_3648_3711_0_2_n_2,
      DOD => NLW_bram_bank2_reg_3648_3711_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3648_3711_0_2_i_1_n_0
    );
bram_bank2_reg_3648_3711_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => bram_bank20_out,
      I2 => \wr_ptr_reg_n_0_[8]\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => bram_bank0_reg_3648_3711_0_2_i_2_n_0,
      O => bram_bank2_reg_3648_3711_0_2_i_1_n_0
    );
bram_bank2_reg_3648_3711_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_3648_3711_3_5_n_0,
      DOB => bram_bank2_reg_3648_3711_3_5_n_1,
      DOC => bram_bank2_reg_3648_3711_3_5_n_2,
      DOD => NLW_bram_bank2_reg_3648_3711_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3648_3711_0_2_i_1_n_0
    );
bram_bank2_reg_3648_3711_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_3648_3711_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3648_3711_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3648_3711_0_2_i_1_n_0
    );
bram_bank2_reg_3648_3711_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_3648_3711_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3648_3711_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3648_3711_0_2_i_1_n_0
    );
bram_bank2_reg_3712_3775_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_3712_3775_0_2_n_0,
      DOB => bram_bank2_reg_3712_3775_0_2_n_1,
      DOC => bram_bank2_reg_3712_3775_0_2_n_2,
      DOD => NLW_bram_bank2_reg_3712_3775_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3712_3775_0_2_i_1_n_0
    );
bram_bank2_reg_3712_3775_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => bram_bank20_out,
      I2 => \wr_ptr_reg_n_0_[8]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => bram_bank0_reg_3648_3711_0_2_i_2_n_0,
      O => bram_bank2_reg_3712_3775_0_2_i_1_n_0
    );
bram_bank2_reg_3712_3775_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_3712_3775_3_5_n_0,
      DOB => bram_bank2_reg_3712_3775_3_5_n_1,
      DOC => bram_bank2_reg_3712_3775_3_5_n_2,
      DOD => NLW_bram_bank2_reg_3712_3775_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3712_3775_0_2_i_1_n_0
    );
bram_bank2_reg_3712_3775_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_3712_3775_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3712_3775_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3712_3775_0_2_i_1_n_0
    );
bram_bank2_reg_3712_3775_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_3712_3775_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3712_3775_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3712_3775_0_2_i_1_n_0
    );
bram_bank2_reg_3776_3839_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_3776_3839_0_2_n_0,
      DOB => bram_bank2_reg_3776_3839_0_2_n_1,
      DOC => bram_bank2_reg_3776_3839_0_2_n_2,
      DOD => NLW_bram_bank2_reg_3776_3839_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3776_3839_0_2_i_1_n_0
    );
bram_bank2_reg_3776_3839_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => bram_bank2_reg_2240_2303_0_2_i_2_n_0,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg_n_0_[6]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank2_reg_3776_3839_0_2_i_1_n_0
    );
bram_bank2_reg_3776_3839_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_3776_3839_3_5_n_0,
      DOB => bram_bank2_reg_3776_3839_3_5_n_1,
      DOC => bram_bank2_reg_3776_3839_3_5_n_2,
      DOD => NLW_bram_bank2_reg_3776_3839_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3776_3839_0_2_i_1_n_0
    );
bram_bank2_reg_3776_3839_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_3776_3839_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3776_3839_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3776_3839_0_2_i_1_n_0
    );
bram_bank2_reg_3776_3839_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_3776_3839_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3776_3839_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3776_3839_0_2_i_1_n_0
    );
bram_bank2_reg_3840_3903_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_3840_3903_0_2_n_0,
      DOB => bram_bank2_reg_3840_3903_0_2_n_1,
      DOC => bram_bank2_reg_3840_3903_0_2_n_2,
      DOD => NLW_bram_bank2_reg_3840_3903_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3840_3903_0_2_i_1_n_0
    );
bram_bank2_reg_3840_3903_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => bram_bank20_out,
      I2 => \wr_ptr_reg_n_0_[7]\,
      I3 => bram_bank0_reg_1792_1855_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank2_reg_3840_3903_0_2_i_1_n_0
    );
bram_bank2_reg_3840_3903_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_3840_3903_3_5_n_0,
      DOB => bram_bank2_reg_3840_3903_3_5_n_1,
      DOC => bram_bank2_reg_3840_3903_3_5_n_2,
      DOD => NLW_bram_bank2_reg_3840_3903_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3840_3903_0_2_i_1_n_0
    );
bram_bank2_reg_3840_3903_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_3840_3903_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3840_3903_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3840_3903_0_2_i_1_n_0
    );
bram_bank2_reg_3840_3903_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_3840_3903_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3840_3903_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3840_3903_0_2_i_1_n_0
    );
bram_bank2_reg_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_384_447_0_2_n_0,
      DOB => bram_bank2_reg_384_447_0_2_n_1,
      DOC => bram_bank2_reg_384_447_0_2_n_2,
      DOD => NLW_bram_bank2_reg_384_447_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_384_447_0_2_i_1_n_0
    );
bram_bank2_reg_384_447_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => bram_bank20_out,
      I3 => \wr_ptr_reg[9]_rep_n_0\,
      I4 => \wr_ptr_reg_n_0_[6]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank2_reg_384_447_0_2_i_1_n_0
    );
bram_bank2_reg_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_384_447_3_5_n_0,
      DOB => bram_bank2_reg_384_447_3_5_n_1,
      DOC => bram_bank2_reg_384_447_3_5_n_2,
      DOD => NLW_bram_bank2_reg_384_447_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_384_447_0_2_i_1_n_0
    );
bram_bank2_reg_384_447_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_384_447_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_384_447_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_384_447_0_2_i_1_n_0
    );
bram_bank2_reg_384_447_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_384_447_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_384_447_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_384_447_0_2_i_1_n_0
    );
bram_bank2_reg_3904_3967_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_3904_3967_0_2_n_0,
      DOB => bram_bank2_reg_3904_3967_0_2_n_1,
      DOC => bram_bank2_reg_3904_3967_0_2_n_2,
      DOD => NLW_bram_bank2_reg_3904_3967_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3904_3967_0_2_i_1_n_0
    );
bram_bank2_reg_3904_3967_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => bram_bank2_reg_2240_2303_0_2_i_2_n_0,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg_n_0_[6]\,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank2_reg_3904_3967_0_2_i_1_n_0
    );
bram_bank2_reg_3904_3967_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_3904_3967_3_5_n_0,
      DOB => bram_bank2_reg_3904_3967_3_5_n_1,
      DOC => bram_bank2_reg_3904_3967_3_5_n_2,
      DOD => NLW_bram_bank2_reg_3904_3967_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3904_3967_0_2_i_1_n_0
    );
bram_bank2_reg_3904_3967_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_3904_3967_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3904_3967_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3904_3967_0_2_i_1_n_0
    );
bram_bank2_reg_3904_3967_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_3904_3967_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3904_3967_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3904_3967_0_2_i_1_n_0
    );
bram_bank2_reg_3968_4031_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_3968_4031_0_2_n_0,
      DOB => bram_bank2_reg_3968_4031_0_2_n_1,
      DOC => bram_bank2_reg_3968_4031_0_2_n_2,
      DOD => NLW_bram_bank2_reg_3968_4031_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3968_4031_0_2_i_1_n_0
    );
bram_bank2_reg_3968_4031_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => bram_bank2_reg_2240_2303_0_2_i_2_n_0,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => \wr_ptr_reg_n_0_[7]\,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank2_reg_3968_4031_0_2_i_1_n_0
    );
bram_bank2_reg_3968_4031_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_3968_4031_3_5_n_0,
      DOB => bram_bank2_reg_3968_4031_3_5_n_1,
      DOC => bram_bank2_reg_3968_4031_3_5_n_2,
      DOD => NLW_bram_bank2_reg_3968_4031_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3968_4031_0_2_i_1_n_0
    );
bram_bank2_reg_3968_4031_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_3968_4031_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3968_4031_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3968_4031_0_2_i_1_n_0
    );
bram_bank2_reg_3968_4031_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_3968_4031_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_3968_4031_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_3968_4031_0_2_i_1_n_0
    );
bram_bank2_reg_4032_4095_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_4032_4095_0_2_n_0,
      DOB => bram_bank2_reg_4032_4095_0_2_n_1,
      DOC => bram_bank2_reg_4032_4095_0_2_n_2,
      DOD => NLW_bram_bank2_reg_4032_4095_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_4032_4095_0_2_i_1_n_0
    );
bram_bank2_reg_4032_4095_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => bram_bank20_out,
      I1 => \wr_ptr_reg_n_0_[10]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg_n_0_[9]\,
      O => bram_bank2_reg_4032_4095_0_2_i_1_n_0
    );
bram_bank2_reg_4032_4095_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__1_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_4032_4095_3_5_n_0,
      DOB => bram_bank2_reg_4032_4095_3_5_n_1,
      DOC => bram_bank2_reg_4032_4095_3_5_n_2,
      DOD => NLW_bram_bank2_reg_4032_4095_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_4032_4095_0_2_i_1_n_0
    );
bram_bank2_reg_4032_4095_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_4032_4095_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_4032_4095_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_4032_4095_0_2_i_1_n_0
    );
bram_bank2_reg_4032_4095_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_4032_4095_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_4032_4095_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_4032_4095_0_2_i_1_n_0
    );
bram_bank2_reg_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_448_511_0_2_n_0,
      DOB => bram_bank2_reg_448_511_0_2_n_1,
      DOC => bram_bank2_reg_448_511_0_2_n_2,
      DOD => NLW_bram_bank2_reg_448_511_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_448_511_0_2_i_1_n_0
    );
bram_bank2_reg_448_511_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => bram_bank20_out,
      I5 => \wr_ptr_reg_n_0_[8]\,
      O => bram_bank2_reg_448_511_0_2_i_1_n_0
    );
bram_bank2_reg_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_448_511_3_5_n_0,
      DOB => bram_bank2_reg_448_511_3_5_n_1,
      DOC => bram_bank2_reg_448_511_3_5_n_2,
      DOD => NLW_bram_bank2_reg_448_511_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_448_511_0_2_i_1_n_0
    );
bram_bank2_reg_448_511_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_448_511_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_448_511_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_448_511_0_2_i_1_n_0
    );
bram_bank2_reg_448_511_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_448_511_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_448_511_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_448_511_0_2_i_1_n_0
    );
bram_bank2_reg_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_512_575_0_2_n_0,
      DOB => bram_bank2_reg_512_575_0_2_n_1,
      DOC => bram_bank2_reg_512_575_0_2_n_2,
      DOD => NLW_bram_bank2_reg_512_575_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_512_575_0_2_i_1_n_0
    );
bram_bank2_reg_512_575_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      I2 => bram_bank20_out,
      I3 => bram_bank0_reg_512_575_0_2_i_2_n_0,
      O => bram_bank2_reg_512_575_0_2_i_1_n_0
    );
bram_bank2_reg_512_575_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_512_575_3_5_n_0,
      DOB => bram_bank2_reg_512_575_3_5_n_1,
      DOC => bram_bank2_reg_512_575_3_5_n_2,
      DOD => NLW_bram_bank2_reg_512_575_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_512_575_0_2_i_1_n_0
    );
bram_bank2_reg_512_575_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_512_575_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_512_575_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_512_575_0_2_i_1_n_0
    );
bram_bank2_reg_512_575_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_512_575_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_512_575_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_512_575_0_2_i_1_n_0
    );
bram_bank2_reg_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_576_639_0_2_n_0,
      DOB => bram_bank2_reg_576_639_0_2_n_1,
      DOC => bram_bank2_reg_576_639_0_2_n_2,
      DOD => NLW_bram_bank2_reg_576_639_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_576_639_0_2_i_1_n_0
    );
bram_bank2_reg_576_639_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => bram_bank20_out,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg_n_0_[7]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank2_reg_576_639_0_2_i_1_n_0
    );
bram_bank2_reg_576_639_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_576_639_3_5_n_0,
      DOB => bram_bank2_reg_576_639_3_5_n_1,
      DOC => bram_bank2_reg_576_639_3_5_n_2,
      DOD => NLW_bram_bank2_reg_576_639_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_576_639_0_2_i_1_n_0
    );
bram_bank2_reg_576_639_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_576_639_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_576_639_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_576_639_0_2_i_1_n_0
    );
bram_bank2_reg_576_639_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_576_639_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_576_639_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_576_639_0_2_i_1_n_0
    );
bram_bank2_reg_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_640_703_0_2_n_0,
      DOB => bram_bank2_reg_640_703_0_2_n_1,
      DOC => bram_bank2_reg_640_703_0_2_n_2,
      DOD => NLW_bram_bank2_reg_640_703_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_640_703_0_2_i_1_n_0
    );
bram_bank2_reg_640_703_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => bram_bank20_out,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg_n_0_[6]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank2_reg_640_703_0_2_i_1_n_0
    );
bram_bank2_reg_640_703_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_640_703_3_5_n_0,
      DOB => bram_bank2_reg_640_703_3_5_n_1,
      DOC => bram_bank2_reg_640_703_3_5_n_2,
      DOD => NLW_bram_bank2_reg_640_703_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_640_703_0_2_i_1_n_0
    );
bram_bank2_reg_640_703_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_640_703_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_640_703_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_640_703_0_2_i_1_n_0
    );
bram_bank2_reg_640_703_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_640_703_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_640_703_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_640_703_0_2_i_1_n_0
    );
bram_bank2_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_64_127_0_2_n_0,
      DOB => bram_bank2_reg_64_127_0_2_n_1,
      DOC => bram_bank2_reg_64_127_0_2_n_2,
      DOD => NLW_bram_bank2_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_64_127_0_2_i_1_n_0
    );
bram_bank2_reg_64_127_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      I2 => bram_bank20_out,
      I3 => bram_bank0_reg_64_127_0_2_i_2_n_0,
      O => bram_bank2_reg_64_127_0_2_i_1_n_0
    );
bram_bank2_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_64_127_3_5_n_0,
      DOB => bram_bank2_reg_64_127_3_5_n_1,
      DOC => bram_bank2_reg_64_127_3_5_n_2,
      DOD => NLW_bram_bank2_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_64_127_0_2_i_1_n_0
    );
bram_bank2_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_64_127_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_64_127_0_2_i_1_n_0
    );
bram_bank2_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_64_127_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_64_127_0_2_i_1_n_0
    );
bram_bank2_reg_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_704_767_0_2_n_0,
      DOB => bram_bank2_reg_704_767_0_2_n_1,
      DOC => bram_bank2_reg_704_767_0_2_n_2,
      DOD => NLW_bram_bank2_reg_704_767_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_704_767_0_2_i_1_n_0
    );
bram_bank2_reg_704_767_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => bram_bank20_out,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank2_reg_704_767_0_2_i_1_n_0
    );
bram_bank2_reg_704_767_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_704_767_3_5_n_0,
      DOB => bram_bank2_reg_704_767_3_5_n_1,
      DOC => bram_bank2_reg_704_767_3_5_n_2,
      DOD => NLW_bram_bank2_reg_704_767_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_704_767_0_2_i_1_n_0
    );
bram_bank2_reg_704_767_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_704_767_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_704_767_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_704_767_0_2_i_1_n_0
    );
bram_bank2_reg_704_767_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_704_767_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_704_767_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_704_767_0_2_i_1_n_0
    );
bram_bank2_reg_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_768_831_0_2_n_0,
      DOB => bram_bank2_reg_768_831_0_2_n_1,
      DOC => bram_bank2_reg_768_831_0_2_n_2,
      DOD => NLW_bram_bank2_reg_768_831_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_768_831_0_2_i_1_n_0
    );
bram_bank2_reg_768_831_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => bram_bank20_out,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[6]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank2_reg_768_831_0_2_i_1_n_0
    );
bram_bank2_reg_768_831_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_768_831_3_5_n_0,
      DOB => bram_bank2_reg_768_831_3_5_n_1,
      DOC => bram_bank2_reg_768_831_3_5_n_2,
      DOD => NLW_bram_bank2_reg_768_831_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_768_831_0_2_i_1_n_0
    );
bram_bank2_reg_768_831_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_768_831_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_768_831_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_768_831_0_2_i_1_n_0
    );
bram_bank2_reg_768_831_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_768_831_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_768_831_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_768_831_0_2_i_1_n_0
    );
bram_bank2_reg_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_832_895_0_2_n_0,
      DOB => bram_bank2_reg_832_895_0_2_n_1,
      DOC => bram_bank2_reg_832_895_0_2_n_2,
      DOD => NLW_bram_bank2_reg_832_895_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_832_895_0_2_i_1_n_0
    );
bram_bank2_reg_832_895_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg[10]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_832_895_0_2_i_2_n_0,
      I4 => bram_bank20_out,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank2_reg_832_895_0_2_i_1_n_0
    );
bram_bank2_reg_832_895_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_832_895_3_5_n_0,
      DOB => bram_bank2_reg_832_895_3_5_n_1,
      DOC => bram_bank2_reg_832_895_3_5_n_2,
      DOD => NLW_bram_bank2_reg_832_895_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_832_895_0_2_i_1_n_0
    );
bram_bank2_reg_832_895_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_832_895_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_832_895_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_832_895_0_2_i_1_n_0
    );
bram_bank2_reg_832_895_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_832_895_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_832_895_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_832_895_0_2_i_1_n_0
    );
bram_bank2_reg_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_896_959_0_2_n_0,
      DOB => bram_bank2_reg_896_959_0_2_n_1,
      DOC => bram_bank2_reg_896_959_0_2_n_2,
      DOD => NLW_bram_bank2_reg_896_959_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_896_959_0_2_i_1_n_0
    );
bram_bank2_reg_896_959_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg[10]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_896_959_0_2_i_2_n_0,
      I4 => bram_bank20_out,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank2_reg_896_959_0_2_i_1_n_0
    );
bram_bank2_reg_896_959_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_896_959_3_5_n_0,
      DOB => bram_bank2_reg_896_959_3_5_n_1,
      DOC => bram_bank2_reg_896_959_3_5_n_2,
      DOD => NLW_bram_bank2_reg_896_959_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_896_959_0_2_i_1_n_0
    );
bram_bank2_reg_896_959_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_896_959_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_896_959_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_896_959_0_2_i_1_n_0
    );
bram_bank2_reg_896_959_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_896_959_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_896_959_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_896_959_0_2_i_1_n_0
    );
bram_bank2_reg_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__6_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank2_reg_960_1023_0_2_n_0,
      DOB => bram_bank2_reg_960_1023_0_2_n_1,
      DOC => bram_bank2_reg_960_1023_0_2_n_2,
      DOD => NLW_bram_bank2_reg_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_960_1023_0_2_i_1_n_0
    );
bram_bank2_reg_960_1023_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg[10]_rep_n_0\,
      I1 => bram_bank20_out,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank2_reg_960_1023_0_2_i_1_n_0
    );
bram_bank2_reg_960_1023_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__5_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__0_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank2_reg_960_1023_3_5_n_0,
      DOB => bram_bank2_reg_960_1023_3_5_n_1,
      DOC => bram_bank2_reg_960_1023_3_5_n_2,
      DOD => NLW_bram_bank2_reg_960_1023_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_960_1023_0_2_i_1_n_0
    );
bram_bank2_reg_960_1023_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__1_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__5_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank2_reg_960_1023_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_960_1023_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_960_1023_0_2_i_1_n_0
    );
bram_bank2_reg_960_1023_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank2_reg_960_1023_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank2_reg_960_1023_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank2_reg_960_1023_0_2_i_1_n_0
    );
bram_bank3_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_0_63_0_2_n_0,
      DOB => bram_bank3_reg_0_63_0_2_n_1,
      DOC => bram_bank3_reg_0_63_0_2_n_2,
      DOD => NLW_bram_bank3_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_0_63_0_2_i_1_n_0
    );
bram_bank3_reg_0_63_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => bram_bank30_out,
      I3 => bram_bank0_reg_0_63_0_2_i_3_n_0,
      O => bram_bank3_reg_0_63_0_2_i_1_n_0
    );
bram_bank3_reg_0_63_0_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      I2 => s_axis_tvalid,
      I3 => \^s_axis_tready_reg_0\,
      I4 => wr_bank_sel(1),
      I5 => wr_bank_sel(0),
      O => bram_bank30_out
    );
bram_bank3_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_0_63_3_5_n_0,
      DOB => bram_bank3_reg_0_63_3_5_n_1,
      DOC => bram_bank3_reg_0_63_3_5_n_2,
      DOD => NLW_bram_bank3_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_0_63_0_2_i_1_n_0
    );
bram_bank3_reg_0_63_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__3_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_0_63_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_0_63_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_0_63_0_2_i_1_n_0
    );
bram_bank3_reg_0_63_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_0_63_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_0_63_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_0_63_0_2_i_1_n_0
    );
bram_bank3_reg_1024_1087_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_1024_1087_0_2_n_0,
      DOB => bram_bank3_reg_1024_1087_0_2_n_1,
      DOC => bram_bank3_reg_1024_1087_0_2_n_2,
      DOD => NLW_bram_bank3_reg_1024_1087_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1024_1087_0_2_i_1_n_0
    );
bram_bank3_reg_1024_1087_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[10]\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      I2 => bram_bank30_out,
      I3 => bram_bank0_reg_0_63_0_2_i_3_n_0,
      O => bram_bank3_reg_1024_1087_0_2_i_1_n_0
    );
bram_bank3_reg_1024_1087_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_1024_1087_3_5_n_0,
      DOB => bram_bank3_reg_1024_1087_3_5_n_1,
      DOC => bram_bank3_reg_1024_1087_3_5_n_2,
      DOD => NLW_bram_bank3_reg_1024_1087_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1024_1087_0_2_i_1_n_0
    );
bram_bank3_reg_1024_1087_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_1024_1087_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1024_1087_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1024_1087_0_2_i_1_n_0
    );
bram_bank3_reg_1024_1087_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_1024_1087_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1024_1087_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1024_1087_0_2_i_1_n_0
    );
bram_bank3_reg_1088_1151_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_1088_1151_0_2_n_0,
      DOB => bram_bank3_reg_1088_1151_0_2_n_1,
      DOC => bram_bank3_reg_1088_1151_0_2_n_2,
      DOD => NLW_bram_bank3_reg_1088_1151_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1088_1151_0_2_i_1_n_0
    );
bram_bank3_reg_1088_1151_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => bram_bank0_reg_1088_1151_0_2_i_2_n_0,
      I1 => bram_bank30_out,
      I2 => \wr_ptr_reg_n_0_[8]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[11]\,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank3_reg_1088_1151_0_2_i_1_n_0
    );
bram_bank3_reg_1088_1151_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_1088_1151_3_5_n_0,
      DOB => bram_bank3_reg_1088_1151_3_5_n_1,
      DOC => bram_bank3_reg_1088_1151_3_5_n_2,
      DOD => NLW_bram_bank3_reg_1088_1151_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1088_1151_0_2_i_1_n_0
    );
bram_bank3_reg_1088_1151_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_1088_1151_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1088_1151_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1088_1151_0_2_i_1_n_0
    );
bram_bank3_reg_1088_1151_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_1088_1151_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1088_1151_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1088_1151_0_2_i_1_n_0
    );
bram_bank3_reg_1152_1215_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_1152_1215_0_2_n_0,
      DOB => bram_bank3_reg_1152_1215_0_2_n_1,
      DOC => bram_bank3_reg_1152_1215_0_2_n_2,
      DOD => NLW_bram_bank3_reg_1152_1215_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1152_1215_0_2_i_1_n_0
    );
bram_bank3_reg_1152_1215_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => bram_bank0_reg_1152_1215_0_2_i_2_n_0,
      I1 => bram_bank30_out,
      I2 => \wr_ptr_reg_n_0_[8]\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg_n_0_[11]\,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank3_reg_1152_1215_0_2_i_1_n_0
    );
bram_bank3_reg_1152_1215_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_1152_1215_3_5_n_0,
      DOB => bram_bank3_reg_1152_1215_3_5_n_1,
      DOC => bram_bank3_reg_1152_1215_3_5_n_2,
      DOD => NLW_bram_bank3_reg_1152_1215_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1152_1215_0_2_i_1_n_0
    );
bram_bank3_reg_1152_1215_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_1152_1215_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1152_1215_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1152_1215_0_2_i_1_n_0
    );
bram_bank3_reg_1152_1215_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_1152_1215_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1152_1215_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1152_1215_0_2_i_1_n_0
    );
bram_bank3_reg_1216_1279_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_1216_1279_0_2_n_0,
      DOB => bram_bank3_reg_1216_1279_0_2_n_1,
      DOC => bram_bank3_reg_1216_1279_0_2_n_2,
      DOD => NLW_bram_bank3_reg_1216_1279_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1216_1279_0_2_i_1_n_0
    );
bram_bank3_reg_1216_1279_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => bram_bank30_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank3_reg_1216_1279_0_2_i_1_n_0
    );
bram_bank3_reg_1216_1279_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_1216_1279_3_5_n_0,
      DOB => bram_bank3_reg_1216_1279_3_5_n_1,
      DOC => bram_bank3_reg_1216_1279_3_5_n_2,
      DOD => NLW_bram_bank3_reg_1216_1279_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1216_1279_0_2_i_1_n_0
    );
bram_bank3_reg_1216_1279_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_1216_1279_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1216_1279_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1216_1279_0_2_i_1_n_0
    );
bram_bank3_reg_1216_1279_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_1216_1279_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1216_1279_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1216_1279_0_2_i_1_n_0
    );
bram_bank3_reg_1280_1343_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_1280_1343_0_2_n_0,
      DOB => bram_bank3_reg_1280_1343_0_2_n_1,
      DOC => bram_bank3_reg_1280_1343_0_2_n_2,
      DOD => NLW_bram_bank3_reg_1280_1343_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1280_1343_0_2_i_1_n_0
    );
bram_bank3_reg_1280_1343_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[10]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => bram_bank30_out,
      I3 => bram_bank0_reg_1280_1343_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[11]\,
      I5 => \wr_ptr_reg_n_0_[9]\,
      O => bram_bank3_reg_1280_1343_0_2_i_1_n_0
    );
bram_bank3_reg_1280_1343_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_1280_1343_3_5_n_0,
      DOB => bram_bank3_reg_1280_1343_3_5_n_1,
      DOC => bram_bank3_reg_1280_1343_3_5_n_2,
      DOD => NLW_bram_bank3_reg_1280_1343_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1280_1343_0_2_i_1_n_0
    );
bram_bank3_reg_1280_1343_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_1280_1343_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1280_1343_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1280_1343_0_2_i_1_n_0
    );
bram_bank3_reg_1280_1343_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_1280_1343_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1280_1343_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1280_1343_0_2_i_1_n_0
    );
bram_bank3_reg_128_191_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_128_191_0_2_n_0,
      DOB => bram_bank3_reg_128_191_0_2_n_1,
      DOC => bram_bank3_reg_128_191_0_2_n_2,
      DOD => NLW_bram_bank3_reg_128_191_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_128_191_0_2_i_1_n_0
    );
bram_bank3_reg_128_191_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      I2 => bram_bank30_out,
      I3 => bram_bank0_reg_128_191_0_2_i_2_n_0,
      O => bram_bank3_reg_128_191_0_2_i_1_n_0
    );
bram_bank3_reg_128_191_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_128_191_3_5_n_0,
      DOB => bram_bank3_reg_128_191_3_5_n_1,
      DOC => bram_bank3_reg_128_191_3_5_n_2,
      DOD => NLW_bram_bank3_reg_128_191_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_128_191_0_2_i_1_n_0
    );
bram_bank3_reg_128_191_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__3_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_128_191_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_128_191_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_128_191_0_2_i_1_n_0
    );
bram_bank3_reg_128_191_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_128_191_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_128_191_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_128_191_0_2_i_1_n_0
    );
bram_bank3_reg_1344_1407_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_1344_1407_0_2_n_0,
      DOB => bram_bank3_reg_1344_1407_0_2_n_1,
      DOC => bram_bank3_reg_1344_1407_0_2_n_2,
      DOD => NLW_bram_bank3_reg_1344_1407_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1344_1407_0_2_i_1_n_0
    );
bram_bank3_reg_1344_1407_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[9]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_832_895_0_2_i_2_n_0,
      I4 => bram_bank30_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank3_reg_1344_1407_0_2_i_1_n_0
    );
bram_bank3_reg_1344_1407_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_1344_1407_3_5_n_0,
      DOB => bram_bank3_reg_1344_1407_3_5_n_1,
      DOC => bram_bank3_reg_1344_1407_3_5_n_2,
      DOD => NLW_bram_bank3_reg_1344_1407_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1344_1407_0_2_i_1_n_0
    );
bram_bank3_reg_1344_1407_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_1344_1407_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1344_1407_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1344_1407_0_2_i_1_n_0
    );
bram_bank3_reg_1344_1407_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_1344_1407_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1344_1407_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1344_1407_0_2_i_1_n_0
    );
bram_bank3_reg_1408_1471_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_1408_1471_0_2_n_0,
      DOB => bram_bank3_reg_1408_1471_0_2_n_1,
      DOC => bram_bank3_reg_1408_1471_0_2_n_2,
      DOD => NLW_bram_bank3_reg_1408_1471_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1408_1471_0_2_i_1_n_0
    );
bram_bank3_reg_1408_1471_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[9]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_896_959_0_2_i_2_n_0,
      I4 => bram_bank30_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank3_reg_1408_1471_0_2_i_1_n_0
    );
bram_bank3_reg_1408_1471_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_1408_1471_3_5_n_0,
      DOB => bram_bank3_reg_1408_1471_3_5_n_1,
      DOC => bram_bank3_reg_1408_1471_3_5_n_2,
      DOD => NLW_bram_bank3_reg_1408_1471_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1408_1471_0_2_i_1_n_0
    );
bram_bank3_reg_1408_1471_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_1408_1471_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1408_1471_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1408_1471_0_2_i_1_n_0
    );
bram_bank3_reg_1408_1471_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_1408_1471_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1408_1471_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1408_1471_0_2_i_1_n_0
    );
bram_bank3_reg_1472_1535_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_1472_1535_0_2_n_0,
      DOB => bram_bank3_reg_1472_1535_0_2_n_1,
      DOC => bram_bank3_reg_1472_1535_0_2_n_2,
      DOD => NLW_bram_bank3_reg_1472_1535_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1472_1535_0_2_i_1_n_0
    );
bram_bank3_reg_1472_1535_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[9]\,
      I1 => bram_bank30_out,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank3_reg_1472_1535_0_2_i_1_n_0
    );
bram_bank3_reg_1472_1535_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_1472_1535_3_5_n_0,
      DOB => bram_bank3_reg_1472_1535_3_5_n_1,
      DOC => bram_bank3_reg_1472_1535_3_5_n_2,
      DOD => NLW_bram_bank3_reg_1472_1535_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1472_1535_0_2_i_1_n_0
    );
bram_bank3_reg_1472_1535_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_1472_1535_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1472_1535_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1472_1535_0_2_i_1_n_0
    );
bram_bank3_reg_1472_1535_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_1472_1535_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1472_1535_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1472_1535_0_2_i_1_n_0
    );
bram_bank3_reg_1536_1599_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_1536_1599_0_2_n_0,
      DOB => bram_bank3_reg_1536_1599_0_2_n_1,
      DOC => bram_bank3_reg_1536_1599_0_2_n_2,
      DOD => NLW_bram_bank3_reg_1536_1599_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1536_1599_0_2_i_1_n_0
    );
bram_bank3_reg_1536_1599_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[10]\,
      I1 => \wr_ptr_reg_n_0_[9]\,
      I2 => bram_bank30_out,
      I3 => bram_bank0_reg_1280_1343_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[11]\,
      I5 => \wr_ptr_reg_n_0_[8]\,
      O => bram_bank3_reg_1536_1599_0_2_i_1_n_0
    );
bram_bank3_reg_1536_1599_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_1536_1599_3_5_n_0,
      DOB => bram_bank3_reg_1536_1599_3_5_n_1,
      DOC => bram_bank3_reg_1536_1599_3_5_n_2,
      DOD => NLW_bram_bank3_reg_1536_1599_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1536_1599_0_2_i_1_n_0
    );
bram_bank3_reg_1536_1599_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_1536_1599_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1536_1599_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1536_1599_0_2_i_1_n_0
    );
bram_bank3_reg_1536_1599_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_1536_1599_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1536_1599_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1536_1599_0_2_i_1_n_0
    );
bram_bank3_reg_1600_1663_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_1600_1663_0_2_n_0,
      DOB => bram_bank3_reg_1600_1663_0_2_n_1,
      DOC => bram_bank3_reg_1600_1663_0_2_n_2,
      DOD => NLW_bram_bank3_reg_1600_1663_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1600_1663_0_2_i_1_n_0
    );
bram_bank3_reg_1600_1663_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_1600_1663_0_2_i_2_n_0,
      I4 => bram_bank30_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank3_reg_1600_1663_0_2_i_1_n_0
    );
bram_bank3_reg_1600_1663_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_1600_1663_3_5_n_0,
      DOB => bram_bank3_reg_1600_1663_3_5_n_1,
      DOC => bram_bank3_reg_1600_1663_3_5_n_2,
      DOD => NLW_bram_bank3_reg_1600_1663_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1600_1663_0_2_i_1_n_0
    );
bram_bank3_reg_1600_1663_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_1600_1663_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1600_1663_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1600_1663_0_2_i_1_n_0
    );
bram_bank3_reg_1600_1663_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_1600_1663_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1600_1663_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1600_1663_0_2_i_1_n_0
    );
bram_bank3_reg_1664_1727_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_1664_1727_0_2_n_0,
      DOB => bram_bank3_reg_1664_1727_0_2_n_1,
      DOC => bram_bank3_reg_1664_1727_0_2_n_2,
      DOD => NLW_bram_bank3_reg_1664_1727_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1664_1727_0_2_i_1_n_0
    );
bram_bank3_reg_1664_1727_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_1664_1727_0_2_i_2_n_0,
      I4 => bram_bank30_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank3_reg_1664_1727_0_2_i_1_n_0
    );
bram_bank3_reg_1664_1727_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_1664_1727_3_5_n_0,
      DOB => bram_bank3_reg_1664_1727_3_5_n_1,
      DOC => bram_bank3_reg_1664_1727_3_5_n_2,
      DOD => NLW_bram_bank3_reg_1664_1727_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1664_1727_0_2_i_1_n_0
    );
bram_bank3_reg_1664_1727_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_1664_1727_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1664_1727_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1664_1727_0_2_i_1_n_0
    );
bram_bank3_reg_1664_1727_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_1664_1727_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1664_1727_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1664_1727_0_2_i_1_n_0
    );
bram_bank3_reg_1728_1791_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_1728_1791_0_2_n_0,
      DOB => bram_bank3_reg_1728_1791_0_2_n_1,
      DOC => bram_bank3_reg_1728_1791_0_2_n_2,
      DOD => NLW_bram_bank3_reg_1728_1791_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1728_1791_0_2_i_1_n_0
    );
bram_bank3_reg_1728_1791_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => bram_bank30_out,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank3_reg_1728_1791_0_2_i_1_n_0
    );
bram_bank3_reg_1728_1791_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_1728_1791_3_5_n_0,
      DOB => bram_bank3_reg_1728_1791_3_5_n_1,
      DOC => bram_bank3_reg_1728_1791_3_5_n_2,
      DOD => NLW_bram_bank3_reg_1728_1791_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1728_1791_0_2_i_1_n_0
    );
bram_bank3_reg_1728_1791_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_1728_1791_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1728_1791_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1728_1791_0_2_i_1_n_0
    );
bram_bank3_reg_1728_1791_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_1728_1791_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1728_1791_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1728_1791_0_2_i_1_n_0
    );
bram_bank3_reg_1792_1855_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_1792_1855_0_2_n_0,
      DOB => bram_bank3_reg_1792_1855_0_2_n_1,
      DOC => bram_bank3_reg_1792_1855_0_2_n_2,
      DOD => NLW_bram_bank3_reg_1792_1855_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1792_1855_0_2_i_1_n_0
    );
bram_bank3_reg_1792_1855_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_1792_1855_0_2_i_2_n_0,
      I4 => bram_bank30_out,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank3_reg_1792_1855_0_2_i_1_n_0
    );
bram_bank3_reg_1792_1855_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_1792_1855_3_5_n_0,
      DOB => bram_bank3_reg_1792_1855_3_5_n_1,
      DOC => bram_bank3_reg_1792_1855_3_5_n_2,
      DOD => NLW_bram_bank3_reg_1792_1855_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1792_1855_0_2_i_1_n_0
    );
bram_bank3_reg_1792_1855_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_1792_1855_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1792_1855_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1792_1855_0_2_i_1_n_0
    );
bram_bank3_reg_1792_1855_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_1792_1855_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1792_1855_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1792_1855_0_2_i_1_n_0
    );
bram_bank3_reg_1856_1919_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_1856_1919_0_2_n_0,
      DOB => bram_bank3_reg_1856_1919_0_2_n_1,
      DOC => bram_bank3_reg_1856_1919_0_2_n_2,
      DOD => NLW_bram_bank3_reg_1856_1919_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1856_1919_0_2_i_1_n_0
    );
bram_bank3_reg_1856_1919_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => bram_bank30_out,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_832_895_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank3_reg_1856_1919_0_2_i_1_n_0
    );
bram_bank3_reg_1856_1919_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_1856_1919_3_5_n_0,
      DOB => bram_bank3_reg_1856_1919_3_5_n_1,
      DOC => bram_bank3_reg_1856_1919_3_5_n_2,
      DOD => NLW_bram_bank3_reg_1856_1919_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1856_1919_0_2_i_1_n_0
    );
bram_bank3_reg_1856_1919_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_1856_1919_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1856_1919_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1856_1919_0_2_i_1_n_0
    );
bram_bank3_reg_1856_1919_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_1856_1919_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1856_1919_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1856_1919_0_2_i_1_n_0
    );
bram_bank3_reg_1920_1983_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_1920_1983_0_2_n_0,
      DOB => bram_bank3_reg_1920_1983_0_2_n_1,
      DOC => bram_bank3_reg_1920_1983_0_2_n_2,
      DOD => NLW_bram_bank3_reg_1920_1983_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1920_1983_0_2_i_1_n_0
    );
bram_bank3_reg_1920_1983_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => bram_bank30_out,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_896_959_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank3_reg_1920_1983_0_2_i_1_n_0
    );
bram_bank3_reg_1920_1983_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_1920_1983_3_5_n_0,
      DOB => bram_bank3_reg_1920_1983_3_5_n_1,
      DOC => bram_bank3_reg_1920_1983_3_5_n_2,
      DOD => NLW_bram_bank3_reg_1920_1983_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1920_1983_0_2_i_1_n_0
    );
bram_bank3_reg_1920_1983_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_1920_1983_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1920_1983_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1920_1983_0_2_i_1_n_0
    );
bram_bank3_reg_1920_1983_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_1920_1983_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1920_1983_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1920_1983_0_2_i_1_n_0
    );
bram_bank3_reg_192_255_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_192_255_0_2_n_0,
      DOB => bram_bank3_reg_192_255_0_2_n_1,
      DOC => bram_bank3_reg_192_255_0_2_n_2,
      DOD => NLW_bram_bank3_reg_192_255_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_192_255_0_2_i_1_n_0
    );
bram_bank3_reg_192_255_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => bram_bank30_out,
      I3 => \wr_ptr_reg[9]_rep_n_0\,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank3_reg_192_255_0_2_i_1_n_0
    );
bram_bank3_reg_192_255_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_192_255_3_5_n_0,
      DOB => bram_bank3_reg_192_255_3_5_n_1,
      DOC => bram_bank3_reg_192_255_3_5_n_2,
      DOD => NLW_bram_bank3_reg_192_255_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_192_255_0_2_i_1_n_0
    );
bram_bank3_reg_192_255_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__3_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_192_255_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_192_255_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_192_255_0_2_i_1_n_0
    );
bram_bank3_reg_192_255_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_192_255_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_192_255_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_192_255_0_2_i_1_n_0
    );
bram_bank3_reg_1984_2047_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_1984_2047_0_2_n_0,
      DOB => bram_bank3_reg_1984_2047_0_2_n_1,
      DOC => bram_bank3_reg_1984_2047_0_2_n_2,
      DOD => NLW_bram_bank3_reg_1984_2047_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1984_2047_0_2_i_1_n_0
    );
bram_bank3_reg_1984_2047_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => bram_bank30_out,
      I1 => \wr_ptr_reg_n_0_[10]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg_n_0_[9]\,
      O => bram_bank3_reg_1984_2047_0_2_i_1_n_0
    );
bram_bank3_reg_1984_2047_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_1984_2047_3_5_n_0,
      DOB => bram_bank3_reg_1984_2047_3_5_n_1,
      DOC => bram_bank3_reg_1984_2047_3_5_n_2,
      DOD => NLW_bram_bank3_reg_1984_2047_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1984_2047_0_2_i_1_n_0
    );
bram_bank3_reg_1984_2047_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_1984_2047_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1984_2047_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1984_2047_0_2_i_1_n_0
    );
bram_bank3_reg_1984_2047_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_1984_2047_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_1984_2047_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_1984_2047_0_2_i_1_n_0
    );
bram_bank3_reg_2048_2111_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_2048_2111_0_2_n_0,
      DOB => bram_bank3_reg_2048_2111_0_2_n_1,
      DOC => bram_bank3_reg_2048_2111_0_2_n_2,
      DOD => NLW_bram_bank3_reg_2048_2111_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2048_2111_0_2_i_1_n_0
    );
bram_bank3_reg_2048_2111_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => bram_bank30_out,
      I3 => bram_bank0_reg_0_63_0_2_i_3_n_0,
      O => bram_bank3_reg_2048_2111_0_2_i_1_n_0
    );
bram_bank3_reg_2048_2111_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_2048_2111_3_5_n_0,
      DOB => bram_bank3_reg_2048_2111_3_5_n_1,
      DOC => bram_bank3_reg_2048_2111_3_5_n_2,
      DOD => NLW_bram_bank3_reg_2048_2111_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2048_2111_0_2_i_1_n_0
    );
bram_bank3_reg_2048_2111_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_2048_2111_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2048_2111_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2048_2111_0_2_i_1_n_0
    );
bram_bank3_reg_2048_2111_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_2048_2111_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2048_2111_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2048_2111_0_2_i_1_n_0
    );
bram_bank3_reg_2112_2175_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_2112_2175_0_2_n_0,
      DOB => bram_bank3_reg_2112_2175_0_2_n_1,
      DOC => bram_bank3_reg_2112_2175_0_2_n_2,
      DOD => NLW_bram_bank3_reg_2112_2175_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2112_2175_0_2_i_1_n_0
    );
bram_bank3_reg_2112_2175_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => bram_bank30_out,
      I3 => bram_bank0_reg_64_127_0_2_i_2_n_0,
      O => bram_bank3_reg_2112_2175_0_2_i_1_n_0
    );
bram_bank3_reg_2112_2175_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_2112_2175_3_5_n_0,
      DOB => bram_bank3_reg_2112_2175_3_5_n_1,
      DOC => bram_bank3_reg_2112_2175_3_5_n_2,
      DOD => NLW_bram_bank3_reg_2112_2175_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2112_2175_0_2_i_1_n_0
    );
bram_bank3_reg_2112_2175_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_2112_2175_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2112_2175_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2112_2175_0_2_i_1_n_0
    );
bram_bank3_reg_2112_2175_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_2112_2175_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2112_2175_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2112_2175_0_2_i_1_n_0
    );
bram_bank3_reg_2176_2239_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_2176_2239_0_2_n_0,
      DOB => bram_bank3_reg_2176_2239_0_2_n_1,
      DOC => bram_bank3_reg_2176_2239_0_2_n_2,
      DOD => NLW_bram_bank3_reg_2176_2239_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2176_2239_0_2_i_1_n_0
    );
bram_bank3_reg_2176_2239_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => bram_bank30_out,
      I3 => bram_bank0_reg_128_191_0_2_i_2_n_0,
      O => bram_bank3_reg_2176_2239_0_2_i_1_n_0
    );
bram_bank3_reg_2176_2239_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_2176_2239_3_5_n_0,
      DOB => bram_bank3_reg_2176_2239_3_5_n_1,
      DOC => bram_bank3_reg_2176_2239_3_5_n_2,
      DOD => NLW_bram_bank3_reg_2176_2239_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2176_2239_0_2_i_1_n_0
    );
bram_bank3_reg_2176_2239_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_2176_2239_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2176_2239_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2176_2239_0_2_i_1_n_0
    );
bram_bank3_reg_2176_2239_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_2176_2239_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2176_2239_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2176_2239_0_2_i_1_n_0
    );
bram_bank3_reg_2240_2303_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_2240_2303_0_2_n_0,
      DOB => bram_bank3_reg_2240_2303_0_2_n_1,
      DOC => bram_bank3_reg_2240_2303_0_2_n_2,
      DOD => NLW_bram_bank3_reg_2240_2303_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2240_2303_0_2_i_1_n_0
    );
bram_bank3_reg_2240_2303_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg_n_0_[7]\,
      I5 => bram_bank3_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank3_reg_2240_2303_0_2_i_1_n_0
    );
bram_bank3_reg_2240_2303_0_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => bram_bank30_out,
      I1 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank3_reg_2240_2303_0_2_i_2_n_0
    );
bram_bank3_reg_2240_2303_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_2240_2303_3_5_n_0,
      DOB => bram_bank3_reg_2240_2303_3_5_n_1,
      DOC => bram_bank3_reg_2240_2303_3_5_n_2,
      DOD => NLW_bram_bank3_reg_2240_2303_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2240_2303_0_2_i_1_n_0
    );
bram_bank3_reg_2240_2303_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_2240_2303_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2240_2303_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2240_2303_0_2_i_1_n_0
    );
bram_bank3_reg_2240_2303_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_2240_2303_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2240_2303_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2240_2303_0_2_i_1_n_0
    );
bram_bank3_reg_2304_2367_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_2304_2367_0_2_n_0,
      DOB => bram_bank3_reg_2304_2367_0_2_n_1,
      DOC => bram_bank3_reg_2304_2367_0_2_n_2,
      DOD => NLW_bram_bank3_reg_2304_2367_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2304_2367_0_2_i_1_n_0
    );
bram_bank3_reg_2304_2367_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => bram_bank30_out,
      I3 => bram_bank0_reg_256_319_0_2_i_2_n_0,
      O => bram_bank3_reg_2304_2367_0_2_i_1_n_0
    );
bram_bank3_reg_2304_2367_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_2304_2367_3_5_n_0,
      DOB => bram_bank3_reg_2304_2367_3_5_n_1,
      DOC => bram_bank3_reg_2304_2367_3_5_n_2,
      DOD => NLW_bram_bank3_reg_2304_2367_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2304_2367_0_2_i_1_n_0
    );
bram_bank3_reg_2304_2367_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_2304_2367_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2304_2367_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2304_2367_0_2_i_1_n_0
    );
bram_bank3_reg_2304_2367_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_2304_2367_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2304_2367_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2304_2367_0_2_i_1_n_0
    );
bram_bank3_reg_2368_2431_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_2368_2431_0_2_n_0,
      DOB => bram_bank3_reg_2368_2431_0_2_n_1,
      DOC => bram_bank3_reg_2368_2431_0_2_n_2,
      DOD => NLW_bram_bank3_reg_2368_2431_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2368_2431_0_2_i_1_n_0
    );
bram_bank3_reg_2368_2431_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => bram_bank3_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank3_reg_2368_2431_0_2_i_1_n_0
    );
bram_bank3_reg_2368_2431_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_2368_2431_3_5_n_0,
      DOB => bram_bank3_reg_2368_2431_3_5_n_1,
      DOC => bram_bank3_reg_2368_2431_3_5_n_2,
      DOD => NLW_bram_bank3_reg_2368_2431_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2368_2431_0_2_i_1_n_0
    );
bram_bank3_reg_2368_2431_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_2368_2431_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2368_2431_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2368_2431_0_2_i_1_n_0
    );
bram_bank3_reg_2368_2431_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_2368_2431_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2368_2431_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2368_2431_0_2_i_1_n_0
    );
bram_bank3_reg_2432_2495_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_2432_2495_0_2_n_0,
      DOB => bram_bank3_reg_2432_2495_0_2_n_1,
      DOC => bram_bank3_reg_2432_2495_0_2_n_2,
      DOD => NLW_bram_bank3_reg_2432_2495_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2432_2495_0_2_i_1_n_0
    );
bram_bank3_reg_2432_2495_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => bram_bank3_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank3_reg_2432_2495_0_2_i_1_n_0
    );
bram_bank3_reg_2432_2495_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_2432_2495_3_5_n_0,
      DOB => bram_bank3_reg_2432_2495_3_5_n_1,
      DOC => bram_bank3_reg_2432_2495_3_5_n_2,
      DOD => NLW_bram_bank3_reg_2432_2495_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2432_2495_0_2_i_1_n_0
    );
bram_bank3_reg_2432_2495_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_2432_2495_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2432_2495_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2432_2495_0_2_i_1_n_0
    );
bram_bank3_reg_2432_2495_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_2432_2495_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2432_2495_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2432_2495_0_2_i_1_n_0
    );
bram_bank3_reg_2496_2559_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_2496_2559_0_2_n_0,
      DOB => bram_bank3_reg_2496_2559_0_2_n_1,
      DOC => bram_bank3_reg_2496_2559_0_2_n_2,
      DOD => NLW_bram_bank3_reg_2496_2559_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2496_2559_0_2_i_1_n_0
    );
bram_bank3_reg_2496_2559_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => bram_bank30_out,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank3_reg_2496_2559_0_2_i_1_n_0
    );
bram_bank3_reg_2496_2559_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_2496_2559_3_5_n_0,
      DOB => bram_bank3_reg_2496_2559_3_5_n_1,
      DOC => bram_bank3_reg_2496_2559_3_5_n_2,
      DOD => NLW_bram_bank3_reg_2496_2559_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2496_2559_0_2_i_1_n_0
    );
bram_bank3_reg_2496_2559_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_2496_2559_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2496_2559_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2496_2559_0_2_i_1_n_0
    );
bram_bank3_reg_2496_2559_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_2496_2559_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2496_2559_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2496_2559_0_2_i_1_n_0
    );
bram_bank3_reg_2560_2623_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_2560_2623_0_2_n_0,
      DOB => bram_bank3_reg_2560_2623_0_2_n_1,
      DOC => bram_bank3_reg_2560_2623_0_2_n_2,
      DOD => NLW_bram_bank3_reg_2560_2623_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2560_2623_0_2_i_1_n_0
    );
bram_bank3_reg_2560_2623_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg[9]_rep_n_0\,
      I2 => bram_bank30_out,
      I3 => bram_bank0_reg_512_575_0_2_i_2_n_0,
      O => bram_bank3_reg_2560_2623_0_2_i_1_n_0
    );
bram_bank3_reg_2560_2623_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_2560_2623_3_5_n_0,
      DOB => bram_bank3_reg_2560_2623_3_5_n_1,
      DOC => bram_bank3_reg_2560_2623_3_5_n_2,
      DOD => NLW_bram_bank3_reg_2560_2623_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2560_2623_0_2_i_1_n_0
    );
bram_bank3_reg_2560_2623_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_2560_2623_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2560_2623_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2560_2623_0_2_i_1_n_0
    );
bram_bank3_reg_2560_2623_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_2560_2623_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2560_2623_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2560_2623_0_2_i_1_n_0
    );
bram_bank3_reg_256_319_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_256_319_0_2_n_0,
      DOB => bram_bank3_reg_256_319_0_2_n_1,
      DOC => bram_bank3_reg_256_319_0_2_n_2,
      DOD => NLW_bram_bank3_reg_256_319_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_256_319_0_2_i_1_n_0
    );
bram_bank3_reg_256_319_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      I2 => bram_bank30_out,
      I3 => bram_bank0_reg_256_319_0_2_i_2_n_0,
      O => bram_bank3_reg_256_319_0_2_i_1_n_0
    );
bram_bank3_reg_256_319_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_256_319_3_5_n_0,
      DOB => bram_bank3_reg_256_319_3_5_n_1,
      DOC => bram_bank3_reg_256_319_3_5_n_2,
      DOD => NLW_bram_bank3_reg_256_319_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_256_319_0_2_i_1_n_0
    );
bram_bank3_reg_256_319_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__3_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_256_319_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_256_319_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_256_319_0_2_i_1_n_0
    );
bram_bank3_reg_256_319_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_256_319_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_256_319_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_256_319_0_2_i_1_n_0
    );
bram_bank3_reg_2624_2687_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_2624_2687_0_2_n_0,
      DOB => bram_bank3_reg_2624_2687_0_2_n_1,
      DOC => bram_bank3_reg_2624_2687_0_2_n_2,
      DOD => NLW_bram_bank3_reg_2624_2687_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2624_2687_0_2_i_1_n_0
    );
bram_bank3_reg_2624_2687_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => bram_bank3_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank3_reg_2624_2687_0_2_i_1_n_0
    );
bram_bank3_reg_2624_2687_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_2624_2687_3_5_n_0,
      DOB => bram_bank3_reg_2624_2687_3_5_n_1,
      DOC => bram_bank3_reg_2624_2687_3_5_n_2,
      DOD => NLW_bram_bank3_reg_2624_2687_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2624_2687_0_2_i_1_n_0
    );
bram_bank3_reg_2624_2687_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_2624_2687_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2624_2687_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2624_2687_0_2_i_1_n_0
    );
bram_bank3_reg_2624_2687_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_2624_2687_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2624_2687_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2624_2687_0_2_i_1_n_0
    );
bram_bank3_reg_2688_2751_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_2688_2751_0_2_n_0,
      DOB => bram_bank3_reg_2688_2751_0_2_n_1,
      DOC => bram_bank3_reg_2688_2751_0_2_n_2,
      DOD => NLW_bram_bank3_reg_2688_2751_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2688_2751_0_2_i_1_n_0
    );
bram_bank3_reg_2688_2751_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => bram_bank3_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank3_reg_2688_2751_0_2_i_1_n_0
    );
bram_bank3_reg_2688_2751_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_2688_2751_3_5_n_0,
      DOB => bram_bank3_reg_2688_2751_3_5_n_1,
      DOC => bram_bank3_reg_2688_2751_3_5_n_2,
      DOD => NLW_bram_bank3_reg_2688_2751_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2688_2751_0_2_i_1_n_0
    );
bram_bank3_reg_2688_2751_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_2688_2751_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2688_2751_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2688_2751_0_2_i_1_n_0
    );
bram_bank3_reg_2688_2751_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_2688_2751_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2688_2751_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2688_2751_0_2_i_1_n_0
    );
bram_bank3_reg_2752_2815_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_2752_2815_0_2_n_0,
      DOB => bram_bank3_reg_2752_2815_0_2_n_1,
      DOC => bram_bank3_reg_2752_2815_0_2_n_2,
      DOD => NLW_bram_bank3_reg_2752_2815_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2752_2815_0_2_i_1_n_0
    );
bram_bank3_reg_2752_2815_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => bram_bank30_out,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank3_reg_2752_2815_0_2_i_1_n_0
    );
bram_bank3_reg_2752_2815_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_2752_2815_3_5_n_0,
      DOB => bram_bank3_reg_2752_2815_3_5_n_1,
      DOC => bram_bank3_reg_2752_2815_3_5_n_2,
      DOD => NLW_bram_bank3_reg_2752_2815_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2752_2815_0_2_i_1_n_0
    );
bram_bank3_reg_2752_2815_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_2752_2815_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2752_2815_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2752_2815_0_2_i_1_n_0
    );
bram_bank3_reg_2752_2815_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_2752_2815_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2752_2815_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2752_2815_0_2_i_1_n_0
    );
bram_bank3_reg_2816_2879_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_2816_2879_0_2_n_0,
      DOB => bram_bank3_reg_2816_2879_0_2_n_1,
      DOC => bram_bank3_reg_2816_2879_0_2_n_2,
      DOD => NLW_bram_bank3_reg_2816_2879_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2816_2879_0_2_i_1_n_0
    );
bram_bank3_reg_2816_2879_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => bram_bank3_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank3_reg_2816_2879_0_2_i_1_n_0
    );
bram_bank3_reg_2816_2879_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_2816_2879_3_5_n_0,
      DOB => bram_bank3_reg_2816_2879_3_5_n_1,
      DOC => bram_bank3_reg_2816_2879_3_5_n_2,
      DOD => NLW_bram_bank3_reg_2816_2879_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2816_2879_0_2_i_1_n_0
    );
bram_bank3_reg_2816_2879_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_2816_2879_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2816_2879_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2816_2879_0_2_i_1_n_0
    );
bram_bank3_reg_2816_2879_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_2816_2879_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2816_2879_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2816_2879_0_2_i_1_n_0
    );
bram_bank3_reg_2880_2943_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_2880_2943_0_2_n_0,
      DOB => bram_bank3_reg_2880_2943_0_2_n_1,
      DOC => bram_bank3_reg_2880_2943_0_2_n_2,
      DOD => NLW_bram_bank3_reg_2880_2943_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2880_2943_0_2_i_1_n_0
    );
bram_bank3_reg_2880_2943_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => bram_bank30_out,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => bram_bank0_reg_832_895_0_2_i_2_n_0,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank3_reg_2880_2943_0_2_i_1_n_0
    );
bram_bank3_reg_2880_2943_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_2880_2943_3_5_n_0,
      DOB => bram_bank3_reg_2880_2943_3_5_n_1,
      DOC => bram_bank3_reg_2880_2943_3_5_n_2,
      DOD => NLW_bram_bank3_reg_2880_2943_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2880_2943_0_2_i_1_n_0
    );
bram_bank3_reg_2880_2943_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_2880_2943_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2880_2943_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2880_2943_0_2_i_1_n_0
    );
bram_bank3_reg_2880_2943_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_2880_2943_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2880_2943_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2880_2943_0_2_i_1_n_0
    );
bram_bank3_reg_2944_3007_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_2944_3007_0_2_n_0,
      DOB => bram_bank3_reg_2944_3007_0_2_n_1,
      DOC => bram_bank3_reg_2944_3007_0_2_n_2,
      DOD => NLW_bram_bank3_reg_2944_3007_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2944_3007_0_2_i_1_n_0
    );
bram_bank3_reg_2944_3007_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => bram_bank30_out,
      I2 => \wr_ptr_reg[10]_rep_n_0\,
      I3 => bram_bank0_reg_896_959_0_2_i_2_n_0,
      I4 => \wr_ptr_reg[9]_rep_n_0\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank3_reg_2944_3007_0_2_i_1_n_0
    );
bram_bank3_reg_2944_3007_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_2944_3007_3_5_n_0,
      DOB => bram_bank3_reg_2944_3007_3_5_n_1,
      DOC => bram_bank3_reg_2944_3007_3_5_n_2,
      DOD => NLW_bram_bank3_reg_2944_3007_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2944_3007_0_2_i_1_n_0
    );
bram_bank3_reg_2944_3007_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_2944_3007_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2944_3007_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2944_3007_0_2_i_1_n_0
    );
bram_bank3_reg_2944_3007_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_2944_3007_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_2944_3007_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_2944_3007_0_2_i_1_n_0
    );
bram_bank3_reg_3008_3071_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_3008_3071_0_2_n_0,
      DOB => bram_bank3_reg_3008_3071_0_2_n_1,
      DOC => bram_bank3_reg_3008_3071_0_2_n_2,
      DOD => NLW_bram_bank3_reg_3008_3071_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3008_3071_0_2_i_1_n_0
    );
bram_bank3_reg_3008_3071_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => bram_bank3_reg_2240_2303_0_2_i_2_n_0,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[6]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank3_reg_3008_3071_0_2_i_1_n_0
    );
bram_bank3_reg_3008_3071_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_3008_3071_3_5_n_0,
      DOB => bram_bank3_reg_3008_3071_3_5_n_1,
      DOC => bram_bank3_reg_3008_3071_3_5_n_2,
      DOD => NLW_bram_bank3_reg_3008_3071_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3008_3071_0_2_i_1_n_0
    );
bram_bank3_reg_3008_3071_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_3008_3071_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3008_3071_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3008_3071_0_2_i_1_n_0
    );
bram_bank3_reg_3008_3071_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_3008_3071_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3008_3071_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3008_3071_0_2_i_1_n_0
    );
bram_bank3_reg_3072_3135_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_3072_3135_0_2_n_0,
      DOB => bram_bank3_reg_3072_3135_0_2_n_1,
      DOC => bram_bank3_reg_3072_3135_0_2_n_2,
      DOD => NLW_bram_bank3_reg_3072_3135_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3072_3135_0_2_i_1_n_0
    );
bram_bank3_reg_3072_3135_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[11]\,
      I1 => \wr_ptr_reg_n_0_[10]\,
      I2 => bram_bank30_out,
      I3 => bram_bank0_reg_0_63_0_2_i_3_n_0,
      O => bram_bank3_reg_3072_3135_0_2_i_1_n_0
    );
bram_bank3_reg_3072_3135_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_3072_3135_3_5_n_0,
      DOB => bram_bank3_reg_3072_3135_3_5_n_1,
      DOC => bram_bank3_reg_3072_3135_3_5_n_2,
      DOD => NLW_bram_bank3_reg_3072_3135_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3072_3135_0_2_i_1_n_0
    );
bram_bank3_reg_3072_3135_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_3072_3135_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3072_3135_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3072_3135_0_2_i_1_n_0
    );
bram_bank3_reg_3072_3135_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_3072_3135_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3072_3135_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3072_3135_0_2_i_1_n_0
    );
bram_bank3_reg_3136_3199_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_3136_3199_0_2_n_0,
      DOB => bram_bank3_reg_3136_3199_0_2_n_1,
      DOC => bram_bank3_reg_3136_3199_0_2_n_2,
      DOD => NLW_bram_bank3_reg_3136_3199_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3136_3199_0_2_i_1_n_0
    );
bram_bank3_reg_3136_3199_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg[9]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => bram_bank3_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank3_reg_3136_3199_0_2_i_1_n_0
    );
bram_bank3_reg_3136_3199_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_3136_3199_3_5_n_0,
      DOB => bram_bank3_reg_3136_3199_3_5_n_1,
      DOC => bram_bank3_reg_3136_3199_3_5_n_2,
      DOD => NLW_bram_bank3_reg_3136_3199_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3136_3199_0_2_i_1_n_0
    );
bram_bank3_reg_3136_3199_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_3136_3199_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3136_3199_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3136_3199_0_2_i_1_n_0
    );
bram_bank3_reg_3136_3199_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_3136_3199_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3136_3199_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3136_3199_0_2_i_1_n_0
    );
bram_bank3_reg_3200_3263_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_3200_3263_0_2_n_0,
      DOB => bram_bank3_reg_3200_3263_0_2_n_1,
      DOC => bram_bank3_reg_3200_3263_0_2_n_2,
      DOD => NLW_bram_bank3_reg_3200_3263_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3200_3263_0_2_i_1_n_0
    );
bram_bank3_reg_3200_3263_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg[9]_rep_n_0\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => bram_bank3_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank3_reg_3200_3263_0_2_i_1_n_0
    );
bram_bank3_reg_3200_3263_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_3200_3263_3_5_n_0,
      DOB => bram_bank3_reg_3200_3263_3_5_n_1,
      DOC => bram_bank3_reg_3200_3263_3_5_n_2,
      DOD => NLW_bram_bank3_reg_3200_3263_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3200_3263_0_2_i_1_n_0
    );
bram_bank3_reg_3200_3263_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_3200_3263_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3200_3263_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3200_3263_0_2_i_1_n_0
    );
bram_bank3_reg_3200_3263_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_3200_3263_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3200_3263_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3200_3263_0_2_i_1_n_0
    );
bram_bank3_reg_320_383_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_320_383_0_2_n_0,
      DOB => bram_bank3_reg_320_383_0_2_n_1,
      DOC => bram_bank3_reg_320_383_0_2_n_2,
      DOD => NLW_bram_bank3_reg_320_383_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_320_383_0_2_i_1_n_0
    );
bram_bank3_reg_320_383_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => bram_bank30_out,
      I3 => \wr_ptr_reg[9]_rep_n_0\,
      I4 => \wr_ptr_reg_n_0_[7]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank3_reg_320_383_0_2_i_1_n_0
    );
bram_bank3_reg_320_383_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_320_383_3_5_n_0,
      DOB => bram_bank3_reg_320_383_3_5_n_1,
      DOC => bram_bank3_reg_320_383_3_5_n_2,
      DOD => NLW_bram_bank3_reg_320_383_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_320_383_0_2_i_1_n_0
    );
bram_bank3_reg_320_383_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__3_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_320_383_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_320_383_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_320_383_0_2_i_1_n_0
    );
bram_bank3_reg_320_383_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_320_383_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_320_383_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_320_383_0_2_i_1_n_0
    );
bram_bank3_reg_3264_3327_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_3264_3327_0_2_n_0,
      DOB => bram_bank3_reg_3264_3327_0_2_n_1,
      DOC => bram_bank3_reg_3264_3327_0_2_n_2,
      DOD => NLW_bram_bank3_reg_3264_3327_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3264_3327_0_2_i_1_n_0
    );
bram_bank3_reg_3264_3327_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => bram_bank30_out,
      I2 => \wr_ptr_reg[9]_rep_n_0\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank3_reg_3264_3327_0_2_i_1_n_0
    );
bram_bank3_reg_3264_3327_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_3264_3327_3_5_n_0,
      DOB => bram_bank3_reg_3264_3327_3_5_n_1,
      DOC => bram_bank3_reg_3264_3327_3_5_n_2,
      DOD => NLW_bram_bank3_reg_3264_3327_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3264_3327_0_2_i_1_n_0
    );
bram_bank3_reg_3264_3327_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_3264_3327_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3264_3327_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3264_3327_0_2_i_1_n_0
    );
bram_bank3_reg_3264_3327_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_3264_3327_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3264_3327_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3264_3327_0_2_i_1_n_0
    );
bram_bank3_reg_3328_3391_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_3328_3391_0_2_n_0,
      DOB => bram_bank3_reg_3328_3391_0_2_n_1,
      DOC => bram_bank3_reg_3328_3391_0_2_n_2,
      DOD => NLW_bram_bank3_reg_3328_3391_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3328_3391_0_2_i_1_n_0
    );
bram_bank3_reg_3328_3391_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg_n_0_[9]\,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => bram_bank3_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank3_reg_3328_3391_0_2_i_1_n_0
    );
bram_bank3_reg_3328_3391_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_3328_3391_3_5_n_0,
      DOB => bram_bank3_reg_3328_3391_3_5_n_1,
      DOC => bram_bank3_reg_3328_3391_3_5_n_2,
      DOD => NLW_bram_bank3_reg_3328_3391_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3328_3391_0_2_i_1_n_0
    );
bram_bank3_reg_3328_3391_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_3328_3391_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3328_3391_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3328_3391_0_2_i_1_n_0
    );
bram_bank3_reg_3328_3391_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_3328_3391_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3328_3391_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3328_3391_0_2_i_1_n_0
    );
bram_bank3_reg_3392_3455_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_3392_3455_0_2_n_0,
      DOB => bram_bank3_reg_3392_3455_0_2_n_1,
      DOC => bram_bank3_reg_3392_3455_0_2_n_2,
      DOD => NLW_bram_bank3_reg_3392_3455_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3392_3455_0_2_i_1_n_0
    );
bram_bank3_reg_3392_3455_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => bram_bank30_out,
      I2 => \wr_ptr_reg_n_0_[9]\,
      I3 => bram_bank0_reg_832_895_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank3_reg_3392_3455_0_2_i_1_n_0
    );
bram_bank3_reg_3392_3455_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_3392_3455_3_5_n_0,
      DOB => bram_bank3_reg_3392_3455_3_5_n_1,
      DOC => bram_bank3_reg_3392_3455_3_5_n_2,
      DOD => NLW_bram_bank3_reg_3392_3455_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3392_3455_0_2_i_1_n_0
    );
bram_bank3_reg_3392_3455_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_3392_3455_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3392_3455_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3392_3455_0_2_i_1_n_0
    );
bram_bank3_reg_3392_3455_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_3392_3455_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3392_3455_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3392_3455_0_2_i_1_n_0
    );
bram_bank3_reg_3456_3519_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_3456_3519_0_2_n_0,
      DOB => bram_bank3_reg_3456_3519_0_2_n_1,
      DOC => bram_bank3_reg_3456_3519_0_2_n_2,
      DOD => NLW_bram_bank3_reg_3456_3519_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3456_3519_0_2_i_1_n_0
    );
bram_bank3_reg_3456_3519_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => bram_bank30_out,
      I2 => \wr_ptr_reg_n_0_[9]\,
      I3 => bram_bank0_reg_896_959_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank3_reg_3456_3519_0_2_i_1_n_0
    );
bram_bank3_reg_3456_3519_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_3456_3519_3_5_n_0,
      DOB => bram_bank3_reg_3456_3519_3_5_n_1,
      DOC => bram_bank3_reg_3456_3519_3_5_n_2,
      DOD => NLW_bram_bank3_reg_3456_3519_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3456_3519_0_2_i_1_n_0
    );
bram_bank3_reg_3456_3519_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_3456_3519_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3456_3519_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3456_3519_0_2_i_1_n_0
    );
bram_bank3_reg_3456_3519_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_3456_3519_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3456_3519_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3456_3519_0_2_i_1_n_0
    );
bram_bank3_reg_3520_3583_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_3520_3583_0_2_n_0,
      DOB => bram_bank3_reg_3520_3583_0_2_n_1,
      DOC => bram_bank3_reg_3520_3583_0_2_n_2,
      DOD => NLW_bram_bank3_reg_3520_3583_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3520_3583_0_2_i_1_n_0
    );
bram_bank3_reg_3520_3583_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => bram_bank3_reg_2240_2303_0_2_i_2_n_0,
      I1 => \wr_ptr_reg_n_0_[9]\,
      I2 => \wr_ptr_reg_n_0_[6]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank3_reg_3520_3583_0_2_i_1_n_0
    );
bram_bank3_reg_3520_3583_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_3520_3583_3_5_n_0,
      DOB => bram_bank3_reg_3520_3583_3_5_n_1,
      DOC => bram_bank3_reg_3520_3583_3_5_n_2,
      DOD => NLW_bram_bank3_reg_3520_3583_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3520_3583_0_2_i_1_n_0
    );
bram_bank3_reg_3520_3583_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_3520_3583_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3520_3583_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3520_3583_0_2_i_1_n_0
    );
bram_bank3_reg_3520_3583_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_3520_3583_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3520_3583_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3520_3583_0_2_i_1_n_0
    );
bram_bank3_reg_3584_3647_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_3584_3647_0_2_n_0,
      DOB => bram_bank3_reg_3584_3647_0_2_n_1,
      DOC => bram_bank3_reg_3584_3647_0_2_n_2,
      DOD => NLW_bram_bank3_reg_3584_3647_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3584_3647_0_2_i_1_n_0
    );
bram_bank3_reg_3584_3647_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg_n_0_[8]\,
      I3 => \wr_ptr_reg_n_0_[9]\,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => bram_bank3_reg_2240_2303_0_2_i_2_n_0,
      O => bram_bank3_reg_3584_3647_0_2_i_1_n_0
    );
bram_bank3_reg_3584_3647_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_3584_3647_3_5_n_0,
      DOB => bram_bank3_reg_3584_3647_3_5_n_1,
      DOC => bram_bank3_reg_3584_3647_3_5_n_2,
      DOD => NLW_bram_bank3_reg_3584_3647_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3584_3647_0_2_i_1_n_0
    );
bram_bank3_reg_3584_3647_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_3584_3647_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3584_3647_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3584_3647_0_2_i_1_n_0
    );
bram_bank3_reg_3584_3647_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_3584_3647_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3584_3647_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3584_3647_0_2_i_1_n_0
    );
bram_bank3_reg_3648_3711_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_3648_3711_0_2_n_0,
      DOB => bram_bank3_reg_3648_3711_0_2_n_1,
      DOC => bram_bank3_reg_3648_3711_0_2_n_2,
      DOD => NLW_bram_bank3_reg_3648_3711_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3648_3711_0_2_i_1_n_0
    );
bram_bank3_reg_3648_3711_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[7]\,
      I1 => bram_bank30_out,
      I2 => \wr_ptr_reg_n_0_[8]\,
      I3 => \wr_ptr_reg_n_0_[6]\,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => bram_bank0_reg_3648_3711_0_2_i_2_n_0,
      O => bram_bank3_reg_3648_3711_0_2_i_1_n_0
    );
bram_bank3_reg_3648_3711_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_3648_3711_3_5_n_0,
      DOB => bram_bank3_reg_3648_3711_3_5_n_1,
      DOC => bram_bank3_reg_3648_3711_3_5_n_2,
      DOD => NLW_bram_bank3_reg_3648_3711_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3648_3711_0_2_i_1_n_0
    );
bram_bank3_reg_3648_3711_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_3648_3711_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3648_3711_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3648_3711_0_2_i_1_n_0
    );
bram_bank3_reg_3648_3711_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_3648_3711_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3648_3711_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3648_3711_0_2_i_1_n_0
    );
bram_bank3_reg_3712_3775_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_3712_3775_0_2_n_0,
      DOB => bram_bank3_reg_3712_3775_0_2_n_1,
      DOC => bram_bank3_reg_3712_3775_0_2_n_2,
      DOD => NLW_bram_bank3_reg_3712_3775_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3712_3775_0_2_i_1_n_0
    );
bram_bank3_reg_3712_3775_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => bram_bank30_out,
      I2 => \wr_ptr_reg_n_0_[8]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => bram_bank0_reg_3648_3711_0_2_i_2_n_0,
      O => bram_bank3_reg_3712_3775_0_2_i_1_n_0
    );
bram_bank3_reg_3712_3775_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_3712_3775_3_5_n_0,
      DOB => bram_bank3_reg_3712_3775_3_5_n_1,
      DOC => bram_bank3_reg_3712_3775_3_5_n_2,
      DOD => NLW_bram_bank3_reg_3712_3775_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3712_3775_0_2_i_1_n_0
    );
bram_bank3_reg_3712_3775_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_3712_3775_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3712_3775_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3712_3775_0_2_i_1_n_0
    );
bram_bank3_reg_3712_3775_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_3712_3775_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3712_3775_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3712_3775_0_2_i_1_n_0
    );
bram_bank3_reg_3776_3839_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_3776_3839_0_2_n_0,
      DOB => bram_bank3_reg_3776_3839_0_2_n_1,
      DOC => bram_bank3_reg_3776_3839_0_2_n_2,
      DOD => NLW_bram_bank3_reg_3776_3839_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3776_3839_0_2_i_1_n_0
    );
bram_bank3_reg_3776_3839_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => bram_bank3_reg_2240_2303_0_2_i_2_n_0,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => \wr_ptr_reg_n_0_[6]\,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank3_reg_3776_3839_0_2_i_1_n_0
    );
bram_bank3_reg_3776_3839_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_3776_3839_3_5_n_0,
      DOB => bram_bank3_reg_3776_3839_3_5_n_1,
      DOC => bram_bank3_reg_3776_3839_3_5_n_2,
      DOD => NLW_bram_bank3_reg_3776_3839_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3776_3839_0_2_i_1_n_0
    );
bram_bank3_reg_3776_3839_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_3776_3839_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3776_3839_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3776_3839_0_2_i_1_n_0
    );
bram_bank3_reg_3776_3839_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_3776_3839_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3776_3839_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3776_3839_0_2_i_1_n_0
    );
bram_bank3_reg_3840_3903_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_3840_3903_0_2_n_0,
      DOB => bram_bank3_reg_3840_3903_0_2_n_1,
      DOC => bram_bank3_reg_3840_3903_0_2_n_2,
      DOD => NLW_bram_bank3_reg_3840_3903_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3840_3903_0_2_i_1_n_0
    );
bram_bank3_reg_3840_3903_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => bram_bank30_out,
      I2 => \wr_ptr_reg_n_0_[7]\,
      I3 => bram_bank0_reg_1792_1855_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[10]\,
      I5 => \wr_ptr_reg_n_0_[11]\,
      O => bram_bank3_reg_3840_3903_0_2_i_1_n_0
    );
bram_bank3_reg_3840_3903_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_3840_3903_3_5_n_0,
      DOB => bram_bank3_reg_3840_3903_3_5_n_1,
      DOC => bram_bank3_reg_3840_3903_3_5_n_2,
      DOD => NLW_bram_bank3_reg_3840_3903_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3840_3903_0_2_i_1_n_0
    );
bram_bank3_reg_3840_3903_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_3840_3903_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3840_3903_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3840_3903_0_2_i_1_n_0
    );
bram_bank3_reg_3840_3903_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_3840_3903_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3840_3903_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3840_3903_0_2_i_1_n_0
    );
bram_bank3_reg_384_447_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_384_447_0_2_n_0,
      DOB => bram_bank3_reg_384_447_0_2_n_1,
      DOC => bram_bank3_reg_384_447_0_2_n_2,
      DOD => NLW_bram_bank3_reg_384_447_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_384_447_0_2_i_1_n_0
    );
bram_bank3_reg_384_447_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => bram_bank30_out,
      I3 => \wr_ptr_reg[9]_rep_n_0\,
      I4 => \wr_ptr_reg_n_0_[6]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank3_reg_384_447_0_2_i_1_n_0
    );
bram_bank3_reg_384_447_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_384_447_3_5_n_0,
      DOB => bram_bank3_reg_384_447_3_5_n_1,
      DOC => bram_bank3_reg_384_447_3_5_n_2,
      DOD => NLW_bram_bank3_reg_384_447_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_384_447_0_2_i_1_n_0
    );
bram_bank3_reg_384_447_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__3_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_384_447_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_384_447_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_384_447_0_2_i_1_n_0
    );
bram_bank3_reg_384_447_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_384_447_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_384_447_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_384_447_0_2_i_1_n_0
    );
bram_bank3_reg_3904_3967_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_3904_3967_0_2_n_0,
      DOB => bram_bank3_reg_3904_3967_0_2_n_1,
      DOC => bram_bank3_reg_3904_3967_0_2_n_2,
      DOD => NLW_bram_bank3_reg_3904_3967_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3904_3967_0_2_i_1_n_0
    );
bram_bank3_reg_3904_3967_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => bram_bank3_reg_2240_2303_0_2_i_2_n_0,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg_n_0_[6]\,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank3_reg_3904_3967_0_2_i_1_n_0
    );
bram_bank3_reg_3904_3967_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_3904_3967_3_5_n_0,
      DOB => bram_bank3_reg_3904_3967_3_5_n_1,
      DOC => bram_bank3_reg_3904_3967_3_5_n_2,
      DOD => NLW_bram_bank3_reg_3904_3967_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3904_3967_0_2_i_1_n_0
    );
bram_bank3_reg_3904_3967_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_3904_3967_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3904_3967_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3904_3967_0_2_i_1_n_0
    );
bram_bank3_reg_3904_3967_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_3904_3967_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3904_3967_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3904_3967_0_2_i_1_n_0
    );
bram_bank3_reg_3968_4031_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_3968_4031_0_2_n_0,
      DOB => bram_bank3_reg_3968_4031_0_2_n_1,
      DOC => bram_bank3_reg_3968_4031_0_2_n_2,
      DOD => NLW_bram_bank3_reg_3968_4031_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3968_4031_0_2_i_1_n_0
    );
bram_bank3_reg_3968_4031_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => bram_bank3_reg_2240_2303_0_2_i_2_n_0,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => \wr_ptr_reg_n_0_[7]\,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg_n_0_[9]\,
      I5 => \wr_ptr_reg_n_0_[10]\,
      O => bram_bank3_reg_3968_4031_0_2_i_1_n_0
    );
bram_bank3_reg_3968_4031_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_3968_4031_3_5_n_0,
      DOB => bram_bank3_reg_3968_4031_3_5_n_1,
      DOC => bram_bank3_reg_3968_4031_3_5_n_2,
      DOD => NLW_bram_bank3_reg_3968_4031_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3968_4031_0_2_i_1_n_0
    );
bram_bank3_reg_3968_4031_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_3968_4031_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3968_4031_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3968_4031_0_2_i_1_n_0
    );
bram_bank3_reg_3968_4031_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_3968_4031_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_3968_4031_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_3968_4031_0_2_i_1_n_0
    );
bram_bank3_reg_4032_4095_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__2_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_4032_4095_0_2_n_0,
      DOB => bram_bank3_reg_4032_4095_0_2_n_1,
      DOC => bram_bank3_reg_4032_4095_0_2_n_2,
      DOD => NLW_bram_bank3_reg_4032_4095_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_4032_4095_0_2_i_1_n_0
    );
bram_bank3_reg_4032_4095_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => bram_bank30_out,
      I1 => \wr_ptr_reg_n_0_[10]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg_n_0_[9]\,
      O => bram_bank3_reg_4032_4095_0_2_i_1_n_0
    );
bram_bank3_reg_4032_4095_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_4032_4095_3_5_n_0,
      DOB => bram_bank3_reg_4032_4095_3_5_n_1,
      DOC => bram_bank3_reg_4032_4095_3_5_n_2,
      DOD => NLW_bram_bank3_reg_4032_4095_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_4032_4095_0_2_i_1_n_0
    );
bram_bank3_reg_4032_4095_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__3_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_4032_4095_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_4032_4095_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_4032_4095_0_2_i_1_n_0
    );
bram_bank3_reg_4032_4095_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_4032_4095_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_4032_4095_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_4032_4095_0_2_i_1_n_0
    );
bram_bank3_reg_448_511_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_448_511_0_2_n_0,
      DOB => bram_bank3_reg_448_511_0_2_n_1,
      DOC => bram_bank3_reg_448_511_0_2_n_2,
      DOD => NLW_bram_bank3_reg_448_511_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_448_511_0_2_i_1_n_0
    );
bram_bank3_reg_448_511_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => bram_bank30_out,
      I5 => \wr_ptr_reg_n_0_[8]\,
      O => bram_bank3_reg_448_511_0_2_i_1_n_0
    );
bram_bank3_reg_448_511_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_448_511_3_5_n_0,
      DOB => bram_bank3_reg_448_511_3_5_n_1,
      DOC => bram_bank3_reg_448_511_3_5_n_2,
      DOD => NLW_bram_bank3_reg_448_511_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_448_511_0_2_i_1_n_0
    );
bram_bank3_reg_448_511_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__3_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_448_511_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_448_511_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_448_511_0_2_i_1_n_0
    );
bram_bank3_reg_448_511_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_448_511_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_448_511_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_448_511_0_2_i_1_n_0
    );
bram_bank3_reg_512_575_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_512_575_0_2_n_0,
      DOB => bram_bank3_reg_512_575_0_2_n_1,
      DOC => bram_bank3_reg_512_575_0_2_n_2,
      DOD => NLW_bram_bank3_reg_512_575_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_512_575_0_2_i_1_n_0
    );
bram_bank3_reg_512_575_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      I2 => bram_bank30_out,
      I3 => bram_bank0_reg_512_575_0_2_i_2_n_0,
      O => bram_bank3_reg_512_575_0_2_i_1_n_0
    );
bram_bank3_reg_512_575_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_512_575_3_5_n_0,
      DOB => bram_bank3_reg_512_575_3_5_n_1,
      DOC => bram_bank3_reg_512_575_3_5_n_2,
      DOD => NLW_bram_bank3_reg_512_575_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_512_575_0_2_i_1_n_0
    );
bram_bank3_reg_512_575_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__3_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_512_575_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_512_575_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_512_575_0_2_i_1_n_0
    );
bram_bank3_reg_512_575_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_512_575_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_512_575_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_512_575_0_2_i_1_n_0
    );
bram_bank3_reg_576_639_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_576_639_0_2_n_0,
      DOB => bram_bank3_reg_576_639_0_2_n_1,
      DOC => bram_bank3_reg_576_639_0_2_n_2,
      DOD => NLW_bram_bank3_reg_576_639_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_576_639_0_2_i_1_n_0
    );
bram_bank3_reg_576_639_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => bram_bank30_out,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg_n_0_[7]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank3_reg_576_639_0_2_i_1_n_0
    );
bram_bank3_reg_576_639_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_576_639_3_5_n_0,
      DOB => bram_bank3_reg_576_639_3_5_n_1,
      DOC => bram_bank3_reg_576_639_3_5_n_2,
      DOD => NLW_bram_bank3_reg_576_639_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_576_639_0_2_i_1_n_0
    );
bram_bank3_reg_576_639_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__3_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_576_639_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_576_639_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_576_639_0_2_i_1_n_0
    );
bram_bank3_reg_576_639_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_576_639_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_576_639_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_576_639_0_2_i_1_n_0
    );
bram_bank3_reg_640_703_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_640_703_0_2_n_0,
      DOB => bram_bank3_reg_640_703_0_2_n_1,
      DOC => bram_bank3_reg_640_703_0_2_n_2,
      DOD => NLW_bram_bank3_reg_640_703_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_640_703_0_2_i_1_n_0
    );
bram_bank3_reg_640_703_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => bram_bank30_out,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => \wr_ptr_reg_n_0_[6]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank3_reg_640_703_0_2_i_1_n_0
    );
bram_bank3_reg_640_703_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_640_703_3_5_n_0,
      DOB => bram_bank3_reg_640_703_3_5_n_1,
      DOC => bram_bank3_reg_640_703_3_5_n_2,
      DOD => NLW_bram_bank3_reg_640_703_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_640_703_0_2_i_1_n_0
    );
bram_bank3_reg_640_703_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__3_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_640_703_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_640_703_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_640_703_0_2_i_1_n_0
    );
bram_bank3_reg_640_703_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_640_703_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_640_703_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_640_703_0_2_i_1_n_0
    );
bram_bank3_reg_64_127_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_64_127_0_2_n_0,
      DOB => bram_bank3_reg_64_127_0_2_n_1,
      DOC => bram_bank3_reg_64_127_0_2_n_2,
      DOD => NLW_bram_bank3_reg_64_127_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_64_127_0_2_i_1_n_0
    );
bram_bank3_reg_64_127_0_2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => \wr_ptr_reg_n_0_[11]\,
      I2 => bram_bank30_out,
      I3 => bram_bank0_reg_64_127_0_2_i_2_n_0,
      O => bram_bank3_reg_64_127_0_2_i_1_n_0
    );
bram_bank3_reg_64_127_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_64_127_3_5_n_0,
      DOB => bram_bank3_reg_64_127_3_5_n_1,
      DOC => bram_bank3_reg_64_127_3_5_n_2,
      DOD => NLW_bram_bank3_reg_64_127_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_64_127_0_2_i_1_n_0
    );
bram_bank3_reg_64_127_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__3_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_64_127_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_64_127_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_64_127_0_2_i_1_n_0
    );
bram_bank3_reg_64_127_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_64_127_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_64_127_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_64_127_0_2_i_1_n_0
    );
bram_bank3_reg_704_767_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_704_767_0_2_n_0,
      DOB => bram_bank3_reg_704_767_0_2_n_1,
      DOC => bram_bank3_reg_704_767_0_2_n_2,
      DOD => NLW_bram_bank3_reg_704_767_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_704_767_0_2_i_1_n_0
    );
bram_bank3_reg_704_767_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[8]\,
      I1 => \wr_ptr_reg[10]_rep_n_0\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => bram_bank30_out,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank3_reg_704_767_0_2_i_1_n_0
    );
bram_bank3_reg_704_767_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_704_767_3_5_n_0,
      DOB => bram_bank3_reg_704_767_3_5_n_1,
      DOC => bram_bank3_reg_704_767_3_5_n_2,
      DOD => NLW_bram_bank3_reg_704_767_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_704_767_0_2_i_1_n_0
    );
bram_bank3_reg_704_767_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__3_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_704_767_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_704_767_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_704_767_0_2_i_1_n_0
    );
bram_bank3_reg_704_767_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_704_767_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_704_767_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_704_767_0_2_i_1_n_0
    );
bram_bank3_reg_768_831_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_768_831_0_2_n_0,
      DOB => bram_bank3_reg_768_831_0_2_n_1,
      DOC => bram_bank3_reg_768_831_0_2_n_2,
      DOD => NLW_bram_bank3_reg_768_831_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_768_831_0_2_i_1_n_0
    );
bram_bank3_reg_768_831_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[8]\,
      I2 => bram_bank30_out,
      I3 => \wr_ptr_reg_n_0_[7]\,
      I4 => \wr_ptr_reg_n_0_[6]\,
      I5 => bram_bank0_reg_192_255_0_2_i_2_n_0,
      O => bram_bank3_reg_768_831_0_2_i_1_n_0
    );
bram_bank3_reg_768_831_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_768_831_3_5_n_0,
      DOB => bram_bank3_reg_768_831_3_5_n_1,
      DOC => bram_bank3_reg_768_831_3_5_n_2,
      DOD => NLW_bram_bank3_reg_768_831_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_768_831_0_2_i_1_n_0
    );
bram_bank3_reg_768_831_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_768_831_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_768_831_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_768_831_0_2_i_1_n_0
    );
bram_bank3_reg_768_831_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_768_831_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_768_831_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_768_831_0_2_i_1_n_0
    );
bram_bank3_reg_832_895_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_832_895_0_2_n_0,
      DOB => bram_bank3_reg_832_895_0_2_n_1,
      DOC => bram_bank3_reg_832_895_0_2_n_2,
      DOD => NLW_bram_bank3_reg_832_895_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_832_895_0_2_i_1_n_0
    );
bram_bank3_reg_832_895_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg[10]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[7]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_832_895_0_2_i_2_n_0,
      I4 => bram_bank30_out,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank3_reg_832_895_0_2_i_1_n_0
    );
bram_bank3_reg_832_895_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_832_895_3_5_n_0,
      DOB => bram_bank3_reg_832_895_3_5_n_1,
      DOC => bram_bank3_reg_832_895_3_5_n_2,
      DOD => NLW_bram_bank3_reg_832_895_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_832_895_0_2_i_1_n_0
    );
bram_bank3_reg_832_895_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_832_895_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_832_895_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_832_895_0_2_i_1_n_0
    );
bram_bank3_reg_832_895_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_832_895_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_832_895_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_832_895_0_2_i_1_n_0
    );
bram_bank3_reg_896_959_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_896_959_0_2_n_0,
      DOB => bram_bank3_reg_896_959_0_2_n_1,
      DOC => bram_bank3_reg_896_959_0_2_n_2,
      DOD => NLW_bram_bank3_reg_896_959_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_896_959_0_2_i_1_n_0
    );
bram_bank3_reg_896_959_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \wr_ptr_reg[10]_rep_n_0\,
      I1 => \wr_ptr_reg_n_0_[6]\,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_896_959_0_2_i_2_n_0,
      I4 => bram_bank30_out,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank3_reg_896_959_0_2_i_1_n_0
    );
bram_bank3_reg_896_959_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_896_959_3_5_n_0,
      DOB => bram_bank3_reg_896_959_3_5_n_1,
      DOC => bram_bank3_reg_896_959_3_5_n_2,
      DOD => NLW_bram_bank3_reg_896_959_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_896_959_0_2_i_1_n_0
    );
bram_bank3_reg_896_959_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_896_959_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_896_959_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_896_959_0_2_i_1_n_0
    );
bram_bank3_reg_896_959_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_896_959_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_896_959_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_896_959_0_2_i_1_n_0
    );
bram_bank3_reg_960_1023_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__4_n_0\,
      DIA => s_axis_tdata(0),
      DIB => s_axis_tdata(1),
      DIC => s_axis_tdata(2),
      DID => '0',
      DOA => bram_bank3_reg_960_1023_0_2_n_0,
      DOB => bram_bank3_reg_960_1023_0_2_n_1,
      DOC => bram_bank3_reg_960_1023_0_2_n_2,
      DOD => NLW_bram_bank3_reg_960_1023_0_2_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_960_1023_0_2_i_1_n_0
    );
bram_bank3_reg_960_1023_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \wr_ptr_reg[10]_rep_n_0\,
      I1 => bram_bank30_out,
      I2 => \wr_ptr_reg_n_0_[11]\,
      I3 => bram_bank0_reg_448_511_0_2_i_2_n_0,
      I4 => \wr_ptr_reg_n_0_[8]\,
      I5 => \wr_ptr_reg[9]_rep_n_0\,
      O => bram_bank3_reg_960_1023_0_2_i_1_n_0
    );
bram_bank3_reg_960_1023_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRA(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRA(3) => \_inferred__4/i__carry_n_4\,
      ADDRA(2) => \_inferred__4/i__carry_n_5\,
      ADDRA(1) => \_inferred__4/i__carry_n_6\,
      ADDRA(0) => \_inferred__4/i__carry_n_7\,
      ADDRB(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRB(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRB(3) => \_inferred__4/i__carry_n_4\,
      ADDRB(2) => \_inferred__4/i__carry_n_5\,
      ADDRB(1) => \_inferred__4/i__carry_n_6\,
      ADDRB(0) => \_inferred__4/i__carry_n_7\,
      ADDRC(5) => \_inferred__4/i__carry__0_n_6\,
      ADDRC(4) => \_inferred__4/i__carry__0_n_7\,
      ADDRC(3) => \_inferred__4/i__carry_n_4\,
      ADDRC(2) => \_inferred__4/i__carry_n_5\,
      ADDRC(1) => \_inferred__4/i__carry_n_6\,
      ADDRC(0) => \_inferred__4/i__carry_n_7\,
      ADDRD(5) => \wr_ptr_reg[5]_rep__3_n_0\,
      ADDRD(4) => \wr_ptr_reg_n_0_[4]\,
      ADDRD(3) => \wr_ptr_reg_n_0_[3]\,
      ADDRD(2) => \wr_ptr_reg_n_0_[2]\,
      ADDRD(1) => \wr_ptr_reg_n_0_[1]\,
      ADDRD(0) => \wr_ptr_reg[0]_rep__3_n_0\,
      DIA => s_axis_tdata(3),
      DIB => s_axis_tdata(4),
      DIC => s_axis_tdata(5),
      DID => '0',
      DOA => bram_bank3_reg_960_1023_3_5_n_0,
      DOB => bram_bank3_reg_960_1023_3_5_n_1,
      DOC => bram_bank3_reg_960_1023_3_5_n_2,
      DOD => NLW_bram_bank3_reg_960_1023_3_5_DOD_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_960_1023_0_2_i_1_n_0
    );
bram_bank3_reg_960_1023_6_6: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__2_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__4_n_0\,
      D => s_axis_tdata(6),
      DPO => bram_bank3_reg_960_1023_6_6_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_960_1023_6_6_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_960_1023_0_2_i_1_n_0
    );
bram_bank3_reg_960_1023_7_7: unisim.vcomponents.RAM64X1D
     port map (
      A0 => \wr_ptr_reg[0]_rep__4_n_0\,
      A1 => \wr_ptr_reg_n_0_[1]\,
      A2 => \wr_ptr_reg_n_0_[2]\,
      A3 => \wr_ptr_reg_n_0_[3]\,
      A4 => \wr_ptr_reg_n_0_[4]\,
      A5 => \wr_ptr_reg[5]_rep__2_n_0\,
      D => s_axis_tdata(7),
      DPO => bram_bank3_reg_960_1023_7_7_n_0,
      DPRA0 => \_inferred__4/i__carry_n_7\,
      DPRA1 => \_inferred__4/i__carry_n_6\,
      DPRA2 => \_inferred__4/i__carry_n_5\,
      DPRA3 => \_inferred__4/i__carry_n_4\,
      DPRA4 => \_inferred__4/i__carry__0_n_7\,
      DPRA5 => \_inferred__4/i__carry__0_n_6\,
      SPO => NLW_bram_bank3_reg_960_1023_7_7_SPO_UNCONNECTED,
      WCLK => aclk,
      WE => bram_bank3_reg_960_1023_0_2_i_1_n_0
    );
calc_addr1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => calc_addr1_carry_n_0,
      CO(2) => calc_addr1_carry_n_1,
      CO(1) => calc_addr1_carry_n_2,
      CO(0) => calc_addr1_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => img_height(3 downto 0),
      O(3 downto 0) => calc_addr1(3 downto 0),
      S(3) => calc_addr1_carry_i_1_n_0,
      S(2) => calc_addr1_carry_i_2_n_0,
      S(1) => calc_addr1_carry_i_3_n_0,
      S(0) => calc_addr1_carry_i_4_n_0
    );
\calc_addr1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => calc_addr1_carry_n_0,
      CO(3) => \calc_addr1_carry__0_n_0\,
      CO(2) => \calc_addr1_carry__0_n_1\,
      CO(1) => \calc_addr1_carry__0_n_2\,
      CO(0) => \calc_addr1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_height(7 downto 4),
      O(3 downto 0) => calc_addr1(7 downto 4),
      S(3) => \calc_addr1_carry__0_i_1_n_0\,
      S(2) => \calc_addr1_carry__0_i_2_n_0\,
      S(1) => \calc_addr1_carry__0_i_3_n_0\,
      S(0) => \calc_addr1_carry__0_i_4_n_0\
    );
\calc_addr1_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(7),
      I1 => \in_x_reg_n_0_[7]\,
      O => \calc_addr1_carry__0_i_1_n_0\
    );
\calc_addr1_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(6),
      I1 => \in_x_reg_n_0_[6]\,
      O => \calc_addr1_carry__0_i_2_n_0\
    );
\calc_addr1_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(5),
      I1 => \in_x_reg_n_0_[5]\,
      O => \calc_addr1_carry__0_i_3_n_0\
    );
\calc_addr1_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(4),
      I1 => \in_x_reg_n_0_[4]\,
      O => \calc_addr1_carry__0_i_4_n_0\
    );
\calc_addr1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \calc_addr1_carry__0_n_0\,
      CO(3) => \calc_addr1_carry__1_n_0\,
      CO(2) => \calc_addr1_carry__1_n_1\,
      CO(1) => \calc_addr1_carry__1_n_2\,
      CO(0) => \calc_addr1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_height(11 downto 8),
      O(3 downto 0) => calc_addr1(11 downto 8),
      S(3) => \calc_addr1_carry__1_i_1_n_0\,
      S(2) => \calc_addr1_carry__1_i_2_n_0\,
      S(1) => \calc_addr1_carry__1_i_3_n_0\,
      S(0) => \calc_addr1_carry__1_i_4_n_0\
    );
\calc_addr1_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(11),
      I1 => \in_x_reg_n_0_[11]\,
      O => \calc_addr1_carry__1_i_1_n_0\
    );
\calc_addr1_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(10),
      I1 => \in_x_reg_n_0_[10]\,
      O => \calc_addr1_carry__1_i_2_n_0\
    );
\calc_addr1_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(9),
      I1 => \in_x_reg_n_0_[9]\,
      O => \calc_addr1_carry__1_i_3_n_0\
    );
\calc_addr1_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(8),
      I1 => \in_x_reg_n_0_[8]\,
      O => \calc_addr1_carry__1_i_4_n_0\
    );
\calc_addr1_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \calc_addr1_carry__1_n_0\,
      CO(3) => \calc_addr1_carry__2_n_0\,
      CO(2) => \calc_addr1_carry__2_n_1\,
      CO(1) => \calc_addr1_carry__2_n_2\,
      CO(0) => \calc_addr1_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_height(15 downto 12),
      O(3 downto 0) => calc_addr1(15 downto 12),
      S(3) => \calc_addr1_carry__2_i_1_n_0\,
      S(2) => \calc_addr1_carry__2_i_2_n_0\,
      S(1) => \calc_addr1_carry__2_i_3_n_0\,
      S(0) => \calc_addr1_carry__2_i_4_n_0\
    );
\calc_addr1_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(15),
      I1 => \in_x_reg_n_0_[15]\,
      O => \calc_addr1_carry__2_i_1_n_0\
    );
\calc_addr1_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(14),
      I1 => \in_x_reg_n_0_[14]\,
      O => \calc_addr1_carry__2_i_2_n_0\
    );
\calc_addr1_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(13),
      I1 => \in_x_reg_n_0_[13]\,
      O => \calc_addr1_carry__2_i_3_n_0\
    );
\calc_addr1_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(12),
      I1 => \in_x_reg_n_0_[12]\,
      O => \calc_addr1_carry__2_i_4_n_0\
    );
calc_addr1_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(3),
      I1 => \in_x_reg_n_0_[3]\,
      O => calc_addr1_carry_i_1_n_0
    );
calc_addr1_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(2),
      I1 => \in_x_reg_n_0_[2]\,
      O => calc_addr1_carry_i_2_n_0
    );
calc_addr1_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(1),
      I1 => \in_x_reg_n_0_[1]\,
      O => calc_addr1_carry_i_3_n_0
    );
calc_addr1_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(0),
      I1 => \in_x_reg_n_0_[0]\,
      O => calc_addr1_carry_i_4_n_0
    );
calc_addr2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => calc_addr2_carry_n_0,
      CO(2) => calc_addr2_carry_n_1,
      CO(1) => calc_addr2_carry_n_2,
      CO(0) => calc_addr2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => img_height(3 downto 0),
      O(3 downto 0) => calc_addr2(3 downto 0),
      S(3) => calc_addr2_carry_i_1_n_0,
      S(2) => calc_addr2_carry_i_2_n_0,
      S(1) => calc_addr2_carry_i_3_n_0,
      S(0) => calc_addr2_carry_i_4_n_0
    );
\calc_addr2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => calc_addr2_carry_n_0,
      CO(3) => \calc_addr2_carry__0_n_0\,
      CO(2) => \calc_addr2_carry__0_n_1\,
      CO(1) => \calc_addr2_carry__0_n_2\,
      CO(0) => \calc_addr2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_height(7 downto 4),
      O(3 downto 0) => calc_addr2(7 downto 4),
      S(3) => \calc_addr2_carry__0_i_1_n_0\,
      S(2) => \calc_addr2_carry__0_i_2_n_0\,
      S(1) => \calc_addr2_carry__0_i_3_n_0\,
      S(0) => \calc_addr2_carry__0_i_4_n_0\
    );
\calc_addr2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(7),
      I1 => \in_y_reg_n_0_[7]\,
      O => \calc_addr2_carry__0_i_1_n_0\
    );
\calc_addr2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(6),
      I1 => \in_y_reg_n_0_[6]\,
      O => \calc_addr2_carry__0_i_2_n_0\
    );
\calc_addr2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(5),
      I1 => \in_y_reg_n_0_[5]\,
      O => \calc_addr2_carry__0_i_3_n_0\
    );
\calc_addr2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(4),
      I1 => \in_y_reg_n_0_[4]\,
      O => \calc_addr2_carry__0_i_4_n_0\
    );
\calc_addr2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \calc_addr2_carry__0_n_0\,
      CO(3) => \calc_addr2_carry__1_n_0\,
      CO(2) => \calc_addr2_carry__1_n_1\,
      CO(1) => \calc_addr2_carry__1_n_2\,
      CO(0) => \calc_addr2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_height(11 downto 8),
      O(3 downto 0) => calc_addr2(11 downto 8),
      S(3) => \calc_addr2_carry__1_i_1_n_0\,
      S(2) => \calc_addr2_carry__1_i_2_n_0\,
      S(1) => \calc_addr2_carry__1_i_3_n_0\,
      S(0) => \calc_addr2_carry__1_i_4_n_0\
    );
\calc_addr2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(11),
      I1 => \in_y_reg_n_0_[11]\,
      O => \calc_addr2_carry__1_i_1_n_0\
    );
\calc_addr2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(10),
      I1 => \in_y_reg_n_0_[10]\,
      O => \calc_addr2_carry__1_i_2_n_0\
    );
\calc_addr2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(9),
      I1 => \in_y_reg_n_0_[9]\,
      O => \calc_addr2_carry__1_i_3_n_0\
    );
\calc_addr2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(8),
      I1 => \in_y_reg_n_0_[8]\,
      O => \calc_addr2_carry__1_i_4_n_0\
    );
\calc_addr2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \calc_addr2_carry__1_n_0\,
      CO(3) => \calc_addr2_carry__2_n_0\,
      CO(2) => \calc_addr2_carry__2_n_1\,
      CO(1) => \calc_addr2_carry__2_n_2\,
      CO(0) => \calc_addr2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => img_height(15 downto 12),
      O(3 downto 0) => calc_addr2(15 downto 12),
      S(3) => \calc_addr2_carry__2_i_1_n_0\,
      S(2) => \calc_addr2_carry__2_i_2_n_0\,
      S(1) => \calc_addr2_carry__2_i_3_n_0\,
      S(0) => \calc_addr2_carry__2_i_4_n_0\
    );
\calc_addr2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(15),
      I1 => \in_y_reg_n_0_[15]\,
      O => \calc_addr2_carry__2_i_1_n_0\
    );
\calc_addr2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(14),
      I1 => \in_y_reg_n_0_[14]\,
      O => \calc_addr2_carry__2_i_2_n_0\
    );
\calc_addr2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(13),
      I1 => \in_y_reg_n_0_[13]\,
      O => \calc_addr2_carry__2_i_3_n_0\
    );
\calc_addr2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(12),
      I1 => \in_y_reg_n_0_[12]\,
      O => \calc_addr2_carry__2_i_4_n_0\
    );
calc_addr2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(3),
      I1 => \in_y_reg_n_0_[3]\,
      O => calc_addr2_carry_i_1_n_0
    );
calc_addr2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(2),
      I1 => \in_y_reg_n_0_[2]\,
      O => calc_addr2_carry_i_2_n_0
    );
calc_addr2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(1),
      I1 => \in_y_reg_n_0_[1]\,
      O => calc_addr2_carry_i_3_n_0
    );
calc_addr2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => img_height(0),
      I1 => \in_y_reg_n_0_[0]\,
      O => calc_addr2_carry_i_4_n_0
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \in_y_reg_n_0_[15]\,
      I1 => \state2__0\(15),
      I2 => \state2_carry__2_n_0\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \in_x_reg_n_0_[15]\,
      I1 => state20_in(15),
      I2 => \state2_inferred__0/i__carry__2_n_0\,
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__0_i_5_n_0\,
      I1 => I13(7),
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_width(8),
      I1 => img_height(8),
      I2 => i_mode(1),
      O => \i__carry__0_i_1__2_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \in_y_reg_n_0_[12]\,
      I1 => \state2__0\(12),
      I2 => \state2__0\(14),
      I3 => \in_y_reg_n_0_[14]\,
      I4 => \state2__0\(13),
      I5 => \in_y_reg_n_0_[13]\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \in_x_reg_n_0_[12]\,
      I1 => state20_in(12),
      I2 => state20_in(14),
      I3 => \in_x_reg_n_0_[14]\,
      I4 => state20_in(13),
      I5 => \in_x_reg_n_0_[13]\,
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__0_i_6_n_0\,
      I1 => I13(6),
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_width(7),
      I1 => img_height(7),
      I2 => i_mode(1),
      O => \i__carry__0_i_2__2_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__0_i_7_n_0\,
      I1 => I13(5),
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_width(6),
      I1 => img_height(6),
      I2 => i_mode(1),
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__0_i_8_n_0\,
      I1 => I13(4),
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_width(5),
      I1 => img_height(5),
      I2 => i_mode(1),
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \in_y_reg_n_0_[7]\,
      I1 => calc_addr1(7),
      I2 => calc_addr2(7),
      I3 => i_mode(1),
      I4 => \in_x_reg_n_0_[7]\,
      I5 => i_mode(0),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \in_y_reg_n_0_[6]\,
      I1 => calc_addr1(6),
      I2 => calc_addr2(6),
      I3 => i_mode(1),
      I4 => \in_x_reg_n_0_[6]\,
      I5 => i_mode(0),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \in_y_reg_n_0_[5]\,
      I1 => calc_addr1(5),
      I2 => calc_addr2(5),
      I3 => i_mode(1),
      I4 => \in_x_reg_n_0_[5]\,
      I5 => i_mode(0),
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \in_y_reg_n_0_[4]\,
      I1 => calc_addr1(4),
      I2 => calc_addr2(4),
      I3 => i_mode(1),
      I4 => \in_x_reg_n_0_[4]\,
      I5 => i_mode(0),
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__1_i_5_n_0\,
      I1 => I13(11),
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_width(12),
      I1 => img_height(12),
      I2 => i_mode(1),
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__1_i_6_n_0\,
      I1 => I13(10),
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_width(11),
      I1 => img_height(11),
      I2 => i_mode(1),
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__1_i_7_n_0\,
      I1 => I13(9),
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_width(10),
      I1 => img_height(10),
      I2 => i_mode(1),
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__1_i_8_n_0\,
      I1 => I13(8),
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_width(9),
      I1 => img_height(9),
      I2 => i_mode(1),
      O => \i__carry__1_i_4__0_n_0\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \in_y_reg_n_0_[11]\,
      I1 => calc_addr1(11),
      I2 => calc_addr2(11),
      I3 => i_mode(1),
      I4 => \in_x_reg_n_0_[11]\,
      I5 => i_mode(0),
      O => \i__carry__1_i_5_n_0\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \in_y_reg_n_0_[10]\,
      I1 => calc_addr1(10),
      I2 => calc_addr2(10),
      I3 => i_mode(1),
      I4 => \in_x_reg_n_0_[10]\,
      I5 => i_mode(0),
      O => \i__carry__1_i_6_n_0\
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \in_y_reg_n_0_[9]\,
      I1 => calc_addr1(9),
      I2 => calc_addr2(9),
      I3 => i_mode(1),
      I4 => \in_x_reg_n_0_[9]\,
      I5 => i_mode(0),
      O => \i__carry__1_i_7_n_0\
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \in_y_reg_n_0_[8]\,
      I1 => calc_addr1(8),
      I2 => calc_addr2(8),
      I3 => i_mode(1),
      I4 => \in_x_reg_n_0_[8]\,
      I5 => i_mode(0),
      O => \i__carry__1_i_8_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__2_i_5_n_0\,
      I1 => I13(15),
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_width(15),
      I1 => img_height(15),
      I2 => i_mode(1),
      O => \i__carry__2_i_1__0_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__2_i_6_n_0\,
      I1 => I13(14),
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_width(14),
      I1 => img_height(14),
      I2 => i_mode(1),
      O => \i__carry__2_i_2__0_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__2_i_7_n_0\,
      I1 => I13(13),
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_width(13),
      I1 => img_height(13),
      I2 => i_mode(1),
      O => \i__carry__2_i_3__0_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry__2_i_8_n_0\,
      I1 => I13(12),
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \in_y_reg_n_0_[15]\,
      I1 => calc_addr1(15),
      I2 => calc_addr2(15),
      I3 => i_mode(1),
      I4 => \in_x_reg_n_0_[15]\,
      I5 => i_mode(0),
      O => \i__carry__2_i_5_n_0\
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \in_y_reg_n_0_[14]\,
      I1 => calc_addr1(14),
      I2 => calc_addr2(14),
      I3 => i_mode(1),
      I4 => \in_x_reg_n_0_[14]\,
      I5 => i_mode(0),
      O => \i__carry__2_i_6_n_0\
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \in_y_reg_n_0_[13]\,
      I1 => calc_addr1(13),
      I2 => calc_addr2(13),
      I3 => i_mode(1),
      I4 => \in_x_reg_n_0_[13]\,
      I5 => i_mode(0),
      O => \i__carry__2_i_7_n_0\
    );
\i__carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \in_y_reg_n_0_[12]\,
      I1 => calc_addr1(12),
      I2 => calc_addr2(12),
      I3 => i_mode(1),
      I4 => \in_x_reg_n_0_[12]\,
      I5 => i_mode(0),
      O => \i__carry__2_i_8_n_0\
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB0434"
    )
        port map (
      I0 => \_i_19_n_3\,
      I1 => i_mode(1),
      I2 => i_mode(0),
      I3 => \_i_18_n_3\,
      I4 => \__0_n_103\,
      O => \i__carry__3_i_1_n_0\
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB0434"
    )
        port map (
      I0 => \_i_19_n_3\,
      I1 => i_mode(1),
      I2 => i_mode(0),
      I3 => \_i_18_n_3\,
      I4 => \__0_n_104\,
      O => \i__carry__3_i_2_n_0\
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB0434"
    )
        port map (
      I0 => \_i_19_n_3\,
      I1 => i_mode(1),
      I2 => i_mode(0),
      I3 => \_i_18_n_3\,
      I4 => \__0_n_105\,
      O => \i__carry__3_i_3_n_0\
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB0434"
    )
        port map (
      I0 => \_i_19_n_3\,
      I1 => i_mode(1),
      I2 => i_mode(0),
      I3 => \_i_18_n_3\,
      I4 => I13(16),
      O => \i__carry__3_i_4_n_0\
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB0434"
    )
        port map (
      I0 => \_i_19_n_3\,
      I1 => i_mode(1),
      I2 => i_mode(0),
      I3 => \_i_18_n_3\,
      I4 => \__0_n_99\,
      O => \i__carry__4_i_1_n_0\
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB0434"
    )
        port map (
      I0 => \_i_19_n_3\,
      I1 => i_mode(1),
      I2 => i_mode(0),
      I3 => \_i_18_n_3\,
      I4 => \__0_n_100\,
      O => \i__carry__4_i_2_n_0\
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB0434"
    )
        port map (
      I0 => \_i_19_n_3\,
      I1 => i_mode(1),
      I2 => i_mode(0),
      I3 => \_i_18_n_3\,
      I4 => \__0_n_101\,
      O => \i__carry__4_i_3_n_0\
    );
\i__carry__4_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB0434"
    )
        port map (
      I0 => \_i_19_n_3\,
      I1 => i_mode(1),
      I2 => i_mode(0),
      I3 => \_i_18_n_3\,
      I4 => \__0_n_102\,
      O => \i__carry__4_i_4_n_0\
    );
\i__carry__5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB0434"
    )
        port map (
      I0 => \_i_19_n_3\,
      I1 => i_mode(1),
      I2 => i_mode(0),
      I3 => \_i_18_n_3\,
      I4 => \__0_n_95\,
      O => \i__carry__5_i_1_n_0\
    );
\i__carry__5_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB0434"
    )
        port map (
      I0 => \_i_19_n_3\,
      I1 => i_mode(1),
      I2 => i_mode(0),
      I3 => \_i_18_n_3\,
      I4 => \__0_n_96\,
      O => \i__carry__5_i_2_n_0\
    );
\i__carry__5_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB0434"
    )
        port map (
      I0 => \_i_19_n_3\,
      I1 => i_mode(1),
      I2 => i_mode(0),
      I3 => \_i_18_n_3\,
      I4 => \__0_n_97\,
      O => \i__carry__5_i_3_n_0\
    );
\i__carry__5_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB0434"
    )
        port map (
      I0 => \_i_19_n_3\,
      I1 => i_mode(1),
      I2 => i_mode(0),
      I3 => \_i_18_n_3\,
      I4 => \__0_n_98\,
      O => \i__carry__5_i_4_n_0\
    );
\i__carry__6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB0434"
    )
        port map (
      I0 => \_i_19_n_3\,
      I1 => i_mode(1),
      I2 => i_mode(0),
      I3 => \_i_18_n_3\,
      I4 => \__0_n_91\,
      O => \i__carry__6_i_1_n_0\
    );
\i__carry__6_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB0434"
    )
        port map (
      I0 => \_i_19_n_3\,
      I1 => i_mode(1),
      I2 => i_mode(0),
      I3 => \_i_18_n_3\,
      I4 => \__0_n_92\,
      O => \i__carry__6_i_2_n_0\
    );
\i__carry__6_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB0434"
    )
        port map (
      I0 => \_i_19_n_3\,
      I1 => i_mode(1),
      I2 => i_mode(0),
      I3 => \_i_18_n_3\,
      I4 => \__0_n_93\,
      O => \i__carry__6_i_3_n_0\
    );
\i__carry__6_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBCB0434"
    )
        port map (
      I0 => \_i_19_n_3\,
      I1 => i_mode(1),
      I2 => i_mode(0),
      I3 => \_i_18_n_3\,
      I4 => \__0_n_94\,
      O => \i__carry__6_i_4_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \in_y_reg_n_0_[9]\,
      I1 => \state2__0\(9),
      I2 => \state2__0\(11),
      I3 => \in_y_reg_n_0_[11]\,
      I4 => \state2__0\(10),
      I5 => \in_y_reg_n_0_[10]\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \in_x_reg_n_0_[9]\,
      I1 => state20_in(9),
      I2 => state20_in(11),
      I3 => \in_x_reg_n_0_[11]\,
      I4 => state20_in(10),
      I5 => \in_x_reg_n_0_[10]\,
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => img_width(0),
      I1 => img_height(0),
      I2 => i_mode(1),
      O => new_height(0)
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry_i_5_n_0\,
      I1 => I13(3),
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \in_y_reg_n_0_[6]\,
      I1 => \state2__0\(6),
      I2 => \state2__0\(8),
      I3 => \in_y_reg_n_0_[8]\,
      I4 => \state2__0\(7),
      I5 => \in_y_reg_n_0_[7]\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \in_x_reg_n_0_[6]\,
      I1 => state20_in(6),
      I2 => state20_in(8),
      I3 => \in_x_reg_n_0_[8]\,
      I4 => state20_in(7),
      I5 => \in_x_reg_n_0_[7]\,
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry_i_6_n_0\,
      I1 => I13(2),
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_width(4),
      I1 => img_height(4),
      I2 => i_mode(1),
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \in_y_reg_n_0_[3]\,
      I1 => \state2__0\(3),
      I2 => \state2__0\(5),
      I3 => \in_y_reg_n_0_[5]\,
      I4 => \state2__0\(4),
      I5 => \in_y_reg_n_0_[4]\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \in_x_reg_n_0_[3]\,
      I1 => state20_in(3),
      I2 => state20_in(5),
      I3 => \in_x_reg_n_0_[5]\,
      I4 => state20_in(4),
      I5 => \in_x_reg_n_0_[4]\,
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry_i_7_n_0\,
      I1 => I13(1),
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_width(3),
      I1 => img_height(3),
      I2 => i_mode(1),
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => \in_y_reg_n_0_[0]\,
      I1 => new_width(0),
      I2 => \state2__0\(2),
      I3 => \in_y_reg_n_0_[2]\,
      I4 => \state2__0\(1),
      I5 => \in_y_reg_n_0_[1]\,
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => \in_x_reg_n_0_[0]\,
      I1 => new_height(0),
      I2 => state20_in(2),
      I3 => \in_x_reg_n_0_[2]\,
      I4 => state20_in(1),
      I5 => \in_x_reg_n_0_[1]\,
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i__carry_i_8_n_0\,
      I1 => I13(0),
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_width(2),
      I1 => img_height(2),
      I2 => i_mode(1),
      O => \i__carry_i_4__2_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \in_y_reg_n_0_[3]\,
      I1 => calc_addr1(3),
      I2 => calc_addr2(3),
      I3 => i_mode(1),
      I4 => \in_x_reg_n_0_[3]\,
      I5 => i_mode(0),
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_width(1),
      I1 => img_height(1),
      I2 => i_mode(1),
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \in_y_reg_n_0_[2]\,
      I1 => calc_addr1(2),
      I2 => calc_addr2(2),
      I3 => i_mode(1),
      I4 => \in_x_reg_n_0_[2]\,
      I5 => i_mode(0),
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \in_y_reg_n_0_[1]\,
      I1 => calc_addr1(1),
      I2 => calc_addr2(1),
      I3 => i_mode(1),
      I4 => \in_x_reg_n_0_[1]\,
      I5 => i_mode(0),
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAACCF0FFF000"
    )
        port map (
      I0 => \in_y_reg_n_0_[0]\,
      I1 => calc_addr1(0),
      I2 => calc_addr2(0),
      I3 => i_mode(1),
      I4 => \in_x_reg_n_0_[0]\,
      I5 => i_mode(0),
      O => \i__carry_i_8_n_0\
    );
\in_x[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \in_x_reg_n_0_[0]\,
      O => \in_x[0]_i_1_n_0\
    );
\in_x[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => in_x0(10),
      O => \in_x[10]_i_1_n_0\
    );
\in_x[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => in_x0(11),
      O => \in_x[11]_i_1_n_0\
    );
\in_x[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => in_x0(12),
      O => \in_x[12]_i_1_n_0\
    );
\in_x[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => in_x0(13),
      O => \in_x[13]_i_1_n_0\
    );
\in_x[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => in_x0(14),
      O => \in_x[14]_i_1_n_0\
    );
\in_x[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222233F33333"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => state1,
      I3 => state11_out,
      I4 => m_axis_tready,
      I5 => \state_reg_n_0_[0]\,
      O => \in_x[15]_i_1_n_0\
    );
\in_x[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => in_x0(15),
      O => \in_x[15]_i_2_n_0\
    );
\in_x[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => in_x0(1),
      O => \in_x[1]_i_1_n_0\
    );
\in_x[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => in_x0(2),
      O => \in_x[2]_i_1_n_0\
    );
\in_x[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => in_x0(3),
      O => \in_x[3]_i_1_n_0\
    );
\in_x[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => in_x0(4),
      O => \in_x[4]_i_1_n_0\
    );
\in_x[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => in_x0(5),
      O => \in_x[5]_i_1_n_0\
    );
\in_x[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => in_x0(6),
      O => \in_x[6]_i_1_n_0\
    );
\in_x[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => in_x0(7),
      O => \in_x[7]_i_1_n_0\
    );
\in_x[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => in_x0(8),
      O => \in_x[8]_i_1_n_0\
    );
\in_x[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => in_x0(9),
      O => \in_x[9]_i_1_n_0\
    );
\in_x_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_x[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \in_x[0]_i_1_n_0\,
      Q => \in_x_reg_n_0_[0]\
    );
\in_x_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_x[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \in_x[10]_i_1_n_0\,
      Q => \in_x_reg_n_0_[10]\
    );
\in_x_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_x[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \in_x[11]_i_1_n_0\,
      Q => \in_x_reg_n_0_[11]\
    );
\in_x_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_x[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \in_x[12]_i_1_n_0\,
      Q => \in_x_reg_n_0_[12]\
    );
\in_x_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \in_x_reg[8]_i_2_n_0\,
      CO(3) => \in_x_reg[12]_i_2_n_0\,
      CO(2) => \in_x_reg[12]_i_2_n_1\,
      CO(1) => \in_x_reg[12]_i_2_n_2\,
      CO(0) => \in_x_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_x0(12 downto 9),
      S(3) => \in_x_reg_n_0_[12]\,
      S(2) => \in_x_reg_n_0_[11]\,
      S(1) => \in_x_reg_n_0_[10]\,
      S(0) => \in_x_reg_n_0_[9]\
    );
\in_x_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_x[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \in_x[13]_i_1_n_0\,
      Q => \in_x_reg_n_0_[13]\
    );
\in_x_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_x[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \in_x[14]_i_1_n_0\,
      Q => \in_x_reg_n_0_[14]\
    );
\in_x_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_x[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \in_x[15]_i_2_n_0\,
      Q => \in_x_reg_n_0_[15]\
    );
\in_x_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \in_x_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_in_x_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \in_x_reg[15]_i_3_n_2\,
      CO(0) => \in_x_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_in_x_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => in_x0(15 downto 13),
      S(3) => '0',
      S(2) => \in_x_reg_n_0_[15]\,
      S(1) => \in_x_reg_n_0_[14]\,
      S(0) => \in_x_reg_n_0_[13]\
    );
\in_x_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_x[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \in_x[1]_i_1_n_0\,
      Q => \in_x_reg_n_0_[1]\
    );
\in_x_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_x[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \in_x[2]_i_1_n_0\,
      Q => \in_x_reg_n_0_[2]\
    );
\in_x_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_x[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \in_x[3]_i_1_n_0\,
      Q => \in_x_reg_n_0_[3]\
    );
\in_x_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_x[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \in_x[4]_i_1_n_0\,
      Q => \in_x_reg_n_0_[4]\
    );
\in_x_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \in_x_reg[4]_i_2_n_0\,
      CO(2) => \in_x_reg[4]_i_2_n_1\,
      CO(1) => \in_x_reg[4]_i_2_n_2\,
      CO(0) => \in_x_reg[4]_i_2_n_3\,
      CYINIT => \in_x_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_x0(4 downto 1),
      S(3) => \in_x_reg_n_0_[4]\,
      S(2) => \in_x_reg_n_0_[3]\,
      S(1) => \in_x_reg_n_0_[2]\,
      S(0) => \in_x_reg_n_0_[1]\
    );
\in_x_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_x[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \in_x[5]_i_1_n_0\,
      Q => \in_x_reg_n_0_[5]\
    );
\in_x_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_x[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \in_x[6]_i_1_n_0\,
      Q => \in_x_reg_n_0_[6]\
    );
\in_x_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_x[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \in_x[7]_i_1_n_0\,
      Q => \in_x_reg_n_0_[7]\
    );
\in_x_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_x[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \in_x[8]_i_1_n_0\,
      Q => \in_x_reg_n_0_[8]\
    );
\in_x_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \in_x_reg[4]_i_2_n_0\,
      CO(3) => \in_x_reg[8]_i_2_n_0\,
      CO(2) => \in_x_reg[8]_i_2_n_1\,
      CO(1) => \in_x_reg[8]_i_2_n_2\,
      CO(0) => \in_x_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_x0(8 downto 5),
      S(3) => \in_x_reg_n_0_[8]\,
      S(2) => \in_x_reg_n_0_[7]\,
      S(1) => \in_x_reg_n_0_[6]\,
      S(0) => \in_x_reg_n_0_[5]\
    );
\in_x_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_x[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \in_x[9]_i_1_n_0\,
      Q => \in_x_reg_n_0_[9]\
    );
\in_y[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state1,
      I2 => \in_y_reg_n_0_[0]\,
      O => p_1_in(0)
    );
\in_y[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state1,
      I2 => in_y0(10),
      O => p_1_in(10)
    );
\in_y[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state1,
      I2 => in_y0(11),
      O => p_1_in(11)
    );
\in_y[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state1,
      I2 => in_y0(12),
      O => p_1_in(12)
    );
\in_y[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state1,
      I2 => in_y0(13),
      O => p_1_in(13)
    );
\in_y[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state1,
      I2 => in_y0(14),
      O => p_1_in(14)
    );
\in_y[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222223FFF3333"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => state11_out,
      I3 => state1,
      I4 => m_axis_tready,
      I5 => \state_reg_n_0_[0]\,
      O => \in_y[15]_i_1_n_0\
    );
\in_y[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state1,
      I2 => in_y0(15),
      O => p_1_in(15)
    );
\in_y[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state1,
      I2 => in_y0(1),
      O => p_1_in(1)
    );
\in_y[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state1,
      I2 => in_y0(2),
      O => p_1_in(2)
    );
\in_y[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state1,
      I2 => in_y0(3),
      O => p_1_in(3)
    );
\in_y[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state1,
      I2 => in_y0(4),
      O => p_1_in(4)
    );
\in_y[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state1,
      I2 => in_y0(5),
      O => p_1_in(5)
    );
\in_y[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state1,
      I2 => in_y0(6),
      O => p_1_in(6)
    );
\in_y[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state1,
      I2 => in_y0(7),
      O => p_1_in(7)
    );
\in_y[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state1,
      I2 => in_y0(8),
      O => p_1_in(8)
    );
\in_y[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => state1,
      I2 => in_y0(9),
      O => p_1_in(9)
    );
\in_y_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_y[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => p_1_in(0),
      Q => \in_y_reg_n_0_[0]\
    );
\in_y_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_y[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => p_1_in(10),
      Q => \in_y_reg_n_0_[10]\
    );
\in_y_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_y[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => p_1_in(11),
      Q => \in_y_reg_n_0_[11]\
    );
\in_y_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_y[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => p_1_in(12),
      Q => \in_y_reg_n_0_[12]\
    );
\in_y_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \in_y_reg[8]_i_2_n_0\,
      CO(3) => \in_y_reg[12]_i_2_n_0\,
      CO(2) => \in_y_reg[12]_i_2_n_1\,
      CO(1) => \in_y_reg[12]_i_2_n_2\,
      CO(0) => \in_y_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_y0(12 downto 9),
      S(3) => \in_y_reg_n_0_[12]\,
      S(2) => \in_y_reg_n_0_[11]\,
      S(1) => \in_y_reg_n_0_[10]\,
      S(0) => \in_y_reg_n_0_[9]\
    );
\in_y_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_y[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => p_1_in(13),
      Q => \in_y_reg_n_0_[13]\
    );
\in_y_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_y[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => p_1_in(14),
      Q => \in_y_reg_n_0_[14]\
    );
\in_y_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_y[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => p_1_in(15),
      Q => \in_y_reg_n_0_[15]\
    );
\in_y_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \in_y_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_in_y_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \in_y_reg[15]_i_3_n_2\,
      CO(0) => \in_y_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_in_y_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => in_y0(15 downto 13),
      S(3) => '0',
      S(2) => \in_y_reg_n_0_[15]\,
      S(1) => \in_y_reg_n_0_[14]\,
      S(0) => \in_y_reg_n_0_[13]\
    );
\in_y_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_y[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => p_1_in(1),
      Q => \in_y_reg_n_0_[1]\
    );
\in_y_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_y[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => p_1_in(2),
      Q => \in_y_reg_n_0_[2]\
    );
\in_y_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_y[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => p_1_in(3),
      Q => \in_y_reg_n_0_[3]\
    );
\in_y_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_y[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => p_1_in(4),
      Q => \in_y_reg_n_0_[4]\
    );
\in_y_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \in_y_reg[4]_i_2_n_0\,
      CO(2) => \in_y_reg[4]_i_2_n_1\,
      CO(1) => \in_y_reg[4]_i_2_n_2\,
      CO(0) => \in_y_reg[4]_i_2_n_3\,
      CYINIT => \in_y_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_y0(4 downto 1),
      S(3) => \in_y_reg_n_0_[4]\,
      S(2) => \in_y_reg_n_0_[3]\,
      S(1) => \in_y_reg_n_0_[2]\,
      S(0) => \in_y_reg_n_0_[1]\
    );
\in_y_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_y[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => p_1_in(5),
      Q => \in_y_reg_n_0_[5]\
    );
\in_y_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_y[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => p_1_in(6),
      Q => \in_y_reg_n_0_[6]\
    );
\in_y_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_y[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => p_1_in(7),
      Q => \in_y_reg_n_0_[7]\
    );
\in_y_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_y[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => p_1_in(8),
      Q => \in_y_reg_n_0_[8]\
    );
\in_y_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \in_y_reg[4]_i_2_n_0\,
      CO(3) => \in_y_reg[8]_i_2_n_0\,
      CO(2) => \in_y_reg[8]_i_2_n_1\,
      CO(1) => \in_y_reg[8]_i_2_n_2\,
      CO(0) => \in_y_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in_y0(8 downto 5),
      S(3) => \in_y_reg_n_0_[8]\,
      S(2) => \in_y_reg_n_0_[7]\,
      S(1) => \in_y_reg_n_0_[6]\,
      S(0) => \in_y_reg_n_0_[5]\
    );
\in_y_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \in_y[15]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => p_1_in(9),
      Q => \in_y_reg_n_0_[9]\
    );
\m_axis_tdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \m_axis_tdata[0]_i_2_n_0\,
      I1 => read_data_reg0(0),
      I2 => \m_axis_tdata[0]_i_4_n_0\,
      I3 => \_inferred__4/i__carry__6_n_4\,
      I4 => \_inferred__4/i__carry__6_n_5\,
      I5 => \m_axis_tdata[0]_i_5_n_0\,
      O => read_data_reg(0)
    );
\m_axis_tdata[0]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_704_767_0_2_n_0,
      I1 => bram_bank3_reg_640_703_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_576_639_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_512_575_0_2_n_0,
      O => \m_axis_tdata[0]_i_100_n_0\
    );
\m_axis_tdata[0]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_960_1023_0_2_n_0,
      I1 => bram_bank3_reg_896_959_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_832_895_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_768_831_0_2_n_0,
      O => \m_axis_tdata[0]_i_101_n_0\
    );
\m_axis_tdata[0]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3264_3327_0_2_n_0,
      I1 => bram_bank2_reg_3200_3263_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3136_3199_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3072_3135_0_2_n_0,
      O => \m_axis_tdata[0]_i_102_n_0\
    );
\m_axis_tdata[0]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3520_3583_0_2_n_0,
      I1 => bram_bank2_reg_3456_3519_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3392_3455_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3328_3391_0_2_n_0,
      O => \m_axis_tdata[0]_i_103_n_0\
    );
\m_axis_tdata[0]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3776_3839_0_2_n_0,
      I1 => bram_bank2_reg_3712_3775_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3648_3711_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3584_3647_0_2_n_0,
      O => \m_axis_tdata[0]_i_104_n_0\
    );
\m_axis_tdata[0]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_4032_4095_0_2_n_0,
      I1 => bram_bank2_reg_3968_4031_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3904_3967_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3840_3903_0_2_n_0,
      O => \m_axis_tdata[0]_i_105_n_0\
    );
\m_axis_tdata[0]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2240_2303_0_2_n_0,
      I1 => bram_bank2_reg_2176_2239_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2112_2175_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2048_2111_0_2_n_0,
      O => \m_axis_tdata[0]_i_106_n_0\
    );
\m_axis_tdata[0]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2496_2559_0_2_n_0,
      I1 => bram_bank2_reg_2432_2495_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2368_2431_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2304_2367_0_2_n_0,
      O => \m_axis_tdata[0]_i_107_n_0\
    );
\m_axis_tdata[0]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2752_2815_0_2_n_0,
      I1 => bram_bank2_reg_2688_2751_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2624_2687_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2560_2623_0_2_n_0,
      O => \m_axis_tdata[0]_i_108_n_0\
    );
\m_axis_tdata[0]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3008_3071_0_2_n_0,
      I1 => bram_bank2_reg_2944_3007_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2880_2943_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2816_2879_0_2_n_0,
      O => \m_axis_tdata[0]_i_109_n_0\
    );
\m_axis_tdata[0]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1216_1279_0_2_n_0,
      I1 => bram_bank2_reg_1152_1215_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1088_1151_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1024_1087_0_2_n_0,
      O => \m_axis_tdata[0]_i_110_n_0\
    );
\m_axis_tdata[0]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1472_1535_0_2_n_0,
      I1 => bram_bank2_reg_1408_1471_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1344_1407_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1280_1343_0_2_n_0,
      O => \m_axis_tdata[0]_i_111_n_0\
    );
\m_axis_tdata[0]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1728_1791_0_2_n_0,
      I1 => bram_bank2_reg_1664_1727_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1600_1663_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1536_1599_0_2_n_0,
      O => \m_axis_tdata[0]_i_112_n_0\
    );
\m_axis_tdata[0]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1984_2047_0_2_n_0,
      I1 => bram_bank2_reg_1920_1983_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1856_1919_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1792_1855_0_2_n_0,
      O => \m_axis_tdata[0]_i_113_n_0\
    );
\m_axis_tdata[0]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_192_255_0_2_n_0,
      I1 => bram_bank2_reg_128_191_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_64_127_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_0_63_0_2_n_0,
      O => \m_axis_tdata[0]_i_114_n_0\
    );
\m_axis_tdata[0]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_448_511_0_2_n_0,
      I1 => bram_bank2_reg_384_447_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_320_383_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_256_319_0_2_n_0,
      O => \m_axis_tdata[0]_i_115_n_0\
    );
\m_axis_tdata[0]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_704_767_0_2_n_0,
      I1 => bram_bank2_reg_640_703_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_576_639_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_512_575_0_2_n_0,
      O => \m_axis_tdata[0]_i_116_n_0\
    );
\m_axis_tdata[0]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_960_1023_0_2_n_0,
      I1 => bram_bank2_reg_896_959_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_832_895_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_768_831_0_2_n_0,
      O => \m_axis_tdata[0]_i_117_n_0\
    );
\m_axis_tdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[0]_i_6_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_7_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[0]_i_8_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[0]_i_9_n_0\,
      O => \m_axis_tdata[0]_i_2_n_0\
    );
\m_axis_tdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[0]_i_10_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_11_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[0]_i_12_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[0]_i_13_n_0\,
      O => read_data_reg0(0)
    );
\m_axis_tdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[0]_i_14_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_15_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[0]_i_16_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[0]_i_17_n_0\,
      O => \m_axis_tdata[0]_i_4_n_0\
    );
\m_axis_tdata[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[0]_i_18_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_19_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[0]_i_20_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[0]_i_21_n_0\,
      O => \m_axis_tdata[0]_i_5_n_0\
    );
\m_axis_tdata[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3264_3327_0_2_n_0,
      I1 => bram_bank1_reg_3200_3263_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3136_3199_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3072_3135_0_2_n_0,
      O => \m_axis_tdata[0]_i_54_n_0\
    );
\m_axis_tdata[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3520_3583_0_2_n_0,
      I1 => bram_bank1_reg_3456_3519_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3392_3455_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3328_3391_0_2_n_0,
      O => \m_axis_tdata[0]_i_55_n_0\
    );
\m_axis_tdata[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3776_3839_0_2_n_0,
      I1 => bram_bank1_reg_3712_3775_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3648_3711_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3584_3647_0_2_n_0,
      O => \m_axis_tdata[0]_i_56_n_0\
    );
\m_axis_tdata[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_4032_4095_0_2_n_0,
      I1 => bram_bank1_reg_3968_4031_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3904_3967_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3840_3903_0_2_n_0,
      O => \m_axis_tdata[0]_i_57_n_0\
    );
\m_axis_tdata[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2240_2303_0_2_n_0,
      I1 => bram_bank1_reg_2176_2239_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2112_2175_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2048_2111_0_2_n_0,
      O => \m_axis_tdata[0]_i_58_n_0\
    );
\m_axis_tdata[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2496_2559_0_2_n_0,
      I1 => bram_bank1_reg_2432_2495_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2368_2431_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2304_2367_0_2_n_0,
      O => \m_axis_tdata[0]_i_59_n_0\
    );
\m_axis_tdata[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2752_2815_0_2_n_0,
      I1 => bram_bank1_reg_2688_2751_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2624_2687_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2560_2623_0_2_n_0,
      O => \m_axis_tdata[0]_i_60_n_0\
    );
\m_axis_tdata[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3008_3071_0_2_n_0,
      I1 => bram_bank1_reg_2944_3007_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2880_2943_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2816_2879_0_2_n_0,
      O => \m_axis_tdata[0]_i_61_n_0\
    );
\m_axis_tdata[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1216_1279_0_2_n_0,
      I1 => bram_bank1_reg_1152_1215_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1088_1151_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1024_1087_0_2_n_0,
      O => \m_axis_tdata[0]_i_62_n_0\
    );
\m_axis_tdata[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1472_1535_0_2_n_0,
      I1 => bram_bank1_reg_1408_1471_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1344_1407_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1280_1343_0_2_n_0,
      O => \m_axis_tdata[0]_i_63_n_0\
    );
\m_axis_tdata[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1728_1791_0_2_n_0,
      I1 => bram_bank1_reg_1664_1727_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1600_1663_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1536_1599_0_2_n_0,
      O => \m_axis_tdata[0]_i_64_n_0\
    );
\m_axis_tdata[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1984_2047_0_2_n_0,
      I1 => bram_bank1_reg_1920_1983_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1856_1919_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1792_1855_0_2_n_0,
      O => \m_axis_tdata[0]_i_65_n_0\
    );
\m_axis_tdata[0]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_192_255_0_2_n_0,
      I1 => bram_bank1_reg_128_191_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_64_127_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_0_63_0_2_n_0,
      O => \m_axis_tdata[0]_i_66_n_0\
    );
\m_axis_tdata[0]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_448_511_0_2_n_0,
      I1 => bram_bank1_reg_384_447_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_320_383_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_256_319_0_2_n_0,
      O => \m_axis_tdata[0]_i_67_n_0\
    );
\m_axis_tdata[0]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_704_767_0_2_n_0,
      I1 => bram_bank1_reg_640_703_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_576_639_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_512_575_0_2_n_0,
      O => \m_axis_tdata[0]_i_68_n_0\
    );
\m_axis_tdata[0]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_960_1023_0_2_n_0,
      I1 => bram_bank1_reg_896_959_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_832_895_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_768_831_0_2_n_0,
      O => \m_axis_tdata[0]_i_69_n_0\
    );
\m_axis_tdata[0]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3264_3327_0_2_n_0,
      I1 => bram_bank0_reg_3200_3263_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3136_3199_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3072_3135_0_2_n_0,
      O => \m_axis_tdata[0]_i_70_n_0\
    );
\m_axis_tdata[0]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3520_3583_0_2_n_0,
      I1 => bram_bank0_reg_3456_3519_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3392_3455_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3328_3391_0_2_n_0,
      O => \m_axis_tdata[0]_i_71_n_0\
    );
\m_axis_tdata[0]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3776_3839_0_2_n_0,
      I1 => bram_bank0_reg_3712_3775_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3648_3711_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3584_3647_0_2_n_0,
      O => \m_axis_tdata[0]_i_72_n_0\
    );
\m_axis_tdata[0]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_4032_4095_0_2_n_0,
      I1 => bram_bank0_reg_3968_4031_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3904_3967_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3840_3903_0_2_n_0,
      O => \m_axis_tdata[0]_i_73_n_0\
    );
\m_axis_tdata[0]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2240_2303_0_2_n_0,
      I1 => bram_bank0_reg_2176_2239_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2112_2175_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2048_2111_0_2_n_0,
      O => \m_axis_tdata[0]_i_74_n_0\
    );
\m_axis_tdata[0]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2496_2559_0_2_n_0,
      I1 => bram_bank0_reg_2432_2495_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2368_2431_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2304_2367_0_2_n_0,
      O => \m_axis_tdata[0]_i_75_n_0\
    );
\m_axis_tdata[0]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2752_2815_0_2_n_0,
      I1 => bram_bank0_reg_2688_2751_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2624_2687_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2560_2623_0_2_n_0,
      O => \m_axis_tdata[0]_i_76_n_0\
    );
\m_axis_tdata[0]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3008_3071_0_2_n_0,
      I1 => bram_bank0_reg_2944_3007_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2880_2943_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2816_2879_0_2_n_0,
      O => \m_axis_tdata[0]_i_77_n_0\
    );
\m_axis_tdata[0]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1216_1279_0_2_n_0,
      I1 => bram_bank0_reg_1152_1215_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1088_1151_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1024_1087_0_2_n_0,
      O => \m_axis_tdata[0]_i_78_n_0\
    );
\m_axis_tdata[0]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1472_1535_0_2_n_0,
      I1 => bram_bank0_reg_1408_1471_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1344_1407_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1280_1343_0_2_n_0,
      O => \m_axis_tdata[0]_i_79_n_0\
    );
\m_axis_tdata[0]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1728_1791_0_2_n_0,
      I1 => bram_bank0_reg_1664_1727_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1600_1663_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1536_1599_0_2_n_0,
      O => \m_axis_tdata[0]_i_80_n_0\
    );
\m_axis_tdata[0]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1984_2047_0_2_n_0,
      I1 => bram_bank0_reg_1920_1983_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1856_1919_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1792_1855_0_2_n_0,
      O => \m_axis_tdata[0]_i_81_n_0\
    );
\m_axis_tdata[0]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_192_255_0_2_n_0,
      I1 => bram_bank0_reg_128_191_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_64_127_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_0_63_0_2_n_0,
      O => \m_axis_tdata[0]_i_82_n_0\
    );
\m_axis_tdata[0]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_448_511_0_2_n_0,
      I1 => bram_bank0_reg_384_447_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_320_383_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_256_319_0_2_n_0,
      O => \m_axis_tdata[0]_i_83_n_0\
    );
\m_axis_tdata[0]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_704_767_0_2_n_0,
      I1 => bram_bank0_reg_640_703_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_576_639_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_512_575_0_2_n_0,
      O => \m_axis_tdata[0]_i_84_n_0\
    );
\m_axis_tdata[0]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_960_1023_0_2_n_0,
      I1 => bram_bank0_reg_896_959_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_832_895_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_768_831_0_2_n_0,
      O => \m_axis_tdata[0]_i_85_n_0\
    );
\m_axis_tdata[0]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3264_3327_0_2_n_0,
      I1 => bram_bank3_reg_3200_3263_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3136_3199_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3072_3135_0_2_n_0,
      O => \m_axis_tdata[0]_i_86_n_0\
    );
\m_axis_tdata[0]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3520_3583_0_2_n_0,
      I1 => bram_bank3_reg_3456_3519_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3392_3455_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3328_3391_0_2_n_0,
      O => \m_axis_tdata[0]_i_87_n_0\
    );
\m_axis_tdata[0]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3776_3839_0_2_n_0,
      I1 => bram_bank3_reg_3712_3775_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3648_3711_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3584_3647_0_2_n_0,
      O => \m_axis_tdata[0]_i_88_n_0\
    );
\m_axis_tdata[0]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_4032_4095_0_2_n_0,
      I1 => bram_bank3_reg_3968_4031_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3904_3967_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3840_3903_0_2_n_0,
      O => \m_axis_tdata[0]_i_89_n_0\
    );
\m_axis_tdata[0]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2240_2303_0_2_n_0,
      I1 => bram_bank3_reg_2176_2239_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2112_2175_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2048_2111_0_2_n_0,
      O => \m_axis_tdata[0]_i_90_n_0\
    );
\m_axis_tdata[0]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2496_2559_0_2_n_0,
      I1 => bram_bank3_reg_2432_2495_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2368_2431_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2304_2367_0_2_n_0,
      O => \m_axis_tdata[0]_i_91_n_0\
    );
\m_axis_tdata[0]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2752_2815_0_2_n_0,
      I1 => bram_bank3_reg_2688_2751_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2624_2687_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2560_2623_0_2_n_0,
      O => \m_axis_tdata[0]_i_92_n_0\
    );
\m_axis_tdata[0]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3008_3071_0_2_n_0,
      I1 => bram_bank3_reg_2944_3007_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2880_2943_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2816_2879_0_2_n_0,
      O => \m_axis_tdata[0]_i_93_n_0\
    );
\m_axis_tdata[0]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1216_1279_0_2_n_0,
      I1 => bram_bank3_reg_1152_1215_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1088_1151_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1024_1087_0_2_n_0,
      O => \m_axis_tdata[0]_i_94_n_0\
    );
\m_axis_tdata[0]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1472_1535_0_2_n_0,
      I1 => bram_bank3_reg_1408_1471_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1344_1407_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1280_1343_0_2_n_0,
      O => \m_axis_tdata[0]_i_95_n_0\
    );
\m_axis_tdata[0]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1728_1791_0_2_n_0,
      I1 => bram_bank3_reg_1664_1727_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1600_1663_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1536_1599_0_2_n_0,
      O => \m_axis_tdata[0]_i_96_n_0\
    );
\m_axis_tdata[0]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1984_2047_0_2_n_0,
      I1 => bram_bank3_reg_1920_1983_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1856_1919_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1792_1855_0_2_n_0,
      O => \m_axis_tdata[0]_i_97_n_0\
    );
\m_axis_tdata[0]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_192_255_0_2_n_0,
      I1 => bram_bank3_reg_128_191_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_64_127_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_0_63_0_2_n_0,
      O => \m_axis_tdata[0]_i_98_n_0\
    );
\m_axis_tdata[0]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_448_511_0_2_n_0,
      I1 => bram_bank3_reg_384_447_0_2_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_320_383_0_2_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_256_319_0_2_n_0,
      O => \m_axis_tdata[0]_i_99_n_0\
    );
\m_axis_tdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \m_axis_tdata[1]_i_2_n_0\,
      I1 => read_data_reg0(1),
      I2 => \m_axis_tdata[1]_i_4_n_0\,
      I3 => \_inferred__4/i__carry__6_n_4\,
      I4 => \_inferred__4/i__carry__6_n_5\,
      I5 => \m_axis_tdata[1]_i_5_n_0\,
      O => read_data_reg(1)
    );
\m_axis_tdata[1]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_704_767_0_2_n_1,
      I1 => bram_bank3_reg_640_703_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_576_639_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_512_575_0_2_n_1,
      O => \m_axis_tdata[1]_i_100_n_0\
    );
\m_axis_tdata[1]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_960_1023_0_2_n_1,
      I1 => bram_bank3_reg_896_959_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_832_895_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_768_831_0_2_n_1,
      O => \m_axis_tdata[1]_i_101_n_0\
    );
\m_axis_tdata[1]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3264_3327_0_2_n_1,
      I1 => bram_bank2_reg_3200_3263_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3136_3199_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3072_3135_0_2_n_1,
      O => \m_axis_tdata[1]_i_102_n_0\
    );
\m_axis_tdata[1]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3520_3583_0_2_n_1,
      I1 => bram_bank2_reg_3456_3519_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3392_3455_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3328_3391_0_2_n_1,
      O => \m_axis_tdata[1]_i_103_n_0\
    );
\m_axis_tdata[1]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3776_3839_0_2_n_1,
      I1 => bram_bank2_reg_3712_3775_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3648_3711_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3584_3647_0_2_n_1,
      O => \m_axis_tdata[1]_i_104_n_0\
    );
\m_axis_tdata[1]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_4032_4095_0_2_n_1,
      I1 => bram_bank2_reg_3968_4031_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3904_3967_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3840_3903_0_2_n_1,
      O => \m_axis_tdata[1]_i_105_n_0\
    );
\m_axis_tdata[1]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2240_2303_0_2_n_1,
      I1 => bram_bank2_reg_2176_2239_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2112_2175_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2048_2111_0_2_n_1,
      O => \m_axis_tdata[1]_i_106_n_0\
    );
\m_axis_tdata[1]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2496_2559_0_2_n_1,
      I1 => bram_bank2_reg_2432_2495_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2368_2431_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2304_2367_0_2_n_1,
      O => \m_axis_tdata[1]_i_107_n_0\
    );
\m_axis_tdata[1]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2752_2815_0_2_n_1,
      I1 => bram_bank2_reg_2688_2751_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2624_2687_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2560_2623_0_2_n_1,
      O => \m_axis_tdata[1]_i_108_n_0\
    );
\m_axis_tdata[1]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3008_3071_0_2_n_1,
      I1 => bram_bank2_reg_2944_3007_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2880_2943_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2816_2879_0_2_n_1,
      O => \m_axis_tdata[1]_i_109_n_0\
    );
\m_axis_tdata[1]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1216_1279_0_2_n_1,
      I1 => bram_bank2_reg_1152_1215_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1088_1151_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1024_1087_0_2_n_1,
      O => \m_axis_tdata[1]_i_110_n_0\
    );
\m_axis_tdata[1]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1472_1535_0_2_n_1,
      I1 => bram_bank2_reg_1408_1471_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1344_1407_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1280_1343_0_2_n_1,
      O => \m_axis_tdata[1]_i_111_n_0\
    );
\m_axis_tdata[1]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1728_1791_0_2_n_1,
      I1 => bram_bank2_reg_1664_1727_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1600_1663_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1536_1599_0_2_n_1,
      O => \m_axis_tdata[1]_i_112_n_0\
    );
\m_axis_tdata[1]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1984_2047_0_2_n_1,
      I1 => bram_bank2_reg_1920_1983_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1856_1919_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1792_1855_0_2_n_1,
      O => \m_axis_tdata[1]_i_113_n_0\
    );
\m_axis_tdata[1]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_192_255_0_2_n_1,
      I1 => bram_bank2_reg_128_191_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_64_127_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_0_63_0_2_n_1,
      O => \m_axis_tdata[1]_i_114_n_0\
    );
\m_axis_tdata[1]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_448_511_0_2_n_1,
      I1 => bram_bank2_reg_384_447_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_320_383_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_256_319_0_2_n_1,
      O => \m_axis_tdata[1]_i_115_n_0\
    );
\m_axis_tdata[1]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_704_767_0_2_n_1,
      I1 => bram_bank2_reg_640_703_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_576_639_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_512_575_0_2_n_1,
      O => \m_axis_tdata[1]_i_116_n_0\
    );
\m_axis_tdata[1]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_960_1023_0_2_n_1,
      I1 => bram_bank2_reg_896_959_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_832_895_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_768_831_0_2_n_1,
      O => \m_axis_tdata[1]_i_117_n_0\
    );
\m_axis_tdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[1]_i_6_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_7_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[1]_i_8_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[1]_i_9_n_0\,
      O => \m_axis_tdata[1]_i_2_n_0\
    );
\m_axis_tdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[1]_i_10_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_11_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[1]_i_12_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[1]_i_13_n_0\,
      O => read_data_reg0(1)
    );
\m_axis_tdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[1]_i_14_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_15_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[1]_i_16_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[1]_i_17_n_0\,
      O => \m_axis_tdata[1]_i_4_n_0\
    );
\m_axis_tdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[1]_i_18_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_19_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[1]_i_20_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[1]_i_21_n_0\,
      O => \m_axis_tdata[1]_i_5_n_0\
    );
\m_axis_tdata[1]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3264_3327_0_2_n_1,
      I1 => bram_bank1_reg_3200_3263_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3136_3199_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3072_3135_0_2_n_1,
      O => \m_axis_tdata[1]_i_54_n_0\
    );
\m_axis_tdata[1]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3520_3583_0_2_n_1,
      I1 => bram_bank1_reg_3456_3519_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3392_3455_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3328_3391_0_2_n_1,
      O => \m_axis_tdata[1]_i_55_n_0\
    );
\m_axis_tdata[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3776_3839_0_2_n_1,
      I1 => bram_bank1_reg_3712_3775_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3648_3711_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3584_3647_0_2_n_1,
      O => \m_axis_tdata[1]_i_56_n_0\
    );
\m_axis_tdata[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_4032_4095_0_2_n_1,
      I1 => bram_bank1_reg_3968_4031_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3904_3967_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3840_3903_0_2_n_1,
      O => \m_axis_tdata[1]_i_57_n_0\
    );
\m_axis_tdata[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2240_2303_0_2_n_1,
      I1 => bram_bank1_reg_2176_2239_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2112_2175_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2048_2111_0_2_n_1,
      O => \m_axis_tdata[1]_i_58_n_0\
    );
\m_axis_tdata[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2496_2559_0_2_n_1,
      I1 => bram_bank1_reg_2432_2495_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2368_2431_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2304_2367_0_2_n_1,
      O => \m_axis_tdata[1]_i_59_n_0\
    );
\m_axis_tdata[1]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2752_2815_0_2_n_1,
      I1 => bram_bank1_reg_2688_2751_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2624_2687_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2560_2623_0_2_n_1,
      O => \m_axis_tdata[1]_i_60_n_0\
    );
\m_axis_tdata[1]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3008_3071_0_2_n_1,
      I1 => bram_bank1_reg_2944_3007_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2880_2943_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2816_2879_0_2_n_1,
      O => \m_axis_tdata[1]_i_61_n_0\
    );
\m_axis_tdata[1]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1216_1279_0_2_n_1,
      I1 => bram_bank1_reg_1152_1215_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1088_1151_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1024_1087_0_2_n_1,
      O => \m_axis_tdata[1]_i_62_n_0\
    );
\m_axis_tdata[1]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1472_1535_0_2_n_1,
      I1 => bram_bank1_reg_1408_1471_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1344_1407_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1280_1343_0_2_n_1,
      O => \m_axis_tdata[1]_i_63_n_0\
    );
\m_axis_tdata[1]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1728_1791_0_2_n_1,
      I1 => bram_bank1_reg_1664_1727_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1600_1663_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1536_1599_0_2_n_1,
      O => \m_axis_tdata[1]_i_64_n_0\
    );
\m_axis_tdata[1]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1984_2047_0_2_n_1,
      I1 => bram_bank1_reg_1920_1983_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1856_1919_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1792_1855_0_2_n_1,
      O => \m_axis_tdata[1]_i_65_n_0\
    );
\m_axis_tdata[1]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_192_255_0_2_n_1,
      I1 => bram_bank1_reg_128_191_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_64_127_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_0_63_0_2_n_1,
      O => \m_axis_tdata[1]_i_66_n_0\
    );
\m_axis_tdata[1]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_448_511_0_2_n_1,
      I1 => bram_bank1_reg_384_447_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_320_383_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_256_319_0_2_n_1,
      O => \m_axis_tdata[1]_i_67_n_0\
    );
\m_axis_tdata[1]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_704_767_0_2_n_1,
      I1 => bram_bank1_reg_640_703_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_576_639_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_512_575_0_2_n_1,
      O => \m_axis_tdata[1]_i_68_n_0\
    );
\m_axis_tdata[1]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_960_1023_0_2_n_1,
      I1 => bram_bank1_reg_896_959_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_832_895_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_768_831_0_2_n_1,
      O => \m_axis_tdata[1]_i_69_n_0\
    );
\m_axis_tdata[1]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3264_3327_0_2_n_1,
      I1 => bram_bank0_reg_3200_3263_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3136_3199_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3072_3135_0_2_n_1,
      O => \m_axis_tdata[1]_i_70_n_0\
    );
\m_axis_tdata[1]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3520_3583_0_2_n_1,
      I1 => bram_bank0_reg_3456_3519_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3392_3455_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3328_3391_0_2_n_1,
      O => \m_axis_tdata[1]_i_71_n_0\
    );
\m_axis_tdata[1]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3776_3839_0_2_n_1,
      I1 => bram_bank0_reg_3712_3775_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3648_3711_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3584_3647_0_2_n_1,
      O => \m_axis_tdata[1]_i_72_n_0\
    );
\m_axis_tdata[1]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_4032_4095_0_2_n_1,
      I1 => bram_bank0_reg_3968_4031_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3904_3967_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3840_3903_0_2_n_1,
      O => \m_axis_tdata[1]_i_73_n_0\
    );
\m_axis_tdata[1]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2240_2303_0_2_n_1,
      I1 => bram_bank0_reg_2176_2239_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2112_2175_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2048_2111_0_2_n_1,
      O => \m_axis_tdata[1]_i_74_n_0\
    );
\m_axis_tdata[1]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2496_2559_0_2_n_1,
      I1 => bram_bank0_reg_2432_2495_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2368_2431_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2304_2367_0_2_n_1,
      O => \m_axis_tdata[1]_i_75_n_0\
    );
\m_axis_tdata[1]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2752_2815_0_2_n_1,
      I1 => bram_bank0_reg_2688_2751_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2624_2687_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2560_2623_0_2_n_1,
      O => \m_axis_tdata[1]_i_76_n_0\
    );
\m_axis_tdata[1]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3008_3071_0_2_n_1,
      I1 => bram_bank0_reg_2944_3007_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2880_2943_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2816_2879_0_2_n_1,
      O => \m_axis_tdata[1]_i_77_n_0\
    );
\m_axis_tdata[1]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1216_1279_0_2_n_1,
      I1 => bram_bank0_reg_1152_1215_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1088_1151_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1024_1087_0_2_n_1,
      O => \m_axis_tdata[1]_i_78_n_0\
    );
\m_axis_tdata[1]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1472_1535_0_2_n_1,
      I1 => bram_bank0_reg_1408_1471_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1344_1407_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1280_1343_0_2_n_1,
      O => \m_axis_tdata[1]_i_79_n_0\
    );
\m_axis_tdata[1]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1728_1791_0_2_n_1,
      I1 => bram_bank0_reg_1664_1727_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1600_1663_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1536_1599_0_2_n_1,
      O => \m_axis_tdata[1]_i_80_n_0\
    );
\m_axis_tdata[1]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1984_2047_0_2_n_1,
      I1 => bram_bank0_reg_1920_1983_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1856_1919_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1792_1855_0_2_n_1,
      O => \m_axis_tdata[1]_i_81_n_0\
    );
\m_axis_tdata[1]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_192_255_0_2_n_1,
      I1 => bram_bank0_reg_128_191_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_64_127_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_0_63_0_2_n_1,
      O => \m_axis_tdata[1]_i_82_n_0\
    );
\m_axis_tdata[1]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_448_511_0_2_n_1,
      I1 => bram_bank0_reg_384_447_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_320_383_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_256_319_0_2_n_1,
      O => \m_axis_tdata[1]_i_83_n_0\
    );
\m_axis_tdata[1]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_704_767_0_2_n_1,
      I1 => bram_bank0_reg_640_703_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_576_639_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_512_575_0_2_n_1,
      O => \m_axis_tdata[1]_i_84_n_0\
    );
\m_axis_tdata[1]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_960_1023_0_2_n_1,
      I1 => bram_bank0_reg_896_959_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_832_895_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_768_831_0_2_n_1,
      O => \m_axis_tdata[1]_i_85_n_0\
    );
\m_axis_tdata[1]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3264_3327_0_2_n_1,
      I1 => bram_bank3_reg_3200_3263_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3136_3199_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3072_3135_0_2_n_1,
      O => \m_axis_tdata[1]_i_86_n_0\
    );
\m_axis_tdata[1]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3520_3583_0_2_n_1,
      I1 => bram_bank3_reg_3456_3519_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3392_3455_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3328_3391_0_2_n_1,
      O => \m_axis_tdata[1]_i_87_n_0\
    );
\m_axis_tdata[1]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3776_3839_0_2_n_1,
      I1 => bram_bank3_reg_3712_3775_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3648_3711_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3584_3647_0_2_n_1,
      O => \m_axis_tdata[1]_i_88_n_0\
    );
\m_axis_tdata[1]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_4032_4095_0_2_n_1,
      I1 => bram_bank3_reg_3968_4031_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3904_3967_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3840_3903_0_2_n_1,
      O => \m_axis_tdata[1]_i_89_n_0\
    );
\m_axis_tdata[1]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2240_2303_0_2_n_1,
      I1 => bram_bank3_reg_2176_2239_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2112_2175_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2048_2111_0_2_n_1,
      O => \m_axis_tdata[1]_i_90_n_0\
    );
\m_axis_tdata[1]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2496_2559_0_2_n_1,
      I1 => bram_bank3_reg_2432_2495_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2368_2431_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2304_2367_0_2_n_1,
      O => \m_axis_tdata[1]_i_91_n_0\
    );
\m_axis_tdata[1]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2752_2815_0_2_n_1,
      I1 => bram_bank3_reg_2688_2751_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2624_2687_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2560_2623_0_2_n_1,
      O => \m_axis_tdata[1]_i_92_n_0\
    );
\m_axis_tdata[1]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3008_3071_0_2_n_1,
      I1 => bram_bank3_reg_2944_3007_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2880_2943_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2816_2879_0_2_n_1,
      O => \m_axis_tdata[1]_i_93_n_0\
    );
\m_axis_tdata[1]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1216_1279_0_2_n_1,
      I1 => bram_bank3_reg_1152_1215_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1088_1151_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1024_1087_0_2_n_1,
      O => \m_axis_tdata[1]_i_94_n_0\
    );
\m_axis_tdata[1]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1472_1535_0_2_n_1,
      I1 => bram_bank3_reg_1408_1471_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1344_1407_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1280_1343_0_2_n_1,
      O => \m_axis_tdata[1]_i_95_n_0\
    );
\m_axis_tdata[1]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1728_1791_0_2_n_1,
      I1 => bram_bank3_reg_1664_1727_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1600_1663_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1536_1599_0_2_n_1,
      O => \m_axis_tdata[1]_i_96_n_0\
    );
\m_axis_tdata[1]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1984_2047_0_2_n_1,
      I1 => bram_bank3_reg_1920_1983_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1856_1919_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1792_1855_0_2_n_1,
      O => \m_axis_tdata[1]_i_97_n_0\
    );
\m_axis_tdata[1]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_192_255_0_2_n_1,
      I1 => bram_bank3_reg_128_191_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_64_127_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_0_63_0_2_n_1,
      O => \m_axis_tdata[1]_i_98_n_0\
    );
\m_axis_tdata[1]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_448_511_0_2_n_1,
      I1 => bram_bank3_reg_384_447_0_2_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_320_383_0_2_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_256_319_0_2_n_1,
      O => \m_axis_tdata[1]_i_99_n_0\
    );
\m_axis_tdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \m_axis_tdata[2]_i_2_n_0\,
      I1 => read_data_reg0(2),
      I2 => \m_axis_tdata[2]_i_4_n_0\,
      I3 => \_inferred__4/i__carry__6_n_4\,
      I4 => \_inferred__4/i__carry__6_n_5\,
      I5 => \m_axis_tdata[2]_i_5_n_0\,
      O => read_data_reg(2)
    );
\m_axis_tdata[2]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_704_767_0_2_n_2,
      I1 => bram_bank3_reg_640_703_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_576_639_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_512_575_0_2_n_2,
      O => \m_axis_tdata[2]_i_100_n_0\
    );
\m_axis_tdata[2]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_960_1023_0_2_n_2,
      I1 => bram_bank3_reg_896_959_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_832_895_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_768_831_0_2_n_2,
      O => \m_axis_tdata[2]_i_101_n_0\
    );
\m_axis_tdata[2]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3264_3327_0_2_n_2,
      I1 => bram_bank2_reg_3200_3263_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3136_3199_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3072_3135_0_2_n_2,
      O => \m_axis_tdata[2]_i_102_n_0\
    );
\m_axis_tdata[2]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3520_3583_0_2_n_2,
      I1 => bram_bank2_reg_3456_3519_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3392_3455_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3328_3391_0_2_n_2,
      O => \m_axis_tdata[2]_i_103_n_0\
    );
\m_axis_tdata[2]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3776_3839_0_2_n_2,
      I1 => bram_bank2_reg_3712_3775_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3648_3711_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3584_3647_0_2_n_2,
      O => \m_axis_tdata[2]_i_104_n_0\
    );
\m_axis_tdata[2]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_4032_4095_0_2_n_2,
      I1 => bram_bank2_reg_3968_4031_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3904_3967_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3840_3903_0_2_n_2,
      O => \m_axis_tdata[2]_i_105_n_0\
    );
\m_axis_tdata[2]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2240_2303_0_2_n_2,
      I1 => bram_bank2_reg_2176_2239_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2112_2175_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2048_2111_0_2_n_2,
      O => \m_axis_tdata[2]_i_106_n_0\
    );
\m_axis_tdata[2]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2496_2559_0_2_n_2,
      I1 => bram_bank2_reg_2432_2495_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2368_2431_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2304_2367_0_2_n_2,
      O => \m_axis_tdata[2]_i_107_n_0\
    );
\m_axis_tdata[2]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2752_2815_0_2_n_2,
      I1 => bram_bank2_reg_2688_2751_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2624_2687_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2560_2623_0_2_n_2,
      O => \m_axis_tdata[2]_i_108_n_0\
    );
\m_axis_tdata[2]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3008_3071_0_2_n_2,
      I1 => bram_bank2_reg_2944_3007_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2880_2943_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2816_2879_0_2_n_2,
      O => \m_axis_tdata[2]_i_109_n_0\
    );
\m_axis_tdata[2]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1216_1279_0_2_n_2,
      I1 => bram_bank2_reg_1152_1215_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1088_1151_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1024_1087_0_2_n_2,
      O => \m_axis_tdata[2]_i_110_n_0\
    );
\m_axis_tdata[2]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1472_1535_0_2_n_2,
      I1 => bram_bank2_reg_1408_1471_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1344_1407_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1280_1343_0_2_n_2,
      O => \m_axis_tdata[2]_i_111_n_0\
    );
\m_axis_tdata[2]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1728_1791_0_2_n_2,
      I1 => bram_bank2_reg_1664_1727_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1600_1663_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1536_1599_0_2_n_2,
      O => \m_axis_tdata[2]_i_112_n_0\
    );
\m_axis_tdata[2]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1984_2047_0_2_n_2,
      I1 => bram_bank2_reg_1920_1983_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1856_1919_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1792_1855_0_2_n_2,
      O => \m_axis_tdata[2]_i_113_n_0\
    );
\m_axis_tdata[2]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_192_255_0_2_n_2,
      I1 => bram_bank2_reg_128_191_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_64_127_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_0_63_0_2_n_2,
      O => \m_axis_tdata[2]_i_114_n_0\
    );
\m_axis_tdata[2]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_448_511_0_2_n_2,
      I1 => bram_bank2_reg_384_447_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_320_383_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_256_319_0_2_n_2,
      O => \m_axis_tdata[2]_i_115_n_0\
    );
\m_axis_tdata[2]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_704_767_0_2_n_2,
      I1 => bram_bank2_reg_640_703_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_576_639_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_512_575_0_2_n_2,
      O => \m_axis_tdata[2]_i_116_n_0\
    );
\m_axis_tdata[2]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_960_1023_0_2_n_2,
      I1 => bram_bank2_reg_896_959_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_832_895_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_768_831_0_2_n_2,
      O => \m_axis_tdata[2]_i_117_n_0\
    );
\m_axis_tdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[2]_i_6_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_7_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[2]_i_8_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[2]_i_9_n_0\,
      O => \m_axis_tdata[2]_i_2_n_0\
    );
\m_axis_tdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[2]_i_10_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_11_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[2]_i_12_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[2]_i_13_n_0\,
      O => read_data_reg0(2)
    );
\m_axis_tdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[2]_i_14_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_15_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[2]_i_16_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[2]_i_17_n_0\,
      O => \m_axis_tdata[2]_i_4_n_0\
    );
\m_axis_tdata[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[2]_i_18_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_19_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[2]_i_20_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[2]_i_21_n_0\,
      O => \m_axis_tdata[2]_i_5_n_0\
    );
\m_axis_tdata[2]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3264_3327_0_2_n_2,
      I1 => bram_bank1_reg_3200_3263_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3136_3199_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3072_3135_0_2_n_2,
      O => \m_axis_tdata[2]_i_54_n_0\
    );
\m_axis_tdata[2]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3520_3583_0_2_n_2,
      I1 => bram_bank1_reg_3456_3519_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3392_3455_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3328_3391_0_2_n_2,
      O => \m_axis_tdata[2]_i_55_n_0\
    );
\m_axis_tdata[2]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3776_3839_0_2_n_2,
      I1 => bram_bank1_reg_3712_3775_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3648_3711_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3584_3647_0_2_n_2,
      O => \m_axis_tdata[2]_i_56_n_0\
    );
\m_axis_tdata[2]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_4032_4095_0_2_n_2,
      I1 => bram_bank1_reg_3968_4031_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3904_3967_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3840_3903_0_2_n_2,
      O => \m_axis_tdata[2]_i_57_n_0\
    );
\m_axis_tdata[2]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2240_2303_0_2_n_2,
      I1 => bram_bank1_reg_2176_2239_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2112_2175_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2048_2111_0_2_n_2,
      O => \m_axis_tdata[2]_i_58_n_0\
    );
\m_axis_tdata[2]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2496_2559_0_2_n_2,
      I1 => bram_bank1_reg_2432_2495_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2368_2431_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2304_2367_0_2_n_2,
      O => \m_axis_tdata[2]_i_59_n_0\
    );
\m_axis_tdata[2]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2752_2815_0_2_n_2,
      I1 => bram_bank1_reg_2688_2751_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2624_2687_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2560_2623_0_2_n_2,
      O => \m_axis_tdata[2]_i_60_n_0\
    );
\m_axis_tdata[2]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3008_3071_0_2_n_2,
      I1 => bram_bank1_reg_2944_3007_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2880_2943_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2816_2879_0_2_n_2,
      O => \m_axis_tdata[2]_i_61_n_0\
    );
\m_axis_tdata[2]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1216_1279_0_2_n_2,
      I1 => bram_bank1_reg_1152_1215_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1088_1151_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1024_1087_0_2_n_2,
      O => \m_axis_tdata[2]_i_62_n_0\
    );
\m_axis_tdata[2]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1472_1535_0_2_n_2,
      I1 => bram_bank1_reg_1408_1471_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1344_1407_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1280_1343_0_2_n_2,
      O => \m_axis_tdata[2]_i_63_n_0\
    );
\m_axis_tdata[2]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1728_1791_0_2_n_2,
      I1 => bram_bank1_reg_1664_1727_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1600_1663_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1536_1599_0_2_n_2,
      O => \m_axis_tdata[2]_i_64_n_0\
    );
\m_axis_tdata[2]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1984_2047_0_2_n_2,
      I1 => bram_bank1_reg_1920_1983_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1856_1919_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1792_1855_0_2_n_2,
      O => \m_axis_tdata[2]_i_65_n_0\
    );
\m_axis_tdata[2]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_192_255_0_2_n_2,
      I1 => bram_bank1_reg_128_191_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_64_127_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_0_63_0_2_n_2,
      O => \m_axis_tdata[2]_i_66_n_0\
    );
\m_axis_tdata[2]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_448_511_0_2_n_2,
      I1 => bram_bank1_reg_384_447_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_320_383_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_256_319_0_2_n_2,
      O => \m_axis_tdata[2]_i_67_n_0\
    );
\m_axis_tdata[2]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_704_767_0_2_n_2,
      I1 => bram_bank1_reg_640_703_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_576_639_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_512_575_0_2_n_2,
      O => \m_axis_tdata[2]_i_68_n_0\
    );
\m_axis_tdata[2]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_960_1023_0_2_n_2,
      I1 => bram_bank1_reg_896_959_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_832_895_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_768_831_0_2_n_2,
      O => \m_axis_tdata[2]_i_69_n_0\
    );
\m_axis_tdata[2]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3264_3327_0_2_n_2,
      I1 => bram_bank0_reg_3200_3263_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3136_3199_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3072_3135_0_2_n_2,
      O => \m_axis_tdata[2]_i_70_n_0\
    );
\m_axis_tdata[2]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3520_3583_0_2_n_2,
      I1 => bram_bank0_reg_3456_3519_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3392_3455_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3328_3391_0_2_n_2,
      O => \m_axis_tdata[2]_i_71_n_0\
    );
\m_axis_tdata[2]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3776_3839_0_2_n_2,
      I1 => bram_bank0_reg_3712_3775_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3648_3711_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3584_3647_0_2_n_2,
      O => \m_axis_tdata[2]_i_72_n_0\
    );
\m_axis_tdata[2]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_4032_4095_0_2_n_2,
      I1 => bram_bank0_reg_3968_4031_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3904_3967_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3840_3903_0_2_n_2,
      O => \m_axis_tdata[2]_i_73_n_0\
    );
\m_axis_tdata[2]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2240_2303_0_2_n_2,
      I1 => bram_bank0_reg_2176_2239_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2112_2175_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2048_2111_0_2_n_2,
      O => \m_axis_tdata[2]_i_74_n_0\
    );
\m_axis_tdata[2]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2496_2559_0_2_n_2,
      I1 => bram_bank0_reg_2432_2495_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2368_2431_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2304_2367_0_2_n_2,
      O => \m_axis_tdata[2]_i_75_n_0\
    );
\m_axis_tdata[2]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2752_2815_0_2_n_2,
      I1 => bram_bank0_reg_2688_2751_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2624_2687_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2560_2623_0_2_n_2,
      O => \m_axis_tdata[2]_i_76_n_0\
    );
\m_axis_tdata[2]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3008_3071_0_2_n_2,
      I1 => bram_bank0_reg_2944_3007_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2880_2943_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2816_2879_0_2_n_2,
      O => \m_axis_tdata[2]_i_77_n_0\
    );
\m_axis_tdata[2]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1216_1279_0_2_n_2,
      I1 => bram_bank0_reg_1152_1215_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1088_1151_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1024_1087_0_2_n_2,
      O => \m_axis_tdata[2]_i_78_n_0\
    );
\m_axis_tdata[2]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1472_1535_0_2_n_2,
      I1 => bram_bank0_reg_1408_1471_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1344_1407_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1280_1343_0_2_n_2,
      O => \m_axis_tdata[2]_i_79_n_0\
    );
\m_axis_tdata[2]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1728_1791_0_2_n_2,
      I1 => bram_bank0_reg_1664_1727_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1600_1663_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1536_1599_0_2_n_2,
      O => \m_axis_tdata[2]_i_80_n_0\
    );
\m_axis_tdata[2]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1984_2047_0_2_n_2,
      I1 => bram_bank0_reg_1920_1983_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1856_1919_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1792_1855_0_2_n_2,
      O => \m_axis_tdata[2]_i_81_n_0\
    );
\m_axis_tdata[2]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_192_255_0_2_n_2,
      I1 => bram_bank0_reg_128_191_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_64_127_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_0_63_0_2_n_2,
      O => \m_axis_tdata[2]_i_82_n_0\
    );
\m_axis_tdata[2]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_448_511_0_2_n_2,
      I1 => bram_bank0_reg_384_447_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_320_383_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_256_319_0_2_n_2,
      O => \m_axis_tdata[2]_i_83_n_0\
    );
\m_axis_tdata[2]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_704_767_0_2_n_2,
      I1 => bram_bank0_reg_640_703_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_576_639_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_512_575_0_2_n_2,
      O => \m_axis_tdata[2]_i_84_n_0\
    );
\m_axis_tdata[2]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_960_1023_0_2_n_2,
      I1 => bram_bank0_reg_896_959_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_832_895_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_768_831_0_2_n_2,
      O => \m_axis_tdata[2]_i_85_n_0\
    );
\m_axis_tdata[2]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3264_3327_0_2_n_2,
      I1 => bram_bank3_reg_3200_3263_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3136_3199_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3072_3135_0_2_n_2,
      O => \m_axis_tdata[2]_i_86_n_0\
    );
\m_axis_tdata[2]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3520_3583_0_2_n_2,
      I1 => bram_bank3_reg_3456_3519_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3392_3455_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3328_3391_0_2_n_2,
      O => \m_axis_tdata[2]_i_87_n_0\
    );
\m_axis_tdata[2]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3776_3839_0_2_n_2,
      I1 => bram_bank3_reg_3712_3775_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3648_3711_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3584_3647_0_2_n_2,
      O => \m_axis_tdata[2]_i_88_n_0\
    );
\m_axis_tdata[2]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_4032_4095_0_2_n_2,
      I1 => bram_bank3_reg_3968_4031_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3904_3967_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3840_3903_0_2_n_2,
      O => \m_axis_tdata[2]_i_89_n_0\
    );
\m_axis_tdata[2]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2240_2303_0_2_n_2,
      I1 => bram_bank3_reg_2176_2239_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2112_2175_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2048_2111_0_2_n_2,
      O => \m_axis_tdata[2]_i_90_n_0\
    );
\m_axis_tdata[2]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2496_2559_0_2_n_2,
      I1 => bram_bank3_reg_2432_2495_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2368_2431_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2304_2367_0_2_n_2,
      O => \m_axis_tdata[2]_i_91_n_0\
    );
\m_axis_tdata[2]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2752_2815_0_2_n_2,
      I1 => bram_bank3_reg_2688_2751_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2624_2687_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2560_2623_0_2_n_2,
      O => \m_axis_tdata[2]_i_92_n_0\
    );
\m_axis_tdata[2]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3008_3071_0_2_n_2,
      I1 => bram_bank3_reg_2944_3007_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2880_2943_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2816_2879_0_2_n_2,
      O => \m_axis_tdata[2]_i_93_n_0\
    );
\m_axis_tdata[2]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1216_1279_0_2_n_2,
      I1 => bram_bank3_reg_1152_1215_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1088_1151_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1024_1087_0_2_n_2,
      O => \m_axis_tdata[2]_i_94_n_0\
    );
\m_axis_tdata[2]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1472_1535_0_2_n_2,
      I1 => bram_bank3_reg_1408_1471_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1344_1407_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1280_1343_0_2_n_2,
      O => \m_axis_tdata[2]_i_95_n_0\
    );
\m_axis_tdata[2]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1728_1791_0_2_n_2,
      I1 => bram_bank3_reg_1664_1727_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1600_1663_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1536_1599_0_2_n_2,
      O => \m_axis_tdata[2]_i_96_n_0\
    );
\m_axis_tdata[2]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1984_2047_0_2_n_2,
      I1 => bram_bank3_reg_1920_1983_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1856_1919_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1792_1855_0_2_n_2,
      O => \m_axis_tdata[2]_i_97_n_0\
    );
\m_axis_tdata[2]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_192_255_0_2_n_2,
      I1 => bram_bank3_reg_128_191_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_64_127_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_0_63_0_2_n_2,
      O => \m_axis_tdata[2]_i_98_n_0\
    );
\m_axis_tdata[2]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_448_511_0_2_n_2,
      I1 => bram_bank3_reg_384_447_0_2_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_320_383_0_2_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_256_319_0_2_n_2,
      O => \m_axis_tdata[2]_i_99_n_0\
    );
\m_axis_tdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \m_axis_tdata[3]_i_2_n_0\,
      I1 => read_data_reg0(3),
      I2 => \m_axis_tdata[3]_i_4_n_0\,
      I3 => \_inferred__4/i__carry__6_n_4\,
      I4 => \_inferred__4/i__carry__6_n_5\,
      I5 => \m_axis_tdata[3]_i_5_n_0\,
      O => read_data_reg(3)
    );
\m_axis_tdata[3]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_704_767_3_5_n_0,
      I1 => bram_bank3_reg_640_703_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_576_639_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_512_575_3_5_n_0,
      O => \m_axis_tdata[3]_i_100_n_0\
    );
\m_axis_tdata[3]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_960_1023_3_5_n_0,
      I1 => bram_bank3_reg_896_959_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_832_895_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_768_831_3_5_n_0,
      O => \m_axis_tdata[3]_i_101_n_0\
    );
\m_axis_tdata[3]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3264_3327_3_5_n_0,
      I1 => bram_bank2_reg_3200_3263_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3136_3199_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3072_3135_3_5_n_0,
      O => \m_axis_tdata[3]_i_102_n_0\
    );
\m_axis_tdata[3]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3520_3583_3_5_n_0,
      I1 => bram_bank2_reg_3456_3519_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3392_3455_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3328_3391_3_5_n_0,
      O => \m_axis_tdata[3]_i_103_n_0\
    );
\m_axis_tdata[3]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3776_3839_3_5_n_0,
      I1 => bram_bank2_reg_3712_3775_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3648_3711_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3584_3647_3_5_n_0,
      O => \m_axis_tdata[3]_i_104_n_0\
    );
\m_axis_tdata[3]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_4032_4095_3_5_n_0,
      I1 => bram_bank2_reg_3968_4031_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3904_3967_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3840_3903_3_5_n_0,
      O => \m_axis_tdata[3]_i_105_n_0\
    );
\m_axis_tdata[3]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2240_2303_3_5_n_0,
      I1 => bram_bank2_reg_2176_2239_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2112_2175_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2048_2111_3_5_n_0,
      O => \m_axis_tdata[3]_i_106_n_0\
    );
\m_axis_tdata[3]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2496_2559_3_5_n_0,
      I1 => bram_bank2_reg_2432_2495_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2368_2431_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2304_2367_3_5_n_0,
      O => \m_axis_tdata[3]_i_107_n_0\
    );
\m_axis_tdata[3]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2752_2815_3_5_n_0,
      I1 => bram_bank2_reg_2688_2751_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2624_2687_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2560_2623_3_5_n_0,
      O => \m_axis_tdata[3]_i_108_n_0\
    );
\m_axis_tdata[3]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3008_3071_3_5_n_0,
      I1 => bram_bank2_reg_2944_3007_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2880_2943_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2816_2879_3_5_n_0,
      O => \m_axis_tdata[3]_i_109_n_0\
    );
\m_axis_tdata[3]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1216_1279_3_5_n_0,
      I1 => bram_bank2_reg_1152_1215_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1088_1151_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1024_1087_3_5_n_0,
      O => \m_axis_tdata[3]_i_110_n_0\
    );
\m_axis_tdata[3]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1472_1535_3_5_n_0,
      I1 => bram_bank2_reg_1408_1471_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1344_1407_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1280_1343_3_5_n_0,
      O => \m_axis_tdata[3]_i_111_n_0\
    );
\m_axis_tdata[3]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1728_1791_3_5_n_0,
      I1 => bram_bank2_reg_1664_1727_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1600_1663_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1536_1599_3_5_n_0,
      O => \m_axis_tdata[3]_i_112_n_0\
    );
\m_axis_tdata[3]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1984_2047_3_5_n_0,
      I1 => bram_bank2_reg_1920_1983_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1856_1919_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1792_1855_3_5_n_0,
      O => \m_axis_tdata[3]_i_113_n_0\
    );
\m_axis_tdata[3]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_192_255_3_5_n_0,
      I1 => bram_bank2_reg_128_191_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_64_127_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_0_63_3_5_n_0,
      O => \m_axis_tdata[3]_i_114_n_0\
    );
\m_axis_tdata[3]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_448_511_3_5_n_0,
      I1 => bram_bank2_reg_384_447_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_320_383_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_256_319_3_5_n_0,
      O => \m_axis_tdata[3]_i_115_n_0\
    );
\m_axis_tdata[3]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_704_767_3_5_n_0,
      I1 => bram_bank2_reg_640_703_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_576_639_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_512_575_3_5_n_0,
      O => \m_axis_tdata[3]_i_116_n_0\
    );
\m_axis_tdata[3]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_960_1023_3_5_n_0,
      I1 => bram_bank2_reg_896_959_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_832_895_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_768_831_3_5_n_0,
      O => \m_axis_tdata[3]_i_117_n_0\
    );
\m_axis_tdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[3]_i_6_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_7_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[3]_i_8_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[3]_i_9_n_0\,
      O => \m_axis_tdata[3]_i_2_n_0\
    );
\m_axis_tdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[3]_i_10_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_11_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[3]_i_12_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[3]_i_13_n_0\,
      O => read_data_reg0(3)
    );
\m_axis_tdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[3]_i_14_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_15_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[3]_i_16_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[3]_i_17_n_0\,
      O => \m_axis_tdata[3]_i_4_n_0\
    );
\m_axis_tdata[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[3]_i_18_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_19_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[3]_i_20_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[3]_i_21_n_0\,
      O => \m_axis_tdata[3]_i_5_n_0\
    );
\m_axis_tdata[3]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3264_3327_3_5_n_0,
      I1 => bram_bank1_reg_3200_3263_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3136_3199_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3072_3135_3_5_n_0,
      O => \m_axis_tdata[3]_i_54_n_0\
    );
\m_axis_tdata[3]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3520_3583_3_5_n_0,
      I1 => bram_bank1_reg_3456_3519_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3392_3455_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3328_3391_3_5_n_0,
      O => \m_axis_tdata[3]_i_55_n_0\
    );
\m_axis_tdata[3]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3776_3839_3_5_n_0,
      I1 => bram_bank1_reg_3712_3775_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3648_3711_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3584_3647_3_5_n_0,
      O => \m_axis_tdata[3]_i_56_n_0\
    );
\m_axis_tdata[3]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_4032_4095_3_5_n_0,
      I1 => bram_bank1_reg_3968_4031_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3904_3967_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3840_3903_3_5_n_0,
      O => \m_axis_tdata[3]_i_57_n_0\
    );
\m_axis_tdata[3]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2240_2303_3_5_n_0,
      I1 => bram_bank1_reg_2176_2239_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2112_2175_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2048_2111_3_5_n_0,
      O => \m_axis_tdata[3]_i_58_n_0\
    );
\m_axis_tdata[3]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2496_2559_3_5_n_0,
      I1 => bram_bank1_reg_2432_2495_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2368_2431_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2304_2367_3_5_n_0,
      O => \m_axis_tdata[3]_i_59_n_0\
    );
\m_axis_tdata[3]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2752_2815_3_5_n_0,
      I1 => bram_bank1_reg_2688_2751_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2624_2687_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2560_2623_3_5_n_0,
      O => \m_axis_tdata[3]_i_60_n_0\
    );
\m_axis_tdata[3]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3008_3071_3_5_n_0,
      I1 => bram_bank1_reg_2944_3007_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2880_2943_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2816_2879_3_5_n_0,
      O => \m_axis_tdata[3]_i_61_n_0\
    );
\m_axis_tdata[3]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1216_1279_3_5_n_0,
      I1 => bram_bank1_reg_1152_1215_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1088_1151_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1024_1087_3_5_n_0,
      O => \m_axis_tdata[3]_i_62_n_0\
    );
\m_axis_tdata[3]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1472_1535_3_5_n_0,
      I1 => bram_bank1_reg_1408_1471_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1344_1407_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1280_1343_3_5_n_0,
      O => \m_axis_tdata[3]_i_63_n_0\
    );
\m_axis_tdata[3]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1728_1791_3_5_n_0,
      I1 => bram_bank1_reg_1664_1727_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1600_1663_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1536_1599_3_5_n_0,
      O => \m_axis_tdata[3]_i_64_n_0\
    );
\m_axis_tdata[3]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1984_2047_3_5_n_0,
      I1 => bram_bank1_reg_1920_1983_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1856_1919_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1792_1855_3_5_n_0,
      O => \m_axis_tdata[3]_i_65_n_0\
    );
\m_axis_tdata[3]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_192_255_3_5_n_0,
      I1 => bram_bank1_reg_128_191_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_64_127_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_0_63_3_5_n_0,
      O => \m_axis_tdata[3]_i_66_n_0\
    );
\m_axis_tdata[3]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_448_511_3_5_n_0,
      I1 => bram_bank1_reg_384_447_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_320_383_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_256_319_3_5_n_0,
      O => \m_axis_tdata[3]_i_67_n_0\
    );
\m_axis_tdata[3]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_704_767_3_5_n_0,
      I1 => bram_bank1_reg_640_703_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_576_639_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_512_575_3_5_n_0,
      O => \m_axis_tdata[3]_i_68_n_0\
    );
\m_axis_tdata[3]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_960_1023_3_5_n_0,
      I1 => bram_bank1_reg_896_959_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_832_895_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_768_831_3_5_n_0,
      O => \m_axis_tdata[3]_i_69_n_0\
    );
\m_axis_tdata[3]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3264_3327_3_5_n_0,
      I1 => bram_bank0_reg_3200_3263_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3136_3199_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3072_3135_3_5_n_0,
      O => \m_axis_tdata[3]_i_70_n_0\
    );
\m_axis_tdata[3]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3520_3583_3_5_n_0,
      I1 => bram_bank0_reg_3456_3519_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3392_3455_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3328_3391_3_5_n_0,
      O => \m_axis_tdata[3]_i_71_n_0\
    );
\m_axis_tdata[3]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3776_3839_3_5_n_0,
      I1 => bram_bank0_reg_3712_3775_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3648_3711_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3584_3647_3_5_n_0,
      O => \m_axis_tdata[3]_i_72_n_0\
    );
\m_axis_tdata[3]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_4032_4095_3_5_n_0,
      I1 => bram_bank0_reg_3968_4031_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3904_3967_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3840_3903_3_5_n_0,
      O => \m_axis_tdata[3]_i_73_n_0\
    );
\m_axis_tdata[3]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2240_2303_3_5_n_0,
      I1 => bram_bank0_reg_2176_2239_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2112_2175_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2048_2111_3_5_n_0,
      O => \m_axis_tdata[3]_i_74_n_0\
    );
\m_axis_tdata[3]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2496_2559_3_5_n_0,
      I1 => bram_bank0_reg_2432_2495_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2368_2431_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2304_2367_3_5_n_0,
      O => \m_axis_tdata[3]_i_75_n_0\
    );
\m_axis_tdata[3]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2752_2815_3_5_n_0,
      I1 => bram_bank0_reg_2688_2751_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2624_2687_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2560_2623_3_5_n_0,
      O => \m_axis_tdata[3]_i_76_n_0\
    );
\m_axis_tdata[3]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3008_3071_3_5_n_0,
      I1 => bram_bank0_reg_2944_3007_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2880_2943_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2816_2879_3_5_n_0,
      O => \m_axis_tdata[3]_i_77_n_0\
    );
\m_axis_tdata[3]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1216_1279_3_5_n_0,
      I1 => bram_bank0_reg_1152_1215_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1088_1151_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1024_1087_3_5_n_0,
      O => \m_axis_tdata[3]_i_78_n_0\
    );
\m_axis_tdata[3]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1472_1535_3_5_n_0,
      I1 => bram_bank0_reg_1408_1471_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1344_1407_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1280_1343_3_5_n_0,
      O => \m_axis_tdata[3]_i_79_n_0\
    );
\m_axis_tdata[3]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1728_1791_3_5_n_0,
      I1 => bram_bank0_reg_1664_1727_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1600_1663_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1536_1599_3_5_n_0,
      O => \m_axis_tdata[3]_i_80_n_0\
    );
\m_axis_tdata[3]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1984_2047_3_5_n_0,
      I1 => bram_bank0_reg_1920_1983_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1856_1919_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1792_1855_3_5_n_0,
      O => \m_axis_tdata[3]_i_81_n_0\
    );
\m_axis_tdata[3]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_192_255_3_5_n_0,
      I1 => bram_bank0_reg_128_191_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_64_127_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_0_63_3_5_n_0,
      O => \m_axis_tdata[3]_i_82_n_0\
    );
\m_axis_tdata[3]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_448_511_3_5_n_0,
      I1 => bram_bank0_reg_384_447_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_320_383_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_256_319_3_5_n_0,
      O => \m_axis_tdata[3]_i_83_n_0\
    );
\m_axis_tdata[3]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_704_767_3_5_n_0,
      I1 => bram_bank0_reg_640_703_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_576_639_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_512_575_3_5_n_0,
      O => \m_axis_tdata[3]_i_84_n_0\
    );
\m_axis_tdata[3]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_960_1023_3_5_n_0,
      I1 => bram_bank0_reg_896_959_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_832_895_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_768_831_3_5_n_0,
      O => \m_axis_tdata[3]_i_85_n_0\
    );
\m_axis_tdata[3]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3264_3327_3_5_n_0,
      I1 => bram_bank3_reg_3200_3263_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3136_3199_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3072_3135_3_5_n_0,
      O => \m_axis_tdata[3]_i_86_n_0\
    );
\m_axis_tdata[3]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3520_3583_3_5_n_0,
      I1 => bram_bank3_reg_3456_3519_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3392_3455_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3328_3391_3_5_n_0,
      O => \m_axis_tdata[3]_i_87_n_0\
    );
\m_axis_tdata[3]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3776_3839_3_5_n_0,
      I1 => bram_bank3_reg_3712_3775_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3648_3711_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3584_3647_3_5_n_0,
      O => \m_axis_tdata[3]_i_88_n_0\
    );
\m_axis_tdata[3]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_4032_4095_3_5_n_0,
      I1 => bram_bank3_reg_3968_4031_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3904_3967_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3840_3903_3_5_n_0,
      O => \m_axis_tdata[3]_i_89_n_0\
    );
\m_axis_tdata[3]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2240_2303_3_5_n_0,
      I1 => bram_bank3_reg_2176_2239_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2112_2175_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2048_2111_3_5_n_0,
      O => \m_axis_tdata[3]_i_90_n_0\
    );
\m_axis_tdata[3]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2496_2559_3_5_n_0,
      I1 => bram_bank3_reg_2432_2495_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2368_2431_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2304_2367_3_5_n_0,
      O => \m_axis_tdata[3]_i_91_n_0\
    );
\m_axis_tdata[3]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2752_2815_3_5_n_0,
      I1 => bram_bank3_reg_2688_2751_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2624_2687_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2560_2623_3_5_n_0,
      O => \m_axis_tdata[3]_i_92_n_0\
    );
\m_axis_tdata[3]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3008_3071_3_5_n_0,
      I1 => bram_bank3_reg_2944_3007_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2880_2943_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2816_2879_3_5_n_0,
      O => \m_axis_tdata[3]_i_93_n_0\
    );
\m_axis_tdata[3]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1216_1279_3_5_n_0,
      I1 => bram_bank3_reg_1152_1215_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1088_1151_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1024_1087_3_5_n_0,
      O => \m_axis_tdata[3]_i_94_n_0\
    );
\m_axis_tdata[3]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1472_1535_3_5_n_0,
      I1 => bram_bank3_reg_1408_1471_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1344_1407_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1280_1343_3_5_n_0,
      O => \m_axis_tdata[3]_i_95_n_0\
    );
\m_axis_tdata[3]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1728_1791_3_5_n_0,
      I1 => bram_bank3_reg_1664_1727_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1600_1663_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1536_1599_3_5_n_0,
      O => \m_axis_tdata[3]_i_96_n_0\
    );
\m_axis_tdata[3]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1984_2047_3_5_n_0,
      I1 => bram_bank3_reg_1920_1983_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1856_1919_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1792_1855_3_5_n_0,
      O => \m_axis_tdata[3]_i_97_n_0\
    );
\m_axis_tdata[3]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_192_255_3_5_n_0,
      I1 => bram_bank3_reg_128_191_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_64_127_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_0_63_3_5_n_0,
      O => \m_axis_tdata[3]_i_98_n_0\
    );
\m_axis_tdata[3]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_448_511_3_5_n_0,
      I1 => bram_bank3_reg_384_447_3_5_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_320_383_3_5_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_256_319_3_5_n_0,
      O => \m_axis_tdata[3]_i_99_n_0\
    );
\m_axis_tdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \m_axis_tdata[4]_i_2_n_0\,
      I1 => read_data_reg0(4),
      I2 => \m_axis_tdata[4]_i_4_n_0\,
      I3 => \_inferred__4/i__carry__6_n_4\,
      I4 => \_inferred__4/i__carry__6_n_5\,
      I5 => \m_axis_tdata[4]_i_5_n_0\,
      O => read_data_reg(4)
    );
\m_axis_tdata[4]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_704_767_3_5_n_1,
      I1 => bram_bank3_reg_640_703_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_576_639_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_512_575_3_5_n_1,
      O => \m_axis_tdata[4]_i_100_n_0\
    );
\m_axis_tdata[4]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_960_1023_3_5_n_1,
      I1 => bram_bank3_reg_896_959_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_832_895_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_768_831_3_5_n_1,
      O => \m_axis_tdata[4]_i_101_n_0\
    );
\m_axis_tdata[4]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3264_3327_3_5_n_1,
      I1 => bram_bank2_reg_3200_3263_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3136_3199_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3072_3135_3_5_n_1,
      O => \m_axis_tdata[4]_i_102_n_0\
    );
\m_axis_tdata[4]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3520_3583_3_5_n_1,
      I1 => bram_bank2_reg_3456_3519_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3392_3455_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3328_3391_3_5_n_1,
      O => \m_axis_tdata[4]_i_103_n_0\
    );
\m_axis_tdata[4]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3776_3839_3_5_n_1,
      I1 => bram_bank2_reg_3712_3775_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3648_3711_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3584_3647_3_5_n_1,
      O => \m_axis_tdata[4]_i_104_n_0\
    );
\m_axis_tdata[4]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_4032_4095_3_5_n_1,
      I1 => bram_bank2_reg_3968_4031_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3904_3967_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3840_3903_3_5_n_1,
      O => \m_axis_tdata[4]_i_105_n_0\
    );
\m_axis_tdata[4]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2240_2303_3_5_n_1,
      I1 => bram_bank2_reg_2176_2239_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2112_2175_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2048_2111_3_5_n_1,
      O => \m_axis_tdata[4]_i_106_n_0\
    );
\m_axis_tdata[4]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2496_2559_3_5_n_1,
      I1 => bram_bank2_reg_2432_2495_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2368_2431_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2304_2367_3_5_n_1,
      O => \m_axis_tdata[4]_i_107_n_0\
    );
\m_axis_tdata[4]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2752_2815_3_5_n_1,
      I1 => bram_bank2_reg_2688_2751_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2624_2687_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2560_2623_3_5_n_1,
      O => \m_axis_tdata[4]_i_108_n_0\
    );
\m_axis_tdata[4]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3008_3071_3_5_n_1,
      I1 => bram_bank2_reg_2944_3007_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2880_2943_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2816_2879_3_5_n_1,
      O => \m_axis_tdata[4]_i_109_n_0\
    );
\m_axis_tdata[4]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1216_1279_3_5_n_1,
      I1 => bram_bank2_reg_1152_1215_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1088_1151_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1024_1087_3_5_n_1,
      O => \m_axis_tdata[4]_i_110_n_0\
    );
\m_axis_tdata[4]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1472_1535_3_5_n_1,
      I1 => bram_bank2_reg_1408_1471_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1344_1407_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1280_1343_3_5_n_1,
      O => \m_axis_tdata[4]_i_111_n_0\
    );
\m_axis_tdata[4]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1728_1791_3_5_n_1,
      I1 => bram_bank2_reg_1664_1727_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1600_1663_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1536_1599_3_5_n_1,
      O => \m_axis_tdata[4]_i_112_n_0\
    );
\m_axis_tdata[4]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1984_2047_3_5_n_1,
      I1 => bram_bank2_reg_1920_1983_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1856_1919_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1792_1855_3_5_n_1,
      O => \m_axis_tdata[4]_i_113_n_0\
    );
\m_axis_tdata[4]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_192_255_3_5_n_1,
      I1 => bram_bank2_reg_128_191_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_64_127_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_0_63_3_5_n_1,
      O => \m_axis_tdata[4]_i_114_n_0\
    );
\m_axis_tdata[4]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_448_511_3_5_n_1,
      I1 => bram_bank2_reg_384_447_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_320_383_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_256_319_3_5_n_1,
      O => \m_axis_tdata[4]_i_115_n_0\
    );
\m_axis_tdata[4]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_704_767_3_5_n_1,
      I1 => bram_bank2_reg_640_703_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_576_639_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_512_575_3_5_n_1,
      O => \m_axis_tdata[4]_i_116_n_0\
    );
\m_axis_tdata[4]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_960_1023_3_5_n_1,
      I1 => bram_bank2_reg_896_959_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_832_895_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_768_831_3_5_n_1,
      O => \m_axis_tdata[4]_i_117_n_0\
    );
\m_axis_tdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[4]_i_6_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_7_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[4]_i_8_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[4]_i_9_n_0\,
      O => \m_axis_tdata[4]_i_2_n_0\
    );
\m_axis_tdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[4]_i_10_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_11_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[4]_i_12_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[4]_i_13_n_0\,
      O => read_data_reg0(4)
    );
\m_axis_tdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[4]_i_14_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_15_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[4]_i_16_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[4]_i_17_n_0\,
      O => \m_axis_tdata[4]_i_4_n_0\
    );
\m_axis_tdata[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[4]_i_18_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_19_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[4]_i_20_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[4]_i_21_n_0\,
      O => \m_axis_tdata[4]_i_5_n_0\
    );
\m_axis_tdata[4]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3264_3327_3_5_n_1,
      I1 => bram_bank1_reg_3200_3263_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3136_3199_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3072_3135_3_5_n_1,
      O => \m_axis_tdata[4]_i_54_n_0\
    );
\m_axis_tdata[4]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3520_3583_3_5_n_1,
      I1 => bram_bank1_reg_3456_3519_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3392_3455_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3328_3391_3_5_n_1,
      O => \m_axis_tdata[4]_i_55_n_0\
    );
\m_axis_tdata[4]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3776_3839_3_5_n_1,
      I1 => bram_bank1_reg_3712_3775_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3648_3711_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3584_3647_3_5_n_1,
      O => \m_axis_tdata[4]_i_56_n_0\
    );
\m_axis_tdata[4]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_4032_4095_3_5_n_1,
      I1 => bram_bank1_reg_3968_4031_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3904_3967_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3840_3903_3_5_n_1,
      O => \m_axis_tdata[4]_i_57_n_0\
    );
\m_axis_tdata[4]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2240_2303_3_5_n_1,
      I1 => bram_bank1_reg_2176_2239_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2112_2175_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2048_2111_3_5_n_1,
      O => \m_axis_tdata[4]_i_58_n_0\
    );
\m_axis_tdata[4]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2496_2559_3_5_n_1,
      I1 => bram_bank1_reg_2432_2495_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2368_2431_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2304_2367_3_5_n_1,
      O => \m_axis_tdata[4]_i_59_n_0\
    );
\m_axis_tdata[4]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2752_2815_3_5_n_1,
      I1 => bram_bank1_reg_2688_2751_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2624_2687_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2560_2623_3_5_n_1,
      O => \m_axis_tdata[4]_i_60_n_0\
    );
\m_axis_tdata[4]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3008_3071_3_5_n_1,
      I1 => bram_bank1_reg_2944_3007_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2880_2943_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2816_2879_3_5_n_1,
      O => \m_axis_tdata[4]_i_61_n_0\
    );
\m_axis_tdata[4]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1216_1279_3_5_n_1,
      I1 => bram_bank1_reg_1152_1215_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1088_1151_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1024_1087_3_5_n_1,
      O => \m_axis_tdata[4]_i_62_n_0\
    );
\m_axis_tdata[4]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1472_1535_3_5_n_1,
      I1 => bram_bank1_reg_1408_1471_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1344_1407_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1280_1343_3_5_n_1,
      O => \m_axis_tdata[4]_i_63_n_0\
    );
\m_axis_tdata[4]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1728_1791_3_5_n_1,
      I1 => bram_bank1_reg_1664_1727_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1600_1663_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1536_1599_3_5_n_1,
      O => \m_axis_tdata[4]_i_64_n_0\
    );
\m_axis_tdata[4]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1984_2047_3_5_n_1,
      I1 => bram_bank1_reg_1920_1983_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1856_1919_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1792_1855_3_5_n_1,
      O => \m_axis_tdata[4]_i_65_n_0\
    );
\m_axis_tdata[4]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_192_255_3_5_n_1,
      I1 => bram_bank1_reg_128_191_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_64_127_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_0_63_3_5_n_1,
      O => \m_axis_tdata[4]_i_66_n_0\
    );
\m_axis_tdata[4]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_448_511_3_5_n_1,
      I1 => bram_bank1_reg_384_447_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_320_383_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_256_319_3_5_n_1,
      O => \m_axis_tdata[4]_i_67_n_0\
    );
\m_axis_tdata[4]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_704_767_3_5_n_1,
      I1 => bram_bank1_reg_640_703_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_576_639_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_512_575_3_5_n_1,
      O => \m_axis_tdata[4]_i_68_n_0\
    );
\m_axis_tdata[4]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_960_1023_3_5_n_1,
      I1 => bram_bank1_reg_896_959_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_832_895_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_768_831_3_5_n_1,
      O => \m_axis_tdata[4]_i_69_n_0\
    );
\m_axis_tdata[4]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3264_3327_3_5_n_1,
      I1 => bram_bank0_reg_3200_3263_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3136_3199_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3072_3135_3_5_n_1,
      O => \m_axis_tdata[4]_i_70_n_0\
    );
\m_axis_tdata[4]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3520_3583_3_5_n_1,
      I1 => bram_bank0_reg_3456_3519_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3392_3455_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3328_3391_3_5_n_1,
      O => \m_axis_tdata[4]_i_71_n_0\
    );
\m_axis_tdata[4]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3776_3839_3_5_n_1,
      I1 => bram_bank0_reg_3712_3775_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3648_3711_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3584_3647_3_5_n_1,
      O => \m_axis_tdata[4]_i_72_n_0\
    );
\m_axis_tdata[4]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_4032_4095_3_5_n_1,
      I1 => bram_bank0_reg_3968_4031_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3904_3967_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3840_3903_3_5_n_1,
      O => \m_axis_tdata[4]_i_73_n_0\
    );
\m_axis_tdata[4]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2240_2303_3_5_n_1,
      I1 => bram_bank0_reg_2176_2239_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2112_2175_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2048_2111_3_5_n_1,
      O => \m_axis_tdata[4]_i_74_n_0\
    );
\m_axis_tdata[4]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2496_2559_3_5_n_1,
      I1 => bram_bank0_reg_2432_2495_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2368_2431_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2304_2367_3_5_n_1,
      O => \m_axis_tdata[4]_i_75_n_0\
    );
\m_axis_tdata[4]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2752_2815_3_5_n_1,
      I1 => bram_bank0_reg_2688_2751_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2624_2687_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2560_2623_3_5_n_1,
      O => \m_axis_tdata[4]_i_76_n_0\
    );
\m_axis_tdata[4]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3008_3071_3_5_n_1,
      I1 => bram_bank0_reg_2944_3007_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2880_2943_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2816_2879_3_5_n_1,
      O => \m_axis_tdata[4]_i_77_n_0\
    );
\m_axis_tdata[4]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1216_1279_3_5_n_1,
      I1 => bram_bank0_reg_1152_1215_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1088_1151_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1024_1087_3_5_n_1,
      O => \m_axis_tdata[4]_i_78_n_0\
    );
\m_axis_tdata[4]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1472_1535_3_5_n_1,
      I1 => bram_bank0_reg_1408_1471_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1344_1407_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1280_1343_3_5_n_1,
      O => \m_axis_tdata[4]_i_79_n_0\
    );
\m_axis_tdata[4]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1728_1791_3_5_n_1,
      I1 => bram_bank0_reg_1664_1727_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1600_1663_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1536_1599_3_5_n_1,
      O => \m_axis_tdata[4]_i_80_n_0\
    );
\m_axis_tdata[4]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1984_2047_3_5_n_1,
      I1 => bram_bank0_reg_1920_1983_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1856_1919_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1792_1855_3_5_n_1,
      O => \m_axis_tdata[4]_i_81_n_0\
    );
\m_axis_tdata[4]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_192_255_3_5_n_1,
      I1 => bram_bank0_reg_128_191_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_64_127_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_0_63_3_5_n_1,
      O => \m_axis_tdata[4]_i_82_n_0\
    );
\m_axis_tdata[4]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_448_511_3_5_n_1,
      I1 => bram_bank0_reg_384_447_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_320_383_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_256_319_3_5_n_1,
      O => \m_axis_tdata[4]_i_83_n_0\
    );
\m_axis_tdata[4]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_704_767_3_5_n_1,
      I1 => bram_bank0_reg_640_703_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_576_639_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_512_575_3_5_n_1,
      O => \m_axis_tdata[4]_i_84_n_0\
    );
\m_axis_tdata[4]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_960_1023_3_5_n_1,
      I1 => bram_bank0_reg_896_959_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_832_895_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_768_831_3_5_n_1,
      O => \m_axis_tdata[4]_i_85_n_0\
    );
\m_axis_tdata[4]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3264_3327_3_5_n_1,
      I1 => bram_bank3_reg_3200_3263_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3136_3199_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3072_3135_3_5_n_1,
      O => \m_axis_tdata[4]_i_86_n_0\
    );
\m_axis_tdata[4]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3520_3583_3_5_n_1,
      I1 => bram_bank3_reg_3456_3519_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3392_3455_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3328_3391_3_5_n_1,
      O => \m_axis_tdata[4]_i_87_n_0\
    );
\m_axis_tdata[4]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3776_3839_3_5_n_1,
      I1 => bram_bank3_reg_3712_3775_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3648_3711_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3584_3647_3_5_n_1,
      O => \m_axis_tdata[4]_i_88_n_0\
    );
\m_axis_tdata[4]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_4032_4095_3_5_n_1,
      I1 => bram_bank3_reg_3968_4031_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3904_3967_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3840_3903_3_5_n_1,
      O => \m_axis_tdata[4]_i_89_n_0\
    );
\m_axis_tdata[4]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2240_2303_3_5_n_1,
      I1 => bram_bank3_reg_2176_2239_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2112_2175_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2048_2111_3_5_n_1,
      O => \m_axis_tdata[4]_i_90_n_0\
    );
\m_axis_tdata[4]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2496_2559_3_5_n_1,
      I1 => bram_bank3_reg_2432_2495_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2368_2431_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2304_2367_3_5_n_1,
      O => \m_axis_tdata[4]_i_91_n_0\
    );
\m_axis_tdata[4]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2752_2815_3_5_n_1,
      I1 => bram_bank3_reg_2688_2751_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2624_2687_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2560_2623_3_5_n_1,
      O => \m_axis_tdata[4]_i_92_n_0\
    );
\m_axis_tdata[4]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3008_3071_3_5_n_1,
      I1 => bram_bank3_reg_2944_3007_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2880_2943_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2816_2879_3_5_n_1,
      O => \m_axis_tdata[4]_i_93_n_0\
    );
\m_axis_tdata[4]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1216_1279_3_5_n_1,
      I1 => bram_bank3_reg_1152_1215_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1088_1151_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1024_1087_3_5_n_1,
      O => \m_axis_tdata[4]_i_94_n_0\
    );
\m_axis_tdata[4]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1472_1535_3_5_n_1,
      I1 => bram_bank3_reg_1408_1471_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1344_1407_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1280_1343_3_5_n_1,
      O => \m_axis_tdata[4]_i_95_n_0\
    );
\m_axis_tdata[4]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1728_1791_3_5_n_1,
      I1 => bram_bank3_reg_1664_1727_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1600_1663_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1536_1599_3_5_n_1,
      O => \m_axis_tdata[4]_i_96_n_0\
    );
\m_axis_tdata[4]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1984_2047_3_5_n_1,
      I1 => bram_bank3_reg_1920_1983_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1856_1919_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1792_1855_3_5_n_1,
      O => \m_axis_tdata[4]_i_97_n_0\
    );
\m_axis_tdata[4]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_192_255_3_5_n_1,
      I1 => bram_bank3_reg_128_191_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_64_127_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_0_63_3_5_n_1,
      O => \m_axis_tdata[4]_i_98_n_0\
    );
\m_axis_tdata[4]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_448_511_3_5_n_1,
      I1 => bram_bank3_reg_384_447_3_5_n_1,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_320_383_3_5_n_1,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_256_319_3_5_n_1,
      O => \m_axis_tdata[4]_i_99_n_0\
    );
\m_axis_tdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \m_axis_tdata[5]_i_2_n_0\,
      I1 => read_data_reg0(5),
      I2 => \m_axis_tdata[5]_i_4_n_0\,
      I3 => \_inferred__4/i__carry__6_n_4\,
      I4 => \_inferred__4/i__carry__6_n_5\,
      I5 => \m_axis_tdata[5]_i_5_n_0\,
      O => read_data_reg(5)
    );
\m_axis_tdata[5]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_704_767_3_5_n_2,
      I1 => bram_bank3_reg_640_703_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_576_639_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_512_575_3_5_n_2,
      O => \m_axis_tdata[5]_i_100_n_0\
    );
\m_axis_tdata[5]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_960_1023_3_5_n_2,
      I1 => bram_bank3_reg_896_959_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_832_895_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_768_831_3_5_n_2,
      O => \m_axis_tdata[5]_i_101_n_0\
    );
\m_axis_tdata[5]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3264_3327_3_5_n_2,
      I1 => bram_bank2_reg_3200_3263_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3136_3199_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3072_3135_3_5_n_2,
      O => \m_axis_tdata[5]_i_102_n_0\
    );
\m_axis_tdata[5]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3520_3583_3_5_n_2,
      I1 => bram_bank2_reg_3456_3519_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3392_3455_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3328_3391_3_5_n_2,
      O => \m_axis_tdata[5]_i_103_n_0\
    );
\m_axis_tdata[5]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3776_3839_3_5_n_2,
      I1 => bram_bank2_reg_3712_3775_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3648_3711_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3584_3647_3_5_n_2,
      O => \m_axis_tdata[5]_i_104_n_0\
    );
\m_axis_tdata[5]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_4032_4095_3_5_n_2,
      I1 => bram_bank2_reg_3968_4031_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3904_3967_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3840_3903_3_5_n_2,
      O => \m_axis_tdata[5]_i_105_n_0\
    );
\m_axis_tdata[5]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2240_2303_3_5_n_2,
      I1 => bram_bank2_reg_2176_2239_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2112_2175_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2048_2111_3_5_n_2,
      O => \m_axis_tdata[5]_i_106_n_0\
    );
\m_axis_tdata[5]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2496_2559_3_5_n_2,
      I1 => bram_bank2_reg_2432_2495_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2368_2431_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2304_2367_3_5_n_2,
      O => \m_axis_tdata[5]_i_107_n_0\
    );
\m_axis_tdata[5]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2752_2815_3_5_n_2,
      I1 => bram_bank2_reg_2688_2751_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2624_2687_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2560_2623_3_5_n_2,
      O => \m_axis_tdata[5]_i_108_n_0\
    );
\m_axis_tdata[5]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3008_3071_3_5_n_2,
      I1 => bram_bank2_reg_2944_3007_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2880_2943_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2816_2879_3_5_n_2,
      O => \m_axis_tdata[5]_i_109_n_0\
    );
\m_axis_tdata[5]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1216_1279_3_5_n_2,
      I1 => bram_bank2_reg_1152_1215_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1088_1151_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1024_1087_3_5_n_2,
      O => \m_axis_tdata[5]_i_110_n_0\
    );
\m_axis_tdata[5]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1472_1535_3_5_n_2,
      I1 => bram_bank2_reg_1408_1471_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1344_1407_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1280_1343_3_5_n_2,
      O => \m_axis_tdata[5]_i_111_n_0\
    );
\m_axis_tdata[5]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1728_1791_3_5_n_2,
      I1 => bram_bank2_reg_1664_1727_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1600_1663_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1536_1599_3_5_n_2,
      O => \m_axis_tdata[5]_i_112_n_0\
    );
\m_axis_tdata[5]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1984_2047_3_5_n_2,
      I1 => bram_bank2_reg_1920_1983_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1856_1919_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1792_1855_3_5_n_2,
      O => \m_axis_tdata[5]_i_113_n_0\
    );
\m_axis_tdata[5]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_192_255_3_5_n_2,
      I1 => bram_bank2_reg_128_191_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_64_127_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_0_63_3_5_n_2,
      O => \m_axis_tdata[5]_i_114_n_0\
    );
\m_axis_tdata[5]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_448_511_3_5_n_2,
      I1 => bram_bank2_reg_384_447_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_320_383_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_256_319_3_5_n_2,
      O => \m_axis_tdata[5]_i_115_n_0\
    );
\m_axis_tdata[5]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_704_767_3_5_n_2,
      I1 => bram_bank2_reg_640_703_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_576_639_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_512_575_3_5_n_2,
      O => \m_axis_tdata[5]_i_116_n_0\
    );
\m_axis_tdata[5]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_960_1023_3_5_n_2,
      I1 => bram_bank2_reg_896_959_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_832_895_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_768_831_3_5_n_2,
      O => \m_axis_tdata[5]_i_117_n_0\
    );
\m_axis_tdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[5]_i_6_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_7_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[5]_i_8_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[5]_i_9_n_0\,
      O => \m_axis_tdata[5]_i_2_n_0\
    );
\m_axis_tdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[5]_i_10_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_11_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[5]_i_12_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[5]_i_13_n_0\,
      O => read_data_reg0(5)
    );
\m_axis_tdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[5]_i_14_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_15_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[5]_i_16_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[5]_i_17_n_0\,
      O => \m_axis_tdata[5]_i_4_n_0\
    );
\m_axis_tdata[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[5]_i_18_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_19_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[5]_i_20_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[5]_i_21_n_0\,
      O => \m_axis_tdata[5]_i_5_n_0\
    );
\m_axis_tdata[5]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3264_3327_3_5_n_2,
      I1 => bram_bank1_reg_3200_3263_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3136_3199_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3072_3135_3_5_n_2,
      O => \m_axis_tdata[5]_i_54_n_0\
    );
\m_axis_tdata[5]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3520_3583_3_5_n_2,
      I1 => bram_bank1_reg_3456_3519_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3392_3455_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3328_3391_3_5_n_2,
      O => \m_axis_tdata[5]_i_55_n_0\
    );
\m_axis_tdata[5]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3776_3839_3_5_n_2,
      I1 => bram_bank1_reg_3712_3775_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3648_3711_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3584_3647_3_5_n_2,
      O => \m_axis_tdata[5]_i_56_n_0\
    );
\m_axis_tdata[5]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_4032_4095_3_5_n_2,
      I1 => bram_bank1_reg_3968_4031_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3904_3967_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3840_3903_3_5_n_2,
      O => \m_axis_tdata[5]_i_57_n_0\
    );
\m_axis_tdata[5]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2240_2303_3_5_n_2,
      I1 => bram_bank1_reg_2176_2239_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2112_2175_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2048_2111_3_5_n_2,
      O => \m_axis_tdata[5]_i_58_n_0\
    );
\m_axis_tdata[5]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2496_2559_3_5_n_2,
      I1 => bram_bank1_reg_2432_2495_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2368_2431_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2304_2367_3_5_n_2,
      O => \m_axis_tdata[5]_i_59_n_0\
    );
\m_axis_tdata[5]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2752_2815_3_5_n_2,
      I1 => bram_bank1_reg_2688_2751_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2624_2687_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2560_2623_3_5_n_2,
      O => \m_axis_tdata[5]_i_60_n_0\
    );
\m_axis_tdata[5]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3008_3071_3_5_n_2,
      I1 => bram_bank1_reg_2944_3007_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2880_2943_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2816_2879_3_5_n_2,
      O => \m_axis_tdata[5]_i_61_n_0\
    );
\m_axis_tdata[5]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1216_1279_3_5_n_2,
      I1 => bram_bank1_reg_1152_1215_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1088_1151_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1024_1087_3_5_n_2,
      O => \m_axis_tdata[5]_i_62_n_0\
    );
\m_axis_tdata[5]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1472_1535_3_5_n_2,
      I1 => bram_bank1_reg_1408_1471_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1344_1407_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1280_1343_3_5_n_2,
      O => \m_axis_tdata[5]_i_63_n_0\
    );
\m_axis_tdata[5]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1728_1791_3_5_n_2,
      I1 => bram_bank1_reg_1664_1727_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1600_1663_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1536_1599_3_5_n_2,
      O => \m_axis_tdata[5]_i_64_n_0\
    );
\m_axis_tdata[5]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1984_2047_3_5_n_2,
      I1 => bram_bank1_reg_1920_1983_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1856_1919_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1792_1855_3_5_n_2,
      O => \m_axis_tdata[5]_i_65_n_0\
    );
\m_axis_tdata[5]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_192_255_3_5_n_2,
      I1 => bram_bank1_reg_128_191_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_64_127_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_0_63_3_5_n_2,
      O => \m_axis_tdata[5]_i_66_n_0\
    );
\m_axis_tdata[5]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_448_511_3_5_n_2,
      I1 => bram_bank1_reg_384_447_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_320_383_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_256_319_3_5_n_2,
      O => \m_axis_tdata[5]_i_67_n_0\
    );
\m_axis_tdata[5]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_704_767_3_5_n_2,
      I1 => bram_bank1_reg_640_703_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_576_639_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_512_575_3_5_n_2,
      O => \m_axis_tdata[5]_i_68_n_0\
    );
\m_axis_tdata[5]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_960_1023_3_5_n_2,
      I1 => bram_bank1_reg_896_959_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_832_895_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_768_831_3_5_n_2,
      O => \m_axis_tdata[5]_i_69_n_0\
    );
\m_axis_tdata[5]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3264_3327_3_5_n_2,
      I1 => bram_bank0_reg_3200_3263_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3136_3199_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3072_3135_3_5_n_2,
      O => \m_axis_tdata[5]_i_70_n_0\
    );
\m_axis_tdata[5]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3520_3583_3_5_n_2,
      I1 => bram_bank0_reg_3456_3519_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3392_3455_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3328_3391_3_5_n_2,
      O => \m_axis_tdata[5]_i_71_n_0\
    );
\m_axis_tdata[5]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3776_3839_3_5_n_2,
      I1 => bram_bank0_reg_3712_3775_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3648_3711_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3584_3647_3_5_n_2,
      O => \m_axis_tdata[5]_i_72_n_0\
    );
\m_axis_tdata[5]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_4032_4095_3_5_n_2,
      I1 => bram_bank0_reg_3968_4031_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3904_3967_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3840_3903_3_5_n_2,
      O => \m_axis_tdata[5]_i_73_n_0\
    );
\m_axis_tdata[5]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2240_2303_3_5_n_2,
      I1 => bram_bank0_reg_2176_2239_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2112_2175_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2048_2111_3_5_n_2,
      O => \m_axis_tdata[5]_i_74_n_0\
    );
\m_axis_tdata[5]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2496_2559_3_5_n_2,
      I1 => bram_bank0_reg_2432_2495_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2368_2431_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2304_2367_3_5_n_2,
      O => \m_axis_tdata[5]_i_75_n_0\
    );
\m_axis_tdata[5]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2752_2815_3_5_n_2,
      I1 => bram_bank0_reg_2688_2751_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2624_2687_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2560_2623_3_5_n_2,
      O => \m_axis_tdata[5]_i_76_n_0\
    );
\m_axis_tdata[5]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3008_3071_3_5_n_2,
      I1 => bram_bank0_reg_2944_3007_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2880_2943_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2816_2879_3_5_n_2,
      O => \m_axis_tdata[5]_i_77_n_0\
    );
\m_axis_tdata[5]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1216_1279_3_5_n_2,
      I1 => bram_bank0_reg_1152_1215_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1088_1151_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1024_1087_3_5_n_2,
      O => \m_axis_tdata[5]_i_78_n_0\
    );
\m_axis_tdata[5]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1472_1535_3_5_n_2,
      I1 => bram_bank0_reg_1408_1471_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1344_1407_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1280_1343_3_5_n_2,
      O => \m_axis_tdata[5]_i_79_n_0\
    );
\m_axis_tdata[5]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1728_1791_3_5_n_2,
      I1 => bram_bank0_reg_1664_1727_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1600_1663_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1536_1599_3_5_n_2,
      O => \m_axis_tdata[5]_i_80_n_0\
    );
\m_axis_tdata[5]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1984_2047_3_5_n_2,
      I1 => bram_bank0_reg_1920_1983_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1856_1919_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1792_1855_3_5_n_2,
      O => \m_axis_tdata[5]_i_81_n_0\
    );
\m_axis_tdata[5]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_192_255_3_5_n_2,
      I1 => bram_bank0_reg_128_191_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_64_127_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_0_63_3_5_n_2,
      O => \m_axis_tdata[5]_i_82_n_0\
    );
\m_axis_tdata[5]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_448_511_3_5_n_2,
      I1 => bram_bank0_reg_384_447_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_320_383_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_256_319_3_5_n_2,
      O => \m_axis_tdata[5]_i_83_n_0\
    );
\m_axis_tdata[5]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_704_767_3_5_n_2,
      I1 => bram_bank0_reg_640_703_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_576_639_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_512_575_3_5_n_2,
      O => \m_axis_tdata[5]_i_84_n_0\
    );
\m_axis_tdata[5]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_960_1023_3_5_n_2,
      I1 => bram_bank0_reg_896_959_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_832_895_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_768_831_3_5_n_2,
      O => \m_axis_tdata[5]_i_85_n_0\
    );
\m_axis_tdata[5]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3264_3327_3_5_n_2,
      I1 => bram_bank3_reg_3200_3263_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3136_3199_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3072_3135_3_5_n_2,
      O => \m_axis_tdata[5]_i_86_n_0\
    );
\m_axis_tdata[5]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3520_3583_3_5_n_2,
      I1 => bram_bank3_reg_3456_3519_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3392_3455_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3328_3391_3_5_n_2,
      O => \m_axis_tdata[5]_i_87_n_0\
    );
\m_axis_tdata[5]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3776_3839_3_5_n_2,
      I1 => bram_bank3_reg_3712_3775_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3648_3711_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3584_3647_3_5_n_2,
      O => \m_axis_tdata[5]_i_88_n_0\
    );
\m_axis_tdata[5]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_4032_4095_3_5_n_2,
      I1 => bram_bank3_reg_3968_4031_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3904_3967_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3840_3903_3_5_n_2,
      O => \m_axis_tdata[5]_i_89_n_0\
    );
\m_axis_tdata[5]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2240_2303_3_5_n_2,
      I1 => bram_bank3_reg_2176_2239_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2112_2175_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2048_2111_3_5_n_2,
      O => \m_axis_tdata[5]_i_90_n_0\
    );
\m_axis_tdata[5]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2496_2559_3_5_n_2,
      I1 => bram_bank3_reg_2432_2495_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2368_2431_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2304_2367_3_5_n_2,
      O => \m_axis_tdata[5]_i_91_n_0\
    );
\m_axis_tdata[5]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2752_2815_3_5_n_2,
      I1 => bram_bank3_reg_2688_2751_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2624_2687_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2560_2623_3_5_n_2,
      O => \m_axis_tdata[5]_i_92_n_0\
    );
\m_axis_tdata[5]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3008_3071_3_5_n_2,
      I1 => bram_bank3_reg_2944_3007_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2880_2943_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2816_2879_3_5_n_2,
      O => \m_axis_tdata[5]_i_93_n_0\
    );
\m_axis_tdata[5]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1216_1279_3_5_n_2,
      I1 => bram_bank3_reg_1152_1215_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1088_1151_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1024_1087_3_5_n_2,
      O => \m_axis_tdata[5]_i_94_n_0\
    );
\m_axis_tdata[5]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1472_1535_3_5_n_2,
      I1 => bram_bank3_reg_1408_1471_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1344_1407_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1280_1343_3_5_n_2,
      O => \m_axis_tdata[5]_i_95_n_0\
    );
\m_axis_tdata[5]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1728_1791_3_5_n_2,
      I1 => bram_bank3_reg_1664_1727_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1600_1663_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1536_1599_3_5_n_2,
      O => \m_axis_tdata[5]_i_96_n_0\
    );
\m_axis_tdata[5]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1984_2047_3_5_n_2,
      I1 => bram_bank3_reg_1920_1983_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1856_1919_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1792_1855_3_5_n_2,
      O => \m_axis_tdata[5]_i_97_n_0\
    );
\m_axis_tdata[5]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_192_255_3_5_n_2,
      I1 => bram_bank3_reg_128_191_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_64_127_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_0_63_3_5_n_2,
      O => \m_axis_tdata[5]_i_98_n_0\
    );
\m_axis_tdata[5]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_448_511_3_5_n_2,
      I1 => bram_bank3_reg_384_447_3_5_n_2,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_320_383_3_5_n_2,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_256_319_3_5_n_2,
      O => \m_axis_tdata[5]_i_99_n_0\
    );
\m_axis_tdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \m_axis_tdata[6]_i_2_n_0\,
      I1 => read_data_reg0(6),
      I2 => \m_axis_tdata[6]_i_4_n_0\,
      I3 => \_inferred__4/i__carry__6_n_4\,
      I4 => \_inferred__4/i__carry__6_n_5\,
      I5 => \m_axis_tdata[6]_i_5_n_0\,
      O => read_data_reg(6)
    );
\m_axis_tdata[6]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_704_767_6_6_n_0,
      I1 => bram_bank3_reg_640_703_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_576_639_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_512_575_6_6_n_0,
      O => \m_axis_tdata[6]_i_100_n_0\
    );
\m_axis_tdata[6]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_960_1023_6_6_n_0,
      I1 => bram_bank3_reg_896_959_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_832_895_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_768_831_6_6_n_0,
      O => \m_axis_tdata[6]_i_101_n_0\
    );
\m_axis_tdata[6]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3264_3327_6_6_n_0,
      I1 => bram_bank2_reg_3200_3263_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3136_3199_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3072_3135_6_6_n_0,
      O => \m_axis_tdata[6]_i_102_n_0\
    );
\m_axis_tdata[6]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3520_3583_6_6_n_0,
      I1 => bram_bank2_reg_3456_3519_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3392_3455_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3328_3391_6_6_n_0,
      O => \m_axis_tdata[6]_i_103_n_0\
    );
\m_axis_tdata[6]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3776_3839_6_6_n_0,
      I1 => bram_bank2_reg_3712_3775_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3648_3711_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3584_3647_6_6_n_0,
      O => \m_axis_tdata[6]_i_104_n_0\
    );
\m_axis_tdata[6]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_4032_4095_6_6_n_0,
      I1 => bram_bank2_reg_3968_4031_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3904_3967_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3840_3903_6_6_n_0,
      O => \m_axis_tdata[6]_i_105_n_0\
    );
\m_axis_tdata[6]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2240_2303_6_6_n_0,
      I1 => bram_bank2_reg_2176_2239_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2112_2175_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2048_2111_6_6_n_0,
      O => \m_axis_tdata[6]_i_106_n_0\
    );
\m_axis_tdata[6]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2496_2559_6_6_n_0,
      I1 => bram_bank2_reg_2432_2495_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2368_2431_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2304_2367_6_6_n_0,
      O => \m_axis_tdata[6]_i_107_n_0\
    );
\m_axis_tdata[6]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2752_2815_6_6_n_0,
      I1 => bram_bank2_reg_2688_2751_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2624_2687_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2560_2623_6_6_n_0,
      O => \m_axis_tdata[6]_i_108_n_0\
    );
\m_axis_tdata[6]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3008_3071_6_6_n_0,
      I1 => bram_bank2_reg_2944_3007_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2880_2943_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2816_2879_6_6_n_0,
      O => \m_axis_tdata[6]_i_109_n_0\
    );
\m_axis_tdata[6]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1216_1279_6_6_n_0,
      I1 => bram_bank2_reg_1152_1215_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1088_1151_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1024_1087_6_6_n_0,
      O => \m_axis_tdata[6]_i_110_n_0\
    );
\m_axis_tdata[6]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1472_1535_6_6_n_0,
      I1 => bram_bank2_reg_1408_1471_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1344_1407_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1280_1343_6_6_n_0,
      O => \m_axis_tdata[6]_i_111_n_0\
    );
\m_axis_tdata[6]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1728_1791_6_6_n_0,
      I1 => bram_bank2_reg_1664_1727_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1600_1663_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1536_1599_6_6_n_0,
      O => \m_axis_tdata[6]_i_112_n_0\
    );
\m_axis_tdata[6]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1984_2047_6_6_n_0,
      I1 => bram_bank2_reg_1920_1983_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1856_1919_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1792_1855_6_6_n_0,
      O => \m_axis_tdata[6]_i_113_n_0\
    );
\m_axis_tdata[6]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_192_255_6_6_n_0,
      I1 => bram_bank2_reg_128_191_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_64_127_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_0_63_6_6_n_0,
      O => \m_axis_tdata[6]_i_114_n_0\
    );
\m_axis_tdata[6]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_448_511_6_6_n_0,
      I1 => bram_bank2_reg_384_447_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_320_383_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_256_319_6_6_n_0,
      O => \m_axis_tdata[6]_i_115_n_0\
    );
\m_axis_tdata[6]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_704_767_6_6_n_0,
      I1 => bram_bank2_reg_640_703_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_576_639_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_512_575_6_6_n_0,
      O => \m_axis_tdata[6]_i_116_n_0\
    );
\m_axis_tdata[6]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_960_1023_6_6_n_0,
      I1 => bram_bank2_reg_896_959_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_832_895_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_768_831_6_6_n_0,
      O => \m_axis_tdata[6]_i_117_n_0\
    );
\m_axis_tdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[6]_i_6_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_7_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[6]_i_8_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[6]_i_9_n_0\,
      O => \m_axis_tdata[6]_i_2_n_0\
    );
\m_axis_tdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[6]_i_10_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_11_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[6]_i_12_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[6]_i_13_n_0\,
      O => read_data_reg0(6)
    );
\m_axis_tdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[6]_i_14_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_15_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[6]_i_16_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[6]_i_17_n_0\,
      O => \m_axis_tdata[6]_i_4_n_0\
    );
\m_axis_tdata[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[6]_i_18_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_19_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[6]_i_20_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[6]_i_21_n_0\,
      O => \m_axis_tdata[6]_i_5_n_0\
    );
\m_axis_tdata[6]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3264_3327_6_6_n_0,
      I1 => bram_bank1_reg_3200_3263_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3136_3199_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3072_3135_6_6_n_0,
      O => \m_axis_tdata[6]_i_54_n_0\
    );
\m_axis_tdata[6]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3520_3583_6_6_n_0,
      I1 => bram_bank1_reg_3456_3519_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3392_3455_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3328_3391_6_6_n_0,
      O => \m_axis_tdata[6]_i_55_n_0\
    );
\m_axis_tdata[6]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3776_3839_6_6_n_0,
      I1 => bram_bank1_reg_3712_3775_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3648_3711_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3584_3647_6_6_n_0,
      O => \m_axis_tdata[6]_i_56_n_0\
    );
\m_axis_tdata[6]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_4032_4095_6_6_n_0,
      I1 => bram_bank1_reg_3968_4031_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3904_3967_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3840_3903_6_6_n_0,
      O => \m_axis_tdata[6]_i_57_n_0\
    );
\m_axis_tdata[6]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2240_2303_6_6_n_0,
      I1 => bram_bank1_reg_2176_2239_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2112_2175_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2048_2111_6_6_n_0,
      O => \m_axis_tdata[6]_i_58_n_0\
    );
\m_axis_tdata[6]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2496_2559_6_6_n_0,
      I1 => bram_bank1_reg_2432_2495_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2368_2431_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2304_2367_6_6_n_0,
      O => \m_axis_tdata[6]_i_59_n_0\
    );
\m_axis_tdata[6]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2752_2815_6_6_n_0,
      I1 => bram_bank1_reg_2688_2751_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2624_2687_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2560_2623_6_6_n_0,
      O => \m_axis_tdata[6]_i_60_n_0\
    );
\m_axis_tdata[6]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3008_3071_6_6_n_0,
      I1 => bram_bank1_reg_2944_3007_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2880_2943_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2816_2879_6_6_n_0,
      O => \m_axis_tdata[6]_i_61_n_0\
    );
\m_axis_tdata[6]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1216_1279_6_6_n_0,
      I1 => bram_bank1_reg_1152_1215_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1088_1151_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1024_1087_6_6_n_0,
      O => \m_axis_tdata[6]_i_62_n_0\
    );
\m_axis_tdata[6]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1472_1535_6_6_n_0,
      I1 => bram_bank1_reg_1408_1471_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1344_1407_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1280_1343_6_6_n_0,
      O => \m_axis_tdata[6]_i_63_n_0\
    );
\m_axis_tdata[6]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1728_1791_6_6_n_0,
      I1 => bram_bank1_reg_1664_1727_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1600_1663_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1536_1599_6_6_n_0,
      O => \m_axis_tdata[6]_i_64_n_0\
    );
\m_axis_tdata[6]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1984_2047_6_6_n_0,
      I1 => bram_bank1_reg_1920_1983_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1856_1919_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1792_1855_6_6_n_0,
      O => \m_axis_tdata[6]_i_65_n_0\
    );
\m_axis_tdata[6]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_192_255_6_6_n_0,
      I1 => bram_bank1_reg_128_191_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_64_127_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_0_63_6_6_n_0,
      O => \m_axis_tdata[6]_i_66_n_0\
    );
\m_axis_tdata[6]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_448_511_6_6_n_0,
      I1 => bram_bank1_reg_384_447_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_320_383_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_256_319_6_6_n_0,
      O => \m_axis_tdata[6]_i_67_n_0\
    );
\m_axis_tdata[6]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_704_767_6_6_n_0,
      I1 => bram_bank1_reg_640_703_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_576_639_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_512_575_6_6_n_0,
      O => \m_axis_tdata[6]_i_68_n_0\
    );
\m_axis_tdata[6]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_960_1023_6_6_n_0,
      I1 => bram_bank1_reg_896_959_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_832_895_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_768_831_6_6_n_0,
      O => \m_axis_tdata[6]_i_69_n_0\
    );
\m_axis_tdata[6]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3264_3327_6_6_n_0,
      I1 => bram_bank0_reg_3200_3263_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3136_3199_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3072_3135_6_6_n_0,
      O => \m_axis_tdata[6]_i_70_n_0\
    );
\m_axis_tdata[6]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3520_3583_6_6_n_0,
      I1 => bram_bank0_reg_3456_3519_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3392_3455_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3328_3391_6_6_n_0,
      O => \m_axis_tdata[6]_i_71_n_0\
    );
\m_axis_tdata[6]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3776_3839_6_6_n_0,
      I1 => bram_bank0_reg_3712_3775_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3648_3711_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3584_3647_6_6_n_0,
      O => \m_axis_tdata[6]_i_72_n_0\
    );
\m_axis_tdata[6]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_4032_4095_6_6_n_0,
      I1 => bram_bank0_reg_3968_4031_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3904_3967_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3840_3903_6_6_n_0,
      O => \m_axis_tdata[6]_i_73_n_0\
    );
\m_axis_tdata[6]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2240_2303_6_6_n_0,
      I1 => bram_bank0_reg_2176_2239_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2112_2175_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2048_2111_6_6_n_0,
      O => \m_axis_tdata[6]_i_74_n_0\
    );
\m_axis_tdata[6]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2496_2559_6_6_n_0,
      I1 => bram_bank0_reg_2432_2495_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2368_2431_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2304_2367_6_6_n_0,
      O => \m_axis_tdata[6]_i_75_n_0\
    );
\m_axis_tdata[6]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2752_2815_6_6_n_0,
      I1 => bram_bank0_reg_2688_2751_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2624_2687_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2560_2623_6_6_n_0,
      O => \m_axis_tdata[6]_i_76_n_0\
    );
\m_axis_tdata[6]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3008_3071_6_6_n_0,
      I1 => bram_bank0_reg_2944_3007_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2880_2943_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2816_2879_6_6_n_0,
      O => \m_axis_tdata[6]_i_77_n_0\
    );
\m_axis_tdata[6]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1216_1279_6_6_n_0,
      I1 => bram_bank0_reg_1152_1215_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1088_1151_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1024_1087_6_6_n_0,
      O => \m_axis_tdata[6]_i_78_n_0\
    );
\m_axis_tdata[6]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1472_1535_6_6_n_0,
      I1 => bram_bank0_reg_1408_1471_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1344_1407_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1280_1343_6_6_n_0,
      O => \m_axis_tdata[6]_i_79_n_0\
    );
\m_axis_tdata[6]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1728_1791_6_6_n_0,
      I1 => bram_bank0_reg_1664_1727_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1600_1663_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1536_1599_6_6_n_0,
      O => \m_axis_tdata[6]_i_80_n_0\
    );
\m_axis_tdata[6]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1984_2047_6_6_n_0,
      I1 => bram_bank0_reg_1920_1983_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1856_1919_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1792_1855_6_6_n_0,
      O => \m_axis_tdata[6]_i_81_n_0\
    );
\m_axis_tdata[6]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_192_255_6_6_n_0,
      I1 => bram_bank0_reg_128_191_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_64_127_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_0_63_6_6_n_0,
      O => \m_axis_tdata[6]_i_82_n_0\
    );
\m_axis_tdata[6]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_448_511_6_6_n_0,
      I1 => bram_bank0_reg_384_447_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_320_383_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_256_319_6_6_n_0,
      O => \m_axis_tdata[6]_i_83_n_0\
    );
\m_axis_tdata[6]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_704_767_6_6_n_0,
      I1 => bram_bank0_reg_640_703_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_576_639_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_512_575_6_6_n_0,
      O => \m_axis_tdata[6]_i_84_n_0\
    );
\m_axis_tdata[6]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_960_1023_6_6_n_0,
      I1 => bram_bank0_reg_896_959_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_832_895_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_768_831_6_6_n_0,
      O => \m_axis_tdata[6]_i_85_n_0\
    );
\m_axis_tdata[6]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3264_3327_6_6_n_0,
      I1 => bram_bank3_reg_3200_3263_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3136_3199_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3072_3135_6_6_n_0,
      O => \m_axis_tdata[6]_i_86_n_0\
    );
\m_axis_tdata[6]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3520_3583_6_6_n_0,
      I1 => bram_bank3_reg_3456_3519_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3392_3455_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3328_3391_6_6_n_0,
      O => \m_axis_tdata[6]_i_87_n_0\
    );
\m_axis_tdata[6]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3776_3839_6_6_n_0,
      I1 => bram_bank3_reg_3712_3775_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3648_3711_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3584_3647_6_6_n_0,
      O => \m_axis_tdata[6]_i_88_n_0\
    );
\m_axis_tdata[6]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_4032_4095_6_6_n_0,
      I1 => bram_bank3_reg_3968_4031_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3904_3967_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3840_3903_6_6_n_0,
      O => \m_axis_tdata[6]_i_89_n_0\
    );
\m_axis_tdata[6]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2240_2303_6_6_n_0,
      I1 => bram_bank3_reg_2176_2239_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2112_2175_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2048_2111_6_6_n_0,
      O => \m_axis_tdata[6]_i_90_n_0\
    );
\m_axis_tdata[6]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2496_2559_6_6_n_0,
      I1 => bram_bank3_reg_2432_2495_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2368_2431_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2304_2367_6_6_n_0,
      O => \m_axis_tdata[6]_i_91_n_0\
    );
\m_axis_tdata[6]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2752_2815_6_6_n_0,
      I1 => bram_bank3_reg_2688_2751_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2624_2687_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2560_2623_6_6_n_0,
      O => \m_axis_tdata[6]_i_92_n_0\
    );
\m_axis_tdata[6]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3008_3071_6_6_n_0,
      I1 => bram_bank3_reg_2944_3007_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2880_2943_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2816_2879_6_6_n_0,
      O => \m_axis_tdata[6]_i_93_n_0\
    );
\m_axis_tdata[6]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1216_1279_6_6_n_0,
      I1 => bram_bank3_reg_1152_1215_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1088_1151_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1024_1087_6_6_n_0,
      O => \m_axis_tdata[6]_i_94_n_0\
    );
\m_axis_tdata[6]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1472_1535_6_6_n_0,
      I1 => bram_bank3_reg_1408_1471_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1344_1407_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1280_1343_6_6_n_0,
      O => \m_axis_tdata[6]_i_95_n_0\
    );
\m_axis_tdata[6]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1728_1791_6_6_n_0,
      I1 => bram_bank3_reg_1664_1727_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1600_1663_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1536_1599_6_6_n_0,
      O => \m_axis_tdata[6]_i_96_n_0\
    );
\m_axis_tdata[6]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1984_2047_6_6_n_0,
      I1 => bram_bank3_reg_1920_1983_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1856_1919_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1792_1855_6_6_n_0,
      O => \m_axis_tdata[6]_i_97_n_0\
    );
\m_axis_tdata[6]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_192_255_6_6_n_0,
      I1 => bram_bank3_reg_128_191_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_64_127_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_0_63_6_6_n_0,
      O => \m_axis_tdata[6]_i_98_n_0\
    );
\m_axis_tdata[6]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_448_511_6_6_n_0,
      I1 => bram_bank3_reg_384_447_6_6_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_320_383_6_6_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_256_319_6_6_n_0,
      O => \m_axis_tdata[6]_i_99_n_0\
    );
\m_axis_tdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => m_axis_tready,
      I2 => \state_reg_n_0_[1]\,
      O => \m_axis_tdata[7]_i_1_n_0\
    );
\m_axis_tdata[7]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_448_511_7_7_n_0,
      I1 => bram_bank3_reg_384_447_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_320_383_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_256_319_7_7_n_0,
      O => \m_axis_tdata[7]_i_100_n_0\
    );
\m_axis_tdata[7]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_704_767_7_7_n_0,
      I1 => bram_bank3_reg_640_703_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_576_639_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_512_575_7_7_n_0,
      O => \m_axis_tdata[7]_i_101_n_0\
    );
\m_axis_tdata[7]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_960_1023_7_7_n_0,
      I1 => bram_bank3_reg_896_959_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_832_895_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_768_831_7_7_n_0,
      O => \m_axis_tdata[7]_i_102_n_0\
    );
\m_axis_tdata[7]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3264_3327_7_7_n_0,
      I1 => bram_bank2_reg_3200_3263_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3136_3199_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3072_3135_7_7_n_0,
      O => \m_axis_tdata[7]_i_103_n_0\
    );
\m_axis_tdata[7]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3520_3583_7_7_n_0,
      I1 => bram_bank2_reg_3456_3519_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3392_3455_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3328_3391_7_7_n_0,
      O => \m_axis_tdata[7]_i_104_n_0\
    );
\m_axis_tdata[7]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3776_3839_7_7_n_0,
      I1 => bram_bank2_reg_3712_3775_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3648_3711_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3584_3647_7_7_n_0,
      O => \m_axis_tdata[7]_i_105_n_0\
    );
\m_axis_tdata[7]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_4032_4095_7_7_n_0,
      I1 => bram_bank2_reg_3968_4031_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_3904_3967_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_3840_3903_7_7_n_0,
      O => \m_axis_tdata[7]_i_106_n_0\
    );
\m_axis_tdata[7]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2240_2303_7_7_n_0,
      I1 => bram_bank2_reg_2176_2239_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2112_2175_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2048_2111_7_7_n_0,
      O => \m_axis_tdata[7]_i_107_n_0\
    );
\m_axis_tdata[7]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2496_2559_7_7_n_0,
      I1 => bram_bank2_reg_2432_2495_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2368_2431_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2304_2367_7_7_n_0,
      O => \m_axis_tdata[7]_i_108_n_0\
    );
\m_axis_tdata[7]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_2752_2815_7_7_n_0,
      I1 => bram_bank2_reg_2688_2751_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2624_2687_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2560_2623_7_7_n_0,
      O => \m_axis_tdata[7]_i_109_n_0\
    );
\m_axis_tdata[7]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_3008_3071_7_7_n_0,
      I1 => bram_bank2_reg_2944_3007_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_2880_2943_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_2816_2879_7_7_n_0,
      O => \m_axis_tdata[7]_i_110_n_0\
    );
\m_axis_tdata[7]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1216_1279_7_7_n_0,
      I1 => bram_bank2_reg_1152_1215_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1088_1151_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1024_1087_7_7_n_0,
      O => \m_axis_tdata[7]_i_111_n_0\
    );
\m_axis_tdata[7]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1472_1535_7_7_n_0,
      I1 => bram_bank2_reg_1408_1471_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1344_1407_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1280_1343_7_7_n_0,
      O => \m_axis_tdata[7]_i_112_n_0\
    );
\m_axis_tdata[7]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1728_1791_7_7_n_0,
      I1 => bram_bank2_reg_1664_1727_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1600_1663_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1536_1599_7_7_n_0,
      O => \m_axis_tdata[7]_i_113_n_0\
    );
\m_axis_tdata[7]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_1984_2047_7_7_n_0,
      I1 => bram_bank2_reg_1920_1983_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_1856_1919_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_1792_1855_7_7_n_0,
      O => \m_axis_tdata[7]_i_114_n_0\
    );
\m_axis_tdata[7]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_192_255_7_7_n_0,
      I1 => bram_bank2_reg_128_191_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_64_127_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_0_63_7_7_n_0,
      O => \m_axis_tdata[7]_i_115_n_0\
    );
\m_axis_tdata[7]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_448_511_7_7_n_0,
      I1 => bram_bank2_reg_384_447_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_320_383_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_256_319_7_7_n_0,
      O => \m_axis_tdata[7]_i_116_n_0\
    );
\m_axis_tdata[7]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_704_767_7_7_n_0,
      I1 => bram_bank2_reg_640_703_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_576_639_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_512_575_7_7_n_0,
      O => \m_axis_tdata[7]_i_117_n_0\
    );
\m_axis_tdata[7]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank2_reg_960_1023_7_7_n_0,
      I1 => bram_bank2_reg_896_959_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank2_reg_832_895_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank2_reg_768_831_7_7_n_0,
      O => \m_axis_tdata[7]_i_118_n_0\
    );
\m_axis_tdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => \m_axis_tdata[7]_i_3_n_0\,
      I1 => read_data_reg0(7),
      I2 => \m_axis_tdata[7]_i_5_n_0\,
      I3 => \_inferred__4/i__carry__6_n_4\,
      I4 => \_inferred__4/i__carry__6_n_5\,
      I5 => \m_axis_tdata[7]_i_6_n_0\,
      O => read_data_reg(7)
    );
\m_axis_tdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[7]_i_7_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_8_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[7]_i_9_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[7]_i_10_n_0\,
      O => \m_axis_tdata[7]_i_3_n_0\
    );
\m_axis_tdata[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[7]_i_11_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_12_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[7]_i_13_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[7]_i_14_n_0\,
      O => read_data_reg0(7)
    );
\m_axis_tdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[7]_i_15_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_16_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[7]_i_17_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[7]_i_18_n_0\,
      O => \m_axis_tdata[7]_i_5_n_0\
    );
\m_axis_tdata[7]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3264_3327_7_7_n_0,
      I1 => bram_bank1_reg_3200_3263_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3136_3199_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3072_3135_7_7_n_0,
      O => \m_axis_tdata[7]_i_55_n_0\
    );
\m_axis_tdata[7]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3520_3583_7_7_n_0,
      I1 => bram_bank1_reg_3456_3519_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3392_3455_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3328_3391_7_7_n_0,
      O => \m_axis_tdata[7]_i_56_n_0\
    );
\m_axis_tdata[7]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3776_3839_7_7_n_0,
      I1 => bram_bank1_reg_3712_3775_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3648_3711_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3584_3647_7_7_n_0,
      O => \m_axis_tdata[7]_i_57_n_0\
    );
\m_axis_tdata[7]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_4032_4095_7_7_n_0,
      I1 => bram_bank1_reg_3968_4031_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_3904_3967_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_3840_3903_7_7_n_0,
      O => \m_axis_tdata[7]_i_58_n_0\
    );
\m_axis_tdata[7]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2240_2303_7_7_n_0,
      I1 => bram_bank1_reg_2176_2239_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2112_2175_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2048_2111_7_7_n_0,
      O => \m_axis_tdata[7]_i_59_n_0\
    );
\m_axis_tdata[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \m_axis_tdata_reg[7]_i_19_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_20_n_0\,
      I2 => \_inferred__4/i__carry__1_n_4\,
      I3 => \m_axis_tdata_reg[7]_i_21_n_0\,
      I4 => \_inferred__4/i__carry__1_n_5\,
      I5 => \m_axis_tdata_reg[7]_i_22_n_0\,
      O => \m_axis_tdata[7]_i_6_n_0\
    );
\m_axis_tdata[7]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2496_2559_7_7_n_0,
      I1 => bram_bank1_reg_2432_2495_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2368_2431_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2304_2367_7_7_n_0,
      O => \m_axis_tdata[7]_i_60_n_0\
    );
\m_axis_tdata[7]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_2752_2815_7_7_n_0,
      I1 => bram_bank1_reg_2688_2751_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2624_2687_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2560_2623_7_7_n_0,
      O => \m_axis_tdata[7]_i_61_n_0\
    );
\m_axis_tdata[7]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_3008_3071_7_7_n_0,
      I1 => bram_bank1_reg_2944_3007_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_2880_2943_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_2816_2879_7_7_n_0,
      O => \m_axis_tdata[7]_i_62_n_0\
    );
\m_axis_tdata[7]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1216_1279_7_7_n_0,
      I1 => bram_bank1_reg_1152_1215_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1088_1151_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1024_1087_7_7_n_0,
      O => \m_axis_tdata[7]_i_63_n_0\
    );
\m_axis_tdata[7]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1472_1535_7_7_n_0,
      I1 => bram_bank1_reg_1408_1471_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1344_1407_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1280_1343_7_7_n_0,
      O => \m_axis_tdata[7]_i_64_n_0\
    );
\m_axis_tdata[7]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1728_1791_7_7_n_0,
      I1 => bram_bank1_reg_1664_1727_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1600_1663_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1536_1599_7_7_n_0,
      O => \m_axis_tdata[7]_i_65_n_0\
    );
\m_axis_tdata[7]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_1984_2047_7_7_n_0,
      I1 => bram_bank1_reg_1920_1983_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_1856_1919_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_1792_1855_7_7_n_0,
      O => \m_axis_tdata[7]_i_66_n_0\
    );
\m_axis_tdata[7]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_192_255_7_7_n_0,
      I1 => bram_bank1_reg_128_191_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_64_127_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_0_63_7_7_n_0,
      O => \m_axis_tdata[7]_i_67_n_0\
    );
\m_axis_tdata[7]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_448_511_7_7_n_0,
      I1 => bram_bank1_reg_384_447_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_320_383_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_256_319_7_7_n_0,
      O => \m_axis_tdata[7]_i_68_n_0\
    );
\m_axis_tdata[7]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_704_767_7_7_n_0,
      I1 => bram_bank1_reg_640_703_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_576_639_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_512_575_7_7_n_0,
      O => \m_axis_tdata[7]_i_69_n_0\
    );
\m_axis_tdata[7]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank1_reg_960_1023_7_7_n_0,
      I1 => bram_bank1_reg_896_959_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank1_reg_832_895_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank1_reg_768_831_7_7_n_0,
      O => \m_axis_tdata[7]_i_70_n_0\
    );
\m_axis_tdata[7]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3264_3327_7_7_n_0,
      I1 => bram_bank0_reg_3200_3263_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3136_3199_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3072_3135_7_7_n_0,
      O => \m_axis_tdata[7]_i_71_n_0\
    );
\m_axis_tdata[7]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3520_3583_7_7_n_0,
      I1 => bram_bank0_reg_3456_3519_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3392_3455_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3328_3391_7_7_n_0,
      O => \m_axis_tdata[7]_i_72_n_0\
    );
\m_axis_tdata[7]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3776_3839_7_7_n_0,
      I1 => bram_bank0_reg_3712_3775_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3648_3711_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3584_3647_7_7_n_0,
      O => \m_axis_tdata[7]_i_73_n_0\
    );
\m_axis_tdata[7]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_4032_4095_7_7_n_0,
      I1 => bram_bank0_reg_3968_4031_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_3904_3967_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_3840_3903_7_7_n_0,
      O => \m_axis_tdata[7]_i_74_n_0\
    );
\m_axis_tdata[7]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2240_2303_7_7_n_0,
      I1 => bram_bank0_reg_2176_2239_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2112_2175_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2048_2111_7_7_n_0,
      O => \m_axis_tdata[7]_i_75_n_0\
    );
\m_axis_tdata[7]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2496_2559_7_7_n_0,
      I1 => bram_bank0_reg_2432_2495_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2368_2431_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2304_2367_7_7_n_0,
      O => \m_axis_tdata[7]_i_76_n_0\
    );
\m_axis_tdata[7]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_2752_2815_7_7_n_0,
      I1 => bram_bank0_reg_2688_2751_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2624_2687_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2560_2623_7_7_n_0,
      O => \m_axis_tdata[7]_i_77_n_0\
    );
\m_axis_tdata[7]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_3008_3071_7_7_n_0,
      I1 => bram_bank0_reg_2944_3007_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_2880_2943_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_2816_2879_7_7_n_0,
      O => \m_axis_tdata[7]_i_78_n_0\
    );
\m_axis_tdata[7]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1216_1279_7_7_n_0,
      I1 => bram_bank0_reg_1152_1215_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1088_1151_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1024_1087_7_7_n_0,
      O => \m_axis_tdata[7]_i_79_n_0\
    );
\m_axis_tdata[7]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1472_1535_7_7_n_0,
      I1 => bram_bank0_reg_1408_1471_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1344_1407_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1280_1343_7_7_n_0,
      O => \m_axis_tdata[7]_i_80_n_0\
    );
\m_axis_tdata[7]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1728_1791_7_7_n_0,
      I1 => bram_bank0_reg_1664_1727_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1600_1663_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1536_1599_7_7_n_0,
      O => \m_axis_tdata[7]_i_81_n_0\
    );
\m_axis_tdata[7]_i_82\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_1984_2047_7_7_n_0,
      I1 => bram_bank0_reg_1920_1983_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_1856_1919_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_1792_1855_7_7_n_0,
      O => \m_axis_tdata[7]_i_82_n_0\
    );
\m_axis_tdata[7]_i_83\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_192_255_7_7_n_0,
      I1 => bram_bank0_reg_128_191_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_64_127_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_0_63_7_7_n_0,
      O => \m_axis_tdata[7]_i_83_n_0\
    );
\m_axis_tdata[7]_i_84\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_448_511_7_7_n_0,
      I1 => bram_bank0_reg_384_447_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_320_383_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_256_319_7_7_n_0,
      O => \m_axis_tdata[7]_i_84_n_0\
    );
\m_axis_tdata[7]_i_85\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_704_767_7_7_n_0,
      I1 => bram_bank0_reg_640_703_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_576_639_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_512_575_7_7_n_0,
      O => \m_axis_tdata[7]_i_85_n_0\
    );
\m_axis_tdata[7]_i_86\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank0_reg_960_1023_7_7_n_0,
      I1 => bram_bank0_reg_896_959_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank0_reg_832_895_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank0_reg_768_831_7_7_n_0,
      O => \m_axis_tdata[7]_i_86_n_0\
    );
\m_axis_tdata[7]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3264_3327_7_7_n_0,
      I1 => bram_bank3_reg_3200_3263_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3136_3199_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3072_3135_7_7_n_0,
      O => \m_axis_tdata[7]_i_87_n_0\
    );
\m_axis_tdata[7]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3520_3583_7_7_n_0,
      I1 => bram_bank3_reg_3456_3519_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3392_3455_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3328_3391_7_7_n_0,
      O => \m_axis_tdata[7]_i_88_n_0\
    );
\m_axis_tdata[7]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3776_3839_7_7_n_0,
      I1 => bram_bank3_reg_3712_3775_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3648_3711_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3584_3647_7_7_n_0,
      O => \m_axis_tdata[7]_i_89_n_0\
    );
\m_axis_tdata[7]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_4032_4095_7_7_n_0,
      I1 => bram_bank3_reg_3968_4031_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_3904_3967_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_3840_3903_7_7_n_0,
      O => \m_axis_tdata[7]_i_90_n_0\
    );
\m_axis_tdata[7]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2240_2303_7_7_n_0,
      I1 => bram_bank3_reg_2176_2239_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2112_2175_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2048_2111_7_7_n_0,
      O => \m_axis_tdata[7]_i_91_n_0\
    );
\m_axis_tdata[7]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2496_2559_7_7_n_0,
      I1 => bram_bank3_reg_2432_2495_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2368_2431_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2304_2367_7_7_n_0,
      O => \m_axis_tdata[7]_i_92_n_0\
    );
\m_axis_tdata[7]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_2752_2815_7_7_n_0,
      I1 => bram_bank3_reg_2688_2751_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2624_2687_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2560_2623_7_7_n_0,
      O => \m_axis_tdata[7]_i_93_n_0\
    );
\m_axis_tdata[7]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_3008_3071_7_7_n_0,
      I1 => bram_bank3_reg_2944_3007_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_2880_2943_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_2816_2879_7_7_n_0,
      O => \m_axis_tdata[7]_i_94_n_0\
    );
\m_axis_tdata[7]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1216_1279_7_7_n_0,
      I1 => bram_bank3_reg_1152_1215_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1088_1151_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1024_1087_7_7_n_0,
      O => \m_axis_tdata[7]_i_95_n_0\
    );
\m_axis_tdata[7]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1472_1535_7_7_n_0,
      I1 => bram_bank3_reg_1408_1471_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1344_1407_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1280_1343_7_7_n_0,
      O => \m_axis_tdata[7]_i_96_n_0\
    );
\m_axis_tdata[7]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1728_1791_7_7_n_0,
      I1 => bram_bank3_reg_1664_1727_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1600_1663_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1536_1599_7_7_n_0,
      O => \m_axis_tdata[7]_i_97_n_0\
    );
\m_axis_tdata[7]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_1984_2047_7_7_n_0,
      I1 => bram_bank3_reg_1920_1983_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_1856_1919_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_1792_1855_7_7_n_0,
      O => \m_axis_tdata[7]_i_98_n_0\
    );
\m_axis_tdata[7]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => bram_bank3_reg_192_255_7_7_n_0,
      I1 => bram_bank3_reg_128_191_7_7_n_0,
      I2 => \_inferred__4/i__carry__0_n_4\,
      I3 => bram_bank3_reg_64_127_7_7_n_0,
      I4 => \_inferred__4/i__carry__0_n_5\,
      I5 => bram_bank3_reg_0_63_7_7_n_0,
      O => \m_axis_tdata[7]_i_99_n_0\
    );
\m_axis_tdata_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_tdata[7]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => read_data_reg(0),
      Q => m_axis_tdata(0)
    );
\m_axis_tdata_reg[0]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[0]_i_30_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_31_n_0\,
      O => \m_axis_tdata_reg[0]_i_10_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[0]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[0]_i_32_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_33_n_0\,
      O => \m_axis_tdata_reg[0]_i_11_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[0]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[0]_i_34_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_35_n_0\,
      O => \m_axis_tdata_reg[0]_i_12_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[0]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[0]_i_36_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_37_n_0\,
      O => \m_axis_tdata_reg[0]_i_13_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[0]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[0]_i_38_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_39_n_0\,
      O => \m_axis_tdata_reg[0]_i_14_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[0]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[0]_i_40_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_41_n_0\,
      O => \m_axis_tdata_reg[0]_i_15_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[0]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[0]_i_42_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_43_n_0\,
      O => \m_axis_tdata_reg[0]_i_16_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[0]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[0]_i_44_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_45_n_0\,
      O => \m_axis_tdata_reg[0]_i_17_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[0]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[0]_i_46_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_47_n_0\,
      O => \m_axis_tdata_reg[0]_i_18_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[0]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[0]_i_48_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_49_n_0\,
      O => \m_axis_tdata_reg[0]_i_19_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[0]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[0]_i_50_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_51_n_0\,
      O => \m_axis_tdata_reg[0]_i_20_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[0]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[0]_i_52_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_53_n_0\,
      O => \m_axis_tdata_reg[0]_i_21_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[0]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_54_n_0\,
      I1 => \m_axis_tdata[0]_i_55_n_0\,
      O => \m_axis_tdata_reg[0]_i_22_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_56_n_0\,
      I1 => \m_axis_tdata[0]_i_57_n_0\,
      O => \m_axis_tdata_reg[0]_i_23_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_58_n_0\,
      I1 => \m_axis_tdata[0]_i_59_n_0\,
      O => \m_axis_tdata_reg[0]_i_24_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_60_n_0\,
      I1 => \m_axis_tdata[0]_i_61_n_0\,
      O => \m_axis_tdata_reg[0]_i_25_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_62_n_0\,
      I1 => \m_axis_tdata[0]_i_63_n_0\,
      O => \m_axis_tdata_reg[0]_i_26_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_64_n_0\,
      I1 => \m_axis_tdata[0]_i_65_n_0\,
      O => \m_axis_tdata_reg[0]_i_27_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_66_n_0\,
      I1 => \m_axis_tdata[0]_i_67_n_0\,
      O => \m_axis_tdata_reg[0]_i_28_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_68_n_0\,
      I1 => \m_axis_tdata[0]_i_69_n_0\,
      O => \m_axis_tdata_reg[0]_i_29_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_70_n_0\,
      I1 => \m_axis_tdata[0]_i_71_n_0\,
      O => \m_axis_tdata_reg[0]_i_30_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_72_n_0\,
      I1 => \m_axis_tdata[0]_i_73_n_0\,
      O => \m_axis_tdata_reg[0]_i_31_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_74_n_0\,
      I1 => \m_axis_tdata[0]_i_75_n_0\,
      O => \m_axis_tdata_reg[0]_i_32_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_76_n_0\,
      I1 => \m_axis_tdata[0]_i_77_n_0\,
      O => \m_axis_tdata_reg[0]_i_33_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_78_n_0\,
      I1 => \m_axis_tdata[0]_i_79_n_0\,
      O => \m_axis_tdata_reg[0]_i_34_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_80_n_0\,
      I1 => \m_axis_tdata[0]_i_81_n_0\,
      O => \m_axis_tdata_reg[0]_i_35_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_82_n_0\,
      I1 => \m_axis_tdata[0]_i_83_n_0\,
      O => \m_axis_tdata_reg[0]_i_36_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_84_n_0\,
      I1 => \m_axis_tdata[0]_i_85_n_0\,
      O => \m_axis_tdata_reg[0]_i_37_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_86_n_0\,
      I1 => \m_axis_tdata[0]_i_87_n_0\,
      O => \m_axis_tdata_reg[0]_i_38_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_88_n_0\,
      I1 => \m_axis_tdata[0]_i_89_n_0\,
      O => \m_axis_tdata_reg[0]_i_39_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_90_n_0\,
      I1 => \m_axis_tdata[0]_i_91_n_0\,
      O => \m_axis_tdata_reg[0]_i_40_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_92_n_0\,
      I1 => \m_axis_tdata[0]_i_93_n_0\,
      O => \m_axis_tdata_reg[0]_i_41_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_94_n_0\,
      I1 => \m_axis_tdata[0]_i_95_n_0\,
      O => \m_axis_tdata_reg[0]_i_42_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_96_n_0\,
      I1 => \m_axis_tdata[0]_i_97_n_0\,
      O => \m_axis_tdata_reg[0]_i_43_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_98_n_0\,
      I1 => \m_axis_tdata[0]_i_99_n_0\,
      O => \m_axis_tdata_reg[0]_i_44_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_100_n_0\,
      I1 => \m_axis_tdata[0]_i_101_n_0\,
      O => \m_axis_tdata_reg[0]_i_45_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_102_n_0\,
      I1 => \m_axis_tdata[0]_i_103_n_0\,
      O => \m_axis_tdata_reg[0]_i_46_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_104_n_0\,
      I1 => \m_axis_tdata[0]_i_105_n_0\,
      O => \m_axis_tdata_reg[0]_i_47_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_106_n_0\,
      I1 => \m_axis_tdata[0]_i_107_n_0\,
      O => \m_axis_tdata_reg[0]_i_48_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_108_n_0\,
      I1 => \m_axis_tdata[0]_i_109_n_0\,
      O => \m_axis_tdata_reg[0]_i_49_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_110_n_0\,
      I1 => \m_axis_tdata[0]_i_111_n_0\,
      O => \m_axis_tdata_reg[0]_i_50_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_112_n_0\,
      I1 => \m_axis_tdata[0]_i_113_n_0\,
      O => \m_axis_tdata_reg[0]_i_51_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_114_n_0\,
      I1 => \m_axis_tdata[0]_i_115_n_0\,
      O => \m_axis_tdata_reg[0]_i_52_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[0]_i_116_n_0\,
      I1 => \m_axis_tdata[0]_i_117_n_0\,
      O => \m_axis_tdata_reg[0]_i_53_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[0]_i_22_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_23_n_0\,
      O => \m_axis_tdata_reg[0]_i_6_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[0]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[0]_i_24_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_25_n_0\,
      O => \m_axis_tdata_reg[0]_i_7_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[0]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[0]_i_26_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_27_n_0\,
      O => \m_axis_tdata_reg[0]_i_8_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[0]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[0]_i_28_n_0\,
      I1 => \m_axis_tdata_reg[0]_i_29_n_0\,
      O => \m_axis_tdata_reg[0]_i_9_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_tdata[7]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => read_data_reg(1),
      Q => m_axis_tdata(1)
    );
\m_axis_tdata_reg[1]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[1]_i_30_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_31_n_0\,
      O => \m_axis_tdata_reg[1]_i_10_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[1]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[1]_i_32_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_33_n_0\,
      O => \m_axis_tdata_reg[1]_i_11_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[1]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[1]_i_34_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_35_n_0\,
      O => \m_axis_tdata_reg[1]_i_12_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[1]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[1]_i_36_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_37_n_0\,
      O => \m_axis_tdata_reg[1]_i_13_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[1]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[1]_i_38_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_39_n_0\,
      O => \m_axis_tdata_reg[1]_i_14_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[1]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[1]_i_40_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_41_n_0\,
      O => \m_axis_tdata_reg[1]_i_15_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[1]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[1]_i_42_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_43_n_0\,
      O => \m_axis_tdata_reg[1]_i_16_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[1]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[1]_i_44_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_45_n_0\,
      O => \m_axis_tdata_reg[1]_i_17_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[1]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[1]_i_46_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_47_n_0\,
      O => \m_axis_tdata_reg[1]_i_18_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[1]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[1]_i_48_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_49_n_0\,
      O => \m_axis_tdata_reg[1]_i_19_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[1]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[1]_i_50_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_51_n_0\,
      O => \m_axis_tdata_reg[1]_i_20_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[1]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[1]_i_52_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_53_n_0\,
      O => \m_axis_tdata_reg[1]_i_21_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[1]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_54_n_0\,
      I1 => \m_axis_tdata[1]_i_55_n_0\,
      O => \m_axis_tdata_reg[1]_i_22_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_56_n_0\,
      I1 => \m_axis_tdata[1]_i_57_n_0\,
      O => \m_axis_tdata_reg[1]_i_23_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_58_n_0\,
      I1 => \m_axis_tdata[1]_i_59_n_0\,
      O => \m_axis_tdata_reg[1]_i_24_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_60_n_0\,
      I1 => \m_axis_tdata[1]_i_61_n_0\,
      O => \m_axis_tdata_reg[1]_i_25_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_62_n_0\,
      I1 => \m_axis_tdata[1]_i_63_n_0\,
      O => \m_axis_tdata_reg[1]_i_26_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_64_n_0\,
      I1 => \m_axis_tdata[1]_i_65_n_0\,
      O => \m_axis_tdata_reg[1]_i_27_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_66_n_0\,
      I1 => \m_axis_tdata[1]_i_67_n_0\,
      O => \m_axis_tdata_reg[1]_i_28_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_68_n_0\,
      I1 => \m_axis_tdata[1]_i_69_n_0\,
      O => \m_axis_tdata_reg[1]_i_29_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_70_n_0\,
      I1 => \m_axis_tdata[1]_i_71_n_0\,
      O => \m_axis_tdata_reg[1]_i_30_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_72_n_0\,
      I1 => \m_axis_tdata[1]_i_73_n_0\,
      O => \m_axis_tdata_reg[1]_i_31_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_74_n_0\,
      I1 => \m_axis_tdata[1]_i_75_n_0\,
      O => \m_axis_tdata_reg[1]_i_32_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_76_n_0\,
      I1 => \m_axis_tdata[1]_i_77_n_0\,
      O => \m_axis_tdata_reg[1]_i_33_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_78_n_0\,
      I1 => \m_axis_tdata[1]_i_79_n_0\,
      O => \m_axis_tdata_reg[1]_i_34_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_80_n_0\,
      I1 => \m_axis_tdata[1]_i_81_n_0\,
      O => \m_axis_tdata_reg[1]_i_35_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_82_n_0\,
      I1 => \m_axis_tdata[1]_i_83_n_0\,
      O => \m_axis_tdata_reg[1]_i_36_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_84_n_0\,
      I1 => \m_axis_tdata[1]_i_85_n_0\,
      O => \m_axis_tdata_reg[1]_i_37_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_86_n_0\,
      I1 => \m_axis_tdata[1]_i_87_n_0\,
      O => \m_axis_tdata_reg[1]_i_38_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_88_n_0\,
      I1 => \m_axis_tdata[1]_i_89_n_0\,
      O => \m_axis_tdata_reg[1]_i_39_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_90_n_0\,
      I1 => \m_axis_tdata[1]_i_91_n_0\,
      O => \m_axis_tdata_reg[1]_i_40_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_92_n_0\,
      I1 => \m_axis_tdata[1]_i_93_n_0\,
      O => \m_axis_tdata_reg[1]_i_41_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_94_n_0\,
      I1 => \m_axis_tdata[1]_i_95_n_0\,
      O => \m_axis_tdata_reg[1]_i_42_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_96_n_0\,
      I1 => \m_axis_tdata[1]_i_97_n_0\,
      O => \m_axis_tdata_reg[1]_i_43_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_98_n_0\,
      I1 => \m_axis_tdata[1]_i_99_n_0\,
      O => \m_axis_tdata_reg[1]_i_44_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_100_n_0\,
      I1 => \m_axis_tdata[1]_i_101_n_0\,
      O => \m_axis_tdata_reg[1]_i_45_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_102_n_0\,
      I1 => \m_axis_tdata[1]_i_103_n_0\,
      O => \m_axis_tdata_reg[1]_i_46_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_104_n_0\,
      I1 => \m_axis_tdata[1]_i_105_n_0\,
      O => \m_axis_tdata_reg[1]_i_47_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_106_n_0\,
      I1 => \m_axis_tdata[1]_i_107_n_0\,
      O => \m_axis_tdata_reg[1]_i_48_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_108_n_0\,
      I1 => \m_axis_tdata[1]_i_109_n_0\,
      O => \m_axis_tdata_reg[1]_i_49_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_110_n_0\,
      I1 => \m_axis_tdata[1]_i_111_n_0\,
      O => \m_axis_tdata_reg[1]_i_50_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_112_n_0\,
      I1 => \m_axis_tdata[1]_i_113_n_0\,
      O => \m_axis_tdata_reg[1]_i_51_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_114_n_0\,
      I1 => \m_axis_tdata[1]_i_115_n_0\,
      O => \m_axis_tdata_reg[1]_i_52_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[1]_i_116_n_0\,
      I1 => \m_axis_tdata[1]_i_117_n_0\,
      O => \m_axis_tdata_reg[1]_i_53_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[1]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[1]_i_22_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_23_n_0\,
      O => \m_axis_tdata_reg[1]_i_6_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[1]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[1]_i_24_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_25_n_0\,
      O => \m_axis_tdata_reg[1]_i_7_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[1]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[1]_i_26_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_27_n_0\,
      O => \m_axis_tdata_reg[1]_i_8_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[1]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[1]_i_28_n_0\,
      I1 => \m_axis_tdata_reg[1]_i_29_n_0\,
      O => \m_axis_tdata_reg[1]_i_9_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_tdata[7]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => read_data_reg(2),
      Q => m_axis_tdata(2)
    );
\m_axis_tdata_reg[2]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[2]_i_30_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_31_n_0\,
      O => \m_axis_tdata_reg[2]_i_10_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[2]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[2]_i_32_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_33_n_0\,
      O => \m_axis_tdata_reg[2]_i_11_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[2]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[2]_i_34_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_35_n_0\,
      O => \m_axis_tdata_reg[2]_i_12_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[2]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[2]_i_36_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_37_n_0\,
      O => \m_axis_tdata_reg[2]_i_13_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[2]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[2]_i_38_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_39_n_0\,
      O => \m_axis_tdata_reg[2]_i_14_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[2]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[2]_i_40_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_41_n_0\,
      O => \m_axis_tdata_reg[2]_i_15_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[2]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[2]_i_42_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_43_n_0\,
      O => \m_axis_tdata_reg[2]_i_16_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[2]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[2]_i_44_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_45_n_0\,
      O => \m_axis_tdata_reg[2]_i_17_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[2]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[2]_i_46_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_47_n_0\,
      O => \m_axis_tdata_reg[2]_i_18_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[2]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[2]_i_48_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_49_n_0\,
      O => \m_axis_tdata_reg[2]_i_19_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[2]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[2]_i_50_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_51_n_0\,
      O => \m_axis_tdata_reg[2]_i_20_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[2]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[2]_i_52_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_53_n_0\,
      O => \m_axis_tdata_reg[2]_i_21_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[2]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_54_n_0\,
      I1 => \m_axis_tdata[2]_i_55_n_0\,
      O => \m_axis_tdata_reg[2]_i_22_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_56_n_0\,
      I1 => \m_axis_tdata[2]_i_57_n_0\,
      O => \m_axis_tdata_reg[2]_i_23_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_58_n_0\,
      I1 => \m_axis_tdata[2]_i_59_n_0\,
      O => \m_axis_tdata_reg[2]_i_24_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_60_n_0\,
      I1 => \m_axis_tdata[2]_i_61_n_0\,
      O => \m_axis_tdata_reg[2]_i_25_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_62_n_0\,
      I1 => \m_axis_tdata[2]_i_63_n_0\,
      O => \m_axis_tdata_reg[2]_i_26_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_64_n_0\,
      I1 => \m_axis_tdata[2]_i_65_n_0\,
      O => \m_axis_tdata_reg[2]_i_27_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_66_n_0\,
      I1 => \m_axis_tdata[2]_i_67_n_0\,
      O => \m_axis_tdata_reg[2]_i_28_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_68_n_0\,
      I1 => \m_axis_tdata[2]_i_69_n_0\,
      O => \m_axis_tdata_reg[2]_i_29_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_70_n_0\,
      I1 => \m_axis_tdata[2]_i_71_n_0\,
      O => \m_axis_tdata_reg[2]_i_30_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_72_n_0\,
      I1 => \m_axis_tdata[2]_i_73_n_0\,
      O => \m_axis_tdata_reg[2]_i_31_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_74_n_0\,
      I1 => \m_axis_tdata[2]_i_75_n_0\,
      O => \m_axis_tdata_reg[2]_i_32_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_76_n_0\,
      I1 => \m_axis_tdata[2]_i_77_n_0\,
      O => \m_axis_tdata_reg[2]_i_33_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_78_n_0\,
      I1 => \m_axis_tdata[2]_i_79_n_0\,
      O => \m_axis_tdata_reg[2]_i_34_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_80_n_0\,
      I1 => \m_axis_tdata[2]_i_81_n_0\,
      O => \m_axis_tdata_reg[2]_i_35_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_82_n_0\,
      I1 => \m_axis_tdata[2]_i_83_n_0\,
      O => \m_axis_tdata_reg[2]_i_36_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_84_n_0\,
      I1 => \m_axis_tdata[2]_i_85_n_0\,
      O => \m_axis_tdata_reg[2]_i_37_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_86_n_0\,
      I1 => \m_axis_tdata[2]_i_87_n_0\,
      O => \m_axis_tdata_reg[2]_i_38_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_88_n_0\,
      I1 => \m_axis_tdata[2]_i_89_n_0\,
      O => \m_axis_tdata_reg[2]_i_39_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_90_n_0\,
      I1 => \m_axis_tdata[2]_i_91_n_0\,
      O => \m_axis_tdata_reg[2]_i_40_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_92_n_0\,
      I1 => \m_axis_tdata[2]_i_93_n_0\,
      O => \m_axis_tdata_reg[2]_i_41_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_94_n_0\,
      I1 => \m_axis_tdata[2]_i_95_n_0\,
      O => \m_axis_tdata_reg[2]_i_42_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_96_n_0\,
      I1 => \m_axis_tdata[2]_i_97_n_0\,
      O => \m_axis_tdata_reg[2]_i_43_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_98_n_0\,
      I1 => \m_axis_tdata[2]_i_99_n_0\,
      O => \m_axis_tdata_reg[2]_i_44_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_100_n_0\,
      I1 => \m_axis_tdata[2]_i_101_n_0\,
      O => \m_axis_tdata_reg[2]_i_45_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_102_n_0\,
      I1 => \m_axis_tdata[2]_i_103_n_0\,
      O => \m_axis_tdata_reg[2]_i_46_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_104_n_0\,
      I1 => \m_axis_tdata[2]_i_105_n_0\,
      O => \m_axis_tdata_reg[2]_i_47_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_106_n_0\,
      I1 => \m_axis_tdata[2]_i_107_n_0\,
      O => \m_axis_tdata_reg[2]_i_48_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_108_n_0\,
      I1 => \m_axis_tdata[2]_i_109_n_0\,
      O => \m_axis_tdata_reg[2]_i_49_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_110_n_0\,
      I1 => \m_axis_tdata[2]_i_111_n_0\,
      O => \m_axis_tdata_reg[2]_i_50_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_112_n_0\,
      I1 => \m_axis_tdata[2]_i_113_n_0\,
      O => \m_axis_tdata_reg[2]_i_51_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_114_n_0\,
      I1 => \m_axis_tdata[2]_i_115_n_0\,
      O => \m_axis_tdata_reg[2]_i_52_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[2]_i_116_n_0\,
      I1 => \m_axis_tdata[2]_i_117_n_0\,
      O => \m_axis_tdata_reg[2]_i_53_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[2]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[2]_i_22_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_23_n_0\,
      O => \m_axis_tdata_reg[2]_i_6_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[2]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[2]_i_24_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_25_n_0\,
      O => \m_axis_tdata_reg[2]_i_7_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[2]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[2]_i_26_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_27_n_0\,
      O => \m_axis_tdata_reg[2]_i_8_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[2]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[2]_i_28_n_0\,
      I1 => \m_axis_tdata_reg[2]_i_29_n_0\,
      O => \m_axis_tdata_reg[2]_i_9_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_tdata[7]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => read_data_reg(3),
      Q => m_axis_tdata(3)
    );
\m_axis_tdata_reg[3]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[3]_i_30_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_31_n_0\,
      O => \m_axis_tdata_reg[3]_i_10_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[3]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[3]_i_32_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_33_n_0\,
      O => \m_axis_tdata_reg[3]_i_11_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[3]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[3]_i_34_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_35_n_0\,
      O => \m_axis_tdata_reg[3]_i_12_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[3]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[3]_i_36_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_37_n_0\,
      O => \m_axis_tdata_reg[3]_i_13_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[3]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[3]_i_38_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_39_n_0\,
      O => \m_axis_tdata_reg[3]_i_14_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[3]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[3]_i_40_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_41_n_0\,
      O => \m_axis_tdata_reg[3]_i_15_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[3]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[3]_i_42_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_43_n_0\,
      O => \m_axis_tdata_reg[3]_i_16_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[3]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[3]_i_44_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_45_n_0\,
      O => \m_axis_tdata_reg[3]_i_17_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[3]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[3]_i_46_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_47_n_0\,
      O => \m_axis_tdata_reg[3]_i_18_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[3]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[3]_i_48_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_49_n_0\,
      O => \m_axis_tdata_reg[3]_i_19_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[3]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[3]_i_50_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_51_n_0\,
      O => \m_axis_tdata_reg[3]_i_20_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[3]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[3]_i_52_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_53_n_0\,
      O => \m_axis_tdata_reg[3]_i_21_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[3]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_54_n_0\,
      I1 => \m_axis_tdata[3]_i_55_n_0\,
      O => \m_axis_tdata_reg[3]_i_22_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_56_n_0\,
      I1 => \m_axis_tdata[3]_i_57_n_0\,
      O => \m_axis_tdata_reg[3]_i_23_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_58_n_0\,
      I1 => \m_axis_tdata[3]_i_59_n_0\,
      O => \m_axis_tdata_reg[3]_i_24_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_60_n_0\,
      I1 => \m_axis_tdata[3]_i_61_n_0\,
      O => \m_axis_tdata_reg[3]_i_25_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_62_n_0\,
      I1 => \m_axis_tdata[3]_i_63_n_0\,
      O => \m_axis_tdata_reg[3]_i_26_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_64_n_0\,
      I1 => \m_axis_tdata[3]_i_65_n_0\,
      O => \m_axis_tdata_reg[3]_i_27_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_66_n_0\,
      I1 => \m_axis_tdata[3]_i_67_n_0\,
      O => \m_axis_tdata_reg[3]_i_28_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_68_n_0\,
      I1 => \m_axis_tdata[3]_i_69_n_0\,
      O => \m_axis_tdata_reg[3]_i_29_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_70_n_0\,
      I1 => \m_axis_tdata[3]_i_71_n_0\,
      O => \m_axis_tdata_reg[3]_i_30_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_72_n_0\,
      I1 => \m_axis_tdata[3]_i_73_n_0\,
      O => \m_axis_tdata_reg[3]_i_31_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_74_n_0\,
      I1 => \m_axis_tdata[3]_i_75_n_0\,
      O => \m_axis_tdata_reg[3]_i_32_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_76_n_0\,
      I1 => \m_axis_tdata[3]_i_77_n_0\,
      O => \m_axis_tdata_reg[3]_i_33_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_78_n_0\,
      I1 => \m_axis_tdata[3]_i_79_n_0\,
      O => \m_axis_tdata_reg[3]_i_34_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_80_n_0\,
      I1 => \m_axis_tdata[3]_i_81_n_0\,
      O => \m_axis_tdata_reg[3]_i_35_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_82_n_0\,
      I1 => \m_axis_tdata[3]_i_83_n_0\,
      O => \m_axis_tdata_reg[3]_i_36_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_84_n_0\,
      I1 => \m_axis_tdata[3]_i_85_n_0\,
      O => \m_axis_tdata_reg[3]_i_37_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_86_n_0\,
      I1 => \m_axis_tdata[3]_i_87_n_0\,
      O => \m_axis_tdata_reg[3]_i_38_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_88_n_0\,
      I1 => \m_axis_tdata[3]_i_89_n_0\,
      O => \m_axis_tdata_reg[3]_i_39_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_90_n_0\,
      I1 => \m_axis_tdata[3]_i_91_n_0\,
      O => \m_axis_tdata_reg[3]_i_40_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_92_n_0\,
      I1 => \m_axis_tdata[3]_i_93_n_0\,
      O => \m_axis_tdata_reg[3]_i_41_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_94_n_0\,
      I1 => \m_axis_tdata[3]_i_95_n_0\,
      O => \m_axis_tdata_reg[3]_i_42_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_96_n_0\,
      I1 => \m_axis_tdata[3]_i_97_n_0\,
      O => \m_axis_tdata_reg[3]_i_43_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_98_n_0\,
      I1 => \m_axis_tdata[3]_i_99_n_0\,
      O => \m_axis_tdata_reg[3]_i_44_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_100_n_0\,
      I1 => \m_axis_tdata[3]_i_101_n_0\,
      O => \m_axis_tdata_reg[3]_i_45_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_102_n_0\,
      I1 => \m_axis_tdata[3]_i_103_n_0\,
      O => \m_axis_tdata_reg[3]_i_46_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_104_n_0\,
      I1 => \m_axis_tdata[3]_i_105_n_0\,
      O => \m_axis_tdata_reg[3]_i_47_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_106_n_0\,
      I1 => \m_axis_tdata[3]_i_107_n_0\,
      O => \m_axis_tdata_reg[3]_i_48_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_108_n_0\,
      I1 => \m_axis_tdata[3]_i_109_n_0\,
      O => \m_axis_tdata_reg[3]_i_49_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_110_n_0\,
      I1 => \m_axis_tdata[3]_i_111_n_0\,
      O => \m_axis_tdata_reg[3]_i_50_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_112_n_0\,
      I1 => \m_axis_tdata[3]_i_113_n_0\,
      O => \m_axis_tdata_reg[3]_i_51_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_114_n_0\,
      I1 => \m_axis_tdata[3]_i_115_n_0\,
      O => \m_axis_tdata_reg[3]_i_52_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[3]_i_116_n_0\,
      I1 => \m_axis_tdata[3]_i_117_n_0\,
      O => \m_axis_tdata_reg[3]_i_53_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[3]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[3]_i_22_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_23_n_0\,
      O => \m_axis_tdata_reg[3]_i_6_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[3]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[3]_i_24_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_25_n_0\,
      O => \m_axis_tdata_reg[3]_i_7_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[3]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[3]_i_26_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_27_n_0\,
      O => \m_axis_tdata_reg[3]_i_8_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[3]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[3]_i_28_n_0\,
      I1 => \m_axis_tdata_reg[3]_i_29_n_0\,
      O => \m_axis_tdata_reg[3]_i_9_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_tdata[7]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => read_data_reg(4),
      Q => m_axis_tdata(4)
    );
\m_axis_tdata_reg[4]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[4]_i_30_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_31_n_0\,
      O => \m_axis_tdata_reg[4]_i_10_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[4]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[4]_i_32_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_33_n_0\,
      O => \m_axis_tdata_reg[4]_i_11_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[4]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[4]_i_34_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_35_n_0\,
      O => \m_axis_tdata_reg[4]_i_12_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[4]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[4]_i_36_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_37_n_0\,
      O => \m_axis_tdata_reg[4]_i_13_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[4]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[4]_i_38_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_39_n_0\,
      O => \m_axis_tdata_reg[4]_i_14_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[4]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[4]_i_40_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_41_n_0\,
      O => \m_axis_tdata_reg[4]_i_15_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[4]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[4]_i_42_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_43_n_0\,
      O => \m_axis_tdata_reg[4]_i_16_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[4]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[4]_i_44_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_45_n_0\,
      O => \m_axis_tdata_reg[4]_i_17_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[4]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[4]_i_46_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_47_n_0\,
      O => \m_axis_tdata_reg[4]_i_18_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[4]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[4]_i_48_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_49_n_0\,
      O => \m_axis_tdata_reg[4]_i_19_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[4]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[4]_i_50_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_51_n_0\,
      O => \m_axis_tdata_reg[4]_i_20_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[4]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[4]_i_52_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_53_n_0\,
      O => \m_axis_tdata_reg[4]_i_21_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[4]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_54_n_0\,
      I1 => \m_axis_tdata[4]_i_55_n_0\,
      O => \m_axis_tdata_reg[4]_i_22_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_56_n_0\,
      I1 => \m_axis_tdata[4]_i_57_n_0\,
      O => \m_axis_tdata_reg[4]_i_23_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_58_n_0\,
      I1 => \m_axis_tdata[4]_i_59_n_0\,
      O => \m_axis_tdata_reg[4]_i_24_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_60_n_0\,
      I1 => \m_axis_tdata[4]_i_61_n_0\,
      O => \m_axis_tdata_reg[4]_i_25_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_62_n_0\,
      I1 => \m_axis_tdata[4]_i_63_n_0\,
      O => \m_axis_tdata_reg[4]_i_26_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_64_n_0\,
      I1 => \m_axis_tdata[4]_i_65_n_0\,
      O => \m_axis_tdata_reg[4]_i_27_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_66_n_0\,
      I1 => \m_axis_tdata[4]_i_67_n_0\,
      O => \m_axis_tdata_reg[4]_i_28_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_68_n_0\,
      I1 => \m_axis_tdata[4]_i_69_n_0\,
      O => \m_axis_tdata_reg[4]_i_29_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_70_n_0\,
      I1 => \m_axis_tdata[4]_i_71_n_0\,
      O => \m_axis_tdata_reg[4]_i_30_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_72_n_0\,
      I1 => \m_axis_tdata[4]_i_73_n_0\,
      O => \m_axis_tdata_reg[4]_i_31_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_74_n_0\,
      I1 => \m_axis_tdata[4]_i_75_n_0\,
      O => \m_axis_tdata_reg[4]_i_32_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_76_n_0\,
      I1 => \m_axis_tdata[4]_i_77_n_0\,
      O => \m_axis_tdata_reg[4]_i_33_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_78_n_0\,
      I1 => \m_axis_tdata[4]_i_79_n_0\,
      O => \m_axis_tdata_reg[4]_i_34_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_80_n_0\,
      I1 => \m_axis_tdata[4]_i_81_n_0\,
      O => \m_axis_tdata_reg[4]_i_35_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_82_n_0\,
      I1 => \m_axis_tdata[4]_i_83_n_0\,
      O => \m_axis_tdata_reg[4]_i_36_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_84_n_0\,
      I1 => \m_axis_tdata[4]_i_85_n_0\,
      O => \m_axis_tdata_reg[4]_i_37_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_86_n_0\,
      I1 => \m_axis_tdata[4]_i_87_n_0\,
      O => \m_axis_tdata_reg[4]_i_38_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_88_n_0\,
      I1 => \m_axis_tdata[4]_i_89_n_0\,
      O => \m_axis_tdata_reg[4]_i_39_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_90_n_0\,
      I1 => \m_axis_tdata[4]_i_91_n_0\,
      O => \m_axis_tdata_reg[4]_i_40_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_92_n_0\,
      I1 => \m_axis_tdata[4]_i_93_n_0\,
      O => \m_axis_tdata_reg[4]_i_41_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_94_n_0\,
      I1 => \m_axis_tdata[4]_i_95_n_0\,
      O => \m_axis_tdata_reg[4]_i_42_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_96_n_0\,
      I1 => \m_axis_tdata[4]_i_97_n_0\,
      O => \m_axis_tdata_reg[4]_i_43_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_98_n_0\,
      I1 => \m_axis_tdata[4]_i_99_n_0\,
      O => \m_axis_tdata_reg[4]_i_44_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_100_n_0\,
      I1 => \m_axis_tdata[4]_i_101_n_0\,
      O => \m_axis_tdata_reg[4]_i_45_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_102_n_0\,
      I1 => \m_axis_tdata[4]_i_103_n_0\,
      O => \m_axis_tdata_reg[4]_i_46_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_104_n_0\,
      I1 => \m_axis_tdata[4]_i_105_n_0\,
      O => \m_axis_tdata_reg[4]_i_47_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_106_n_0\,
      I1 => \m_axis_tdata[4]_i_107_n_0\,
      O => \m_axis_tdata_reg[4]_i_48_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_108_n_0\,
      I1 => \m_axis_tdata[4]_i_109_n_0\,
      O => \m_axis_tdata_reg[4]_i_49_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_110_n_0\,
      I1 => \m_axis_tdata[4]_i_111_n_0\,
      O => \m_axis_tdata_reg[4]_i_50_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_112_n_0\,
      I1 => \m_axis_tdata[4]_i_113_n_0\,
      O => \m_axis_tdata_reg[4]_i_51_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_114_n_0\,
      I1 => \m_axis_tdata[4]_i_115_n_0\,
      O => \m_axis_tdata_reg[4]_i_52_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[4]_i_116_n_0\,
      I1 => \m_axis_tdata[4]_i_117_n_0\,
      O => \m_axis_tdata_reg[4]_i_53_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[4]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[4]_i_22_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_23_n_0\,
      O => \m_axis_tdata_reg[4]_i_6_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[4]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[4]_i_24_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_25_n_0\,
      O => \m_axis_tdata_reg[4]_i_7_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[4]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[4]_i_26_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_27_n_0\,
      O => \m_axis_tdata_reg[4]_i_8_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[4]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[4]_i_28_n_0\,
      I1 => \m_axis_tdata_reg[4]_i_29_n_0\,
      O => \m_axis_tdata_reg[4]_i_9_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_tdata[7]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => read_data_reg(5),
      Q => m_axis_tdata(5)
    );
\m_axis_tdata_reg[5]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[5]_i_30_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_31_n_0\,
      O => \m_axis_tdata_reg[5]_i_10_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[5]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[5]_i_32_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_33_n_0\,
      O => \m_axis_tdata_reg[5]_i_11_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[5]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[5]_i_34_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_35_n_0\,
      O => \m_axis_tdata_reg[5]_i_12_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[5]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[5]_i_36_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_37_n_0\,
      O => \m_axis_tdata_reg[5]_i_13_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[5]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[5]_i_38_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_39_n_0\,
      O => \m_axis_tdata_reg[5]_i_14_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[5]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[5]_i_40_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_41_n_0\,
      O => \m_axis_tdata_reg[5]_i_15_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[5]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[5]_i_42_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_43_n_0\,
      O => \m_axis_tdata_reg[5]_i_16_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[5]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[5]_i_44_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_45_n_0\,
      O => \m_axis_tdata_reg[5]_i_17_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[5]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[5]_i_46_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_47_n_0\,
      O => \m_axis_tdata_reg[5]_i_18_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[5]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[5]_i_48_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_49_n_0\,
      O => \m_axis_tdata_reg[5]_i_19_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[5]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[5]_i_50_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_51_n_0\,
      O => \m_axis_tdata_reg[5]_i_20_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[5]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[5]_i_52_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_53_n_0\,
      O => \m_axis_tdata_reg[5]_i_21_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[5]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_54_n_0\,
      I1 => \m_axis_tdata[5]_i_55_n_0\,
      O => \m_axis_tdata_reg[5]_i_22_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_56_n_0\,
      I1 => \m_axis_tdata[5]_i_57_n_0\,
      O => \m_axis_tdata_reg[5]_i_23_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_58_n_0\,
      I1 => \m_axis_tdata[5]_i_59_n_0\,
      O => \m_axis_tdata_reg[5]_i_24_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_60_n_0\,
      I1 => \m_axis_tdata[5]_i_61_n_0\,
      O => \m_axis_tdata_reg[5]_i_25_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_62_n_0\,
      I1 => \m_axis_tdata[5]_i_63_n_0\,
      O => \m_axis_tdata_reg[5]_i_26_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_64_n_0\,
      I1 => \m_axis_tdata[5]_i_65_n_0\,
      O => \m_axis_tdata_reg[5]_i_27_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_66_n_0\,
      I1 => \m_axis_tdata[5]_i_67_n_0\,
      O => \m_axis_tdata_reg[5]_i_28_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_68_n_0\,
      I1 => \m_axis_tdata[5]_i_69_n_0\,
      O => \m_axis_tdata_reg[5]_i_29_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_70_n_0\,
      I1 => \m_axis_tdata[5]_i_71_n_0\,
      O => \m_axis_tdata_reg[5]_i_30_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_72_n_0\,
      I1 => \m_axis_tdata[5]_i_73_n_0\,
      O => \m_axis_tdata_reg[5]_i_31_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_74_n_0\,
      I1 => \m_axis_tdata[5]_i_75_n_0\,
      O => \m_axis_tdata_reg[5]_i_32_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_76_n_0\,
      I1 => \m_axis_tdata[5]_i_77_n_0\,
      O => \m_axis_tdata_reg[5]_i_33_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_78_n_0\,
      I1 => \m_axis_tdata[5]_i_79_n_0\,
      O => \m_axis_tdata_reg[5]_i_34_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_80_n_0\,
      I1 => \m_axis_tdata[5]_i_81_n_0\,
      O => \m_axis_tdata_reg[5]_i_35_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_82_n_0\,
      I1 => \m_axis_tdata[5]_i_83_n_0\,
      O => \m_axis_tdata_reg[5]_i_36_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_84_n_0\,
      I1 => \m_axis_tdata[5]_i_85_n_0\,
      O => \m_axis_tdata_reg[5]_i_37_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_86_n_0\,
      I1 => \m_axis_tdata[5]_i_87_n_0\,
      O => \m_axis_tdata_reg[5]_i_38_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_88_n_0\,
      I1 => \m_axis_tdata[5]_i_89_n_0\,
      O => \m_axis_tdata_reg[5]_i_39_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_90_n_0\,
      I1 => \m_axis_tdata[5]_i_91_n_0\,
      O => \m_axis_tdata_reg[5]_i_40_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_92_n_0\,
      I1 => \m_axis_tdata[5]_i_93_n_0\,
      O => \m_axis_tdata_reg[5]_i_41_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_94_n_0\,
      I1 => \m_axis_tdata[5]_i_95_n_0\,
      O => \m_axis_tdata_reg[5]_i_42_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_96_n_0\,
      I1 => \m_axis_tdata[5]_i_97_n_0\,
      O => \m_axis_tdata_reg[5]_i_43_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_98_n_0\,
      I1 => \m_axis_tdata[5]_i_99_n_0\,
      O => \m_axis_tdata_reg[5]_i_44_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_100_n_0\,
      I1 => \m_axis_tdata[5]_i_101_n_0\,
      O => \m_axis_tdata_reg[5]_i_45_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_102_n_0\,
      I1 => \m_axis_tdata[5]_i_103_n_0\,
      O => \m_axis_tdata_reg[5]_i_46_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_104_n_0\,
      I1 => \m_axis_tdata[5]_i_105_n_0\,
      O => \m_axis_tdata_reg[5]_i_47_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_106_n_0\,
      I1 => \m_axis_tdata[5]_i_107_n_0\,
      O => \m_axis_tdata_reg[5]_i_48_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_108_n_0\,
      I1 => \m_axis_tdata[5]_i_109_n_0\,
      O => \m_axis_tdata_reg[5]_i_49_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_110_n_0\,
      I1 => \m_axis_tdata[5]_i_111_n_0\,
      O => \m_axis_tdata_reg[5]_i_50_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_112_n_0\,
      I1 => \m_axis_tdata[5]_i_113_n_0\,
      O => \m_axis_tdata_reg[5]_i_51_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_114_n_0\,
      I1 => \m_axis_tdata[5]_i_115_n_0\,
      O => \m_axis_tdata_reg[5]_i_52_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[5]_i_116_n_0\,
      I1 => \m_axis_tdata[5]_i_117_n_0\,
      O => \m_axis_tdata_reg[5]_i_53_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[5]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[5]_i_22_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_23_n_0\,
      O => \m_axis_tdata_reg[5]_i_6_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[5]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[5]_i_24_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_25_n_0\,
      O => \m_axis_tdata_reg[5]_i_7_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[5]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[5]_i_26_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_27_n_0\,
      O => \m_axis_tdata_reg[5]_i_8_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[5]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[5]_i_28_n_0\,
      I1 => \m_axis_tdata_reg[5]_i_29_n_0\,
      O => \m_axis_tdata_reg[5]_i_9_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_tdata[7]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => read_data_reg(6),
      Q => m_axis_tdata(6)
    );
\m_axis_tdata_reg[6]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[6]_i_30_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_31_n_0\,
      O => \m_axis_tdata_reg[6]_i_10_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[6]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[6]_i_32_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_33_n_0\,
      O => \m_axis_tdata_reg[6]_i_11_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[6]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[6]_i_34_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_35_n_0\,
      O => \m_axis_tdata_reg[6]_i_12_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[6]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[6]_i_36_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_37_n_0\,
      O => \m_axis_tdata_reg[6]_i_13_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[6]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[6]_i_38_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_39_n_0\,
      O => \m_axis_tdata_reg[6]_i_14_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[6]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[6]_i_40_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_41_n_0\,
      O => \m_axis_tdata_reg[6]_i_15_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[6]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[6]_i_42_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_43_n_0\,
      O => \m_axis_tdata_reg[6]_i_16_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[6]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[6]_i_44_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_45_n_0\,
      O => \m_axis_tdata_reg[6]_i_17_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[6]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[6]_i_46_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_47_n_0\,
      O => \m_axis_tdata_reg[6]_i_18_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[6]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[6]_i_48_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_49_n_0\,
      O => \m_axis_tdata_reg[6]_i_19_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[6]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[6]_i_50_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_51_n_0\,
      O => \m_axis_tdata_reg[6]_i_20_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[6]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[6]_i_52_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_53_n_0\,
      O => \m_axis_tdata_reg[6]_i_21_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[6]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_54_n_0\,
      I1 => \m_axis_tdata[6]_i_55_n_0\,
      O => \m_axis_tdata_reg[6]_i_22_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_56_n_0\,
      I1 => \m_axis_tdata[6]_i_57_n_0\,
      O => \m_axis_tdata_reg[6]_i_23_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_58_n_0\,
      I1 => \m_axis_tdata[6]_i_59_n_0\,
      O => \m_axis_tdata_reg[6]_i_24_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_60_n_0\,
      I1 => \m_axis_tdata[6]_i_61_n_0\,
      O => \m_axis_tdata_reg[6]_i_25_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_62_n_0\,
      I1 => \m_axis_tdata[6]_i_63_n_0\,
      O => \m_axis_tdata_reg[6]_i_26_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_64_n_0\,
      I1 => \m_axis_tdata[6]_i_65_n_0\,
      O => \m_axis_tdata_reg[6]_i_27_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_66_n_0\,
      I1 => \m_axis_tdata[6]_i_67_n_0\,
      O => \m_axis_tdata_reg[6]_i_28_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_68_n_0\,
      I1 => \m_axis_tdata[6]_i_69_n_0\,
      O => \m_axis_tdata_reg[6]_i_29_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_70_n_0\,
      I1 => \m_axis_tdata[6]_i_71_n_0\,
      O => \m_axis_tdata_reg[6]_i_30_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_72_n_0\,
      I1 => \m_axis_tdata[6]_i_73_n_0\,
      O => \m_axis_tdata_reg[6]_i_31_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_74_n_0\,
      I1 => \m_axis_tdata[6]_i_75_n_0\,
      O => \m_axis_tdata_reg[6]_i_32_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_76_n_0\,
      I1 => \m_axis_tdata[6]_i_77_n_0\,
      O => \m_axis_tdata_reg[6]_i_33_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_78_n_0\,
      I1 => \m_axis_tdata[6]_i_79_n_0\,
      O => \m_axis_tdata_reg[6]_i_34_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_80_n_0\,
      I1 => \m_axis_tdata[6]_i_81_n_0\,
      O => \m_axis_tdata_reg[6]_i_35_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_82_n_0\,
      I1 => \m_axis_tdata[6]_i_83_n_0\,
      O => \m_axis_tdata_reg[6]_i_36_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_84_n_0\,
      I1 => \m_axis_tdata[6]_i_85_n_0\,
      O => \m_axis_tdata_reg[6]_i_37_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_86_n_0\,
      I1 => \m_axis_tdata[6]_i_87_n_0\,
      O => \m_axis_tdata_reg[6]_i_38_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_88_n_0\,
      I1 => \m_axis_tdata[6]_i_89_n_0\,
      O => \m_axis_tdata_reg[6]_i_39_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_90_n_0\,
      I1 => \m_axis_tdata[6]_i_91_n_0\,
      O => \m_axis_tdata_reg[6]_i_40_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_92_n_0\,
      I1 => \m_axis_tdata[6]_i_93_n_0\,
      O => \m_axis_tdata_reg[6]_i_41_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_94_n_0\,
      I1 => \m_axis_tdata[6]_i_95_n_0\,
      O => \m_axis_tdata_reg[6]_i_42_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_96_n_0\,
      I1 => \m_axis_tdata[6]_i_97_n_0\,
      O => \m_axis_tdata_reg[6]_i_43_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_98_n_0\,
      I1 => \m_axis_tdata[6]_i_99_n_0\,
      O => \m_axis_tdata_reg[6]_i_44_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_100_n_0\,
      I1 => \m_axis_tdata[6]_i_101_n_0\,
      O => \m_axis_tdata_reg[6]_i_45_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_102_n_0\,
      I1 => \m_axis_tdata[6]_i_103_n_0\,
      O => \m_axis_tdata_reg[6]_i_46_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_104_n_0\,
      I1 => \m_axis_tdata[6]_i_105_n_0\,
      O => \m_axis_tdata_reg[6]_i_47_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_106_n_0\,
      I1 => \m_axis_tdata[6]_i_107_n_0\,
      O => \m_axis_tdata_reg[6]_i_48_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_108_n_0\,
      I1 => \m_axis_tdata[6]_i_109_n_0\,
      O => \m_axis_tdata_reg[6]_i_49_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_110_n_0\,
      I1 => \m_axis_tdata[6]_i_111_n_0\,
      O => \m_axis_tdata_reg[6]_i_50_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_112_n_0\,
      I1 => \m_axis_tdata[6]_i_113_n_0\,
      O => \m_axis_tdata_reg[6]_i_51_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_114_n_0\,
      I1 => \m_axis_tdata[6]_i_115_n_0\,
      O => \m_axis_tdata_reg[6]_i_52_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[6]_i_116_n_0\,
      I1 => \m_axis_tdata[6]_i_117_n_0\,
      O => \m_axis_tdata_reg[6]_i_53_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[6]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[6]_i_22_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_23_n_0\,
      O => \m_axis_tdata_reg[6]_i_6_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[6]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[6]_i_24_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_25_n_0\,
      O => \m_axis_tdata_reg[6]_i_7_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[6]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[6]_i_26_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_27_n_0\,
      O => \m_axis_tdata_reg[6]_i_8_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[6]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[6]_i_28_n_0\,
      I1 => \m_axis_tdata_reg[6]_i_29_n_0\,
      O => \m_axis_tdata_reg[6]_i_9_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \m_axis_tdata[7]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => read_data_reg(7),
      Q => m_axis_tdata(7)
    );
\m_axis_tdata_reg[7]_i_10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[7]_i_29_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_30_n_0\,
      O => \m_axis_tdata_reg[7]_i_10_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[7]_i_11\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[7]_i_31_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_32_n_0\,
      O => \m_axis_tdata_reg[7]_i_11_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[7]_i_12\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[7]_i_33_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_34_n_0\,
      O => \m_axis_tdata_reg[7]_i_12_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[7]_i_13\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[7]_i_35_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_36_n_0\,
      O => \m_axis_tdata_reg[7]_i_13_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[7]_i_14\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[7]_i_37_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_38_n_0\,
      O => \m_axis_tdata_reg[7]_i_14_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[7]_i_15\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[7]_i_39_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_40_n_0\,
      O => \m_axis_tdata_reg[7]_i_15_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[7]_i_16\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[7]_i_41_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_42_n_0\,
      O => \m_axis_tdata_reg[7]_i_16_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[7]_i_17\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[7]_i_43_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_44_n_0\,
      O => \m_axis_tdata_reg[7]_i_17_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[7]_i_18\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[7]_i_45_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_46_n_0\,
      O => \m_axis_tdata_reg[7]_i_18_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[7]_i_19\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[7]_i_47_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_48_n_0\,
      O => \m_axis_tdata_reg[7]_i_19_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[7]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[7]_i_49_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_50_n_0\,
      O => \m_axis_tdata_reg[7]_i_20_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[7]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[7]_i_51_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_52_n_0\,
      O => \m_axis_tdata_reg[7]_i_21_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[7]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[7]_i_53_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_54_n_0\,
      O => \m_axis_tdata_reg[7]_i_22_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[7]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_55_n_0\,
      I1 => \m_axis_tdata[7]_i_56_n_0\,
      O => \m_axis_tdata_reg[7]_i_23_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_57_n_0\,
      I1 => \m_axis_tdata[7]_i_58_n_0\,
      O => \m_axis_tdata_reg[7]_i_24_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_25\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_59_n_0\,
      I1 => \m_axis_tdata[7]_i_60_n_0\,
      O => \m_axis_tdata_reg[7]_i_25_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_26\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_61_n_0\,
      I1 => \m_axis_tdata[7]_i_62_n_0\,
      O => \m_axis_tdata_reg[7]_i_26_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_27\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_63_n_0\,
      I1 => \m_axis_tdata[7]_i_64_n_0\,
      O => \m_axis_tdata_reg[7]_i_27_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_28\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_65_n_0\,
      I1 => \m_axis_tdata[7]_i_66_n_0\,
      O => \m_axis_tdata_reg[7]_i_28_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_29\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_67_n_0\,
      I1 => \m_axis_tdata[7]_i_68_n_0\,
      O => \m_axis_tdata_reg[7]_i_29_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_30\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_69_n_0\,
      I1 => \m_axis_tdata[7]_i_70_n_0\,
      O => \m_axis_tdata_reg[7]_i_30_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_31\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_71_n_0\,
      I1 => \m_axis_tdata[7]_i_72_n_0\,
      O => \m_axis_tdata_reg[7]_i_31_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_32\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_73_n_0\,
      I1 => \m_axis_tdata[7]_i_74_n_0\,
      O => \m_axis_tdata_reg[7]_i_32_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_33\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_75_n_0\,
      I1 => \m_axis_tdata[7]_i_76_n_0\,
      O => \m_axis_tdata_reg[7]_i_33_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_34\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_77_n_0\,
      I1 => \m_axis_tdata[7]_i_78_n_0\,
      O => \m_axis_tdata_reg[7]_i_34_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_35\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_79_n_0\,
      I1 => \m_axis_tdata[7]_i_80_n_0\,
      O => \m_axis_tdata_reg[7]_i_35_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_36\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_81_n_0\,
      I1 => \m_axis_tdata[7]_i_82_n_0\,
      O => \m_axis_tdata_reg[7]_i_36_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_37\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_83_n_0\,
      I1 => \m_axis_tdata[7]_i_84_n_0\,
      O => \m_axis_tdata_reg[7]_i_37_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_38\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_85_n_0\,
      I1 => \m_axis_tdata[7]_i_86_n_0\,
      O => \m_axis_tdata_reg[7]_i_38_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_87_n_0\,
      I1 => \m_axis_tdata[7]_i_88_n_0\,
      O => \m_axis_tdata_reg[7]_i_39_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_89_n_0\,
      I1 => \m_axis_tdata[7]_i_90_n_0\,
      O => \m_axis_tdata_reg[7]_i_40_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_91_n_0\,
      I1 => \m_axis_tdata[7]_i_92_n_0\,
      O => \m_axis_tdata_reg[7]_i_41_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_93_n_0\,
      I1 => \m_axis_tdata[7]_i_94_n_0\,
      O => \m_axis_tdata_reg[7]_i_42_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_95_n_0\,
      I1 => \m_axis_tdata[7]_i_96_n_0\,
      O => \m_axis_tdata_reg[7]_i_43_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_97_n_0\,
      I1 => \m_axis_tdata[7]_i_98_n_0\,
      O => \m_axis_tdata_reg[7]_i_44_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_45\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_99_n_0\,
      I1 => \m_axis_tdata[7]_i_100_n_0\,
      O => \m_axis_tdata_reg[7]_i_45_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_46\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_101_n_0\,
      I1 => \m_axis_tdata[7]_i_102_n_0\,
      O => \m_axis_tdata_reg[7]_i_46_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_47\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_103_n_0\,
      I1 => \m_axis_tdata[7]_i_104_n_0\,
      O => \m_axis_tdata_reg[7]_i_47_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_48\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_105_n_0\,
      I1 => \m_axis_tdata[7]_i_106_n_0\,
      O => \m_axis_tdata_reg[7]_i_48_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_107_n_0\,
      I1 => \m_axis_tdata[7]_i_108_n_0\,
      O => \m_axis_tdata_reg[7]_i_49_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_109_n_0\,
      I1 => \m_axis_tdata[7]_i_110_n_0\,
      O => \m_axis_tdata_reg[7]_i_50_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_111_n_0\,
      I1 => \m_axis_tdata[7]_i_112_n_0\,
      O => \m_axis_tdata_reg[7]_i_51_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_113_n_0\,
      I1 => \m_axis_tdata[7]_i_114_n_0\,
      O => \m_axis_tdata_reg[7]_i_52_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_53\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_115_n_0\,
      I1 => \m_axis_tdata[7]_i_116_n_0\,
      O => \m_axis_tdata_reg[7]_i_53_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_54\: unisim.vcomponents.MUXF7
     port map (
      I0 => \m_axis_tdata[7]_i_117_n_0\,
      I1 => \m_axis_tdata[7]_i_118_n_0\,
      O => \m_axis_tdata_reg[7]_i_54_n_0\,
      S => \_inferred__4/i__carry__1_n_7\
    );
\m_axis_tdata_reg[7]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[7]_i_23_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_24_n_0\,
      O => \m_axis_tdata_reg[7]_i_7_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[7]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[7]_i_25_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_26_n_0\,
      O => \m_axis_tdata_reg[7]_i_8_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
\m_axis_tdata_reg[7]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \m_axis_tdata_reg[7]_i_27_n_0\,
      I1 => \m_axis_tdata_reg[7]_i_28_n_0\,
      O => \m_axis_tdata_reg[7]_i_9_n_0\,
      S => \_inferred__4/i__carry__1_n_6\
    );
m_axis_tlast_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF0F008000000"
    )
        port map (
      I0 => state1,
      I1 => state11_out,
      I2 => \state_reg_n_0_[0]\,
      I3 => m_axis_tready,
      I4 => \state_reg_n_0_[1]\,
      I5 => \^m_axis_tlast\,
      O => m_axis_tlast_i_1_n_0
    );
m_axis_tlast_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => s_axis_tready_i_2_n_0,
      D => m_axis_tlast_i_1_n_0,
      Q => \^m_axis_tlast\
    );
m_axis_tvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FA40"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => m_axis_tready,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^m_axis_tvalid\,
      O => m_axis_tvalid_i_1_n_0
    );
m_axis_tvalid_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => s_axis_tready_i_2_n_0,
      D => m_axis_tvalid_i_1_n_0,
      Q => \^m_axis_tvalid\
    );
s_axis_tready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8C8CCCDDDDDDDD"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \^s_axis_tready_reg_0\,
      I2 => s_axis_tvalid,
      I3 => state13_out,
      I4 => s_axis_tlast,
      I5 => \state_reg_n_0_[0]\,
      O => s_axis_tready_i_1_n_0
    );
s_axis_tready_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => s_axis_tready_i_2_n_0
    );
s_axis_tready_reg: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => s_axis_tready_i_2_n_0,
      D => s_axis_tready_i_1_n_0,
      Q => \^s_axis_tready_reg_0\
    );
state1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state1_carry_n_0,
      CO(2) => state1_carry_n_1,
      CO(1) => state1_carry_n_2,
      CO(0) => state1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_state1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => state1_carry_i_1_n_0,
      S(2) => state1_carry_i_2_n_0,
      S(1) => state1_carry_i_3_n_0,
      S(0) => state1_carry_i_4_n_0
    );
\state1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state1_carry_n_0,
      CO(3) => \state1_carry__0_n_0\,
      CO(2) => \state1_carry__0_n_1\,
      CO(1) => \state1_carry__0_n_2\,
      CO(0) => \state1_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \state1_carry__0_i_1_n_0\,
      S(2) => \state1_carry__0_i_2_n_0\,
      S(1) => \state1_carry__0_i_3_n_0\,
      S(0) => \state1_carry__0_i_4_n_0\
    );
\state1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[21]\,
      I1 => state2_n_84,
      I2 => state2_n_82,
      I3 => \wr_ptr_reg_n_0_[23]\,
      I4 => state2_n_83,
      I5 => \wr_ptr_reg_n_0_[22]\,
      O => \state1_carry__0_i_1_n_0\
    );
\state1_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[18]\,
      I1 => state2_n_87,
      I2 => state2_n_85,
      I3 => \wr_ptr_reg_n_0_[20]\,
      I4 => state2_n_86,
      I5 => \wr_ptr_reg_n_0_[19]\,
      O => \state1_carry__0_i_2_n_0\
    );
\state1_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[15]\,
      I1 => state2_n_90,
      I2 => state2_n_88,
      I3 => \wr_ptr_reg_n_0_[17]\,
      I4 => state2_n_89,
      I5 => \wr_ptr_reg_n_0_[16]\,
      O => \state1_carry__0_i_3_n_0\
    );
\state1_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[12]\,
      I1 => state2_n_93,
      I2 => state2_n_91,
      I3 => \wr_ptr_reg_n_0_[14]\,
      I4 => state2_n_92,
      I5 => \wr_ptr_reg_n_0_[13]\,
      O => \state1_carry__0_i_4_n_0\
    );
\state1_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_carry__0_n_0\,
      CO(3) => \NLW_state1_carry__1_CO_UNCONNECTED\(3),
      CO(2) => state13_out,
      CO(1) => \state1_carry__1_n_2\,
      CO(0) => \state1_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state1_carry__1_i_1_n_0\,
      S(1) => \state1_carry__1_i_2_n_0\,
      S(0) => \state1_carry__1_i_3_n_0\
    );
\state1_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => wr_bank_sel(0),
      I1 => state2_n_75,
      I2 => wr_bank_sel(1),
      I3 => state2_n_74,
      O => \state1_carry__1_i_1_n_0\
    );
\state1_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[27]\,
      I1 => state2_n_78,
      I2 => state2_n_76,
      I3 => \wr_ptr_reg_n_0_[29]\,
      I4 => state2_n_77,
      I5 => \wr_ptr_reg_n_0_[28]\,
      O => \state1_carry__1_i_2_n_0\
    );
\state1_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[24]\,
      I1 => state2_n_81,
      I2 => state2_n_79,
      I3 => \wr_ptr_reg_n_0_[26]\,
      I4 => state2_n_80,
      I5 => \wr_ptr_reg_n_0_[25]\,
      O => \state1_carry__1_i_3_n_0\
    );
state1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wr_ptr_reg[9]_rep_n_0\,
      I1 => state2_n_96,
      I2 => state2_n_94,
      I3 => \wr_ptr_reg_n_0_[11]\,
      I4 => state2_n_95,
      I5 => \wr_ptr_reg[10]_rep_n_0\,
      O => state1_carry_i_1_n_0
    );
state1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[6]\,
      I1 => state2_n_99,
      I2 => state2_n_97,
      I3 => \wr_ptr_reg_n_0_[8]\,
      I4 => state2_n_98,
      I5 => \wr_ptr_reg_n_0_[7]\,
      O => state1_carry_i_2_n_0
    );
state1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wr_ptr_reg_n_0_[3]\,
      I1 => state2_n_102,
      I2 => state2_n_100,
      I3 => \wr_ptr_reg[5]_rep__2_n_0\,
      I4 => state2_n_101,
      I5 => \wr_ptr_reg_n_0_[4]\,
      O => state1_carry_i_3_n_0
    );
state1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wr_ptr_reg[0]_rep__7_n_0\,
      I1 => state2_n_105,
      I2 => state2_n_103,
      I3 => \wr_ptr_reg_n_0_[2]\,
      I4 => state2_n_104,
      I5 => \wr_ptr_reg_n_0_[1]\,
      O => state1_carry_i_4_n_0
    );
\state1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state1_inferred__1/i__carry_n_0\,
      CO(2) => \state1_inferred__1/i__carry_n_1\,
      CO(1) => \state1_inferred__1/i__carry_n_2\,
      CO(0) => \state1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1_n_0\,
      S(2) => \i__carry_i_2_n_0\,
      S(1) => \i__carry_i_3_n_0\,
      S(0) => \i__carry_i_4_n_0\
    );
\state1_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__1/i__carry_n_0\,
      CO(3) => \state1_inferred__1/i__carry__0_n_0\,
      CO(2) => \state1_inferred__1/i__carry__0_n_1\,
      CO(1) => \state1_inferred__1/i__carry__0_n_2\,
      CO(0) => \state1_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__1/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \state2_carry__2_n_0\,
      S(2) => \state2_carry__2_n_0\,
      S(1) => \i__carry__0_i_1_n_0\,
      S(0) => \i__carry__0_i_2_n_0\
    );
\state1_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__1/i__carry__0_n_0\,
      CO(3) => \NLW_state1_inferred__1/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => state1,
      CO(1) => \state1_inferred__1/i__carry__1_n_2\,
      CO(0) => \state1_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__1/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state2_carry__2_n_0\,
      S(1) => \state2_carry__2_n_0\,
      S(0) => \state2_carry__2_n_0\
    );
\state1_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state1_inferred__2/i__carry_n_0\,
      CO(2) => \state1_inferred__2/i__carry_n_1\,
      CO(1) => \state1_inferred__2/i__carry_n_2\,
      CO(0) => \state1_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__0_n_0\,
      S(2) => \i__carry_i_2__0_n_0\,
      S(1) => \i__carry_i_3__0_n_0\,
      S(0) => \i__carry_i_4__0_n_0\
    );
\state1_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__2/i__carry_n_0\,
      CO(3) => \state1_inferred__2/i__carry__0_n_0\,
      CO(2) => \state1_inferred__2/i__carry__0_n_1\,
      CO(1) => \state1_inferred__2/i__carry__0_n_2\,
      CO(0) => \state1_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__2/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \state2_inferred__0/i__carry__2_n_0\,
      S(2) => \state2_inferred__0/i__carry__2_n_0\,
      S(1) => \i__carry__0_i_1__0_n_0\,
      S(0) => \i__carry__0_i_2__0_n_0\
    );
\state1_inferred__2/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state1_inferred__2/i__carry__0_n_0\,
      CO(3) => \NLW_state1_inferred__2/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => state11_out,
      CO(1) => \state1_inferred__2/i__carry__1_n_2\,
      CO(0) => \state1_inferred__2/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state1_inferred__2/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \state2_inferred__0/i__carry__2_n_0\,
      S(1) => \state2_inferred__0/i__carry__2_n_0\,
      S(0) => \state2_inferred__0/i__carry__2_n_0\
    );
state2: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 16) => B"00000000000000",
      A(15 downto 0) => img_height(15 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_state2_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => img_width(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_state2_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_state2_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_state2_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_state2_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_state2_OVERFLOW_UNCONNECTED,
      P(47 downto 32) => NLW_state2_P_UNCONNECTED(47 downto 32),
      P(31) => state2_n_74,
      P(30) => state2_n_75,
      P(29) => state2_n_76,
      P(28) => state2_n_77,
      P(27) => state2_n_78,
      P(26) => state2_n_79,
      P(25) => state2_n_80,
      P(24) => state2_n_81,
      P(23) => state2_n_82,
      P(22) => state2_n_83,
      P(21) => state2_n_84,
      P(20) => state2_n_85,
      P(19) => state2_n_86,
      P(18) => state2_n_87,
      P(17) => state2_n_88,
      P(16) => state2_n_89,
      P(15) => state2_n_90,
      P(14) => state2_n_91,
      P(13) => state2_n_92,
      P(12) => state2_n_93,
      P(11) => state2_n_94,
      P(10) => state2_n_95,
      P(9) => state2_n_96,
      P(8) => state2_n_97,
      P(7) => state2_n_98,
      P(6) => state2_n_99,
      P(5) => state2_n_100,
      P(4) => state2_n_101,
      P(3) => state2_n_102,
      P(2) => state2_n_103,
      P(1) => state2_n_104,
      P(0) => state2_n_105,
      PATTERNBDETECT => NLW_state2_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_state2_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_state2_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_state2_UNDERFLOW_UNCONNECTED
    );
state2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state2_carry_n_0,
      CO(2) => state2_carry_n_1,
      CO(1) => state2_carry_n_2,
      CO(0) => state2_carry_n_3,
      CYINIT => new_width(0),
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \state2__0\(4 downto 1),
      S(3) => state2_carry_i_2_n_0,
      S(2) => state2_carry_i_3_n_0,
      S(1) => state2_carry_i_4_n_0,
      S(0) => state2_carry_i_5_n_0
    );
\state2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state2_carry_n_0,
      CO(3) => \state2_carry__0_n_0\,
      CO(2) => \state2_carry__0_n_1\,
      CO(1) => \state2_carry__0_n_2\,
      CO(0) => \state2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \state2__0\(8 downto 5),
      S(3) => \state2_carry__0_i_1_n_0\,
      S(2) => \state2_carry__0_i_2_n_0\,
      S(1) => \state2_carry__0_i_3_n_0\,
      S(0) => \state2_carry__0_i_4_n_0\
    );
\state2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_height(8),
      I1 => img_width(8),
      I2 => i_mode(1),
      O => \state2_carry__0_i_1_n_0\
    );
\state2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_height(7),
      I1 => img_width(7),
      I2 => i_mode(1),
      O => \state2_carry__0_i_2_n_0\
    );
\state2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_height(6),
      I1 => img_width(6),
      I2 => i_mode(1),
      O => \state2_carry__0_i_3_n_0\
    );
\state2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_height(5),
      I1 => img_width(5),
      I2 => i_mode(1),
      O => \state2_carry__0_i_4_n_0\
    );
\state2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__0_n_0\,
      CO(3) => \state2_carry__1_n_0\,
      CO(2) => \state2_carry__1_n_1\,
      CO(1) => \state2_carry__1_n_2\,
      CO(0) => \state2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \state2__0\(12 downto 9),
      S(3) => \state2_carry__1_i_1_n_0\,
      S(2) => \state2_carry__1_i_2_n_0\,
      S(1) => \state2_carry__1_i_3_n_0\,
      S(0) => \state2_carry__1_i_4_n_0\
    );
\state2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_height(12),
      I1 => img_width(12),
      I2 => i_mode(1),
      O => \state2_carry__1_i_1_n_0\
    );
\state2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_height(11),
      I1 => img_width(11),
      I2 => i_mode(1),
      O => \state2_carry__1_i_2_n_0\
    );
\state2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_height(10),
      I1 => img_width(10),
      I2 => i_mode(1),
      O => \state2_carry__1_i_3_n_0\
    );
\state2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_height(9),
      I1 => img_width(9),
      I2 => i_mode(1),
      O => \state2_carry__1_i_4_n_0\
    );
\state2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_carry__1_n_0\,
      CO(3) => \state2_carry__2_n_0\,
      CO(2) => \NLW_state2_carry__2_CO_UNCONNECTED\(2),
      CO(1) => \state2_carry__2_n_2\,
      CO(0) => \state2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \NLW_state2_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => \state2__0\(15 downto 13),
      S(3) => '1',
      S(2) => \state2_carry__2_i_1_n_0\,
      S(1) => \state2_carry__2_i_2_n_0\,
      S(0) => \state2_carry__2_i_3_n_0\
    );
\state2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_height(15),
      I1 => img_width(15),
      I2 => i_mode(1),
      O => \state2_carry__2_i_1_n_0\
    );
\state2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_height(14),
      I1 => img_width(14),
      I2 => i_mode(1),
      O => \state2_carry__2_i_2_n_0\
    );
\state2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_height(13),
      I1 => img_width(13),
      I2 => i_mode(1),
      O => \state2_carry__2_i_3_n_0\
    );
state2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => img_height(0),
      I1 => img_width(0),
      I2 => i_mode(1),
      O => new_width(0)
    );
state2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_height(4),
      I1 => img_width(4),
      I2 => i_mode(1),
      O => state2_carry_i_2_n_0
    );
state2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_height(3),
      I1 => img_width(3),
      I2 => i_mode(1),
      O => state2_carry_i_3_n_0
    );
state2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_height(2),
      I1 => img_width(2),
      I2 => i_mode(1),
      O => state2_carry_i_4_n_0
    );
state2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => img_height(1),
      I1 => img_width(1),
      I2 => i_mode(1),
      O => state2_carry_i_5_n_0
    );
\state2_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \state2_inferred__0/i__carry_n_0\,
      CO(2) => \state2_inferred__0/i__carry_n_1\,
      CO(1) => \state2_inferred__0/i__carry_n_2\,
      CO(0) => \state2_inferred__0/i__carry_n_3\,
      CYINIT => new_height(0),
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => state20_in(4 downto 1),
      S(3) => \i__carry_i_2__2_n_0\,
      S(2) => \i__carry_i_3__2_n_0\,
      S(1) => \i__carry_i_4__2_n_0\,
      S(0) => \i__carry_i_5__0_n_0\
    );
\state2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_inferred__0/i__carry_n_0\,
      CO(3) => \state2_inferred__0/i__carry__0_n_0\,
      CO(2) => \state2_inferred__0/i__carry__0_n_1\,
      CO(1) => \state2_inferred__0/i__carry__0_n_2\,
      CO(0) => \state2_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => state20_in(8 downto 5),
      S(3) => \i__carry__0_i_1__2_n_0\,
      S(2) => \i__carry__0_i_2__2_n_0\,
      S(1) => \i__carry__0_i_3__0_n_0\,
      S(0) => \i__carry__0_i_4__0_n_0\
    );
\state2_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_inferred__0/i__carry__0_n_0\,
      CO(3) => \state2_inferred__0/i__carry__1_n_0\,
      CO(2) => \state2_inferred__0/i__carry__1_n_1\,
      CO(1) => \state2_inferred__0/i__carry__1_n_2\,
      CO(0) => \state2_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => state20_in(12 downto 9),
      S(3) => \i__carry__1_i_1__0_n_0\,
      S(2) => \i__carry__1_i_2__0_n_0\,
      S(1) => \i__carry__1_i_3__0_n_0\,
      S(0) => \i__carry__1_i_4__0_n_0\
    );
\state2_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \state2_inferred__0/i__carry__1_n_0\,
      CO(3) => \state2_inferred__0/i__carry__2_n_0\,
      CO(2) => \NLW_state2_inferred__0/i__carry__2_CO_UNCONNECTED\(2),
      CO(1) => \state2_inferred__0/i__carry__2_n_2\,
      CO(0) => \state2_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \NLW_state2_inferred__0/i__carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => state20_in(15 downto 13),
      S(3) => '1',
      S(2) => \i__carry__2_i_1__0_n_0\,
      S(1) => \i__carry__2_i_2__0_n_0\,
      S(0) => \i__carry__2_i_3__0_n_0\
    );
\state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"13"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA3FFF0000"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => state11_out,
      I2 => state1,
      I3 => m_axis_tready,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state_reg_n_0_[0]\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^s_axis_tready_reg_0\,
      I1 => s_axis_tvalid,
      I2 => state13_out,
      I3 => s_axis_tlast,
      O => \state[1]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => s_axis_tready_i_2_n_0,
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\
    );
\state_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => '1',
      CLR => s_axis_tready_i_2_n_0,
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\
    );
wr_ptr0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => wr_ptr0_carry_n_0,
      CO(2) => wr_ptr0_carry_n_1,
      CO(1) => wr_ptr0_carry_n_2,
      CO(0) => wr_ptr0_carry_n_3,
      CYINIT => \wr_ptr_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wr_ptr0(4 downto 1),
      S(3) => \wr_ptr_reg_n_0_[4]\,
      S(2) => \wr_ptr_reg_n_0_[3]\,
      S(1) => \wr_ptr_reg_n_0_[2]\,
      S(0) => \wr_ptr_reg_n_0_[1]\
    );
\wr_ptr0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => wr_ptr0_carry_n_0,
      CO(3) => \wr_ptr0_carry__0_n_0\,
      CO(2) => \wr_ptr0_carry__0_n_1\,
      CO(1) => \wr_ptr0_carry__0_n_2\,
      CO(0) => \wr_ptr0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wr_ptr0(8 downto 5),
      S(3) => \wr_ptr_reg_n_0_[8]\,
      S(2) => \wr_ptr_reg_n_0_[7]\,
      S(1) => \wr_ptr_reg_n_0_[6]\,
      S(0) => \wr_ptr_reg[5]_rep__2_n_0\
    );
\wr_ptr0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wr_ptr0_carry__0_n_0\,
      CO(3) => \wr_ptr0_carry__1_n_0\,
      CO(2) => \wr_ptr0_carry__1_n_1\,
      CO(1) => \wr_ptr0_carry__1_n_2\,
      CO(0) => \wr_ptr0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wr_ptr0(12 downto 9),
      S(3) => \wr_ptr_reg_n_0_[12]\,
      S(2) => \wr_ptr_reg_n_0_[11]\,
      S(1) => \wr_ptr_reg[10]_rep_n_0\,
      S(0) => \wr_ptr_reg[9]_rep_n_0\
    );
\wr_ptr0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wr_ptr0_carry__1_n_0\,
      CO(3) => \wr_ptr0_carry__2_n_0\,
      CO(2) => \wr_ptr0_carry__2_n_1\,
      CO(1) => \wr_ptr0_carry__2_n_2\,
      CO(0) => \wr_ptr0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wr_ptr0(16 downto 13),
      S(3) => \wr_ptr_reg_n_0_[16]\,
      S(2) => \wr_ptr_reg_n_0_[15]\,
      S(1) => \wr_ptr_reg_n_0_[14]\,
      S(0) => \wr_ptr_reg_n_0_[13]\
    );
\wr_ptr0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \wr_ptr0_carry__2_n_0\,
      CO(3) => \wr_ptr0_carry__3_n_0\,
      CO(2) => \wr_ptr0_carry__3_n_1\,
      CO(1) => \wr_ptr0_carry__3_n_2\,
      CO(0) => \wr_ptr0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wr_ptr0(20 downto 17),
      S(3) => \wr_ptr_reg_n_0_[20]\,
      S(2) => \wr_ptr_reg_n_0_[19]\,
      S(1) => \wr_ptr_reg_n_0_[18]\,
      S(0) => \wr_ptr_reg_n_0_[17]\
    );
\wr_ptr0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \wr_ptr0_carry__3_n_0\,
      CO(3) => \wr_ptr0_carry__4_n_0\,
      CO(2) => \wr_ptr0_carry__4_n_1\,
      CO(1) => \wr_ptr0_carry__4_n_2\,
      CO(0) => \wr_ptr0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wr_ptr0(24 downto 21),
      S(3) => \wr_ptr_reg_n_0_[24]\,
      S(2) => \wr_ptr_reg_n_0_[23]\,
      S(1) => \wr_ptr_reg_n_0_[22]\,
      S(0) => \wr_ptr_reg_n_0_[21]\
    );
\wr_ptr0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \wr_ptr0_carry__4_n_0\,
      CO(3) => \wr_ptr0_carry__5_n_0\,
      CO(2) => \wr_ptr0_carry__5_n_1\,
      CO(1) => \wr_ptr0_carry__5_n_2\,
      CO(0) => \wr_ptr0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wr_ptr0(28 downto 25),
      S(3) => \wr_ptr_reg_n_0_[28]\,
      S(2) => \wr_ptr_reg_n_0_[27]\,
      S(1) => \wr_ptr_reg_n_0_[26]\,
      S(0) => \wr_ptr_reg_n_0_[25]\
    );
\wr_ptr0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \wr_ptr0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_wr_ptr0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \wr_ptr0_carry__6_n_2\,
      CO(0) => \wr_ptr0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_wr_ptr0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => wr_ptr0(31 downto 29),
      S(3) => '0',
      S(2 downto 1) => wr_bank_sel(1 downto 0),
      S(0) => \wr_ptr_reg_n_0_[29]\
    );
\wr_ptr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \wr_ptr_reg[0]_rep__7_n_0\,
      O => \wr_ptr[0]_i_1_n_0\
    );
\wr_ptr[0]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \wr_ptr_reg[0]_rep__7_n_0\,
      O => \wr_ptr[0]_rep_i_1_n_0\
    );
\wr_ptr[0]_rep_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \wr_ptr_reg[0]_rep__7_n_0\,
      O => \wr_ptr[0]_rep_i_1__0_n_0\
    );
\wr_ptr[0]_rep_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \wr_ptr_reg[0]_rep__7_n_0\,
      O => \wr_ptr[0]_rep_i_1__1_n_0\
    );
\wr_ptr[0]_rep_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \wr_ptr_reg[0]_rep__7_n_0\,
      O => \wr_ptr[0]_rep_i_1__2_n_0\
    );
\wr_ptr[0]_rep_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \wr_ptr_reg[0]_rep__7_n_0\,
      O => \wr_ptr[0]_rep_i_1__3_n_0\
    );
\wr_ptr[0]_rep_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \wr_ptr_reg[0]_rep__7_n_0\,
      O => \wr_ptr[0]_rep_i_1__4_n_0\
    );
\wr_ptr[0]_rep_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \wr_ptr_reg[0]_rep__7_n_0\,
      O => \wr_ptr[0]_rep_i_1__5_n_0\
    );
\wr_ptr[0]_rep_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \wr_ptr_reg[0]_rep__7_n_0\,
      O => \wr_ptr[0]_rep_i_1__6_n_0\
    );
\wr_ptr[0]_rep_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \wr_ptr_reg[0]_rep__7_n_0\,
      O => \wr_ptr[0]_rep_i_1__7_n_0\
    );
\wr_ptr[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(10),
      O => \wr_ptr[10]_i_1_n_0\
    );
\wr_ptr[10]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(10),
      O => \wr_ptr[10]_rep_i_1_n_0\
    );
\wr_ptr[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(11),
      O => \wr_ptr[11]_i_1_n_0\
    );
\wr_ptr[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(12),
      O => \wr_ptr[12]_i_1_n_0\
    );
\wr_ptr[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(13),
      O => \wr_ptr[13]_i_1_n_0\
    );
\wr_ptr[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(14),
      O => \wr_ptr[14]_i_1_n_0\
    );
\wr_ptr[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(15),
      O => \wr_ptr[15]_i_1_n_0\
    );
\wr_ptr[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(16),
      O => \wr_ptr[16]_i_1_n_0\
    );
\wr_ptr[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(17),
      O => \wr_ptr[17]_i_1_n_0\
    );
\wr_ptr[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(18),
      O => \wr_ptr[18]_i_1_n_0\
    );
\wr_ptr[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(19),
      O => \wr_ptr[19]_i_1_n_0\
    );
\wr_ptr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(1),
      O => \wr_ptr[1]_i_1_n_0\
    );
\wr_ptr[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(20),
      O => \wr_ptr[20]_i_1_n_0\
    );
\wr_ptr[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(21),
      O => \wr_ptr[21]_i_1_n_0\
    );
\wr_ptr[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(22),
      O => \wr_ptr[22]_i_1_n_0\
    );
\wr_ptr[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(23),
      O => \wr_ptr[23]_i_1_n_0\
    );
\wr_ptr[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(24),
      O => \wr_ptr[24]_i_1_n_0\
    );
\wr_ptr[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(25),
      O => \wr_ptr[25]_i_1_n_0\
    );
\wr_ptr[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(26),
      O => \wr_ptr[26]_i_1_n_0\
    );
\wr_ptr[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(27),
      O => \wr_ptr[27]_i_1_n_0\
    );
\wr_ptr[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(28),
      O => \wr_ptr[28]_i_1_n_0\
    );
\wr_ptr[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(29),
      O => \wr_ptr[29]_i_1_n_0\
    );
\wr_ptr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(2),
      O => \wr_ptr[2]_i_1_n_0\
    );
\wr_ptr[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(30),
      O => \wr_ptr[30]_i_1_n_0\
    );
\wr_ptr[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004055555555"
    )
        port map (
      I0 => \state_reg_n_0_[1]\,
      I1 => \^s_axis_tready_reg_0\,
      I2 => s_axis_tvalid,
      I3 => state13_out,
      I4 => s_axis_tlast,
      I5 => \state_reg_n_0_[0]\,
      O => \wr_ptr[31]_i_1_n_0\
    );
\wr_ptr[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(31),
      O => \wr_ptr[31]_i_2_n_0\
    );
\wr_ptr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(3),
      O => \wr_ptr[3]_i_1_n_0\
    );
\wr_ptr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(4),
      O => \wr_ptr[4]_i_1_n_0\
    );
\wr_ptr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(5),
      O => \wr_ptr[5]_i_1_n_0\
    );
\wr_ptr[5]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(5),
      O => \wr_ptr[5]_rep_i_1_n_0\
    );
\wr_ptr[5]_rep_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(5),
      O => \wr_ptr[5]_rep_i_1__0_n_0\
    );
\wr_ptr[5]_rep_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(5),
      O => \wr_ptr[5]_rep_i_1__1_n_0\
    );
\wr_ptr[5]_rep_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(5),
      O => \wr_ptr[5]_rep_i_1__2_n_0\
    );
\wr_ptr[5]_rep_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(5),
      O => \wr_ptr[5]_rep_i_1__3_n_0\
    );
\wr_ptr[5]_rep_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(5),
      O => \wr_ptr[5]_rep_i_1__4_n_0\
    );
\wr_ptr[5]_rep_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(5),
      O => \wr_ptr[5]_rep_i_1__5_n_0\
    );
\wr_ptr[5]_rep_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(5),
      O => \wr_ptr[5]_rep_i_1__6_n_0\
    );
\wr_ptr[5]_rep_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(5),
      O => \wr_ptr[5]_rep_i_1__7_n_0\
    );
\wr_ptr[5]_rep_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(5),
      O => \wr_ptr[5]_rep_i_1__8_n_0\
    );
\wr_ptr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(6),
      O => \wr_ptr[6]_i_1_n_0\
    );
\wr_ptr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(7),
      O => \wr_ptr[7]_i_1_n_0\
    );
\wr_ptr[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(8),
      O => \wr_ptr[8]_i_1_n_0\
    );
\wr_ptr[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(9),
      O => \wr_ptr[9]_i_1_n_0\
    );
\wr_ptr[9]_rep_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => wr_ptr0(9),
      O => \wr_ptr[9]_rep_i_1_n_0\
    );
\wr_ptr_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[0]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[0]\
    );
\wr_ptr_reg[0]_rep\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[0]_rep_i_1_n_0\,
      Q => \wr_ptr_reg[0]_rep_n_0\
    );
\wr_ptr_reg[0]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[0]_rep_i_1__0_n_0\,
      Q => \wr_ptr_reg[0]_rep__0_n_0\
    );
\wr_ptr_reg[0]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[0]_rep_i_1__1_n_0\,
      Q => \wr_ptr_reg[0]_rep__1_n_0\
    );
\wr_ptr_reg[0]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[0]_rep_i_1__2_n_0\,
      Q => \wr_ptr_reg[0]_rep__2_n_0\
    );
\wr_ptr_reg[0]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[0]_rep_i_1__3_n_0\,
      Q => \wr_ptr_reg[0]_rep__3_n_0\
    );
\wr_ptr_reg[0]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[0]_rep_i_1__4_n_0\,
      Q => \wr_ptr_reg[0]_rep__4_n_0\
    );
\wr_ptr_reg[0]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[0]_rep_i_1__5_n_0\,
      Q => \wr_ptr_reg[0]_rep__5_n_0\
    );
\wr_ptr_reg[0]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[0]_rep_i_1__6_n_0\,
      Q => \wr_ptr_reg[0]_rep__6_n_0\
    );
\wr_ptr_reg[0]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[0]_rep_i_1__7_n_0\,
      Q => \wr_ptr_reg[0]_rep__7_n_0\
    );
\wr_ptr_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[10]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[10]\
    );
\wr_ptr_reg[10]_rep\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[10]_rep_i_1_n_0\,
      Q => \wr_ptr_reg[10]_rep_n_0\
    );
\wr_ptr_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[11]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[11]\
    );
\wr_ptr_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[12]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[12]\
    );
\wr_ptr_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[13]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[13]\
    );
\wr_ptr_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[14]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[14]\
    );
\wr_ptr_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[15]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[15]\
    );
\wr_ptr_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[16]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[16]\
    );
\wr_ptr_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[17]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[17]\
    );
\wr_ptr_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[18]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[18]\
    );
\wr_ptr_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[19]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[19]\
    );
\wr_ptr_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[1]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[1]\
    );
\wr_ptr_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[20]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[20]\
    );
\wr_ptr_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[21]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[21]\
    );
\wr_ptr_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[22]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[22]\
    );
\wr_ptr_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[23]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[23]\
    );
\wr_ptr_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[24]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[24]\
    );
\wr_ptr_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[25]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[25]\
    );
\wr_ptr_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[26]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[26]\
    );
\wr_ptr_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[27]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[27]\
    );
\wr_ptr_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[28]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[28]\
    );
\wr_ptr_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[29]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[29]\
    );
\wr_ptr_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[2]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[2]\
    );
\wr_ptr_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[30]_i_1_n_0\,
      Q => wr_bank_sel(0)
    );
\wr_ptr_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[31]_i_2_n_0\,
      Q => wr_bank_sel(1)
    );
\wr_ptr_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[3]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[3]\
    );
\wr_ptr_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[4]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[4]\
    );
\wr_ptr_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[5]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[5]\
    );
\wr_ptr_reg[5]_rep\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[5]_rep_i_1_n_0\,
      Q => \wr_ptr_reg[5]_rep_n_0\
    );
\wr_ptr_reg[5]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[5]_rep_i_1__0_n_0\,
      Q => \wr_ptr_reg[5]_rep__0_n_0\
    );
\wr_ptr_reg[5]_rep__1\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[5]_rep_i_1__1_n_0\,
      Q => \wr_ptr_reg[5]_rep__1_n_0\
    );
\wr_ptr_reg[5]_rep__2\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[5]_rep_i_1__2_n_0\,
      Q => \wr_ptr_reg[5]_rep__2_n_0\
    );
\wr_ptr_reg[5]_rep__3\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[5]_rep_i_1__3_n_0\,
      Q => \wr_ptr_reg[5]_rep__3_n_0\
    );
\wr_ptr_reg[5]_rep__4\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[5]_rep_i_1__4_n_0\,
      Q => \wr_ptr_reg[5]_rep__4_n_0\
    );
\wr_ptr_reg[5]_rep__5\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[5]_rep_i_1__5_n_0\,
      Q => \wr_ptr_reg[5]_rep__5_n_0\
    );
\wr_ptr_reg[5]_rep__6\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[5]_rep_i_1__6_n_0\,
      Q => \wr_ptr_reg[5]_rep__6_n_0\
    );
\wr_ptr_reg[5]_rep__7\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[5]_rep_i_1__7_n_0\,
      Q => \wr_ptr_reg[5]_rep__7_n_0\
    );
\wr_ptr_reg[5]_rep__8\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[5]_rep_i_1__8_n_0\,
      Q => \wr_ptr_reg[5]_rep__8_n_0\
    );
\wr_ptr_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[6]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[6]\
    );
\wr_ptr_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[7]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[7]\
    );
\wr_ptr_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[8]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[8]\
    );
\wr_ptr_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[9]_i_1_n_0\,
      Q => \wr_ptr_reg_n_0_[9]\
    );
\wr_ptr_reg[9]_rep\: unisim.vcomponents.FDCE
     port map (
      C => aclk,
      CE => \wr_ptr[31]_i_1_n_0\,
      CLR => s_axis_tready_i_2_n_0,
      D => \wr_ptr[9]_rep_i_1_n_0\,
      Q => \wr_ptr_reg[9]_rep_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    i_mode : in STD_LOGIC_VECTOR ( 1 downto 0 );
    img_height : in STD_LOGIC_VECTOR ( 15 downto 0 );
    img_width : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tlast : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tlast : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "image_rotator_design_axi_image_rotator_0_0,axi_image_rotator,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_image_rotator,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \inst/_n_100\ : STD_LOGIC;
  signal \inst/_n_101\ : STD_LOGIC;
  signal \inst/_n_102\ : STD_LOGIC;
  signal \inst/_n_103\ : STD_LOGIC;
  signal \inst/_n_104\ : STD_LOGIC;
  signal \inst/_n_105\ : STD_LOGIC;
  signal \inst/_n_106\ : STD_LOGIC;
  signal \inst/_n_107\ : STD_LOGIC;
  signal \inst/_n_108\ : STD_LOGIC;
  signal \inst/_n_109\ : STD_LOGIC;
  signal \inst/_n_110\ : STD_LOGIC;
  signal \inst/_n_111\ : STD_LOGIC;
  signal \inst/_n_112\ : STD_LOGIC;
  signal \inst/_n_113\ : STD_LOGIC;
  signal \inst/_n_114\ : STD_LOGIC;
  signal \inst/_n_115\ : STD_LOGIC;
  signal \inst/_n_116\ : STD_LOGIC;
  signal \inst/_n_117\ : STD_LOGIC;
  signal \inst/_n_118\ : STD_LOGIC;
  signal \inst/_n_119\ : STD_LOGIC;
  signal \inst/_n_120\ : STD_LOGIC;
  signal \inst/_n_121\ : STD_LOGIC;
  signal \inst/_n_122\ : STD_LOGIC;
  signal \inst/_n_123\ : STD_LOGIC;
  signal \inst/_n_124\ : STD_LOGIC;
  signal \inst/_n_125\ : STD_LOGIC;
  signal \inst/_n_126\ : STD_LOGIC;
  signal \inst/_n_127\ : STD_LOGIC;
  signal \inst/_n_128\ : STD_LOGIC;
  signal \inst/_n_129\ : STD_LOGIC;
  signal \inst/_n_130\ : STD_LOGIC;
  signal \inst/_n_131\ : STD_LOGIC;
  signal \inst/_n_132\ : STD_LOGIC;
  signal \inst/_n_133\ : STD_LOGIC;
  signal \inst/_n_134\ : STD_LOGIC;
  signal \inst/_n_135\ : STD_LOGIC;
  signal \inst/_n_136\ : STD_LOGIC;
  signal \inst/_n_137\ : STD_LOGIC;
  signal \inst/_n_138\ : STD_LOGIC;
  signal \inst/_n_139\ : STD_LOGIC;
  signal \inst/_n_140\ : STD_LOGIC;
  signal \inst/_n_141\ : STD_LOGIC;
  signal \inst/_n_142\ : STD_LOGIC;
  signal \inst/_n_143\ : STD_LOGIC;
  signal \inst/_n_144\ : STD_LOGIC;
  signal \inst/_n_145\ : STD_LOGIC;
  signal \inst/_n_146\ : STD_LOGIC;
  signal \inst/_n_147\ : STD_LOGIC;
  signal \inst/_n_148\ : STD_LOGIC;
  signal \inst/_n_149\ : STD_LOGIC;
  signal \inst/_n_150\ : STD_LOGIC;
  signal \inst/_n_151\ : STD_LOGIC;
  signal \inst/_n_152\ : STD_LOGIC;
  signal \inst/_n_153\ : STD_LOGIC;
  signal \inst/_n_58\ : STD_LOGIC;
  signal \inst/_n_59\ : STD_LOGIC;
  signal \inst/_n_60\ : STD_LOGIC;
  signal \inst/_n_61\ : STD_LOGIC;
  signal \inst/_n_62\ : STD_LOGIC;
  signal \inst/_n_63\ : STD_LOGIC;
  signal \inst/_n_64\ : STD_LOGIC;
  signal \inst/_n_65\ : STD_LOGIC;
  signal \inst/_n_66\ : STD_LOGIC;
  signal \inst/_n_67\ : STD_LOGIC;
  signal \inst/_n_68\ : STD_LOGIC;
  signal \inst/_n_69\ : STD_LOGIC;
  signal \inst/_n_70\ : STD_LOGIC;
  signal \inst/_n_71\ : STD_LOGIC;
  signal \inst/_n_72\ : STD_LOGIC;
  signal \inst/_n_73\ : STD_LOGIC;
  signal \inst/_n_74\ : STD_LOGIC;
  signal \inst/_n_75\ : STD_LOGIC;
  signal \inst/_n_76\ : STD_LOGIC;
  signal \inst/_n_77\ : STD_LOGIC;
  signal \inst/_n_78\ : STD_LOGIC;
  signal \inst/_n_79\ : STD_LOGIC;
  signal \inst/_n_80\ : STD_LOGIC;
  signal \inst/_n_81\ : STD_LOGIC;
  signal \inst/_n_82\ : STD_LOGIC;
  signal \inst/_n_83\ : STD_LOGIC;
  signal \inst/_n_84\ : STD_LOGIC;
  signal \inst/_n_85\ : STD_LOGIC;
  signal \inst/_n_86\ : STD_LOGIC;
  signal \inst/_n_87\ : STD_LOGIC;
  signal \inst/_n_88\ : STD_LOGIC;
  signal \inst/_n_89\ : STD_LOGIC;
  signal \inst/_n_90\ : STD_LOGIC;
  signal \inst/_n_91\ : STD_LOGIC;
  signal \inst/_n_92\ : STD_LOGIC;
  signal \inst/_n_93\ : STD_LOGIC;
  signal \inst/_n_94\ : STD_LOGIC;
  signal \inst/_n_95\ : STD_LOGIC;
  signal \inst/_n_96\ : STD_LOGIC;
  signal \inst/_n_97\ : STD_LOGIC;
  signal \inst/_n_98\ : STD_LOGIC;
  signal \inst/_n_99\ : STD_LOGIC;
  signal inst_n_0 : STD_LOGIC;
  signal inst_n_12 : STD_LOGIC;
  signal inst_n_13 : STD_LOGIC;
  signal inst_n_14 : STD_LOGIC;
  signal inst_n_15 : STD_LOGIC;
  signal inst_n_16 : STD_LOGIC;
  signal inst_n_17 : STD_LOGIC;
  signal inst_n_18 : STD_LOGIC;
  signal inst_n_19 : STD_LOGIC;
  signal inst_n_20 : STD_LOGIC;
  signal inst_n_21 : STD_LOGIC;
  signal inst_n_22 : STD_LOGIC;
  signal inst_n_23 : STD_LOGIC;
  signal inst_n_24 : STD_LOGIC;
  signal inst_n_25 : STD_LOGIC;
  signal inst_n_26 : STD_LOGIC;
  signal inst_n_27 : STD_LOGIC;
  signal \NLW_inst/_CARRYCASCOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst/_MULTSIGNOUT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst/_OVERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst/_PATTERNBDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst/_PATTERNDETECT_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst/_UNDERFLOW_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_inst/_ACOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \NLW_inst/_BCOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_inst/_CARRYOUT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \inst/\ : label is "{SYNTH-13 {cell *THIS*}}";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF m_axis:s_axis, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN image_rotator_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tlast : signal is "xilinx.com:interface:axis:1.0 m_axis TLAST";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 m_axis TREADY";
  attribute X_INTERFACE_PARAMETER of m_axis_tready : signal is "XIL_INTERFACENAME m_axis, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN image_rotator_design_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis TVALID";
  attribute X_INTERFACE_INFO of s_axis_tlast : signal is "xilinx.com:interface:axis:1.0 s_axis TLAST";
  attribute X_INTERFACE_INFO of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 s_axis TREADY";
  attribute X_INTERFACE_PARAMETER of s_axis_tready : signal is "XIL_INTERFACENAME s_axis, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN image_rotator_design_processing_system7_0_0_FCLK_CLK0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis TVALID";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis TDATA";
  attribute X_INTERFACE_INFO of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis TDATA";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_image_rotator
     port map (
      A(15) => inst_n_12,
      A(14) => inst_n_13,
      A(13) => inst_n_14,
      A(12) => inst_n_15,
      A(11) => inst_n_16,
      A(10) => inst_n_17,
      A(9) => inst_n_18,
      A(8) => inst_n_19,
      A(7) => inst_n_20,
      A(6) => inst_n_21,
      A(5) => inst_n_22,
      A(4) => inst_n_23,
      A(3) => inst_n_24,
      A(2) => inst_n_25,
      A(1) => inst_n_26,
      A(0) => inst_n_27,
      B(0) => inst_n_0,
      I13(16) => \inst/_n_89\,
      I13(15) => \inst/_n_90\,
      I13(14) => \inst/_n_91\,
      I13(13) => \inst/_n_92\,
      I13(12) => \inst/_n_93\,
      I13(11) => \inst/_n_94\,
      I13(10) => \inst/_n_95\,
      I13(9) => \inst/_n_96\,
      I13(8) => \inst/_n_97\,
      I13(7) => \inst/_n_98\,
      I13(6) => \inst/_n_99\,
      I13(5) => \inst/_n_100\,
      I13(4) => \inst/_n_101\,
      I13(3) => \inst/_n_102\,
      I13(2) => \inst/_n_103\,
      I13(1) => \inst/_n_104\,
      I13(0) => \inst/_n_105\,
      PCOUT(47) => \inst/_n_106\,
      PCOUT(46) => \inst/_n_107\,
      PCOUT(45) => \inst/_n_108\,
      PCOUT(44) => \inst/_n_109\,
      PCOUT(43) => \inst/_n_110\,
      PCOUT(42) => \inst/_n_111\,
      PCOUT(41) => \inst/_n_112\,
      PCOUT(40) => \inst/_n_113\,
      PCOUT(39) => \inst/_n_114\,
      PCOUT(38) => \inst/_n_115\,
      PCOUT(37) => \inst/_n_116\,
      PCOUT(36) => \inst/_n_117\,
      PCOUT(35) => \inst/_n_118\,
      PCOUT(34) => \inst/_n_119\,
      PCOUT(33) => \inst/_n_120\,
      PCOUT(32) => \inst/_n_121\,
      PCOUT(31) => \inst/_n_122\,
      PCOUT(30) => \inst/_n_123\,
      PCOUT(29) => \inst/_n_124\,
      PCOUT(28) => \inst/_n_125\,
      PCOUT(27) => \inst/_n_126\,
      PCOUT(26) => \inst/_n_127\,
      PCOUT(25) => \inst/_n_128\,
      PCOUT(24) => \inst/_n_129\,
      PCOUT(23) => \inst/_n_130\,
      PCOUT(22) => \inst/_n_131\,
      PCOUT(21) => \inst/_n_132\,
      PCOUT(20) => \inst/_n_133\,
      PCOUT(19) => \inst/_n_134\,
      PCOUT(18) => \inst/_n_135\,
      PCOUT(17) => \inst/_n_136\,
      PCOUT(16) => \inst/_n_137\,
      PCOUT(15) => \inst/_n_138\,
      PCOUT(14) => \inst/_n_139\,
      PCOUT(13) => \inst/_n_140\,
      PCOUT(12) => \inst/_n_141\,
      PCOUT(11) => \inst/_n_142\,
      PCOUT(10) => \inst/_n_143\,
      PCOUT(9) => \inst/_n_144\,
      PCOUT(8) => \inst/_n_145\,
      PCOUT(7) => \inst/_n_146\,
      PCOUT(6) => \inst/_n_147\,
      PCOUT(5) => \inst/_n_148\,
      PCOUT(4) => \inst/_n_149\,
      PCOUT(3) => \inst/_n_150\,
      PCOUT(2) => \inst/_n_151\,
      PCOUT(1) => \inst/_n_152\,
      PCOUT(0) => \inst/_n_153\,
      aclk => aclk,
      aresetn => aresetn,
      i_mode(1 downto 0) => i_mode(1 downto 0),
      img_height(15 downto 0) => img_height(15 downto 0),
      img_width(15 downto 0) => img_width(15 downto 0),
      m_axis_tdata(7 downto 0) => m_axis_tdata(7 downto 0),
      m_axis_tlast => m_axis_tlast,
      m_axis_tready => m_axis_tready,
      m_axis_tvalid => m_axis_tvalid,
      s_axis_tdata(7 downto 0) => s_axis_tdata(7 downto 0),
      s_axis_tlast => s_axis_tlast,
      s_axis_tready_reg_0 => s_axis_tready,
      s_axis_tvalid => s_axis_tvalid
    );
\inst/\: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16) => inst_n_0,
      A(15) => inst_n_12,
      A(14) => inst_n_13,
      A(13) => inst_n_14,
      A(12) => inst_n_15,
      A(11) => inst_n_16,
      A(10) => inst_n_17,
      A(9) => inst_n_18,
      A(8) => inst_n_19,
      A(7) => inst_n_20,
      A(6) => inst_n_21,
      A(5) => inst_n_22,
      A(4) => inst_n_23,
      A(3) => inst_n_24,
      A(2) => inst_n_25,
      A(1) => inst_n_26,
      A(0) => inst_n_27,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => \NLW_inst/_ACOUT_UNCONNECTED\(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 16) => B"00",
      B(15 downto 0) => img_width(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => \NLW_inst/_BCOUT_UNCONNECTED\(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => \NLW_inst/_CARRYCASCOUT_UNCONNECTED\,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => \NLW_inst/_CARRYOUT_UNCONNECTED\(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => \NLW_inst/_MULTSIGNOUT_UNCONNECTED\,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => \NLW_inst/_OVERFLOW_UNCONNECTED\,
      P(47) => \inst/_n_58\,
      P(46) => \inst/_n_59\,
      P(45) => \inst/_n_60\,
      P(44) => \inst/_n_61\,
      P(43) => \inst/_n_62\,
      P(42) => \inst/_n_63\,
      P(41) => \inst/_n_64\,
      P(40) => \inst/_n_65\,
      P(39) => \inst/_n_66\,
      P(38) => \inst/_n_67\,
      P(37) => \inst/_n_68\,
      P(36) => \inst/_n_69\,
      P(35) => \inst/_n_70\,
      P(34) => \inst/_n_71\,
      P(33) => \inst/_n_72\,
      P(32) => \inst/_n_73\,
      P(31) => \inst/_n_74\,
      P(30) => \inst/_n_75\,
      P(29) => \inst/_n_76\,
      P(28) => \inst/_n_77\,
      P(27) => \inst/_n_78\,
      P(26) => \inst/_n_79\,
      P(25) => \inst/_n_80\,
      P(24) => \inst/_n_81\,
      P(23) => \inst/_n_82\,
      P(22) => \inst/_n_83\,
      P(21) => \inst/_n_84\,
      P(20) => \inst/_n_85\,
      P(19) => \inst/_n_86\,
      P(18) => \inst/_n_87\,
      P(17) => \inst/_n_88\,
      P(16) => \inst/_n_89\,
      P(15) => \inst/_n_90\,
      P(14) => \inst/_n_91\,
      P(13) => \inst/_n_92\,
      P(12) => \inst/_n_93\,
      P(11) => \inst/_n_94\,
      P(10) => \inst/_n_95\,
      P(9) => \inst/_n_96\,
      P(8) => \inst/_n_97\,
      P(7) => \inst/_n_98\,
      P(6) => \inst/_n_99\,
      P(5) => \inst/_n_100\,
      P(4) => \inst/_n_101\,
      P(3) => \inst/_n_102\,
      P(2) => \inst/_n_103\,
      P(1) => \inst/_n_104\,
      P(0) => \inst/_n_105\,
      PATTERNBDETECT => \NLW_inst/_PATTERNBDETECT_UNCONNECTED\,
      PATTERNDETECT => \NLW_inst/_PATTERNDETECT_UNCONNECTED\,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => \inst/_n_106\,
      PCOUT(46) => \inst/_n_107\,
      PCOUT(45) => \inst/_n_108\,
      PCOUT(44) => \inst/_n_109\,
      PCOUT(43) => \inst/_n_110\,
      PCOUT(42) => \inst/_n_111\,
      PCOUT(41) => \inst/_n_112\,
      PCOUT(40) => \inst/_n_113\,
      PCOUT(39) => \inst/_n_114\,
      PCOUT(38) => \inst/_n_115\,
      PCOUT(37) => \inst/_n_116\,
      PCOUT(36) => \inst/_n_117\,
      PCOUT(35) => \inst/_n_118\,
      PCOUT(34) => \inst/_n_119\,
      PCOUT(33) => \inst/_n_120\,
      PCOUT(32) => \inst/_n_121\,
      PCOUT(31) => \inst/_n_122\,
      PCOUT(30) => \inst/_n_123\,
      PCOUT(29) => \inst/_n_124\,
      PCOUT(28) => \inst/_n_125\,
      PCOUT(27) => \inst/_n_126\,
      PCOUT(26) => \inst/_n_127\,
      PCOUT(25) => \inst/_n_128\,
      PCOUT(24) => \inst/_n_129\,
      PCOUT(23) => \inst/_n_130\,
      PCOUT(22) => \inst/_n_131\,
      PCOUT(21) => \inst/_n_132\,
      PCOUT(20) => \inst/_n_133\,
      PCOUT(19) => \inst/_n_134\,
      PCOUT(18) => \inst/_n_135\,
      PCOUT(17) => \inst/_n_136\,
      PCOUT(16) => \inst/_n_137\,
      PCOUT(15) => \inst/_n_138\,
      PCOUT(14) => \inst/_n_139\,
      PCOUT(13) => \inst/_n_140\,
      PCOUT(12) => \inst/_n_141\,
      PCOUT(11) => \inst/_n_142\,
      PCOUT(10) => \inst/_n_143\,
      PCOUT(9) => \inst/_n_144\,
      PCOUT(8) => \inst/_n_145\,
      PCOUT(7) => \inst/_n_146\,
      PCOUT(6) => \inst/_n_147\,
      PCOUT(5) => \inst/_n_148\,
      PCOUT(4) => \inst/_n_149\,
      PCOUT(3) => \inst/_n_150\,
      PCOUT(2) => \inst/_n_151\,
      PCOUT(1) => \inst/_n_152\,
      PCOUT(0) => \inst/_n_153\,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => \NLW_inst/_UNDERFLOW_UNCONNECTED\
    );
end STRUCTURE;
