<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///E:/Xilinx/14.7/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>esquema.rpt</ascFile><devFile>E:/Xilinx/14.7/ISE_DS/ISE/xbr/data/xc2c64a.chp</devFile><mfdFile>esquema.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date="10-12-2020" design="esquema" device="XC2C64A" eqnType="1" pkg="PC44" speed="-7" status="1" statusStr="Successful" swVersion="P.20131013" time=" 10:44PM" version="1.0"/><inputs id="XLXN_1" userloc="P1"/><inputs id="XLXN_2" userloc="P2"/><inputs id="XLXN_3" userloc="P3"/><inputs id="XLXN_4" userloc="P4"/><inputs id="XLXN_5" userloc="P5"/><inputs id="XLXN_6" userloc="P6"/><pin id="FB1_MC1_PIN44" pinnum="44"/><pin id="FB1_MC2_PIN43" pinnum="43"/><pin id="FB1_MC3_PIN42" pinnum="42"/><pin id="FB1_MC9_PIN40" pinnum="40"/><pin id="FB1_MC10_PIN39" pinnum="39"/><pin id="FB1_MC11_PIN38" pinnum="38"/><pin id="FB1_MC12_PIN37" pinnum="37"/><pin id="FB1_MC13_PIN36" pinnum="36"/><pin id="FB2_MC1_PIN1" iostd="LVCMOS18" iostyle="KPR" pinnum="1" signal="XLXN_1" use="I"/><pin id="FB2_MC2_PIN2" iostd="LVCMOS18" iostyle="KPR" pinnum="2" signal="XLXN_2" use="I"/><pin id="FB2_MC5_PIN3" iostd="LVCMOS18" iostyle="KPR" pinnum="3" signal="XLXN_3" use="I"/><pin id="FB2_MC6_PIN4" iostd="LVCMOS18" iostyle="KPR" pinnum="4" signal="XLXN_4" use="I"/><pin id="FB2_MC7_PIN5" iostd="LVCMOS18" iostyle="KPR" pinnum="5" signal="XLXN_5" use="I"/><pin id="FB2_MC8_PIN6" iostd="LVCMOS18" iostyle="KPR" pinnum="6" signal="XLXN_6" use="I"/><pin id="FB2_MC10_PIN7" iostd="LVCMOS18" pinnum="7" signal="XLXN_7" use="O"/><pin id="FB2_MC12_PIN8" pinnum="8"/><pin id="FB2_MC13_PIN9" pinnum="9"/><pin id="FB3_MC1_PIN35" pinnum="35"/><pin id="FB3_MC2_PIN34" pinnum="34"/><pin id="FB3_MC3_PIN33" pinnum="33"/><pin id="FB3_MC6_PIN29" pinnum="29"/><pin id="FB3_MC10_PIN28" pinnum="28"/><pin id="FB3_MC11_PIN27" pinnum="27"/><pin id="FB3_MC12_PIN26" pinnum="26"/><pin id="FB3_MC14_PIN25" pinnum="25"/><pin id="FB3_MC15_PIN24" pinnum="24"/><pin id="FB4_MC1_PIN11" pinnum="11"/><pin id="FB4_MC2_PIN12" pinnum="12"/><pin id="FB4_MC7_PIN14" pinnum="14"/><pin id="FB4_MC11_PIN18" pinnum="18"/><pin id="FB4_MC13_PIN19" pinnum="19"/><pin id="FB4_MC14_PIN20" pinnum="20"/><pin id="FB4_MC15_PIN22" pinnum="22"/><pin id="FB_PIN41" pinnum="41" use="VCCAUX"/><pin id="FB_PIN13" pinnum="13" use="VCCIO-1.8"/><pin id="FB_PIN21" pinnum="21" use="VCC"/><pin id="FB_PIN32" pinnum="32" use="VCCIO-UNUSED"/><fblock id="FB1" pinUse="0"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN44"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN43"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN42"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5"/><macrocell id="FB1_MC6"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN40"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN39"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN38"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN37"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN36"/><macrocell id="FB1_MC14"/><macrocell id="FB1_MC15"/><macrocell id="FB1_MC16"/><PAL/></fblock><fblock id="FB2" pinUse="7"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN1"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN2"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN3"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN4"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN5"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN6"/><macrocell id="FB2_MC9"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN7" sigUse="6" signal="XLXN_7"><eq_pterm ptindx="FB2_0"/><eq_pterm ptindx="FB2_1"/><eq_pterm ptindx="FB2_2"/><eq_pterm ptindx="FB2_3"/></macrocell><macrocell id="FB2_MC11"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN8"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN9"/><macrocell id="FB2_MC14"/><macrocell id="FB2_MC15"/><macrocell id="FB2_MC16"/><fbinput id="FB2_I1" signal="XLXN_1"/><fbinput id="FB2_I2" signal="XLXN_2"/><fbinput id="FB2_I3" signal="XLXN_3"/><fbinput id="FB2_I4" signal="XLXN_4"/><fbinput id="FB2_I5" signal="XLXN_5"/><fbinput id="FB2_I6" signal="XLXN_6"/><PAL><pterm id="FB2_0"><signal id="XLXN_6"/><signal id="XLXN_4"/><signal id="XLXN_5"/></pterm><pterm id="FB2_1"><signal id="XLXN_6"/><signal id="XLXN_5" negated="ON"/><signal id="XLXN_3"/></pterm><pterm id="FB2_2"><signal id="XLXN_6" negated="ON"/><signal id="XLXN_5"/><signal id="XLXN_2"/></pterm><pterm id="FB2_3"><signal id="XLXN_6" negated="ON"/><signal id="XLXN_5" negated="ON"/><signal id="XLXN_1"/></pterm></PAL><equation id="XLXN_7"><d2><eq_pterm ptindx="FB2_0"/><eq_pterm ptindx="FB2_1"/><eq_pterm ptindx="FB2_2"/><eq_pterm ptindx="FB2_3"/></d2></equation></fblock><fblock id="FB3" pinUse="0"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN35"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN34"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN33"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN29"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8"/><macrocell id="FB3_MC9"/><macrocell id="FB3_MC10" pin="FB3_MC10_PIN28"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN27"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN26"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN25"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN24"/><macrocell id="FB3_MC16"/><PAL/></fblock><fblock id="FB4" pinUse="0"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN11"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN12"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7" pin="FB4_MC7_PIN14"/><macrocell id="FB4_MC8"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN18"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13" pin="FB4_MC13_PIN19"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN20"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN22"/><macrocell id="FB4_MC16"/><PAL/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'esquema.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'XLXN_5' based upon the LOC   constraint 'P5'. It is recommended that you declare this BUFG explicitedly in   your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.INFO:Cpld - Inferring BUFG constraint for signal 'XLXN_6' based upon the LOC   constraint 'P6'. It is recommended that you declare this BUFG explicitedly in   your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal 'XLXN_6_IBUF'   is ignored. Most likely the signal is gated and therefore cannot be used as a   global control signal.</warning><warning>Cpld:1239 - The global clock designation (BUFG) on signal 'XLXN_5_IBUF'   is ignored. Most likely the signal is gated and therefore cannot be used as a   global control signal.</warning><warning>Cpld - This package type has been discontinued and therefore should not   be used for new designs. For more information on this, see Xilinx Customer   Notification XCN07022.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc2c64a-7-PC44" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/></document>
