$date
	Sun Oct 23 09:06:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#416803
b1101 !
1"
#416806
b1101 &
b1101 %
1$
#416807
0"
#416810
b101000 &
b101000 %
#416814
b10100 &
b10100 %
#416818
b1010 &
b1010 %
#416822
b101 &
b101 %
#416826
b10000 &
b10000 %
#416830
b1000 &
b1000 %
#416834
b100 &
b100 %
#416838
b10 &
b10 %
#416842
b1 &
b1 %
1#
#416846
b0 &
0#
b0 %
0$
#1467382
b10000 &
b10000 %
1$
b10000 !
1"
#1467383
0"
#1467386
b1000 &
b1000 %
#1467390
b100 &
b100 %
#1467394
b10 &
b10 %
#1467398
b1 &
1#
b1 %
#1467402
b0 &
b0 %
0#
0$
#2448509
b1101 !
1"
#2448510
b1101 &
b1101 %
1$
#2448511
0"
#2448514
b101000 &
b101000 %
#2448518
b10100 &
b10100 %
#2448522
b1010 &
b1010 %
#2448526
b101 &
b101 %
#2448530
b10000 &
b10000 %
#2448534
b1000 &
b1000 %
#2448538
b100 &
b100 %
#2448542
b10 &
b10 %
#2448546
b1 &
b1 %
1#
#2448550
b0 &
0#
b0 %
0$
#4500012
