#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_02c42c98 .scope module, "lab4step2_tb" "lab4step2_tb" 2 48;
 .timescale 0 0;
v02c69cd8_0 .var "wA", 0 0;
v02c69f40_0 .net "wABD", 0 0, L_00f7d2f0;  1 drivers
v02c6a0f8_0 .net "wACD", 0 0, L_00f7cc30;  1 drivers
v02c69d30_0 .var "wB", 0 0;
v02c69c80_0 .var "wC", 0 0;
v02c6a360_0 .var "wD", 0 0;
v02c6a048_0 .net "wG", 0 0, L_00f7cde0;  1 drivers
v02c6a1a8_0 .net "wnA", 0 0, L_00f7d068;  1 drivers
v02c69d88_0 .net "wnAnB", 0 0, L_00f7cd50;  1 drivers
v02c69ee8_0 .net "wnB", 0 0, L_00f7ccc0;  1 drivers
v02c6a0a0_0 .net "wnBnD", 0 0, L_00f7d338;  1 drivers
v02c6a150_0 .net "wnD", 0 0, L_00f7cf00;  1 drivers
S_00f73ed8 .scope module, "uut" "lab4step2" 2 85, 2 7 0, S_02c42c98;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "C"
    .port_info 3 /INPUT 1 "D"
    .port_info 4 /OUTPUT 1 "nA"
    .port_info 5 /OUTPUT 1 "nB"
    .port_info 6 /OUTPUT 1 "nD"
    .port_info 7 /OUTPUT 1 "nAnB"
    .port_info 8 /OUTPUT 1 "ABD"
    .port_info 9 /OUTPUT 1 "nBnD"
    .port_info 10 /OUTPUT 1 "ACD"
    .port_info 11 /OUTPUT 1 "G"
L_00f7d068 .functor NOT 1, v02c69cd8_0, C4<0>, C4<0>, C4<0>;
L_00f7ccc0 .functor NOT 1, v02c69d30_0, C4<0>, C4<0>, C4<0>;
L_00f7cf00 .functor NOT 1, v02c6a360_0, C4<0>, C4<0>, C4<0>;
L_00f7cd50 .functor AND 1, L_00f7d068, L_00f7ccc0, C4<1>, C4<1>;
L_00f7d2f0 .functor AND 1, v02c69cd8_0, v02c69d30_0, v02c6a360_0, C4<1>;
L_00f7d338 .functor AND 1, L_00f7ccc0, L_00f7cf00, C4<1>, C4<1>;
L_00f7cc30 .functor AND 1, v02c69cd8_0, v02c69c80_0, v02c6a360_0, C4<1>;
L_00f7cde0 .functor OR 1, L_00f7cd50, L_00f7d2f0, L_00f7d338, L_00f7cc30;
v00f73fa8_0 .net "A", 0 0, v02c69cd8_0;  1 drivers
v00f74000_0 .net "ABD", 0 0, L_00f7d2f0;  alias, 1 drivers
v00f74058_0 .net "ACD", 0 0, L_00f7cc30;  alias, 1 drivers
v00f7bf10_0 .net "B", 0 0, v02c69d30_0;  1 drivers
v00f7bf68_0 .net "C", 0 0, v02c69c80_0;  1 drivers
v00f7b068_0 .net "D", 0 0, v02c6a360_0;  1 drivers
v00f7b0c0_0 .net "G", 0 0, L_00f7cde0;  alias, 1 drivers
v00f7b118_0 .net "nA", 0 0, L_00f7d068;  alias, 1 drivers
v02c69ff0_0 .net "nAnB", 0 0, L_00f7cd50;  alias, 1 drivers
v02c69c28_0 .net "nB", 0 0, L_00f7ccc0;  alias, 1 drivers
v02c69f98_0 .net "nBnD", 0 0, L_00f7d338;  alias, 1 drivers
v02c6a258_0 .net "nD", 0 0, L_00f7cf00;  alias, 1 drivers
    .scope S_02c42c98;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02c69cd8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02c69d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02c69c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02c6a360_0, 0, 1;
    %vpi_call 2 64 "$monitor", "A=%b B=%b C=%b D=%b nA=%b nB=%b nD=%b nAnB=%b ABD=%b nBnD=%b ACD=%b G=%b", v02c69cd8_0, v02c69d30_0, v02c69c80_0, v02c6a360_0, v02c6a1a8_0, v02c69ee8_0, v02c6a150_0, v02c69d88_0, v02c69f40_0, v02c6a0a0_0, v02c6a0f8_0, v02c6a048_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02c6a360_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02c69c80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02c6a360_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02c69d30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02c6a360_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02c69c80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02c6a360_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02c69cd8_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02c6a360_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02c69c80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02c6a360_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02c69d30_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v02c6a360_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02c69c80_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v02c6a360_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "lab4step2.v";
