#ifndefSTM32L4xx_LL_SYSTEM_H#defineSTM32L4xx_LL_SYSTEM_H#ifdef__cplusplusextern"C"{#endif#include"stm32l4xx.h"#ifdefined(FLASH)||defined(SYSCFG)||defined(DBGMCU)||defined(VREFBUF)#defineLL_EXTI_REGISTER_PINPOS_SHFT16U#defineFLASH_PDKEY10x04152637U#defineFLASH_PDKEY20xFAFBFCFDU#defineLL_SYSCFG_REMAP_FLASH0x00000000U#defineLL_SYSCFG_REMAP_SYSTEMFLASHSYSCFG_MEMRMP_MEM_MODE_0#defineLL_SYSCFG_REMAP_SRAM(SYSCFG_MEMRMP_MEM_MODE_1|SYSCFG_MEMRMP_MEM_MODE_0)#ifdefined(FMC_Bank1_R)#defineLL_SYSCFG_REMAP_FMCSYSCFG_MEMRMP_MEM_MODE_1#endif#defineLL_SYSCFG_REMAP_QUADSPI(SYSCFG_MEMRMP_MEM_MODE_2|SYSCFG_MEMRMP_MEM_MODE_1)#ifdefined(SYSCFG_MEMRMP_FB_MODE)#defineLL_SYSCFG_BANKMODE_BANK10x00000000U#defineLL_SYSCFG_BANKMODE_BANK2SYSCFG_MEMRMP_FB_MODE#endif#defineLL_SYSCFG_I2C_FASTMODEPLUS_PB6SYSCFG_CFGR1_I2C_PB6_FMP#defineLL_SYSCFG_I2C_FASTMODEPLUS_PB7SYSCFG_CFGR1_I2C_PB7_FMP#ifdefined(SYSCFG_CFGR1_I2C_PB8_FMP)#defineLL_SYSCFG_I2C_FASTMODEPLUS_PB8SYSCFG_CFGR1_I2C_PB8_FMP#endif#ifdefined(SYSCFG_CFGR1_I2C_PB9_FMP)#defineLL_SYSCFG_I2C_FASTMODEPLUS_PB9SYSCFG_CFGR1_I2C_PB9_FMP#endif#defineLL_SYSCFG_I2C_FASTMODEPLUS_I2C1SYSCFG_CFGR1_I2C1_FMP#ifdefined(I2C2)#defineLL_SYSCFG_I2C_FASTMODEPLUS_I2C2SYSCFG_CFGR1_I2C2_FMP#endif#defineLL_SYSCFG_I2C_FASTMODEPLUS_I2C3SYSCFG_CFGR1_I2C3_FMP#ifdefined(I2C4)#defineLL_SYSCFG_I2C_FASTMODEPLUS_I2C4SYSCFG_CFGR1_I2C4_FMP#endif#defineLL_SYSCFG_EXTI_PORTA0U#defineLL_SYSCFG_EXTI_PORTB1U#defineLL_SYSCFG_EXTI_PORTC2U#defineLL_SYSCFG_EXTI_PORTD3U#defineLL_SYSCFG_EXTI_PORTE4U#ifdefined(GPIOF)#defineLL_SYSCFG_EXTI_PORTF5U#endif#ifdefined(GPIOG)#defineLL_SYSCFG_EXTI_PORTG6U#endif#defineLL_SYSCFG_EXTI_PORTH7U#ifdefined(GPIOI)#defineLL_SYSCFG_EXTI_PORTI8U#endif#defineLL_SYSCFG_EXTI_LINE0(uint32_t)((0x000FU<<LL_EXTI_REGISTER_PINPOS_SHFT)|0U)#defineLL_SYSCFG_EXTI_LINE1(uint32_t)((0x00F0U<<LL_EXTI_REGISTER_PINPOS_SHFT)|0U)#defineLL_SYSCFG_EXTI_LINE2(uint32_t)((0x0F00U<<LL_EXTI_REGISTER_PINPOS_SHFT)|0U)#defineLL_SYSCFG_EXTI_LINE3(uint32_t)((0xF000U<<LL_EXTI_REGISTER_PINPOS_SHFT)|0U)#defineLL_SYSCFG_EXTI_LINE4(uint32_t)((0x000FU<<LL_EXTI_REGISTER_PINPOS_SHFT)|1U)#defineLL_SYSCFG_EXTI_LINE5(uint32_t)((0x00F0U<<LL_EXTI_REGISTER_PINPOS_SHFT)|1U)#defineLL_SYSCFG_EXTI_LINE6(uint32_t)((0x0F00U<<LL_EXTI_REGISTER_PINPOS_SHFT)|1U)#defineLL_SYSCFG_EXTI_LINE7(uint32_t)((0xF000U<<LL_EXTI_REGISTER_PINPOS_SHFT)|1U)#defineLL_SYSCFG_EXTI_LINE8(uint32_t)((0x000FU<<LL_EXTI_REGISTER_PINPOS_SHFT)|2U)#defineLL_SYSCFG_EXTI_LINE9(uint32_t)((0x00F0U<<LL_EXTI_REGISTER_PINPOS_SHFT)|2U)#defineLL_SYSCFG_EXTI_LINE10(uint32_t)((0x0F00U<<LL_EXTI_REGISTER_PINPOS_SHFT)|2U)#defineLL_SYSCFG_EXTI_LINE11(uint32_t)((0xF000U<<LL_EXTI_REGISTER_PINPOS_SHFT)|2U)#defineLL_SYSCFG_EXTI_LINE12(uint32_t)((0x000FU<<LL_EXTI_REGISTER_PINPOS_SHFT)|3U)#defineLL_SYSCFG_EXTI_LINE13(uint32_t)((0x00F0U<<LL_EXTI_REGISTER_PINPOS_SHFT)|3U)#defineLL_SYSCFG_EXTI_LINE14(uint32_t)((0x0F00U<<LL_EXTI_REGISTER_PINPOS_SHFT)|3U)#defineLL_SYSCFG_EXTI_LINE15(uint32_t)((0xF000U<<LL_EXTI_REGISTER_PINPOS_SHFT)|3U)#defineLL_SYSCFG_TIMBREAK_ECCSYSCFG_CFGR2_ECCL#defineLL_SYSCFG_TIMBREAK_PVDSYSCFG_CFGR2_PVDL#defineLL_SYSCFG_TIMBREAK_SRAM2_PARITYSYSCFG_CFGR2_SPL#defineLL_SYSCFG_TIMBREAK_LOCKUPSYSCFG_CFGR2_CLL#defineLL_SYSCFG_SRAM2WRP_PAGE0SYSCFG_SWPR_PAGE0#defineLL_SYSCFG_SRAM2WRP_PAGE1SYSCFG_SWPR_PAGE1#defineLL_SYSCFG_SRAM2WRP_PAGE2SYSCFG_SWPR_PAGE2#defineLL_SYSCFG_SRAM2WRP_PAGE3SYSCFG_SWPR_PAGE3#defineLL_SYSCFG_SRAM2WRP_PAGE4SYSCFG_SWPR_PAGE4#defineLL_SYSCFG_SRAM2WRP_PAGE5SYSCFG_SWPR_PAGE5#defineLL_SYSCFG_SRAM2WRP_PAGE6SYSCFG_SWPR_PAGE6#defineLL_SYSCFG_SRAM2WRP_PAGE7SYSCFG_SWPR_PAGE7#defineLL_SYSCFG_SRAM2WRP_PAGE8SYSCFG_SWPR_PAGE8#defineLL_SYSCFG_SRAM2WRP_PAGE9SYSCFG_SWPR_PAGE9#defineLL_SYSCFG_SRAM2WRP_PAGE10SYSCFG_SWPR_PAGE10#defineLL_SYSCFG_SRAM2WRP_PAGE11SYSCFG_SWPR_PAGE11#defineLL_SYSCFG_SRAM2WRP_PAGE12SYSCFG_SWPR_PAGE12#defineLL_SYSCFG_SRAM2WRP_PAGE13SYSCFG_SWPR_PAGE13#defineLL_SYSCFG_SRAM2WRP_PAGE14SYSCFG_SWPR_PAGE14#defineLL_SYSCFG_SRAM2WRP_PAGE15SYSCFG_SWPR_PAGE15#ifdefined(SYSCFG_SWPR_PAGE31)#defineLL_SYSCFG_SRAM2WRP_PAGE16SYSCFG_SWPR_PAGE16#defineLL_SYSCFG_SRAM2WRP_PAGE17SYSCFG_SWPR_PAGE17#defineLL_SYSCFG_SRAM2WRP_PAGE18SYSCFG_SWPR_PAGE18#defineLL_SYSCFG_SRAM2WRP_PAGE19SYSCFG_SWPR_PAGE19#defineLL_SYSCFG_SRAM2WRP_PAGE20SYSCFG_SWPR_PAGE20#defineLL_SYSCFG_SRAM2WRP_PAGE21SYSCFG_SWPR_PAGE21#defineLL_SYSCFG_SRAM2WRP_PAGE22SYSCFG_SWPR_PAGE22#defineLL_SYSCFG_SRAM2WRP_PAGE23SYSCFG_SWPR_PAGE23#defineLL_SYSCFG_SRAM2WRP_PAGE24SYSCFG_SWPR_PAGE24#defineLL_SYSCFG_SRAM2WRP_PAGE25SYSCFG_SWPR_PAGE25#defineLL_SYSCFG_SRAM2WRP_PAGE26SYSCFG_SWPR_PAGE26#defineLL_SYSCFG_SRAM2WRP_PAGE27SYSCFG_SWPR_PAGE27#defineLL_SYSCFG_SRAM2WRP_PAGE28SYSCFG_SWPR_PAGE28#defineLL_SYSCFG_SRAM2WRP_PAGE29SYSCFG_SWPR_PAGE29#defineLL_SYSCFG_SRAM2WRP_PAGE30SYSCFG_SWPR_PAGE30#defineLL_SYSCFG_SRAM2WRP_PAGE31SYSCFG_SWPR_PAGE31#endif#ifdefined(SYSCFG_SWPR2_PAGE63)#defineLL_SYSCFG_SRAM2WRP_PAGE32SYSCFG_SWPR2_PAGE32#defineLL_SYSCFG_SRAM2WRP_PAGE33SYSCFG_SWPR2_PAGE33#defineLL_SYSCFG_SRAM2WRP_PAGE34SYSCFG_SWPR2_PAGE34#defineLL_SYSCFG_SRAM2WRP_PAGE35SYSCFG_SWPR2_PAGE35#defineLL_SYSCFG_SRAM2WRP_PAGE36SYSCFG_SWPR2_PAGE36#defineLL_SYSCFG_SRAM2WRP_PAGE37SYSCFG_SWPR2_PAGE37#defineLL_SYSCFG_SRAM2WRP_PAGE38SYSCFG_SWPR2_PAGE38#defineLL_SYSCFG_SRAM2WRP_PAGE39SYSCFG_SWPR2_PAGE39#defineLL_SYSCFG_SRAM2WRP_PAGE40SYSCFG_SWPR2_PAGE40#defineLL_SYSCFG_SRAM2WRP_PAGE41SYSCFG_SWPR2_PAGE41#defineLL_SYSCFG_SRAM2WRP_PAGE42SYSCFG_SWPR2_PAGE42#defineLL_SYSCFG_SRAM2WRP_PAGE43SYSCFG_SWPR2_PAGE43#defineLL_SYSCFG_SRAM2WRP_PAGE44SYSCFG_SWPR2_PAGE44#defineLL_SYSCFG_SRAM2WRP_PAGE45SYSCFG_SWPR2_PAGE45#defineLL_SYSCFG_SRAM2WRP_PAGE46SYSCFG_SWPR2_PAGE46#defineLL_SYSCFG_SRAM2WRP_PAGE47SYSCFG_SWPR2_PAGE47#defineLL_SYSCFG_SRAM2WRP_PAGE48SYSCFG_SWPR2_PAGE48#defineLL_SYSCFG_SRAM2WRP_PAGE49SYSCFG_SWPR2_PAGE49#defineLL_SYSCFG_SRAM2WRP_PAGE50SYSCFG_SWPR2_PAGE50#defineLL_SYSCFG_SRAM2WRP_PAGE51SYSCFG_SWPR2_PAGE51#defineLL_SYSCFG_SRAM2WRP_PAGE52SYSCFG_SWPR2_PAGE52#defineLL_SYSCFG_SRAM2WRP_PAGE53SYSCFG_SWPR2_PAGE53#defineLL_SYSCFG_SRAM2WRP_PAGE54SYSCFG_SWPR2_PAGE54#defineLL_SYSCFG_SRAM2WRP_PAGE55SYSCFG_SWPR2_PAGE55#defineLL_SYSCFG_SRAM2WRP_PAGE56SYSCFG_SWPR2_PAGE56#defineLL_SYSCFG_SRAM2WRP_PAGE57SYSCFG_SWPR2_PAGE57#defineLL_SYSCFG_SRAM2WRP_PAGE58SYSCFG_SWPR2_PAGE58#defineLL_SYSCFG_SRAM2WRP_PAGE59SYSCFG_SWPR2_PAGE59#defineLL_SYSCFG_SRAM2WRP_PAGE60SYSCFG_SWPR2_PAGE60#defineLL_SYSCFG_SRAM2WRP_PAGE61SYSCFG_SWPR2_PAGE61#defineLL_SYSCFG_SRAM2WRP_PAGE62SYSCFG_SWPR2_PAGE62#defineLL_SYSCFG_SRAM2WRP_PAGE63SYSCFG_SWPR2_PAGE63#endif#defineLL_DBGMCU_TRACE_NONE0x00000000U#defineLL_DBGMCU_TRACE_ASYNCHDBGMCU_CR_TRACE_IOEN#defineLL_DBGMCU_TRACE_SYNCH_SIZE1(DBGMCU_CR_TRACE_IOEN|DBGMCU_CR_TRACE_MODE_0)#defineLL_DBGMCU_TRACE_SYNCH_SIZE2(DBGMCU_CR_TRACE_IOEN|DBGMCU_CR_TRACE_MODE_1)#defineLL_DBGMCU_TRACE_SYNCH_SIZE4(DBGMCU_CR_TRACE_IOEN|DBGMCU_CR_TRACE_MODE)#defineLL_DBGMCU_APB1_GRP1_TIM2_STOPDBGMCU_APB1FZR1_DBG_TIM2_STOP#ifdefined(TIM3)#defineLL_DBGMCU_APB1_GRP1_TIM3_STOPDBGMCU_APB1FZR1_DBG_TIM3_STOP#endif#ifdefined(TIM4)#defineLL_DBGMCU_APB1_GRP1_TIM4_STOPDBGMCU_APB1FZR1_DBG_TIM4_STOP#endif#ifdefined(TIM5)#defineLL_DBGMCU_APB1_GRP1_TIM5_STOPDBGMCU_APB1FZR1_DBG_TIM5_STOP#endif#defineLL_DBGMCU_APB1_GRP1_TIM6_STOPDBGMCU_APB1FZR1_DBG_TIM6_STOP#ifdefined(TIM7)#defineLL_DBGMCU_APB1_GRP1_TIM7_STOPDBGMCU_APB1FZR1_DBG_TIM7_STOP#endif#defineLL_DBGMCU_APB1_GRP1_RTC_STOPDBGMCU_APB1FZR1_DBG_RTC_STOP#defineLL_DBGMCU_APB1_GRP1_WWDG_STOPDBGMCU_APB1FZR1_DBG_WWDG_STOP#defineLL_DBGMCU_APB1_GRP1_IWDG_STOPDBGMCU_APB1FZR1_DBG_IWDG_STOP#defineLL_DBGMCU_APB1_GRP1_I2C1_STOPDBGMCU_APB1FZR1_DBG_I2C1_STOP#ifdefined(I2C2)#defineLL_DBGMCU_APB1_GRP1_I2C2_STOPDBGMCU_APB1FZR1_DBG_I2C2_STOP#endif#defineLL_DBGMCU_APB1_GRP1_I2C3_STOPDBGMCU_APB1FZR1_DBG_I2C3_STOP#defineLL_DBGMCU_APB1_GRP1_CAN_STOPDBGMCU_APB1FZR1_DBG_CAN_STOP#ifdefined(CAN2)#defineLL_DBGMCU_APB1_GRP1_CAN2_STOPDBGMCU_APB1FZR1_DBG_CAN2_STOP#endif#defineLL_DBGMCU_APB1_GRP1_LPTIM1_STOPDBGMCU_APB1FZR1_DBG_LPTIM1_STOP#ifdefined(I2C4)#defineLL_DBGMCU_APB1_GRP2_I2C4_STOPDBGMCU_APB1FZR2_DBG_I2C4_STOP#endif#defineLL_DBGMCU_APB1_GRP2_LPTIM2_STOPDBGMCU_APB1FZR2_DBG_LPTIM2_STOP#defineLL_DBGMCU_APB2_GRP1_TIM1_STOPDBGMCU_APB2FZ_DBG_TIM1_STOP#ifdefined(TIM8)#defineLL_DBGMCU_APB2_GRP1_TIM8_STOPDBGMCU_APB2FZ_DBG_TIM8_STOP#endif#defineLL_DBGMCU_APB2_GRP1_TIM15_STOPDBGMCU_APB2FZ_DBG_TIM15_STOP#defineLL_DBGMCU_APB2_GRP1_TIM16_STOPDBGMCU_APB2FZ_DBG_TIM16_STOP#ifdefined(TIM17)#defineLL_DBGMCU_APB2_GRP1_TIM17_STOPDBGMCU_APB2FZ_DBG_TIM17_STOP#endif#ifdefined(VREFBUF)#defineLL_VREFBUF_VOLTAGE_SCALE0((uint32_t)0x00000000)#defineLL_VREFBUF_VOLTAGE_SCALE1VREFBUF_CSR_VRS#endif#defineLL_FLASH_LATENCY_0FLASH_ACR_LATENCY_0WS#defineLL_FLASH_LATENCY_1FLASH_ACR_LATENCY_1WS#defineLL_FLASH_LATENCY_2FLASH_ACR_LATENCY_2WS#defineLL_FLASH_LATENCY_3FLASH_ACR_LATENCY_3WS#defineLL_FLASH_LATENCY_4FLASH_ACR_LATENCY_4WS#ifdefined(FLASH_ACR_LATENCY_5WS)#defineLL_FLASH_LATENCY_5FLASH_ACR_LATENCY_5WS#defineLL_FLASH_LATENCY_6FLASH_ACR_LATENCY_6WS#defineLL_FLASH_LATENCY_7FLASH_ACR_LATENCY_7WS#defineLL_FLASH_LATENCY_8FLASH_ACR_LATENCY_8WS#defineLL_FLASH_LATENCY_9FLASH_ACR_LATENCY_9WS#defineLL_FLASH_LATENCY_10FLASH_ACR_LATENCY_10WS#defineLL_FLASH_LATENCY_11FLASH_ACR_LATENCY_11WS#defineLL_FLASH_LATENCY_12FLASH_ACR_LATENCY_12WS#defineLL_FLASH_LATENCY_13FLASH_ACR_LATENCY_13WS#defineLL_FLASH_LATENCY_14FLASH_ACR_LATENCY_14WS#defineLL_FLASH_LATENCY_15FLASH_ACR_LATENCY_15WS#endif__STATIC_INLINEvoidLL_SYSCFG_SetRemapMemory(uint32_tMemory){MODIFY_REG(SYSCFG->MEMRMP,SYSCFG_MEMRMP_MEM_MODE,Memory);}__STATIC_INLINEuint32_tLL_SYSCFG_GetRemapMemory(void){return(uint32_t)(READ_BIT(SYSCFG->MEMRMP,SYSCFG_MEMRMP_MEM_MODE));}#ifdefined(SYSCFG_MEMRMP_FB_MODE)__STATIC_INLINEvoidLL_SYSCFG_SetFlashBankMode(uint32_tBank){MODIFY_REG(SYSCFG->MEMRMP,SYSCFG_MEMRMP_FB_MODE,Bank);}__STATIC_INLINEuint32_tLL_SYSCFG_GetFlashBankMode(void){return(uint32_t)(READ_BIT(SYSCFG->MEMRMP,SYSCFG_MEMRMP_FB_MODE));}#endif__STATIC_INLINEvoidLL_SYSCFG_EnableFirewall(void){CLEAR_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_FWDIS);}__STATIC_INLINEuint32_tLL_SYSCFG_IsEnabledFirewall(void){return!(READ_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_FWDIS)==SYSCFG_CFGR1_FWDIS);}__STATIC_INLINEvoidLL_SYSCFG_EnableAnalogBooster(void){SET_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_BOOSTEN);}__STATIC_INLINEvoidLL_SYSCFG_DisableAnalogBooster(void){CLEAR_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_BOOSTEN);}__STATIC_INLINEvoidLL_SYSCFG_EnableFastModePlus(uint32_tConfigFastModePlus){SET_BIT(SYSCFG->CFGR1,ConfigFastModePlus);}__STATIC_INLINEvoidLL_SYSCFG_DisableFastModePlus(uint32_tConfigFastModePlus){CLEAR_BIT(SYSCFG->CFGR1,ConfigFastModePlus);}__STATIC_INLINEvoidLL_SYSCFG_EnableIT_FPU_IOC(void){SET_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_FPU_IE_0);}__STATIC_INLINEvoidLL_SYSCFG_EnableIT_FPU_DZC(void){SET_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_FPU_IE_1);}__STATIC_INLINEvoidLL_SYSCFG_EnableIT_FPU_UFC(void){SET_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_FPU_IE_2);}__STATIC_INLINEvoidLL_SYSCFG_EnableIT_FPU_OFC(void){SET_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_FPU_IE_3);}__STATIC_INLINEvoidLL_SYSCFG_EnableIT_FPU_IDC(void){SET_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_FPU_IE_4);}__STATIC_INLINEvoidLL_SYSCFG_EnableIT_FPU_IXC(void){SET_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_FPU_IE_5);}__STATIC_INLINEvoidLL_SYSCFG_DisableIT_FPU_IOC(void){CLEAR_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_FPU_IE_0);}__STATIC_INLINEvoidLL_SYSCFG_DisableIT_FPU_DZC(void){CLEAR_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_FPU_IE_1);}__STATIC_INLINEvoidLL_SYSCFG_DisableIT_FPU_UFC(void){CLEAR_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_FPU_IE_2);}__STATIC_INLINEvoidLL_SYSCFG_DisableIT_FPU_OFC(void){CLEAR_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_FPU_IE_3);}__STATIC_INLINEvoidLL_SYSCFG_DisableIT_FPU_IDC(void){CLEAR_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_FPU_IE_4);}__STATIC_INLINEvoidLL_SYSCFG_DisableIT_FPU_IXC(void){CLEAR_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_FPU_IE_5);}__STATIC_INLINEuint32_tLL_SYSCFG_IsEnabledIT_FPU_IOC(void){return(READ_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_FPU_IE_0)==(SYSCFG_CFGR1_FPU_IE_0));}__STATIC_INLINEuint32_tLL_SYSCFG_IsEnabledIT_FPU_DZC(void){return(READ_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_FPU_IE_1)==(SYSCFG_CFGR1_FPU_IE_1));}__STATIC_INLINEuint32_tLL_SYSCFG_IsEnabledIT_FPU_UFC(void){return(READ_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_FPU_IE_2)==(SYSCFG_CFGR1_FPU_IE_2));}__STATIC_INLINEuint32_tLL_SYSCFG_IsEnabledIT_FPU_OFC(void){return(READ_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_FPU_IE_3)==(SYSCFG_CFGR1_FPU_IE_3));}__STATIC_INLINEuint32_tLL_SYSCFG_IsEnabledIT_FPU_IDC(void){return(READ_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_FPU_IE_4)==(SYSCFG_CFGR1_FPU_IE_4));}__STATIC_INLINEuint32_tLL_SYSCFG_IsEnabledIT_FPU_IXC(void){return(READ_BIT(SYSCFG->CFGR1,SYSCFG_CFGR1_FPU_IE_5)==(SYSCFG_CFGR1_FPU_IE_5));}__STATIC_INLINEvoidLL_SYSCFG_SetEXTISource(uint32_tPort,uint32_tLine){MODIFY_REG(SYSCFG->EXTICR[Line&0x03U],(Line>>LL_EXTI_REGISTER_PINPOS_SHFT),Port<<POSITION_VAL((Line>>LL_EXTI_REGISTER_PINPOS_SHFT)));}__STATIC_INLINEuint32_tLL_SYSCFG_GetEXTISource(uint32_tLine){return(uint32_t)(READ_BIT(SYSCFG->EXTICR[Line&0x03U],(Line>>LL_EXTI_REGISTER_PINPOS_SHFT))>>POSITION_VAL(Line>>LL_EXTI_REGISTER_PINPOS_SHFT));}__STATIC_INLINEvoidLL_SYSCFG_EnableSRAM2Erase(void){SET_BIT(SYSCFG->SCSR,SYSCFG_SCSR_SRAM2ER);}__STATIC_INLINEuint32_tLL_SYSCFG_IsSRAM2EraseOngoing(void){return(READ_BIT(SYSCFG->SCSR,SYSCFG_SCSR_SRAM2BSY)==(SYSCFG_SCSR_SRAM2BSY));}__STATIC_INLINEvoidLL_SYSCFG_SetTIMBreakInputs(uint32_tBreak){MODIFY_REG(SYSCFG->CFGR2,SYSCFG_CFGR2_CLL|SYSCFG_CFGR2_SPL|SYSCFG_CFGR2_PVDL|SYSCFG_CFGR2_ECCL,Break);}__STATIC_INLINEuint32_tLL_SYSCFG_GetTIMBreakInputs(void){return(uint32_t)(READ_BIT(SYSCFG->CFGR2,SYSCFG_CFGR2_CLL|SYSCFG_CFGR2_SPL|SYSCFG_CFGR2_PVDL|SYSCFG_CFGR2_ECCL));}__STATIC_INLINEuint32_tLL_SYSCFG_IsActiveFlag_SP(void){return(READ_BIT(SYSCFG->CFGR2,SYSCFG_CFGR2_SPF)==(SYSCFG_CFGR2_SPF));}__STATIC_INLINEvoidLL_SYSCFG_ClearFlag_SP(void){SET_BIT(SYSCFG->CFGR2,SYSCFG_CFGR2_SPF);}#defineLL_SYSCFG_EnableSRAM2PageWRPLL_SYSCFG_EnableSRAM2PageWRP_0_31__STATIC_INLINEvoidLL_SYSCFG_EnableSRAM2PageWRP_0_31(uint32_tSRAM2WRP){SET_BIT(SYSCFG->SWPR,SRAM2WRP);}#ifdefined(SYSCFG_SWPR2_PAGE63)__STATIC_INLINEvoidLL_SYSCFG_EnableSRAM2PageWRP_32_63(uint32_tSRAM2WRP){SET_BIT(SYSCFG->SWPR2,SRAM2WRP);}#endif__STATIC_INLINEvoidLL_SYSCFG_LockSRAM2WRP(void){WRITE_REG(SYSCFG->SKR,0x00);}__STATIC_INLINEvoidLL_SYSCFG_UnlockSRAM2WRP(void){WRITE_REG(SYSCFG->SKR,0xCA);WRITE_REG(SYSCFG->SKR,0x53);}__STATIC_INLINEuint32_tLL_DBGMCU_GetDeviceID(void){return(uint32_t)(READ_BIT(DBGMCU->IDCODE,DBGMCU_IDCODE_DEV_ID));}__STATIC_INLINEuint32_tLL_DBGMCU_GetRevisionID(void){return(uint32_t)(READ_BIT(DBGMCU->IDCODE,DBGMCU_IDCODE_REV_ID)>>DBGMCU_IDCODE_REV_ID_Pos);}__STATIC_INLINEvoidLL_DBGMCU_EnableDBGSleepMode(void){SET_BIT(DBGMCU->CR,DBGMCU_CR_DBG_SLEEP);}__STATIC_INLINEvoidLL_DBGMCU_DisableDBGSleepMode(void){CLEAR_BIT(DBGMCU->CR,DBGMCU_CR_DBG_SLEEP);}__STATIC_INLINEvoidLL_DBGMCU_EnableDBGStopMode(void){SET_BIT(DBGMCU->CR,DBGMCU_CR_DBG_STOP);}__STATIC_INLINEvoidLL_DBGMCU_DisableDBGStopMode(void){CLEAR_BIT(DBGMCU->CR,DBGMCU_CR_DBG_STOP);}__STATIC_INLINEvoidLL_DBGMCU_EnableDBGStandbyMode(void){SET_BIT(DBGMCU->CR,DBGMCU_CR_DBG_STANDBY);}__STATIC_INLINEvoidLL_DBGMCU_DisableDBGStandbyMode(void){CLEAR_BIT(DBGMCU->CR,DBGMCU_CR_DBG_STANDBY);}__STATIC_INLINEvoidLL_DBGMCU_SetTracePinAssignment(uint32_tPinAssignment){MODIFY_REG(DBGMCU->CR,DBGMCU_CR_TRACE_IOEN|DBGMCU_CR_TRACE_MODE,PinAssignment);}__STATIC_INLINEuint32_tLL_DBGMCU_GetTracePinAssignment(void){return(uint32_t)(READ_BIT(DBGMCU->CR,DBGMCU_CR_TRACE_IOEN|DBGMCU_CR_TRACE_MODE));}__STATIC_INLINEvoidLL_DBGMCU_APB1_GRP1_FreezePeriph(uint32_tPeriphs){SET_BIT(DBGMCU->APB1FZR1,Periphs);}__STATIC_INLINEvoidLL_DBGMCU_APB1_GRP2_FreezePeriph(uint32_tPeriphs){SET_BIT(DBGMCU->APB1FZR2,Periphs);}__STATIC_INLINEvoidLL_DBGMCU_APB1_GRP1_UnFreezePeriph(uint32_tPeriphs){CLEAR_BIT(DBGMCU->APB1FZR1,Periphs);}__STATIC_INLINEvoidLL_DBGMCU_APB1_GRP2_UnFreezePeriph(uint32_tPeriphs){CLEAR_BIT(DBGMCU->APB1FZR2,Periphs);}__STATIC_INLINEvoidLL_DBGMCU_APB2_GRP1_FreezePeriph(uint32_tPeriphs){SET_BIT(DBGMCU->APB2FZ,Periphs);}__STATIC_INLINEvoidLL_DBGMCU_APB2_GRP1_UnFreezePeriph(uint32_tPeriphs){CLEAR_BIT(DBGMCU->APB2FZ,Periphs);}#ifdefined(VREFBUF)__STATIC_INLINEvoidLL_VREFBUF_Enable(void){SET_BIT(VREFBUF->CSR,VREFBUF_CSR_ENVR);}__STATIC_INLINEvoidLL_VREFBUF_Disable(void){CLEAR_BIT(VREFBUF->CSR,VREFBUF_CSR_ENVR);}__STATIC_INLINEvoidLL_VREFBUF_EnableHIZ(void){SET_BIT(VREFBUF->CSR,VREFBUF_CSR_HIZ);}__STATIC_INLINEvoidLL_VREFBUF_DisableHIZ(void){CLEAR_BIT(VREFBUF->CSR,VREFBUF_CSR_HIZ);}__STATIC_INLINEvoidLL_VREFBUF_SetVoltageScaling(uint32_tScale){MODIFY_REG(VREFBUF->CSR,VREFBUF_CSR_VRS,Scale);}__STATIC_INLINEuint32_tLL_VREFBUF_GetVoltageScaling(void){return(uint32_t)(READ_BIT(VREFBUF->CSR,VREFBUF_CSR_VRS));}__STATIC_INLINEuint32_tLL_VREFBUF_IsVREFReady(void){return(READ_BIT(VREFBUF->CSR,VREFBUF_CSR_VRR)==(VREFBUF_CSR_VRR));}__STATIC_INLINEuint32_tLL_VREFBUF_GetTrimming(void){return(uint32_t)(READ_BIT(VREFBUF->CCR,VREFBUF_CCR_TRIM));}__STATIC_INLINEvoidLL_VREFBUF_SetTrimming(uint32_tValue){WRITE_REG(VREFBUF->CCR,Value);}#endif__STATIC_INLINEvoidLL_FLASH_SetLatency(uint32_tLatency){MODIFY_REG(FLASH->ACR,FLASH_ACR_LATENCY,Latency);}__STATIC_INLINEuint32_tLL_FLASH_GetLatency(void){return(uint32_t)(READ_BIT(FLASH->ACR,FLASH_ACR_LATENCY));}__STATIC_INLINEvoidLL_FLASH_EnablePrefetch(void){SET_BIT(FLASH->ACR,FLASH_ACR_PRFTEN);}__STATIC_INLINEvoidLL_FLASH_DisablePrefetch(void){CLEAR_BIT(FLASH->ACR,FLASH_ACR_PRFTEN);}__STATIC_INLINEuint32_tLL_FLASH_IsPrefetchEnabled(void){return(READ_BIT(FLASH->ACR,FLASH_ACR_PRFTEN)==(FLASH_ACR_PRFTEN));}__STATIC_INLINEvoidLL_FLASH_EnableInstCache(void){SET_BIT(FLASH->ACR,FLASH_ACR_ICEN);}__STATIC_INLINEvoidLL_FLASH_DisableInstCache(void){CLEAR_BIT(FLASH->ACR,FLASH_ACR_ICEN);}__STATIC_INLINEvoidLL_FLASH_EnableDataCache(void){SET_BIT(FLASH->ACR,FLASH_ACR_DCEN);}__STATIC_INLINEvoidLL_FLASH_DisableDataCache(void){CLEAR_BIT(FLASH->ACR,FLASH_ACR_DCEN);}__STATIC_INLINEvoidLL_FLASH_EnableInstCacheReset(void){SET_BIT(FLASH->ACR,FLASH_ACR_ICRST);}__STATIC_INLINEvoidLL_FLASH_DisableInstCacheReset(void){CLEAR_BIT(FLASH->ACR,FLASH_ACR_ICRST);}__STATIC_INLINEvoidLL_FLASH_EnableDataCacheReset(void){SET_BIT(FLASH->ACR,FLASH_ACR_DCRST);}__STATIC_INLINEvoidLL_FLASH_DisableDataCacheReset(void){CLEAR_BIT(FLASH->ACR,FLASH_ACR_DCRST);}__STATIC_INLINEvoidLL_FLASH_EnableRunPowerDown(void){WRITE_REG(FLASH->PDKEYR,FLASH_PDKEY1);WRITE_REG(FLASH->PDKEYR,FLASH_PDKEY2);SET_BIT(FLASH->ACR,FLASH_ACR_RUN_PD);}__STATIC_INLINEvoidLL_FLASH_DisableRunPowerDown(void){WRITE_REG(FLASH->PDKEYR,FLASH_PDKEY1);WRITE_REG(FLASH->PDKEYR,FLASH_PDKEY2);CLEAR_BIT(FLASH->ACR,FLASH_ACR_RUN_PD);}__STATIC_INLINEvoidLL_FLASH_EnableSleepPowerDown(void){SET_BIT(FLASH->ACR,FLASH_ACR_SLEEP_PD);}__STATIC_INLINEvoidLL_FLASH_DisableSleepPowerDown(void){CLEAR_BIT(FLASH->ACR,FLASH_ACR_SLEEP_PD);}#endif#ifdef__cplusplus}#endif#endif