============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Sep 30 2025  10:17:19 pm
  Module:                 BubbleSort
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin DATA_PATH_SF_0_s_reg[20]/CK->D
          Group: clk
     Startpoint: (R) DATA_PATH_SF_8_s_reg[15]/CK
          Clock: (R) clk
       Endpoint: (F) DATA_PATH_SF_0_s_reg[20]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2220            0     
       Src Latency:+       0            0     
       Net Latency:+     100 (I)      100 (I) 
           Arrival:=    2320          100     
                                              
             Setup:-     152                  
       Uncertainty:-      50                  
     Required Time:=    2118                  
      Launch Clock:-     100                  
         Data Path:-    2018                  
             Slack:=       0                  

#------------------------------------------------------------------------------------------------------------------------
#                 Timing Point                   Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------
  DATA_PATH_SF_8_s_reg[15]/CK                    -       -      R     (arrival)    393    -     0     0     100    (-,-) 
  DATA_PATH_SF_8_s_reg[15]/Q                     -       CK->Q  R     DFFRX4         4  8.0    74   301     401    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g1083__5526/Y -       AN->Y  R     NOR2BX2        2  6.0   167   202     603    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g946__4733/Y  -       A1->Y  F     OAI21X2        1  4.3   171   194     797    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g922__1666/Y  -       B0->Y  R     AOI21X4        1  4.5    95   132     929    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g913__1881/Y  -       B0->Y  F     OAI21X4        1  5.8   136   136    1066    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g907__2802/Y  -       A->Y   R     NOR2X8         1  6.1    64   110    1175    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g906__1617/Y  -       B->Y   F     NOR2X8         1  5.8    45    53    1229    (-,-) 
  DATA_PATH_COMP_eh_maior_lt_13_33_g905__3680/Y  -       B->Y   R     NOR2X8         2  5.6    62    57    1286    (-,-) 
  g8868__8428/Y                                  -       A1N->Y R     AOI2BB1X4      1  4.5    82   135    1420    (-,-) 
  g8821__2883/Y                                  -       A1->Y  F     OAI21X4        1  4.7   119   118    1538    (-,-) 
  g8818/Y                                        -       A->Y   F     CLKBUFX20     33 65.3   114   168    1706    (-,-) 
  g8798__2802/Y                                  -       S0->Y  R     CLKMX2X3       2  5.2    67   238    1944    (-,-) 
  g8678__5526/Y                                  -       A1->Y  F     OAI21X1        1  3.2   226   174    2118    (-,-) 
  DATA_PATH_SF_0_s_reg[20]/D                     <<<     -      F     DFFRHQX1       1    -     -     0    2118    (-,-) 
#------------------------------------------------------------------------------------------------------------------------

