[libraries]
diffeq.files = [
  'VHDL/dff.vhd',
  'VHDL/testBench.vhd',
  'VHDL/vectorGenerator.vhd',
]