<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_13b4995b</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_13b4995b'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_13b4995b')">rsnoc_z_H_R_G_T2_U_U_13b4995b</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.66</td>
<td class="s7 cl rt"><a href="mod1973.html#Line" > 79.10</a></td>
<td class="s5 cl rt"><a href="mod1973.html#Cond" > 56.25</a></td>
<td class="s2 cl rt"><a href="mod1973.html#Toggle" > 29.17</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1973.html#Branch" > 66.13</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg_25_09_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1973.html#inst_tag_178596"  onclick="showContent('inst_tag_178596')">config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric</a></td>
<td class="s5 cl rt"> 57.66</td>
<td class="s7 cl rt"><a href="mod1973.html#Line" > 79.10</a></td>
<td class="s5 cl rt"><a href="mod1973.html#Cond" > 56.25</a></td>
<td class="s2 cl rt"><a href="mod1973.html#Toggle" > 29.17</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1973.html#Branch" > 66.13</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_13b4995b'>
<hr>
<a name="inst_tag_178596"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_178596" >config_ss_tb.DUT.flexnoc.FCB_apb_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.66</td>
<td class="s7 cl rt"><a href="mod1973.html#Line" > 79.10</a></td>
<td class="s5 cl rt"><a href="mod1973.html#Cond" > 56.25</a></td>
<td class="s2 cl rt"><a href="mod1973.html#Toggle" > 29.17</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1973.html#Branch" > 66.13</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.35</td>
<td class="s8 cl rt"> 83.43</td>
<td class="s5 cl rt"> 57.69</td>
<td class="s3 cl rt"> 30.95</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 74.66</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 29.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 29.60</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1344.html#inst_tag_82130" >FCB_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1524.html#inst_tag_110747" id="tag_urg_inst_110747">Ib</a></td>
<td class="s1 cl rt"> 18.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.64</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod177.html#inst_tag_13519" id="tag_urg_inst_13519">Ica</a></td>
<td class="s9 cl rt"> 95.45</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2618.html#inst_tag_236171" id="tag_urg_inst_236171">If</a></td>
<td class="s4 cl rt"> 46.83</td>
<td class="s8 cl rt"> 83.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.23</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 77.61</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod441.html#inst_tag_32076" id="tag_urg_inst_32076">Ifpa</a></td>
<td class="s5 cl rt"> 53.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.17</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1891.html#inst_tag_175559" id="tag_urg_inst_175559">Io</a></td>
<td class="s2 cl rt"> 27.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1481.html#inst_tag_102509" id="tag_urg_inst_102509">Ip</a></td>
<td class="s2 cl rt"> 21.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 21.05</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1631_1.html#inst_tag_131629" id="tag_urg_inst_131629">Irspp</a></td>
<td class="s1 cl rt"> 17.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 17.42</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1620.html#inst_tag_131375" id="tag_urg_inst_131375">It</a></td>
<td class="s4 cl rt"> 45.71</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 37.13</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod262.html#inst_tag_16389" id="tag_urg_inst_16389">uci602580f830</a></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod980.html#inst_tag_70769" id="tag_urg_inst_70769">upc</a></td>
<td class="s0 cl rt">  8.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.49</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1141.html#inst_tag_78046" id="tag_urg_inst_78046">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1386.html#inst_tag_87338" id="tag_urg_inst_87338">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2670_4.html#inst_tag_240693" id="tag_urg_inst_240693">ursrrerg</a></td>
<td class="s8 cl rt"> 87.88</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.64</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1980_2.html#inst_tag_178777" id="tag_urg_inst_178777">ursrsg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2211.html#inst_tag_197089" id="tag_urg_inst_197089">uu0e603925</a></td>
<td class="s4 cl rt"> 41.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.98</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1841.html#inst_tag_155584" id="tag_urg_inst_155584">uuea910b0cbc</a></td>
<td class="s4 cl rt"> 42.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 42.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_13b4995b'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1973.html" >rsnoc_z_H_R_G_T2_U_U_13b4995b</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>67</td><td>53</td><td>79.10</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>34686</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>34691</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>34697</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>34705</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>34710</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>34727</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>34733</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>34737</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>34762</td><td>7</td><td>6</td><td>85.71</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>34833</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>34863</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>34942</td><td>8</td><td>3</td><td>37.50</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>34954</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35143</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>35148</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>35256</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
34685                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
34686      1/1          		if ( ! Sys_Clk_RstN )
34687      1/1          			u_8135 &lt;= #1.0 ( 7'b0 );
34688      1/1          		else if ( u_c940 )
34689      1/1          			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
34690                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
34691      1/1          		if ( ! Sys_Clk_RstN )
34692      1/1          			u_1846 &lt;= #1.0 ( 3'b0 );
34693      1/1          		else if ( u_c940 )
34694      1/1          			u_1846 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
34695                   	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
34696                   	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
34697      1/1          		case ( uu_cc5c_caseSel )
34698      <font color = "red">0/1     ==>  			2'b01   : u_cc5c = 4'b0000 ;</font>
34699      <font color = "red">0/1     ==>  			2'b10   : u_cc5c = 4'b0100 ;</font>
34700      1/1          			2'b0    : u_cc5c = Req1_OpcT ;
34701      <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
34702                   		endcase
34703                   	end
34704                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
34705      1/1          		if ( ! Sys_Clk_RstN )
34706      1/1          			u_67f9 &lt;= #1.0 ( 4'b0 );
34707      1/1          		else if ( u_c940 )
34708      1/1          			u_67f9 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
34709                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
34710      1/1          		if ( ! Sys_Clk_RstN )
34711      1/1          			u_a40b &lt;= #1.0 ( 8'b0 );
34712      1/1          		else if ( u_c940 )
34713      1/1          			u_a40b &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
34714                   	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
34715                   		.Clk( Sys_Clk )
34716                   	,	.Clk_ClkS( Sys_Clk_ClkS )
34717                   	,	.Clk_En( Sys_Clk_En )
34718                   	,	.Clk_EnS( Sys_Clk_EnS )
34719                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
34720                   	,	.Clk_RstN( Sys_Clk_RstN )
34721                   	,	.Clk_Tm( Sys_Clk_Tm )
34722                   	,	.O( u_bb4d )
34723                   	,	.Reset( NextRsp1 )
34724                   	,	.Set( CxtEn &amp; CxtId )
34725                   	);
34726                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
34727      1/1          		if ( ! Sys_Clk_RstN )
34728      1/1          			u_8b06 &lt;= #1.0 ( 2'b0 );
34729      1/1          		else if ( u_c940 )
34730      1/1          			u_8b06 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
34731                   	rsnoc_z_T_C_S_C_L_R_C_I602580f830_L17 uci602580f830( .I_161443210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
34732                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
34733      1/1          		if ( ! Sys_Clk_RstN )
34734      1/1          			u_d929 &lt;= #1.0 ( 7'b0 );
34735      1/1          		else if ( u_c940 )
34736      1/1          			u_d929 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
34737      1/1          	always @( Cxt_0 or uu_b987_caseSel ) begin		case ( uu_b987_caseSel )
34738      1/1          			1'b1    : u_b987 = Cxt_0 ;
34739      <font color = "red">0/1     ==>  			default : u_b987 = 32'b0 ;</font>
34740                   		endcase
34741                   	end
34742                   	rsnoc_z_H_R_U_B_B_A274 Ib(
34743                   		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
34744                   	);
34745                   	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
34746                   		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
34747                   	);
34748                   	assign uRsp_Status_caseSel =
34749                   		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
34750                   			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
34751                   					&amp;	Rsp2_Status == 2'b01
34752                   				&amp;
34753                   				Rsp_Last
34754                   			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
34755                   				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
34756                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
34757                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
34758                   				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
34759                   		}
34760                   		;
34761                   	always @( uRsp_Status_caseSel ) begin
34762      1/1          		case ( uRsp_Status_caseSel )
34763      1/1          			5'b00001 : Rsp_Status = 2'b10 ;
34764      1/1          			5'b00010 : Rsp_Status = 2'b01 ;
34765      1/1          			5'b00100 : Rsp_Status = 2'b10 ;
34766      1/1          			5'b01000 : Rsp_Status = 2'b01 ;
34767      1/1          			5'b10000 : Rsp_Status = 2'b10 ;
34768      <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
34769                   		endcase
34770                   	end
34771                   	rsnoc_z_H_R_G_T2_P_U_810192e4 Ip(
34772                   		.Cxt_AddLd0( CxtPkt_AddLd0 )
34773                   	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
34774                   	,	.Cxt_Echo( CxtPkt_Echo )
34775                   	,	.Cxt_Head( CxtPkt_Head )
34776                   	,	.Cxt_Len1( CxtPkt_Len1 )
34777                   	,	.Cxt_OpcT( CxtPkt_OpcT )
34778                   	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
34779                   	,	.CxtUsed( CxtUsed )
34780                   	,	.Rx_CxtId( 1'b1 )
34781                   	,	.Rx_Head( RxPkt_Head )
34782                   	,	.Rx_Last( RxPkt_Last )
34783                   	,	.Rx_Opc( RxPkt_Opc )
34784                   	,	.Rx_Pld( RxPkt_Pld )
34785                   	,	.Rx_Rdy( RxPkt_Rdy )
34786                   	,	.Rx_Status( RxPkt_Status )
34787                   	,	.Rx_Vld( RxPkt_Vld )
34788                   	,	.Sys_Clk( Sys_Clk )
34789                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
34790                   	,	.Sys_Clk_En( Sys_Clk_En )
34791                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
34792                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
34793                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
34794                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
34795                   	,	.Sys_Pwr_Idle( )
34796                   	,	.Sys_Pwr_WakeUp( )
34797                   	,	.Tx_Data( TxPkt_Data )
34798                   	,	.Tx_Head( TxPkt_Head )
34799                   	,	.Tx_Rdy( TxPkt_Rdy )
34800                   	,	.Tx_Tail( TxPkt_Tail )
34801                   	,	.Tx_Vld( TxPkt_Vld )
34802                   	,	.TxCxtId( TxPktCxtId )
34803                   	,	.TxLast( TxPktLast )
34804                   	);
34805                   	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
34806                   	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
34807                   	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
34808                   	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
34809                   		.CxtUsed( CxtUsed )
34810                   	,	.FreeCxt( CtxFreeId )
34811                   	,	.FreeVld( CxtFreeVld )
34812                   	,	.NewCxt( CxtId )
34813                   	,	.NewRdy( CxtRdy )
34814                   	,	.NewVld( CxtEn )
34815                   	,	.Sys_Clk( Sys_Clk )
34816                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
34817                   	,	.Sys_Clk_En( Sys_Clk_En )
34818                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
34819                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
34820                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
34821                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
34822                   	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
34823                   	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
34824                   	);
34825                   	assign Req1_AddMdL = Req1_AddNttp [31:8];
34826                   	assign u_324d = Pld_Data [35:0];
34827                   	assign u_2393 = u_324d;
34828                   	assign u_e423 = u_2393 [34:31];
34829                   	assign u_b175 = u_e423;
34830                   	assign ReqPreStrm = Req1_Pre &amp; u_b175 == 4'b1101;
34831                   	assign ReqHeadXfer = ReqHead &amp; NextTrn;
34832                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
34833      1/1          		if ( ! Sys_Clk_RstN )
34834      1/1          			Req1_Strm &lt;= #1.0 ( 1'b0 );
34835      1/1          		else if ( ReqHeadXfer )
34836      1/1          			Req1_Strm &lt;= #1.0 ( ReqPreStrm );
                        MISSING_ELSE
34837                   	rsnoc_z_H_R_G_T2_O_U_fffbf9d8 Io(
34838                   		.Cxt_0( Cxt_0 )
34839                   	,	.CxtUsed( CxtUsed )
34840                   	,	.Rdy( OrdRdy )
34841                   	,	.Req_AddLd0( Req1_AddLd0 )
34842                   	,	.Req_AddMdL( Req1_AddMdL )
34843                   	,	.Req_Len1( Req1_Len1 )
34844                   	,	.Req_OpcT( Req1_OpcT )
34845                   	,	.Req_RouteId( Req1_RouteId )
34846                   	,	.Req_Strm( Req1_Strm )
34847                   	,	.ReqRdy( TrnRdy )
34848                   	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
34849                   	,	.Sys_Clk( Sys_Clk )
34850                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
34851                   	,	.Sys_Clk_En( Sys_Clk_En )
34852                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
34853                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
34854                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
34855                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
34856                   	,	.Sys_Pwr_Idle( )
34857                   	,	.Sys_Pwr_WakeUp( )
34858                   	);
34859                   	assign Req1_Abort = Req1_Pre &amp; ~ Req1_Lock;
34860                   	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Abort | Req1_Urg );
34861                   	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
34862                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
34863      1/1          		if ( ! Sys_Clk_RstN )
34864      1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
34865      1/1          		else if ( NextTrn )
34866      1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
34867                   	rsnoc_z_H_R_G_T2_T_U_810192e4 It(
34868                   		.AddrBase( IdInfo_0_AddrBase )
34869                   	,	.Cmd_Echo( Req1_Echo )
34870                   	,	.Cmd_KeyId( Req1_KeyId )
34871                   	,	.Cmd_Len1( Req1_Len1 )
34872                   	,	.Cmd_Lock( Req1_Lock )
34873                   	,	.Cmd_OpcT( Req1_OpcT )
34874                   	,	.Cmd_RawAddr( Req1_RawAddr )
34875                   	,	.Cmd_RouteId( Req1_RouteId )
34876                   	,	.Cmd_Status( Req1_Status )
34877                   	,	.Cmd_User( Req1_User )
34878                   	,	.HitId( Translation_0_Id )
34879                   	,	.Pld_Data( Pld_Data )
34880                   	,	.Pld_Last( Pld_Last )
34881                   	,	.Rdy( TrnRdy )
34882                   	,	.Rx_Data( RxErr_Data )
34883                   	,	.Rx_Head( RxErr_Head )
34884                   	,	.Rx_Rdy( RxErr_Rdy )
34885                   	,	.Rx_Tail( RxErr_Tail )
34886                   	,	.Rx_Vld( RxErr_Vld )
34887                   	,	.Sys_Clk( Sys_Clk )
34888                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
34889                   	,	.Sys_Clk_En( Sys_Clk_En )
34890                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
34891                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
34892                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
34893                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
34894                   	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
34895                   	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
34896                   	,	.Vld( TrnVld )
34897                   	);
34898                   	assign Req1_Addr = Req1_RawAddr;
34899                   	assign PipeIn_Addr = Req1_Addr;
34900                   	assign u_cb9b_0 = PipeIn_Addr;
34901                   	assign WrapTrRd = Req1_OpcT == 4'b0001;
34902                   	assign WrapTrWr = Req1_OpcT == 4'b0101;
34903                   	assign u_c4ee = Req1_Len1 [6:2];
34904                   	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
34905                   	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
34906                   	assign PipeIn_BurstType = Req1_BurstType;
34907                   	assign u_cb9b_1 = PipeIn_BurstType;
34908                   	assign u_cb9b_11 = PipeIn_Opc;
34909                   	assign PipeIn_Urg = Req1_Urg;
34910                   	assign u_cb9b_17 = PipeIn_Urg;
34911                   	assign PipeIn_User = Req1_User;
34912                   	assign u_cb9b_19 = PipeIn_User;
34913                   	assign PipeIn_Data = Pld_Data;
34914                   	assign u_cb9b_2 = PipeIn_Data;
34915                   	assign Req1_Fail = Req1_Status == 2'b11;
34916                   	assign PipeIn_Fail = Req1_Fail;
34917                   	assign u_cb9b_4 = PipeIn_Fail;
34918                   	assign PipeIn_Head = ReqHead;
34919                   	assign u_cb9b_6 = PipeIn_Head;
34920                   	assign PipeIn_Last = Pld_Last;
34921                   	assign u_cb9b_7 = PipeIn_Last;
34922                   	assign PipeIn_Len1 = Req1_Len1;
34923                   	assign u_cb9b_8 = PipeIn_Len1;
34924                   	assign PipeIn_Lock = Req1_Lock;
34925                   	assign u_cb9b_9 = PipeIn_Lock;
34926                   	assign ReqVld = TrnVld &amp; ~ TrnGate;
34927                   	assign PostRdy = GenLcl_Req_Rdy;
34928                   	assign PipeOut_Urg = u_d4d9_17;
34929                   	assign PipeOut_Head = u_d4d9_6;
34930                   	assign PipeOutHead = PipeOut_Head;
34931                   	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
34932                   	assign uReq1_Opc_caseSel =
34933                   		{		Req1_OpcT == 4'b1000
34934                   			,	Req1_OpcT == 4'b0110
34935                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
34936                   			,	Req1_OpcT == 4'b0011
34937                   			,	Req1_OpcT == 4'b0010
34938                   			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
34939                   		}
34940                   		;
34941                   	always @( uReq1_Opc_caseSel ) begin
34942      1/1          		case ( uReq1_Opc_caseSel )
34943      1/1          			6'b000001 : Req1_Opc = 3'b000 ;
34944      <font color = "red">0/1     ==>  			6'b000010 : Req1_Opc = 3'b010 ;</font>
34945      <font color = "red">0/1     ==>  			6'b000100 : Req1_Opc = 3'b001 ;</font>
34946      1/1          			6'b001000 : Req1_Opc = 3'b100 ;
34947      <font color = "red">0/1     ==>  			6'b010000 : Req1_Opc = 3'b101 ;</font>
34948      <font color = "red">0/1     ==>  			6'b100000 : Req1_Opc = 3'b110 ;</font>
34949      <font color = "red">0/1     ==>  			default   : Req1_Opc = 3'b000 ;</font>
34950                   		endcase
34951                   	end
34952                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
34953                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
34954      1/1          		case ( uPipeIn_Opc_caseSel )
34955      <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
34956      <font color = "red">0/1     ==>  			3'b010  : PipeIn_Opc = 3'b000 ;</font>
34957      <font color = "red">0/1     ==>  			3'b100  : PipeIn_Opc = 3'b100 ;</font>
34958      1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
34959      <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
34960                   		endcase
34961                   	end
34962                   	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
34963                   		.Rx_0( u_cb9b_0 )
34964                   	,	.Rx_1( u_cb9b_1 )
34965                   	,	.Rx_11( u_cb9b_11 )
34966                   	,	.Rx_14( 1'b0 )
34967                   	,	.Rx_15( 1'b0 )
34968                   	,	.Rx_17( u_cb9b_17 )
34969                   	,	.Rx_19( u_cb9b_19 )
34970                   	,	.Rx_2( u_cb9b_2 )
34971                   	,	.Rx_4( u_cb9b_4 )
34972                   	,	.Rx_6( u_cb9b_6 )
34973                   	,	.Rx_7( u_cb9b_7 )
34974                   	,	.Rx_8( u_cb9b_8 )
34975                   	,	.Rx_9( u_cb9b_9 )
34976                   	,	.RxRdy( ReqRdy )
34977                   	,	.RxVld( ReqVld )
34978                   	,	.Sys_Clk( Sys_Clk )
34979                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
34980                   	,	.Sys_Clk_En( Sys_Clk_En )
34981                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
34982                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
34983                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
34984                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
34985                   	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
34986                   	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
34987                   	,	.Tx_0( u_d4d9_0 )
34988                   	,	.Tx_1( u_d4d9_1 )
34989                   	,	.Tx_11( u_d4d9_11 )
34990                   	,	.Tx_14( u_d4d9_14 )
34991                   	,	.Tx_15( u_d4d9_15 )
34992                   	,	.Tx_17( u_d4d9_17 )
34993                   	,	.Tx_19( u_d4d9_19 )
34994                   	,	.Tx_2( u_d4d9_2 )
34995                   	,	.Tx_4( u_d4d9_4 )
34996                   	,	.Tx_6( u_d4d9_6 )
34997                   	,	.Tx_7( u_d4d9_7 )
34998                   	,	.Tx_8( u_d4d9_8 )
34999                   	,	.Tx_9( u_d4d9_9 )
35000                   	,	.TxRdy( PipeOutRdy )
35001                   	,	.TxVld( PipeOutVld )
35002                   	);
35003                   	assign PipeOut_Addr = u_d4d9_0;
35004                   	assign GenLcl_Req_Addr = PipeOut_Addr;
35005                   	assign PipeOut_Data = u_d4d9_2;
35006                   	assign MyDatum = PipeOut_Data [35:0];
35007                   	assign MyData = { 2'b0 , MyDatum };
35008                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
35009                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
35010                   	);
35011                   	assign PipeOut_Fail = u_d4d9_4;
35012                   	assign NullBe = PipeOut_Fail;
35013                   	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
35014                   	assign GenLcl_Req_Vld = PostVld;
35015                   	assign PipeOut_Last = u_d4d9_7;
35016                   	assign GenLcl_Req_Last = PipeOut_Last;
35017                   	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
35018                   	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
35019                   	assign PipeOut_BurstType = u_d4d9_1;
35020                   	assign GenLcl_Req_BurstType = PipeOut_BurstType;
35021                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
35022                   	assign PipeOut_Len1 = u_d4d9_8;
35023                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
35024                   	assign PipeOut_Lock = u_d4d9_9;
35025                   	assign GenLcl_Req_Lock = PipeOut_Lock;
35026                   	assign PipeOut_Opc = u_d4d9_11;
35027                   	assign GenLcl_Req_Opc = PipeOut_Opc;
35028                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
35029                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
35030                   	assign PipeOut_SeqUnique = u_d4d9_15;
35031                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
35032                   	assign PipeOut_User = u_d4d9_19;
35033                   	assign GenLcl_Req_User = PipeOut_User;
35034                   	assign Rsp0_Rdy = Rsp1_Rdy;
35035                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
35036                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
35037                   		.Clk( Sys_Clk )
35038                   	,	.Clk_ClkS( Sys_Clk_ClkS )
35039                   	,	.Clk_En( Sys_Clk_En )
35040                   	,	.Clk_EnS( Sys_Clk_EnS )
35041                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
35042                   	,	.Clk_RstN( Sys_Clk_RstN )
35043                   	,	.Clk_Tm( Sys_Clk_Tm )
35044                   	,	.En( GenLcl_Req_Vld )
35045                   	,	.O( u_43f9 )
35046                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
35047                   	,	.Set( NullBe &amp; PipeOutHead )
35048                   	);
35049                   	rsnoc_z_H_R_G_U_P_U_0e603925 uu0e603925(
35050                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
35051                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
35052                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
35053                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
35054                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
35055                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
35056                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
35057                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
35058                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
35059                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
35060                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
35061                   	,	.GenLcl_Req_User( GenLcl_Req_User )
35062                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
35063                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
35064                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
35065                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
35066                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
35067                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
35068                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
35069                   	,	.GenPrt_Req_Addr( u_Req_Addr )
35070                   	,	.GenPrt_Req_Be( u_Req_Be )
35071                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
35072                   	,	.GenPrt_Req_Data( u_Req_Data )
35073                   	,	.GenPrt_Req_Last( u_Req_Last )
35074                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
35075                   	,	.GenPrt_Req_Lock( u_Req_Lock )
35076                   	,	.GenPrt_Req_Opc( u_Req_Opc )
35077                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
35078                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
35079                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
35080                   	,	.GenPrt_Req_User( u_Req_User )
35081                   	,	.GenPrt_Req_Vld( u_Req_Vld )
35082                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
35083                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
35084                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
35085                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
35086                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
35087                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
35088                   	);
35089                   	rsnoc_z_H_R_G_U_Q_U_ea910b0cbc uuea910b0cbc(
35090                   		.GenLcl_Req_Addr( u_Req_Addr )
35091                   	,	.GenLcl_Req_Be( u_Req_Be )
35092                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
35093                   	,	.GenLcl_Req_Data( u_Req_Data )
35094                   	,	.GenLcl_Req_Last( u_Req_Last )
35095                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
35096                   	,	.GenLcl_Req_Lock( u_Req_Lock )
35097                   	,	.GenLcl_Req_Opc( u_Req_Opc )
35098                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
35099                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
35100                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
35101                   	,	.GenLcl_Req_User( u_Req_User )
35102                   	,	.GenLcl_Req_Vld( u_Req_Vld )
35103                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
35104                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
35105                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
35106                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
35107                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
35108                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
35109                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
35110                   	,	.GenPrt_Req_Be( Gen_Req_Be )
35111                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
35112                   	,	.GenPrt_Req_Data( Gen_Req_Data )
35113                   	,	.GenPrt_Req_Last( Gen_Req_Last )
35114                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
35115                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
35116                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
35117                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
35118                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
35119                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
35120                   	,	.GenPrt_Req_User( Gen_Req_User )
35121                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
35122                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
35123                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
35124                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
35125                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
35126                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
35127                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
35128                   	,	.Sys_Clk( Sys_Clk )
35129                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
35130                   	,	.Sys_Clk_En( Sys_Clk_En )
35131                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
35132                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
35133                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
35134                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
35135                   	,	.Sys_Pwr_Idle( u_70_Idle )
35136                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
35137                   	);
35138                   	assign IdInfo_0_Id = Translation_0_Id;
35139                   	assign IdInfo_1_Id = Req1_KeyId;
35140                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
35141                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
35142                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35143      1/1          		if ( ! Sys_Clk_RstN )
35144      1/1          			Load &lt;= #1.0 ( 2'b0 );
35145      1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
35146                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
35147                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
35148      1/1          		if ( ! Sys_Clk_RstN )
35149      1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
35150      1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
35151                   	assign RxInt_Rdy = RxIn_Rdy;
35152                   	assign Rx_Rdy = RxInt_Rdy;
35153                   	assign WakeUp_Rx = Rx_Vld;
35154                   	assign Sys_Pwr_WakeUp = WakeUp_Rx;
35155                   	assign u_5446 = RxIn_Data [110:94];
35156                   	assign Translation_0_Aperture = u_5446 [16:5];
35157                   	assign TxBypData = TxIn_Data [37:0];
35158                   	assign TxLcl_Data =
35159                   		{			{	TxIn_Data [111]
35160                   			,	TxIn_Data [110:94]
35161                   			,	TxIn_Data [93:90]
35162                   			,	TxIn_Data [89:88]
35163                   			,	TxIn_Data [87:81]
35164                   			,	TxIn_Data [80:49]
35165                   			,	TxIn_Data [48:41]
35166                   			,	TxIn_Data [40:38]
35167                   			}
35168                   		,
35169                   		TxBypData
35170                   		};
35171                   	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
35172                   	assign TxLcl_Head = TxIn_Head;
35173                   	assign Tx_Head = TxLcl_Head;
35174                   	assign TxLcl_Tail = TxIn_Tail;
35175                   	assign Tx_Tail = TxLcl_Tail;
35176                   	assign TxLcl_Vld = TxIn_Vld;
35177                   	assign Tx_Vld = TxLcl_Vld;
35178                   	assign WakeUp_Other = 1'b0;
35179                   	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
35180                   	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
35181                   	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
35182                   	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
35183                   	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
35184                   	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
35185                   	assign u_6807_Hdr_Status = TxIn_Data [89:88];
35186                   	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
35187                   	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
35188                   	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
35189                   	assign u_6807_Hdr_Lock = TxIn_Data [111];
35190                   	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
35191                   	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
35192                   	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
35193                   	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
35194                   	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
35195                   	assign u_6807_Hdr_User = TxIn_Data [48:41];
35196                   	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
35197                   	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
35198                   	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
35199                   	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
35200                   	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
35201                   	assign u_3ded_Data_Last = RxIn_Data [37];
35202                   	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
35203                   	assign u_3ded_Data_Err = RxIn_Data [36];
35204                   	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
35205                   	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
35206                   	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
35207                   	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
35208                   	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
35209                   	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
35210                   	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
35211                   	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
35212                   	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
35213                   	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
35214                   	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
35215                   	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
35216                   	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
35217                   	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
35218                   	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
35219                   	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
35220                   	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
35221                   	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
35222                   	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
35223                   	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
35224                   	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
35225                   	assign u_3ded_Hdr_Lock = RxIn_Data [111];
35226                   	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
35227                   	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
35228                   	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
35229                   	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
35230                   	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
35231                   	assign u_3ded_Hdr_User = RxIn_Data [48:41];
35232                   	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
35233                   	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
35234                   	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
35235                   	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
35236                   	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
35237                   	assign u_6807_Data_Last = TxIn_Data [37];
35238                   	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
35239                   	assign u_6807_Data_Err = TxIn_Data [36];
35240                   	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
35241                   	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
35242                   	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
35243                   	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
35244                   	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
35245                   	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
35246                   	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
35247                   	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
35248                   	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
35249                   	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
35250                   	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
35251                   	assign u_5ddf = CxtUsed;
35252                   	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
35253                   	// synopsys translate_off
35254                   	// synthesis translate_off
35255                   	always @( posedge Sys_Clk )
35256      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
35257      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
35258      <font color = "grey">unreachable  </font>				dontStop = 0;
35259      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
35260      <font color = "grey">unreachable  </font>				if (!dontStop) begin
35261      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
35262      <font color = "grey">unreachable  </font>					$stop;
35263                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
35264                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1973.html" >rsnoc_z_H_R_G_T2_U_U_13b4995b</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       34689
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       34694
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       34708
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       34713
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       34730
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       34736
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       34905
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       35140
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1973.html" >rsnoc_z_H_R_G_T2_U_U_13b4995b</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">23</td>
<td class="rt">42.59 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">1032</td>
<td class="rt">301</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">152</td>
<td class="rt">29.46 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">149</td>
<td class="rt">28.88 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">23</td>
<td class="rt">42.59 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">1032</td>
<td class="rt">301</td>
<td class="rt">29.17 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">152</td>
<td class="rt">29.46 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">149</td>
<td class="rt">28.88 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[6:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[42:41]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[44:43]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:45]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[55:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[82:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[16:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[25:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[26]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[34:27]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[37:35]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:38]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[55:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[82:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[87:83]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89:88]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:95]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104:103]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:109]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1973.html" >rsnoc_z_H_R_G_T2_U_U_13b4995b</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">62</td>
<td class="rt">41</td>
<td class="rt">66.13 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">34905</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">35140</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">34686</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">34691</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">34697</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">34705</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">34710</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">34727</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">34733</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">34737</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">34762</td>
<td class="rt">6</td>
<td class="rt">5</td>
<td class="rt">83.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">34833</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">34863</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">34942</td>
<td class="rt">7</td>
<td class="rt">2</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">34954</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35143</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">35148</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34905      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35140      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34686      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
34687      			u_8135 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
34688      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
34689      			u_8135 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34691      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
34692      			u_1846 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
34693      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
34694      			u_1846 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34697      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
34698      			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
34699      			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "red">			==></font>
34700      			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
34701      			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34705      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
34706      			u_67f9 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
34707      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
34708      			u_67f9 <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34710      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
34711      			u_a40b <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
34712      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
34713      			u_a40b <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34727      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
34728      			u_8b06 <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
34729      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
34730      			u_8b06 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34733      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
34734      			u_d929 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
34735      		else if ( u_c940 )
           		     <font color = "green">-2-</font>  
34736      			u_d929 <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34737      	always @( Cxt_0 or uu_b987_caseSel ) begin		case ( uu_b987_caseSel )
           	                           <font color = "red">-1-</font>               		               
34738      			1'b1    : u_b987 = Cxt_0 ;
           <font color = "green">			==></font>
34739      			default : u_b987 = 32'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34762      		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
34763      			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
34764      			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "green">			==></font>
34765      			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
34766      			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "green">			==></font>
34767      			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
34768      			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34833      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
34834      			Req1_Strm <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
34835      		else if ( ReqHeadXfer )
           		     <font color = "green">-2-</font>  
34836      			Req1_Strm <= #1.0 ( ReqPreStrm );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34863      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
34864      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
34865      		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
34866      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34942      		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
34943      			6'b000001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
34944      			6'b000010 : Req1_Opc = 3'b010 ;
           <font color = "red">			==></font>
34945      			6'b000100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
34946      			6'b001000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
34947      			6'b010000 : Req1_Opc = 3'b101 ;
           <font color = "red">			==></font>
34948      			6'b100000 : Req1_Opc = 3'b110 ;
           <font color = "red">			==></font>
34949      			default   : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>6'b000001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>6'b000010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b000100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>6'b001000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>6'b010000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>6'b100000 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
34954      		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
34955      			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
34956      			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
34957      			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "red">			==></font>
34958      			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
34959      			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35143      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35144      			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
35145      		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
35148      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
35149      			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
35150      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_178596">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_13b4995b">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
