# RISCV_Processor
## 5-stage pipelined RISCV processor
* 5-stage piplined
* hazard detection unit
* forwarding units
* branch prediction unit
* decompressor for compressed RISCV instructions
* read-only cache for Instructions
* 2-way associative cache for Memory
* Support various instrcutions including compressed ones
## RISCV structure
![](RISCV structure.png)
