

================================================================
== Vivado HLS Report for 'Block_proc'
================================================================
* Date:           Tue Aug  3 15:38:37 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       optimized
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.634 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     27|    -|
|Register         |        -|      -|      34|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      34|     29|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done               |   9|          2|    1|          2|
    |num_nonzero_symbols   |   9|          2|   32|         64|
    |val_assign_loc_blk_n  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   34|         68|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |num_nonzero_symbols_preg  |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  34|   0|   34|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |     Block__proc     | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |     Block__proc     | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |     Block__proc     | return value |
|ap_done                     | out |    1| ap_ctrl_hs |     Block__proc     | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |     Block__proc     | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |     Block__proc     | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |     Block__proc     | return value |
|val_assign_loc_dout         |  in |   32|   ap_fifo  |    val_assign_loc   |    pointer   |
|val_assign_loc_empty_n      |  in |    1|   ap_fifo  |    val_assign_loc   |    pointer   |
|val_assign_loc_read         | out |    1|   ap_fifo  |    val_assign_loc   |    pointer   |
|num_nonzero_symbols         | out |   32|   ap_vld   | num_nonzero_symbols |    pointer   |
|num_nonzero_symbols_ap_vld  | out |    1|   ap_vld   | num_nonzero_symbols |    pointer   |
+----------------------------+-----+-----+------------+---------------------+--------------+

