#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Sep 29 18:38:40 2021
# Process ID: 16720
# Current directory: /home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.runs/synth_1
# Command line: vivado -log Sw4X4_FIFO36.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Sw4X4_FIFO36.tcl
# Log file: /home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.runs/synth_1/Sw4X4_FIFO36.vds
# Journal file: /home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Sw4X4_FIFO36.tcl -notrace
Command: synth_design -top Sw4X4_FIFO36 -part xcu280-fsvh2892-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16741
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module NOR4 [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/MatArbiter4X4.v:3]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2425.613 ; gain = 0.000 ; free physical = 14689 ; free virtual = 78494
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Sw4X4_FIFO36' [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/Sw4X4_FIFO36.v:3]
	Parameter ROUTING_HBIT bound to: 2 - type: integer 
	Parameter FIFO_FULL_TH bound to: 1020 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO36W36' [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/FIFO36W36.v:3]
	Parameter EMPTY_TH bound to: 2 - type: integer 
	Parameter FULL_TH bound to: 1020 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO36E2' [/home/chunyou/Xilinx/2020_2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:14446]
	Parameter CASCADE_ORDER bound to: NONE - type: string 
	Parameter CLOCK_DOMAINS bound to: COMMON - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 2 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 1020 - type: integer 
	Parameter RDCOUNT_TYPE bound to: SIMPLE_DATACOUNT - type: string 
	Parameter READ_WIDTH bound to: 36 - type: integer 
	Parameter REGISTER_MODE bound to: UNREGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: FALSE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: SIMPLE_DATACOUNT - type: string 
	Parameter WRITE_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO36E2' (1#1) [/home/chunyou/Xilinx/2020_2/Vivado/2020.2/scripts/rt/data/unisim_comp.v:14446]
WARNING: [Synth 8-689] width (32) of port connection 'DOUT' does not match port width (64) of module 'FIFO36E2' [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/FIFO36W36.v:58]
WARNING: [Synth 8-7071] port 'DBITERR' of module 'FIFO36E2' is unconnected for instance 'FIFO36E2_inst' [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/FIFO36W36.v:51]
WARNING: [Synth 8-7071] port 'ECCPARITY' of module 'FIFO36E2' is unconnected for instance 'FIFO36E2_inst' [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/FIFO36W36.v:51]
WARNING: [Synth 8-7071] port 'SBITERR' of module 'FIFO36E2' is unconnected for instance 'FIFO36E2_inst' [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/FIFO36W36.v:51]
WARNING: [Synth 8-7071] port 'INJECTDBITERR' of module 'FIFO36E2' is unconnected for instance 'FIFO36E2_inst' [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/FIFO36W36.v:51]
WARNING: [Synth 8-7071] port 'INJECTSBITERR' of module 'FIFO36E2' is unconnected for instance 'FIFO36E2_inst' [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/FIFO36W36.v:51]
WARNING: [Synth 8-7023] instance 'FIFO36E2_inst' of module 'FIFO36E2' has 39 connections declared, but only 34 given [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/FIFO36W36.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO36W36' (2#1) [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/FIFO36W36.v:3]
INFO: [Synth 8-6157] synthesizing module 'MatArbiter4X4' [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/MatArbiter4X4.v:15]
INFO: [Synth 8-6157] synthesizing module 'NOR4' [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/MatArbiter4X4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'NOR4' (3#1) [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/MatArbiter4X4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MatArbiter4X4' (4#1) [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/MatArbiter4X4.v:15]
INFO: [Synth 8-226] default block is never used [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/Sw4X4_FIFO36.v:741]
INFO: [Synth 8-226] default block is never used [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/Sw4X4_FIFO36.v:766]
INFO: [Synth 8-226] default block is never used [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/Sw4X4_FIFO36.v:791]
INFO: [Synth 8-226] default block is never used [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/Sw4X4_FIFO36.v:816]
INFO: [Synth 8-226] default block is never used [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/Sw4X4_FIFO36.v:842]
INFO: [Synth 8-226] default block is never used [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/Sw4X4_FIFO36.v:867]
INFO: [Synth 8-226] default block is never used [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/Sw4X4_FIFO36.v:892]
INFO: [Synth 8-226] default block is never used [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/Sw4X4_FIFO36.v:917]
INFO: [Synth 8-226] default block is never used [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/Sw4X4_FIFO36.v:943]
INFO: [Synth 8-226] default block is never used [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/Sw4X4_FIFO36.v:968]
INFO: [Synth 8-226] default block is never used [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/Sw4X4_FIFO36.v:993]
INFO: [Synth 8-226] default block is never used [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/Sw4X4_FIFO36.v:1018]
INFO: [Synth 8-226] default block is never used [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/Sw4X4_FIFO36.v:1044]
INFO: [Synth 8-226] default block is never used [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/Sw4X4_FIFO36.v:1069]
INFO: [Synth 8-226] default block is never used [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/Sw4X4_FIFO36.v:1094]
INFO: [Synth 8-226] default block is never used [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/Sw4X4_FIFO36.v:1119]
INFO: [Synth 8-6157] synthesizing module 'MUX4X1' [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/MUX4X1.v:3]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MUX4X1' (5#1) [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/MUX4X1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Sw4X4_FIFO36' (6#1) [/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.srcs/sources_1/imports/src/Sw4X4_FIFO36.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2425.613 ; gain = 0.000 ; free physical = 14725 ; free virtual = 78531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2425.613 ; gain = 0.000 ; free physical = 15439 ; free virtual = 79245
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2433.508 ; gain = 7.895 ; free physical = 15409 ; free virtual = 79215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2433.508 ; gain = 7.895 ; free physical = 15382 ; free virtual = 79189
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 56    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 4     
	   5 Input    3 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 24    
	   3 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3286.875 ; gain = 861.262 ; free physical = 14370 ; free virtual = 78169
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 3286.875 ; gain = 861.262 ; free physical = 14369 ; free virtual = 78168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 3286.875 ; gain = 861.262 ; free physical = 14368 ; free virtual = 78167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3286.875 ; gain = 861.262 ; free physical = 14367 ; free virtual = 78167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3286.875 ; gain = 861.262 ; free physical = 14367 ; free virtual = 78167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3286.875 ; gain = 861.262 ; free physical = 14367 ; free virtual = 78167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3286.875 ; gain = 861.262 ; free physical = 14367 ; free virtual = 78167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3286.875 ; gain = 861.262 ; free physical = 14367 ; free virtual = 78167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3286.875 ; gain = 861.262 ; free physical = 14367 ; free virtual = 78167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |FIFO36E2 |    16|
|3     |LUT2     |    24|
|4     |LUT4     |    52|
|5     |LUT5     |    24|
|6     |LUT6     |   180|
|7     |FDRE     |    32|
|8     |FDSE     |    24|
|9     |IBUF     |   138|
|10    |OBUF     |   136|
+------+---------+------+

Report Instance Areas: 
+------+----------+----------------+------+
|      |Instance  |Module          |Cells |
+------+----------+----------------+------+
|1     |top       |                |   627|
|2     |  MA_a    |MatArbiter4X4   |    64|
|3     |  MA_b    |MatArbiter4X4_0 |    64|
|4     |  MA_c    |MatArbiter4X4_1 |    64|
|5     |  MA_d    |MatArbiter4X4_2 |    64|
|6     |  fifo_a0 |FIFO36W36       |     4|
|7     |  fifo_a1 |FIFO36W36_3     |     3|
|8     |  fifo_a2 |FIFO36W36_4     |     3|
|9     |  fifo_a3 |FIFO36W36_5     |     3|
|10    |  fifo_b0 |FIFO36W36_6     |     3|
|11    |  fifo_b1 |FIFO36W36_7     |     4|
|12    |  fifo_b2 |FIFO36W36_8     |     3|
|13    |  fifo_b3 |FIFO36W36_9     |     3|
|14    |  fifo_c0 |FIFO36W36_10    |     3|
|15    |  fifo_c1 |FIFO36W36_11    |     3|
|16    |  fifo_c2 |FIFO36W36_12    |     3|
|17    |  fifo_c3 |FIFO36W36_13    |     4|
|18    |  fifo_d0 |FIFO36W36_14    |     3|
|19    |  fifo_d1 |FIFO36W36_15    |     3|
|20    |  fifo_d2 |FIFO36W36_16    |     4|
|21    |  fifo_d3 |FIFO36W36_17    |     3|
+------+----------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3286.875 ; gain = 861.262 ; free physical = 14367 ; free virtual = 78167
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3286.875 ; gain = 861.262 ; free physical = 14370 ; free virtual = 78170
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3286.883 ; gain = 861.262 ; free physical = 14370 ; free virtual = 78170
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3297.844 ; gain = 0.000 ; free physical = 14455 ; free virtual = 78254
INFO: [Netlist 29-17] Analyzing 139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3404.465 ; gain = 0.000 ; free physical = 14349 ; free virtual = 78148
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 139 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 138 instances

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3404.465 ; gain = 978.961 ; free physical = 14494 ; free virtual = 78293
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/chunyou/Xilinx/GraphHBM/UTIL_IP/Sw4X4_FIFO36/Sw4X4_FIFO36.runs/synth_1/Sw4X4_FIFO36.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Sw4X4_FIFO36_utilization_synth.rpt -pb Sw4X4_FIFO36_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep 29 18:39:00 2021...
