Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Fri Apr 29 12:40:42 2016
| Host         : XHDVENKATE30 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file fir_timing_summary_routed.rpt -rpx fir_timing_summary_routed.rpx
| Design       : fir
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 52 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.943        0.000                      0                  888        0.094        0.000                      0                  888        4.232        0.000                       0                   280  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              5.943        0.000                      0                  888        0.094        0.000                      0                  888        4.232        0.000                       0                   280  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 tmp_5_fu_171_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_pn_reg_122_reg__0/PCIN[0]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 3.001ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 11.216 - 10.000 ) 
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.349     1.349    ap_clk
    DSP48_X0Y66          DSP48E1                                      r  tmp_5_fu_171_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[0])
                                                      3.001     4.350 r  tmp_5_fu_171_p2/PCOUT[0]
                         net (fo=1, routed)           0.000     4.350    tmp_5_fu_171_p2_n_155
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/PCIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.216    11.216    ap_clk
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/CLK
                         clock pessimism              0.107    11.323    
                         clock uncertainty           -0.035    11.287    
    DSP48_X0Y67          DSP48E1 (Setup_dsp48e1_CLK_PCIN[0])
                                                     -0.995    10.292    p_pn_reg_122_reg__0
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 tmp_5_fu_171_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_pn_reg_122_reg__0/PCIN[10]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 3.001ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 11.216 - 10.000 ) 
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.349     1.349    ap_clk
    DSP48_X0Y66          DSP48E1                                      r  tmp_5_fu_171_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[10])
                                                      3.001     4.350 r  tmp_5_fu_171_p2/PCOUT[10]
                         net (fo=1, routed)           0.000     4.350    tmp_5_fu_171_p2_n_145
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/PCIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.216    11.216    ap_clk
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/CLK
                         clock pessimism              0.107    11.323    
                         clock uncertainty           -0.035    11.287    
    DSP48_X0Y67          DSP48E1 (Setup_dsp48e1_CLK_PCIN[10])
                                                     -0.995    10.292    p_pn_reg_122_reg__0
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 tmp_5_fu_171_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_pn_reg_122_reg__0/PCIN[11]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 3.001ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 11.216 - 10.000 ) 
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.349     1.349    ap_clk
    DSP48_X0Y66          DSP48E1                                      r  tmp_5_fu_171_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[11])
                                                      3.001     4.350 r  tmp_5_fu_171_p2/PCOUT[11]
                         net (fo=1, routed)           0.000     4.350    tmp_5_fu_171_p2_n_144
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/PCIN[11]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.216    11.216    ap_clk
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/CLK
                         clock pessimism              0.107    11.323    
                         clock uncertainty           -0.035    11.287    
    DSP48_X0Y67          DSP48E1 (Setup_dsp48e1_CLK_PCIN[11])
                                                     -0.995    10.292    p_pn_reg_122_reg__0
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 tmp_5_fu_171_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_pn_reg_122_reg__0/PCIN[12]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 3.001ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 11.216 - 10.000 ) 
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.349     1.349    ap_clk
    DSP48_X0Y66          DSP48E1                                      r  tmp_5_fu_171_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[12])
                                                      3.001     4.350 r  tmp_5_fu_171_p2/PCOUT[12]
                         net (fo=1, routed)           0.000     4.350    tmp_5_fu_171_p2_n_143
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/PCIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.216    11.216    ap_clk
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/CLK
                         clock pessimism              0.107    11.323    
                         clock uncertainty           -0.035    11.287    
    DSP48_X0Y67          DSP48E1 (Setup_dsp48e1_CLK_PCIN[12])
                                                     -0.995    10.292    p_pn_reg_122_reg__0
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 tmp_5_fu_171_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_pn_reg_122_reg__0/PCIN[13]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 3.001ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 11.216 - 10.000 ) 
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.349     1.349    ap_clk
    DSP48_X0Y66          DSP48E1                                      r  tmp_5_fu_171_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[13])
                                                      3.001     4.350 r  tmp_5_fu_171_p2/PCOUT[13]
                         net (fo=1, routed)           0.000     4.350    tmp_5_fu_171_p2_n_142
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/PCIN[13]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.216    11.216    ap_clk
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/CLK
                         clock pessimism              0.107    11.323    
                         clock uncertainty           -0.035    11.287    
    DSP48_X0Y67          DSP48E1 (Setup_dsp48e1_CLK_PCIN[13])
                                                     -0.995    10.292    p_pn_reg_122_reg__0
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 tmp_5_fu_171_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_pn_reg_122_reg__0/PCIN[14]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 3.001ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 11.216 - 10.000 ) 
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.349     1.349    ap_clk
    DSP48_X0Y66          DSP48E1                                      r  tmp_5_fu_171_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[14])
                                                      3.001     4.350 r  tmp_5_fu_171_p2/PCOUT[14]
                         net (fo=1, routed)           0.000     4.350    tmp_5_fu_171_p2_n_141
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/PCIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.216    11.216    ap_clk
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/CLK
                         clock pessimism              0.107    11.323    
                         clock uncertainty           -0.035    11.287    
    DSP48_X0Y67          DSP48E1 (Setup_dsp48e1_CLK_PCIN[14])
                                                     -0.995    10.292    p_pn_reg_122_reg__0
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 tmp_5_fu_171_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_pn_reg_122_reg__0/PCIN[15]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 3.001ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 11.216 - 10.000 ) 
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.349     1.349    ap_clk
    DSP48_X0Y66          DSP48E1                                      r  tmp_5_fu_171_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[15])
                                                      3.001     4.350 r  tmp_5_fu_171_p2/PCOUT[15]
                         net (fo=1, routed)           0.000     4.350    tmp_5_fu_171_p2_n_140
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/PCIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.216    11.216    ap_clk
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/CLK
                         clock pessimism              0.107    11.323    
                         clock uncertainty           -0.035    11.287    
    DSP48_X0Y67          DSP48E1 (Setup_dsp48e1_CLK_PCIN[15])
                                                     -0.995    10.292    p_pn_reg_122_reg__0
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 tmp_5_fu_171_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_pn_reg_122_reg__0/PCIN[16]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 3.001ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 11.216 - 10.000 ) 
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.349     1.349    ap_clk
    DSP48_X0Y66          DSP48E1                                      r  tmp_5_fu_171_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[16])
                                                      3.001     4.350 r  tmp_5_fu_171_p2/PCOUT[16]
                         net (fo=1, routed)           0.000     4.350    tmp_5_fu_171_p2_n_139
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/PCIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.216    11.216    ap_clk
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/CLK
                         clock pessimism              0.107    11.323    
                         clock uncertainty           -0.035    11.287    
    DSP48_X0Y67          DSP48E1 (Setup_dsp48e1_CLK_PCIN[16])
                                                     -0.995    10.292    p_pn_reg_122_reg__0
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 tmp_5_fu_171_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_pn_reg_122_reg__0/PCIN[17]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 3.001ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 11.216 - 10.000 ) 
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.349     1.349    ap_clk
    DSP48_X0Y66          DSP48E1                                      r  tmp_5_fu_171_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[17])
                                                      3.001     4.350 r  tmp_5_fu_171_p2/PCOUT[17]
                         net (fo=1, routed)           0.000     4.350    tmp_5_fu_171_p2_n_138
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/PCIN[17]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.216    11.216    ap_clk
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/CLK
                         clock pessimism              0.107    11.323    
                         clock uncertainty           -0.035    11.287    
    DSP48_X0Y67          DSP48E1 (Setup_dsp48e1_CLK_PCIN[17])
                                                     -0.995    10.292    p_pn_reg_122_reg__0
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 tmp_5_fu_171_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p_pn_reg_122_reg__0/PCIN[18]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.001ns  (logic 3.001ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.216ns = ( 11.216 - 10.000 ) 
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.349     1.349    ap_clk
    DSP48_X0Y66          DSP48E1                                      r  tmp_5_fu_171_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y66          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[18])
                                                      3.001     4.350 r  tmp_5_fu_171_p2/PCOUT[18]
                         net (fo=1, routed)           0.000     4.350    tmp_5_fu_171_p2_n_137
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/PCIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=279, unset)          1.216    11.216    ap_clk
    DSP48_X0Y67          DSP48E1                                      r  p_pn_reg_122_reg__0/CLK
                         clock pessimism              0.107    11.323    
                         clock uncertainty           -0.035    11.287    
    DSP48_X0Y67          DSP48E1 (Setup_dsp48e1_CLK_PCIN[18])
                                                     -0.995    10.292    p_pn_reg_122_reg__0
  -------------------------------------------------------------------
                         required time                         10.292    
                         arrival time                          -4.350    
  -------------------------------------------------------------------
                         slack                                  5.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 x_read_reg_182_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_U/fir_shift_reg_ram_U/q0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.584     0.584    ap_clk
    SLICE_X13Y170        FDRE                                         r  x_read_reg_182_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y170        FDRE (Prop_fdre_C_Q)         0.100     0.684 r  x_read_reg_182_reg[15]/Q
                         net (fo=2, routed)           0.064     0.748    shift_reg_U/fir_shift_reg_ram_U/x_read_reg_182_reg[31][15]
    SLICE_X12Y170        LUT5 (Prop_lut5_I3_O)        0.028     0.776 r  shift_reg_U/fir_shift_reg_ram_U/q0[15]_i_1/O
                         net (fo=2, routed)           0.000     0.776    shift_reg_U/fir_shift_reg_ram_U/p_0_in[15]
    SLICE_X12Y170        FDRE                                         r  shift_reg_U/fir_shift_reg_ram_U/q0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.781     0.781    shift_reg_U/fir_shift_reg_ram_U/ap_clk
    SLICE_X12Y170        FDRE                                         r  shift_reg_U/fir_shift_reg_ram_U/q0_reg[15]/C
                         clock pessimism             -0.186     0.595    
    SLICE_X12Y170        FDRE (Hold_fdre_C_D)         0.087     0.682    shift_reg_U/fir_shift_reg_ram_U/q0_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.776    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 x_read_reg_182_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shift_reg_U/fir_shift_reg_ram_U/q0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.889%)  route 0.110ns (46.111%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.585     0.585    ap_clk
    SLICE_X9Y168         FDRE                                         r  x_read_reg_182_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y168         FDRE (Prop_fdre_C_Q)         0.100     0.685 r  x_read_reg_182_reg[10]/Q
                         net (fo=2, routed)           0.110     0.795    shift_reg_U/fir_shift_reg_ram_U/x_read_reg_182_reg[31][10]
    SLICE_X10Y168        LUT5 (Prop_lut5_I3_O)        0.028     0.823 r  shift_reg_U/fir_shift_reg_ram_U/q0[10]_i_1/O
                         net (fo=2, routed)           0.000     0.823    shift_reg_U/fir_shift_reg_ram_U/p_0_in[10]
    SLICE_X10Y168        FDRE                                         r  shift_reg_U/fir_shift_reg_ram_U/q0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.785     0.785    shift_reg_U/fir_shift_reg_ram_U/ap_clk
    SLICE_X10Y168        FDRE                                         r  shift_reg_U/fir_shift_reg_ram_U/q0_reg[10]/C
                         clock pessimism             -0.169     0.616    
    SLICE_X10Y168        FDRE (Hold_fdre_C_D)         0.087     0.703    shift_reg_U/fir_shift_reg_ram_U/q0_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.823    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 fir_fir_io_s_axi_U/int_x_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fir_io_s_axi_U/rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.416%)  route 0.103ns (44.584%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.584     0.584    fir_fir_io_s_axi_U/ap_clk
    SLICE_X9Y170         FDRE                                         r  fir_fir_io_s_axi_U/int_x_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y170         FDRE (Prop_fdre_C_Q)         0.100     0.684 r  fir_fir_io_s_axi_U/int_x_reg[10]/Q
                         net (fo=3, routed)           0.103     0.787    fir_fir_io_s_axi_U/x_read_reg_182_reg[31][10]
    SLICE_X8Y169         LUT5 (Prop_lut5_I4_O)        0.028     0.815 r  fir_fir_io_s_axi_U/rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     0.815    fir_fir_io_s_axi_U/rdata[10]_i_1_n_2
    SLICE_X8Y169         FDRE                                         r  fir_fir_io_s_axi_U/rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.784     0.784    fir_fir_io_s_axi_U/ap_clk
    SLICE_X8Y169         FDRE                                         r  fir_fir_io_s_axi_U/rdata_reg[10]/C
                         clock pessimism             -0.188     0.596    
    SLICE_X8Y169         FDRE (Hold_fdre_C_D)         0.087     0.683    fir_fir_io_s_axi_U/rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 acc_reg_97_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fir_io_s_axi_U/int_y_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.730%)  route 0.105ns (51.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.585     0.585    ap_clk
    SLICE_X11Y168        FDRE                                         r  acc_reg_97_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y168        FDRE (Prop_fdre_C_Q)         0.100     0.685 r  acc_reg_97_reg[13]/Q
                         net (fo=2, routed)           0.105     0.790    fir_fir_io_s_axi_U/acc_reg_97_reg[31][13]
    SLICE_X10Y169        FDRE                                         r  fir_fir_io_s_axi_U/int_y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.784     0.784    fir_fir_io_s_axi_U/ap_clk
    SLICE_X10Y169        FDRE                                         r  fir_fir_io_s_axi_U/int_y_reg[13]/C
                         clock pessimism             -0.188     0.596    
    SLICE_X10Y169        FDRE (Hold_fdre_C_D)         0.059     0.655    fir_fir_io_s_axi_U/int_y_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 acc_reg_97_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fir_io_s_axi_U/int_y_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.730%)  route 0.105ns (51.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.584     0.584    ap_clk
    SLICE_X11Y170        FDRE                                         r  acc_reg_97_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y170        FDRE (Prop_fdre_C_Q)         0.100     0.684 r  acc_reg_97_reg[21]/Q
                         net (fo=2, routed)           0.105     0.789    fir_fir_io_s_axi_U/acc_reg_97_reg[31][21]
    SLICE_X10Y171        FDRE                                         r  fir_fir_io_s_axi_U/int_y_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.782     0.782    fir_fir_io_s_axi_U/ap_clk
    SLICE_X10Y171        FDRE                                         r  fir_fir_io_s_axi_U/int_y_reg[21]/C
                         clock pessimism             -0.188     0.594    
    SLICE_X10Y171        FDRE (Hold_fdre_C_D)         0.059     0.653    fir_fir_io_s_axi_U/int_y_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 fir_fir_io_s_axi_U/int_x_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x_read_reg_182_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.211%)  route 0.112ns (52.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.782ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.186ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.584     0.584    fir_fir_io_s_axi_U/ap_clk
    SLICE_X15Y170        FDRE                                         r  fir_fir_io_s_axi_U/int_x_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y170        FDRE (Prop_fdre_C_Q)         0.100     0.684 r  fir_fir_io_s_axi_U/int_x_reg[24]/Q
                         net (fo=3, routed)           0.112     0.796    x[24]
    SLICE_X14Y169        FDRE                                         r  x_read_reg_182_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.782     0.782    ap_clk
    SLICE_X14Y169        FDRE                                         r  x_read_reg_182_reg[24]/C
                         clock pessimism             -0.186     0.596    
    SLICE_X14Y169        FDRE (Hold_fdre_C_D)         0.059     0.655    x_read_reg_182_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.796    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 acc_reg_97_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fir_io_s_axi_U/int_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.685%)  route 0.105ns (51.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.787ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.587     0.587    ap_clk
    SLICE_X11Y167        FDRE                                         r  acc_reg_97_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_fdre_C_Q)         0.100     0.687 r  acc_reg_97_reg[9]/Q
                         net (fo=2, routed)           0.105     0.792    fir_fir_io_s_axi_U/acc_reg_97_reg[31][9]
    SLICE_X10Y166        FDRE                                         r  fir_fir_io_s_axi_U/int_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.787     0.787    fir_fir_io_s_axi_U/ap_clk
    SLICE_X10Y166        FDRE                                         r  fir_fir_io_s_axi_U/int_y_reg[9]/C
                         clock pessimism             -0.188     0.599    
    SLICE_X10Y166        FDRE (Hold_fdre_C_D)         0.045     0.644    fir_fir_io_s_axi_U/int_y_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.792    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 fir_fir_io_s_axi_U/int_x_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fir_io_s_axi_U/rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.155ns (58.299%)  route 0.111ns (41.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.783ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.584     0.584    fir_fir_io_s_axi_U/ap_clk
    SLICE_X9Y170         FDRE                                         r  fir_fir_io_s_axi_U/int_x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y170         FDRE (Prop_fdre_C_Q)         0.091     0.675 r  fir_fir_io_s_axi_U/int_x_reg[12]/Q
                         net (fo=3, routed)           0.111     0.786    fir_fir_io_s_axi_U/x_read_reg_182_reg[31][12]
    SLICE_X10Y170        LUT5 (Prop_lut5_I4_O)        0.064     0.850 r  fir_fir_io_s_axi_U/rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     0.850    fir_fir_io_s_axi_U/rdata[12]_i_1_n_2
    SLICE_X10Y170        FDRE                                         r  fir_fir_io_s_axi_U/rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.783     0.783    fir_fir_io_s_axi_U/ap_clk
    SLICE_X10Y170        FDRE                                         r  fir_fir_io_s_axi_U/rdata_reg[12]/C
                         clock pessimism             -0.169     0.614    
    SLICE_X10Y170        FDRE (Hold_fdre_C_D)         0.087     0.701    fir_fir_io_s_axi_U/rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 acc_reg_97_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fir_io_s_axi_U/int_y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (47.005%)  route 0.113ns (52.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.786ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.169ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.587     0.587    ap_clk
    SLICE_X11Y167        FDRE                                         r  acc_reg_97_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y167        FDRE (Prop_fdre_C_Q)         0.100     0.687 r  acc_reg_97_reg[8]/Q
                         net (fo=2, routed)           0.113     0.800    fir_fir_io_s_axi_U/acc_reg_97_reg[31][8]
    SLICE_X8Y167         FDRE                                         r  fir_fir_io_s_axi_U/int_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.786     0.786    fir_fir_io_s_axi_U/ap_clk
    SLICE_X8Y167         FDRE                                         r  fir_fir_io_s_axi_U/int_y_reg[8]/C
                         clock pessimism             -0.169     0.617    
    SLICE_X8Y167         FDRE (Hold_fdre_C_D)         0.032     0.649    fir_fir_io_s_axi_U/int_y_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 fir_fir_io_s_axi_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fir_fir_io_s_axi_U/int_ier_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.146ns (65.177%)  route 0.078ns (34.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.619     0.619    fir_fir_io_s_axi_U/ap_clk
    SLICE_X6Y165         FDRE                                         r  fir_fir_io_s_axi_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y165         FDRE (Prop_fdre_C_Q)         0.118     0.737 r  fir_fir_io_s_axi_U/waddr_reg[2]/Q
                         net (fo=7, routed)           0.078     0.815    fir_fir_io_s_axi_U/waddr_reg_n_2_[2]
    SLICE_X7Y165         LUT6 (Prop_lut6_I2_O)        0.028     0.843 r  fir_fir_io_s_axi_U/int_ier[1]_i_1/O
                         net (fo=1, routed)           0.000     0.843    fir_fir_io_s_axi_U/int_ier[1]_i_1_n_2
    SLICE_X7Y165         FDRE                                         r  fir_fir_io_s_axi_U/int_ier_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=279, unset)          0.819     0.819    fir_fir_io_s_axi_U/ap_clk
    SLICE_X7Y165         FDRE                                         r  fir_fir_io_s_axi_U/int_ier_reg[1]/C
                         clock pessimism             -0.188     0.631    
    SLICE_X7Y165         FDRE (Hold_fdre_C_D)         0.060     0.691    fir_fir_io_s_axi_U/int_ier_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.772         10.000      7.228      DSP48_X0Y67    p_pn_reg_122_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.538         10.000      8.462      DSP48_X0Y66    tmp_5_fu_171_p2/CLK
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X13Y170  x_read_reg_182_reg[20]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X13Y170  x_read_reg_182_reg[23]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X14Y169  x_read_reg_182_reg[26]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X14Y169  x_read_reg_182_reg[27]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X13Y170  x_read_reg_182_reg[28]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X17Y170  x_read_reg_182_reg[30]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X14Y169  x_read_reg_182_reg[31]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X15Y166  x_read_reg_182_reg[5]/C
Low Pulse Width   Fast    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X12Y168  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X12Y168  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X12Y168  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X12Y168  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X12Y171  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_13_13/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X12Y171  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_14_14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X12Y171  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_15_15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X12Y171  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X16Y166  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X16Y166  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_18_18/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X16Y169  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_24_24/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X16Y169  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_25_25/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X16Y169  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_26_26/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X16Y169  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_27_27/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X12Y168  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X12Y168  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X12Y168  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X12Y168  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X12Y168  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            0.768         5.000       4.232      SLICE_X12Y168  shift_reg_U/fir_shift_reg_ram_U/ram_reg_0_15_11_11/SP/CLK



