################################################################################
##
## This file describes hardware specific parameters of device CYT4DNJBQS.
##
## Generation time: 2021-07-19 03:14:05
## Generator version: HOBTO FW Generator version 1.6.0.601.
## SASgen revision: 2.8.0
## Generation sources (traceability):
## - MXS40-IP-SFLASH-TVIIC2D6M.xlsm           06/11/2021 05:04:39 PM +0000  rev.369224
## - MXS40-IP-PERI.xlsm                       06/02/2021 05:41:05 PM +0000  rev.367549
## - MXS40-IP-CPUSS-M7.xlsm                   06/08/2021 01:50:13 PM +0000  rev.368469
## - MXS40-IP-CRYPTO.xlsm                     06/02/2021 12:40:52 AM +0000  rev.367392
## - MXS40-IP-FAULT.xlsm                      06/03/2021 07:14:53 AM +0000  rev.367652
## - MXS40-IP-IPC.xlsm                        06/03/2021 07:42:13 AM +0000  rev.367662
## - MXS40-IP-PROT.xlsm                       06/03/2021 07:42:13 AM +0000  rev.367662
## - MXS40-IP-FLASHC-M4.xlsm                  06/03/2021 07:15:58 AM +0000  rev.367653
## - MXS40-IP-SRSS.xlsm                       06/10/2021 04:08:27 PM +0000  rev.368927
## - MXS40-IP-DW.xlsm                         06/02/2021 12:40:52 AM +0000  rev.367392
## - MXS40-IP-DMAC.xlsm                       06/02/2021 12:40:52 AM +0000  rev.367392
## - MXS40-IP-AXI_DMAC.xlsm                   05/26/2021 06:27:44 AM +0000  rev.366247
## - MXS40-IP-EFUSE-TVIIC2D6M.xlsm            12/16/2020 06:53:14 PM +0000  rev.342711
## - MXS40-IP-DFT.xlsm                        06/03/2021 06:48:52 AM +0000  rev.367644
## - MXS40-IP-IOSS.xlsm                       06/09/2021 03:44:08 AM +0000  rev.368592
## - MXS40-IP-SMARTIO.xlsm                    06/03/2021 07:42:13 AM +0000  rev.367662
## - MXS40-IP-TCPWM.xlsm                      06/03/2021 07:42:13 AM +0000  rev.367662
## - MXS40-IP-EVTGEN.xlsm                     06/02/2021 12:40:52 AM +0000  rev.367392
## - MXS40-IP-SMIF.xlsm                       06/03/2021 07:42:13 AM +0000  rev.367662
## - MXS40-IP-ETH.xlsm                        06/09/2021 05:38:30 AM +0000  rev.368606
## - MXS40-IP-LIN.xlsm                        06/03/2021 07:42:13 AM +0000  rev.367662
## - MXS40-IP-CXPI.xlsm                       11/19/2020 04:41:11 AM +0000  rev.338530
## - MXS40-IP-CANFD.xlsm                      06/14/2021 02:47:08 AM +0000  rev.369311
## - MXS40-IP-SCB.xlsm                        06/03/2021 07:42:13 AM +0000  rev.367662
## - MXS40-IP-TDM.2.0.xlsm                    01/22/2021 07:11:04 AM +0000  rev.346729
## - MXS40-IP-SG.xlsm                         11/19/2020 08:12:02 AM +0000  rev.338596
## - MXS40-IP-PWM.xlsm                        11/19/2020 07:28:39 AM +0000  rev.338586
## - MXS40-IP-DAC.xlsm                        08/19/2020 02:44:18 PM +0000  rev.324856
## - MXS40-IP-MIXER.xlsm                      11/19/2020 06:29:11 AM +0000  rev.338571
## - MXS40-IP-PASS.xlsm                       06/03/2021 07:42:13 AM +0000  rev.367662
## - MXS40-IP-VIDEOSS.xlsm                    03/16/2021 11:08:33 AM +0000  rev.354440
## - MXS40-IP-MIPICSI.xlsm                    09/01/2020 03:18:43 PM +0000  rev.326986
## - MXS40-IP-INFRA.xlsm                      03/26/2020 04:06:54 PM +0000  rev.299243
## - MXS40-IP-MXSRSSTK.xlsm                   10/22/2020 10:16:57 PM +0000  rev.334376
## - MXS40-IP-JPEGDEC.xlsm                    10/27/2020 02:59:24 AM +0000  rev.334824
## - MXS40-IP-SYSTEM-M7.xlsm                  06/03/2021 07:42:13 AM +0000  rev.367662
## - ../../sas_data/mxs40/MXS40-Product-TVIIC2D6M.xlsm 06/08/2021 05:10:44 AM +0000  rev.368344
##
## MPN Hash                       : 2B80F4B281ECA282C3327D4E5C61AC56972F5A796C0061D0E90F9A4A971DFEA1
## Product File Hash              : FFCF66C5E664321EEE26DA53D3DE77B24F76036E2763F113A55F20284488DB55
## Unrolled reg map File Hash     : C4274BB2DE8B68A9DBD250B85C8214001F2DF3FEDD5001780AE9C0F95F6C5604
## Not Unrolled reg map File Hash : F9AE31A8A16729ED1303FA557E6AAF2D782E7891FE4B20E1B37646D2944D00ED
##
## Do not edit this file manually.
## Any change might compromise the safety integrity level of
## the software partition it is contained in.
## 
## (c) 2017-2022, Cypress Semiconductor Corporation (an Infineon company) or
## an affiliate of Cypress Semiconductor Corporation.  All rights reserved.
## This software, including source code, documentation and related materials
## ("Software") is owned by Cypress Semiconductor Corporation or one of
## its affiliates ("Cypress") and is protected by and subject to worldwide
## patent protection (United States and foreign), United States copyright laws
## and international treaty provisions.  Therefore, you may use this Software
## only as provided in the license agreement accompanying the software package
## from which you obtained this Software ("EULA").
## If no EULA applies, Cypress hereby grants you a personal, non-exclusive,
## non-transferable license to copy, modify,
## and compile the Software source code solely for use in connection
## with Cypress's integrated circuit products.
## Any reproduction, modification, translation, compilation,
## or representation of this Software except as specified above is prohibited
## without the express written permission of Cypress.
## Disclaimer: THIS SOFTWARE IS PROVIDED AS-IS, WITH NO WARRANTY OF ANY KIND,
## EXPRESS OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, NONINFRINGEMENT,
## IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.
## Cypress reserves the right to make changes to the Software without notice.
## Cypress does not assume any liability arising out of the application or
## use of the Software or any product or circuit described in the Software.
## Cypress does not authorize its products for use in any products
## where a malfunction or failure of the Cypress product may reasonably be
## expected to result in significant property damage,
## injury or death ("High Risk Product"). By including Cypress's product
## in a High Risk Product, the manufacturer of such system or application
## assumes all risk of such use and in doing so agrees to indemnify Cypress
## against all liability.
##
################################################################################


################################################################################
#
# AXI
#
AXI.dmac.0.interrupts.0:280
AXI.dmac.0.interrupts.1:281
AXI.dmac.0.interrupts.2:282
AXI.dmac.0.interrupts.3:283

################################################################################
#
# AXI_DMAC
#
AXI_DMAC.regBaseAddr:0x402B0000
AXI_DMAC.0.trigg.FROM.AXI_DMAC.0.TR_OUT.signals:AXI_DMAC_0_TR_IN_0,AXI_DMAC_0_TR_IN_1,AXI_DMAC_0_TR_IN_2,AXI_DMAC_0_TR_IN_3
AXI_DMAC.0.trigg.FROM.CPUSS.ZERO.signals:AXI_DMAC_0_TR_IN_0,AXI_DMAC_0_TR_IN_1,AXI_DMAC_0_TR_IN_2,AXI_DMAC_0_TR_IN_3
AXI_DMAC.0.trigg.FROM.TCPWM.0.TR_OUT0.signals:AXI_DMAC_0_TR_IN_0,AXI_DMAC_0_TR_IN_1,AXI_DMAC_0_TR_IN_2,AXI_DMAC_0_TR_IN_3
AXI_DMAC.0.trigg.INPUT.TR_IN.0.signal:AXI_DMAC_0_TR_IN_0
AXI_DMAC.0.trigg.INPUT.TR_IN.1.signal:AXI_DMAC_0_TR_IN_1
AXI_DMAC.0.trigg.INPUT.TR_IN.2.signal:AXI_DMAC_0_TR_IN_2
AXI_DMAC.0.trigg.INPUT.TR_IN.3.signal:AXI_DMAC_0_TR_IN_3
AXI_DMAC.0.trigg.OUTPUT.TR_OUT.0.signal:AXI_DMAC_0_TR_OUT_0
AXI_DMAC.0.trigg.OUTPUT.TR_OUT.1.signal:AXI_DMAC_0_TR_OUT_1
AXI_DMAC.0.trigg.OUTPUT.TR_OUT.2.signal:AXI_DMAC_0_TR_OUT_2
AXI_DMAC.0.trigg.OUTPUT.TR_OUT.3.signal:AXI_DMAC_0_TR_OUT_3
AXI_DMAC.0.trigg.TO.AXI_DMAC.0.TR_IN.signals:AXI_DMAC_0_TR_OUT_0,AXI_DMAC_0_TR_OUT_1,AXI_DMAC_0_TR_OUT_2,AXI_DMAC_0_TR_OUT_3
AXI_DMAC.0.trigg.TO.CPUSS.DMAC_TR_IN.signals:AXI_DMAC_0_TR_OUT_0,AXI_DMAC_0_TR_OUT_1,AXI_DMAC_0_TR_OUT_2,AXI_DMAC_0_TR_OUT_3
AXI_DMAC.0.trigg.TO.CPUSS.DW1_TR_IN.signals:AXI_DMAC_0_TR_OUT_0,AXI_DMAC_0_TR_OUT_1,AXI_DMAC_0_TR_OUT_2,AXI_DMAC_0_TR_OUT_3
AXI_DMAC.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:AXI_DMAC_0_TR_OUT_0,AXI_DMAC_0_TR_OUT_1,AXI_DMAC_0_TR_OUT_2,AXI_DMAC_0_TR_OUT_3
AXI_DMAC.0.trigg.TO.TR_GROUP.9.INPUT.signals:AXI_DMAC_0_TR_OUT_0,AXI_DMAC_0_TR_OUT_1,AXI_DMAC_0_TR_OUT_2,AXI_DMAC_0_TR_OUT_3
AXI_DMAC.AXI_DMAC_CH.instances:0,1,2,3
AXI_DMAC.CH_NR:4
AXI_DMAC.DdcName:mxaxidmac
AXI_DMAC.ID_WIDTH:12
AXI_DMAC.SW_TR_PRESENT:1
AXI_DMAC.VersionSuffix:

################################################################################
#
# BACKUP
#
BACKUP.regBaseAddr:0x40270000
BACKUP.DdcName:mxs40srss_ver3
BACKUP.VersionSuffix:_ver3p3

################################################################################
#
# CANFD
#
CANFD.instances:0,1
CANFD.0.interrupt0:86
CANFD.0.interrupt1:87
CANFD.0.interrupts0.0:90
CANFD.0.interrupts0.1:91
CANFD.0.interrupts1.0:96
CANFD.0.interrupts1.1:97
CANFD.0.pins.TTCAN_RX:CANFD_0_TTCAN_RX_0,CANFD_0_TTCAN_RX_1
CANFD.0.pins.TTCAN_TX:CANFD_0_TTCAN_TX_0,CANFD_0_TTCAN_TX_1
CANFD.0.regBaseAddr:0x40520000
CANFD.0.trigg.FROM.CANFD.0.TR_TMP_RTP_OUT.signals:CANFD_0_TR_EVT_SWT_IN_0,CANFD_0_TR_EVT_SWT_IN_1
CANFD.0.trigg.FROM.CANFD.1.TR_TMP_RTP_OUT.signals:CANFD_0_TR_EVT_SWT_IN_0,CANFD_0_TR_EVT_SWT_IN_1
CANFD.0.trigg.FROM.CPUSS.DW0_TR_OUT.signals:CANFD_0_TR_DBG_DMA_ACK_0,CANFD_0_TR_DBG_DMA_ACK_1
CANFD.0.trigg.FROM.CPUSS.ZERO.signals:CANFD_0_TR_EVT_SWT_IN_0,CANFD_0_TR_EVT_SWT_IN_1
CANFD.0.trigg.INPUT.TR_DBG_DMA_ACK.0.signal:CANFD_0_TR_DBG_DMA_ACK_0
CANFD.0.trigg.INPUT.TR_DBG_DMA_ACK.1.signal:CANFD_0_TR_DBG_DMA_ACK_1
CANFD.0.trigg.INPUT.TR_EVT_SWT_IN.0.signal:CANFD_0_TR_EVT_SWT_IN_0
CANFD.0.trigg.INPUT.TR_EVT_SWT_IN.1.signal:CANFD_0_TR_EVT_SWT_IN_1
CANFD.0.trigg.OUTPUT.TR_DBG_DMA_REQ.0.signal:CANFD_0_TR_DBG_DMA_REQ_0
CANFD.0.trigg.OUTPUT.TR_DBG_DMA_REQ.1.signal:CANFD_0_TR_DBG_DMA_REQ_1
CANFD.0.trigg.OUTPUT.TR_FIFO0.0.signal:CANFD_0_TR_FIFO0_0
CANFD.0.trigg.OUTPUT.TR_FIFO0.1.signal:CANFD_0_TR_FIFO0_1
CANFD.0.trigg.OUTPUT.TR_FIFO1.0.signal:CANFD_0_TR_FIFO1_0
CANFD.0.trigg.OUTPUT.TR_FIFO1.1.signal:CANFD_0_TR_FIFO1_1
CANFD.0.trigg.OUTPUT.TR_TMP_RTP_OUT.0.signal:CANFD_0_TR_TMP_RTP_OUT_0
CANFD.0.trigg.OUTPUT.TR_TMP_RTP_OUT.1.signal:CANFD_0_TR_TMP_RTP_OUT_1
CANFD.0.trigg.TO.CANFD.0.TR_EVT_SWT_IN.signals:CANFD_0_TR_TMP_RTP_OUT_0,CANFD_0_TR_TMP_RTP_OUT_1
CANFD.0.trigg.TO.CANFD.1.TR_EVT_SWT_IN.signals:CANFD_0_TR_TMP_RTP_OUT_0,CANFD_0_TR_TMP_RTP_OUT_1
CANFD.0.trigg.TO.CPUSS.DW0_TR_IN.signals:CANFD_0_TR_DBG_DMA_REQ_0,CANFD_0_TR_DBG_DMA_REQ_1,CANFD_0_TR_FIFO0_0,CANFD_0_TR_FIFO0_1,CANFD_0_TR_FIFO1_0,CANFD_0_TR_FIFO1_1,CANFD_0_TR_TMP_RTP_OUT_0,CANFD_0_TR_TMP_RTP_OUT_1
CANFD.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:CANFD_0_TR_DBG_DMA_REQ_0,CANFD_0_TR_DBG_DMA_REQ_1,CANFD_0_TR_FIFO0_0,CANFD_0_TR_FIFO0_1,CANFD_0_TR_FIFO1_0,CANFD_0_TR_FIFO1_1,CANFD_0_TR_TMP_RTP_OUT_0,CANFD_0_TR_TMP_RTP_OUT_1
CANFD.0.trigg.TO.TR_GROUP.9.INPUT.signals:CANFD_0_TR_DBG_DMA_REQ_0,CANFD_0_TR_DBG_DMA_REQ_1,CANFD_0_TR_FIFO0_0,CANFD_0_TR_FIFO0_1,CANFD_0_TR_FIFO1_0,CANFD_0_TR_FIFO1_1,CANFD_0_TR_TMP_RTP_OUT_0,CANFD_0_TR_TMP_RTP_OUT_1
CANFD.0.CAN_NR:2
CANFD.0.CANFD_CH.instances:0,1
CANFD.0.CLOCK_CAN.0:PCLK_CANFD0_CLOCK_CAN0
CANFD.0.CLOCK_CAN.1:PCLK_CANFD0_CLOCK_CAN1
CANFD.0.ECC_ADDR_PRESENT:1
CANFD.0.ECC_PRESENT:1
CANFD.0.MRAM_ADDR_WIDTH:12
CANFD.0.MRAM_SIZE:16
CANFD.0.TS_PRESENT:1
CANFD.1.interrupt0:88
CANFD.1.interrupt1:89
CANFD.1.interrupts0.0:102
CANFD.1.interrupts0.1:103
CANFD.1.interrupts1.0:108
CANFD.1.interrupts1.1:109
CANFD.1.pins.TTCAN_RX:CANFD_1_TTCAN_RX_0,CANFD_1_TTCAN_RX_1
CANFD.1.pins.TTCAN_TX:CANFD_1_TTCAN_TX_0,CANFD_1_TTCAN_TX_1
CANFD.1.regBaseAddr:0x40540000
CANFD.1.trigg.FROM.CANFD.0.TR_TMP_RTP_OUT.signals:CANFD_1_TR_EVT_SWT_IN_0,CANFD_1_TR_EVT_SWT_IN_1
CANFD.1.trigg.FROM.CANFD.1.TR_TMP_RTP_OUT.signals:CANFD_1_TR_EVT_SWT_IN_0,CANFD_1_TR_EVT_SWT_IN_1
CANFD.1.trigg.FROM.CPUSS.DW1_TR_OUT.signals:CANFD_1_TR_DBG_DMA_ACK_0,CANFD_1_TR_DBG_DMA_ACK_1
CANFD.1.trigg.FROM.CPUSS.ZERO.signals:CANFD_1_TR_EVT_SWT_IN_0,CANFD_1_TR_EVT_SWT_IN_1
CANFD.1.trigg.INPUT.TR_DBG_DMA_ACK.0.signal:CANFD_1_TR_DBG_DMA_ACK_0
CANFD.1.trigg.INPUT.TR_DBG_DMA_ACK.1.signal:CANFD_1_TR_DBG_DMA_ACK_1
CANFD.1.trigg.INPUT.TR_EVT_SWT_IN.0.signal:CANFD_1_TR_EVT_SWT_IN_0
CANFD.1.trigg.INPUT.TR_EVT_SWT_IN.1.signal:CANFD_1_TR_EVT_SWT_IN_1
CANFD.1.trigg.OUTPUT.TR_DBG_DMA_REQ.0.signal:CANFD_1_TR_DBG_DMA_REQ_0
CANFD.1.trigg.OUTPUT.TR_DBG_DMA_REQ.1.signal:CANFD_1_TR_DBG_DMA_REQ_1
CANFD.1.trigg.OUTPUT.TR_FIFO0.0.signal:CANFD_1_TR_FIFO0_0
CANFD.1.trigg.OUTPUT.TR_FIFO0.1.signal:CANFD_1_TR_FIFO0_1
CANFD.1.trigg.OUTPUT.TR_FIFO1.0.signal:CANFD_1_TR_FIFO1_0
CANFD.1.trigg.OUTPUT.TR_FIFO1.1.signal:CANFD_1_TR_FIFO1_1
CANFD.1.trigg.OUTPUT.TR_TMP_RTP_OUT.0.signal:CANFD_1_TR_TMP_RTP_OUT_0
CANFD.1.trigg.OUTPUT.TR_TMP_RTP_OUT.1.signal:CANFD_1_TR_TMP_RTP_OUT_1
CANFD.1.trigg.TO.CANFD.0.TR_EVT_SWT_IN.signals:CANFD_1_TR_TMP_RTP_OUT_0,CANFD_1_TR_TMP_RTP_OUT_1
CANFD.1.trigg.TO.CANFD.1.TR_EVT_SWT_IN.signals:CANFD_1_TR_TMP_RTP_OUT_0,CANFD_1_TR_TMP_RTP_OUT_1
CANFD.1.trigg.TO.CPUSS.DW0_TR_IN.signals:CANFD_1_TR_TMP_RTP_OUT_0,CANFD_1_TR_TMP_RTP_OUT_1
CANFD.1.trigg.TO.CPUSS.DW1_TR_IN.signals:CANFD_1_TR_DBG_DMA_REQ_0,CANFD_1_TR_DBG_DMA_REQ_1,CANFD_1_TR_FIFO0_0,CANFD_1_TR_FIFO0_1,CANFD_1_TR_FIFO1_0,CANFD_1_TR_FIFO1_1
CANFD.1.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:CANFD_1_TR_DBG_DMA_REQ_0,CANFD_1_TR_DBG_DMA_REQ_1,CANFD_1_TR_FIFO0_0,CANFD_1_TR_FIFO0_1,CANFD_1_TR_FIFO1_0,CANFD_1_TR_FIFO1_1,CANFD_1_TR_TMP_RTP_OUT_0,CANFD_1_TR_TMP_RTP_OUT_1
CANFD.1.trigg.TO.TR_GROUP.9.INPUT.signals:CANFD_1_TR_DBG_DMA_REQ_0,CANFD_1_TR_DBG_DMA_REQ_1,CANFD_1_TR_FIFO0_0,CANFD_1_TR_FIFO0_1,CANFD_1_TR_FIFO1_0,CANFD_1_TR_FIFO1_1,CANFD_1_TR_TMP_RTP_OUT_0,CANFD_1_TR_TMP_RTP_OUT_1
CANFD.1.CAN_NR:2
CANFD.1.CANFD_CH.instances:0,1
CANFD.1.CLOCK_CAN.0:PCLK_CANFD1_CLOCK_CAN0
CANFD.1.CLOCK_CAN.1:PCLK_CANFD1_CLOCK_CAN1
CANFD.1.ECC_ADDR_PRESENT:1
CANFD.1.ECC_PRESENT:1
CANFD.1.MRAM_ADDR_WIDTH:12
CANFD.1.MRAM_SIZE:16
CANFD.1.TS_PRESENT:0
CANFD.DdcName:mxttcanfd_s40e
CANFD.VersionSuffix:

################################################################################
#
# CM0P
#
CM0P.regBaseAddr:0xE0000000

################################################################################
#
# CM7
#
CM7.regBaseAddr:0xE0000000

################################################################################
#
# CPUSS
#
CPUSS.interrupt.crypto:70
CPUSS.interrupt.fm:71
CPUSS.interrupts.cm0.cti.0:74
CPUSS.interrupts.cm0.cti.1:75
CPUSS.interrupts.cm7.0.cti.0:76
CPUSS.interrupts.cm7.0.cti.1:77
CPUSS.interrupts.cm7.0.fp:72
CPUSS.interrupts.cm7.1.cti.0:78
CPUSS.interrupts.cm7.1.cti.1:79
CPUSS.interrupts.cm7.1.fp:73
CPUSS.interrupts.dmac.0:288
CPUSS.interrupts.dmac.1:289
CPUSS.interrupts.dmac.2:290
CPUSS.interrupts.dmac.3:291
CPUSS.interrupts.dmac.4:292
CPUSS.interrupts.dmac.5:293
CPUSS.interrupts.dmac.6:294
CPUSS.interrupts.dmac.7:295
CPUSS.interrupts.dw0.0:296
CPUSS.interrupts.dw0.1:297
CPUSS.interrupts.dw0.2:298
CPUSS.interrupts.dw0.3:299
CPUSS.interrupts.dw0.4:300
CPUSS.interrupts.dw0.5:301
CPUSS.interrupts.dw0.6:302
CPUSS.interrupts.dw0.7:303
CPUSS.interrupts.dw0.8:304
CPUSS.interrupts.dw0.9:305
CPUSS.interrupts.dw0.10:306
CPUSS.interrupts.dw0.11:307
CPUSS.interrupts.dw0.12:308
CPUSS.interrupts.dw0.13:309
CPUSS.interrupts.dw0.14:310
CPUSS.interrupts.dw0.15:311
CPUSS.interrupts.dw0.16:312
CPUSS.interrupts.dw0.17:313
CPUSS.interrupts.dw0.18:314
CPUSS.interrupts.dw0.19:315
CPUSS.interrupts.dw0.20:316
CPUSS.interrupts.dw0.21:317
CPUSS.interrupts.dw0.22:318
CPUSS.interrupts.dw0.23:319
CPUSS.interrupts.dw0.24:320
CPUSS.interrupts.dw0.25:321
CPUSS.interrupts.dw0.26:322
CPUSS.interrupts.dw0.27:323
CPUSS.interrupts.dw0.28:324
CPUSS.interrupts.dw0.29:325
CPUSS.interrupts.dw0.30:326
CPUSS.interrupts.dw0.31:327
CPUSS.interrupts.dw0.32:328
CPUSS.interrupts.dw0.33:329
CPUSS.interrupts.dw0.34:330
CPUSS.interrupts.dw0.35:331
CPUSS.interrupts.dw0.36:332
CPUSS.interrupts.dw0.37:333
CPUSS.interrupts.dw0.38:334
CPUSS.interrupts.dw0.39:335
CPUSS.interrupts.dw0.40:336
CPUSS.interrupts.dw0.41:337
CPUSS.interrupts.dw0.42:338
CPUSS.interrupts.dw0.43:339
CPUSS.interrupts.dw0.44:340
CPUSS.interrupts.dw0.45:341
CPUSS.interrupts.dw0.46:342
CPUSS.interrupts.dw0.47:343
CPUSS.interrupts.dw0.48:344
CPUSS.interrupts.dw0.49:345
CPUSS.interrupts.dw0.50:346
CPUSS.interrupts.dw0.51:347
CPUSS.interrupts.dw0.52:348
CPUSS.interrupts.dw0.53:349
CPUSS.interrupts.dw0.54:350
CPUSS.interrupts.dw0.55:351
CPUSS.interrupts.dw0.56:352
CPUSS.interrupts.dw0.57:353
CPUSS.interrupts.dw0.58:354
CPUSS.interrupts.dw0.59:355
CPUSS.interrupts.dw0.60:356
CPUSS.interrupts.dw0.61:357
CPUSS.interrupts.dw0.62:358
CPUSS.interrupts.dw0.63:359
CPUSS.interrupts.dw0.64:360
CPUSS.interrupts.dw0.65:361
CPUSS.interrupts.dw0.66:362
CPUSS.interrupts.dw0.67:363
CPUSS.interrupts.dw0.68:364
CPUSS.interrupts.dw0.69:365
CPUSS.interrupts.dw0.70:366
CPUSS.interrupts.dw0.71:367
CPUSS.interrupts.dw0.72:368
CPUSS.interrupts.dw0.73:369
CPUSS.interrupts.dw0.74:370
CPUSS.interrupts.dw0.75:371
CPUSS.interrupts.dw1.0:424
CPUSS.interrupts.dw1.1:425
CPUSS.interrupts.dw1.2:426
CPUSS.interrupts.dw1.3:427
CPUSS.interrupts.dw1.4:428
CPUSS.interrupts.dw1.5:429
CPUSS.interrupts.dw1.6:430
CPUSS.interrupts.dw1.7:431
CPUSS.interrupts.dw1.8:432
CPUSS.interrupts.dw1.9:433
CPUSS.interrupts.dw1.10:434
CPUSS.interrupts.dw1.11:435
CPUSS.interrupts.dw1.12:436
CPUSS.interrupts.dw1.13:437
CPUSS.interrupts.dw1.14:438
CPUSS.interrupts.dw1.15:439
CPUSS.interrupts.dw1.16:440
CPUSS.interrupts.dw1.17:441
CPUSS.interrupts.dw1.18:442
CPUSS.interrupts.dw1.19:443
CPUSS.interrupts.dw1.20:444
CPUSS.interrupts.dw1.21:445
CPUSS.interrupts.dw1.22:446
CPUSS.interrupts.dw1.23:447
CPUSS.interrupts.dw1.24:448
CPUSS.interrupts.dw1.25:449
CPUSS.interrupts.dw1.26:450
CPUSS.interrupts.dw1.27:451
CPUSS.interrupts.dw1.28:452
CPUSS.interrupts.dw1.29:453
CPUSS.interrupts.dw1.30:454
CPUSS.interrupts.dw1.31:455
CPUSS.interrupts.dw1.32:456
CPUSS.interrupts.dw1.33:457
CPUSS.interrupts.dw1.34:458
CPUSS.interrupts.dw1.35:459
CPUSS.interrupts.dw1.36:460
CPUSS.interrupts.dw1.37:461
CPUSS.interrupts.dw1.38:462
CPUSS.interrupts.dw1.39:463
CPUSS.interrupts.dw1.40:464
CPUSS.interrupts.dw1.41:465
CPUSS.interrupts.dw1.42:466
CPUSS.interrupts.dw1.43:467
CPUSS.interrupts.dw1.44:468
CPUSS.interrupts.dw1.45:469
CPUSS.interrupts.dw1.46:470
CPUSS.interrupts.dw1.47:471
CPUSS.interrupts.dw1.48:472
CPUSS.interrupts.dw1.49:473
CPUSS.interrupts.dw1.50:474
CPUSS.interrupts.dw1.51:475
CPUSS.interrupts.dw1.52:476
CPUSS.interrupts.dw1.53:477
CPUSS.interrupts.dw1.54:478
CPUSS.interrupts.dw1.55:479
CPUSS.interrupts.dw1.56:480
CPUSS.interrupts.dw1.57:481
CPUSS.interrupts.dw1.58:482
CPUSS.interrupts.dw1.59:483
CPUSS.interrupts.dw1.60:484
CPUSS.interrupts.dw1.61:485
CPUSS.interrupts.dw1.62:486
CPUSS.interrupts.dw1.63:487
CPUSS.interrupts.dw1.64:488
CPUSS.interrupts.dw1.65:489
CPUSS.interrupts.dw1.66:490
CPUSS.interrupts.dw1.67:491
CPUSS.interrupts.dw1.68:492
CPUSS.interrupts.dw1.69:493
CPUSS.interrupts.dw1.70:494
CPUSS.interrupts.dw1.71:495
CPUSS.interrupts.dw1.72:496
CPUSS.interrupts.dw1.73:497
CPUSS.interrupts.dw1.74:498
CPUSS.interrupts.dw1.75:499
CPUSS.interrupts.dw1.76:500
CPUSS.interrupts.dw1.77:501
CPUSS.interrupts.dw1.78:502
CPUSS.interrupts.dw1.79:503
CPUSS.interrupts.dw1.80:504
CPUSS.interrupts.dw1.81:505
CPUSS.interrupts.dw1.82:506
CPUSS.interrupts.dw1.83:507
CPUSS.interrupts.fault.0:8
CPUSS.interrupts.fault.1:9
CPUSS.interrupts.fault.2:10
CPUSS.interrupts.fault.3:11
CPUSS.interrupts.ipc.0:0
CPUSS.interrupts.ipc.1:1
CPUSS.interrupts.ipc.2:2
CPUSS.interrupts.ipc.3:3
CPUSS.interrupts.ipc.4:4
CPUSS.interrupts.ipc.5:5
CPUSS.interrupts.ipc.6:6
CPUSS.interrupts.ipc.7:7
CPUSS.pins.CAL_SUP_NZ:CPUSS_CAL_SUP_NZ
CPUSS.pins.CLK_FM_PUMP:CPUSS_CLK_FM_PUMP
CPUSS.pins.FAULT_OUT:CPUSS_FAULT_OUT_0,CPUSS_FAULT_OUT_1,CPUSS_FAULT_OUT_2,CPUSS_FAULT_OUT_3
CPUSS.pins.SWJ_SWCLK_TCLK:CPUSS_SWJ_SWCLK_TCLK
CPUSS.pins.SWJ_SWDIO_TMS:CPUSS_SWJ_SWDIO_TMS
CPUSS.pins.SWJ_SWDOE_TDI:CPUSS_SWJ_SWDOE_TDI
CPUSS.pins.SWJ_SWO_TDO:CPUSS_SWJ_SWO_TDO
CPUSS.pins.SWJ_TRSTN:CPUSS_SWJ_TRSTN
CPUSS.pins.TRACE_CLOCK:CPUSS_TRACE_CLOCK
CPUSS.pins.TRACE_DATA:CPUSS_TRACE_DATA_0,CPUSS_TRACE_DATA_1,CPUSS_TRACE_DATA_2,CPUSS_TRACE_DATA_3,CPUSS_TRACE_DATA_4,CPUSS_TRACE_DATA_5,CPUSS_TRACE_DATA_6,CPUSS_TRACE_DATA_7
CPUSS.regBaseAddr:0x40200000
CPUSS.trigg.FROM.AXI_DMAC.0.TR_OUT.signals:CPUSS_DMAC_TR_IN_0,CPUSS_DMAC_TR_IN_1,CPUSS_DMAC_TR_IN_2,CPUSS_DMAC_TR_IN_3,CPUSS_DMAC_TR_IN_4,CPUSS_DMAC_TR_IN_5,CPUSS_DMAC_TR_IN_6,CPUSS_DMAC_TR_IN_7,CPUSS_DW1_TR_IN_60,CPUSS_DW1_TR_IN_61,CPUSS_DW1_TR_IN_62,CPUSS_DW1_TR_IN_63
CPUSS.trigg.FROM.CANFD.0.TR_DBG_DMA_REQ.signals:CPUSS_DW0_TR_IN_32,CPUSS_DW0_TR_IN_35
CPUSS.trigg.FROM.CANFD.0.TR_FIFO0.signals:CPUSS_DW0_TR_IN_33,CPUSS_DW0_TR_IN_36
CPUSS.trigg.FROM.CANFD.0.TR_FIFO1.signals:CPUSS_DW0_TR_IN_34,CPUSS_DW0_TR_IN_37
CPUSS.trigg.FROM.CANFD.0.TR_TMP_RTP_OUT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15
CPUSS.trigg.FROM.CANFD.1.TR_DBG_DMA_REQ.signals:CPUSS_DW1_TR_IN_40,CPUSS_DW1_TR_IN_43
CPUSS.trigg.FROM.CANFD.1.TR_FIFO0.signals:CPUSS_DW1_TR_IN_41,CPUSS_DW1_TR_IN_44
CPUSS.trigg.FROM.CANFD.1.TR_FIFO1.signals:CPUSS_DW1_TR_IN_42,CPUSS_DW1_TR_IN_45
CPUSS.trigg.FROM.CANFD.1.TR_TMP_RTP_OUT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15
CPUSS.trigg.FROM.CPUSS.CTI_TR_OUT.signals:CPUSS_DW0_TR_IN_16,CPUSS_DW0_TR_IN_17,CPUSS_DW0_TR_IN_18,CPUSS_DW0_TR_IN_19,CPUSS_DW0_TR_IN_20,CPUSS_DW0_TR_IN_21,CPUSS_DW0_TR_IN_22,CPUSS_DW0_TR_IN_23,CPUSS_DW0_TR_IN_24,CPUSS_DW0_TR_IN_25,CPUSS_DW0_TR_IN_26,CPUSS_DW0_TR_IN_27,CPUSS_DW0_TR_IN_28,CPUSS_DW0_TR_IN_29,CPUSS_DW0_TR_IN_30,CPUSS_DW0_TR_IN_31
CPUSS.trigg.FROM.CPUSS.DMAC_TR_OUT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15
CPUSS.trigg.FROM.CPUSS.DW0_TR_OUT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15,CPUSS_DW1_TR_IN_0,CPUSS_DW1_TR_IN_1,CPUSS_DW1_TR_IN_2,CPUSS_DW1_TR_IN_3,CPUSS_DW1_TR_IN_4,CPUSS_DW1_TR_IN_5,CPUSS_DW1_TR_IN_6,CPUSS_DW1_TR_IN_7,CPUSS_DW1_TR_IN_8,CPUSS_DW1_TR_IN_9,CPUSS_DW1_TR_IN_10,CPUSS_DW1_TR_IN_11,CPUSS_DW1_TR_IN_12,CPUSS_DW1_TR_IN_13,CPUSS_DW1_TR_IN_14,CPUSS_DW1_TR_IN_15
CPUSS.trigg.FROM.CPUSS.DW1_TR_OUT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15,CPUSS_DW1_TR_IN_0,CPUSS_DW1_TR_IN_1,CPUSS_DW1_TR_IN_2,CPUSS_DW1_TR_IN_3,CPUSS_DW1_TR_IN_4,CPUSS_DW1_TR_IN_5,CPUSS_DW1_TR_IN_6,CPUSS_DW1_TR_IN_7,CPUSS_DW1_TR_IN_8,CPUSS_DW1_TR_IN_9,CPUSS_DW1_TR_IN_10,CPUSS_DW1_TR_IN_11,CPUSS_DW1_TR_IN_12,CPUSS_DW1_TR_IN_13,CPUSS_DW1_TR_IN_14,CPUSS_DW1_TR_IN_15
CPUSS.trigg.FROM.CPUSS.TR_FAULT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15
CPUSS.trigg.FROM.CPUSS.ZERO.signals:CPUSS_CTI_TR_IN_0,CPUSS_CTI_TR_IN_1,CPUSS_DMAC_TR_IN_0,CPUSS_DMAC_TR_IN_1,CPUSS_DMAC_TR_IN_2,CPUSS_DMAC_TR_IN_3,CPUSS_DMAC_TR_IN_4,CPUSS_DMAC_TR_IN_5,CPUSS_DMAC_TR_IN_6,CPUSS_DMAC_TR_IN_7,CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15,CPUSS_DW0_TR_IN_16,CPUSS_DW0_TR_IN_17,CPUSS_DW0_TR_IN_18,CPUSS_DW0_TR_IN_19,CPUSS_DW0_TR_IN_20,CPUSS_DW0_TR_IN_21,CPUSS_DW0_TR_IN_22,CPUSS_DW0_TR_IN_23,CPUSS_DW0_TR_IN_24,CPUSS_DW0_TR_IN_25,CPUSS_DW0_TR_IN_26,CPUSS_DW0_TR_IN_27,CPUSS_DW0_TR_IN_28,CPUSS_DW0_TR_IN_29,CPUSS_DW0_TR_IN_30,CPUSS_DW0_TR_IN_31,CPUSS_DW1_TR_IN_0,CPUSS_DW1_TR_IN_1,CPUSS_DW1_TR_IN_2,CPUSS_DW1_TR_IN_3,CPUSS_DW1_TR_IN_4,CPUSS_DW1_TR_IN_5,CPUSS_DW1_TR_IN_6,CPUSS_DW1_TR_IN_7,CPUSS_DW1_TR_IN_8,CPUSS_DW1_TR_IN_9,CPUSS_DW1_TR_IN_10,CPUSS_DW1_TR_IN_11,CPUSS_DW1_TR_IN_12,CPUSS_DW1_TR_IN_13,CPUSS_DW1_TR_IN_14,CPUSS_DW1_TR_IN_15
CPUSS.trigg.FROM.CXPI.0.TR_RX_REQ.signals:CPUSS_DW0_TR_IN_74,CPUSS_DW0_TR_IN_75
CPUSS.trigg.FROM.CXPI.0.TR_TX_REQ.signals:CPUSS_DW0_TR_IN_72,CPUSS_DW0_TR_IN_73
CPUSS.trigg.FROM.DAC.0.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_83
CPUSS.trigg.FROM.EVTGEN.0.TR_OUT.signals:CPUSS_DW0_TR_IN_16,CPUSS_DW0_TR_IN_17,CPUSS_DW0_TR_IN_18,CPUSS_DW0_TR_IN_19,CPUSS_DW0_TR_IN_20,CPUSS_DW0_TR_IN_21,CPUSS_DW0_TR_IN_22,CPUSS_DW0_TR_IN_23,CPUSS_DW0_TR_IN_24,CPUSS_DW0_TR_IN_25,CPUSS_DW0_TR_IN_26,CPUSS_DW0_TR_IN_27,CPUSS_DW0_TR_IN_28,CPUSS_DW0_TR_IN_29,CPUSS_DW0_TR_IN_30,CPUSS_DW0_TR_IN_31
CPUSS.trigg.FROM.MIXER.0.TR_DST_REQ.signals:CPUSS_DW1_TR_IN_53
CPUSS.trigg.FROM.MIXER.0.TR_SRC_REQ.signals:CPUSS_DW1_TR_IN_48,CPUSS_DW1_TR_IN_49,CPUSS_DW1_TR_IN_50,CPUSS_DW1_TR_IN_51,CPUSS_DW1_TR_IN_52
CPUSS.trigg.FROM.MIXER.1.TR_DST_REQ.signals:CPUSS_DW1_TR_IN_59
CPUSS.trigg.FROM.MIXER.1.TR_SRC_REQ.signals:CPUSS_DW1_TR_IN_54,CPUSS_DW1_TR_IN_55,CPUSS_DW1_TR_IN_56,CPUSS_DW1_TR_IN_57,CPUSS_DW1_TR_IN_58
CPUSS.trigg.FROM.PASS.0.TR_SAR_CH_DONE.signals:CPUSS_DW0_TR_IN_38,CPUSS_DW0_TR_IN_39,CPUSS_DW0_TR_IN_40,CPUSS_DW0_TR_IN_41,CPUSS_DW0_TR_IN_42,CPUSS_DW0_TR_IN_43,CPUSS_DW0_TR_IN_44,CPUSS_DW0_TR_IN_45,CPUSS_DW0_TR_IN_46,CPUSS_DW0_TR_IN_47,CPUSS_DW0_TR_IN_48,CPUSS_DW0_TR_IN_49,CPUSS_DW0_TR_IN_50,CPUSS_DW0_TR_IN_51,CPUSS_DW0_TR_IN_52,CPUSS_DW0_TR_IN_53,CPUSS_DW0_TR_IN_54,CPUSS_DW0_TR_IN_55,CPUSS_DW0_TR_IN_56,CPUSS_DW0_TR_IN_57,CPUSS_DW0_TR_IN_58,CPUSS_DW0_TR_IN_59,CPUSS_DW0_TR_IN_60,CPUSS_DW0_TR_IN_61,CPUSS_DW0_TR_IN_62,CPUSS_DW0_TR_IN_63,CPUSS_DW0_TR_IN_64,CPUSS_DW0_TR_IN_65,CPUSS_DW0_TR_IN_66,CPUSS_DW0_TR_IN_67,CPUSS_DW0_TR_IN_68,CPUSS_DW0_TR_IN_69
CPUSS.trigg.FROM.PASS.0.TR_SAR_GEN_OUT.signals:CPUSS_DW0_TR_IN_16,CPUSS_DW0_TR_IN_17,CPUSS_DW0_TR_IN_18,CPUSS_DW0_TR_IN_19,CPUSS_DW0_TR_IN_20,CPUSS_DW0_TR_IN_21,CPUSS_DW0_TR_IN_22,CPUSS_DW0_TR_IN_23,CPUSS_DW0_TR_IN_24,CPUSS_DW0_TR_IN_25,CPUSS_DW0_TR_IN_26,CPUSS_DW0_TR_IN_27,CPUSS_DW0_TR_IN_28,CPUSS_DW0_TR_IN_29,CPUSS_DW0_TR_IN_30,CPUSS_DW0_TR_IN_31
CPUSS.trigg.FROM.PERI.TR_IO_INPUT.signals:CPUSS_DW0_TR_IN_0,CPUSS_DW0_TR_IN_1,CPUSS_DW0_TR_IN_2,CPUSS_DW0_TR_IN_3,CPUSS_DW0_TR_IN_4,CPUSS_DW0_TR_IN_5,CPUSS_DW0_TR_IN_6,CPUSS_DW0_TR_IN_7,CPUSS_DW0_TR_IN_8,CPUSS_DW0_TR_IN_9,CPUSS_DW0_TR_IN_10,CPUSS_DW0_TR_IN_11,CPUSS_DW0_TR_IN_12,CPUSS_DW0_TR_IN_13,CPUSS_DW0_TR_IN_14,CPUSS_DW0_TR_IN_15,CPUSS_DW1_TR_IN_0,CPUSS_DW1_TR_IN_1,CPUSS_DW1_TR_IN_2,CPUSS_DW1_TR_IN_3,CPUSS_DW1_TR_IN_4,CPUSS_DW1_TR_IN_5,CPUSS_DW1_TR_IN_6,CPUSS_DW1_TR_IN_7,CPUSS_DW1_TR_IN_8,CPUSS_DW1_TR_IN_9,CPUSS_DW1_TR_IN_10,CPUSS_DW1_TR_IN_11,CPUSS_DW1_TR_IN_12,CPUSS_DW1_TR_IN_13,CPUSS_DW1_TR_IN_14,CPUSS_DW1_TR_IN_15
CPUSS.trigg.FROM.PWM.0.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_81,CPUSS_DW1_TR_IN_82
CPUSS.trigg.FROM.SCB.0.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_17
CPUSS.trigg.FROM.SCB.0.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_16
CPUSS.trigg.FROM.SCB.1.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_19
CPUSS.trigg.FROM.SCB.1.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_18
CPUSS.trigg.FROM.SCB.2.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_21
CPUSS.trigg.FROM.SCB.2.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_20
CPUSS.trigg.FROM.SCB.3.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_23
CPUSS.trigg.FROM.SCB.3.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_22
CPUSS.trigg.FROM.SCB.4.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_25
CPUSS.trigg.FROM.SCB.4.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_24
CPUSS.trigg.FROM.SCB.5.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_27
CPUSS.trigg.FROM.SCB.5.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_26
CPUSS.trigg.FROM.SCB.6.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_29
CPUSS.trigg.FROM.SCB.6.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_28
CPUSS.trigg.FROM.SCB.7.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_31
CPUSS.trigg.FROM.SCB.7.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_30
CPUSS.trigg.FROM.SCB.8.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_33
CPUSS.trigg.FROM.SCB.8.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_32
CPUSS.trigg.FROM.SCB.9.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_35
CPUSS.trigg.FROM.SCB.9.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_34
CPUSS.trigg.FROM.SCB.10.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_37
CPUSS.trigg.FROM.SCB.10.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_36
CPUSS.trigg.FROM.SCB.11.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_39
CPUSS.trigg.FROM.SCB.11.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_38
CPUSS.trigg.FROM.SG.0.TR_COMPLETE.signals:CPUSS_DW1_TR_IN_76,CPUSS_DW1_TR_IN_77,CPUSS_DW1_TR_IN_78,CPUSS_DW1_TR_IN_79,CPUSS_DW1_TR_IN_80
CPUSS.trigg.FROM.SMIF.0.SMIF0_TR_RX_REQ.signals:CPUSS_DW0_TR_IN_71
CPUSS.trigg.FROM.SMIF.0.SMIF0_TR_TX_REQ.signals:CPUSS_DW0_TR_IN_70
CPUSS.trigg.FROM.SMIF.0.SMIF1_TR_RX_REQ.signals:CPUSS_DW1_TR_IN_47
CPUSS.trigg.FROM.SMIF.0.SMIF1_TR_TX_REQ.signals:CPUSS_DW1_TR_IN_46
CPUSS.trigg.FROM.TCPWM.0.TR_OUT0.signals:CPUSS_DMAC_TR_IN_0,CPUSS_DMAC_TR_IN_1,CPUSS_DMAC_TR_IN_2,CPUSS_DMAC_TR_IN_3,CPUSS_DMAC_TR_IN_4,CPUSS_DMAC_TR_IN_5,CPUSS_DMAC_TR_IN_6,CPUSS_DMAC_TR_IN_7,CPUSS_DW0_TR_IN_16,CPUSS_DW0_TR_IN_17,CPUSS_DW0_TR_IN_18,CPUSS_DW0_TR_IN_19,CPUSS_DW0_TR_IN_20,CPUSS_DW0_TR_IN_21,CPUSS_DW0_TR_IN_22,CPUSS_DW0_TR_IN_23,CPUSS_DW0_TR_IN_24,CPUSS_DW0_TR_IN_25,CPUSS_DW0_TR_IN_26,CPUSS_DW0_TR_IN_27,CPUSS_DW0_TR_IN_28,CPUSS_DW0_TR_IN_29,CPUSS_DW0_TR_IN_30,CPUSS_DW0_TR_IN_31
CPUSS.trigg.FROM.TDM.0.TR_RX_REQ.signals:CPUSS_DW1_TR_IN_72,CPUSS_DW1_TR_IN_73,CPUSS_DW1_TR_IN_74,CPUSS_DW1_TR_IN_75
CPUSS.trigg.FROM.TDM.0.TR_TX_REQ.signals:CPUSS_DW1_TR_IN_68,CPUSS_DW1_TR_IN_69,CPUSS_DW1_TR_IN_70,CPUSS_DW1_TR_IN_71
CPUSS.trigg.FROM.TR_GROUP.10.OUTPUT.signals:CPUSS_CTI_TR_IN_0,CPUSS_CTI_TR_IN_1
CPUSS.trigg.FROM.TR_GROUP.11.OUTPUT.signals:CPUSS_CTI_TR_IN_0,CPUSS_CTI_TR_IN_1
CPUSS.trigg.FROM.TR_GROUP.12.OUTPUT.signals:CPUSS_CTI_TR_IN_0,CPUSS_CTI_TR_IN_1
CPUSS.trigg.INPUT.CTI_TR_IN.0.signal:CPUSS_CTI_TR_IN_0
CPUSS.trigg.INPUT.CTI_TR_IN.1.signal:CPUSS_CTI_TR_IN_1
CPUSS.trigg.INPUT.DMAC_TR_IN.0.signal:CPUSS_DMAC_TR_IN_0
CPUSS.trigg.INPUT.DMAC_TR_IN.1.signal:CPUSS_DMAC_TR_IN_1
CPUSS.trigg.INPUT.DMAC_TR_IN.2.signal:CPUSS_DMAC_TR_IN_2
CPUSS.trigg.INPUT.DMAC_TR_IN.3.signal:CPUSS_DMAC_TR_IN_3
CPUSS.trigg.INPUT.DMAC_TR_IN.4.signal:CPUSS_DMAC_TR_IN_4
CPUSS.trigg.INPUT.DMAC_TR_IN.5.signal:CPUSS_DMAC_TR_IN_5
CPUSS.trigg.INPUT.DMAC_TR_IN.6.signal:CPUSS_DMAC_TR_IN_6
CPUSS.trigg.INPUT.DMAC_TR_IN.7.signal:CPUSS_DMAC_TR_IN_7
CPUSS.trigg.INPUT.DW0_TR_IN.0.signal:CPUSS_DW0_TR_IN_0
CPUSS.trigg.INPUT.DW0_TR_IN.1.signal:CPUSS_DW0_TR_IN_1
CPUSS.trigg.INPUT.DW0_TR_IN.2.signal:CPUSS_DW0_TR_IN_2
CPUSS.trigg.INPUT.DW0_TR_IN.3.signal:CPUSS_DW0_TR_IN_3
CPUSS.trigg.INPUT.DW0_TR_IN.4.signal:CPUSS_DW0_TR_IN_4
CPUSS.trigg.INPUT.DW0_TR_IN.5.signal:CPUSS_DW0_TR_IN_5
CPUSS.trigg.INPUT.DW0_TR_IN.6.signal:CPUSS_DW0_TR_IN_6
CPUSS.trigg.INPUT.DW0_TR_IN.7.signal:CPUSS_DW0_TR_IN_7
CPUSS.trigg.INPUT.DW0_TR_IN.8.signal:CPUSS_DW0_TR_IN_8
CPUSS.trigg.INPUT.DW0_TR_IN.9.signal:CPUSS_DW0_TR_IN_9
CPUSS.trigg.INPUT.DW0_TR_IN.10.signal:CPUSS_DW0_TR_IN_10
CPUSS.trigg.INPUT.DW0_TR_IN.11.signal:CPUSS_DW0_TR_IN_11
CPUSS.trigg.INPUT.DW0_TR_IN.12.signal:CPUSS_DW0_TR_IN_12
CPUSS.trigg.INPUT.DW0_TR_IN.13.signal:CPUSS_DW0_TR_IN_13
CPUSS.trigg.INPUT.DW0_TR_IN.14.signal:CPUSS_DW0_TR_IN_14
CPUSS.trigg.INPUT.DW0_TR_IN.15.signal:CPUSS_DW0_TR_IN_15
CPUSS.trigg.INPUT.DW0_TR_IN.16.signal:CPUSS_DW0_TR_IN_16
CPUSS.trigg.INPUT.DW0_TR_IN.17.signal:CPUSS_DW0_TR_IN_17
CPUSS.trigg.INPUT.DW0_TR_IN.18.signal:CPUSS_DW0_TR_IN_18
CPUSS.trigg.INPUT.DW0_TR_IN.19.signal:CPUSS_DW0_TR_IN_19
CPUSS.trigg.INPUT.DW0_TR_IN.20.signal:CPUSS_DW0_TR_IN_20
CPUSS.trigg.INPUT.DW0_TR_IN.21.signal:CPUSS_DW0_TR_IN_21
CPUSS.trigg.INPUT.DW0_TR_IN.22.signal:CPUSS_DW0_TR_IN_22
CPUSS.trigg.INPUT.DW0_TR_IN.23.signal:CPUSS_DW0_TR_IN_23
CPUSS.trigg.INPUT.DW0_TR_IN.24.signal:CPUSS_DW0_TR_IN_24
CPUSS.trigg.INPUT.DW0_TR_IN.25.signal:CPUSS_DW0_TR_IN_25
CPUSS.trigg.INPUT.DW0_TR_IN.26.signal:CPUSS_DW0_TR_IN_26
CPUSS.trigg.INPUT.DW0_TR_IN.27.signal:CPUSS_DW0_TR_IN_27
CPUSS.trigg.INPUT.DW0_TR_IN.28.signal:CPUSS_DW0_TR_IN_28
CPUSS.trigg.INPUT.DW0_TR_IN.29.signal:CPUSS_DW0_TR_IN_29
CPUSS.trigg.INPUT.DW0_TR_IN.30.signal:CPUSS_DW0_TR_IN_30
CPUSS.trigg.INPUT.DW0_TR_IN.31.signal:CPUSS_DW0_TR_IN_31
CPUSS.trigg.INPUT.DW0_TR_IN.32.signal:CPUSS_DW0_TR_IN_32
CPUSS.trigg.INPUT.DW0_TR_IN.33.signal:CPUSS_DW0_TR_IN_33
CPUSS.trigg.INPUT.DW0_TR_IN.34.signal:CPUSS_DW0_TR_IN_34
CPUSS.trigg.INPUT.DW0_TR_IN.35.signal:CPUSS_DW0_TR_IN_35
CPUSS.trigg.INPUT.DW0_TR_IN.36.signal:CPUSS_DW0_TR_IN_36
CPUSS.trigg.INPUT.DW0_TR_IN.37.signal:CPUSS_DW0_TR_IN_37
CPUSS.trigg.INPUT.DW0_TR_IN.38.signal:CPUSS_DW0_TR_IN_38
CPUSS.trigg.INPUT.DW0_TR_IN.39.signal:CPUSS_DW0_TR_IN_39
CPUSS.trigg.INPUT.DW0_TR_IN.40.signal:CPUSS_DW0_TR_IN_40
CPUSS.trigg.INPUT.DW0_TR_IN.41.signal:CPUSS_DW0_TR_IN_41
CPUSS.trigg.INPUT.DW0_TR_IN.42.signal:CPUSS_DW0_TR_IN_42
CPUSS.trigg.INPUT.DW0_TR_IN.43.signal:CPUSS_DW0_TR_IN_43
CPUSS.trigg.INPUT.DW0_TR_IN.44.signal:CPUSS_DW0_TR_IN_44
CPUSS.trigg.INPUT.DW0_TR_IN.45.signal:CPUSS_DW0_TR_IN_45
CPUSS.trigg.INPUT.DW0_TR_IN.46.signal:CPUSS_DW0_TR_IN_46
CPUSS.trigg.INPUT.DW0_TR_IN.47.signal:CPUSS_DW0_TR_IN_47
CPUSS.trigg.INPUT.DW0_TR_IN.48.signal:CPUSS_DW0_TR_IN_48
CPUSS.trigg.INPUT.DW0_TR_IN.49.signal:CPUSS_DW0_TR_IN_49
CPUSS.trigg.INPUT.DW0_TR_IN.50.signal:CPUSS_DW0_TR_IN_50
CPUSS.trigg.INPUT.DW0_TR_IN.51.signal:CPUSS_DW0_TR_IN_51
CPUSS.trigg.INPUT.DW0_TR_IN.52.signal:CPUSS_DW0_TR_IN_52
CPUSS.trigg.INPUT.DW0_TR_IN.53.signal:CPUSS_DW0_TR_IN_53
CPUSS.trigg.INPUT.DW0_TR_IN.54.signal:CPUSS_DW0_TR_IN_54
CPUSS.trigg.INPUT.DW0_TR_IN.55.signal:CPUSS_DW0_TR_IN_55
CPUSS.trigg.INPUT.DW0_TR_IN.56.signal:CPUSS_DW0_TR_IN_56
CPUSS.trigg.INPUT.DW0_TR_IN.57.signal:CPUSS_DW0_TR_IN_57
CPUSS.trigg.INPUT.DW0_TR_IN.58.signal:CPUSS_DW0_TR_IN_58
CPUSS.trigg.INPUT.DW0_TR_IN.59.signal:CPUSS_DW0_TR_IN_59
CPUSS.trigg.INPUT.DW0_TR_IN.60.signal:CPUSS_DW0_TR_IN_60
CPUSS.trigg.INPUT.DW0_TR_IN.61.signal:CPUSS_DW0_TR_IN_61
CPUSS.trigg.INPUT.DW0_TR_IN.62.signal:CPUSS_DW0_TR_IN_62
CPUSS.trigg.INPUT.DW0_TR_IN.63.signal:CPUSS_DW0_TR_IN_63
CPUSS.trigg.INPUT.DW0_TR_IN.64.signal:CPUSS_DW0_TR_IN_64
CPUSS.trigg.INPUT.DW0_TR_IN.65.signal:CPUSS_DW0_TR_IN_65
CPUSS.trigg.INPUT.DW0_TR_IN.66.signal:CPUSS_DW0_TR_IN_66
CPUSS.trigg.INPUT.DW0_TR_IN.67.signal:CPUSS_DW0_TR_IN_67
CPUSS.trigg.INPUT.DW0_TR_IN.68.signal:CPUSS_DW0_TR_IN_68
CPUSS.trigg.INPUT.DW0_TR_IN.69.signal:CPUSS_DW0_TR_IN_69
CPUSS.trigg.INPUT.DW0_TR_IN.70.signal:CPUSS_DW0_TR_IN_70
CPUSS.trigg.INPUT.DW0_TR_IN.71.signal:CPUSS_DW0_TR_IN_71
CPUSS.trigg.INPUT.DW0_TR_IN.72.signal:CPUSS_DW0_TR_IN_72
CPUSS.trigg.INPUT.DW0_TR_IN.73.signal:CPUSS_DW0_TR_IN_73
CPUSS.trigg.INPUT.DW0_TR_IN.74.signal:CPUSS_DW0_TR_IN_74
CPUSS.trigg.INPUT.DW0_TR_IN.75.signal:CPUSS_DW0_TR_IN_75
CPUSS.trigg.INPUT.DW1_TR_IN.0.signal:CPUSS_DW1_TR_IN_0
CPUSS.trigg.INPUT.DW1_TR_IN.1.signal:CPUSS_DW1_TR_IN_1
CPUSS.trigg.INPUT.DW1_TR_IN.2.signal:CPUSS_DW1_TR_IN_2
CPUSS.trigg.INPUT.DW1_TR_IN.3.signal:CPUSS_DW1_TR_IN_3
CPUSS.trigg.INPUT.DW1_TR_IN.4.signal:CPUSS_DW1_TR_IN_4
CPUSS.trigg.INPUT.DW1_TR_IN.5.signal:CPUSS_DW1_TR_IN_5
CPUSS.trigg.INPUT.DW1_TR_IN.6.signal:CPUSS_DW1_TR_IN_6
CPUSS.trigg.INPUT.DW1_TR_IN.7.signal:CPUSS_DW1_TR_IN_7
CPUSS.trigg.INPUT.DW1_TR_IN.8.signal:CPUSS_DW1_TR_IN_8
CPUSS.trigg.INPUT.DW1_TR_IN.9.signal:CPUSS_DW1_TR_IN_9
CPUSS.trigg.INPUT.DW1_TR_IN.10.signal:CPUSS_DW1_TR_IN_10
CPUSS.trigg.INPUT.DW1_TR_IN.11.signal:CPUSS_DW1_TR_IN_11
CPUSS.trigg.INPUT.DW1_TR_IN.12.signal:CPUSS_DW1_TR_IN_12
CPUSS.trigg.INPUT.DW1_TR_IN.13.signal:CPUSS_DW1_TR_IN_13
CPUSS.trigg.INPUT.DW1_TR_IN.14.signal:CPUSS_DW1_TR_IN_14
CPUSS.trigg.INPUT.DW1_TR_IN.15.signal:CPUSS_DW1_TR_IN_15
CPUSS.trigg.INPUT.DW1_TR_IN.16.signal:CPUSS_DW1_TR_IN_16
CPUSS.trigg.INPUT.DW1_TR_IN.17.signal:CPUSS_DW1_TR_IN_17
CPUSS.trigg.INPUT.DW1_TR_IN.18.signal:CPUSS_DW1_TR_IN_18
CPUSS.trigg.INPUT.DW1_TR_IN.19.signal:CPUSS_DW1_TR_IN_19
CPUSS.trigg.INPUT.DW1_TR_IN.20.signal:CPUSS_DW1_TR_IN_20
CPUSS.trigg.INPUT.DW1_TR_IN.21.signal:CPUSS_DW1_TR_IN_21
CPUSS.trigg.INPUT.DW1_TR_IN.22.signal:CPUSS_DW1_TR_IN_22
CPUSS.trigg.INPUT.DW1_TR_IN.23.signal:CPUSS_DW1_TR_IN_23
CPUSS.trigg.INPUT.DW1_TR_IN.24.signal:CPUSS_DW1_TR_IN_24
CPUSS.trigg.INPUT.DW1_TR_IN.25.signal:CPUSS_DW1_TR_IN_25
CPUSS.trigg.INPUT.DW1_TR_IN.26.signal:CPUSS_DW1_TR_IN_26
CPUSS.trigg.INPUT.DW1_TR_IN.27.signal:CPUSS_DW1_TR_IN_27
CPUSS.trigg.INPUT.DW1_TR_IN.28.signal:CPUSS_DW1_TR_IN_28
CPUSS.trigg.INPUT.DW1_TR_IN.29.signal:CPUSS_DW1_TR_IN_29
CPUSS.trigg.INPUT.DW1_TR_IN.30.signal:CPUSS_DW1_TR_IN_30
CPUSS.trigg.INPUT.DW1_TR_IN.31.signal:CPUSS_DW1_TR_IN_31
CPUSS.trigg.INPUT.DW1_TR_IN.32.signal:CPUSS_DW1_TR_IN_32
CPUSS.trigg.INPUT.DW1_TR_IN.33.signal:CPUSS_DW1_TR_IN_33
CPUSS.trigg.INPUT.DW1_TR_IN.34.signal:CPUSS_DW1_TR_IN_34
CPUSS.trigg.INPUT.DW1_TR_IN.35.signal:CPUSS_DW1_TR_IN_35
CPUSS.trigg.INPUT.DW1_TR_IN.36.signal:CPUSS_DW1_TR_IN_36
CPUSS.trigg.INPUT.DW1_TR_IN.37.signal:CPUSS_DW1_TR_IN_37
CPUSS.trigg.INPUT.DW1_TR_IN.38.signal:CPUSS_DW1_TR_IN_38
CPUSS.trigg.INPUT.DW1_TR_IN.39.signal:CPUSS_DW1_TR_IN_39
CPUSS.trigg.INPUT.DW1_TR_IN.40.signal:CPUSS_DW1_TR_IN_40
CPUSS.trigg.INPUT.DW1_TR_IN.41.signal:CPUSS_DW1_TR_IN_41
CPUSS.trigg.INPUT.DW1_TR_IN.42.signal:CPUSS_DW1_TR_IN_42
CPUSS.trigg.INPUT.DW1_TR_IN.43.signal:CPUSS_DW1_TR_IN_43
CPUSS.trigg.INPUT.DW1_TR_IN.44.signal:CPUSS_DW1_TR_IN_44
CPUSS.trigg.INPUT.DW1_TR_IN.45.signal:CPUSS_DW1_TR_IN_45
CPUSS.trigg.INPUT.DW1_TR_IN.46.signal:CPUSS_DW1_TR_IN_46
CPUSS.trigg.INPUT.DW1_TR_IN.47.signal:CPUSS_DW1_TR_IN_47
CPUSS.trigg.INPUT.DW1_TR_IN.48.signal:CPUSS_DW1_TR_IN_48
CPUSS.trigg.INPUT.DW1_TR_IN.49.signal:CPUSS_DW1_TR_IN_49
CPUSS.trigg.INPUT.DW1_TR_IN.50.signal:CPUSS_DW1_TR_IN_50
CPUSS.trigg.INPUT.DW1_TR_IN.51.signal:CPUSS_DW1_TR_IN_51
CPUSS.trigg.INPUT.DW1_TR_IN.52.signal:CPUSS_DW1_TR_IN_52
CPUSS.trigg.INPUT.DW1_TR_IN.53.signal:CPUSS_DW1_TR_IN_53
CPUSS.trigg.INPUT.DW1_TR_IN.54.signal:CPUSS_DW1_TR_IN_54
CPUSS.trigg.INPUT.DW1_TR_IN.55.signal:CPUSS_DW1_TR_IN_55
CPUSS.trigg.INPUT.DW1_TR_IN.56.signal:CPUSS_DW1_TR_IN_56
CPUSS.trigg.INPUT.DW1_TR_IN.57.signal:CPUSS_DW1_TR_IN_57
CPUSS.trigg.INPUT.DW1_TR_IN.58.signal:CPUSS_DW1_TR_IN_58
CPUSS.trigg.INPUT.DW1_TR_IN.59.signal:CPUSS_DW1_TR_IN_59
CPUSS.trigg.INPUT.DW1_TR_IN.60.signal:CPUSS_DW1_TR_IN_60
CPUSS.trigg.INPUT.DW1_TR_IN.61.signal:CPUSS_DW1_TR_IN_61
CPUSS.trigg.INPUT.DW1_TR_IN.62.signal:CPUSS_DW1_TR_IN_62
CPUSS.trigg.INPUT.DW1_TR_IN.63.signal:CPUSS_DW1_TR_IN_63
CPUSS.trigg.INPUT.DW1_TR_IN.64.signal:CPUSS_DW1_TR_IN_64
CPUSS.trigg.INPUT.DW1_TR_IN.65.signal:CPUSS_DW1_TR_IN_65
CPUSS.trigg.INPUT.DW1_TR_IN.66.signal:CPUSS_DW1_TR_IN_66
CPUSS.trigg.INPUT.DW1_TR_IN.67.signal:CPUSS_DW1_TR_IN_67
CPUSS.trigg.INPUT.DW1_TR_IN.68.signal:CPUSS_DW1_TR_IN_68
CPUSS.trigg.INPUT.DW1_TR_IN.69.signal:CPUSS_DW1_TR_IN_69
CPUSS.trigg.INPUT.DW1_TR_IN.70.signal:CPUSS_DW1_TR_IN_70
CPUSS.trigg.INPUT.DW1_TR_IN.71.signal:CPUSS_DW1_TR_IN_71
CPUSS.trigg.INPUT.DW1_TR_IN.72.signal:CPUSS_DW1_TR_IN_72
CPUSS.trigg.INPUT.DW1_TR_IN.73.signal:CPUSS_DW1_TR_IN_73
CPUSS.trigg.INPUT.DW1_TR_IN.74.signal:CPUSS_DW1_TR_IN_74
CPUSS.trigg.INPUT.DW1_TR_IN.75.signal:CPUSS_DW1_TR_IN_75
CPUSS.trigg.INPUT.DW1_TR_IN.76.signal:CPUSS_DW1_TR_IN_76
CPUSS.trigg.INPUT.DW1_TR_IN.77.signal:CPUSS_DW1_TR_IN_77
CPUSS.trigg.INPUT.DW1_TR_IN.78.signal:CPUSS_DW1_TR_IN_78
CPUSS.trigg.INPUT.DW1_TR_IN.79.signal:CPUSS_DW1_TR_IN_79
CPUSS.trigg.INPUT.DW1_TR_IN.80.signal:CPUSS_DW1_TR_IN_80
CPUSS.trigg.INPUT.DW1_TR_IN.81.signal:CPUSS_DW1_TR_IN_81
CPUSS.trigg.INPUT.DW1_TR_IN.82.signal:CPUSS_DW1_TR_IN_82
CPUSS.trigg.INPUT.DW1_TR_IN.83.signal:CPUSS_DW1_TR_IN_83
CPUSS.trigg.OUTPUT.CTI_TR_OUT.0.signal:CPUSS_CTI_TR_OUT_0
CPUSS.trigg.OUTPUT.CTI_TR_OUT.1.signal:CPUSS_CTI_TR_OUT_1
CPUSS.trigg.OUTPUT.DMAC_TR_OUT.0.signal:CPUSS_DMAC_TR_OUT_0
CPUSS.trigg.OUTPUT.DMAC_TR_OUT.1.signal:CPUSS_DMAC_TR_OUT_1
CPUSS.trigg.OUTPUT.DMAC_TR_OUT.2.signal:CPUSS_DMAC_TR_OUT_2
CPUSS.trigg.OUTPUT.DMAC_TR_OUT.3.signal:CPUSS_DMAC_TR_OUT_3
CPUSS.trigg.OUTPUT.DMAC_TR_OUT.4.signal:CPUSS_DMAC_TR_OUT_4
CPUSS.trigg.OUTPUT.DMAC_TR_OUT.5.signal:CPUSS_DMAC_TR_OUT_5
CPUSS.trigg.OUTPUT.DMAC_TR_OUT.6.signal:CPUSS_DMAC_TR_OUT_6
CPUSS.trigg.OUTPUT.DMAC_TR_OUT.7.signal:CPUSS_DMAC_TR_OUT_7
CPUSS.trigg.OUTPUT.DW0_TR_OUT.0.signal:CPUSS_DW0_TR_OUT_0
CPUSS.trigg.OUTPUT.DW0_TR_OUT.1.signal:CPUSS_DW0_TR_OUT_1
CPUSS.trigg.OUTPUT.DW0_TR_OUT.2.signal:CPUSS_DW0_TR_OUT_2
CPUSS.trigg.OUTPUT.DW0_TR_OUT.3.signal:CPUSS_DW0_TR_OUT_3
CPUSS.trigg.OUTPUT.DW0_TR_OUT.4.signal:CPUSS_DW0_TR_OUT_4
CPUSS.trigg.OUTPUT.DW0_TR_OUT.5.signal:CPUSS_DW0_TR_OUT_5
CPUSS.trigg.OUTPUT.DW0_TR_OUT.6.signal:CPUSS_DW0_TR_OUT_6
CPUSS.trigg.OUTPUT.DW0_TR_OUT.7.signal:CPUSS_DW0_TR_OUT_7
CPUSS.trigg.OUTPUT.DW0_TR_OUT.8.signal:CPUSS_DW0_TR_OUT_8
CPUSS.trigg.OUTPUT.DW0_TR_OUT.9.signal:CPUSS_DW0_TR_OUT_9
CPUSS.trigg.OUTPUT.DW0_TR_OUT.10.signal:CPUSS_DW0_TR_OUT_10
CPUSS.trigg.OUTPUT.DW0_TR_OUT.11.signal:CPUSS_DW0_TR_OUT_11
CPUSS.trigg.OUTPUT.DW0_TR_OUT.12.signal:CPUSS_DW0_TR_OUT_12
CPUSS.trigg.OUTPUT.DW0_TR_OUT.13.signal:CPUSS_DW0_TR_OUT_13
CPUSS.trigg.OUTPUT.DW0_TR_OUT.14.signal:CPUSS_DW0_TR_OUT_14
CPUSS.trigg.OUTPUT.DW0_TR_OUT.15.signal:CPUSS_DW0_TR_OUT_15
CPUSS.trigg.OUTPUT.DW0_TR_OUT.16.signal:CPUSS_DW0_TR_OUT_16
CPUSS.trigg.OUTPUT.DW0_TR_OUT.17.signal:CPUSS_DW0_TR_OUT_17
CPUSS.trigg.OUTPUT.DW0_TR_OUT.18.signal:CPUSS_DW0_TR_OUT_18
CPUSS.trigg.OUTPUT.DW0_TR_OUT.19.signal:CPUSS_DW0_TR_OUT_19
CPUSS.trigg.OUTPUT.DW0_TR_OUT.20.signal:CPUSS_DW0_TR_OUT_20
CPUSS.trigg.OUTPUT.DW0_TR_OUT.21.signal:CPUSS_DW0_TR_OUT_21
CPUSS.trigg.OUTPUT.DW0_TR_OUT.22.signal:CPUSS_DW0_TR_OUT_22
CPUSS.trigg.OUTPUT.DW0_TR_OUT.23.signal:CPUSS_DW0_TR_OUT_23
CPUSS.trigg.OUTPUT.DW0_TR_OUT.24.signal:CPUSS_DW0_TR_OUT_24
CPUSS.trigg.OUTPUT.DW0_TR_OUT.25.signal:CPUSS_DW0_TR_OUT_25
CPUSS.trigg.OUTPUT.DW0_TR_OUT.26.signal:CPUSS_DW0_TR_OUT_26
CPUSS.trigg.OUTPUT.DW0_TR_OUT.27.signal:CPUSS_DW0_TR_OUT_27
CPUSS.trigg.OUTPUT.DW0_TR_OUT.28.signal:CPUSS_DW0_TR_OUT_28
CPUSS.trigg.OUTPUT.DW0_TR_OUT.29.signal:CPUSS_DW0_TR_OUT_29
CPUSS.trigg.OUTPUT.DW0_TR_OUT.30.signal:CPUSS_DW0_TR_OUT_30
CPUSS.trigg.OUTPUT.DW0_TR_OUT.31.signal:CPUSS_DW0_TR_OUT_31
CPUSS.trigg.OUTPUT.DW0_TR_OUT.32.signal:CPUSS_DW0_TR_OUT_32
CPUSS.trigg.OUTPUT.DW0_TR_OUT.33.signal:CPUSS_DW0_TR_OUT_33
CPUSS.trigg.OUTPUT.DW0_TR_OUT.34.signal:CPUSS_DW0_TR_OUT_34
CPUSS.trigg.OUTPUT.DW0_TR_OUT.35.signal:CPUSS_DW0_TR_OUT_35
CPUSS.trigg.OUTPUT.DW0_TR_OUT.36.signal:CPUSS_DW0_TR_OUT_36
CPUSS.trigg.OUTPUT.DW0_TR_OUT.37.signal:CPUSS_DW0_TR_OUT_37
CPUSS.trigg.OUTPUT.DW0_TR_OUT.38.signal:CPUSS_DW0_TR_OUT_38
CPUSS.trigg.OUTPUT.DW0_TR_OUT.39.signal:CPUSS_DW0_TR_OUT_39
CPUSS.trigg.OUTPUT.DW0_TR_OUT.40.signal:CPUSS_DW0_TR_OUT_40
CPUSS.trigg.OUTPUT.DW0_TR_OUT.41.signal:CPUSS_DW0_TR_OUT_41
CPUSS.trigg.OUTPUT.DW0_TR_OUT.42.signal:CPUSS_DW0_TR_OUT_42
CPUSS.trigg.OUTPUT.DW0_TR_OUT.43.signal:CPUSS_DW0_TR_OUT_43
CPUSS.trigg.OUTPUT.DW0_TR_OUT.44.signal:CPUSS_DW0_TR_OUT_44
CPUSS.trigg.OUTPUT.DW0_TR_OUT.45.signal:CPUSS_DW0_TR_OUT_45
CPUSS.trigg.OUTPUT.DW0_TR_OUT.46.signal:CPUSS_DW0_TR_OUT_46
CPUSS.trigg.OUTPUT.DW0_TR_OUT.47.signal:CPUSS_DW0_TR_OUT_47
CPUSS.trigg.OUTPUT.DW0_TR_OUT.48.signal:CPUSS_DW0_TR_OUT_48
CPUSS.trigg.OUTPUT.DW0_TR_OUT.49.signal:CPUSS_DW0_TR_OUT_49
CPUSS.trigg.OUTPUT.DW0_TR_OUT.50.signal:CPUSS_DW0_TR_OUT_50
CPUSS.trigg.OUTPUT.DW0_TR_OUT.51.signal:CPUSS_DW0_TR_OUT_51
CPUSS.trigg.OUTPUT.DW0_TR_OUT.52.signal:CPUSS_DW0_TR_OUT_52
CPUSS.trigg.OUTPUT.DW0_TR_OUT.53.signal:CPUSS_DW0_TR_OUT_53
CPUSS.trigg.OUTPUT.DW0_TR_OUT.54.signal:CPUSS_DW0_TR_OUT_54
CPUSS.trigg.OUTPUT.DW0_TR_OUT.55.signal:CPUSS_DW0_TR_OUT_55
CPUSS.trigg.OUTPUT.DW0_TR_OUT.56.signal:CPUSS_DW0_TR_OUT_56
CPUSS.trigg.OUTPUT.DW0_TR_OUT.57.signal:CPUSS_DW0_TR_OUT_57
CPUSS.trigg.OUTPUT.DW0_TR_OUT.58.signal:CPUSS_DW0_TR_OUT_58
CPUSS.trigg.OUTPUT.DW0_TR_OUT.59.signal:CPUSS_DW0_TR_OUT_59
CPUSS.trigg.OUTPUT.DW0_TR_OUT.60.signal:CPUSS_DW0_TR_OUT_60
CPUSS.trigg.OUTPUT.DW0_TR_OUT.61.signal:CPUSS_DW0_TR_OUT_61
CPUSS.trigg.OUTPUT.DW0_TR_OUT.62.signal:CPUSS_DW0_TR_OUT_62
CPUSS.trigg.OUTPUT.DW0_TR_OUT.63.signal:CPUSS_DW0_TR_OUT_63
CPUSS.trigg.OUTPUT.DW0_TR_OUT.64.signal:CPUSS_DW0_TR_OUT_64
CPUSS.trigg.OUTPUT.DW0_TR_OUT.65.signal:CPUSS_DW0_TR_OUT_65
CPUSS.trigg.OUTPUT.DW0_TR_OUT.66.signal:CPUSS_DW0_TR_OUT_66
CPUSS.trigg.OUTPUT.DW0_TR_OUT.67.signal:CPUSS_DW0_TR_OUT_67
CPUSS.trigg.OUTPUT.DW0_TR_OUT.68.signal:CPUSS_DW0_TR_OUT_68
CPUSS.trigg.OUTPUT.DW0_TR_OUT.69.signal:CPUSS_DW0_TR_OUT_69
CPUSS.trigg.OUTPUT.DW0_TR_OUT.70.signal:CPUSS_DW0_TR_OUT_70
CPUSS.trigg.OUTPUT.DW0_TR_OUT.71.signal:CPUSS_DW0_TR_OUT_71
CPUSS.trigg.OUTPUT.DW0_TR_OUT.72.signal:CPUSS_DW0_TR_OUT_72
CPUSS.trigg.OUTPUT.DW0_TR_OUT.73.signal:CPUSS_DW0_TR_OUT_73
CPUSS.trigg.OUTPUT.DW0_TR_OUT.74.signal:CPUSS_DW0_TR_OUT_74
CPUSS.trigg.OUTPUT.DW0_TR_OUT.75.signal:CPUSS_DW0_TR_OUT_75
CPUSS.trigg.OUTPUT.DW1_TR_OUT.0.signal:CPUSS_DW1_TR_OUT_0
CPUSS.trigg.OUTPUT.DW1_TR_OUT.1.signal:CPUSS_DW1_TR_OUT_1
CPUSS.trigg.OUTPUT.DW1_TR_OUT.2.signal:CPUSS_DW1_TR_OUT_2
CPUSS.trigg.OUTPUT.DW1_TR_OUT.3.signal:CPUSS_DW1_TR_OUT_3
CPUSS.trigg.OUTPUT.DW1_TR_OUT.4.signal:CPUSS_DW1_TR_OUT_4
CPUSS.trigg.OUTPUT.DW1_TR_OUT.5.signal:CPUSS_DW1_TR_OUT_5
CPUSS.trigg.OUTPUT.DW1_TR_OUT.6.signal:CPUSS_DW1_TR_OUT_6
CPUSS.trigg.OUTPUT.DW1_TR_OUT.7.signal:CPUSS_DW1_TR_OUT_7
CPUSS.trigg.OUTPUT.DW1_TR_OUT.8.signal:CPUSS_DW1_TR_OUT_8
CPUSS.trigg.OUTPUT.DW1_TR_OUT.9.signal:CPUSS_DW1_TR_OUT_9
CPUSS.trigg.OUTPUT.DW1_TR_OUT.10.signal:CPUSS_DW1_TR_OUT_10
CPUSS.trigg.OUTPUT.DW1_TR_OUT.11.signal:CPUSS_DW1_TR_OUT_11
CPUSS.trigg.OUTPUT.DW1_TR_OUT.12.signal:CPUSS_DW1_TR_OUT_12
CPUSS.trigg.OUTPUT.DW1_TR_OUT.13.signal:CPUSS_DW1_TR_OUT_13
CPUSS.trigg.OUTPUT.DW1_TR_OUT.14.signal:CPUSS_DW1_TR_OUT_14
CPUSS.trigg.OUTPUT.DW1_TR_OUT.15.signal:CPUSS_DW1_TR_OUT_15
CPUSS.trigg.OUTPUT.DW1_TR_OUT.16.signal:CPUSS_DW1_TR_OUT_16
CPUSS.trigg.OUTPUT.DW1_TR_OUT.17.signal:CPUSS_DW1_TR_OUT_17
CPUSS.trigg.OUTPUT.DW1_TR_OUT.18.signal:CPUSS_DW1_TR_OUT_18
CPUSS.trigg.OUTPUT.DW1_TR_OUT.19.signal:CPUSS_DW1_TR_OUT_19
CPUSS.trigg.OUTPUT.DW1_TR_OUT.20.signal:CPUSS_DW1_TR_OUT_20
CPUSS.trigg.OUTPUT.DW1_TR_OUT.21.signal:CPUSS_DW1_TR_OUT_21
CPUSS.trigg.OUTPUT.DW1_TR_OUT.22.signal:CPUSS_DW1_TR_OUT_22
CPUSS.trigg.OUTPUT.DW1_TR_OUT.23.signal:CPUSS_DW1_TR_OUT_23
CPUSS.trigg.OUTPUT.DW1_TR_OUT.24.signal:CPUSS_DW1_TR_OUT_24
CPUSS.trigg.OUTPUT.DW1_TR_OUT.25.signal:CPUSS_DW1_TR_OUT_25
CPUSS.trigg.OUTPUT.DW1_TR_OUT.26.signal:CPUSS_DW1_TR_OUT_26
CPUSS.trigg.OUTPUT.DW1_TR_OUT.27.signal:CPUSS_DW1_TR_OUT_27
CPUSS.trigg.OUTPUT.DW1_TR_OUT.28.signal:CPUSS_DW1_TR_OUT_28
CPUSS.trigg.OUTPUT.DW1_TR_OUT.29.signal:CPUSS_DW1_TR_OUT_29
CPUSS.trigg.OUTPUT.DW1_TR_OUT.30.signal:CPUSS_DW1_TR_OUT_30
CPUSS.trigg.OUTPUT.DW1_TR_OUT.31.signal:CPUSS_DW1_TR_OUT_31
CPUSS.trigg.OUTPUT.DW1_TR_OUT.32.signal:CPUSS_DW1_TR_OUT_32
CPUSS.trigg.OUTPUT.DW1_TR_OUT.33.signal:CPUSS_DW1_TR_OUT_33
CPUSS.trigg.OUTPUT.DW1_TR_OUT.34.signal:CPUSS_DW1_TR_OUT_34
CPUSS.trigg.OUTPUT.DW1_TR_OUT.35.signal:CPUSS_DW1_TR_OUT_35
CPUSS.trigg.OUTPUT.DW1_TR_OUT.36.signal:CPUSS_DW1_TR_OUT_36
CPUSS.trigg.OUTPUT.DW1_TR_OUT.37.signal:CPUSS_DW1_TR_OUT_37
CPUSS.trigg.OUTPUT.DW1_TR_OUT.38.signal:CPUSS_DW1_TR_OUT_38
CPUSS.trigg.OUTPUT.DW1_TR_OUT.39.signal:CPUSS_DW1_TR_OUT_39
CPUSS.trigg.OUTPUT.DW1_TR_OUT.40.signal:CPUSS_DW1_TR_OUT_40
CPUSS.trigg.OUTPUT.DW1_TR_OUT.41.signal:CPUSS_DW1_TR_OUT_41
CPUSS.trigg.OUTPUT.DW1_TR_OUT.42.signal:CPUSS_DW1_TR_OUT_42
CPUSS.trigg.OUTPUT.DW1_TR_OUT.43.signal:CPUSS_DW1_TR_OUT_43
CPUSS.trigg.OUTPUT.DW1_TR_OUT.44.signal:CPUSS_DW1_TR_OUT_44
CPUSS.trigg.OUTPUT.DW1_TR_OUT.45.signal:CPUSS_DW1_TR_OUT_45
CPUSS.trigg.OUTPUT.DW1_TR_OUT.46.signal:CPUSS_DW1_TR_OUT_46
CPUSS.trigg.OUTPUT.DW1_TR_OUT.47.signal:CPUSS_DW1_TR_OUT_47
CPUSS.trigg.OUTPUT.DW1_TR_OUT.48.signal:CPUSS_DW1_TR_OUT_48
CPUSS.trigg.OUTPUT.DW1_TR_OUT.49.signal:CPUSS_DW1_TR_OUT_49
CPUSS.trigg.OUTPUT.DW1_TR_OUT.50.signal:CPUSS_DW1_TR_OUT_50
CPUSS.trigg.OUTPUT.DW1_TR_OUT.51.signal:CPUSS_DW1_TR_OUT_51
CPUSS.trigg.OUTPUT.DW1_TR_OUT.52.signal:CPUSS_DW1_TR_OUT_52
CPUSS.trigg.OUTPUT.DW1_TR_OUT.53.signal:CPUSS_DW1_TR_OUT_53
CPUSS.trigg.OUTPUT.DW1_TR_OUT.54.signal:CPUSS_DW1_TR_OUT_54
CPUSS.trigg.OUTPUT.DW1_TR_OUT.55.signal:CPUSS_DW1_TR_OUT_55
CPUSS.trigg.OUTPUT.DW1_TR_OUT.56.signal:CPUSS_DW1_TR_OUT_56
CPUSS.trigg.OUTPUT.DW1_TR_OUT.57.signal:CPUSS_DW1_TR_OUT_57
CPUSS.trigg.OUTPUT.DW1_TR_OUT.58.signal:CPUSS_DW1_TR_OUT_58
CPUSS.trigg.OUTPUT.DW1_TR_OUT.59.signal:CPUSS_DW1_TR_OUT_59
CPUSS.trigg.OUTPUT.DW1_TR_OUT.60.signal:CPUSS_DW1_TR_OUT_60
CPUSS.trigg.OUTPUT.DW1_TR_OUT.61.signal:CPUSS_DW1_TR_OUT_61
CPUSS.trigg.OUTPUT.DW1_TR_OUT.62.signal:CPUSS_DW1_TR_OUT_62
CPUSS.trigg.OUTPUT.DW1_TR_OUT.63.signal:CPUSS_DW1_TR_OUT_63
CPUSS.trigg.OUTPUT.DW1_TR_OUT.64.signal:CPUSS_DW1_TR_OUT_64
CPUSS.trigg.OUTPUT.DW1_TR_OUT.65.signal:CPUSS_DW1_TR_OUT_65
CPUSS.trigg.OUTPUT.DW1_TR_OUT.66.signal:CPUSS_DW1_TR_OUT_66
CPUSS.trigg.OUTPUT.DW1_TR_OUT.67.signal:CPUSS_DW1_TR_OUT_67
CPUSS.trigg.OUTPUT.DW1_TR_OUT.68.signal:CPUSS_DW1_TR_OUT_68
CPUSS.trigg.OUTPUT.DW1_TR_OUT.69.signal:CPUSS_DW1_TR_OUT_69
CPUSS.trigg.OUTPUT.DW1_TR_OUT.70.signal:CPUSS_DW1_TR_OUT_70
CPUSS.trigg.OUTPUT.DW1_TR_OUT.71.signal:CPUSS_DW1_TR_OUT_71
CPUSS.trigg.OUTPUT.DW1_TR_OUT.72.signal:CPUSS_DW1_TR_OUT_72
CPUSS.trigg.OUTPUT.DW1_TR_OUT.73.signal:CPUSS_DW1_TR_OUT_73
CPUSS.trigg.OUTPUT.DW1_TR_OUT.74.signal:CPUSS_DW1_TR_OUT_74
CPUSS.trigg.OUTPUT.DW1_TR_OUT.75.signal:CPUSS_DW1_TR_OUT_75
CPUSS.trigg.OUTPUT.DW1_TR_OUT.76.signal:CPUSS_DW1_TR_OUT_76
CPUSS.trigg.OUTPUT.DW1_TR_OUT.77.signal:CPUSS_DW1_TR_OUT_77
CPUSS.trigg.OUTPUT.DW1_TR_OUT.78.signal:CPUSS_DW1_TR_OUT_78
CPUSS.trigg.OUTPUT.DW1_TR_OUT.79.signal:CPUSS_DW1_TR_OUT_79
CPUSS.trigg.OUTPUT.DW1_TR_OUT.80.signal:CPUSS_DW1_TR_OUT_80
CPUSS.trigg.OUTPUT.DW1_TR_OUT.81.signal:CPUSS_DW1_TR_OUT_81
CPUSS.trigg.OUTPUT.DW1_TR_OUT.82.signal:CPUSS_DW1_TR_OUT_82
CPUSS.trigg.OUTPUT.DW1_TR_OUT.83.signal:CPUSS_DW1_TR_OUT_83
CPUSS.trigg.OUTPUT.TR_FAULT.0.signal:CPUSS_TR_FAULT_0
CPUSS.trigg.OUTPUT.TR_FAULT.1.signal:CPUSS_TR_FAULT_1
CPUSS.trigg.OUTPUT.TR_FAULT.2.signal:CPUSS_TR_FAULT_2
CPUSS.trigg.OUTPUT.TR_FAULT.3.signal:CPUSS_TR_FAULT_3
CPUSS.trigg.OUTPUT.ZERO.signal:CPUSS_ZERO
CPUSS.trigg.TO.AXI_DMAC.0.TR_IN.signals:CPUSS_ZERO
CPUSS.trigg.TO.CANFD.0.TR_DBG_DMA_ACK.signals:CPUSS_DW0_TR_OUT_32,CPUSS_DW0_TR_OUT_35
CPUSS.trigg.TO.CANFD.0.TR_EVT_SWT_IN.signals:CPUSS_ZERO
CPUSS.trigg.TO.CANFD.1.TR_DBG_DMA_ACK.signals:CPUSS_DW1_TR_OUT_40,CPUSS_DW1_TR_OUT_43
CPUSS.trigg.TO.CANFD.1.TR_EVT_SWT_IN.signals:CPUSS_ZERO
CPUSS.trigg.TO.CPUSS.CTI_TR_IN.signals:CPUSS_ZERO
CPUSS.trigg.TO.CPUSS.DMAC_TR_IN.signals:CPUSS_ZERO
CPUSS.trigg.TO.CPUSS.DW0_TR_IN.signals:CPUSS_CTI_TR_OUT_0,CPUSS_CTI_TR_OUT_1,CPUSS_DMAC_TR_OUT_0,CPUSS_DMAC_TR_OUT_1,CPUSS_DMAC_TR_OUT_2,CPUSS_DMAC_TR_OUT_3,CPUSS_DMAC_TR_OUT_4,CPUSS_DMAC_TR_OUT_5,CPUSS_DMAC_TR_OUT_6,CPUSS_DMAC_TR_OUT_7,CPUSS_DW0_TR_OUT_0,CPUSS_DW0_TR_OUT_1,CPUSS_DW0_TR_OUT_2,CPUSS_DW0_TR_OUT_3,CPUSS_DW0_TR_OUT_4,CPUSS_DW0_TR_OUT_5,CPUSS_DW0_TR_OUT_6,CPUSS_DW0_TR_OUT_7,CPUSS_DW0_TR_OUT_8,CPUSS_DW0_TR_OUT_9,CPUSS_DW0_TR_OUT_10,CPUSS_DW0_TR_OUT_11,CPUSS_DW0_TR_OUT_12,CPUSS_DW0_TR_OUT_13,CPUSS_DW0_TR_OUT_14,CPUSS_DW0_TR_OUT_15,CPUSS_DW0_TR_OUT_16,CPUSS_DW0_TR_OUT_17,CPUSS_DW0_TR_OUT_18,CPUSS_DW0_TR_OUT_19,CPUSS_DW0_TR_OUT_20,CPUSS_DW0_TR_OUT_21,CPUSS_DW0_TR_OUT_22,CPUSS_DW0_TR_OUT_23,CPUSS_DW0_TR_OUT_24,CPUSS_DW0_TR_OUT_25,CPUSS_DW0_TR_OUT_26,CPUSS_DW0_TR_OUT_27,CPUSS_DW0_TR_OUT_28,CPUSS_DW0_TR_OUT_29,CPUSS_DW0_TR_OUT_30,CPUSS_DW0_TR_OUT_31,CPUSS_DW1_TR_OUT_0,CPUSS_DW1_TR_OUT_1,CPUSS_DW1_TR_OUT_2,CPUSS_DW1_TR_OUT_3,CPUSS_DW1_TR_OUT_4,CPUSS_DW1_TR_OUT_5,CPUSS_DW1_TR_OUT_6,CPUSS_DW1_TR_OUT_7,CPUSS_DW1_TR_OUT_8,CPUSS_DW1_TR_OUT_9,CPUSS_DW1_TR_OUT_10,CPUSS_DW1_TR_OUT_11,CPUSS_DW1_TR_OUT_12,CPUSS_DW1_TR_OUT_13,CPUSS_DW1_TR_OUT_14,CPUSS_DW1_TR_OUT_15,CPUSS_TR_FAULT_0,CPUSS_TR_FAULT_1,CPUSS_TR_FAULT_2,CPUSS_TR_FAULT_3,CPUSS_ZERO
CPUSS.trigg.TO.CPUSS.DW1_TR_IN.signals:CPUSS_DW0_TR_OUT_0,CPUSS_DW0_TR_OUT_1,CPUSS_DW0_TR_OUT_2,CPUSS_DW0_TR_OUT_3,CPUSS_DW0_TR_OUT_4,CPUSS_DW0_TR_OUT_5,CPUSS_DW0_TR_OUT_6,CPUSS_DW0_TR_OUT_7,CPUSS_DW0_TR_OUT_8,CPUSS_DW0_TR_OUT_9,CPUSS_DW0_TR_OUT_10,CPUSS_DW0_TR_OUT_11,CPUSS_DW0_TR_OUT_12,CPUSS_DW0_TR_OUT_13,CPUSS_DW0_TR_OUT_14,CPUSS_DW0_TR_OUT_15,CPUSS_DW0_TR_OUT_16,CPUSS_DW0_TR_OUT_17,CPUSS_DW0_TR_OUT_18,CPUSS_DW0_TR_OUT_19,CPUSS_DW0_TR_OUT_20,CPUSS_DW0_TR_OUT_21,CPUSS_DW0_TR_OUT_22,CPUSS_DW0_TR_OUT_23,CPUSS_DW0_TR_OUT_24,CPUSS_DW0_TR_OUT_25,CPUSS_DW0_TR_OUT_26,CPUSS_DW0_TR_OUT_27,CPUSS_DW0_TR_OUT_28,CPUSS_DW0_TR_OUT_29,CPUSS_DW0_TR_OUT_30,CPUSS_DW0_TR_OUT_31,CPUSS_DW1_TR_OUT_0,CPUSS_DW1_TR_OUT_1,CPUSS_DW1_TR_OUT_2,CPUSS_DW1_TR_OUT_3,CPUSS_DW1_TR_OUT_4,CPUSS_DW1_TR_OUT_5,CPUSS_DW1_TR_OUT_6,CPUSS_DW1_TR_OUT_7,CPUSS_DW1_TR_OUT_8,CPUSS_DW1_TR_OUT_9,CPUSS_DW1_TR_OUT_10,CPUSS_DW1_TR_OUT_11,CPUSS_DW1_TR_OUT_12,CPUSS_DW1_TR_OUT_13,CPUSS_DW1_TR_OUT_14,CPUSS_DW1_TR_OUT_15,CPUSS_ZERO
CPUSS.trigg.TO.DAC.0.TR_DBG_FREEZE.signals:CPUSS_ZERO
CPUSS.trigg.TO.MIXER.0.TR_DBG_FREEZE.signals:CPUSS_ZERO
CPUSS.trigg.TO.MIXER.1.TR_DBG_FREEZE.signals:CPUSS_ZERO
CPUSS.trigg.TO.PASS.0.TR_DEBUG_FREEZE.signals:CPUSS_ZERO
CPUSS.trigg.TO.PASS.0.TR_SAR_GEN_IN.signals:CPUSS_DW0_TR_OUT_0,CPUSS_DW0_TR_OUT_1,CPUSS_DW0_TR_OUT_2,CPUSS_DW0_TR_OUT_3,CPUSS_DW0_TR_OUT_4,CPUSS_DW0_TR_OUT_5,CPUSS_DW0_TR_OUT_6,CPUSS_DW0_TR_OUT_7,CPUSS_DW0_TR_OUT_8,CPUSS_DW0_TR_OUT_9,CPUSS_DW0_TR_OUT_10,CPUSS_DW0_TR_OUT_11,CPUSS_DW0_TR_OUT_12,CPUSS_DW0_TR_OUT_13,CPUSS_DW0_TR_OUT_14,CPUSS_DW0_TR_OUT_15,CPUSS_DW0_TR_OUT_16,CPUSS_DW0_TR_OUT_17,CPUSS_DW0_TR_OUT_18,CPUSS_DW0_TR_OUT_19,CPUSS_DW0_TR_OUT_20,CPUSS_DW0_TR_OUT_21,CPUSS_DW0_TR_OUT_22,CPUSS_DW0_TR_OUT_23,CPUSS_DW0_TR_OUT_24,CPUSS_DW0_TR_OUT_25,CPUSS_DW0_TR_OUT_26,CPUSS_DW0_TR_OUT_27,CPUSS_DW0_TR_OUT_28,CPUSS_DW0_TR_OUT_29,CPUSS_DW0_TR_OUT_30,CPUSS_DW0_TR_OUT_31,CPUSS_ZERO
CPUSS.trigg.TO.PERI.TR_DBG_FREEZE.signals:CPUSS_ZERO
CPUSS.trigg.TO.PERI.TR_IO_OUTPUT.signals:CPUSS_ZERO
CPUSS.trigg.TO.PWM.0.TR_DBG_FREEZE.signals:CPUSS_ZERO
CPUSS.trigg.TO.SG.0.TR_DBG_FREEZE.signals:CPUSS_ZERO
CPUSS.trigg.TO.SRSS.TR_DEBUG_FREEZE_MCWDT.signals:CPUSS_ZERO
CPUSS.trigg.TO.SRSS.TR_DEBUG_FREEZE_WDT.signals:CPUSS_ZERO
CPUSS.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:CPUSS_CTI_TR_OUT_0,CPUSS_CTI_TR_OUT_1,CPUSS_DMAC_TR_OUT_0,CPUSS_DMAC_TR_OUT_1,CPUSS_DMAC_TR_OUT_2,CPUSS_DMAC_TR_OUT_3,CPUSS_DMAC_TR_OUT_4,CPUSS_DMAC_TR_OUT_5,CPUSS_DMAC_TR_OUT_6,CPUSS_DMAC_TR_OUT_7,CPUSS_DW0_TR_OUT_0,CPUSS_DW0_TR_OUT_1,CPUSS_DW0_TR_OUT_2,CPUSS_DW0_TR_OUT_3,CPUSS_DW0_TR_OUT_4,CPUSS_DW0_TR_OUT_5,CPUSS_DW0_TR_OUT_6,CPUSS_DW0_TR_OUT_7,CPUSS_DW0_TR_OUT_8,CPUSS_DW0_TR_OUT_9,CPUSS_DW0_TR_OUT_10,CPUSS_DW0_TR_OUT_11,CPUSS_DW0_TR_OUT_12,CPUSS_DW0_TR_OUT_13,CPUSS_DW0_TR_OUT_14,CPUSS_DW0_TR_OUT_15,CPUSS_DW0_TR_OUT_16,CPUSS_DW0_TR_OUT_17,CPUSS_DW0_TR_OUT_18,CPUSS_DW0_TR_OUT_19,CPUSS_DW0_TR_OUT_20,CPUSS_DW0_TR_OUT_21,CPUSS_DW0_TR_OUT_22,CPUSS_DW0_TR_OUT_23,CPUSS_DW0_TR_OUT_24,CPUSS_DW0_TR_OUT_25,CPUSS_DW0_TR_OUT_26,CPUSS_DW0_TR_OUT_27,CPUSS_DW0_TR_OUT_28,CPUSS_DW0_TR_OUT_29,CPUSS_DW0_TR_OUT_30,CPUSS_DW0_TR_OUT_31,CPUSS_DW1_TR_OUT_0,CPUSS_DW1_TR_OUT_1,CPUSS_DW1_TR_OUT_2,CPUSS_DW1_TR_OUT_3,CPUSS_DW1_TR_OUT_4,CPUSS_DW1_TR_OUT_5,CPUSS_DW1_TR_OUT_6,CPUSS_DW1_TR_OUT_7,CPUSS_DW1_TR_OUT_8,CPUSS_DW1_TR_OUT_9,CPUSS_DW1_TR_OUT_10,CPUSS_DW1_TR_OUT_11,CPUSS_DW1_TR_OUT_12,CPUSS_DW1_TR_OUT_13,CPUSS_DW1_TR_OUT_14,CPUSS_DW1_TR_OUT_15,CPUSS_TR_FAULT_0,CPUSS_TR_FAULT_1,CPUSS_TR_FAULT_2,CPUSS_TR_FAULT_3,CPUSS_ZERO
CPUSS.trigg.TO.TCPWM.0.TR_DEBUG_FREEZE.signals:CPUSS_ZERO
CPUSS.trigg.TO.TDM.0.TR_DBG_FREEZE.signals:CPUSS_ZERO
CPUSS.trigg.TO.TR_GROUP.9.INPUT.signals:CPUSS_CTI_TR_OUT_0,CPUSS_CTI_TR_OUT_1,CPUSS_DMAC_TR_OUT_0,CPUSS_DMAC_TR_OUT_1,CPUSS_DMAC_TR_OUT_2,CPUSS_DMAC_TR_OUT_3,CPUSS_DMAC_TR_OUT_4,CPUSS_DMAC_TR_OUT_5,CPUSS_DMAC_TR_OUT_6,CPUSS_DMAC_TR_OUT_7,CPUSS_DW0_TR_OUT_0,CPUSS_DW0_TR_OUT_1,CPUSS_DW0_TR_OUT_2,CPUSS_DW0_TR_OUT_3,CPUSS_DW0_TR_OUT_4,CPUSS_DW0_TR_OUT_5,CPUSS_DW0_TR_OUT_6,CPUSS_DW0_TR_OUT_7,CPUSS_DW0_TR_OUT_8,CPUSS_DW0_TR_OUT_9,CPUSS_DW0_TR_OUT_10,CPUSS_DW0_TR_OUT_11,CPUSS_DW0_TR_OUT_12,CPUSS_DW0_TR_OUT_13,CPUSS_DW0_TR_OUT_14,CPUSS_DW0_TR_OUT_15,CPUSS_DW0_TR_OUT_16,CPUSS_DW0_TR_OUT_17,CPUSS_DW0_TR_OUT_18,CPUSS_DW0_TR_OUT_19,CPUSS_DW0_TR_OUT_20,CPUSS_DW0_TR_OUT_21,CPUSS_DW0_TR_OUT_22,CPUSS_DW0_TR_OUT_23,CPUSS_DW0_TR_OUT_24,CPUSS_DW0_TR_OUT_25,CPUSS_DW0_TR_OUT_26,CPUSS_DW0_TR_OUT_27,CPUSS_DW0_TR_OUT_28,CPUSS_DW0_TR_OUT_29,CPUSS_DW0_TR_OUT_30,CPUSS_DW0_TR_OUT_31,CPUSS_DW0_TR_OUT_32,CPUSS_DW0_TR_OUT_33,CPUSS_DW0_TR_OUT_34,CPUSS_DW0_TR_OUT_35,CPUSS_DW0_TR_OUT_36,CPUSS_DW0_TR_OUT_37,CPUSS_DW0_TR_OUT_38,CPUSS_DW0_TR_OUT_39,CPUSS_DW0_TR_OUT_40,CPUSS_DW0_TR_OUT_41,CPUSS_DW0_TR_OUT_42,CPUSS_DW0_TR_OUT_43,CPUSS_DW0_TR_OUT_44,CPUSS_DW0_TR_OUT_45,CPUSS_DW0_TR_OUT_46,CPUSS_DW0_TR_OUT_47,CPUSS_DW0_TR_OUT_48,CPUSS_DW0_TR_OUT_49,CPUSS_DW0_TR_OUT_50,CPUSS_DW0_TR_OUT_51,CPUSS_DW0_TR_OUT_52,CPUSS_DW0_TR_OUT_53,CPUSS_DW0_TR_OUT_54,CPUSS_DW0_TR_OUT_55,CPUSS_DW0_TR_OUT_56,CPUSS_DW0_TR_OUT_57,CPUSS_DW0_TR_OUT_58,CPUSS_DW0_TR_OUT_59,CPUSS_DW0_TR_OUT_60,CPUSS_DW0_TR_OUT_61,CPUSS_DW0_TR_OUT_62,CPUSS_DW0_TR_OUT_63,CPUSS_DW0_TR_OUT_64,CPUSS_DW0_TR_OUT_65,CPUSS_DW0_TR_OUT_66,CPUSS_DW0_TR_OUT_67,CPUSS_DW0_TR_OUT_68,CPUSS_DW0_TR_OUT_69,CPUSS_DW0_TR_OUT_70,CPUSS_DW0_TR_OUT_71,CPUSS_DW0_TR_OUT_72,CPUSS_DW0_TR_OUT_73,CPUSS_DW0_TR_OUT_74,CPUSS_DW0_TR_OUT_75,CPUSS_DW1_TR_OUT_0,CPUSS_DW1_TR_OUT_1,CPUSS_DW1_TR_OUT_2,CPUSS_DW1_TR_OUT_3,CPUSS_DW1_TR_OUT_4,CPUSS_DW1_TR_OUT_5,CPUSS_DW1_TR_OUT_6,CPUSS_DW1_TR_OUT_7,CPUSS_DW1_TR_OUT_8,CPUSS_DW1_TR_OUT_9,CPUSS_DW1_TR_OUT_10,CPUSS_DW1_TR_OUT_11,CPUSS_DW1_TR_OUT_12,CPUSS_DW1_TR_OUT_13,CPUSS_DW1_TR_OUT_14,CPUSS_DW1_TR_OUT_15,CPUSS_DW1_TR_OUT_16,CPUSS_DW1_TR_OUT_17,CPUSS_DW1_TR_OUT_18,CPUSS_DW1_TR_OUT_19,CPUSS_DW1_TR_OUT_20,CPUSS_DW1_TR_OUT_21,CPUSS_DW1_TR_OUT_22,CPUSS_DW1_TR_OUT_23,CPUSS_DW1_TR_OUT_24,CPUSS_DW1_TR_OUT_25,CPUSS_DW1_TR_OUT_26,CPUSS_DW1_TR_OUT_27,CPUSS_DW1_TR_OUT_28,CPUSS_DW1_TR_OUT_29,CPUSS_DW1_TR_OUT_30,CPUSS_DW1_TR_OUT_31,CPUSS_DW1_TR_OUT_32,CPUSS_DW1_TR_OUT_33,CPUSS_DW1_TR_OUT_34,CPUSS_DW1_TR_OUT_35,CPUSS_DW1_TR_OUT_36,CPUSS_DW1_TR_OUT_37,CPUSS_DW1_TR_OUT_38,CPUSS_DW1_TR_OUT_39,CPUSS_DW1_TR_OUT_40,CPUSS_DW1_TR_OUT_41,CPUSS_DW1_TR_OUT_42,CPUSS_DW1_TR_OUT_43,CPUSS_DW1_TR_OUT_44,CPUSS_DW1_TR_OUT_45,CPUSS_DW1_TR_OUT_46,CPUSS_DW1_TR_OUT_47,CPUSS_DW1_TR_OUT_48,CPUSS_DW1_TR_OUT_49,CPUSS_DW1_TR_OUT_50,CPUSS_DW1_TR_OUT_51,CPUSS_DW1_TR_OUT_52,CPUSS_DW1_TR_OUT_53,CPUSS_DW1_TR_OUT_54,CPUSS_DW1_TR_OUT_55,CPUSS_DW1_TR_OUT_56,CPUSS_DW1_TR_OUT_57,CPUSS_DW1_TR_OUT_58,CPUSS_DW1_TR_OUT_59,CPUSS_DW1_TR_OUT_60,CPUSS_DW1_TR_OUT_61,CPUSS_DW1_TR_OUT_62,CPUSS_DW1_TR_OUT_63,CPUSS_DW1_TR_OUT_64,CPUSS_DW1_TR_OUT_65,CPUSS_DW1_TR_OUT_66,CPUSS_DW1_TR_OUT_67,CPUSS_DW1_TR_OUT_68,CPUSS_DW1_TR_OUT_69,CPUSS_DW1_TR_OUT_70,CPUSS_DW1_TR_OUT_71,CPUSS_DW1_TR_OUT_72,CPUSS_DW1_TR_OUT_73,CPUSS_DW1_TR_OUT_74,CPUSS_DW1_TR_OUT_75,CPUSS_DW1_TR_OUT_76,CPUSS_DW1_TR_OUT_77,CPUSS_DW1_TR_OUT_78,CPUSS_DW1_TR_OUT_79,CPUSS_DW1_TR_OUT_80,CPUSS_DW1_TR_OUT_81,CPUSS_DW1_TR_OUT_82,CPUSS_DW1_TR_OUT_83,CPUSS_TR_FAULT_0,CPUSS_TR_FAULT_1,CPUSS_TR_FAULT_2,CPUSS_TR_FAULT_3,CPUSS_ZERO
CPUSS.AXIM_ID_WIDTH:4
CPUSS.AXIM_RETAIN_PROT:12
CPUSS.AXIS_ID_WIDTH:13
CPUSS.CH.SW_TR_PRESENT:1
CPUSS.CH_STRUCT.SW_TR_PRESENT:1
CPUSS.CHIP_TOP.CAL_SUP_NZ_PRESENT:1
CPUSS.CHIP_TOP.PROFILER_PRESENT:0
CPUSS.CHIP_TOP.PTM_PRESENT_WIDTH:0
CPUSS.CHIP_TOP.TRACE_PRESENT:1
CPUSS.CLOCK_TRACE_IN:PCLK_CPUSS_CLOCK_TRACE_IN
CPUSS.CM7_0_DCACHE_SIZE:16
CPUSS.CM7_0_DTCM_SIZE:64
CPUSS.CM7_0_FPU_LVL:2
CPUSS.CM7_0_ICACHE_SIZE:16
CPUSS.CM7_0_ITCM_SIZE:64
CPUSS.CM7_0_MPU_NR:16
CPUSS.CM7_1_DCACHE_SIZE:16
CPUSS.CM7_1_DTCM_SIZE:64
CPUSS.CM7_1_FPU_LVL:2
CPUSS.CM7_1_ICACHE_SIZE:16
CPUSS.CM7_1_ITCM_SIZE:64
CPUSS.CM7_1_MPU_NR:16
CPUSS.CM7_1_PRESENT:1
CPUSS.CM7_1_SYSTEM_IRQ_PRESENT:1
CPUSS.CM7_CACHE_ECC_PRESENT:1
CPUSS.CM7_INT_NR:8
CPUSS.CM7_LVL_WIDTH:3
CPUSS.CM7_TCM_ECC_ADDR_PRESENT:0
CPUSS.CM7_TCM_ECC_PRESENT:1
CPUSS.CPUSS_DW.DW_NR.instances:0,1
CPUSS.CPUSS_DW.DW_NR.0.DW.CH_NR:76
CPUSS.CPUSS_DW.DW_NR.0.DW.CH_NR_WIDTH:7
CPUSS.CPUSS_DW.DW_NR.1.DW.CH_NR:84
CPUSS.CPUSS_DW.DW_NR.1.DW.CH_NR_WIDTH:7
CPUSS.CRYPTO.AES:1
CPUSS.CRYPTO.BUFF_SIZE:2048
CPUSS.CRYPTO.CHACHA:1
CPUSS.CRYPTO.CRC:1
CPUSS.CRYPTO.DES:1
CPUSS.CRYPTO.ECC_ADDR_PRESENT:1
CPUSS.CRYPTO.ECC_PRESENT:1
CPUSS.CRYPTO.GCM:1
CPUSS.CRYPTO.PR:1
CPUSS.CRYPTO.SHA1:1
CPUSS.CRYPTO.SHA2:1
CPUSS.CRYPTO.SHA3:1
CPUSS.CRYPTO.TR:1
CPUSS.CRYPTO.VU:1
CPUSS.CRYPTO_PRESENT:1
CPUSS.DdcName:m7cpuss
CPUSS.DEBUG_LVL:3
CPUSS.DMAC.CH_NR:8
CPUSS.DMAC_CH_NR:8
CPUSS.DMAC_PRESENT:1
CPUSS.DW.ECC_PRESENT:1
CPUSS.DW.NR:2
CPUSS.DW_ECC_ADDR_PRESENT:1
CPUSS.DW_ECC_PRESENT:1
CPUSS.DW0_CH_NR:76
CPUSS.DW0_PRESENT:1
CPUSS.DW1_CH_NR:84
CPUSS.DW1_PRESENT:1
CPUSS.ECC_PRESENT:1
CPUSS.ETB_PRESENT:1
CPUSS.ETB_SRAM_SIZE:8
CPUSS.FAMILYID:262
CPUSS.FAST_MS_PRESENT:15
CPUSS.FAST_SL_PRESENT:7
CPUSS.FAULT.FAULT_NR:4
CPUSS.FLASH_SIZE:6144
CPUSS.FLASHC.CM7_1_PRESENT:1
CPUSS.FLASHC.FLASHC_BIST_DATA_NR:8
CPUSS.FLASHC.FLASHC_IS_ECT:1
CPUSS.FLASHC.FLASHC_IS_SONOS:0
CPUSS.FLASHC.FLASHC_WORK_SEQ_PRESENT:1
CPUSS.FLASHC.PA_SIZE:128
CPUSS.FLASHC.SLOW0_MS_PRESENT:0
CPUSS.FLASHC.SLOW1_MS_PRESENT:0
CPUSS.FLASHC_ECT:1
CPUSS.FLASHC_FLASH_ECC_PRESENT:1
CPUSS.FLASHC_MAIN_DATA_WIDTH:256
CPUSS.FLASHC_PRESENT:1
CPUSS.FLASHC_RAM_ECC_PRESENT:1
CPUSS.FLASHC_SONOS_MAIN_ROWS:0
CPUSS.FLASHC_SONOS_MAIN_SECTORS:0
CPUSS.FLASHC_SONOS_MAIN_WORDS:0
CPUSS.FLASHC_SONOS_RWW:0
CPUSS.FLASHC_SONOS_SPL_ROWS:0
CPUSS.FLASHC_SONOS_SPL_SECTORS:0
CPUSS.IPC.IPC_IRQ_NR:8
CPUSS.IPC.IPC_NR:8
CPUSS.JEPCONTINUATION:0
CPUSS.JEPID:52
CPUSS.MBIST_MMIO_PRESENT:0
CPUSS.MTB_SRAM_SIZE:4
CPUSS.PROT.MS_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
CPUSS.PROT.SMPU_MS0_PC_NR_MINUS1:7
CPUSS.PROT.SMPU_MS1_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS10_PC_NR_MINUS1:7
CPUSS.PROT.SMPU_MS11_PC_NR_MINUS1:7
CPUSS.PROT.SMPU_MS12_PC_NR_MINUS1:7
CPUSS.PROT.SMPU_MS13_PC_NR_MINUS1:7
CPUSS.PROT.SMPU_MS14_PC_NR_MINUS1:7
CPUSS.PROT.SMPU_MS15_PC_NR_MINUS1:7
CPUSS.PROT.SMPU_MS2_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS3_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS4_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS5_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS6_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS7_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS8_PC_NR_MINUS1:0
CPUSS.PROT.SMPU_MS9_PC_NR_MINUS1:7
CPUSS.PROT.SMPU_STRUCT_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
CPUSS.PTM_PRESENT:0
CPUSS.PTM_WIDTH:1
CPUSS.RAM_TRIM_DEFAULT:98
CPUSS.RAM_TRIM_WIDTH:8
CPUSS.RAMC_ECC_ADDR_PRESENT:1
CPUSS.RAMC_ECC_PRESENT:1
CPUSS.RAMC0_MACRO_NR:8
CPUSS.RAMC1_MACRO_NR:8
CPUSS.RAMC1_PRESENT:1
CPUSS.RAMC2_MACRO_NR:4
CPUSS.RAMC2_PRESENT:1
CPUSS.ROM_SIZE:64
CPUSS.ROM_TRIM_DEFAULT:2
CPUSS.ROM_TRIM_WIDTH:3
CPUSS.ROMC_MACRO_NR:1
CPUSS.SFLASH_SIZE:32
CPUSS.SLOW_MS_PRESENT:0
CPUSS.SLOW_SL_PRESENT:3
CPUSS.SMPU_STRUCT.PC_NR_MINUS1:7
CPUSS.SRAM0_SIZE:256
CPUSS.SRAM1_SIZE:256
CPUSS.SRAM2_SIZE:128
CPUSS.SW_TR_PRESENT:1
CPUSS.SYSTEM_DPSLP_INT_NR:50
CPUSS.SYSTEM_INT_NR:798
CPUSS.SYSTEM_IRQ_PRESENT:1
CPUSS.TPIU_WIDTH:8
CPUSS.TRACE_LVL:2
CPUSS.UDB_PRESENT:0
CPUSS.VersionSuffix:
CPUSS.WFLASH_SIZE:128

################################################################################
#
# CPUSS_DW
#
CPUSS_DW.instances:0,1
CPUSS_DW.0.DW_CH_STRUCT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75
CPUSS_DW.1.DW_CH_STRUCT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83
CPUSS_DW.DdcName:m7cpuss
CPUSS_DW.VersionSuffix:

################################################################################
#
# CRYPTO
#
CRYPTO.regBaseAddr:0x40100000
CRYPTO.DdcName:m7cpuss
CRYPTO.VersionSuffix:

################################################################################
#
# CXPI
#
CXPI.instances:0
CXPI.0.interrupts.0:130
CXPI.0.interrupts.1:131
CXPI.0.pins.CXPI_EN:CXPI_0_CXPI_EN_0,CXPI_0_CXPI_EN_1
CXPI.0.pins.CXPI_RX:CXPI_0_CXPI_RX_0,CXPI_0_CXPI_RX_1
CXPI.0.pins.CXPI_TX:CXPI_0_CXPI_TX_0,CXPI_0_CXPI_TX_1
CXPI.0.regBaseAddr:0x40510000
CXPI.0.trigg.FROM.TCPWM.0.TR_OUT1.signals:CXPI_0_TR_CMD_TX_HEADER_0,CXPI_0_TR_CMD_TX_HEADER_1
CXPI.0.trigg.INPUT.TR_CMD_TX_HEADER.0.signal:CXPI_0_TR_CMD_TX_HEADER_0
CXPI.0.trigg.INPUT.TR_CMD_TX_HEADER.1.signal:CXPI_0_TR_CMD_TX_HEADER_1
CXPI.0.trigg.OUTPUT.TR_RX_REQ.0.signal:CXPI_0_TR_RX_REQ_0
CXPI.0.trigg.OUTPUT.TR_RX_REQ.1.signal:CXPI_0_TR_RX_REQ_1
CXPI.0.trigg.OUTPUT.TR_TX_REQ.0.signal:CXPI_0_TR_TX_REQ_0
CXPI.0.trigg.OUTPUT.TR_TX_REQ.1.signal:CXPI_0_TR_TX_REQ_1
CXPI.0.trigg.TO.CPUSS.DW0_TR_IN.signals:CXPI_0_TR_RX_REQ_0,CXPI_0_TR_RX_REQ_1,CXPI_0_TR_TX_REQ_0,CXPI_0_TR_TX_REQ_1
CXPI.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:CXPI_0_TR_RX_REQ_0,CXPI_0_TR_RX_REQ_1,CXPI_0_TR_TX_REQ_0,CXPI_0_TR_TX_REQ_1
CXPI.0.trigg.TO.TR_GROUP.9.INPUT.signals:CXPI_0_TR_RX_REQ_0,CXPI_0_TR_RX_REQ_1,CXPI_0_TR_TX_REQ_0,CXPI_0_TR_TX_REQ_1
CXPI.0.CH_NR:2
CXPI.0.CLOCK_CH_EN.0:PCLK_CXPI0_CLOCK_CH_EN0
CXPI.0.CLOCK_CH_EN.1:PCLK_CXPI0_CLOCK_CH_EN1
CXPI.0.CXPI_CH.instances:0,1
CXPI.0.MASTER_WIDTH:8
CXPI.0.SPARE_EN:1
CXPI.DdcName:mxcxpi
CXPI.VersionSuffix:

################################################################################
#
# DAC
#
DAC.instances:0
DAC.0.interrupt:776
DAC.0.pins.DAC_MCK:DAC_0_DAC_MCK
DAC.0.regBaseAddr:0x40840000
DAC.0.trigg.FROM.CPUSS.ZERO.signals:DAC_0_TR_DBG_FREEZE
DAC.0.trigg.FROM.TR_GROUP.10.OUTPUT.signals:DAC_0_TR_DBG_FREEZE
DAC.0.trigg.FROM.TR_GROUP.11.OUTPUT.signals:DAC_0_TR_DBG_FREEZE
DAC.0.trigg.FROM.TR_GROUP.12.OUTPUT.signals:DAC_0_TR_DBG_FREEZE
DAC.0.trigg.INPUT.TR_DBG_FREEZE.signal:DAC_0_TR_DBG_FREEZE
DAC.0.trigg.OUTPUT.TR_TX_REQ.signal:DAC_0_TR_TX_REQ
DAC.0.trigg.TO.CPUSS.DW1_TR_IN.signals:DAC_0_TR_TX_REQ
DAC.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:DAC_0_TR_TX_REQ
DAC.0.trigg.TO.TR_GROUP.9.INPUT.signals:DAC_0_TR_TX_REQ
DAC.0.CHIP_TOP.DAC_PRESENT:1
DAC.0.MASTER_WIDTH:8
DAC.0.PLATFORM_VARIANT:2
DAC.0.RAM_VEND:2
DAC.0.SPARE_EN:1
DAC.DdcName:mxs40eaudiodac
DAC.VersionSuffix:

################################################################################
#
# DFT
#
DFT.DdcName:mxdft_ver2
DFT.DIRECT_MBIST_ACCESS_PRESENT:0
DFT.DIRECT_MBIST_BAP_NUM:1
DFT.DIRECT_MBIST_CTRL_ACCESS_PRESENT:0
DFT.DIRECT_MBIST_CTRL_NUM:1
DFT.DIRECT_MBIST_MEM_ACCESS_PRESENT:0
DFT.DIRECT_MBIST_STEP_ACCESS_PRESENT:0
DFT.DIRECT_MBIST0_CTRL_NUM:1
DFT.DIRECT_MBIST1_CTRL_NUM:1
DFT.DIRECT_MBIST2_CTRL_NUM:1
DFT.DIRECT_MBIST3_CTRL_NUM:1
DFT.EXT_OCC:2
DFT.LBIST_C_NUM:3
DFT.MBISR_CH_NUM:1
DFT.MBIST_C_NUM:46
DFT.MBIST0_C_NUM:32
DFT.MBIST1_C_NUM:14
DFT.MBIST2_C_NUM:1
DFT.MBIST3_C_NUM:1
DFT.MENTOR_BISR_PRESENT:1
DFT.MONITOR_PRESENT:1
DFT.NUM_FASTCLK:1
DFT.NUM_FASTCLK_SEL:1
DFT.NUM_HFROOT:14
DFT.PLATFORM_MXS40SV2:0
DFT.VersionSuffix:_ver2

################################################################################
#
# DMAC
#
DMAC.regBaseAddr:0x402A0000
DMAC.DdcName:m7cpuss
DMAC.DMAC_CH.instances:0,1,2,3,4,5,6,7
DMAC.VersionSuffix:

################################################################################
#
# DW
#
DW.0.regBaseAddr:0x40280000
DW.1.regBaseAddr:0x40290000

################################################################################
#
# EFUSE
#
EFUSE.regBaseAddr:0x402C0000
EFUSE.DdcName:mxefuse_ver2
EFUSE.EFUSE_NR:4
EFUSE.VersionSuffix:_ver2

################################################################################
#
# EFUSE_DATA
#
EFUSE_DATA.regBaseAddr:0x402C0800

################################################################################
#
# ETH
#
ETH.instances:0
ETH.0.interrupt.eth.0:83
ETH.0.interrupt.eth.1:84
ETH.0.interrupt.eth.2:85
ETH.0.pins.ETH_TSU_TIMER_CMP_VAL:ETH_0_ETH_TSU_TIMER_CMP_VAL
ETH.0.pins.MDC:ETH_0_MDC
ETH.0.pins.MDIO:ETH_0_MDIO
ETH.0.pins.REF_CLK:ETH_0_REF_CLK
ETH.0.pins.RX_CLK:ETH_0_RX_CLK
ETH.0.pins.RX_CTL:ETH_0_RX_CTL
ETH.0.pins.RX_ER:ETH_0_RX_ER
ETH.0.pins.RXD:ETH_0_RXD_0,ETH_0_RXD_1,ETH_0_RXD_2,ETH_0_RXD_3
ETH.0.pins.TX_CLK:ETH_0_TX_CLK
ETH.0.pins.TX_CTL:ETH_0_TX_CTL
ETH.0.pins.TX_ER:ETH_0_TX_ER
ETH.0.pins.TXD:ETH_0_TXD_0,ETH_0_TXD_1,ETH_0_TXD_2,ETH_0_TXD_3
ETH.0.regBaseAddr:0x40480000
ETH.0.AXI_MASTER_PRESENT:1
ETH.0.AXIM_ID_WIDTH:4
ETH.0.CHIP_TOP.MXETH_RGMII_INT_MODE_EN:0
ETH.0.CHIP_TOP.MXETH_RMII_INT_MODE_EN:1
ETH.0.ETH_NPQ:3
ETH.0.MASTER_WIDTH:8
ETH.0.PLATFORM_VARIANT:2
ETH.0.RAM_VEND:2
ETH.0.RX_PACKET_BUFFER_SIZE:0
ETH.0.SPARE_EN:2
ETH.0.SRC_CLOCK_DIVIDER:1
ETH.0.TSU_CLK_SOURCE:1
ETH.0.TX_PACKET_BUFFER_SIZE:1
ETH.DdcName:mxeth
ETH.VersionSuffix:_ver2

################################################################################
#
# EVTGEN
#
EVTGEN.instances:0
EVTGEN.0.interrupt:80
EVTGEN.0.interrupt.dpslp:19
EVTGEN.0.regBaseAddr:0x403F0000
EVTGEN.0.trigg.OUTPUT.TR_OUT.0.signal:EVTGEN_0_TR_OUT_0
EVTGEN.0.trigg.OUTPUT.TR_OUT.1.signal:EVTGEN_0_TR_OUT_1
EVTGEN.0.trigg.OUTPUT.TR_OUT.2.signal:EVTGEN_0_TR_OUT_2
EVTGEN.0.trigg.OUTPUT.TR_OUT.3.signal:EVTGEN_0_TR_OUT_3
EVTGEN.0.trigg.OUTPUT.TR_OUT.4.signal:EVTGEN_0_TR_OUT_4
EVTGEN.0.trigg.OUTPUT.TR_OUT.5.signal:EVTGEN_0_TR_OUT_5
EVTGEN.0.trigg.OUTPUT.TR_OUT.6.signal:EVTGEN_0_TR_OUT_6
EVTGEN.0.trigg.OUTPUT.TR_OUT.7.signal:EVTGEN_0_TR_OUT_7
EVTGEN.0.trigg.OUTPUT.TR_OUT.8.signal:EVTGEN_0_TR_OUT_8
EVTGEN.0.trigg.OUTPUT.TR_OUT.9.signal:EVTGEN_0_TR_OUT_9
EVTGEN.0.trigg.OUTPUT.TR_OUT.10.signal:EVTGEN_0_TR_OUT_10
EVTGEN.0.trigg.OUTPUT.TR_OUT.11.signal:EVTGEN_0_TR_OUT_11
EVTGEN.0.trigg.OUTPUT.TR_OUT.12.signal:EVTGEN_0_TR_OUT_12
EVTGEN.0.trigg.OUTPUT.TR_OUT.13.signal:EVTGEN_0_TR_OUT_13
EVTGEN.0.trigg.OUTPUT.TR_OUT.14.signal:EVTGEN_0_TR_OUT_14
EVTGEN.0.trigg.OUTPUT.TR_OUT.15.signal:EVTGEN_0_TR_OUT_15
EVTGEN.0.trigg.TO.CPUSS.DW0_TR_IN.signals:EVTGEN_0_TR_OUT_0,EVTGEN_0_TR_OUT_1,EVTGEN_0_TR_OUT_2,EVTGEN_0_TR_OUT_3
EVTGEN.0.trigg.TO.PASS.0.TR_SAR_GEN_IN.signals:EVTGEN_0_TR_OUT_12
EVTGEN.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:EVTGEN_0_TR_OUT_4,EVTGEN_0_TR_OUT_5,EVTGEN_0_TR_OUT_6,EVTGEN_0_TR_OUT_7,EVTGEN_0_TR_OUT_8,EVTGEN_0_TR_OUT_9,EVTGEN_0_TR_OUT_10,EVTGEN_0_TR_OUT_11
EVTGEN.0.trigg.TO.TR_GROUP.9.INPUT.signals:EVTGEN_0_TR_OUT_0,EVTGEN_0_TR_OUT_1,EVTGEN_0_TR_OUT_2,EVTGEN_0_TR_OUT_3,EVTGEN_0_TR_OUT_4,EVTGEN_0_TR_OUT_5,EVTGEN_0_TR_OUT_6,EVTGEN_0_TR_OUT_7,EVTGEN_0_TR_OUT_8,EVTGEN_0_TR_OUT_9,EVTGEN_0_TR_OUT_10,EVTGEN_0_TR_OUT_11,EVTGEN_0_TR_OUT_12,EVTGEN_0_TR_OUT_13,EVTGEN_0_TR_OUT_14,EVTGEN_0_TR_OUT_15
EVTGEN.0.COMP_STRUCT_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
EVTGEN.0.EVTGEN_COMP_STRUCT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
EVTGEN.DdcName:mxevtgen
EVTGEN.VersionSuffix:

################################################################################
#
# FAULT
#
FAULT.regBaseAddr:0x40210000
FAULT.DdcName:m7cpuss
FAULT.FAULT_STRUCT.instances:0,1,2,3
FAULT.VersionSuffix:

################################################################################
#
# FLASHC
#
FLASHC.regBaseAddr:0x40240000
FLASHC.DdcName:m7cpuss
FLASHC.VersionSuffix:

################################################################################
#
# GLOBAL
#
GLOBAL.AXIM_ID_WIDTH:4
GLOBAL.AXIS_ID_WIDTH:13
GLOBAL.CHIP_SUBSTRATE_NET:0
GLOBAL.DFT_TAP1_IR_WIDTH:4
GLOBAL.DO_NOT_USE_VDDA_IN_VDDIO:0
GLOBAL.HAS_AXRES:0
GLOBAL.HAS_AXRES_METAL_OPT:0
GLOBAL.HAS_PTM:0
GLOBAL.HAS_PUMP_IN_IOSS:0
GLOBAL.HAS_VDDA:1
GLOBAL.IO_GPIOSF:0
GLOBAL.IO_VERSION:5
GLOBAL.IOSS_REGMAP_SUPPORT:4
GLOBAL.IP_GEN_VSWITCH:0
GLOBAL.MASTER_WIDTH:8
GLOBAL.MXDFT_SUPPORT:1
GLOBAL.PASS_PRESENT:1
GLOBAL.PLATFORM_VARIANT:2
GLOBAL.PROFILER_PRESENT:0
GLOBAL.PWRDET_ON_VSSD:1
GLOBAL.RAM_VEND:2
GLOBAL.S8STAR_FLASH:1
GLOBAL.SI_REVISION_ID:34
GLOBAL.SPARE_BASE_CELLS:1
GLOBAL.SPARE_CELL_SCS8LS_MACRO_NUM:1
GLOBAL.SPARE_CELL_SUPER_MACRO_NUM:1
GLOBAL.SPARE_GROUP_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13
GLOBAL.SPARE_GROUP_NR.0.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.0.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.0.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.0.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.0.SPARE_GROUP_NR.HIB_SPARE_VECTOR:3
GLOBAL.SPARE_GROUP_NR.1.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.1.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.1.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.1.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.1.SPARE_GROUP_NR.HIB_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.2.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.2.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.2.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.2.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.2.SPARE_GROUP_NR.HIB_SPARE_VECTOR:2
GLOBAL.SPARE_GROUP_NR.3.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.3.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.3.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.3.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.3.SPARE_GROUP_NR.HIB_SPARE_VECTOR:2
GLOBAL.SPARE_GROUP_NR.4.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.4.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.4.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.4.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.4.SPARE_GROUP_NR.HIB_SPARE_VECTOR:4
GLOBAL.SPARE_GROUP_NR.5.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:9
GLOBAL.SPARE_GROUP_NR.5.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:9
GLOBAL.SPARE_GROUP_NR.5.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:3
GLOBAL.SPARE_GROUP_NR.5.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.5.SPARE_GROUP_NR.HIB_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.6.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.6.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.6.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.6.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.6.SPARE_GROUP_NR.HIB_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.7.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.7.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.7.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.7.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.7.SPARE_GROUP_NR.HIB_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.8.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.8.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:64
GLOBAL.SPARE_GROUP_NR.8.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:25
GLOBAL.SPARE_GROUP_NR.8.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.8.SPARE_GROUP_NR.HIB_SPARE_VECTOR:8
GLOBAL.SPARE_GROUP_NR.9.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:10
GLOBAL.SPARE_GROUP_NR.9.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:10
GLOBAL.SPARE_GROUP_NR.9.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:4
GLOBAL.SPARE_GROUP_NR.9.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.9.SPARE_GROUP_NR.HIB_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.10.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:5
GLOBAL.SPARE_GROUP_NR.10.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:5
GLOBAL.SPARE_GROUP_NR.10.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:3
GLOBAL.SPARE_GROUP_NR.10.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.10.SPARE_GROUP_NR.HIB_SPARE_VECTOR:3
GLOBAL.SPARE_GROUP_NR.11.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.11.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:64
GLOBAL.SPARE_GROUP_NR.11.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.11.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.11.SPARE_GROUP_NR.HIB_SPARE_VECTOR:13
GLOBAL.SPARE_GROUP_NR.12.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.12.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.12.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.12.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.12.SPARE_GROUP_NR.HIB_SPARE_VECTOR:3
GLOBAL.SPARE_GROUP_NR.13.SPARE_GROUP_NR.ACTIVE_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.13.SPARE_GROUP_NR.ACTIVE_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.13.SPARE_GROUP_NR.DPSLP_HVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.13.SPARE_GROUP_NR.DPSLP_RVT_SPARE_VECTOR:0
GLOBAL.SPARE_GROUP_NR.13.SPARE_GROUP_NR.HIB_SPARE_VECTOR:0
GLOBAL.SPARE_STDLIB_CFG:2
GLOBAL.SRSSLT:0
GLOBAL.STAR_CONNECT_VDDA:0
GLOBAL.STAR_CONNECT_VDDD:0
GLOBAL.TECHNOLOGY:0
GLOBAL.TESTER:0
GLOBAL.UDB_PRESENT:0
GLOBAL.ULP_N_LP:0
GLOBAL.USE_S8STAR_LIBRARY:1
GLOBAL.VSSA_FOR_VSSIOQ:1
GLOBAL.XRES_PULLUP_EN:1
GLOBAL.XRES_VERSION:3

################################################################################
#
# GPIO
#
GPIO.regBaseAddr:0x40310000
GPIO.DdcName:mxs40ioss
GPIO.GPIO_PRT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30
GPIO.VersionSuffix:_ver5

################################################################################
#
# HSIOM
#
HSIOM.regBaseAddr:0x40300000
HSIOM.DdcName:mxs40ioss
HSIOM.HSIOM_PRT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30
HSIOM.VersionSuffix:_ver5

################################################################################
#
# IOSS
#
IOSS.interrupt.gpio.act:50
IOSS.interrupt.gpio.dpslp:23
IOSS.interrupt.vdd:22
IOSS.interrupts.gpio.act.13:53
IOSS.interrupts.gpio.act.14:54
IOSS.interrupts.gpio.act.15:55
IOSS.interrupts.gpio.act.16:56
IOSS.interrupts.gpio.act.17:57
IOSS.interrupts.gpio.act.18:58
IOSS.interrupts.gpio.act.19:59
IOSS.interrupts.gpio.act.20:60
IOSS.interrupts.gpio.act.21:61
IOSS.interrupts.gpio.act.22:62
IOSS.interrupts.gpio.act.23:63
IOSS.interrupts.gpio.act.24:64
IOSS.interrupts.gpio.act.25:65
IOSS.interrupts.gpio.act.26:66
IOSS.interrupts.gpio.act.27:67
IOSS.interrupts.gpio.act.28:68
IOSS.interrupts.gpio.act.30:69
IOSS.interrupts.gpio.dpslp.0:24
IOSS.interrupts.gpio.dpslp.1:25
IOSS.interrupts.gpio.dpslp.2:26
IOSS.interrupts.gpio.dpslp.3:27
IOSS.interrupts.gpio.dpslp.4:28
IOSS.interrupts.gpio.dpslp.5:29
IOSS.interrupts.gpio.dpslp.6:30
IOSS.interrupts.gpio.dpslp.7:31
IOSS.interrupts.gpio.dpslp.8:32
IOSS.interrupts.gpio.dpslp.9:33
IOSS.interrupts.gpio.dpslp.10:34
IOSS.interrupts.gpio.dpslp.11:35
IOSS.interrupts.gpio.dpslp.12:36
IOSS.interrupts.gpio.dpslp.29:37
IOSS.GPIO.GPIO_PORT_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLEW_EXT:0
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLEW_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO0:1
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO1:1
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO2:1
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO3:1
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO4:1
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO5:1
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.0.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLEW_EXT:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLEW_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.1.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLEW_EXT:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLEW_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.2.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLEW_EXT:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLEW_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.3.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLEW_EXT:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLEW_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.4.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLEW_EXT:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLEW_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.5.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLEW_EXT:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLEW_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.6.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLEW_EXT:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLEW_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.7.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLEW_EXT:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLEW_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.8.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLEW_EXT:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLEW_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO0:1
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO1:1
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO2:1
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO3:1
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO4:1
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO5:1
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO6:1
IOSS.GPIO.GPIO_PORT_NR.9.GPIO_PRT.SLOW_IO7:1
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLEW_EXT:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLEW_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO0:1
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO1:1
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.10.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLEW_EXT:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLEW_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO0:1
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO1:1
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO2:1
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO3:1
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO4:1
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO5:1
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO6:1
IOSS.GPIO.GPIO_PORT_NR.11.GPIO_PRT.SLOW_IO7:1
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLEW_EXT:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLEW_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO0:1
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO1:1
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO2:1
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO3:1
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO4:1
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO5:1
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO6:1
IOSS.GPIO.GPIO_PORT_NR.12.GPIO_PRT.SLOW_IO7:1
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLEW_EXT:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLEW_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.13.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLEW_EXT:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLEW_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.14.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.DRIVE_EXT:1
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.DRIVE_WIDTH:3
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLEW_EXT:1
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLEW_WIDTH:1
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.15.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.DRIVE_EXT:1
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.DRIVE_WIDTH:3
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLEW_EXT:1
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLEW_WIDTH:1
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.16.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.DRIVE_EXT:1
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.DRIVE_WIDTH:3
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLEW_EXT:1
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLEW_WIDTH:1
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.17.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.DRIVE_EXT:1
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.DRIVE_WIDTH:3
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLEW_EXT:1
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLEW_WIDTH:1
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.18.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.DRIVE_EXT:1
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.DRIVE_WIDTH:3
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLEW_EXT:1
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLEW_WIDTH:1
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.19.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.DRIVE_EXT:1
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.DRIVE_WIDTH:3
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLEW_EXT:1
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLEW_WIDTH:1
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.20.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.DRIVE_EXT:1
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.DRIVE_WIDTH:3
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLEW_EXT:1
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLEW_WIDTH:1
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.21.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.DRIVE_EXT:1
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.DRIVE_WIDTH:3
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLEW_EXT:1
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLEW_WIDTH:1
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.22.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.DS_CTRL:1
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLEW_EXT:1
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLEW_WIDTH:1
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.23.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.DS_CTRL:1
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.SLEW_EXT:1
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.SLEW_WIDTH:1
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.24.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.DS_CTRL:1
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.SLEW_EXT:1
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.SLEW_WIDTH:1
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.25.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.DS_CTRL:1
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.SLEW_EXT:1
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.SLEW_WIDTH:1
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.26.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.DS_CTRL:1
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.SLEW_EXT:1
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.SLEW_WIDTH:1
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.27.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.DS_CTRL:1
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.SLEW_EXT:1
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.SLEW_WIDTH:1
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.28.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.SLEW_EXT:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.SLEW_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.SLOW_IO0:1
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.SLOW_IO1:1
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.29.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.AUTOLVL:1
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.DRIVE_EXT:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.DRIVE_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.DS_CTRL:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.GPIO:1
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.SIO:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.SLEW_EXT:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.SLEW_WIDTH:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.SLOW_IO0:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.SLOW_IO1:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.SLOW_IO2:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.SLOW_IO3:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.SLOW_IO4:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.SLOW_IO5:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.SLOW_IO6:0
IOSS.GPIO.GPIO_PORT_NR.30.GPIO_PRT.SLOW_IO7:0
IOSS.GPIO.GPIO_PORT_NR_0_31:31
IOSS.GPIO.GPIO_PORT_NR_32_63:0
IOSS.GPIO.GPIO_PORT_NR_64_95:0
IOSS.GPIO.GPIO_PORT_NR_96_127:0
IOSS.GPIO.LVL_DET_PRESENT:0
IOSS.HSIOM.ALTJTAG_PRESENT:0
IOSS.HSIOM.AMUX_SPLIT_NR:6
IOSS.HSIOM.HSIOM_PORT_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30
IOSS.HSIOM.MONITOR_NR:23
IOSS.HSIOM.MONITOR_NR_0_31:23
IOSS.HSIOM.MONITOR_NR_32_63:0
IOSS.HSIOM.MONITOR_NR_64_95:0
IOSS.HSIOM.MONITOR_NR_96_127:0
IOSS.SMARTIO.SMARTIO_MASK:128

################################################################################
#
# IPC
#
IPC.instances:0,1,2,3,4,5,6,7
IPC.regBaseAddr:0x40220000
IPC.DdcName:m7cpuss
IPC.VersionSuffix:

################################################################################
#
# JPEGDEC
#
JPEGDEC.interrupt.jpeg:156
JPEGDEC.regBaseAddr:0x40B10000
JPEGDEC.DdcName:mxjpegdec
JPEGDEC.MASTER_WIDTH:8
JPEGDEC.VersionSuffix:

################################################################################
#
# LIN
#
LIN.instances:0
LIN.0.interrupts.0:114
LIN.0.interrupts.1:115
LIN.0.pins.LIN_EN:LIN_0_LIN_EN_0,LIN_0_LIN_EN_1
LIN.0.pins.LIN_RX:LIN_0_LIN_RX_0,LIN_0_LIN_RX_1
LIN.0.pins.LIN_TX:LIN_0_LIN_TX_0,LIN_0_LIN_TX_1
LIN.0.regBaseAddr:0x40500000
LIN.0.trigg.FROM.TCPWM.0.TR_OUT1.signals:LIN_0_TR_CMD_TX_HEADER_0,LIN_0_TR_CMD_TX_HEADER_1
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.0.signal:LIN_0_TR_CMD_TX_HEADER_0
LIN.0.trigg.INPUT.TR_CMD_TX_HEADER.1.signal:LIN_0_TR_CMD_TX_HEADER_1
LIN.0.CH_NR:2
LIN.0.CHIP_TOP.PLATFORM_VARIANT:2
LIN.0.CLOCK_CH_EN.0:PCLK_LIN0_CLOCK_CH_EN0
LIN.0.CLOCK_CH_EN.1:PCLK_LIN0_CLOCK_CH_EN1
LIN.0.LIN_CH.instances:0,1
LIN.0.MASTER_WIDTH:8
LIN.DdcName:mxlin
LIN.VersionSuffix:

################################################################################
#
# MEMORY
#
MEMORY.BIST.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31
MEMORY.BIST.0.cell:S40ESRAM_4096X72M8
MEMORY.BIST.0.columnNo:576
MEMORY.BIST.0.connection:CPUSS_SRAM0BIST
MEMORY.BIST.0.datawidth:72
MEMORY.BIST.0.instance_cnt:8
MEMORY.BIST.0.rowNo:512
MEMORY.BIST.1.cell:S40ESRAM_4096X72M8
MEMORY.BIST.1.columnNo:576
MEMORY.BIST.1.connection:CPUSS_SRAM1BIST
MEMORY.BIST.1.datawidth:72
MEMORY.BIST.1.instance_cnt:8
MEMORY.BIST.1.rowNo:512
MEMORY.BIST.2.cell:S40ESRAM_4096X72M8
MEMORY.BIST.2.columnNo:576
MEMORY.BIST.2.connection:CPUSS_SRAM2BIST
MEMORY.BIST.2.datawidth:72
MEMORY.BIST.2.instance_cnt:4
MEMORY.BIST.2.rowNo:512
MEMORY.BIST.3.cell:S40ESRAM_4096X36M8
MEMORY.BIST.3.columnNo:288
MEMORY.BIST.3.connection:CPUSS_M70ITCMRAMBIST
MEMORY.BIST.3.datawidth:36
MEMORY.BIST.3.instance_cnt:4
MEMORY.BIST.3.rowNo:512
MEMORY.BIST.4.cell:S40ESRAM_4096X36M8
MEMORY.BIST.4.columnNo:288
MEMORY.BIST.4.connection:CPUSS_M71ITCMRAMBIST
MEMORY.BIST.4.datawidth:36
MEMORY.BIST.4.instance_cnt:4
MEMORY.BIST.4.rowNo:512
MEMORY.BIST.5.cell:S40ESRAM_4096X39M8
MEMORY.BIST.5.columnNo:312
MEMORY.BIST.5.connection:CPUSS_M70D0TCMRAMBIST
MEMORY.BIST.5.datawidth:39
MEMORY.BIST.5.instance_cnt:2
MEMORY.BIST.5.rowNo:512
MEMORY.BIST.6.cell:S40ESRAM_4096X39M8
MEMORY.BIST.6.columnNo:312
MEMORY.BIST.6.connection:CPUSS_M70D1TCMRAMBIST
MEMORY.BIST.6.datawidth:39
MEMORY.BIST.6.instance_cnt:2
MEMORY.BIST.6.rowNo:512
MEMORY.BIST.7.cell:S40ESRAM_4096X39M8
MEMORY.BIST.7.columnNo:312
MEMORY.BIST.7.connection:CPUSS_M71D0TCMRAMBIST
MEMORY.BIST.7.datawidth:39
MEMORY.BIST.7.instance_cnt:2
MEMORY.BIST.7.rowNo:512
MEMORY.BIST.8.cell:S40ESRAM_4096X39M8
MEMORY.BIST.8.columnNo:312
MEMORY.BIST.8.connection:CPUSS_M71D1TCMRAMBIST
MEMORY.BIST.8.datawidth:39
MEMORY.BIST.8.instance_cnt:2
MEMORY.BIST.8.rowNo:512
MEMORY.BIST.9.cell:S40ESRAM_2048X32M8
MEMORY.BIST.9.columnNo:256
MEMORY.BIST.9.connection:CPUSS_M7ETBSRAMBIST
MEMORY.BIST.9.datawidth:32
MEMORY.BIST.9.instance_cnt:1
MEMORY.BIST.9.rowNo:256
MEMORY.BIST.10.cell:S40ESRAM_512X39M4
MEMORY.BIST.10.columnNo:156
MEMORY.BIST.10.connection:CPUSS_M0CACHESRAMBIST
MEMORY.BIST.10.datawidth:39
MEMORY.BIST.10.instance_cnt:4
MEMORY.BIST.10.rowNo:128
MEMORY.BIST.11.cell:S40ESRAM_1024X32M4
MEMORY.BIST.11.columnNo:128
MEMORY.BIST.11.connection:CPUSS_M0MTBSRAMBIST
MEMORY.BIST.11.datawidth:32
MEMORY.BIST.11.instance_cnt:1
MEMORY.BIST.11.rowNo:256
MEMORY.BIST.12.cell:S40ESRAM_1024X39M4
MEMORY.BIST.12.columnNo:156
MEMORY.BIST.12.connection:CPUSS_CRYPTOBUFSRAMBIST
MEMORY.BIST.12.datawidth:39
MEMORY.BIST.12.instance_cnt:2
MEMORY.BIST.12.rowNo:256
MEMORY.BIST.13.cell:S40ESRAM_256X39M4
MEMORY.BIST.13.columnNo:156
MEMORY.BIST.13.connection:CPUSS_DW0SRAMBIST
MEMORY.BIST.13.datawidth:39
MEMORY.BIST.13.instance_cnt:1
MEMORY.BIST.13.rowNo:64
MEMORY.BIST.14.cell:S40ESRAM_256X39M4
MEMORY.BIST.14.columnNo:156
MEMORY.BIST.14.connection:CPUSS_DW1SRAMBIST
MEMORY.BIST.14.datawidth:39
MEMORY.BIST.14.instance_cnt:1
MEMORY.BIST.14.rowNo:64
MEMORY.BIST.15.cell:S40ESRAM_1024X39M4
MEMORY.BIST.15.columnNo:156
MEMORY.BIST.15.connection:CPUSS_ECTSRAMBIST
MEMORY.BIST.15.datawidth:39
MEMORY.BIST.15.instance_cnt:1
MEMORY.BIST.15.rowNo:256
MEMORY.BIST.16.cell:S40ESRAM_64X32M4
MEMORY.BIST.16.columnNo:128
MEMORY.BIST.16.connection:SCB_0__BIST
MEMORY.BIST.16.datawidth:32
MEMORY.BIST.16.instance_cnt:1
MEMORY.BIST.16.rowNo:16
MEMORY.BIST.17.cell:S40ESRAM_64X32M4
MEMORY.BIST.17.columnNo:128
MEMORY.BIST.17.connection:SCB_1__BIST
MEMORY.BIST.17.datawidth:32
MEMORY.BIST.17.instance_cnt:1
MEMORY.BIST.17.rowNo:16
MEMORY.BIST.18.cell:S40ESRAM_64X32M4
MEMORY.BIST.18.columnNo:128
MEMORY.BIST.18.connection:SCB_2__BIST
MEMORY.BIST.18.datawidth:32
MEMORY.BIST.18.instance_cnt:1
MEMORY.BIST.18.rowNo:16
MEMORY.BIST.19.cell:S40ESRAM_64X32M4
MEMORY.BIST.19.columnNo:128
MEMORY.BIST.19.connection:SCB_3__BIST
MEMORY.BIST.19.datawidth:32
MEMORY.BIST.19.instance_cnt:1
MEMORY.BIST.19.rowNo:16
MEMORY.BIST.20.cell:S40ESRAM_64X32M4
MEMORY.BIST.20.columnNo:128
MEMORY.BIST.20.connection:SCB_4__BIST
MEMORY.BIST.20.datawidth:32
MEMORY.BIST.20.instance_cnt:1
MEMORY.BIST.20.rowNo:16
MEMORY.BIST.21.cell:S40ESRAM_64X32M4
MEMORY.BIST.21.columnNo:128
MEMORY.BIST.21.connection:SCB_5__BIST
MEMORY.BIST.21.datawidth:32
MEMORY.BIST.21.instance_cnt:1
MEMORY.BIST.21.rowNo:16
MEMORY.BIST.22.cell:S40ESRAM_64X32M4
MEMORY.BIST.22.columnNo:128
MEMORY.BIST.22.connection:SCB_6__BIST
MEMORY.BIST.22.datawidth:32
MEMORY.BIST.22.instance_cnt:1
MEMORY.BIST.22.rowNo:16
MEMORY.BIST.23.cell:S40ESRAM_64X32M4
MEMORY.BIST.23.columnNo:128
MEMORY.BIST.23.connection:SCB_7__BIST
MEMORY.BIST.23.datawidth:32
MEMORY.BIST.23.instance_cnt:1
MEMORY.BIST.23.rowNo:16
MEMORY.BIST.24.cell:S40ESRAM_64X32M4
MEMORY.BIST.24.columnNo:128
MEMORY.BIST.24.connection:SCB_8__BIST
MEMORY.BIST.24.datawidth:32
MEMORY.BIST.24.instance_cnt:1
MEMORY.BIST.24.rowNo:16
MEMORY.BIST.25.cell:S40ESRAM_64X32M4
MEMORY.BIST.25.columnNo:128
MEMORY.BIST.25.connection:SCB_9__BIST
MEMORY.BIST.25.datawidth:32
MEMORY.BIST.25.instance_cnt:1
MEMORY.BIST.25.rowNo:16
MEMORY.BIST.26.cell:S40ESRAM_64X32M4
MEMORY.BIST.26.columnNo:128
MEMORY.BIST.26.connection:SCB_10__BIST
MEMORY.BIST.26.datawidth:32
MEMORY.BIST.26.instance_cnt:1
MEMORY.BIST.26.rowNo:16
MEMORY.BIST.27.cell:S40ESRAM_64X32M4
MEMORY.BIST.27.columnNo:128
MEMORY.BIST.27.connection:SCB_11__BIST
MEMORY.BIST.27.datawidth:32
MEMORY.BIST.27.instance_cnt:1
MEMORY.BIST.27.rowNo:16
MEMORY.BIST.28.cell:S40ESRAM_128X32M4
MEMORY.BIST.28.columnNo:128
MEMORY.BIST.28.connection:PASS_0__CONFIGSRAMBIST_0_
MEMORY.BIST.28.datawidth:32
MEMORY.BIST.28.instance_cnt:1
MEMORY.BIST.28.rowNo:32
MEMORY.BIST.29.cell:S40ESRAM_4096X39M8
MEMORY.BIST.29.columnNo:312
MEMORY.BIST.29.connection:CANFD_0__MRAMBIST
MEMORY.BIST.29.datawidth:39
MEMORY.BIST.29.instance_cnt:1
MEMORY.BIST.29.rowNo:512
MEMORY.BIST.30.cell:S40ESRAM_4096X39M8
MEMORY.BIST.30.columnNo:312
MEMORY.BIST.30.connection:CANFD_1__MRAMBIST
MEMORY.BIST.30.datawidth:39
MEMORY.BIST.30.instance_cnt:1
MEMORY.BIST.30.rowNo:512
MEMORY.BIST.31.cell:S40ESRAM_64X64M2
MEMORY.BIST.31.columnNo:128
MEMORY.BIST.31.connection:DAC_BIST
MEMORY.BIST.31.datawidth:64
MEMORY.BIST.31.instance_cnt:1
MEMORY.BIST.31.rowNo:32
MEMORY.CAN0MRAM.baseaddress:0x40530000
MEMORY.CAN0MRAM.size:0x10000
MEMORY.CAN1MRAM.baseaddress:0x40550000
MEMORY.CAN1MRAM.size:0x10000
MEMORY.CM7_0_DTCM.baseaddress:0xA0010000
MEMORY.CM7_0_DTCM.size:0x10000
MEMORY.CM7_0_ITCM.baseaddress:0xA0000000
MEMORY.CM7_0_ITCM.size:0x10000
MEMORY.CM7_1_DTCM.baseaddress:0xA0110000
MEMORY.CM7_1_DTCM.size:0x10000
MEMORY.CM7_1_ITCM.baseaddress:0xA0100000
MEMORY.CM7_1_ITCM.size:0x10000
MEMORY.CM7_DTCM_INTERNAL.baseaddress:0x20000000
MEMORY.CM7_DTCM_INTERNAL.size:0x10000
MEMORY.CM7_ITCM_INTERNAL.baseaddress:0x0
MEMORY.CM7_ITCM_INTERNAL.size:0x10000
MEMORY.EFUSE.baseaddress:0x402C0800
MEMORY.EFUSE.size:0x200
MEMORY.FLASH_LG_DBM0.baseaddress:0x10000000
MEMORY.FLASH_LG_DBM0.size:0x2F8000
MEMORY.FLASH_LG_DBM0.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94
MEMORY.FLASH_LG_DBM0.SECTOR.0.baseaddress:0x10000000
MEMORY.FLASH_LG_DBM0.SECTOR.1.baseaddress:0x10008000
MEMORY.FLASH_LG_DBM0.SECTOR.2.baseaddress:0x10010000
MEMORY.FLASH_LG_DBM0.SECTOR.3.baseaddress:0x10018000
MEMORY.FLASH_LG_DBM0.SECTOR.4.baseaddress:0x10020000
MEMORY.FLASH_LG_DBM0.SECTOR.5.baseaddress:0x10028000
MEMORY.FLASH_LG_DBM0.SECTOR.6.baseaddress:0x10030000
MEMORY.FLASH_LG_DBM0.SECTOR.7.baseaddress:0x10038000
MEMORY.FLASH_LG_DBM0.SECTOR.8.baseaddress:0x10040000
MEMORY.FLASH_LG_DBM0.SECTOR.9.baseaddress:0x10048000
MEMORY.FLASH_LG_DBM0.SECTOR.10.baseaddress:0x10050000
MEMORY.FLASH_LG_DBM0.SECTOR.11.baseaddress:0x10058000
MEMORY.FLASH_LG_DBM0.SECTOR.12.baseaddress:0x10060000
MEMORY.FLASH_LG_DBM0.SECTOR.13.baseaddress:0x10068000
MEMORY.FLASH_LG_DBM0.SECTOR.14.baseaddress:0x10070000
MEMORY.FLASH_LG_DBM0.SECTOR.15.baseaddress:0x10078000
MEMORY.FLASH_LG_DBM0.SECTOR.16.baseaddress:0x10080000
MEMORY.FLASH_LG_DBM0.SECTOR.17.baseaddress:0x10088000
MEMORY.FLASH_LG_DBM0.SECTOR.18.baseaddress:0x10090000
MEMORY.FLASH_LG_DBM0.SECTOR.19.baseaddress:0x10098000
MEMORY.FLASH_LG_DBM0.SECTOR.20.baseaddress:0x100A0000
MEMORY.FLASH_LG_DBM0.SECTOR.21.baseaddress:0x100A8000
MEMORY.FLASH_LG_DBM0.SECTOR.22.baseaddress:0x100B0000
MEMORY.FLASH_LG_DBM0.SECTOR.23.baseaddress:0x100B8000
MEMORY.FLASH_LG_DBM0.SECTOR.24.baseaddress:0x100C0000
MEMORY.FLASH_LG_DBM0.SECTOR.25.baseaddress:0x100C8000
MEMORY.FLASH_LG_DBM0.SECTOR.26.baseaddress:0x100D0000
MEMORY.FLASH_LG_DBM0.SECTOR.27.baseaddress:0x100D8000
MEMORY.FLASH_LG_DBM0.SECTOR.28.baseaddress:0x100E0000
MEMORY.FLASH_LG_DBM0.SECTOR.29.baseaddress:0x100E8000
MEMORY.FLASH_LG_DBM0.SECTOR.30.baseaddress:0x100F0000
MEMORY.FLASH_LG_DBM0.SECTOR.31.baseaddress:0x100F8000
MEMORY.FLASH_LG_DBM0.SECTOR.32.baseaddress:0x10100000
MEMORY.FLASH_LG_DBM0.SECTOR.33.baseaddress:0x10108000
MEMORY.FLASH_LG_DBM0.SECTOR.34.baseaddress:0x10110000
MEMORY.FLASH_LG_DBM0.SECTOR.35.baseaddress:0x10118000
MEMORY.FLASH_LG_DBM0.SECTOR.36.baseaddress:0x10120000
MEMORY.FLASH_LG_DBM0.SECTOR.37.baseaddress:0x10128000
MEMORY.FLASH_LG_DBM0.SECTOR.38.baseaddress:0x10130000
MEMORY.FLASH_LG_DBM0.SECTOR.39.baseaddress:0x10138000
MEMORY.FLASH_LG_DBM0.SECTOR.40.baseaddress:0x10140000
MEMORY.FLASH_LG_DBM0.SECTOR.41.baseaddress:0x10148000
MEMORY.FLASH_LG_DBM0.SECTOR.42.baseaddress:0x10150000
MEMORY.FLASH_LG_DBM0.SECTOR.43.baseaddress:0x10158000
MEMORY.FLASH_LG_DBM0.SECTOR.44.baseaddress:0x10160000
MEMORY.FLASH_LG_DBM0.SECTOR.45.baseaddress:0x10168000
MEMORY.FLASH_LG_DBM0.SECTOR.46.baseaddress:0x10170000
MEMORY.FLASH_LG_DBM0.SECTOR.47.baseaddress:0x10178000
MEMORY.FLASH_LG_DBM0.SECTOR.48.baseaddress:0x10180000
MEMORY.FLASH_LG_DBM0.SECTOR.49.baseaddress:0x10188000
MEMORY.FLASH_LG_DBM0.SECTOR.50.baseaddress:0x10190000
MEMORY.FLASH_LG_DBM0.SECTOR.51.baseaddress:0x10198000
MEMORY.FLASH_LG_DBM0.SECTOR.52.baseaddress:0x101A0000
MEMORY.FLASH_LG_DBM0.SECTOR.53.baseaddress:0x101A8000
MEMORY.FLASH_LG_DBM0.SECTOR.54.baseaddress:0x101B0000
MEMORY.FLASH_LG_DBM0.SECTOR.55.baseaddress:0x101B8000
MEMORY.FLASH_LG_DBM0.SECTOR.56.baseaddress:0x101C0000
MEMORY.FLASH_LG_DBM0.SECTOR.57.baseaddress:0x101C8000
MEMORY.FLASH_LG_DBM0.SECTOR.58.baseaddress:0x101D0000
MEMORY.FLASH_LG_DBM0.SECTOR.59.baseaddress:0x101D8000
MEMORY.FLASH_LG_DBM0.SECTOR.60.baseaddress:0x101E0000
MEMORY.FLASH_LG_DBM0.SECTOR.61.baseaddress:0x101E8000
MEMORY.FLASH_LG_DBM0.SECTOR.62.baseaddress:0x101F0000
MEMORY.FLASH_LG_DBM0.SECTOR.63.baseaddress:0x101F8000
MEMORY.FLASH_LG_DBM0.SECTOR.64.baseaddress:0x10200000
MEMORY.FLASH_LG_DBM0.SECTOR.65.baseaddress:0x10208000
MEMORY.FLASH_LG_DBM0.SECTOR.66.baseaddress:0x10210000
MEMORY.FLASH_LG_DBM0.SECTOR.67.baseaddress:0x10218000
MEMORY.FLASH_LG_DBM0.SECTOR.68.baseaddress:0x10220000
MEMORY.FLASH_LG_DBM0.SECTOR.69.baseaddress:0x10228000
MEMORY.FLASH_LG_DBM0.SECTOR.70.baseaddress:0x10230000
MEMORY.FLASH_LG_DBM0.SECTOR.71.baseaddress:0x10238000
MEMORY.FLASH_LG_DBM0.SECTOR.72.baseaddress:0x10240000
MEMORY.FLASH_LG_DBM0.SECTOR.73.baseaddress:0x10248000
MEMORY.FLASH_LG_DBM0.SECTOR.74.baseaddress:0x10250000
MEMORY.FLASH_LG_DBM0.SECTOR.75.baseaddress:0x10258000
MEMORY.FLASH_LG_DBM0.SECTOR.76.baseaddress:0x10260000
MEMORY.FLASH_LG_DBM0.SECTOR.77.baseaddress:0x10268000
MEMORY.FLASH_LG_DBM0.SECTOR.78.baseaddress:0x10270000
MEMORY.FLASH_LG_DBM0.SECTOR.79.baseaddress:0x10278000
MEMORY.FLASH_LG_DBM0.SECTOR.80.baseaddress:0x10280000
MEMORY.FLASH_LG_DBM0.SECTOR.81.baseaddress:0x10288000
MEMORY.FLASH_LG_DBM0.SECTOR.82.baseaddress:0x10290000
MEMORY.FLASH_LG_DBM0.SECTOR.83.baseaddress:0x10298000
MEMORY.FLASH_LG_DBM0.SECTOR.84.baseaddress:0x102A0000
MEMORY.FLASH_LG_DBM0.SECTOR.85.baseaddress:0x102A8000
MEMORY.FLASH_LG_DBM0.SECTOR.86.baseaddress:0x102B0000
MEMORY.FLASH_LG_DBM0.SECTOR.87.baseaddress:0x102B8000
MEMORY.FLASH_LG_DBM0.SECTOR.88.baseaddress:0x102C0000
MEMORY.FLASH_LG_DBM0.SECTOR.89.baseaddress:0x102C8000
MEMORY.FLASH_LG_DBM0.SECTOR.90.baseaddress:0x102D0000
MEMORY.FLASH_LG_DBM0.SECTOR.91.baseaddress:0x102D8000
MEMORY.FLASH_LG_DBM0.SECTOR.92.baseaddress:0x102E0000
MEMORY.FLASH_LG_DBM0.SECTOR.93.baseaddress:0x102E8000
MEMORY.FLASH_LG_DBM0.SECTOR.94.baseaddress:0x102F0000
MEMORY.FLASH_LG_DBM0.SECTOR.SIZE:0x8000
MEMORY.FLASH_LG_DBM1.baseaddress:0x12000000
MEMORY.FLASH_LG_DBM1.size:0x2F8000
MEMORY.FLASH_LG_DBM1.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94
MEMORY.FLASH_LG_DBM1.SECTOR.0.baseaddress:0x12000000
MEMORY.FLASH_LG_DBM1.SECTOR.1.baseaddress:0x12008000
MEMORY.FLASH_LG_DBM1.SECTOR.2.baseaddress:0x12010000
MEMORY.FLASH_LG_DBM1.SECTOR.3.baseaddress:0x12018000
MEMORY.FLASH_LG_DBM1.SECTOR.4.baseaddress:0x12020000
MEMORY.FLASH_LG_DBM1.SECTOR.5.baseaddress:0x12028000
MEMORY.FLASH_LG_DBM1.SECTOR.6.baseaddress:0x12030000
MEMORY.FLASH_LG_DBM1.SECTOR.7.baseaddress:0x12038000
MEMORY.FLASH_LG_DBM1.SECTOR.8.baseaddress:0x12040000
MEMORY.FLASH_LG_DBM1.SECTOR.9.baseaddress:0x12048000
MEMORY.FLASH_LG_DBM1.SECTOR.10.baseaddress:0x12050000
MEMORY.FLASH_LG_DBM1.SECTOR.11.baseaddress:0x12058000
MEMORY.FLASH_LG_DBM1.SECTOR.12.baseaddress:0x12060000
MEMORY.FLASH_LG_DBM1.SECTOR.13.baseaddress:0x12068000
MEMORY.FLASH_LG_DBM1.SECTOR.14.baseaddress:0x12070000
MEMORY.FLASH_LG_DBM1.SECTOR.15.baseaddress:0x12078000
MEMORY.FLASH_LG_DBM1.SECTOR.16.baseaddress:0x12080000
MEMORY.FLASH_LG_DBM1.SECTOR.17.baseaddress:0x12088000
MEMORY.FLASH_LG_DBM1.SECTOR.18.baseaddress:0x12090000
MEMORY.FLASH_LG_DBM1.SECTOR.19.baseaddress:0x12098000
MEMORY.FLASH_LG_DBM1.SECTOR.20.baseaddress:0x120A0000
MEMORY.FLASH_LG_DBM1.SECTOR.21.baseaddress:0x120A8000
MEMORY.FLASH_LG_DBM1.SECTOR.22.baseaddress:0x120B0000
MEMORY.FLASH_LG_DBM1.SECTOR.23.baseaddress:0x120B8000
MEMORY.FLASH_LG_DBM1.SECTOR.24.baseaddress:0x120C0000
MEMORY.FLASH_LG_DBM1.SECTOR.25.baseaddress:0x120C8000
MEMORY.FLASH_LG_DBM1.SECTOR.26.baseaddress:0x120D0000
MEMORY.FLASH_LG_DBM1.SECTOR.27.baseaddress:0x120D8000
MEMORY.FLASH_LG_DBM1.SECTOR.28.baseaddress:0x120E0000
MEMORY.FLASH_LG_DBM1.SECTOR.29.baseaddress:0x120E8000
MEMORY.FLASH_LG_DBM1.SECTOR.30.baseaddress:0x120F0000
MEMORY.FLASH_LG_DBM1.SECTOR.31.baseaddress:0x120F8000
MEMORY.FLASH_LG_DBM1.SECTOR.32.baseaddress:0x12100000
MEMORY.FLASH_LG_DBM1.SECTOR.33.baseaddress:0x12108000
MEMORY.FLASH_LG_DBM1.SECTOR.34.baseaddress:0x12110000
MEMORY.FLASH_LG_DBM1.SECTOR.35.baseaddress:0x12118000
MEMORY.FLASH_LG_DBM1.SECTOR.36.baseaddress:0x12120000
MEMORY.FLASH_LG_DBM1.SECTOR.37.baseaddress:0x12128000
MEMORY.FLASH_LG_DBM1.SECTOR.38.baseaddress:0x12130000
MEMORY.FLASH_LG_DBM1.SECTOR.39.baseaddress:0x12138000
MEMORY.FLASH_LG_DBM1.SECTOR.40.baseaddress:0x12140000
MEMORY.FLASH_LG_DBM1.SECTOR.41.baseaddress:0x12148000
MEMORY.FLASH_LG_DBM1.SECTOR.42.baseaddress:0x12150000
MEMORY.FLASH_LG_DBM1.SECTOR.43.baseaddress:0x12158000
MEMORY.FLASH_LG_DBM1.SECTOR.44.baseaddress:0x12160000
MEMORY.FLASH_LG_DBM1.SECTOR.45.baseaddress:0x12168000
MEMORY.FLASH_LG_DBM1.SECTOR.46.baseaddress:0x12170000
MEMORY.FLASH_LG_DBM1.SECTOR.47.baseaddress:0x12178000
MEMORY.FLASH_LG_DBM1.SECTOR.48.baseaddress:0x12180000
MEMORY.FLASH_LG_DBM1.SECTOR.49.baseaddress:0x12188000
MEMORY.FLASH_LG_DBM1.SECTOR.50.baseaddress:0x12190000
MEMORY.FLASH_LG_DBM1.SECTOR.51.baseaddress:0x12198000
MEMORY.FLASH_LG_DBM1.SECTOR.52.baseaddress:0x121A0000
MEMORY.FLASH_LG_DBM1.SECTOR.53.baseaddress:0x121A8000
MEMORY.FLASH_LG_DBM1.SECTOR.54.baseaddress:0x121B0000
MEMORY.FLASH_LG_DBM1.SECTOR.55.baseaddress:0x121B8000
MEMORY.FLASH_LG_DBM1.SECTOR.56.baseaddress:0x121C0000
MEMORY.FLASH_LG_DBM1.SECTOR.57.baseaddress:0x121C8000
MEMORY.FLASH_LG_DBM1.SECTOR.58.baseaddress:0x121D0000
MEMORY.FLASH_LG_DBM1.SECTOR.59.baseaddress:0x121D8000
MEMORY.FLASH_LG_DBM1.SECTOR.60.baseaddress:0x121E0000
MEMORY.FLASH_LG_DBM1.SECTOR.61.baseaddress:0x121E8000
MEMORY.FLASH_LG_DBM1.SECTOR.62.baseaddress:0x121F0000
MEMORY.FLASH_LG_DBM1.SECTOR.63.baseaddress:0x121F8000
MEMORY.FLASH_LG_DBM1.SECTOR.64.baseaddress:0x12200000
MEMORY.FLASH_LG_DBM1.SECTOR.65.baseaddress:0x12208000
MEMORY.FLASH_LG_DBM1.SECTOR.66.baseaddress:0x12210000
MEMORY.FLASH_LG_DBM1.SECTOR.67.baseaddress:0x12218000
MEMORY.FLASH_LG_DBM1.SECTOR.68.baseaddress:0x12220000
MEMORY.FLASH_LG_DBM1.SECTOR.69.baseaddress:0x12228000
MEMORY.FLASH_LG_DBM1.SECTOR.70.baseaddress:0x12230000
MEMORY.FLASH_LG_DBM1.SECTOR.71.baseaddress:0x12238000
MEMORY.FLASH_LG_DBM1.SECTOR.72.baseaddress:0x12240000
MEMORY.FLASH_LG_DBM1.SECTOR.73.baseaddress:0x12248000
MEMORY.FLASH_LG_DBM1.SECTOR.74.baseaddress:0x12250000
MEMORY.FLASH_LG_DBM1.SECTOR.75.baseaddress:0x12258000
MEMORY.FLASH_LG_DBM1.SECTOR.76.baseaddress:0x12260000
MEMORY.FLASH_LG_DBM1.SECTOR.77.baseaddress:0x12268000
MEMORY.FLASH_LG_DBM1.SECTOR.78.baseaddress:0x12270000
MEMORY.FLASH_LG_DBM1.SECTOR.79.baseaddress:0x12278000
MEMORY.FLASH_LG_DBM1.SECTOR.80.baseaddress:0x12280000
MEMORY.FLASH_LG_DBM1.SECTOR.81.baseaddress:0x12288000
MEMORY.FLASH_LG_DBM1.SECTOR.82.baseaddress:0x12290000
MEMORY.FLASH_LG_DBM1.SECTOR.83.baseaddress:0x12298000
MEMORY.FLASH_LG_DBM1.SECTOR.84.baseaddress:0x122A0000
MEMORY.FLASH_LG_DBM1.SECTOR.85.baseaddress:0x122A8000
MEMORY.FLASH_LG_DBM1.SECTOR.86.baseaddress:0x122B0000
MEMORY.FLASH_LG_DBM1.SECTOR.87.baseaddress:0x122B8000
MEMORY.FLASH_LG_DBM1.SECTOR.88.baseaddress:0x122C0000
MEMORY.FLASH_LG_DBM1.SECTOR.89.baseaddress:0x122C8000
MEMORY.FLASH_LG_DBM1.SECTOR.90.baseaddress:0x122D0000
MEMORY.FLASH_LG_DBM1.SECTOR.91.baseaddress:0x122D8000
MEMORY.FLASH_LG_DBM1.SECTOR.92.baseaddress:0x122E0000
MEMORY.FLASH_LG_DBM1.SECTOR.93.baseaddress:0x122E8000
MEMORY.FLASH_LG_DBM1.SECTOR.94.baseaddress:0x122F0000
MEMORY.FLASH_LG_DBM1.SECTOR.SIZE:0x8000
MEMORY.FLASH_LG_SBM.baseaddress:0x10000000
MEMORY.FLASH_LG_SBM.size:0x5F0000
MEMORY.FLASH_LG_SBM.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189
MEMORY.FLASH_LG_SBM.SECTOR.0.baseaddress:0x10000000
MEMORY.FLASH_LG_SBM.SECTOR.1.baseaddress:0x10008000
MEMORY.FLASH_LG_SBM.SECTOR.2.baseaddress:0x10010000
MEMORY.FLASH_LG_SBM.SECTOR.3.baseaddress:0x10018000
MEMORY.FLASH_LG_SBM.SECTOR.4.baseaddress:0x10020000
MEMORY.FLASH_LG_SBM.SECTOR.5.baseaddress:0x10028000
MEMORY.FLASH_LG_SBM.SECTOR.6.baseaddress:0x10030000
MEMORY.FLASH_LG_SBM.SECTOR.7.baseaddress:0x10038000
MEMORY.FLASH_LG_SBM.SECTOR.8.baseaddress:0x10040000
MEMORY.FLASH_LG_SBM.SECTOR.9.baseaddress:0x10048000
MEMORY.FLASH_LG_SBM.SECTOR.10.baseaddress:0x10050000
MEMORY.FLASH_LG_SBM.SECTOR.11.baseaddress:0x10058000
MEMORY.FLASH_LG_SBM.SECTOR.12.baseaddress:0x10060000
MEMORY.FLASH_LG_SBM.SECTOR.13.baseaddress:0x10068000
MEMORY.FLASH_LG_SBM.SECTOR.14.baseaddress:0x10070000
MEMORY.FLASH_LG_SBM.SECTOR.15.baseaddress:0x10078000
MEMORY.FLASH_LG_SBM.SECTOR.16.baseaddress:0x10080000
MEMORY.FLASH_LG_SBM.SECTOR.17.baseaddress:0x10088000
MEMORY.FLASH_LG_SBM.SECTOR.18.baseaddress:0x10090000
MEMORY.FLASH_LG_SBM.SECTOR.19.baseaddress:0x10098000
MEMORY.FLASH_LG_SBM.SECTOR.20.baseaddress:0x100A0000
MEMORY.FLASH_LG_SBM.SECTOR.21.baseaddress:0x100A8000
MEMORY.FLASH_LG_SBM.SECTOR.22.baseaddress:0x100B0000
MEMORY.FLASH_LG_SBM.SECTOR.23.baseaddress:0x100B8000
MEMORY.FLASH_LG_SBM.SECTOR.24.baseaddress:0x100C0000
MEMORY.FLASH_LG_SBM.SECTOR.25.baseaddress:0x100C8000
MEMORY.FLASH_LG_SBM.SECTOR.26.baseaddress:0x100D0000
MEMORY.FLASH_LG_SBM.SECTOR.27.baseaddress:0x100D8000
MEMORY.FLASH_LG_SBM.SECTOR.28.baseaddress:0x100E0000
MEMORY.FLASH_LG_SBM.SECTOR.29.baseaddress:0x100E8000
MEMORY.FLASH_LG_SBM.SECTOR.30.baseaddress:0x100F0000
MEMORY.FLASH_LG_SBM.SECTOR.31.baseaddress:0x100F8000
MEMORY.FLASH_LG_SBM.SECTOR.32.baseaddress:0x10100000
MEMORY.FLASH_LG_SBM.SECTOR.33.baseaddress:0x10108000
MEMORY.FLASH_LG_SBM.SECTOR.34.baseaddress:0x10110000
MEMORY.FLASH_LG_SBM.SECTOR.35.baseaddress:0x10118000
MEMORY.FLASH_LG_SBM.SECTOR.36.baseaddress:0x10120000
MEMORY.FLASH_LG_SBM.SECTOR.37.baseaddress:0x10128000
MEMORY.FLASH_LG_SBM.SECTOR.38.baseaddress:0x10130000
MEMORY.FLASH_LG_SBM.SECTOR.39.baseaddress:0x10138000
MEMORY.FLASH_LG_SBM.SECTOR.40.baseaddress:0x10140000
MEMORY.FLASH_LG_SBM.SECTOR.41.baseaddress:0x10148000
MEMORY.FLASH_LG_SBM.SECTOR.42.baseaddress:0x10150000
MEMORY.FLASH_LG_SBM.SECTOR.43.baseaddress:0x10158000
MEMORY.FLASH_LG_SBM.SECTOR.44.baseaddress:0x10160000
MEMORY.FLASH_LG_SBM.SECTOR.45.baseaddress:0x10168000
MEMORY.FLASH_LG_SBM.SECTOR.46.baseaddress:0x10170000
MEMORY.FLASH_LG_SBM.SECTOR.47.baseaddress:0x10178000
MEMORY.FLASH_LG_SBM.SECTOR.48.baseaddress:0x10180000
MEMORY.FLASH_LG_SBM.SECTOR.49.baseaddress:0x10188000
MEMORY.FLASH_LG_SBM.SECTOR.50.baseaddress:0x10190000
MEMORY.FLASH_LG_SBM.SECTOR.51.baseaddress:0x10198000
MEMORY.FLASH_LG_SBM.SECTOR.52.baseaddress:0x101A0000
MEMORY.FLASH_LG_SBM.SECTOR.53.baseaddress:0x101A8000
MEMORY.FLASH_LG_SBM.SECTOR.54.baseaddress:0x101B0000
MEMORY.FLASH_LG_SBM.SECTOR.55.baseaddress:0x101B8000
MEMORY.FLASH_LG_SBM.SECTOR.56.baseaddress:0x101C0000
MEMORY.FLASH_LG_SBM.SECTOR.57.baseaddress:0x101C8000
MEMORY.FLASH_LG_SBM.SECTOR.58.baseaddress:0x101D0000
MEMORY.FLASH_LG_SBM.SECTOR.59.baseaddress:0x101D8000
MEMORY.FLASH_LG_SBM.SECTOR.60.baseaddress:0x101E0000
MEMORY.FLASH_LG_SBM.SECTOR.61.baseaddress:0x101E8000
MEMORY.FLASH_LG_SBM.SECTOR.62.baseaddress:0x101F0000
MEMORY.FLASH_LG_SBM.SECTOR.63.baseaddress:0x101F8000
MEMORY.FLASH_LG_SBM.SECTOR.64.baseaddress:0x10200000
MEMORY.FLASH_LG_SBM.SECTOR.65.baseaddress:0x10208000
MEMORY.FLASH_LG_SBM.SECTOR.66.baseaddress:0x10210000
MEMORY.FLASH_LG_SBM.SECTOR.67.baseaddress:0x10218000
MEMORY.FLASH_LG_SBM.SECTOR.68.baseaddress:0x10220000
MEMORY.FLASH_LG_SBM.SECTOR.69.baseaddress:0x10228000
MEMORY.FLASH_LG_SBM.SECTOR.70.baseaddress:0x10230000
MEMORY.FLASH_LG_SBM.SECTOR.71.baseaddress:0x10238000
MEMORY.FLASH_LG_SBM.SECTOR.72.baseaddress:0x10240000
MEMORY.FLASH_LG_SBM.SECTOR.73.baseaddress:0x10248000
MEMORY.FLASH_LG_SBM.SECTOR.74.baseaddress:0x10250000
MEMORY.FLASH_LG_SBM.SECTOR.75.baseaddress:0x10258000
MEMORY.FLASH_LG_SBM.SECTOR.76.baseaddress:0x10260000
MEMORY.FLASH_LG_SBM.SECTOR.77.baseaddress:0x10268000
MEMORY.FLASH_LG_SBM.SECTOR.78.baseaddress:0x10270000
MEMORY.FLASH_LG_SBM.SECTOR.79.baseaddress:0x10278000
MEMORY.FLASH_LG_SBM.SECTOR.80.baseaddress:0x10280000
MEMORY.FLASH_LG_SBM.SECTOR.81.baseaddress:0x10288000
MEMORY.FLASH_LG_SBM.SECTOR.82.baseaddress:0x10290000
MEMORY.FLASH_LG_SBM.SECTOR.83.baseaddress:0x10298000
MEMORY.FLASH_LG_SBM.SECTOR.84.baseaddress:0x102A0000
MEMORY.FLASH_LG_SBM.SECTOR.85.baseaddress:0x102A8000
MEMORY.FLASH_LG_SBM.SECTOR.86.baseaddress:0x102B0000
MEMORY.FLASH_LG_SBM.SECTOR.87.baseaddress:0x102B8000
MEMORY.FLASH_LG_SBM.SECTOR.88.baseaddress:0x102C0000
MEMORY.FLASH_LG_SBM.SECTOR.89.baseaddress:0x102C8000
MEMORY.FLASH_LG_SBM.SECTOR.90.baseaddress:0x102D0000
MEMORY.FLASH_LG_SBM.SECTOR.91.baseaddress:0x102D8000
MEMORY.FLASH_LG_SBM.SECTOR.92.baseaddress:0x102E0000
MEMORY.FLASH_LG_SBM.SECTOR.93.baseaddress:0x102E8000
MEMORY.FLASH_LG_SBM.SECTOR.94.baseaddress:0x102F0000
MEMORY.FLASH_LG_SBM.SECTOR.95.baseaddress:0x102F8000
MEMORY.FLASH_LG_SBM.SECTOR.96.baseaddress:0x10300000
MEMORY.FLASH_LG_SBM.SECTOR.97.baseaddress:0x10308000
MEMORY.FLASH_LG_SBM.SECTOR.98.baseaddress:0x10310000
MEMORY.FLASH_LG_SBM.SECTOR.99.baseaddress:0x10318000
MEMORY.FLASH_LG_SBM.SECTOR.100.baseaddress:0x10320000
MEMORY.FLASH_LG_SBM.SECTOR.101.baseaddress:0x10328000
MEMORY.FLASH_LG_SBM.SECTOR.102.baseaddress:0x10330000
MEMORY.FLASH_LG_SBM.SECTOR.103.baseaddress:0x10338000
MEMORY.FLASH_LG_SBM.SECTOR.104.baseaddress:0x10340000
MEMORY.FLASH_LG_SBM.SECTOR.105.baseaddress:0x10348000
MEMORY.FLASH_LG_SBM.SECTOR.106.baseaddress:0x10350000
MEMORY.FLASH_LG_SBM.SECTOR.107.baseaddress:0x10358000
MEMORY.FLASH_LG_SBM.SECTOR.108.baseaddress:0x10360000
MEMORY.FLASH_LG_SBM.SECTOR.109.baseaddress:0x10368000
MEMORY.FLASH_LG_SBM.SECTOR.110.baseaddress:0x10370000
MEMORY.FLASH_LG_SBM.SECTOR.111.baseaddress:0x10378000
MEMORY.FLASH_LG_SBM.SECTOR.112.baseaddress:0x10380000
MEMORY.FLASH_LG_SBM.SECTOR.113.baseaddress:0x10388000
MEMORY.FLASH_LG_SBM.SECTOR.114.baseaddress:0x10390000
MEMORY.FLASH_LG_SBM.SECTOR.115.baseaddress:0x10398000
MEMORY.FLASH_LG_SBM.SECTOR.116.baseaddress:0x103A0000
MEMORY.FLASH_LG_SBM.SECTOR.117.baseaddress:0x103A8000
MEMORY.FLASH_LG_SBM.SECTOR.118.baseaddress:0x103B0000
MEMORY.FLASH_LG_SBM.SECTOR.119.baseaddress:0x103B8000
MEMORY.FLASH_LG_SBM.SECTOR.120.baseaddress:0x103C0000
MEMORY.FLASH_LG_SBM.SECTOR.121.baseaddress:0x103C8000
MEMORY.FLASH_LG_SBM.SECTOR.122.baseaddress:0x103D0000
MEMORY.FLASH_LG_SBM.SECTOR.123.baseaddress:0x103D8000
MEMORY.FLASH_LG_SBM.SECTOR.124.baseaddress:0x103E0000
MEMORY.FLASH_LG_SBM.SECTOR.125.baseaddress:0x103E8000
MEMORY.FLASH_LG_SBM.SECTOR.126.baseaddress:0x103F0000
MEMORY.FLASH_LG_SBM.SECTOR.127.baseaddress:0x103F8000
MEMORY.FLASH_LG_SBM.SECTOR.128.baseaddress:0x10400000
MEMORY.FLASH_LG_SBM.SECTOR.129.baseaddress:0x10408000
MEMORY.FLASH_LG_SBM.SECTOR.130.baseaddress:0x10410000
MEMORY.FLASH_LG_SBM.SECTOR.131.baseaddress:0x10418000
MEMORY.FLASH_LG_SBM.SECTOR.132.baseaddress:0x10420000
MEMORY.FLASH_LG_SBM.SECTOR.133.baseaddress:0x10428000
MEMORY.FLASH_LG_SBM.SECTOR.134.baseaddress:0x10430000
MEMORY.FLASH_LG_SBM.SECTOR.135.baseaddress:0x10438000
MEMORY.FLASH_LG_SBM.SECTOR.136.baseaddress:0x10440000
MEMORY.FLASH_LG_SBM.SECTOR.137.baseaddress:0x10448000
MEMORY.FLASH_LG_SBM.SECTOR.138.baseaddress:0x10450000
MEMORY.FLASH_LG_SBM.SECTOR.139.baseaddress:0x10458000
MEMORY.FLASH_LG_SBM.SECTOR.140.baseaddress:0x10460000
MEMORY.FLASH_LG_SBM.SECTOR.141.baseaddress:0x10468000
MEMORY.FLASH_LG_SBM.SECTOR.142.baseaddress:0x10470000
MEMORY.FLASH_LG_SBM.SECTOR.143.baseaddress:0x10478000
MEMORY.FLASH_LG_SBM.SECTOR.144.baseaddress:0x10480000
MEMORY.FLASH_LG_SBM.SECTOR.145.baseaddress:0x10488000
MEMORY.FLASH_LG_SBM.SECTOR.146.baseaddress:0x10490000
MEMORY.FLASH_LG_SBM.SECTOR.147.baseaddress:0x10498000
MEMORY.FLASH_LG_SBM.SECTOR.148.baseaddress:0x104A0000
MEMORY.FLASH_LG_SBM.SECTOR.149.baseaddress:0x104A8000
MEMORY.FLASH_LG_SBM.SECTOR.150.baseaddress:0x104B0000
MEMORY.FLASH_LG_SBM.SECTOR.151.baseaddress:0x104B8000
MEMORY.FLASH_LG_SBM.SECTOR.152.baseaddress:0x104C0000
MEMORY.FLASH_LG_SBM.SECTOR.153.baseaddress:0x104C8000
MEMORY.FLASH_LG_SBM.SECTOR.154.baseaddress:0x104D0000
MEMORY.FLASH_LG_SBM.SECTOR.155.baseaddress:0x104D8000
MEMORY.FLASH_LG_SBM.SECTOR.156.baseaddress:0x104E0000
MEMORY.FLASH_LG_SBM.SECTOR.157.baseaddress:0x104E8000
MEMORY.FLASH_LG_SBM.SECTOR.158.baseaddress:0x104F0000
MEMORY.FLASH_LG_SBM.SECTOR.159.baseaddress:0x104F8000
MEMORY.FLASH_LG_SBM.SECTOR.160.baseaddress:0x10500000
MEMORY.FLASH_LG_SBM.SECTOR.161.baseaddress:0x10508000
MEMORY.FLASH_LG_SBM.SECTOR.162.baseaddress:0x10510000
MEMORY.FLASH_LG_SBM.SECTOR.163.baseaddress:0x10518000
MEMORY.FLASH_LG_SBM.SECTOR.164.baseaddress:0x10520000
MEMORY.FLASH_LG_SBM.SECTOR.165.baseaddress:0x10528000
MEMORY.FLASH_LG_SBM.SECTOR.166.baseaddress:0x10530000
MEMORY.FLASH_LG_SBM.SECTOR.167.baseaddress:0x10538000
MEMORY.FLASH_LG_SBM.SECTOR.168.baseaddress:0x10540000
MEMORY.FLASH_LG_SBM.SECTOR.169.baseaddress:0x10548000
MEMORY.FLASH_LG_SBM.SECTOR.170.baseaddress:0x10550000
MEMORY.FLASH_LG_SBM.SECTOR.171.baseaddress:0x10558000
MEMORY.FLASH_LG_SBM.SECTOR.172.baseaddress:0x10560000
MEMORY.FLASH_LG_SBM.SECTOR.173.baseaddress:0x10568000
MEMORY.FLASH_LG_SBM.SECTOR.174.baseaddress:0x10570000
MEMORY.FLASH_LG_SBM.SECTOR.175.baseaddress:0x10578000
MEMORY.FLASH_LG_SBM.SECTOR.176.baseaddress:0x10580000
MEMORY.FLASH_LG_SBM.SECTOR.177.baseaddress:0x10588000
MEMORY.FLASH_LG_SBM.SECTOR.178.baseaddress:0x10590000
MEMORY.FLASH_LG_SBM.SECTOR.179.baseaddress:0x10598000
MEMORY.FLASH_LG_SBM.SECTOR.180.baseaddress:0x105A0000
MEMORY.FLASH_LG_SBM.SECTOR.181.baseaddress:0x105A8000
MEMORY.FLASH_LG_SBM.SECTOR.182.baseaddress:0x105B0000
MEMORY.FLASH_LG_SBM.SECTOR.183.baseaddress:0x105B8000
MEMORY.FLASH_LG_SBM.SECTOR.184.baseaddress:0x105C0000
MEMORY.FLASH_LG_SBM.SECTOR.185.baseaddress:0x105C8000
MEMORY.FLASH_LG_SBM.SECTOR.186.baseaddress:0x105D0000
MEMORY.FLASH_LG_SBM.SECTOR.187.baseaddress:0x105D8000
MEMORY.FLASH_LG_SBM.SECTOR.188.baseaddress:0x105E0000
MEMORY.FLASH_LG_SBM.SECTOR.189.baseaddress:0x105E8000
MEMORY.FLASH_LG_SBM.SECTOR.SIZE:0x8000
MEMORY.FLASH_SM_DBM0.baseaddress:0x102F8000
MEMORY.FLASH_SM_DBM0.size:0x20000
MEMORY.FLASH_SM_DBM0.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
MEMORY.FLASH_SM_DBM0.SECTOR.0.baseaddress:0x102F8000
MEMORY.FLASH_SM_DBM0.SECTOR.1.baseaddress:0x102FA000
MEMORY.FLASH_SM_DBM0.SECTOR.2.baseaddress:0x102FC000
MEMORY.FLASH_SM_DBM0.SECTOR.3.baseaddress:0x102FE000
MEMORY.FLASH_SM_DBM0.SECTOR.4.baseaddress:0x10300000
MEMORY.FLASH_SM_DBM0.SECTOR.5.baseaddress:0x10302000
MEMORY.FLASH_SM_DBM0.SECTOR.6.baseaddress:0x10304000
MEMORY.FLASH_SM_DBM0.SECTOR.7.baseaddress:0x10306000
MEMORY.FLASH_SM_DBM0.SECTOR.8.baseaddress:0x10308000
MEMORY.FLASH_SM_DBM0.SECTOR.9.baseaddress:0x1030A000
MEMORY.FLASH_SM_DBM0.SECTOR.10.baseaddress:0x1030C000
MEMORY.FLASH_SM_DBM0.SECTOR.11.baseaddress:0x1030E000
MEMORY.FLASH_SM_DBM0.SECTOR.12.baseaddress:0x10310000
MEMORY.FLASH_SM_DBM0.SECTOR.13.baseaddress:0x10312000
MEMORY.FLASH_SM_DBM0.SECTOR.14.baseaddress:0x10314000
MEMORY.FLASH_SM_DBM0.SECTOR.15.baseaddress:0x10316000
MEMORY.FLASH_SM_DBM0.SECTOR.SIZE:0x2000
MEMORY.FLASH_SM_DBM1.baseaddress:0x122F8000
MEMORY.FLASH_SM_DBM1.size:0x20000
MEMORY.FLASH_SM_DBM1.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
MEMORY.FLASH_SM_DBM1.SECTOR.0.baseaddress:0x122F8000
MEMORY.FLASH_SM_DBM1.SECTOR.1.baseaddress:0x122FA000
MEMORY.FLASH_SM_DBM1.SECTOR.2.baseaddress:0x122FC000
MEMORY.FLASH_SM_DBM1.SECTOR.3.baseaddress:0x122FE000
MEMORY.FLASH_SM_DBM1.SECTOR.4.baseaddress:0x12300000
MEMORY.FLASH_SM_DBM1.SECTOR.5.baseaddress:0x12302000
MEMORY.FLASH_SM_DBM1.SECTOR.6.baseaddress:0x12304000
MEMORY.FLASH_SM_DBM1.SECTOR.7.baseaddress:0x12306000
MEMORY.FLASH_SM_DBM1.SECTOR.8.baseaddress:0x12308000
MEMORY.FLASH_SM_DBM1.SECTOR.9.baseaddress:0x1230A000
MEMORY.FLASH_SM_DBM1.SECTOR.10.baseaddress:0x1230C000
MEMORY.FLASH_SM_DBM1.SECTOR.11.baseaddress:0x1230E000
MEMORY.FLASH_SM_DBM1.SECTOR.12.baseaddress:0x12310000
MEMORY.FLASH_SM_DBM1.SECTOR.13.baseaddress:0x12312000
MEMORY.FLASH_SM_DBM1.SECTOR.14.baseaddress:0x12314000
MEMORY.FLASH_SM_DBM1.SECTOR.15.baseaddress:0x12316000
MEMORY.FLASH_SM_DBM1.SECTOR.SIZE:0x2000
MEMORY.FLASH_SM_SBM.baseaddress:0x105F0000
MEMORY.FLASH_SM_SBM.size:0x40000
MEMORY.FLASH_SM_SBM.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31
MEMORY.FLASH_SM_SBM.SECTOR.0.baseaddress:0x105F0000
MEMORY.FLASH_SM_SBM.SECTOR.1.baseaddress:0x105F2000
MEMORY.FLASH_SM_SBM.SECTOR.2.baseaddress:0x105F4000
MEMORY.FLASH_SM_SBM.SECTOR.3.baseaddress:0x105F6000
MEMORY.FLASH_SM_SBM.SECTOR.4.baseaddress:0x105F8000
MEMORY.FLASH_SM_SBM.SECTOR.5.baseaddress:0x105FA000
MEMORY.FLASH_SM_SBM.SECTOR.6.baseaddress:0x105FC000
MEMORY.FLASH_SM_SBM.SECTOR.7.baseaddress:0x105FE000
MEMORY.FLASH_SM_SBM.SECTOR.8.baseaddress:0x10600000
MEMORY.FLASH_SM_SBM.SECTOR.9.baseaddress:0x10602000
MEMORY.FLASH_SM_SBM.SECTOR.10.baseaddress:0x10604000
MEMORY.FLASH_SM_SBM.SECTOR.11.baseaddress:0x10606000
MEMORY.FLASH_SM_SBM.SECTOR.12.baseaddress:0x10608000
MEMORY.FLASH_SM_SBM.SECTOR.13.baseaddress:0x1060A000
MEMORY.FLASH_SM_SBM.SECTOR.14.baseaddress:0x1060C000
MEMORY.FLASH_SM_SBM.SECTOR.15.baseaddress:0x1060E000
MEMORY.FLASH_SM_SBM.SECTOR.16.baseaddress:0x10610000
MEMORY.FLASH_SM_SBM.SECTOR.17.baseaddress:0x10612000
MEMORY.FLASH_SM_SBM.SECTOR.18.baseaddress:0x10614000
MEMORY.FLASH_SM_SBM.SECTOR.19.baseaddress:0x10616000
MEMORY.FLASH_SM_SBM.SECTOR.20.baseaddress:0x10618000
MEMORY.FLASH_SM_SBM.SECTOR.21.baseaddress:0x1061A000
MEMORY.FLASH_SM_SBM.SECTOR.22.baseaddress:0x1061C000
MEMORY.FLASH_SM_SBM.SECTOR.23.baseaddress:0x1061E000
MEMORY.FLASH_SM_SBM.SECTOR.24.baseaddress:0x10620000
MEMORY.FLASH_SM_SBM.SECTOR.25.baseaddress:0x10622000
MEMORY.FLASH_SM_SBM.SECTOR.26.baseaddress:0x10624000
MEMORY.FLASH_SM_SBM.SECTOR.27.baseaddress:0x10626000
MEMORY.FLASH_SM_SBM.SECTOR.28.baseaddress:0x10628000
MEMORY.FLASH_SM_SBM.SECTOR.29.baseaddress:0x1062A000
MEMORY.FLASH_SM_SBM.SECTOR.30.baseaddress:0x1062C000
MEMORY.FLASH_SM_SBM.SECTOR.31.baseaddress:0x1062E000
MEMORY.FLASH_SM_SBM.SECTOR.SIZE:0x2000
MEMORY.OTPFLASH.baseaddress:0x16000000
MEMORY.OTPFLASH.size:0x10000
MEMORY.OTPFLASH.SECTOR.instances:0,1,2,3,4,5,6,7
MEMORY.OTPFLASH.SECTOR.0.baseaddress:0x16000000
MEMORY.OTPFLASH.SECTOR.1.baseaddress:0x16002000
MEMORY.OTPFLASH.SECTOR.2.baseaddress:0x16004000
MEMORY.OTPFLASH.SECTOR.3.baseaddress:0x16006000
MEMORY.OTPFLASH.SECTOR.4.baseaddress:0x16008000
MEMORY.OTPFLASH.SECTOR.5.baseaddress:0x1600A000
MEMORY.OTPFLASH.SECTOR.6.baseaddress:0x1600C000
MEMORY.OTPFLASH.SECTOR.7.baseaddress:0x1600E000
MEMORY.OTPFLASH.SECTOR.SIZE:0x2000
MEMORY.ROM.baseaddress:0x0
MEMORY.ROM.size:0x10000
MEMORY.ROM_MIRROR.baseaddress:0x1000000
MEMORY.ROM_MIRROR.size:0x10000
MEMORY.SFLASH.baseaddress:0x17000000
MEMORY.SFLASH.size:0x8000
MEMORY.SFLASH1.baseaddress:0x17800000
MEMORY.SFLASH1.size:0x8000
MEMORY.SMIF.PORT0.baseaddress:0x60000000
MEMORY.SMIF.PORT0.size:0x20000000
MEMORY.SMIF.PORT1.baseaddress:0x80000000
MEMORY.SMIF.PORT1.size:0x20000000
MEMORY.SRAM0.baseaddress:0x28000000
MEMORY.SRAM0.size:0x40000
MEMORY.SRAM1.baseaddress:0x28040000
MEMORY.SRAM1.size:0x40000
MEMORY.SRAM2.baseaddress:0x28080000
MEMORY.SRAM2.size:0x20000
MEMORY.VIDEOSS_VRAM.baseaddress:0x24000000
MEMORY.VIDEOSS_VRAM.size:0x400000
MEMORY.WFLASH_LG_DBM0.baseaddress:0x14000000
MEMORY.WFLASH_LG_DBM0.size:0xC000
MEMORY.WFLASH_LG_DBM0.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23
MEMORY.WFLASH_LG_DBM0.SECTOR.0.baseaddress:0x14000000
MEMORY.WFLASH_LG_DBM0.SECTOR.1.baseaddress:0x14000800
MEMORY.WFLASH_LG_DBM0.SECTOR.2.baseaddress:0x14001000
MEMORY.WFLASH_LG_DBM0.SECTOR.3.baseaddress:0x14001800
MEMORY.WFLASH_LG_DBM0.SECTOR.4.baseaddress:0x14002000
MEMORY.WFLASH_LG_DBM0.SECTOR.5.baseaddress:0x14002800
MEMORY.WFLASH_LG_DBM0.SECTOR.6.baseaddress:0x14003000
MEMORY.WFLASH_LG_DBM0.SECTOR.7.baseaddress:0x14003800
MEMORY.WFLASH_LG_DBM0.SECTOR.8.baseaddress:0x14004000
MEMORY.WFLASH_LG_DBM0.SECTOR.9.baseaddress:0x14004800
MEMORY.WFLASH_LG_DBM0.SECTOR.10.baseaddress:0x14005000
MEMORY.WFLASH_LG_DBM0.SECTOR.11.baseaddress:0x14005800
MEMORY.WFLASH_LG_DBM0.SECTOR.12.baseaddress:0x14006000
MEMORY.WFLASH_LG_DBM0.SECTOR.13.baseaddress:0x14006800
MEMORY.WFLASH_LG_DBM0.SECTOR.14.baseaddress:0x14007000
MEMORY.WFLASH_LG_DBM0.SECTOR.15.baseaddress:0x14007800
MEMORY.WFLASH_LG_DBM0.SECTOR.16.baseaddress:0x14008000
MEMORY.WFLASH_LG_DBM0.SECTOR.17.baseaddress:0x14008800
MEMORY.WFLASH_LG_DBM0.SECTOR.18.baseaddress:0x14009000
MEMORY.WFLASH_LG_DBM0.SECTOR.19.baseaddress:0x14009800
MEMORY.WFLASH_LG_DBM0.SECTOR.20.baseaddress:0x1400A000
MEMORY.WFLASH_LG_DBM0.SECTOR.21.baseaddress:0x1400A800
MEMORY.WFLASH_LG_DBM0.SECTOR.22.baseaddress:0x1400B000
MEMORY.WFLASH_LG_DBM0.SECTOR.23.baseaddress:0x1400B800
MEMORY.WFLASH_LG_DBM0.SECTOR.SIZE:0x800
MEMORY.WFLASH_LG_DBM1.baseaddress:0x15000000
MEMORY.WFLASH_LG_DBM1.size:0xC000
MEMORY.WFLASH_LG_DBM1.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23
MEMORY.WFLASH_LG_DBM1.SECTOR.0.baseaddress:0x15000000
MEMORY.WFLASH_LG_DBM1.SECTOR.1.baseaddress:0x15000800
MEMORY.WFLASH_LG_DBM1.SECTOR.2.baseaddress:0x15001000
MEMORY.WFLASH_LG_DBM1.SECTOR.3.baseaddress:0x15001800
MEMORY.WFLASH_LG_DBM1.SECTOR.4.baseaddress:0x15002000
MEMORY.WFLASH_LG_DBM1.SECTOR.5.baseaddress:0x15002800
MEMORY.WFLASH_LG_DBM1.SECTOR.6.baseaddress:0x15003000
MEMORY.WFLASH_LG_DBM1.SECTOR.7.baseaddress:0x15003800
MEMORY.WFLASH_LG_DBM1.SECTOR.8.baseaddress:0x15004000
MEMORY.WFLASH_LG_DBM1.SECTOR.9.baseaddress:0x15004800
MEMORY.WFLASH_LG_DBM1.SECTOR.10.baseaddress:0x15005000
MEMORY.WFLASH_LG_DBM1.SECTOR.11.baseaddress:0x15005800
MEMORY.WFLASH_LG_DBM1.SECTOR.12.baseaddress:0x15006000
MEMORY.WFLASH_LG_DBM1.SECTOR.13.baseaddress:0x15006800
MEMORY.WFLASH_LG_DBM1.SECTOR.14.baseaddress:0x15007000
MEMORY.WFLASH_LG_DBM1.SECTOR.15.baseaddress:0x15007800
MEMORY.WFLASH_LG_DBM1.SECTOR.16.baseaddress:0x15008000
MEMORY.WFLASH_LG_DBM1.SECTOR.17.baseaddress:0x15008800
MEMORY.WFLASH_LG_DBM1.SECTOR.18.baseaddress:0x15009000
MEMORY.WFLASH_LG_DBM1.SECTOR.19.baseaddress:0x15009800
MEMORY.WFLASH_LG_DBM1.SECTOR.20.baseaddress:0x1500A000
MEMORY.WFLASH_LG_DBM1.SECTOR.21.baseaddress:0x1500A800
MEMORY.WFLASH_LG_DBM1.SECTOR.22.baseaddress:0x1500B000
MEMORY.WFLASH_LG_DBM1.SECTOR.23.baseaddress:0x1500B800
MEMORY.WFLASH_LG_DBM1.SECTOR.SIZE:0x800
MEMORY.WFLASH_LG_SBM.baseaddress:0x14000000
MEMORY.WFLASH_LG_SBM.size:0x18000
MEMORY.WFLASH_LG_SBM.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47
MEMORY.WFLASH_LG_SBM.SECTOR.0.baseaddress:0x14000000
MEMORY.WFLASH_LG_SBM.SECTOR.1.baseaddress:0x14000800
MEMORY.WFLASH_LG_SBM.SECTOR.2.baseaddress:0x14001000
MEMORY.WFLASH_LG_SBM.SECTOR.3.baseaddress:0x14001800
MEMORY.WFLASH_LG_SBM.SECTOR.4.baseaddress:0x14002000
MEMORY.WFLASH_LG_SBM.SECTOR.5.baseaddress:0x14002800
MEMORY.WFLASH_LG_SBM.SECTOR.6.baseaddress:0x14003000
MEMORY.WFLASH_LG_SBM.SECTOR.7.baseaddress:0x14003800
MEMORY.WFLASH_LG_SBM.SECTOR.8.baseaddress:0x14004000
MEMORY.WFLASH_LG_SBM.SECTOR.9.baseaddress:0x14004800
MEMORY.WFLASH_LG_SBM.SECTOR.10.baseaddress:0x14005000
MEMORY.WFLASH_LG_SBM.SECTOR.11.baseaddress:0x14005800
MEMORY.WFLASH_LG_SBM.SECTOR.12.baseaddress:0x14006000
MEMORY.WFLASH_LG_SBM.SECTOR.13.baseaddress:0x14006800
MEMORY.WFLASH_LG_SBM.SECTOR.14.baseaddress:0x14007000
MEMORY.WFLASH_LG_SBM.SECTOR.15.baseaddress:0x14007800
MEMORY.WFLASH_LG_SBM.SECTOR.16.baseaddress:0x14008000
MEMORY.WFLASH_LG_SBM.SECTOR.17.baseaddress:0x14008800
MEMORY.WFLASH_LG_SBM.SECTOR.18.baseaddress:0x14009000
MEMORY.WFLASH_LG_SBM.SECTOR.19.baseaddress:0x14009800
MEMORY.WFLASH_LG_SBM.SECTOR.20.baseaddress:0x1400A000
MEMORY.WFLASH_LG_SBM.SECTOR.21.baseaddress:0x1400A800
MEMORY.WFLASH_LG_SBM.SECTOR.22.baseaddress:0x1400B000
MEMORY.WFLASH_LG_SBM.SECTOR.23.baseaddress:0x1400B800
MEMORY.WFLASH_LG_SBM.SECTOR.24.baseaddress:0x1400C000
MEMORY.WFLASH_LG_SBM.SECTOR.25.baseaddress:0x1400C800
MEMORY.WFLASH_LG_SBM.SECTOR.26.baseaddress:0x1400D000
MEMORY.WFLASH_LG_SBM.SECTOR.27.baseaddress:0x1400D800
MEMORY.WFLASH_LG_SBM.SECTOR.28.baseaddress:0x1400E000
MEMORY.WFLASH_LG_SBM.SECTOR.29.baseaddress:0x1400E800
MEMORY.WFLASH_LG_SBM.SECTOR.30.baseaddress:0x1400F000
MEMORY.WFLASH_LG_SBM.SECTOR.31.baseaddress:0x1400F800
MEMORY.WFLASH_LG_SBM.SECTOR.32.baseaddress:0x14010000
MEMORY.WFLASH_LG_SBM.SECTOR.33.baseaddress:0x14010800
MEMORY.WFLASH_LG_SBM.SECTOR.34.baseaddress:0x14011000
MEMORY.WFLASH_LG_SBM.SECTOR.35.baseaddress:0x14011800
MEMORY.WFLASH_LG_SBM.SECTOR.36.baseaddress:0x14012000
MEMORY.WFLASH_LG_SBM.SECTOR.37.baseaddress:0x14012800
MEMORY.WFLASH_LG_SBM.SECTOR.38.baseaddress:0x14013000
MEMORY.WFLASH_LG_SBM.SECTOR.39.baseaddress:0x14013800
MEMORY.WFLASH_LG_SBM.SECTOR.40.baseaddress:0x14014000
MEMORY.WFLASH_LG_SBM.SECTOR.41.baseaddress:0x14014800
MEMORY.WFLASH_LG_SBM.SECTOR.42.baseaddress:0x14015000
MEMORY.WFLASH_LG_SBM.SECTOR.43.baseaddress:0x14015800
MEMORY.WFLASH_LG_SBM.SECTOR.44.baseaddress:0x14016000
MEMORY.WFLASH_LG_SBM.SECTOR.45.baseaddress:0x14016800
MEMORY.WFLASH_LG_SBM.SECTOR.46.baseaddress:0x14017000
MEMORY.WFLASH_LG_SBM.SECTOR.47.baseaddress:0x14017800
MEMORY.WFLASH_LG_SBM.SECTOR.SIZE:0x800
MEMORY.WFLASH_SM_DBM0.baseaddress:0x1400C000
MEMORY.WFLASH_SM_DBM0.size:0x4000
MEMORY.WFLASH_SM_DBM0.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127
MEMORY.WFLASH_SM_DBM0.SECTOR.0.baseaddress:0x1400C000
MEMORY.WFLASH_SM_DBM0.SECTOR.1.baseaddress:0x1400C080
MEMORY.WFLASH_SM_DBM0.SECTOR.2.baseaddress:0x1400C100
MEMORY.WFLASH_SM_DBM0.SECTOR.3.baseaddress:0x1400C180
MEMORY.WFLASH_SM_DBM0.SECTOR.4.baseaddress:0x1400C200
MEMORY.WFLASH_SM_DBM0.SECTOR.5.baseaddress:0x1400C280
MEMORY.WFLASH_SM_DBM0.SECTOR.6.baseaddress:0x1400C300
MEMORY.WFLASH_SM_DBM0.SECTOR.7.baseaddress:0x1400C380
MEMORY.WFLASH_SM_DBM0.SECTOR.8.baseaddress:0x1400C400
MEMORY.WFLASH_SM_DBM0.SECTOR.9.baseaddress:0x1400C480
MEMORY.WFLASH_SM_DBM0.SECTOR.10.baseaddress:0x1400C500
MEMORY.WFLASH_SM_DBM0.SECTOR.11.baseaddress:0x1400C580
MEMORY.WFLASH_SM_DBM0.SECTOR.12.baseaddress:0x1400C600
MEMORY.WFLASH_SM_DBM0.SECTOR.13.baseaddress:0x1400C680
MEMORY.WFLASH_SM_DBM0.SECTOR.14.baseaddress:0x1400C700
MEMORY.WFLASH_SM_DBM0.SECTOR.15.baseaddress:0x1400C780
MEMORY.WFLASH_SM_DBM0.SECTOR.16.baseaddress:0x1400C800
MEMORY.WFLASH_SM_DBM0.SECTOR.17.baseaddress:0x1400C880
MEMORY.WFLASH_SM_DBM0.SECTOR.18.baseaddress:0x1400C900
MEMORY.WFLASH_SM_DBM0.SECTOR.19.baseaddress:0x1400C980
MEMORY.WFLASH_SM_DBM0.SECTOR.20.baseaddress:0x1400CA00
MEMORY.WFLASH_SM_DBM0.SECTOR.21.baseaddress:0x1400CA80
MEMORY.WFLASH_SM_DBM0.SECTOR.22.baseaddress:0x1400CB00
MEMORY.WFLASH_SM_DBM0.SECTOR.23.baseaddress:0x1400CB80
MEMORY.WFLASH_SM_DBM0.SECTOR.24.baseaddress:0x1400CC00
MEMORY.WFLASH_SM_DBM0.SECTOR.25.baseaddress:0x1400CC80
MEMORY.WFLASH_SM_DBM0.SECTOR.26.baseaddress:0x1400CD00
MEMORY.WFLASH_SM_DBM0.SECTOR.27.baseaddress:0x1400CD80
MEMORY.WFLASH_SM_DBM0.SECTOR.28.baseaddress:0x1400CE00
MEMORY.WFLASH_SM_DBM0.SECTOR.29.baseaddress:0x1400CE80
MEMORY.WFLASH_SM_DBM0.SECTOR.30.baseaddress:0x1400CF00
MEMORY.WFLASH_SM_DBM0.SECTOR.31.baseaddress:0x1400CF80
MEMORY.WFLASH_SM_DBM0.SECTOR.32.baseaddress:0x1400D000
MEMORY.WFLASH_SM_DBM0.SECTOR.33.baseaddress:0x1400D080
MEMORY.WFLASH_SM_DBM0.SECTOR.34.baseaddress:0x1400D100
MEMORY.WFLASH_SM_DBM0.SECTOR.35.baseaddress:0x1400D180
MEMORY.WFLASH_SM_DBM0.SECTOR.36.baseaddress:0x1400D200
MEMORY.WFLASH_SM_DBM0.SECTOR.37.baseaddress:0x1400D280
MEMORY.WFLASH_SM_DBM0.SECTOR.38.baseaddress:0x1400D300
MEMORY.WFLASH_SM_DBM0.SECTOR.39.baseaddress:0x1400D380
MEMORY.WFLASH_SM_DBM0.SECTOR.40.baseaddress:0x1400D400
MEMORY.WFLASH_SM_DBM0.SECTOR.41.baseaddress:0x1400D480
MEMORY.WFLASH_SM_DBM0.SECTOR.42.baseaddress:0x1400D500
MEMORY.WFLASH_SM_DBM0.SECTOR.43.baseaddress:0x1400D580
MEMORY.WFLASH_SM_DBM0.SECTOR.44.baseaddress:0x1400D600
MEMORY.WFLASH_SM_DBM0.SECTOR.45.baseaddress:0x1400D680
MEMORY.WFLASH_SM_DBM0.SECTOR.46.baseaddress:0x1400D700
MEMORY.WFLASH_SM_DBM0.SECTOR.47.baseaddress:0x1400D780
MEMORY.WFLASH_SM_DBM0.SECTOR.48.baseaddress:0x1400D800
MEMORY.WFLASH_SM_DBM0.SECTOR.49.baseaddress:0x1400D880
MEMORY.WFLASH_SM_DBM0.SECTOR.50.baseaddress:0x1400D900
MEMORY.WFLASH_SM_DBM0.SECTOR.51.baseaddress:0x1400D980
MEMORY.WFLASH_SM_DBM0.SECTOR.52.baseaddress:0x1400DA00
MEMORY.WFLASH_SM_DBM0.SECTOR.53.baseaddress:0x1400DA80
MEMORY.WFLASH_SM_DBM0.SECTOR.54.baseaddress:0x1400DB00
MEMORY.WFLASH_SM_DBM0.SECTOR.55.baseaddress:0x1400DB80
MEMORY.WFLASH_SM_DBM0.SECTOR.56.baseaddress:0x1400DC00
MEMORY.WFLASH_SM_DBM0.SECTOR.57.baseaddress:0x1400DC80
MEMORY.WFLASH_SM_DBM0.SECTOR.58.baseaddress:0x1400DD00
MEMORY.WFLASH_SM_DBM0.SECTOR.59.baseaddress:0x1400DD80
MEMORY.WFLASH_SM_DBM0.SECTOR.60.baseaddress:0x1400DE00
MEMORY.WFLASH_SM_DBM0.SECTOR.61.baseaddress:0x1400DE80
MEMORY.WFLASH_SM_DBM0.SECTOR.62.baseaddress:0x1400DF00
MEMORY.WFLASH_SM_DBM0.SECTOR.63.baseaddress:0x1400DF80
MEMORY.WFLASH_SM_DBM0.SECTOR.64.baseaddress:0x1400E000
MEMORY.WFLASH_SM_DBM0.SECTOR.65.baseaddress:0x1400E080
MEMORY.WFLASH_SM_DBM0.SECTOR.66.baseaddress:0x1400E100
MEMORY.WFLASH_SM_DBM0.SECTOR.67.baseaddress:0x1400E180
MEMORY.WFLASH_SM_DBM0.SECTOR.68.baseaddress:0x1400E200
MEMORY.WFLASH_SM_DBM0.SECTOR.69.baseaddress:0x1400E280
MEMORY.WFLASH_SM_DBM0.SECTOR.70.baseaddress:0x1400E300
MEMORY.WFLASH_SM_DBM0.SECTOR.71.baseaddress:0x1400E380
MEMORY.WFLASH_SM_DBM0.SECTOR.72.baseaddress:0x1400E400
MEMORY.WFLASH_SM_DBM0.SECTOR.73.baseaddress:0x1400E480
MEMORY.WFLASH_SM_DBM0.SECTOR.74.baseaddress:0x1400E500
MEMORY.WFLASH_SM_DBM0.SECTOR.75.baseaddress:0x1400E580
MEMORY.WFLASH_SM_DBM0.SECTOR.76.baseaddress:0x1400E600
MEMORY.WFLASH_SM_DBM0.SECTOR.77.baseaddress:0x1400E680
MEMORY.WFLASH_SM_DBM0.SECTOR.78.baseaddress:0x1400E700
MEMORY.WFLASH_SM_DBM0.SECTOR.79.baseaddress:0x1400E780
MEMORY.WFLASH_SM_DBM0.SECTOR.80.baseaddress:0x1400E800
MEMORY.WFLASH_SM_DBM0.SECTOR.81.baseaddress:0x1400E880
MEMORY.WFLASH_SM_DBM0.SECTOR.82.baseaddress:0x1400E900
MEMORY.WFLASH_SM_DBM0.SECTOR.83.baseaddress:0x1400E980
MEMORY.WFLASH_SM_DBM0.SECTOR.84.baseaddress:0x1400EA00
MEMORY.WFLASH_SM_DBM0.SECTOR.85.baseaddress:0x1400EA80
MEMORY.WFLASH_SM_DBM0.SECTOR.86.baseaddress:0x1400EB00
MEMORY.WFLASH_SM_DBM0.SECTOR.87.baseaddress:0x1400EB80
MEMORY.WFLASH_SM_DBM0.SECTOR.88.baseaddress:0x1400EC00
MEMORY.WFLASH_SM_DBM0.SECTOR.89.baseaddress:0x1400EC80
MEMORY.WFLASH_SM_DBM0.SECTOR.90.baseaddress:0x1400ED00
MEMORY.WFLASH_SM_DBM0.SECTOR.91.baseaddress:0x1400ED80
MEMORY.WFLASH_SM_DBM0.SECTOR.92.baseaddress:0x1400EE00
MEMORY.WFLASH_SM_DBM0.SECTOR.93.baseaddress:0x1400EE80
MEMORY.WFLASH_SM_DBM0.SECTOR.94.baseaddress:0x1400EF00
MEMORY.WFLASH_SM_DBM0.SECTOR.95.baseaddress:0x1400EF80
MEMORY.WFLASH_SM_DBM0.SECTOR.96.baseaddress:0x1400F000
MEMORY.WFLASH_SM_DBM0.SECTOR.97.baseaddress:0x1400F080
MEMORY.WFLASH_SM_DBM0.SECTOR.98.baseaddress:0x1400F100
MEMORY.WFLASH_SM_DBM0.SECTOR.99.baseaddress:0x1400F180
MEMORY.WFLASH_SM_DBM0.SECTOR.100.baseaddress:0x1400F200
MEMORY.WFLASH_SM_DBM0.SECTOR.101.baseaddress:0x1400F280
MEMORY.WFLASH_SM_DBM0.SECTOR.102.baseaddress:0x1400F300
MEMORY.WFLASH_SM_DBM0.SECTOR.103.baseaddress:0x1400F380
MEMORY.WFLASH_SM_DBM0.SECTOR.104.baseaddress:0x1400F400
MEMORY.WFLASH_SM_DBM0.SECTOR.105.baseaddress:0x1400F480
MEMORY.WFLASH_SM_DBM0.SECTOR.106.baseaddress:0x1400F500
MEMORY.WFLASH_SM_DBM0.SECTOR.107.baseaddress:0x1400F580
MEMORY.WFLASH_SM_DBM0.SECTOR.108.baseaddress:0x1400F600
MEMORY.WFLASH_SM_DBM0.SECTOR.109.baseaddress:0x1400F680
MEMORY.WFLASH_SM_DBM0.SECTOR.110.baseaddress:0x1400F700
MEMORY.WFLASH_SM_DBM0.SECTOR.111.baseaddress:0x1400F780
MEMORY.WFLASH_SM_DBM0.SECTOR.112.baseaddress:0x1400F800
MEMORY.WFLASH_SM_DBM0.SECTOR.113.baseaddress:0x1400F880
MEMORY.WFLASH_SM_DBM0.SECTOR.114.baseaddress:0x1400F900
MEMORY.WFLASH_SM_DBM0.SECTOR.115.baseaddress:0x1400F980
MEMORY.WFLASH_SM_DBM0.SECTOR.116.baseaddress:0x1400FA00
MEMORY.WFLASH_SM_DBM0.SECTOR.117.baseaddress:0x1400FA80
MEMORY.WFLASH_SM_DBM0.SECTOR.118.baseaddress:0x1400FB00
MEMORY.WFLASH_SM_DBM0.SECTOR.119.baseaddress:0x1400FB80
MEMORY.WFLASH_SM_DBM0.SECTOR.120.baseaddress:0x1400FC00
MEMORY.WFLASH_SM_DBM0.SECTOR.121.baseaddress:0x1400FC80
MEMORY.WFLASH_SM_DBM0.SECTOR.122.baseaddress:0x1400FD00
MEMORY.WFLASH_SM_DBM0.SECTOR.123.baseaddress:0x1400FD80
MEMORY.WFLASH_SM_DBM0.SECTOR.124.baseaddress:0x1400FE00
MEMORY.WFLASH_SM_DBM0.SECTOR.125.baseaddress:0x1400FE80
MEMORY.WFLASH_SM_DBM0.SECTOR.126.baseaddress:0x1400FF00
MEMORY.WFLASH_SM_DBM0.SECTOR.127.baseaddress:0x1400FF80
MEMORY.WFLASH_SM_DBM0.SECTOR.SIZE:0x80
MEMORY.WFLASH_SM_DBM1.baseaddress:0x1500C000
MEMORY.WFLASH_SM_DBM1.size:0x4000
MEMORY.WFLASH_SM_DBM1.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127
MEMORY.WFLASH_SM_DBM1.SECTOR.0.baseaddress:0x1500C000
MEMORY.WFLASH_SM_DBM1.SECTOR.1.baseaddress:0x1500C080
MEMORY.WFLASH_SM_DBM1.SECTOR.2.baseaddress:0x1500C100
MEMORY.WFLASH_SM_DBM1.SECTOR.3.baseaddress:0x1500C180
MEMORY.WFLASH_SM_DBM1.SECTOR.4.baseaddress:0x1500C200
MEMORY.WFLASH_SM_DBM1.SECTOR.5.baseaddress:0x1500C280
MEMORY.WFLASH_SM_DBM1.SECTOR.6.baseaddress:0x1500C300
MEMORY.WFLASH_SM_DBM1.SECTOR.7.baseaddress:0x1500C380
MEMORY.WFLASH_SM_DBM1.SECTOR.8.baseaddress:0x1500C400
MEMORY.WFLASH_SM_DBM1.SECTOR.9.baseaddress:0x1500C480
MEMORY.WFLASH_SM_DBM1.SECTOR.10.baseaddress:0x1500C500
MEMORY.WFLASH_SM_DBM1.SECTOR.11.baseaddress:0x1500C580
MEMORY.WFLASH_SM_DBM1.SECTOR.12.baseaddress:0x1500C600
MEMORY.WFLASH_SM_DBM1.SECTOR.13.baseaddress:0x1500C680
MEMORY.WFLASH_SM_DBM1.SECTOR.14.baseaddress:0x1500C700
MEMORY.WFLASH_SM_DBM1.SECTOR.15.baseaddress:0x1500C780
MEMORY.WFLASH_SM_DBM1.SECTOR.16.baseaddress:0x1500C800
MEMORY.WFLASH_SM_DBM1.SECTOR.17.baseaddress:0x1500C880
MEMORY.WFLASH_SM_DBM1.SECTOR.18.baseaddress:0x1500C900
MEMORY.WFLASH_SM_DBM1.SECTOR.19.baseaddress:0x1500C980
MEMORY.WFLASH_SM_DBM1.SECTOR.20.baseaddress:0x1500CA00
MEMORY.WFLASH_SM_DBM1.SECTOR.21.baseaddress:0x1500CA80
MEMORY.WFLASH_SM_DBM1.SECTOR.22.baseaddress:0x1500CB00
MEMORY.WFLASH_SM_DBM1.SECTOR.23.baseaddress:0x1500CB80
MEMORY.WFLASH_SM_DBM1.SECTOR.24.baseaddress:0x1500CC00
MEMORY.WFLASH_SM_DBM1.SECTOR.25.baseaddress:0x1500CC80
MEMORY.WFLASH_SM_DBM1.SECTOR.26.baseaddress:0x1500CD00
MEMORY.WFLASH_SM_DBM1.SECTOR.27.baseaddress:0x1500CD80
MEMORY.WFLASH_SM_DBM1.SECTOR.28.baseaddress:0x1500CE00
MEMORY.WFLASH_SM_DBM1.SECTOR.29.baseaddress:0x1500CE80
MEMORY.WFLASH_SM_DBM1.SECTOR.30.baseaddress:0x1500CF00
MEMORY.WFLASH_SM_DBM1.SECTOR.31.baseaddress:0x1500CF80
MEMORY.WFLASH_SM_DBM1.SECTOR.32.baseaddress:0x1500D000
MEMORY.WFLASH_SM_DBM1.SECTOR.33.baseaddress:0x1500D080
MEMORY.WFLASH_SM_DBM1.SECTOR.34.baseaddress:0x1500D100
MEMORY.WFLASH_SM_DBM1.SECTOR.35.baseaddress:0x1500D180
MEMORY.WFLASH_SM_DBM1.SECTOR.36.baseaddress:0x1500D200
MEMORY.WFLASH_SM_DBM1.SECTOR.37.baseaddress:0x1500D280
MEMORY.WFLASH_SM_DBM1.SECTOR.38.baseaddress:0x1500D300
MEMORY.WFLASH_SM_DBM1.SECTOR.39.baseaddress:0x1500D380
MEMORY.WFLASH_SM_DBM1.SECTOR.40.baseaddress:0x1500D400
MEMORY.WFLASH_SM_DBM1.SECTOR.41.baseaddress:0x1500D480
MEMORY.WFLASH_SM_DBM1.SECTOR.42.baseaddress:0x1500D500
MEMORY.WFLASH_SM_DBM1.SECTOR.43.baseaddress:0x1500D580
MEMORY.WFLASH_SM_DBM1.SECTOR.44.baseaddress:0x1500D600
MEMORY.WFLASH_SM_DBM1.SECTOR.45.baseaddress:0x1500D680
MEMORY.WFLASH_SM_DBM1.SECTOR.46.baseaddress:0x1500D700
MEMORY.WFLASH_SM_DBM1.SECTOR.47.baseaddress:0x1500D780
MEMORY.WFLASH_SM_DBM1.SECTOR.48.baseaddress:0x1500D800
MEMORY.WFLASH_SM_DBM1.SECTOR.49.baseaddress:0x1500D880
MEMORY.WFLASH_SM_DBM1.SECTOR.50.baseaddress:0x1500D900
MEMORY.WFLASH_SM_DBM1.SECTOR.51.baseaddress:0x1500D980
MEMORY.WFLASH_SM_DBM1.SECTOR.52.baseaddress:0x1500DA00
MEMORY.WFLASH_SM_DBM1.SECTOR.53.baseaddress:0x1500DA80
MEMORY.WFLASH_SM_DBM1.SECTOR.54.baseaddress:0x1500DB00
MEMORY.WFLASH_SM_DBM1.SECTOR.55.baseaddress:0x1500DB80
MEMORY.WFLASH_SM_DBM1.SECTOR.56.baseaddress:0x1500DC00
MEMORY.WFLASH_SM_DBM1.SECTOR.57.baseaddress:0x1500DC80
MEMORY.WFLASH_SM_DBM1.SECTOR.58.baseaddress:0x1500DD00
MEMORY.WFLASH_SM_DBM1.SECTOR.59.baseaddress:0x1500DD80
MEMORY.WFLASH_SM_DBM1.SECTOR.60.baseaddress:0x1500DE00
MEMORY.WFLASH_SM_DBM1.SECTOR.61.baseaddress:0x1500DE80
MEMORY.WFLASH_SM_DBM1.SECTOR.62.baseaddress:0x1500DF00
MEMORY.WFLASH_SM_DBM1.SECTOR.63.baseaddress:0x1500DF80
MEMORY.WFLASH_SM_DBM1.SECTOR.64.baseaddress:0x1500E000
MEMORY.WFLASH_SM_DBM1.SECTOR.65.baseaddress:0x1500E080
MEMORY.WFLASH_SM_DBM1.SECTOR.66.baseaddress:0x1500E100
MEMORY.WFLASH_SM_DBM1.SECTOR.67.baseaddress:0x1500E180
MEMORY.WFLASH_SM_DBM1.SECTOR.68.baseaddress:0x1500E200
MEMORY.WFLASH_SM_DBM1.SECTOR.69.baseaddress:0x1500E280
MEMORY.WFLASH_SM_DBM1.SECTOR.70.baseaddress:0x1500E300
MEMORY.WFLASH_SM_DBM1.SECTOR.71.baseaddress:0x1500E380
MEMORY.WFLASH_SM_DBM1.SECTOR.72.baseaddress:0x1500E400
MEMORY.WFLASH_SM_DBM1.SECTOR.73.baseaddress:0x1500E480
MEMORY.WFLASH_SM_DBM1.SECTOR.74.baseaddress:0x1500E500
MEMORY.WFLASH_SM_DBM1.SECTOR.75.baseaddress:0x1500E580
MEMORY.WFLASH_SM_DBM1.SECTOR.76.baseaddress:0x1500E600
MEMORY.WFLASH_SM_DBM1.SECTOR.77.baseaddress:0x1500E680
MEMORY.WFLASH_SM_DBM1.SECTOR.78.baseaddress:0x1500E700
MEMORY.WFLASH_SM_DBM1.SECTOR.79.baseaddress:0x1500E780
MEMORY.WFLASH_SM_DBM1.SECTOR.80.baseaddress:0x1500E800
MEMORY.WFLASH_SM_DBM1.SECTOR.81.baseaddress:0x1500E880
MEMORY.WFLASH_SM_DBM1.SECTOR.82.baseaddress:0x1500E900
MEMORY.WFLASH_SM_DBM1.SECTOR.83.baseaddress:0x1500E980
MEMORY.WFLASH_SM_DBM1.SECTOR.84.baseaddress:0x1500EA00
MEMORY.WFLASH_SM_DBM1.SECTOR.85.baseaddress:0x1500EA80
MEMORY.WFLASH_SM_DBM1.SECTOR.86.baseaddress:0x1500EB00
MEMORY.WFLASH_SM_DBM1.SECTOR.87.baseaddress:0x1500EB80
MEMORY.WFLASH_SM_DBM1.SECTOR.88.baseaddress:0x1500EC00
MEMORY.WFLASH_SM_DBM1.SECTOR.89.baseaddress:0x1500EC80
MEMORY.WFLASH_SM_DBM1.SECTOR.90.baseaddress:0x1500ED00
MEMORY.WFLASH_SM_DBM1.SECTOR.91.baseaddress:0x1500ED80
MEMORY.WFLASH_SM_DBM1.SECTOR.92.baseaddress:0x1500EE00
MEMORY.WFLASH_SM_DBM1.SECTOR.93.baseaddress:0x1500EE80
MEMORY.WFLASH_SM_DBM1.SECTOR.94.baseaddress:0x1500EF00
MEMORY.WFLASH_SM_DBM1.SECTOR.95.baseaddress:0x1500EF80
MEMORY.WFLASH_SM_DBM1.SECTOR.96.baseaddress:0x1500F000
MEMORY.WFLASH_SM_DBM1.SECTOR.97.baseaddress:0x1500F080
MEMORY.WFLASH_SM_DBM1.SECTOR.98.baseaddress:0x1500F100
MEMORY.WFLASH_SM_DBM1.SECTOR.99.baseaddress:0x1500F180
MEMORY.WFLASH_SM_DBM1.SECTOR.100.baseaddress:0x1500F200
MEMORY.WFLASH_SM_DBM1.SECTOR.101.baseaddress:0x1500F280
MEMORY.WFLASH_SM_DBM1.SECTOR.102.baseaddress:0x1500F300
MEMORY.WFLASH_SM_DBM1.SECTOR.103.baseaddress:0x1500F380
MEMORY.WFLASH_SM_DBM1.SECTOR.104.baseaddress:0x1500F400
MEMORY.WFLASH_SM_DBM1.SECTOR.105.baseaddress:0x1500F480
MEMORY.WFLASH_SM_DBM1.SECTOR.106.baseaddress:0x1500F500
MEMORY.WFLASH_SM_DBM1.SECTOR.107.baseaddress:0x1500F580
MEMORY.WFLASH_SM_DBM1.SECTOR.108.baseaddress:0x1500F600
MEMORY.WFLASH_SM_DBM1.SECTOR.109.baseaddress:0x1500F680
MEMORY.WFLASH_SM_DBM1.SECTOR.110.baseaddress:0x1500F700
MEMORY.WFLASH_SM_DBM1.SECTOR.111.baseaddress:0x1500F780
MEMORY.WFLASH_SM_DBM1.SECTOR.112.baseaddress:0x1500F800
MEMORY.WFLASH_SM_DBM1.SECTOR.113.baseaddress:0x1500F880
MEMORY.WFLASH_SM_DBM1.SECTOR.114.baseaddress:0x1500F900
MEMORY.WFLASH_SM_DBM1.SECTOR.115.baseaddress:0x1500F980
MEMORY.WFLASH_SM_DBM1.SECTOR.116.baseaddress:0x1500FA00
MEMORY.WFLASH_SM_DBM1.SECTOR.117.baseaddress:0x1500FA80
MEMORY.WFLASH_SM_DBM1.SECTOR.118.baseaddress:0x1500FB00
MEMORY.WFLASH_SM_DBM1.SECTOR.119.baseaddress:0x1500FB80
MEMORY.WFLASH_SM_DBM1.SECTOR.120.baseaddress:0x1500FC00
MEMORY.WFLASH_SM_DBM1.SECTOR.121.baseaddress:0x1500FC80
MEMORY.WFLASH_SM_DBM1.SECTOR.122.baseaddress:0x1500FD00
MEMORY.WFLASH_SM_DBM1.SECTOR.123.baseaddress:0x1500FD80
MEMORY.WFLASH_SM_DBM1.SECTOR.124.baseaddress:0x1500FE00
MEMORY.WFLASH_SM_DBM1.SECTOR.125.baseaddress:0x1500FE80
MEMORY.WFLASH_SM_DBM1.SECTOR.126.baseaddress:0x1500FF00
MEMORY.WFLASH_SM_DBM1.SECTOR.127.baseaddress:0x1500FF80
MEMORY.WFLASH_SM_DBM1.SECTOR.SIZE:0x80
MEMORY.WFLASH_SM_SBM.baseaddress:0x14018000
MEMORY.WFLASH_SM_SBM.size:0x8000
MEMORY.WFLASH_SM_SBM.SECTOR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251,252,253,254,255
MEMORY.WFLASH_SM_SBM.SECTOR.0.baseaddress:0x14018000
MEMORY.WFLASH_SM_SBM.SECTOR.1.baseaddress:0x14018080
MEMORY.WFLASH_SM_SBM.SECTOR.2.baseaddress:0x14018100
MEMORY.WFLASH_SM_SBM.SECTOR.3.baseaddress:0x14018180
MEMORY.WFLASH_SM_SBM.SECTOR.4.baseaddress:0x14018200
MEMORY.WFLASH_SM_SBM.SECTOR.5.baseaddress:0x14018280
MEMORY.WFLASH_SM_SBM.SECTOR.6.baseaddress:0x14018300
MEMORY.WFLASH_SM_SBM.SECTOR.7.baseaddress:0x14018380
MEMORY.WFLASH_SM_SBM.SECTOR.8.baseaddress:0x14018400
MEMORY.WFLASH_SM_SBM.SECTOR.9.baseaddress:0x14018480
MEMORY.WFLASH_SM_SBM.SECTOR.10.baseaddress:0x14018500
MEMORY.WFLASH_SM_SBM.SECTOR.11.baseaddress:0x14018580
MEMORY.WFLASH_SM_SBM.SECTOR.12.baseaddress:0x14018600
MEMORY.WFLASH_SM_SBM.SECTOR.13.baseaddress:0x14018680
MEMORY.WFLASH_SM_SBM.SECTOR.14.baseaddress:0x14018700
MEMORY.WFLASH_SM_SBM.SECTOR.15.baseaddress:0x14018780
MEMORY.WFLASH_SM_SBM.SECTOR.16.baseaddress:0x14018800
MEMORY.WFLASH_SM_SBM.SECTOR.17.baseaddress:0x14018880
MEMORY.WFLASH_SM_SBM.SECTOR.18.baseaddress:0x14018900
MEMORY.WFLASH_SM_SBM.SECTOR.19.baseaddress:0x14018980
MEMORY.WFLASH_SM_SBM.SECTOR.20.baseaddress:0x14018A00
MEMORY.WFLASH_SM_SBM.SECTOR.21.baseaddress:0x14018A80
MEMORY.WFLASH_SM_SBM.SECTOR.22.baseaddress:0x14018B00
MEMORY.WFLASH_SM_SBM.SECTOR.23.baseaddress:0x14018B80
MEMORY.WFLASH_SM_SBM.SECTOR.24.baseaddress:0x14018C00
MEMORY.WFLASH_SM_SBM.SECTOR.25.baseaddress:0x14018C80
MEMORY.WFLASH_SM_SBM.SECTOR.26.baseaddress:0x14018D00
MEMORY.WFLASH_SM_SBM.SECTOR.27.baseaddress:0x14018D80
MEMORY.WFLASH_SM_SBM.SECTOR.28.baseaddress:0x14018E00
MEMORY.WFLASH_SM_SBM.SECTOR.29.baseaddress:0x14018E80
MEMORY.WFLASH_SM_SBM.SECTOR.30.baseaddress:0x14018F00
MEMORY.WFLASH_SM_SBM.SECTOR.31.baseaddress:0x14018F80
MEMORY.WFLASH_SM_SBM.SECTOR.32.baseaddress:0x14019000
MEMORY.WFLASH_SM_SBM.SECTOR.33.baseaddress:0x14019080
MEMORY.WFLASH_SM_SBM.SECTOR.34.baseaddress:0x14019100
MEMORY.WFLASH_SM_SBM.SECTOR.35.baseaddress:0x14019180
MEMORY.WFLASH_SM_SBM.SECTOR.36.baseaddress:0x14019200
MEMORY.WFLASH_SM_SBM.SECTOR.37.baseaddress:0x14019280
MEMORY.WFLASH_SM_SBM.SECTOR.38.baseaddress:0x14019300
MEMORY.WFLASH_SM_SBM.SECTOR.39.baseaddress:0x14019380
MEMORY.WFLASH_SM_SBM.SECTOR.40.baseaddress:0x14019400
MEMORY.WFLASH_SM_SBM.SECTOR.41.baseaddress:0x14019480
MEMORY.WFLASH_SM_SBM.SECTOR.42.baseaddress:0x14019500
MEMORY.WFLASH_SM_SBM.SECTOR.43.baseaddress:0x14019580
MEMORY.WFLASH_SM_SBM.SECTOR.44.baseaddress:0x14019600
MEMORY.WFLASH_SM_SBM.SECTOR.45.baseaddress:0x14019680
MEMORY.WFLASH_SM_SBM.SECTOR.46.baseaddress:0x14019700
MEMORY.WFLASH_SM_SBM.SECTOR.47.baseaddress:0x14019780
MEMORY.WFLASH_SM_SBM.SECTOR.48.baseaddress:0x14019800
MEMORY.WFLASH_SM_SBM.SECTOR.49.baseaddress:0x14019880
MEMORY.WFLASH_SM_SBM.SECTOR.50.baseaddress:0x14019900
MEMORY.WFLASH_SM_SBM.SECTOR.51.baseaddress:0x14019980
MEMORY.WFLASH_SM_SBM.SECTOR.52.baseaddress:0x14019A00
MEMORY.WFLASH_SM_SBM.SECTOR.53.baseaddress:0x14019A80
MEMORY.WFLASH_SM_SBM.SECTOR.54.baseaddress:0x14019B00
MEMORY.WFLASH_SM_SBM.SECTOR.55.baseaddress:0x14019B80
MEMORY.WFLASH_SM_SBM.SECTOR.56.baseaddress:0x14019C00
MEMORY.WFLASH_SM_SBM.SECTOR.57.baseaddress:0x14019C80
MEMORY.WFLASH_SM_SBM.SECTOR.58.baseaddress:0x14019D00
MEMORY.WFLASH_SM_SBM.SECTOR.59.baseaddress:0x14019D80
MEMORY.WFLASH_SM_SBM.SECTOR.60.baseaddress:0x14019E00
MEMORY.WFLASH_SM_SBM.SECTOR.61.baseaddress:0x14019E80
MEMORY.WFLASH_SM_SBM.SECTOR.62.baseaddress:0x14019F00
MEMORY.WFLASH_SM_SBM.SECTOR.63.baseaddress:0x14019F80
MEMORY.WFLASH_SM_SBM.SECTOR.64.baseaddress:0x1401A000
MEMORY.WFLASH_SM_SBM.SECTOR.65.baseaddress:0x1401A080
MEMORY.WFLASH_SM_SBM.SECTOR.66.baseaddress:0x1401A100
MEMORY.WFLASH_SM_SBM.SECTOR.67.baseaddress:0x1401A180
MEMORY.WFLASH_SM_SBM.SECTOR.68.baseaddress:0x1401A200
MEMORY.WFLASH_SM_SBM.SECTOR.69.baseaddress:0x1401A280
MEMORY.WFLASH_SM_SBM.SECTOR.70.baseaddress:0x1401A300
MEMORY.WFLASH_SM_SBM.SECTOR.71.baseaddress:0x1401A380
MEMORY.WFLASH_SM_SBM.SECTOR.72.baseaddress:0x1401A400
MEMORY.WFLASH_SM_SBM.SECTOR.73.baseaddress:0x1401A480
MEMORY.WFLASH_SM_SBM.SECTOR.74.baseaddress:0x1401A500
MEMORY.WFLASH_SM_SBM.SECTOR.75.baseaddress:0x1401A580
MEMORY.WFLASH_SM_SBM.SECTOR.76.baseaddress:0x1401A600
MEMORY.WFLASH_SM_SBM.SECTOR.77.baseaddress:0x1401A680
MEMORY.WFLASH_SM_SBM.SECTOR.78.baseaddress:0x1401A700
MEMORY.WFLASH_SM_SBM.SECTOR.79.baseaddress:0x1401A780
MEMORY.WFLASH_SM_SBM.SECTOR.80.baseaddress:0x1401A800
MEMORY.WFLASH_SM_SBM.SECTOR.81.baseaddress:0x1401A880
MEMORY.WFLASH_SM_SBM.SECTOR.82.baseaddress:0x1401A900
MEMORY.WFLASH_SM_SBM.SECTOR.83.baseaddress:0x1401A980
MEMORY.WFLASH_SM_SBM.SECTOR.84.baseaddress:0x1401AA00
MEMORY.WFLASH_SM_SBM.SECTOR.85.baseaddress:0x1401AA80
MEMORY.WFLASH_SM_SBM.SECTOR.86.baseaddress:0x1401AB00
MEMORY.WFLASH_SM_SBM.SECTOR.87.baseaddress:0x1401AB80
MEMORY.WFLASH_SM_SBM.SECTOR.88.baseaddress:0x1401AC00
MEMORY.WFLASH_SM_SBM.SECTOR.89.baseaddress:0x1401AC80
MEMORY.WFLASH_SM_SBM.SECTOR.90.baseaddress:0x1401AD00
MEMORY.WFLASH_SM_SBM.SECTOR.91.baseaddress:0x1401AD80
MEMORY.WFLASH_SM_SBM.SECTOR.92.baseaddress:0x1401AE00
MEMORY.WFLASH_SM_SBM.SECTOR.93.baseaddress:0x1401AE80
MEMORY.WFLASH_SM_SBM.SECTOR.94.baseaddress:0x1401AF00
MEMORY.WFLASH_SM_SBM.SECTOR.95.baseaddress:0x1401AF80
MEMORY.WFLASH_SM_SBM.SECTOR.96.baseaddress:0x1401B000
MEMORY.WFLASH_SM_SBM.SECTOR.97.baseaddress:0x1401B080
MEMORY.WFLASH_SM_SBM.SECTOR.98.baseaddress:0x1401B100
MEMORY.WFLASH_SM_SBM.SECTOR.99.baseaddress:0x1401B180
MEMORY.WFLASH_SM_SBM.SECTOR.100.baseaddress:0x1401B200
MEMORY.WFLASH_SM_SBM.SECTOR.101.baseaddress:0x1401B280
MEMORY.WFLASH_SM_SBM.SECTOR.102.baseaddress:0x1401B300
MEMORY.WFLASH_SM_SBM.SECTOR.103.baseaddress:0x1401B380
MEMORY.WFLASH_SM_SBM.SECTOR.104.baseaddress:0x1401B400
MEMORY.WFLASH_SM_SBM.SECTOR.105.baseaddress:0x1401B480
MEMORY.WFLASH_SM_SBM.SECTOR.106.baseaddress:0x1401B500
MEMORY.WFLASH_SM_SBM.SECTOR.107.baseaddress:0x1401B580
MEMORY.WFLASH_SM_SBM.SECTOR.108.baseaddress:0x1401B600
MEMORY.WFLASH_SM_SBM.SECTOR.109.baseaddress:0x1401B680
MEMORY.WFLASH_SM_SBM.SECTOR.110.baseaddress:0x1401B700
MEMORY.WFLASH_SM_SBM.SECTOR.111.baseaddress:0x1401B780
MEMORY.WFLASH_SM_SBM.SECTOR.112.baseaddress:0x1401B800
MEMORY.WFLASH_SM_SBM.SECTOR.113.baseaddress:0x1401B880
MEMORY.WFLASH_SM_SBM.SECTOR.114.baseaddress:0x1401B900
MEMORY.WFLASH_SM_SBM.SECTOR.115.baseaddress:0x1401B980
MEMORY.WFLASH_SM_SBM.SECTOR.116.baseaddress:0x1401BA00
MEMORY.WFLASH_SM_SBM.SECTOR.117.baseaddress:0x1401BA80
MEMORY.WFLASH_SM_SBM.SECTOR.118.baseaddress:0x1401BB00
MEMORY.WFLASH_SM_SBM.SECTOR.119.baseaddress:0x1401BB80
MEMORY.WFLASH_SM_SBM.SECTOR.120.baseaddress:0x1401BC00
MEMORY.WFLASH_SM_SBM.SECTOR.121.baseaddress:0x1401BC80
MEMORY.WFLASH_SM_SBM.SECTOR.122.baseaddress:0x1401BD00
MEMORY.WFLASH_SM_SBM.SECTOR.123.baseaddress:0x1401BD80
MEMORY.WFLASH_SM_SBM.SECTOR.124.baseaddress:0x1401BE00
MEMORY.WFLASH_SM_SBM.SECTOR.125.baseaddress:0x1401BE80
MEMORY.WFLASH_SM_SBM.SECTOR.126.baseaddress:0x1401BF00
MEMORY.WFLASH_SM_SBM.SECTOR.127.baseaddress:0x1401BF80
MEMORY.WFLASH_SM_SBM.SECTOR.128.baseaddress:0x1401C000
MEMORY.WFLASH_SM_SBM.SECTOR.129.baseaddress:0x1401C080
MEMORY.WFLASH_SM_SBM.SECTOR.130.baseaddress:0x1401C100
MEMORY.WFLASH_SM_SBM.SECTOR.131.baseaddress:0x1401C180
MEMORY.WFLASH_SM_SBM.SECTOR.132.baseaddress:0x1401C200
MEMORY.WFLASH_SM_SBM.SECTOR.133.baseaddress:0x1401C280
MEMORY.WFLASH_SM_SBM.SECTOR.134.baseaddress:0x1401C300
MEMORY.WFLASH_SM_SBM.SECTOR.135.baseaddress:0x1401C380
MEMORY.WFLASH_SM_SBM.SECTOR.136.baseaddress:0x1401C400
MEMORY.WFLASH_SM_SBM.SECTOR.137.baseaddress:0x1401C480
MEMORY.WFLASH_SM_SBM.SECTOR.138.baseaddress:0x1401C500
MEMORY.WFLASH_SM_SBM.SECTOR.139.baseaddress:0x1401C580
MEMORY.WFLASH_SM_SBM.SECTOR.140.baseaddress:0x1401C600
MEMORY.WFLASH_SM_SBM.SECTOR.141.baseaddress:0x1401C680
MEMORY.WFLASH_SM_SBM.SECTOR.142.baseaddress:0x1401C700
MEMORY.WFLASH_SM_SBM.SECTOR.143.baseaddress:0x1401C780
MEMORY.WFLASH_SM_SBM.SECTOR.144.baseaddress:0x1401C800
MEMORY.WFLASH_SM_SBM.SECTOR.145.baseaddress:0x1401C880
MEMORY.WFLASH_SM_SBM.SECTOR.146.baseaddress:0x1401C900
MEMORY.WFLASH_SM_SBM.SECTOR.147.baseaddress:0x1401C980
MEMORY.WFLASH_SM_SBM.SECTOR.148.baseaddress:0x1401CA00
MEMORY.WFLASH_SM_SBM.SECTOR.149.baseaddress:0x1401CA80
MEMORY.WFLASH_SM_SBM.SECTOR.150.baseaddress:0x1401CB00
MEMORY.WFLASH_SM_SBM.SECTOR.151.baseaddress:0x1401CB80
MEMORY.WFLASH_SM_SBM.SECTOR.152.baseaddress:0x1401CC00
MEMORY.WFLASH_SM_SBM.SECTOR.153.baseaddress:0x1401CC80
MEMORY.WFLASH_SM_SBM.SECTOR.154.baseaddress:0x1401CD00
MEMORY.WFLASH_SM_SBM.SECTOR.155.baseaddress:0x1401CD80
MEMORY.WFLASH_SM_SBM.SECTOR.156.baseaddress:0x1401CE00
MEMORY.WFLASH_SM_SBM.SECTOR.157.baseaddress:0x1401CE80
MEMORY.WFLASH_SM_SBM.SECTOR.158.baseaddress:0x1401CF00
MEMORY.WFLASH_SM_SBM.SECTOR.159.baseaddress:0x1401CF80
MEMORY.WFLASH_SM_SBM.SECTOR.160.baseaddress:0x1401D000
MEMORY.WFLASH_SM_SBM.SECTOR.161.baseaddress:0x1401D080
MEMORY.WFLASH_SM_SBM.SECTOR.162.baseaddress:0x1401D100
MEMORY.WFLASH_SM_SBM.SECTOR.163.baseaddress:0x1401D180
MEMORY.WFLASH_SM_SBM.SECTOR.164.baseaddress:0x1401D200
MEMORY.WFLASH_SM_SBM.SECTOR.165.baseaddress:0x1401D280
MEMORY.WFLASH_SM_SBM.SECTOR.166.baseaddress:0x1401D300
MEMORY.WFLASH_SM_SBM.SECTOR.167.baseaddress:0x1401D380
MEMORY.WFLASH_SM_SBM.SECTOR.168.baseaddress:0x1401D400
MEMORY.WFLASH_SM_SBM.SECTOR.169.baseaddress:0x1401D480
MEMORY.WFLASH_SM_SBM.SECTOR.170.baseaddress:0x1401D500
MEMORY.WFLASH_SM_SBM.SECTOR.171.baseaddress:0x1401D580
MEMORY.WFLASH_SM_SBM.SECTOR.172.baseaddress:0x1401D600
MEMORY.WFLASH_SM_SBM.SECTOR.173.baseaddress:0x1401D680
MEMORY.WFLASH_SM_SBM.SECTOR.174.baseaddress:0x1401D700
MEMORY.WFLASH_SM_SBM.SECTOR.175.baseaddress:0x1401D780
MEMORY.WFLASH_SM_SBM.SECTOR.176.baseaddress:0x1401D800
MEMORY.WFLASH_SM_SBM.SECTOR.177.baseaddress:0x1401D880
MEMORY.WFLASH_SM_SBM.SECTOR.178.baseaddress:0x1401D900
MEMORY.WFLASH_SM_SBM.SECTOR.179.baseaddress:0x1401D980
MEMORY.WFLASH_SM_SBM.SECTOR.180.baseaddress:0x1401DA00
MEMORY.WFLASH_SM_SBM.SECTOR.181.baseaddress:0x1401DA80
MEMORY.WFLASH_SM_SBM.SECTOR.182.baseaddress:0x1401DB00
MEMORY.WFLASH_SM_SBM.SECTOR.183.baseaddress:0x1401DB80
MEMORY.WFLASH_SM_SBM.SECTOR.184.baseaddress:0x1401DC00
MEMORY.WFLASH_SM_SBM.SECTOR.185.baseaddress:0x1401DC80
MEMORY.WFLASH_SM_SBM.SECTOR.186.baseaddress:0x1401DD00
MEMORY.WFLASH_SM_SBM.SECTOR.187.baseaddress:0x1401DD80
MEMORY.WFLASH_SM_SBM.SECTOR.188.baseaddress:0x1401DE00
MEMORY.WFLASH_SM_SBM.SECTOR.189.baseaddress:0x1401DE80
MEMORY.WFLASH_SM_SBM.SECTOR.190.baseaddress:0x1401DF00
MEMORY.WFLASH_SM_SBM.SECTOR.191.baseaddress:0x1401DF80
MEMORY.WFLASH_SM_SBM.SECTOR.192.baseaddress:0x1401E000
MEMORY.WFLASH_SM_SBM.SECTOR.193.baseaddress:0x1401E080
MEMORY.WFLASH_SM_SBM.SECTOR.194.baseaddress:0x1401E100
MEMORY.WFLASH_SM_SBM.SECTOR.195.baseaddress:0x1401E180
MEMORY.WFLASH_SM_SBM.SECTOR.196.baseaddress:0x1401E200
MEMORY.WFLASH_SM_SBM.SECTOR.197.baseaddress:0x1401E280
MEMORY.WFLASH_SM_SBM.SECTOR.198.baseaddress:0x1401E300
MEMORY.WFLASH_SM_SBM.SECTOR.199.baseaddress:0x1401E380
MEMORY.WFLASH_SM_SBM.SECTOR.200.baseaddress:0x1401E400
MEMORY.WFLASH_SM_SBM.SECTOR.201.baseaddress:0x1401E480
MEMORY.WFLASH_SM_SBM.SECTOR.202.baseaddress:0x1401E500
MEMORY.WFLASH_SM_SBM.SECTOR.203.baseaddress:0x1401E580
MEMORY.WFLASH_SM_SBM.SECTOR.204.baseaddress:0x1401E600
MEMORY.WFLASH_SM_SBM.SECTOR.205.baseaddress:0x1401E680
MEMORY.WFLASH_SM_SBM.SECTOR.206.baseaddress:0x1401E700
MEMORY.WFLASH_SM_SBM.SECTOR.207.baseaddress:0x1401E780
MEMORY.WFLASH_SM_SBM.SECTOR.208.baseaddress:0x1401E800
MEMORY.WFLASH_SM_SBM.SECTOR.209.baseaddress:0x1401E880
MEMORY.WFLASH_SM_SBM.SECTOR.210.baseaddress:0x1401E900
MEMORY.WFLASH_SM_SBM.SECTOR.211.baseaddress:0x1401E980
MEMORY.WFLASH_SM_SBM.SECTOR.212.baseaddress:0x1401EA00
MEMORY.WFLASH_SM_SBM.SECTOR.213.baseaddress:0x1401EA80
MEMORY.WFLASH_SM_SBM.SECTOR.214.baseaddress:0x1401EB00
MEMORY.WFLASH_SM_SBM.SECTOR.215.baseaddress:0x1401EB80
MEMORY.WFLASH_SM_SBM.SECTOR.216.baseaddress:0x1401EC00
MEMORY.WFLASH_SM_SBM.SECTOR.217.baseaddress:0x1401EC80
MEMORY.WFLASH_SM_SBM.SECTOR.218.baseaddress:0x1401ED00
MEMORY.WFLASH_SM_SBM.SECTOR.219.baseaddress:0x1401ED80
MEMORY.WFLASH_SM_SBM.SECTOR.220.baseaddress:0x1401EE00
MEMORY.WFLASH_SM_SBM.SECTOR.221.baseaddress:0x1401EE80
MEMORY.WFLASH_SM_SBM.SECTOR.222.baseaddress:0x1401EF00
MEMORY.WFLASH_SM_SBM.SECTOR.223.baseaddress:0x1401EF80
MEMORY.WFLASH_SM_SBM.SECTOR.224.baseaddress:0x1401F000
MEMORY.WFLASH_SM_SBM.SECTOR.225.baseaddress:0x1401F080
MEMORY.WFLASH_SM_SBM.SECTOR.226.baseaddress:0x1401F100
MEMORY.WFLASH_SM_SBM.SECTOR.227.baseaddress:0x1401F180
MEMORY.WFLASH_SM_SBM.SECTOR.228.baseaddress:0x1401F200
MEMORY.WFLASH_SM_SBM.SECTOR.229.baseaddress:0x1401F280
MEMORY.WFLASH_SM_SBM.SECTOR.230.baseaddress:0x1401F300
MEMORY.WFLASH_SM_SBM.SECTOR.231.baseaddress:0x1401F380
MEMORY.WFLASH_SM_SBM.SECTOR.232.baseaddress:0x1401F400
MEMORY.WFLASH_SM_SBM.SECTOR.233.baseaddress:0x1401F480
MEMORY.WFLASH_SM_SBM.SECTOR.234.baseaddress:0x1401F500
MEMORY.WFLASH_SM_SBM.SECTOR.235.baseaddress:0x1401F580
MEMORY.WFLASH_SM_SBM.SECTOR.236.baseaddress:0x1401F600
MEMORY.WFLASH_SM_SBM.SECTOR.237.baseaddress:0x1401F680
MEMORY.WFLASH_SM_SBM.SECTOR.238.baseaddress:0x1401F700
MEMORY.WFLASH_SM_SBM.SECTOR.239.baseaddress:0x1401F780
MEMORY.WFLASH_SM_SBM.SECTOR.240.baseaddress:0x1401F800
MEMORY.WFLASH_SM_SBM.SECTOR.241.baseaddress:0x1401F880
MEMORY.WFLASH_SM_SBM.SECTOR.242.baseaddress:0x1401F900
MEMORY.WFLASH_SM_SBM.SECTOR.243.baseaddress:0x1401F980
MEMORY.WFLASH_SM_SBM.SECTOR.244.baseaddress:0x1401FA00
MEMORY.WFLASH_SM_SBM.SECTOR.245.baseaddress:0x1401FA80
MEMORY.WFLASH_SM_SBM.SECTOR.246.baseaddress:0x1401FB00
MEMORY.WFLASH_SM_SBM.SECTOR.247.baseaddress:0x1401FB80
MEMORY.WFLASH_SM_SBM.SECTOR.248.baseaddress:0x1401FC00
MEMORY.WFLASH_SM_SBM.SECTOR.249.baseaddress:0x1401FC80
MEMORY.WFLASH_SM_SBM.SECTOR.250.baseaddress:0x1401FD00
MEMORY.WFLASH_SM_SBM.SECTOR.251.baseaddress:0x1401FD80
MEMORY.WFLASH_SM_SBM.SECTOR.252.baseaddress:0x1401FE00
MEMORY.WFLASH_SM_SBM.SECTOR.253.baseaddress:0x1401FE80
MEMORY.WFLASH_SM_SBM.SECTOR.254.baseaddress:0x1401FF00
MEMORY.WFLASH_SM_SBM.SECTOR.255.baseaddress:0x1401FF80
MEMORY.WFLASH_SM_SBM.SECTOR.SIZE:0x80

################################################################################
#
# MIXER
#
MIXER.instances:0,1
MIXER.0.interrupt.dst:780
MIXER.0.interrupts.src.0:781
MIXER.0.interrupts.src.1:782
MIXER.0.interrupts.src.2:783
MIXER.0.interrupts.src.3:784
MIXER.0.interrupts.src.4:785
MIXER.0.regBaseAddr:0x40880000
MIXER.0.trigg.FROM.CPUSS.ZERO.signals:MIXER_0_TR_DBG_FREEZE
MIXER.0.trigg.FROM.TR_GROUP.10.OUTPUT.signals:MIXER_0_TR_DBG_FREEZE
MIXER.0.trigg.FROM.TR_GROUP.11.OUTPUT.signals:MIXER_0_TR_DBG_FREEZE
MIXER.0.trigg.FROM.TR_GROUP.12.OUTPUT.signals:MIXER_0_TR_DBG_FREEZE
MIXER.0.trigg.INPUT.TR_DBG_FREEZE.signal:MIXER_0_TR_DBG_FREEZE
MIXER.0.trigg.OUTPUT.TR_DST_REQ.signal:MIXER_0_TR_DST_REQ
MIXER.0.trigg.OUTPUT.TR_SRC_REQ.0.signal:MIXER_0_TR_SRC_REQ_0
MIXER.0.trigg.OUTPUT.TR_SRC_REQ.1.signal:MIXER_0_TR_SRC_REQ_1
MIXER.0.trigg.OUTPUT.TR_SRC_REQ.2.signal:MIXER_0_TR_SRC_REQ_2
MIXER.0.trigg.OUTPUT.TR_SRC_REQ.3.signal:MIXER_0_TR_SRC_REQ_3
MIXER.0.trigg.OUTPUT.TR_SRC_REQ.4.signal:MIXER_0_TR_SRC_REQ_4
MIXER.0.trigg.TO.CPUSS.DW1_TR_IN.signals:MIXER_0_TR_DST_REQ,MIXER_0_TR_SRC_REQ_0,MIXER_0_TR_SRC_REQ_1,MIXER_0_TR_SRC_REQ_2,MIXER_0_TR_SRC_REQ_3,MIXER_0_TR_SRC_REQ_4
MIXER.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:MIXER_0_TR_DST_REQ,MIXER_0_TR_SRC_REQ_0,MIXER_0_TR_SRC_REQ_1,MIXER_0_TR_SRC_REQ_2,MIXER_0_TR_SRC_REQ_3,MIXER_0_TR_SRC_REQ_4
MIXER.0.trigg.TO.TR_GROUP.9.INPUT.signals:MIXER_0_TR_DST_REQ,MIXER_0_TR_SRC_REQ_0,MIXER_0_TR_SRC_REQ_1,MIXER_0_TR_SRC_REQ_2,MIXER_0_TR_SRC_REQ_3,MIXER_0_TR_SRC_REQ_4
MIXER.0.MASTER_WIDTH:8
MIXER.0.MIXER_MIXER_SRC_STRUCT.instances:0,1,2,3,4
MIXER.0.NR:5
MIXER.0.PLATFORM_VARIANT:2
MIXER.0.RAM_VEND:2
MIXER.0.SPARE_EN:1
MIXER.0.TX_PRESENT:0
MIXER.1.interrupt.dst:789
MIXER.1.interrupts.src.0:790
MIXER.1.interrupts.src.1:791
MIXER.1.interrupts.src.2:792
MIXER.1.interrupts.src.3:793
MIXER.1.interrupts.src.4:794
MIXER.1.regBaseAddr:0x40890000
MIXER.1.trigg.FROM.CPUSS.ZERO.signals:MIXER_1_TR_DBG_FREEZE
MIXER.1.trigg.FROM.TR_GROUP.10.OUTPUT.signals:MIXER_1_TR_DBG_FREEZE
MIXER.1.trigg.FROM.TR_GROUP.11.OUTPUT.signals:MIXER_1_TR_DBG_FREEZE
MIXER.1.trigg.FROM.TR_GROUP.12.OUTPUT.signals:MIXER_1_TR_DBG_FREEZE
MIXER.1.trigg.INPUT.TR_DBG_FREEZE.signal:MIXER_1_TR_DBG_FREEZE
MIXER.1.trigg.OUTPUT.TR_DST_REQ.signal:MIXER_1_TR_DST_REQ
MIXER.1.trigg.OUTPUT.TR_SRC_REQ.0.signal:MIXER_1_TR_SRC_REQ_0
MIXER.1.trigg.OUTPUT.TR_SRC_REQ.1.signal:MIXER_1_TR_SRC_REQ_1
MIXER.1.trigg.OUTPUT.TR_SRC_REQ.2.signal:MIXER_1_TR_SRC_REQ_2
MIXER.1.trigg.OUTPUT.TR_SRC_REQ.3.signal:MIXER_1_TR_SRC_REQ_3
MIXER.1.trigg.OUTPUT.TR_SRC_REQ.4.signal:MIXER_1_TR_SRC_REQ_4
MIXER.1.trigg.TO.CPUSS.DW1_TR_IN.signals:MIXER_1_TR_DST_REQ,MIXER_1_TR_SRC_REQ_0,MIXER_1_TR_SRC_REQ_1,MIXER_1_TR_SRC_REQ_2,MIXER_1_TR_SRC_REQ_3,MIXER_1_TR_SRC_REQ_4
MIXER.1.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:MIXER_1_TR_DST_REQ,MIXER_1_TR_SRC_REQ_0,MIXER_1_TR_SRC_REQ_1,MIXER_1_TR_SRC_REQ_2,MIXER_1_TR_SRC_REQ_3,MIXER_1_TR_SRC_REQ_4
MIXER.1.trigg.TO.TR_GROUP.9.INPUT.signals:MIXER_1_TR_DST_REQ,MIXER_1_TR_SRC_REQ_0,MIXER_1_TR_SRC_REQ_1,MIXER_1_TR_SRC_REQ_2,MIXER_1_TR_SRC_REQ_3,MIXER_1_TR_SRC_REQ_4
MIXER.1.MASTER_WIDTH:8
MIXER.1.MIXER_MIXER_SRC_STRUCT.instances:0,1,2,3,4
MIXER.1.NR:5
MIXER.1.PLATFORM_VARIANT:2
MIXER.1.RAM_VEND:2
MIXER.1.SPARE_EN:1
MIXER.1.TX_PRESENT:0
MIXER.DdcName:mxmixer_s40e
MIXER.VersionSuffix:

################################################################################
#
# PASS
#
PASS.instances:0
PASS.0.analog_signals:I_TEMP_KELVIN,SARMUX_PADS.0,SARMUX_PADS.1,SARMUX_PADS.2,SARMUX_PADS.3,SARMUX_PADS.4,SARMUX_PADS.5,SARMUX_PADS.6,SARMUX_PADS.7,SARMUX_PADS.8,SARMUX_PADS.9,SARMUX_PADS.10,SARMUX_PADS.11,SARMUX_PADS.12,SARMUX_PADS.13,SARMUX_PADS.14,SARMUX_PADS.15,SARMUX_PADS.16,SARMUX_PADS.17,SARMUX_PADS.18,SARMUX_PADS.19,SARMUX_PADS.20,SARMUX_PADS.21,SARMUX_PADS.22,SARMUX_PADS.23,SARMUX_PADS.32,SARMUX_PADS.33,SARMUX_PADS.34,SARMUX_PADS.35,SARMUX_PADS.36,SARMUX_PADS.37,SARMUX_PADS.38,SARMUX_PADS.39,SARMUX_PADS.40,SARMUX_PADS.41,SARMUX_PADS.42,SARMUX_PADS.43,SARMUX_PADS.44,SARMUX_PADS.45,SARMUX_PADS.46,SARMUX_PADS.47,SARMUX_PADS.48,SARMUX_PADS.49,SARMUX_PADS.50,SARMUX_PADS.51,SARMUX_PADS.52,SARMUX_PADS.53,SARMUX_PADS.54,SARMUX_PADS.55,VB_TEMP_KELVIN,VE_TEMP_KELVIN
PASS.0.interrupts.sar.0:160
PASS.0.interrupts.sar.1:161
PASS.0.interrupts.sar.2:162
PASS.0.interrupts.sar.3:163
PASS.0.interrupts.sar.4:164
PASS.0.interrupts.sar.5:165
PASS.0.interrupts.sar.6:166
PASS.0.interrupts.sar.7:167
PASS.0.interrupts.sar.8:168
PASS.0.interrupts.sar.9:169
PASS.0.interrupts.sar.10:170
PASS.0.interrupts.sar.11:171
PASS.0.interrupts.sar.12:172
PASS.0.interrupts.sar.13:173
PASS.0.interrupts.sar.14:174
PASS.0.interrupts.sar.15:175
PASS.0.interrupts.sar.16:176
PASS.0.interrupts.sar.17:177
PASS.0.interrupts.sar.18:178
PASS.0.interrupts.sar.19:179
PASS.0.interrupts.sar.20:180
PASS.0.interrupts.sar.21:181
PASS.0.interrupts.sar.22:182
PASS.0.interrupts.sar.23:183
PASS.0.interrupts.sar.24:184
PASS.0.interrupts.sar.25:185
PASS.0.interrupts.sar.26:186
PASS.0.interrupts.sar.27:187
PASS.0.interrupts.sar.28:188
PASS.0.interrupts.sar.29:189
PASS.0.interrupts.sar.30:190
PASS.0.interrupts.sar.31:191
PASS.0.pins.I_TEMP_KELVIN:PASS_0_I_TEMP_KELVIN
PASS.0.pins.SAR_EXT_MUX_EN:PASS_0_SAR_EXT_MUX_EN_0,PASS_0_SAR_EXT_MUX_EN_1
PASS.0.pins.SAR_EXT_MUX_SEL:PASS_0_SAR_EXT_MUX_SEL_0,PASS_0_SAR_EXT_MUX_SEL_1,PASS_0_SAR_EXT_MUX_SEL_2,PASS_0_SAR_EXT_MUX_SEL_3,PASS_0_SAR_EXT_MUX_SEL_4,PASS_0_SAR_EXT_MUX_SEL_5
PASS.0.pins.SARMUX_PADS:PASS_0_SARMUX_PADS_0,PASS_0_SARMUX_PADS_1,PASS_0_SARMUX_PADS_2,PASS_0_SARMUX_PADS_3,PASS_0_SARMUX_PADS_4,PASS_0_SARMUX_PADS_5,PASS_0_SARMUX_PADS_6,PASS_0_SARMUX_PADS_7,PASS_0_SARMUX_PADS_8,PASS_0_SARMUX_PADS_9,PASS_0_SARMUX_PADS_10,PASS_0_SARMUX_PADS_11,PASS_0_SARMUX_PADS_12,PASS_0_SARMUX_PADS_13,PASS_0_SARMUX_PADS_14,PASS_0_SARMUX_PADS_15,PASS_0_SARMUX_PADS_16,PASS_0_SARMUX_PADS_17,PASS_0_SARMUX_PADS_18,PASS_0_SARMUX_PADS_19,PASS_0_SARMUX_PADS_20,PASS_0_SARMUX_PADS_21,PASS_0_SARMUX_PADS_22,PASS_0_SARMUX_PADS_23,PASS_0_SARMUX_PADS_32,PASS_0_SARMUX_PADS_33,PASS_0_SARMUX_PADS_34,PASS_0_SARMUX_PADS_35,PASS_0_SARMUX_PADS_36,PASS_0_SARMUX_PADS_37,PASS_0_SARMUX_PADS_38,PASS_0_SARMUX_PADS_39,PASS_0_SARMUX_PADS_40,PASS_0_SARMUX_PADS_41,PASS_0_SARMUX_PADS_42,PASS_0_SARMUX_PADS_43,PASS_0_SARMUX_PADS_44,PASS_0_SARMUX_PADS_45,PASS_0_SARMUX_PADS_46,PASS_0_SARMUX_PADS_47,PASS_0_SARMUX_PADS_48,PASS_0_SARMUX_PADS_49,PASS_0_SARMUX_PADS_50,PASS_0_SARMUX_PADS_51,PASS_0_SARMUX_PADS_52,PASS_0_SARMUX_PADS_53,PASS_0_SARMUX_PADS_54,PASS_0_SARMUX_PADS_55
PASS.0.pins.VB_TEMP_KELVIN:PASS_0_VB_TEMP_KELVIN
PASS.0.pins.VE_TEMP_KELVIN:PASS_0_VE_TEMP_KELVIN
PASS.0.regBaseAddr:0x40900000
PASS.0.trigg.FROM.CPUSS.DW0_TR_OUT.signals:PASS_0_TR_SAR_GEN_IN_0,PASS_0_TR_SAR_GEN_IN_1,PASS_0_TR_SAR_GEN_IN_2,PASS_0_TR_SAR_GEN_IN_3
PASS.0.trigg.FROM.CPUSS.ZERO.signals:PASS_0_TR_DEBUG_FREEZE,PASS_0_TR_SAR_GEN_IN_0,PASS_0_TR_SAR_GEN_IN_1,PASS_0_TR_SAR_GEN_IN_2,PASS_0_TR_SAR_GEN_IN_3
PASS.0.trigg.FROM.EVTGEN.0.TR_OUT.signals:PASS_0_TR_SAR_GEN_IN_0,PASS_0_TR_SAR_GEN_IN_1,PASS_0_TR_SAR_GEN_IN_2,PASS_0_TR_SAR_GEN_IN_3
PASS.0.trigg.FROM.PERI.TR_IO_INPUT.signals:PASS_0_TR_SAR_GEN_IN_0,PASS_0_TR_SAR_GEN_IN_1,PASS_0_TR_SAR_GEN_IN_2,PASS_0_TR_SAR_GEN_IN_3
PASS.0.trigg.FROM.TCPWM.0.TR_OUT0.signals:PASS_0_TR_SAR_GEN_IN_0,PASS_0_TR_SAR_GEN_IN_1,PASS_0_TR_SAR_GEN_IN_2,PASS_0_TR_SAR_GEN_IN_3
PASS.0.trigg.FROM.TCPWM.0.TR_OUT1.signals:PASS_0_TR_SAR_CH_IN_0,PASS_0_TR_SAR_CH_IN_1,PASS_0_TR_SAR_CH_IN_2,PASS_0_TR_SAR_CH_IN_3,PASS_0_TR_SAR_CH_IN_4,PASS_0_TR_SAR_CH_IN_5,PASS_0_TR_SAR_CH_IN_6,PASS_0_TR_SAR_CH_IN_7,PASS_0_TR_SAR_CH_IN_8,PASS_0_TR_SAR_CH_IN_9,PASS_0_TR_SAR_CH_IN_10,PASS_0_TR_SAR_CH_IN_11,PASS_0_TR_SAR_CH_IN_12,PASS_0_TR_SAR_CH_IN_13,PASS_0_TR_SAR_CH_IN_14,PASS_0_TR_SAR_CH_IN_15,PASS_0_TR_SAR_CH_IN_16,PASS_0_TR_SAR_CH_IN_17,PASS_0_TR_SAR_CH_IN_18,PASS_0_TR_SAR_CH_IN_19,PASS_0_TR_SAR_CH_IN_20,PASS_0_TR_SAR_CH_IN_21,PASS_0_TR_SAR_CH_IN_22,PASS_0_TR_SAR_CH_IN_23,PASS_0_TR_SAR_CH_IN_24,PASS_0_TR_SAR_CH_IN_25,PASS_0_TR_SAR_CH_IN_26,PASS_0_TR_SAR_CH_IN_27,PASS_0_TR_SAR_CH_IN_28,PASS_0_TR_SAR_CH_IN_29,PASS_0_TR_SAR_CH_IN_30,PASS_0_TR_SAR_CH_IN_31
PASS.0.trigg.FROM.TR_GROUP.10.OUTPUT.signals:PASS_0_TR_DEBUG_FREEZE
PASS.0.trigg.FROM.TR_GROUP.11.OUTPUT.signals:PASS_0_TR_DEBUG_FREEZE
PASS.0.trigg.FROM.TR_GROUP.12.OUTPUT.signals:PASS_0_TR_DEBUG_FREEZE
PASS.0.trigg.INPUT.TR_DEBUG_FREEZE.signal:PASS_0_TR_DEBUG_FREEZE
PASS.0.trigg.INPUT.TR_SAR_CH_IN.0.signal:PASS_0_TR_SAR_CH_IN_0
PASS.0.trigg.INPUT.TR_SAR_CH_IN.1.signal:PASS_0_TR_SAR_CH_IN_1
PASS.0.trigg.INPUT.TR_SAR_CH_IN.2.signal:PASS_0_TR_SAR_CH_IN_2
PASS.0.trigg.INPUT.TR_SAR_CH_IN.3.signal:PASS_0_TR_SAR_CH_IN_3
PASS.0.trigg.INPUT.TR_SAR_CH_IN.4.signal:PASS_0_TR_SAR_CH_IN_4
PASS.0.trigg.INPUT.TR_SAR_CH_IN.5.signal:PASS_0_TR_SAR_CH_IN_5
PASS.0.trigg.INPUT.TR_SAR_CH_IN.6.signal:PASS_0_TR_SAR_CH_IN_6
PASS.0.trigg.INPUT.TR_SAR_CH_IN.7.signal:PASS_0_TR_SAR_CH_IN_7
PASS.0.trigg.INPUT.TR_SAR_CH_IN.8.signal:PASS_0_TR_SAR_CH_IN_8
PASS.0.trigg.INPUT.TR_SAR_CH_IN.9.signal:PASS_0_TR_SAR_CH_IN_9
PASS.0.trigg.INPUT.TR_SAR_CH_IN.10.signal:PASS_0_TR_SAR_CH_IN_10
PASS.0.trigg.INPUT.TR_SAR_CH_IN.11.signal:PASS_0_TR_SAR_CH_IN_11
PASS.0.trigg.INPUT.TR_SAR_CH_IN.12.signal:PASS_0_TR_SAR_CH_IN_12
PASS.0.trigg.INPUT.TR_SAR_CH_IN.13.signal:PASS_0_TR_SAR_CH_IN_13
PASS.0.trigg.INPUT.TR_SAR_CH_IN.14.signal:PASS_0_TR_SAR_CH_IN_14
PASS.0.trigg.INPUT.TR_SAR_CH_IN.15.signal:PASS_0_TR_SAR_CH_IN_15
PASS.0.trigg.INPUT.TR_SAR_CH_IN.16.signal:PASS_0_TR_SAR_CH_IN_16
PASS.0.trigg.INPUT.TR_SAR_CH_IN.17.signal:PASS_0_TR_SAR_CH_IN_17
PASS.0.trigg.INPUT.TR_SAR_CH_IN.18.signal:PASS_0_TR_SAR_CH_IN_18
PASS.0.trigg.INPUT.TR_SAR_CH_IN.19.signal:PASS_0_TR_SAR_CH_IN_19
PASS.0.trigg.INPUT.TR_SAR_CH_IN.20.signal:PASS_0_TR_SAR_CH_IN_20
PASS.0.trigg.INPUT.TR_SAR_CH_IN.21.signal:PASS_0_TR_SAR_CH_IN_21
PASS.0.trigg.INPUT.TR_SAR_CH_IN.22.signal:PASS_0_TR_SAR_CH_IN_22
PASS.0.trigg.INPUT.TR_SAR_CH_IN.23.signal:PASS_0_TR_SAR_CH_IN_23
PASS.0.trigg.INPUT.TR_SAR_CH_IN.24.signal:PASS_0_TR_SAR_CH_IN_24
PASS.0.trigg.INPUT.TR_SAR_CH_IN.25.signal:PASS_0_TR_SAR_CH_IN_25
PASS.0.trigg.INPUT.TR_SAR_CH_IN.26.signal:PASS_0_TR_SAR_CH_IN_26
PASS.0.trigg.INPUT.TR_SAR_CH_IN.27.signal:PASS_0_TR_SAR_CH_IN_27
PASS.0.trigg.INPUT.TR_SAR_CH_IN.28.signal:PASS_0_TR_SAR_CH_IN_28
PASS.0.trigg.INPUT.TR_SAR_CH_IN.29.signal:PASS_0_TR_SAR_CH_IN_29
PASS.0.trigg.INPUT.TR_SAR_CH_IN.30.signal:PASS_0_TR_SAR_CH_IN_30
PASS.0.trigg.INPUT.TR_SAR_CH_IN.31.signal:PASS_0_TR_SAR_CH_IN_31
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.0.signal:PASS_0_TR_SAR_GEN_IN_0
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.1.signal:PASS_0_TR_SAR_GEN_IN_1
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.2.signal:PASS_0_TR_SAR_GEN_IN_2
PASS.0.trigg.INPUT.TR_SAR_GEN_IN.3.signal:PASS_0_TR_SAR_GEN_IN_3
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.0.signal:PASS_0_TR_SAR_CH_DONE_0
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.1.signal:PASS_0_TR_SAR_CH_DONE_1
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.2.signal:PASS_0_TR_SAR_CH_DONE_2
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.3.signal:PASS_0_TR_SAR_CH_DONE_3
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.4.signal:PASS_0_TR_SAR_CH_DONE_4
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.5.signal:PASS_0_TR_SAR_CH_DONE_5
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.6.signal:PASS_0_TR_SAR_CH_DONE_6
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.7.signal:PASS_0_TR_SAR_CH_DONE_7
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.8.signal:PASS_0_TR_SAR_CH_DONE_8
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.9.signal:PASS_0_TR_SAR_CH_DONE_9
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.10.signal:PASS_0_TR_SAR_CH_DONE_10
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.11.signal:PASS_0_TR_SAR_CH_DONE_11
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.12.signal:PASS_0_TR_SAR_CH_DONE_12
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.13.signal:PASS_0_TR_SAR_CH_DONE_13
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.14.signal:PASS_0_TR_SAR_CH_DONE_14
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.15.signal:PASS_0_TR_SAR_CH_DONE_15
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.16.signal:PASS_0_TR_SAR_CH_DONE_16
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.17.signal:PASS_0_TR_SAR_CH_DONE_17
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.18.signal:PASS_0_TR_SAR_CH_DONE_18
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.19.signal:PASS_0_TR_SAR_CH_DONE_19
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.20.signal:PASS_0_TR_SAR_CH_DONE_20
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.21.signal:PASS_0_TR_SAR_CH_DONE_21
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.22.signal:PASS_0_TR_SAR_CH_DONE_22
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.23.signal:PASS_0_TR_SAR_CH_DONE_23
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.24.signal:PASS_0_TR_SAR_CH_DONE_24
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.25.signal:PASS_0_TR_SAR_CH_DONE_25
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.26.signal:PASS_0_TR_SAR_CH_DONE_26
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.27.signal:PASS_0_TR_SAR_CH_DONE_27
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.28.signal:PASS_0_TR_SAR_CH_DONE_28
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.29.signal:PASS_0_TR_SAR_CH_DONE_29
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.30.signal:PASS_0_TR_SAR_CH_DONE_30
PASS.0.trigg.OUTPUT.TR_SAR_CH_DONE.31.signal:PASS_0_TR_SAR_CH_DONE_31
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.0.signal:PASS_0_TR_SAR_CH_RANGEVIO_0
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.1.signal:PASS_0_TR_SAR_CH_RANGEVIO_1
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.2.signal:PASS_0_TR_SAR_CH_RANGEVIO_2
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.3.signal:PASS_0_TR_SAR_CH_RANGEVIO_3
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.4.signal:PASS_0_TR_SAR_CH_RANGEVIO_4
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.5.signal:PASS_0_TR_SAR_CH_RANGEVIO_5
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.6.signal:PASS_0_TR_SAR_CH_RANGEVIO_6
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.7.signal:PASS_0_TR_SAR_CH_RANGEVIO_7
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.8.signal:PASS_0_TR_SAR_CH_RANGEVIO_8
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.9.signal:PASS_0_TR_SAR_CH_RANGEVIO_9
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.10.signal:PASS_0_TR_SAR_CH_RANGEVIO_10
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.11.signal:PASS_0_TR_SAR_CH_RANGEVIO_11
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.12.signal:PASS_0_TR_SAR_CH_RANGEVIO_12
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.13.signal:PASS_0_TR_SAR_CH_RANGEVIO_13
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.14.signal:PASS_0_TR_SAR_CH_RANGEVIO_14
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.15.signal:PASS_0_TR_SAR_CH_RANGEVIO_15
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.16.signal:PASS_0_TR_SAR_CH_RANGEVIO_16
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.17.signal:PASS_0_TR_SAR_CH_RANGEVIO_17
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.18.signal:PASS_0_TR_SAR_CH_RANGEVIO_18
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.19.signal:PASS_0_TR_SAR_CH_RANGEVIO_19
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.20.signal:PASS_0_TR_SAR_CH_RANGEVIO_20
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.21.signal:PASS_0_TR_SAR_CH_RANGEVIO_21
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.22.signal:PASS_0_TR_SAR_CH_RANGEVIO_22
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.23.signal:PASS_0_TR_SAR_CH_RANGEVIO_23
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.24.signal:PASS_0_TR_SAR_CH_RANGEVIO_24
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.25.signal:PASS_0_TR_SAR_CH_RANGEVIO_25
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.26.signal:PASS_0_TR_SAR_CH_RANGEVIO_26
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.27.signal:PASS_0_TR_SAR_CH_RANGEVIO_27
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.28.signal:PASS_0_TR_SAR_CH_RANGEVIO_28
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.29.signal:PASS_0_TR_SAR_CH_RANGEVIO_29
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.30.signal:PASS_0_TR_SAR_CH_RANGEVIO_30
PASS.0.trigg.OUTPUT.TR_SAR_CH_RANGEVIO.31.signal:PASS_0_TR_SAR_CH_RANGEVIO_31
PASS.0.trigg.OUTPUT.TR_SAR_GEN_OUT.0.signal:PASS_0_TR_SAR_GEN_OUT_0
PASS.0.trigg.OUTPUT.TR_SAR_GEN_OUT.1.signal:PASS_0_TR_SAR_GEN_OUT_1
PASS.0.trigg.TO.CPUSS.DW0_TR_IN.signals:PASS_0_TR_SAR_CH_DONE_0,PASS_0_TR_SAR_CH_DONE_1,PASS_0_TR_SAR_CH_DONE_2,PASS_0_TR_SAR_CH_DONE_3,PASS_0_TR_SAR_CH_DONE_4,PASS_0_TR_SAR_CH_DONE_5,PASS_0_TR_SAR_CH_DONE_6,PASS_0_TR_SAR_CH_DONE_7,PASS_0_TR_SAR_CH_DONE_8,PASS_0_TR_SAR_CH_DONE_9,PASS_0_TR_SAR_CH_DONE_10,PASS_0_TR_SAR_CH_DONE_11,PASS_0_TR_SAR_CH_DONE_12,PASS_0_TR_SAR_CH_DONE_13,PASS_0_TR_SAR_CH_DONE_14,PASS_0_TR_SAR_CH_DONE_15,PASS_0_TR_SAR_CH_DONE_16,PASS_0_TR_SAR_CH_DONE_17,PASS_0_TR_SAR_CH_DONE_18,PASS_0_TR_SAR_CH_DONE_19,PASS_0_TR_SAR_CH_DONE_20,PASS_0_TR_SAR_CH_DONE_21,PASS_0_TR_SAR_CH_DONE_22,PASS_0_TR_SAR_CH_DONE_23,PASS_0_TR_SAR_CH_DONE_24,PASS_0_TR_SAR_CH_DONE_25,PASS_0_TR_SAR_CH_DONE_26,PASS_0_TR_SAR_CH_DONE_27,PASS_0_TR_SAR_CH_DONE_28,PASS_0_TR_SAR_CH_DONE_29,PASS_0_TR_SAR_CH_DONE_30,PASS_0_TR_SAR_CH_DONE_31,PASS_0_TR_SAR_GEN_OUT_0,PASS_0_TR_SAR_GEN_OUT_1
PASS.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:PASS_0_TR_SAR_GEN_OUT_0,PASS_0_TR_SAR_GEN_OUT_1
PASS.0.trigg.TO.TCPWM.0.TR_ONE_CNT_IN.signals:PASS_0_TR_SAR_CH_RANGEVIO_0,PASS_0_TR_SAR_CH_RANGEVIO_1,PASS_0_TR_SAR_CH_RANGEVIO_2,PASS_0_TR_SAR_CH_RANGEVIO_3,PASS_0_TR_SAR_CH_RANGEVIO_4,PASS_0_TR_SAR_CH_RANGEVIO_5,PASS_0_TR_SAR_CH_RANGEVIO_6,PASS_0_TR_SAR_CH_RANGEVIO_7,PASS_0_TR_SAR_CH_RANGEVIO_8,PASS_0_TR_SAR_CH_RANGEVIO_9,PASS_0_TR_SAR_CH_RANGEVIO_10,PASS_0_TR_SAR_CH_RANGEVIO_11,PASS_0_TR_SAR_CH_RANGEVIO_12,PASS_0_TR_SAR_CH_RANGEVIO_13,PASS_0_TR_SAR_CH_RANGEVIO_14,PASS_0_TR_SAR_CH_RANGEVIO_15,PASS_0_TR_SAR_CH_RANGEVIO_16,PASS_0_TR_SAR_CH_RANGEVIO_17,PASS_0_TR_SAR_CH_RANGEVIO_18,PASS_0_TR_SAR_CH_RANGEVIO_19,PASS_0_TR_SAR_CH_RANGEVIO_20,PASS_0_TR_SAR_CH_RANGEVIO_21,PASS_0_TR_SAR_CH_RANGEVIO_22,PASS_0_TR_SAR_CH_RANGEVIO_23,PASS_0_TR_SAR_CH_RANGEVIO_24,PASS_0_TR_SAR_CH_RANGEVIO_25,PASS_0_TR_SAR_CH_RANGEVIO_26,PASS_0_TR_SAR_CH_RANGEVIO_27,PASS_0_TR_SAR_CH_RANGEVIO_28,PASS_0_TR_SAR_CH_RANGEVIO_29,PASS_0_TR_SAR_CH_RANGEVIO_30,PASS_0_TR_SAR_CH_RANGEVIO_31
PASS.0.trigg.TO.TR_GROUP.9.INPUT.signals:PASS_0_TR_SAR_GEN_OUT_0,PASS_0_TR_SAR_GEN_OUT_1
PASS.0.CLOCK_SAR.0:PCLK_PASS0_CLOCK_SAR0
PASS.0.PASS_SAR.instances:0,1
PASS.0.PASS_SAR.0.SAR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31
PASS.0.SAR.SAR_ADC0:1
PASS.0.SAR_ADC_NR:1
PASS.0.SAR_SLICE_NR.instances:0,1
PASS.0.SAR_SLICE_NR.0.SAR.SAR_ADC_PRESENT:1
PASS.0.SAR_SLICE_NR.0.SAR.SAR_AVERAGE:1
PASS.0.SAR_SLICE_NR.0.SAR.SAR_CHAN_NR:32
PASS.0.SAR_SLICE_NR.0.SAR.SAR_MUX_IN:24
PASS.0.SAR_SLICE_NR.0.SAR.SAR_PULSEDET:1
PASS.0.SAR_SLICE_NR.0.SAR.SAR_RANGEDET:1
PASS.0.SAR_SLICE_NR.1.SAR.SAR_ADC_PRESENT:0
PASS.0.SAR_SLICE_NR.1.SAR.SAR_AVERAGE:0
PASS.0.SAR_SLICE_NR.1.SAR.SAR_CHAN_NR:0
PASS.0.SAR_SLICE_NR.1.SAR.SAR_MUX_IN:24
PASS.0.SAR_SLICE_NR.1.SAR.SAR_PULSEDET:0
PASS.0.SAR_SLICE_NR.1.SAR.SAR_RANGEDET:0
PASS.DdcName:mxs40epass
PASS.VersionSuffix:E_phase2

################################################################################
#
# PD
#
PD.regBaseAddr:0x40B00000

################################################################################
#
# PERI
#
PERI.pins.TR_IO_INPUT:PERI_TR_IO_INPUT_0,PERI_TR_IO_INPUT_1,PERI_TR_IO_INPUT_2,PERI_TR_IO_INPUT_3,PERI_TR_IO_INPUT_4,PERI_TR_IO_INPUT_5,PERI_TR_IO_INPUT_6,PERI_TR_IO_INPUT_7,PERI_TR_IO_INPUT_8,PERI_TR_IO_INPUT_9,PERI_TR_IO_INPUT_10,PERI_TR_IO_INPUT_11,PERI_TR_IO_INPUT_12,PERI_TR_IO_INPUT_13,PERI_TR_IO_INPUT_14,PERI_TR_IO_INPUT_15,PERI_TR_IO_INPUT_16,PERI_TR_IO_INPUT_17,PERI_TR_IO_INPUT_18,PERI_TR_IO_INPUT_19,PERI_TR_IO_INPUT_20,PERI_TR_IO_INPUT_21,PERI_TR_IO_INPUT_22,PERI_TR_IO_INPUT_23,PERI_TR_IO_INPUT_24,PERI_TR_IO_INPUT_25,PERI_TR_IO_INPUT_26,PERI_TR_IO_INPUT_27,PERI_TR_IO_INPUT_29,PERI_TR_IO_INPUT_30,PERI_TR_IO_INPUT_31,PERI_TR_IO_INPUT_32,PERI_TR_IO_INPUT_33,PERI_TR_IO_INPUT_34,PERI_TR_IO_INPUT_35,PERI_TR_IO_INPUT_36,PERI_TR_IO_INPUT_37,PERI_TR_IO_INPUT_38,PERI_TR_IO_INPUT_39,PERI_TR_IO_INPUT_40,PERI_TR_IO_INPUT_41,PERI_TR_IO_INPUT_42,PERI_TR_IO_INPUT_43,PERI_TR_IO_INPUT_44,PERI_TR_IO_INPUT_45,PERI_TR_IO_INPUT_46,PERI_TR_IO_INPUT_47
PERI.pins.TR_IO_OUTPUT:PERI_TR_IO_OUTPUT_0,PERI_TR_IO_OUTPUT_1
PERI.regBaseAddr:0x40000000
PERI.trigg.FROM.CPUSS.ZERO.signals:PERI_TR_DBG_FREEZE,PERI_TR_IO_OUTPUT_0,PERI_TR_IO_OUTPUT_1
PERI.trigg.FROM.TR_GROUP.10.OUTPUT.signals:PERI_TR_DBG_FREEZE,PERI_TR_IO_OUTPUT_0,PERI_TR_IO_OUTPUT_1
PERI.trigg.FROM.TR_GROUP.11.OUTPUT.signals:PERI_TR_DBG_FREEZE,PERI_TR_IO_OUTPUT_0,PERI_TR_IO_OUTPUT_1
PERI.trigg.FROM.TR_GROUP.12.OUTPUT.signals:PERI_TR_DBG_FREEZE,PERI_TR_IO_OUTPUT_0,PERI_TR_IO_OUTPUT_1
PERI.trigg.INPUT.TR_DBG_FREEZE.signal:PERI_TR_DBG_FREEZE
PERI.trigg.INPUT.TR_IO_OUTPUT.0.signal:PERI_TR_IO_OUTPUT_0
PERI.trigg.INPUT.TR_IO_OUTPUT.1.signal:PERI_TR_IO_OUTPUT_1
PERI.trigg.OUTPUT.TR_IO_INPUT.0.signal:PERI_TR_IO_INPUT_0
PERI.trigg.OUTPUT.TR_IO_INPUT.1.signal:PERI_TR_IO_INPUT_1
PERI.trigg.OUTPUT.TR_IO_INPUT.2.signal:PERI_TR_IO_INPUT_2
PERI.trigg.OUTPUT.TR_IO_INPUT.3.signal:PERI_TR_IO_INPUT_3
PERI.trigg.OUTPUT.TR_IO_INPUT.4.signal:PERI_TR_IO_INPUT_4
PERI.trigg.OUTPUT.TR_IO_INPUT.5.signal:PERI_TR_IO_INPUT_5
PERI.trigg.OUTPUT.TR_IO_INPUT.6.signal:PERI_TR_IO_INPUT_6
PERI.trigg.OUTPUT.TR_IO_INPUT.7.signal:PERI_TR_IO_INPUT_7
PERI.trigg.OUTPUT.TR_IO_INPUT.8.signal:PERI_TR_IO_INPUT_8
PERI.trigg.OUTPUT.TR_IO_INPUT.9.signal:PERI_TR_IO_INPUT_9
PERI.trigg.OUTPUT.TR_IO_INPUT.10.signal:PERI_TR_IO_INPUT_10
PERI.trigg.OUTPUT.TR_IO_INPUT.11.signal:PERI_TR_IO_INPUT_11
PERI.trigg.OUTPUT.TR_IO_INPUT.12.signal:PERI_TR_IO_INPUT_12
PERI.trigg.OUTPUT.TR_IO_INPUT.13.signal:PERI_TR_IO_INPUT_13
PERI.trigg.OUTPUT.TR_IO_INPUT.14.signal:PERI_TR_IO_INPUT_14
PERI.trigg.OUTPUT.TR_IO_INPUT.15.signal:PERI_TR_IO_INPUT_15
PERI.trigg.OUTPUT.TR_IO_INPUT.16.signal:PERI_TR_IO_INPUT_16
PERI.trigg.OUTPUT.TR_IO_INPUT.17.signal:PERI_TR_IO_INPUT_17
PERI.trigg.OUTPUT.TR_IO_INPUT.18.signal:PERI_TR_IO_INPUT_18
PERI.trigg.OUTPUT.TR_IO_INPUT.19.signal:PERI_TR_IO_INPUT_19
PERI.trigg.OUTPUT.TR_IO_INPUT.20.signal:PERI_TR_IO_INPUT_20
PERI.trigg.OUTPUT.TR_IO_INPUT.21.signal:PERI_TR_IO_INPUT_21
PERI.trigg.OUTPUT.TR_IO_INPUT.22.signal:PERI_TR_IO_INPUT_22
PERI.trigg.OUTPUT.TR_IO_INPUT.23.signal:PERI_TR_IO_INPUT_23
PERI.trigg.OUTPUT.TR_IO_INPUT.24.signal:PERI_TR_IO_INPUT_24
PERI.trigg.OUTPUT.TR_IO_INPUT.25.signal:PERI_TR_IO_INPUT_25
PERI.trigg.OUTPUT.TR_IO_INPUT.26.signal:PERI_TR_IO_INPUT_26
PERI.trigg.OUTPUT.TR_IO_INPUT.27.signal:PERI_TR_IO_INPUT_27
PERI.trigg.OUTPUT.TR_IO_INPUT.28.signal:PERI_TR_IO_INPUT_28
PERI.trigg.OUTPUT.TR_IO_INPUT.29.signal:PERI_TR_IO_INPUT_29
PERI.trigg.OUTPUT.TR_IO_INPUT.30.signal:PERI_TR_IO_INPUT_30
PERI.trigg.OUTPUT.TR_IO_INPUT.31.signal:PERI_TR_IO_INPUT_31
PERI.trigg.OUTPUT.TR_IO_INPUT.32.signal:PERI_TR_IO_INPUT_32
PERI.trigg.OUTPUT.TR_IO_INPUT.33.signal:PERI_TR_IO_INPUT_33
PERI.trigg.OUTPUT.TR_IO_INPUT.34.signal:PERI_TR_IO_INPUT_34
PERI.trigg.OUTPUT.TR_IO_INPUT.35.signal:PERI_TR_IO_INPUT_35
PERI.trigg.OUTPUT.TR_IO_INPUT.36.signal:PERI_TR_IO_INPUT_36
PERI.trigg.OUTPUT.TR_IO_INPUT.37.signal:PERI_TR_IO_INPUT_37
PERI.trigg.OUTPUT.TR_IO_INPUT.38.signal:PERI_TR_IO_INPUT_38
PERI.trigg.OUTPUT.TR_IO_INPUT.39.signal:PERI_TR_IO_INPUT_39
PERI.trigg.OUTPUT.TR_IO_INPUT.40.signal:PERI_TR_IO_INPUT_40
PERI.trigg.OUTPUT.TR_IO_INPUT.41.signal:PERI_TR_IO_INPUT_41
PERI.trigg.OUTPUT.TR_IO_INPUT.42.signal:PERI_TR_IO_INPUT_42
PERI.trigg.OUTPUT.TR_IO_INPUT.43.signal:PERI_TR_IO_INPUT_43
PERI.trigg.OUTPUT.TR_IO_INPUT.44.signal:PERI_TR_IO_INPUT_44
PERI.trigg.OUTPUT.TR_IO_INPUT.45.signal:PERI_TR_IO_INPUT_45
PERI.trigg.OUTPUT.TR_IO_INPUT.46.signal:PERI_TR_IO_INPUT_46
PERI.trigg.OUTPUT.TR_IO_INPUT.47.signal:PERI_TR_IO_INPUT_47
PERI.trigg.TO.CPUSS.DW0_TR_IN.signals:PERI_TR_IO_INPUT_0,PERI_TR_IO_INPUT_1,PERI_TR_IO_INPUT_2,PERI_TR_IO_INPUT_3,PERI_TR_IO_INPUT_4,PERI_TR_IO_INPUT_5,PERI_TR_IO_INPUT_6,PERI_TR_IO_INPUT_7,PERI_TR_IO_INPUT_8,PERI_TR_IO_INPUT_9,PERI_TR_IO_INPUT_10,PERI_TR_IO_INPUT_11,PERI_TR_IO_INPUT_12,PERI_TR_IO_INPUT_13,PERI_TR_IO_INPUT_14,PERI_TR_IO_INPUT_15,PERI_TR_IO_INPUT_16,PERI_TR_IO_INPUT_17,PERI_TR_IO_INPUT_18,PERI_TR_IO_INPUT_19,PERI_TR_IO_INPUT_20,PERI_TR_IO_INPUT_21,PERI_TR_IO_INPUT_22,PERI_TR_IO_INPUT_23
PERI.trigg.TO.CPUSS.DW1_TR_IN.signals:PERI_TR_IO_INPUT_24,PERI_TR_IO_INPUT_25,PERI_TR_IO_INPUT_26,PERI_TR_IO_INPUT_27,PERI_TR_IO_INPUT_28,PERI_TR_IO_INPUT_29,PERI_TR_IO_INPUT_30,PERI_TR_IO_INPUT_31,PERI_TR_IO_INPUT_32,PERI_TR_IO_INPUT_33,PERI_TR_IO_INPUT_34,PERI_TR_IO_INPUT_35,PERI_TR_IO_INPUT_36,PERI_TR_IO_INPUT_37,PERI_TR_IO_INPUT_38,PERI_TR_IO_INPUT_39,PERI_TR_IO_INPUT_40,PERI_TR_IO_INPUT_41,PERI_TR_IO_INPUT_42,PERI_TR_IO_INPUT_43,PERI_TR_IO_INPUT_44,PERI_TR_IO_INPUT_45,PERI_TR_IO_INPUT_46,PERI_TR_IO_INPUT_47
PERI.trigg.TO.PASS.0.TR_SAR_GEN_IN.signals:PERI_TR_IO_INPUT_0,PERI_TR_IO_INPUT_1,PERI_TR_IO_INPUT_2,PERI_TR_IO_INPUT_3,PERI_TR_IO_INPUT_4,PERI_TR_IO_INPUT_5,PERI_TR_IO_INPUT_6,PERI_TR_IO_INPUT_7
PERI.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:PERI_TR_IO_INPUT_0,PERI_TR_IO_INPUT_1,PERI_TR_IO_INPUT_2,PERI_TR_IO_INPUT_3,PERI_TR_IO_INPUT_4,PERI_TR_IO_INPUT_5,PERI_TR_IO_INPUT_6,PERI_TR_IO_INPUT_7,PERI_TR_IO_INPUT_8,PERI_TR_IO_INPUT_9,PERI_TR_IO_INPUT_10,PERI_TR_IO_INPUT_11,PERI_TR_IO_INPUT_12,PERI_TR_IO_INPUT_13,PERI_TR_IO_INPUT_14,PERI_TR_IO_INPUT_15,PERI_TR_IO_INPUT_16,PERI_TR_IO_INPUT_17,PERI_TR_IO_INPUT_18,PERI_TR_IO_INPUT_19,PERI_TR_IO_INPUT_20,PERI_TR_IO_INPUT_21,PERI_TR_IO_INPUT_22,PERI_TR_IO_INPUT_23,PERI_TR_IO_INPUT_24,PERI_TR_IO_INPUT_25,PERI_TR_IO_INPUT_26,PERI_TR_IO_INPUT_27,PERI_TR_IO_INPUT_28,PERI_TR_IO_INPUT_29,PERI_TR_IO_INPUT_30,PERI_TR_IO_INPUT_31,PERI_TR_IO_INPUT_32,PERI_TR_IO_INPUT_33,PERI_TR_IO_INPUT_34,PERI_TR_IO_INPUT_35,PERI_TR_IO_INPUT_36,PERI_TR_IO_INPUT_37,PERI_TR_IO_INPUT_38,PERI_TR_IO_INPUT_39,PERI_TR_IO_INPUT_40,PERI_TR_IO_INPUT_41,PERI_TR_IO_INPUT_42,PERI_TR_IO_INPUT_43,PERI_TR_IO_INPUT_44,PERI_TR_IO_INPUT_45,PERI_TR_IO_INPUT_46,PERI_TR_IO_INPUT_47
PERI.trigg.TO.TR_GROUP.9.INPUT.signals:PERI_TR_IO_INPUT_0,PERI_TR_IO_INPUT_1,PERI_TR_IO_INPUT_2,PERI_TR_IO_INPUT_3,PERI_TR_IO_INPUT_4,PERI_TR_IO_INPUT_5,PERI_TR_IO_INPUT_6,PERI_TR_IO_INPUT_7,PERI_TR_IO_INPUT_8,PERI_TR_IO_INPUT_9,PERI_TR_IO_INPUT_10,PERI_TR_IO_INPUT_11,PERI_TR_IO_INPUT_12,PERI_TR_IO_INPUT_13,PERI_TR_IO_INPUT_14,PERI_TR_IO_INPUT_15,PERI_TR_IO_INPUT_16,PERI_TR_IO_INPUT_17,PERI_TR_IO_INPUT_18,PERI_TR_IO_INPUT_19,PERI_TR_IO_INPUT_20,PERI_TR_IO_INPUT_21,PERI_TR_IO_INPUT_22,PERI_TR_IO_INPUT_23,PERI_TR_IO_INPUT_24,PERI_TR_IO_INPUT_25,PERI_TR_IO_INPUT_26,PERI_TR_IO_INPUT_27,PERI_TR_IO_INPUT_28,PERI_TR_IO_INPUT_29,PERI_TR_IO_INPUT_30,PERI_TR_IO_INPUT_31,PERI_TR_IO_INPUT_32,PERI_TR_IO_INPUT_33,PERI_TR_IO_INPUT_34,PERI_TR_IO_INPUT_35,PERI_TR_IO_INPUT_36,PERI_TR_IO_INPUT_37,PERI_TR_IO_INPUT_38,PERI_TR_IO_INPUT_39,PERI_TR_IO_INPUT_40,PERI_TR_IO_INPUT_41,PERI_TR_IO_INPUT_42,PERI_TR_IO_INPUT_43,PERI_TR_IO_INPUT_44,PERI_TR_IO_INPUT_45,PERI_TR_IO_INPUT_46,PERI_TR_IO_INPUT_47
PERI.CLOCK.instances:0,1
PERI.CLOCK.0.clocks:PCLK_CPUSS_CLOCK_TRACE_IN,PCLK_SMARTIO7_CLOCK,PCLK_TCPWM0_CLOCKS0,PCLK_TCPWM0_CLOCKS1,PCLK_TCPWM0_CLOCKS2,PCLK_TCPWM0_CLOCKS3,PCLK_TCPWM0_CLOCKS4,PCLK_TCPWM0_CLOCKS5,PCLK_TCPWM0_CLOCKS6,PCLK_TCPWM0_CLOCKS7,PCLK_TCPWM0_CLOCKS8,PCLK_TCPWM0_CLOCKS9,PCLK_TCPWM0_CLOCKS10,PCLK_TCPWM0_CLOCKS11,PCLK_TCPWM0_CLOCKS12,PCLK_TCPWM0_CLOCKS13,PCLK_TCPWM0_CLOCKS14,PCLK_TCPWM0_CLOCKS15,PCLK_TCPWM0_CLOCKS16,PCLK_TCPWM0_CLOCKS17,PCLK_TCPWM0_CLOCKS18,PCLK_TCPWM0_CLOCKS19,PCLK_TCPWM0_CLOCKS20,PCLK_TCPWM0_CLOCKS21,PCLK_TCPWM0_CLOCKS22,PCLK_TCPWM0_CLOCKS23,PCLK_TCPWM0_CLOCKS24,PCLK_TCPWM0_CLOCKS25,PCLK_TCPWM0_CLOCKS26,PCLK_TCPWM0_CLOCKS27,PCLK_TCPWM0_CLOCKS28,PCLK_TCPWM0_CLOCKS29,PCLK_TCPWM0_CLOCKS30,PCLK_TCPWM0_CLOCKS31,PCLK_TCPWM0_CLOCKS32,PCLK_TCPWM0_CLOCKS33,PCLK_TCPWM0_CLOCKS34,PCLK_TCPWM0_CLOCKS35,PCLK_TCPWM0_CLOCKS36,PCLK_TCPWM0_CLOCKS37,PCLK_TCPWM0_CLOCKS256,PCLK_TCPWM0_CLOCKS257,PCLK_TCPWM0_CLOCKS258,PCLK_TCPWM0_CLOCKS259,PCLK_TCPWM0_CLOCKS260,PCLK_TCPWM0_CLOCKS261,PCLK_TCPWM0_CLOCKS262,PCLK_TCPWM0_CLOCKS263,PCLK_TCPWM0_CLOCKS264,PCLK_TCPWM0_CLOCKS265,PCLK_TCPWM0_CLOCKS266,PCLK_TCPWM0_CLOCKS267,PCLK_TCPWM0_CLOCKS512,PCLK_TCPWM0_CLOCKS513,PCLK_TCPWM0_CLOCKS514,PCLK_TCPWM0_CLOCKS515,PCLK_TCPWM0_CLOCKS516,PCLK_TCPWM0_CLOCKS517,PCLK_TCPWM0_CLOCKS518,PCLK_TCPWM0_CLOCKS519,PCLK_TCPWM0_CLOCKS520,PCLK_TCPWM0_CLOCKS521,PCLK_TCPWM0_CLOCKS522,PCLK_TCPWM0_CLOCKS523,PCLK_TCPWM0_CLOCKS524,PCLK_TCPWM0_CLOCKS525,PCLK_TCPWM0_CLOCKS526,PCLK_TCPWM0_CLOCKS527,PCLK_TCPWM0_CLOCKS528,PCLK_TCPWM0_CLOCKS529,PCLK_TCPWM0_CLOCKS530,PCLK_TCPWM0_CLOCKS531,PCLK_TCPWM0_CLOCKS532,PCLK_TCPWM0_CLOCKS533,PCLK_TCPWM0_CLOCKS534,PCLK_TCPWM0_CLOCKS535,PCLK_TCPWM0_CLOCKS536,PCLK_TCPWM0_CLOCKS537,PCLK_TCPWM0_CLOCKS538,PCLK_TCPWM0_CLOCKS539,PCLK_TCPWM0_CLOCKS540,PCLK_TCPWM0_CLOCKS541,PCLK_TCPWM0_CLOCKS542,PCLK_TCPWM0_CLOCKS543
PERI.CLOCK.0.div_16:16
PERI.CLOCK.0.div_16_5:7
PERI.CLOCK.0.div_24_5:3
PERI.CLOCK.0.div_8:9
PERI.CLOCK.0.divide_count:35
PERI.CLOCK.0.CLOCK_NR:84
PERI.CLOCK.0.PCLK_CPUSS_CLOCK_TRACE_IN:0
PERI.CLOCK.0.PCLK_SMARTIO7_CLOCK:1
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS0:2
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS1:3
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS10:12
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS11:13
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS12:14
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS13:15
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS14:16
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS15:17
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS16:18
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS17:19
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS18:20
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS19:21
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS2:4
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS20:22
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS21:23
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS22:24
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS23:25
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS24:26
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS25:27
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS256:40
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS257:41
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS258:42
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS259:43
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS26:28
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS260:44
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS261:45
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS262:46
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS263:47
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS264:48
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS265:49
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS266:50
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS267:51
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS27:29
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS28:30
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS29:31
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS3:5
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS30:32
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS31:33
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS32:34
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS33:35
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS34:36
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS35:37
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS36:38
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS37:39
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS4:6
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS5:7
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS512:52
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS513:53
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS514:54
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS515:55
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS516:56
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS517:57
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS518:58
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS519:59
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS520:60
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS521:61
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS522:62
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS523:63
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS524:64
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS525:65
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS526:66
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS527:67
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS528:68
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS529:69
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS530:70
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS531:71
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS532:72
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS533:73
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS534:74
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS535:75
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS536:76
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS537:77
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS538:78
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS539:79
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS540:80
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS541:81
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS542:82
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS543:83
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS6:8
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS7:9
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS8:10
PERI.CLOCK.0.PCLK_TCPWM0_CLOCKS9:11
PERI.CLOCK.1.clocks:PCLK_CANFD0_CLOCK_CAN0,PCLK_CANFD0_CLOCK_CAN1,PCLK_CANFD1_CLOCK_CAN0,PCLK_CANFD1_CLOCK_CAN1,PCLK_CXPI0_CLOCK_CH_EN0,PCLK_CXPI0_CLOCK_CH_EN1,PCLK_LIN0_CLOCK_CH_EN0,PCLK_LIN0_CLOCK_CH_EN1,PCLK_PASS0_CLOCK_SAR0,PCLK_SCB0_CLOCK,PCLK_SCB1_CLOCK,PCLK_SCB2_CLOCK,PCLK_SCB3_CLOCK,PCLK_SCB4_CLOCK,PCLK_SCB5_CLOCK,PCLK_SCB6_CLOCK,PCLK_SCB7_CLOCK,PCLK_SCB8_CLOCK,PCLK_SCB9_CLOCK,PCLK_SCB10_CLOCK,PCLK_SCB11_CLOCK
PERI.CLOCK.1.div_16:4
PERI.CLOCK.1.div_16_5:0
PERI.CLOCK.1.div_24_5:7
PERI.CLOCK.1.div_8:3
PERI.CLOCK.1.divide_count:14
PERI.CLOCK.1.CLOCK_NR:21
PERI.CLOCK.1.PCLK_CANFD0_CLOCK_CAN0:0
PERI.CLOCK.1.PCLK_CANFD0_CLOCK_CAN1:1
PERI.CLOCK.1.PCLK_CANFD1_CLOCK_CAN0:2
PERI.CLOCK.1.PCLK_CANFD1_CLOCK_CAN1:3
PERI.CLOCK.1.PCLK_CXPI0_CLOCK_CH_EN0:6
PERI.CLOCK.1.PCLK_CXPI0_CLOCK_CH_EN1:7
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN0:4
PERI.CLOCK.1.PCLK_LIN0_CLOCK_CH_EN1:5
PERI.CLOCK.1.PCLK_PASS0_CLOCK_SAR0:20
PERI.CLOCK.1.PCLK_SCB0_CLOCK:8
PERI.CLOCK.1.PCLK_SCB1_CLOCK:9
PERI.CLOCK.1.PCLK_SCB10_CLOCK:18
PERI.CLOCK.1.PCLK_SCB11_CLOCK:19
PERI.CLOCK.1.PCLK_SCB2_CLOCK:10
PERI.CLOCK.1.PCLK_SCB3_CLOCK:11
PERI.CLOCK.1.PCLK_SCB4_CLOCK:12
PERI.CLOCK.1.PCLK_SCB5_CLOCK:13
PERI.CLOCK.1.PCLK_SCB6_CLOCK:14
PERI.CLOCK.1.PCLK_SCB7_CLOCK:15
PERI.CLOCK.1.PCLK_SCB8_CLOCK:16
PERI.CLOCK.1.PCLK_SCB9_CLOCK:17
PERI.DdcName:mxperi_ver3
PERI.ECC_ADDR_PRESENT:1
PERI.ECC_PRESENT:1
PERI.GR.DIV_ADDR_WIDTH:4
PERI.GROUP.instances:0,1,2,3,4,5,6,8,9,10
PERI.GROUP.0.NAME:MMIO0
PERI.GROUP.0.SLAVE.instances:0,1,2
PERI.GROUP.0.SLAVE.0.NAME:PERI
PERI.GROUP.0.SLAVE.1.NAME:PERI_MS
PERI.GROUP.0.SLAVE.2.NAME:PERI_PCLK
PERI.GROUP.1.NAME:MMIO1
PERI.GROUP.1.SLAVE.instances:0
PERI.GROUP.1.SLAVE.0.NAME:CRYPTO
PERI.GROUP.2.NAME:MMIO2
PERI.GROUP.2.SLAVE.instances:0,1,2,3,4,5,6,7,8,9,10,11,12
PERI.GROUP.2.SLAVE.0.NAME:CPUSS
PERI.GROUP.2.SLAVE.1.NAME:FAULT
PERI.GROUP.2.SLAVE.2.NAME:IPC
PERI.GROUP.2.SLAVE.3.NAME:PROT
PERI.GROUP.2.SLAVE.4.NAME:FLASHC
PERI.GROUP.2.SLAVE.5.NAME:SRSS
PERI.GROUP.2.SLAVE.6.NAME:BACKUP
PERI.GROUP.2.SLAVE.7.NAME:DW0
PERI.GROUP.2.SLAVE.8.NAME:DW1
PERI.GROUP.2.SLAVE.9.NAME:DMAC
PERI.GROUP.2.SLAVE.10.NAME:AXI_DMAC
PERI.GROUP.2.SLAVE.11.NAME:EFUSE
PERI.GROUP.2.SLAVE.12.NAME:DFT
PERI.GROUP.3.NAME:MMIO3
PERI.GROUP.3.SLAVE.instances:0,1,2,3,4
PERI.GROUP.3.SLAVE.0.NAME:HSIOM
PERI.GROUP.3.SLAVE.1.NAME:GPIO
PERI.GROUP.3.SLAVE.2.NAME:SMARTIO
PERI.GROUP.3.SLAVE.3.NAME:TCPWM
PERI.GROUP.3.SLAVE.4.NAME:EVTGEN
PERI.GROUP.4.NAME:MMIO4
PERI.GROUP.4.SLAVE.instances:0,1
PERI.GROUP.4.SLAVE.0.NAME:SMIF
PERI.GROUP.4.SLAVE.1.NAME:ETH
PERI.GROUP.5.NAME:MMIO5
PERI.GROUP.5.SLAVE.instances:0,1,2,3
PERI.GROUP.5.SLAVE.0.NAME:LIN
PERI.GROUP.5.SLAVE.1.NAME:CXPI
PERI.GROUP.5.SLAVE.2.NAME:CANFD0
PERI.GROUP.5.SLAVE.3.NAME:CANFD1
PERI.GROUP.6.NAME:MMIO6
PERI.GROUP.6.SLAVE.instances:0,1,2,3,4,5,6,7,8,9,10,11
PERI.GROUP.6.SLAVE.0.NAME:SCB0
PERI.GROUP.6.SLAVE.1.NAME:SCB1
PERI.GROUP.6.SLAVE.2.NAME:SCB2
PERI.GROUP.6.SLAVE.3.NAME:SCB3
PERI.GROUP.6.SLAVE.4.NAME:SCB4
PERI.GROUP.6.SLAVE.5.NAME:SCB5
PERI.GROUP.6.SLAVE.6.NAME:SCB6
PERI.GROUP.6.SLAVE.7.NAME:SCB7
PERI.GROUP.6.SLAVE.8.NAME:SCB8
PERI.GROUP.6.SLAVE.9.NAME:SCB9
PERI.GROUP.6.SLAVE.10.NAME:SCB10
PERI.GROUP.6.SLAVE.11.NAME:SCB11
PERI.GROUP.8.NAME:MMIO8
PERI.GROUP.8.SLAVE.instances:0,1,2,3,4,5
PERI.GROUP.8.SLAVE.0.NAME:TDM
PERI.GROUP.8.SLAVE.1.NAME:SG
PERI.GROUP.8.SLAVE.2.NAME:PWM
PERI.GROUP.8.SLAVE.3.NAME:DAC
PERI.GROUP.8.SLAVE.4.NAME:MIXER0
PERI.GROUP.8.SLAVE.5.NAME:MIXER1
PERI.GROUP.9.NAME:MMIO9
PERI.GROUP.9.SLAVE.instances:0
PERI.GROUP.9.SLAVE.0.NAME:PASS
PERI.GROUP.10.NAME:MMIO10
PERI.GROUP.10.SLAVE.instances:0,1,2
PERI.GROUP.10.SLAVE.0.NAME:VIDEOSS_IP
PERI.GROUP.10.SLAVE.1.NAME:VIDEOSS_PD
PERI.GROUP.10.SLAVE.2.NAME:JPEGDEC
PERI.GROUP_PRESENT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
PERI.GROUP_PRESENT.0.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL1_PRESENT:1
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL2_PRESENT:1
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.0.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.1.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.2.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL1_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL10_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL11_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL12_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL2_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL3_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL4_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL5_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL6_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL7_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL8_PRESENT:1
PERI.GROUP_PRESENT.2.PERI_GROUP_STRUCT.SL9_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.CLOCK_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL1_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL2_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL3_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL4_PRESENT:1
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.3.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.CLOCK_PRESENT:1
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL1_PRESENT:1
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.4.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP.PCLK_ROOT_SEL:1
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.CLOCK_PRESENT:1
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL1_PRESENT:1
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL2_PRESENT:1
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL3_PRESENT:1
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.5.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.6.PERI_GROUP.PCLK_ROOT_SEL:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.CLOCK_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL1_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL10_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL11_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL2_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL3_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL4_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL5_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL6_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL7_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL8_PRESENT:1
PERI.GROUP_PRESENT.6.PERI_GROUP_STRUCT.SL9_PRESENT:1
PERI.GROUP_PRESENT.7.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.7.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.CLOCK_PRESENT:1
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL1_PRESENT:1
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL2_PRESENT:1
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL3_PRESENT:1
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL4_PRESENT:1
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL5_PRESENT:1
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.8.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP.PCLK_ROOT_SEL:1
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.CLOCK_PRESENT:1
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.9.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.CLOCK_PRESENT:1
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL0_PRESENT:1
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL1_PRESENT:1
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL2_PRESENT:1
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.10.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.11.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.12.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.13.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.14.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP.PCLK_ROOT_SEL:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.CLOCK_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL0_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL1_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL10_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL11_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL12_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL13_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL14_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL15_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL2_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL3_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL4_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL5_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL6_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL7_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL8_PRESENT:0
PERI.GROUP_PRESENT.15.PERI_GROUP_STRUCT.SL9_PRESENT:0
PERI.MS_PRESENT:31
PERI.PC_NR:8
PERI.PCLK_GROUP_NR:2
PERI.PERI_GROUP_STRUCT.instances:0,1,2,3,4,5,6,8,9,10
PERI.PERI_MS.PPU_FIXED_STRUCT_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280,281,282,283,284,285,286,287,288,289,290,291,292,293,294,295,296,297,298,299,300,301,302,303,304,305,306,307,308,309,310,311,312,313,314,315,316,317,318,319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,370,371,372,373,374,375,376,377,378,379,380,381,382,383,384,385,386,387,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,413,414,415,416,417,418,419,420,421,422,423,424,425,426,427,428,429,430,431,432,433,434,435,436,437,438,439,440,441,442,443,444,445,446,447,448,449,450,451,452,453,454,455,456,457,458,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,503,504,505,506,507,508,509,510,511,512,513,514,515,516,517,518,519,520,521,522,523,524,525,526,527,528,529,530,531,532,533,534,535,536,537,538,539,540,541,542,543,544,545,546,547,548,549,550,551,552,553,554,555,556,557,558,559,560,561,562,563,564,565,566,567,568,569,570,571,572,573,574,575,576,577,578,579,580,581,582,583,584,585,586,587,588,589,590,591,592,593,594,595,596,597,598,599,600,601,602,603,604,605,606,607,608,609,610,611,612,613,614,615,616,617,618,619,620,621,622,623,624,625,626,627,628,629,630,631,632
PERI.PERI_MS.PPU_PROG_STRUCT_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
PERI.PERI_PCLK.PCLK_GROUP_NR.instances:0,1
PERI.PERI_PCLK.PCLK_GROUP_NR.0.GR.CLOCK_VECT:84
PERI.PERI_PCLK.PCLK_GROUP_NR.0.GR.DIV_16_5_VECT:7
PERI.PERI_PCLK.PCLK_GROUP_NR.0.GR.DIV_16_VECT:16
PERI.PERI_PCLK.PCLK_GROUP_NR.0.GR.DIV_24_5_VECT:3
PERI.PERI_PCLK.PCLK_GROUP_NR.0.GR.DIV_8_VECT:9
PERI.PERI_PCLK.PCLK_GROUP_NR.1.GR.CLOCK_VECT:21
PERI.PERI_PCLK.PCLK_GROUP_NR.1.GR.DIV_16_5_VECT:0
PERI.PERI_PCLK.PCLK_GROUP_NR.1.GR.DIV_16_VECT:4
PERI.PERI_PCLK.PCLK_GROUP_NR.1.GR.DIV_24_5_VECT:7
PERI.PERI_PCLK.PCLK_GROUP_NR.1.GR.DIV_8_VECT:3
PERI.TIMEOUT_PRESENT:1
PERI.TR:1
PERI.TR_1TO1_GROUP.instances:0,1,2,3,4,5,6,7
PERI.TR_1TO1_GROUP_NR.instances:0,1,2,3,4,5,6,7
PERI.TR_1TO1_GROUP_NR.0.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.1.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.2.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.3.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.4.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.5.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.6.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_1TO1_GROUP_NR.7.TR_1TO1_GROUP.TR_1TO1_MANIPULATION_PRESENT:1
PERI.TR_GROUP.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13
PERI.TR_GROUP_NR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13
PERI.TR_GROUP_NR.0.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.1.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.2.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.3.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.4.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.5.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.6.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.7.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.8.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.9.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.TR_GROUP_NR.10.TR_GROUP.TR_MANIPULATION_PRESENT:0
PERI.TR_GROUP_NR.11.TR_GROUP.TR_MANIPULATION_PRESENT:0
PERI.TR_GROUP_NR.12.TR_GROUP.TR_MANIPULATION_PRESENT:0
PERI.TR_GROUP_NR.13.TR_GROUP.TR_MANIPULATION_PRESENT:1
PERI.VersionSuffix:_ver3

################################################################################
#
# PERI_MS
#
PERI_MS.regBaseAddr:0x40020000
PERI_MS.DdcName:mxperi_ver3
PERI_MS.PPU_FIXED_STRUCT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178,179,180,181,182,183,184,185,186,187,188,189,190,191,192,193,194,195,196,197,198,199,200,201,202,203,204,205,206,207,208,209,210,211,212,213,214,215,216,217,218,219,220,221,222,223,224,225,226,227,228,229,230,231,232,233,234,235,236,237,238,239,240,241,242,243,244,245,246,247,248,249,250,251,252,253,254,255,256,257,258,259,260,261,262,263,264,265,266,267,268,269,270,271,272,273,274,275,276,277,278,279,280,281,282,283,284,285,286,287,288,289,290,291,292,293,294,295,296,297,298,299,300,301,302,303,304,305,306,307,308,309,310,311,312,313,314,315,316,317,318,319,320,321,322,323,324,325,326,327,328,329,330,331,332,333,334,335,336,337,338,339,340,341,342,343,344,345,346,347,348,349,350,351,352,353,354,355,356,357,358,359,360,361,362,363,364,365,366,367,368,369,370,371,372,373,374,375,376,377,378,379,380,381,382,383,384,385,386,387,388,389,390,391,392,393,394,395,396,397,398,399,400,401,402,403,404,405,406,407,408,409,410,411,412,413,414,415,416,417,418,419,420,421,422,423,424,425,426,427,428,429,430,431,432,433,434,435,436,437,438,439,440,441,442,443,444,445,446,447,448,449,450,451,452,453,454,455,456,457,458,459,460,461,462,463,464,465,466,467,468,469,470,471,472,473,474,475,476,477,478,479,480,481,482,483,484,485,486,487,488,489,490,491,492,493,494,495,496,497,498,499,500,501,502,503,504,505,506,507,508,509,510,511,512,513,514,515,516,517,518,519,520,521,522,523,524,525,526,527,528,529,530,531,532,533,534,535,536,537,538,539,540,541,542,543,544,545,546,547,548,549,550,551,552,553,554,555,556,557,558,559,560,561,562,563,564,565,566,567,568,569,570,571,572,573,574,575,576,577,578,579,580,581,582,583,584,585,586,587,588,589,590,591,592,593,594,595,596,597,598,599,600,601,602,603,604,605,606,607,608,609,610,611,612,613,614,615,616,617,618,619,620,621,622,623,624,625,626,627,628,629,630,631,632
PERI_MS.PPU_PROG_STRUCT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
PERI_MS.VersionSuffix:_ver3

################################################################################
#
# PERI_PCLK
#
PERI_PCLK.regBaseAddr:0x40040000
PERI_PCLK.DdcName:mxperi_ver3
PERI_PCLK.PERI_PCLK_GR.instances:0,1
PERI_PCLK.VersionSuffix:_ver3

################################################################################
#
# PORT
#
PORT.ports:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30
PORT.0.pins:0,1,2,3,4,5
PORT.0.0.bond:True
PORT.0.0.cell:GPIO_ENH
PORT.0.0.modes:AMUXA,AMUXB,GPIO,LIN_0_LIN_TX_1,SCB_10_I2C_SDA,SCB_10_SPI_CLK,SCB_10_UART_RX,TCPWM_0_LINE_COMPL_20,TDM_0_TDM_RX_MCK_2,TDM_0_TDM_TX_MCK_2
PORT.0.0.physical_pin:F17
PORT.0.0.AMUXA.num:4
PORT.0.0.AMUXB.num:5
PORT.0.0.GPIO.num:0
PORT.0.0.LIN_0_LIN_TX_1.num:23
PORT.0.0.SCB_10_I2C_SDA.num:27
PORT.0.0.SCB_10_SPI_CLK.num:25
PORT.0.0.SCB_10_UART_RX.num:26
PORT.0.0.TCPWM_0_LINE_COMPL_20.num:9
PORT.0.0.TDM_0_TDM_RX_MCK_2.num:17
PORT.0.0.TDM_0_TDM_TX_MCK_2.num:16
PORT.0.1.bond:True
PORT.0.1.cell:GPIO_ENH
PORT.0.1.modes:AMUXA,AMUXB,GPIO,LIN_0_LIN_RX_1,SCB_10_I2C_SCL,SCB_10_SPI_MOSI,SCB_10_UART_TX,TCPWM_0_LINE_20,TCPWM_0_TR_ONE_CNT_IN_20,TDM_0_TDM_RX_SCK_2,TDM_0_TDM_TX_SCK_2
PORT.0.1.physical_pin:E18
PORT.0.1.AMUXA.num:4
PORT.0.1.AMUXB.num:5
PORT.0.1.GPIO.num:0
PORT.0.1.LIN_0_LIN_RX_1.num:23
PORT.0.1.SCB_10_I2C_SCL.num:27
PORT.0.1.SCB_10_SPI_MOSI.num:25
PORT.0.1.SCB_10_UART_TX.num:26
PORT.0.1.TCPWM_0_LINE_20.num:8
PORT.0.1.TCPWM_0_TR_ONE_CNT_IN_20.num:10
PORT.0.1.TDM_0_TDM_RX_SCK_2.num:17
PORT.0.1.TDM_0_TDM_TX_SCK_2.num:16
PORT.0.2.bond:True
PORT.0.2.cell:GPIO_ENH
PORT.0.2.modes:AMUXA,AMUXB,CXPI_0_CXPI_TX_1,GPIO,SCB_0_I2C_SDA,SCB_10_SPI_MISO,SCB_10_UART_RTS,TCPWM_0_LINE_COMPL_21,TDM_0_TDM_RX_FSYNC_2,TDM_0_TDM_TX_FSYNC_2
PORT.0.2.physical_pin:E17
PORT.0.2.AMUXA.num:4
PORT.0.2.AMUXB.num:5
PORT.0.2.CXPI_0_CXPI_TX_1.num:24
PORT.0.2.GPIO.num:0
PORT.0.2.SCB_0_I2C_SDA.num:30
PORT.0.2.SCB_10_SPI_MISO.num:25
PORT.0.2.SCB_10_UART_RTS.num:26
PORT.0.2.TCPWM_0_LINE_COMPL_21.num:9
PORT.0.2.TDM_0_TDM_RX_FSYNC_2.num:17
PORT.0.2.TDM_0_TDM_TX_FSYNC_2.num:16
PORT.0.3.bond:True
PORT.0.3.cell:GPIO_ENH
PORT.0.3.modes:AMUXA,AMUXB,CXPI_0_CXPI_RX_1,GPIO,SCB_0_I2C_SCL,SCB_10_SPI_SELECT0,SCB_10_UART_CTS,TCPWM_0_LINE_21,TCPWM_0_TR_ONE_CNT_IN_21,TDM_0_TDM_RX_SD_2,TDM_0_TDM_TX_SD_2
PORT.0.3.physical_pin:B20
PORT.0.3.AMUXA.num:4
PORT.0.3.AMUXB.num:5
PORT.0.3.CXPI_0_CXPI_RX_1.num:24
PORT.0.3.GPIO.num:0
PORT.0.3.SCB_0_I2C_SCL.num:30
PORT.0.3.SCB_10_SPI_SELECT0.num:25
PORT.0.3.SCB_10_UART_CTS.num:26
PORT.0.3.TCPWM_0_LINE_21.num:8
PORT.0.3.TCPWM_0_TR_ONE_CNT_IN_21.num:10
PORT.0.3.TDM_0_TDM_RX_SD_2.num:17
PORT.0.3.TDM_0_TDM_TX_SD_2.num:16
PORT.0.4.bond:True
PORT.0.4.cell:GPIO_ENH
PORT.0.4.modes:AMUXA,AMUXB,GPIO,SCB_11_I2C_SDA,SCB_11_SPI_CLK,SCB_11_UART_RX,TCPWM_0_LINE_COMPL_22
PORT.0.4.physical_pin:B19
PORT.0.4.AMUXA.num:4
PORT.0.4.AMUXB.num:5
PORT.0.4.GPIO.num:0
PORT.0.4.SCB_11_I2C_SDA.num:27
PORT.0.4.SCB_11_SPI_CLK.num:25
PORT.0.4.SCB_11_UART_RX.num:26
PORT.0.4.TCPWM_0_LINE_COMPL_22.num:9
PORT.0.5.bond:True
PORT.0.5.cell:GPIO_ENH
PORT.0.5.modes:AMUXA,AMUXB,GPIO,SCB_11_I2C_SCL,SCB_11_SPI_MOSI,SCB_11_UART_TX,TCPWM_0_LINE_22,TCPWM_0_TR_ONE_CNT_IN_22
PORT.0.5.physical_pin:A19
PORT.0.5.AMUXA.num:4
PORT.0.5.AMUXB.num:5
PORT.0.5.GPIO.num:0
PORT.0.5.SCB_11_I2C_SCL.num:27
PORT.0.5.SCB_11_SPI_MOSI.num:25
PORT.0.5.SCB_11_UART_TX.num:26
PORT.0.5.TCPWM_0_LINE_22.num:8
PORT.0.5.TCPWM_0_TR_ONE_CNT_IN_22.num:10
PORT.1.pins:0,1,4,5
PORT.1.0.analog_signals:PASS.0.I_TEMP_KELVIN,SRSS.ECO_IN
PORT.1.0.bond:True
PORT.1.0.cell:GPIO_STD
PORT.1.0.dft_signals:DDFT_IN_1,EXT_CLK
PORT.1.0.modes:AMUXA,AMUXB,GPIO,SRSS_DDFT_PIN_IN_1,SRSS_EXT_CLK
PORT.1.0.physical_pin:H19
PORT.1.0.AMUXA.num:4
PORT.1.0.AMUXB.num:5
PORT.1.0.GPIO.num:0
PORT.1.0.SRSS_DDFT_PIN_IN_1.num:31
PORT.1.0.SRSS_EXT_CLK.num:22
PORT.1.1.analog_signals:SRSS.ECO_OUT,SRSS.VEXT_REF_REG
PORT.1.1.bond:True
PORT.1.1.cell:GPIO_STD
PORT.1.1.modes:AMUXA,AMUXB,GPIO
PORT.1.1.physical_pin:H20
PORT.1.1.AMUXA.num:4
PORT.1.1.AMUXB.num:5
PORT.1.1.GPIO.num:0
PORT.1.4.analog_signals:SRSS.LPECO_IN,SRSS.WCO_IN
PORT.1.4.bond:True
PORT.1.4.cell:GPIO_STD
PORT.1.4.modes:AMUXA,AMUXB,GPIO
PORT.1.4.physical_pin:G19
PORT.1.4.AMUXA.num:4
PORT.1.4.AMUXB.num:5
PORT.1.4.GPIO.num:0
PORT.1.5.analog_signals:SRSS.LPECO_OUT,SRSS.WCO_OUT
PORT.1.5.bond:True
PORT.1.5.cell:GPIO_STD
PORT.1.5.modes:AMUXA,AMUXB,GPIO
PORT.1.5.physical_pin:F20
PORT.1.5.AMUXA.num:4
PORT.1.5.AMUXB.num:5
PORT.1.5.GPIO.num:0
PORT.2.pins:0,1,2,3,4,5,6
PORT.2.0.bond:False
PORT.2.0.cell:GPIO_STD
PORT.2.0.modes:AMUXA,AMUXB,GPIO,SCB_11_SPI_SELECT1,TCPWM_0_LINE_COMPL_23
PORT.2.0.AMUXA.num:4
PORT.2.0.AMUXB.num:5
PORT.2.0.GPIO.num:0
PORT.2.0.SCB_11_SPI_SELECT1.num:25
PORT.2.0.TCPWM_0_LINE_COMPL_23.num:9
PORT.2.1.bond:False
PORT.2.1.cell:GPIO_STD
PORT.2.1.modes:AMUXA,AMUXB,GPIO,SCB_11_SPI_MISO,SCB_11_UART_RTS,TCPWM_0_LINE_23,TCPWM_0_TR_ONE_CNT_IN_23
PORT.2.1.AMUXA.num:4
PORT.2.1.AMUXB.num:5
PORT.2.1.GPIO.num:0
PORT.2.1.SCB_11_SPI_MISO.num:25
PORT.2.1.SCB_11_UART_RTS.num:26
PORT.2.1.TCPWM_0_LINE_23.num:8
PORT.2.1.TCPWM_0_TR_ONE_CNT_IN_23.num:10
PORT.2.2.bond:False
PORT.2.2.cell:GPIO_STD
PORT.2.2.modes:AMUXA,AMUXB,GPIO,SCB_11_SPI_SELECT0,SCB_11_UART_CTS,TCPWM_0_LINE_COMPL_24
PORT.2.2.AMUXA.num:4
PORT.2.2.AMUXB.num:5
PORT.2.2.GPIO.num:0
PORT.2.2.SCB_11_SPI_SELECT0.num:25
PORT.2.2.SCB_11_UART_CTS.num:26
PORT.2.2.TCPWM_0_LINE_COMPL_24.num:9
PORT.2.3.bond:True
PORT.2.3.cell:GPIO_STD
PORT.2.3.modes:AMUXA,AMUXB,CANFD_1_TTCAN_TX_0,CPUSS_CAL_SUP_NZ,CXPI_0_CXPI_EN_0,GPIO,LIN_0_LIN_EN_0,SRSS_CAL_WAVE,TCPWM_0_LINE_24,TCPWM_0_TR_ONE_CNT_IN_24
PORT.2.3.physical_pin:D18
PORT.2.3.AMUXA.num:4
PORT.2.3.AMUXB.num:5
PORT.2.3.CANFD_1_TTCAN_TX_0.num:25
PORT.2.3.CPUSS_CAL_SUP_NZ.num:27
PORT.2.3.CXPI_0_CXPI_EN_0.num:21
PORT.2.3.GPIO.num:0
PORT.2.3.LIN_0_LIN_EN_0.num:23
PORT.2.3.SRSS_CAL_WAVE.num:29
PORT.2.3.TCPWM_0_LINE_24.num:8
PORT.2.3.TCPWM_0_TR_ONE_CNT_IN_24.num:10
PORT.2.4.bond:True
PORT.2.4.cell:GPIO_STD
PORT.2.4.dft_signals:SWJ_TRSTN
PORT.2.4.modes:AMUXA,AMUXB,CANFD_1_TTCAN_RX_0,CPUSS_SWJ_TRSTN,CXPI_0_CXPI_RX_0,GPIO,LIN_0_LIN_RX_0,TCPWM_0_LINE_COMPL_25
PORT.2.4.physical_pin:C18
PORT.2.4.AMUXA.num:4
PORT.2.4.AMUXB.num:5
PORT.2.4.CANFD_1_TTCAN_RX_0.num:25
PORT.2.4.CPUSS_SWJ_TRSTN.num:29
PORT.2.4.CXPI_0_CXPI_RX_0.num:21
PORT.2.4.GPIO.num:0
PORT.2.4.LIN_0_LIN_RX_0.num:23
PORT.2.4.TCPWM_0_LINE_COMPL_25.num:9
PORT.2.5.analog_signals:SRSS.ADFT_PIN.0
PORT.2.5.bond:True
PORT.2.5.cell:GPIO_STD
PORT.2.5.dft_signals:ADFT_0,DDFT_IN_0,REF_CLK,SRSS_DDFT_PIN_0
PORT.2.5.modes:AMUXA,AMUXB,DAC_0_DAC_MCK,GPIO,PERI_TR_IO_INPUT_0,SRSS_CAL_WAVE,SRSS_DDFT_PIN_IN_0
PORT.2.5.physical_pin:C20
PORT.2.5.AMUXA.num:4
PORT.2.5.AMUXB.num:5
PORT.2.5.DAC_0_DAC_MCK.num:24
PORT.2.5.GPIO.num:0
PORT.2.5.PERI_TR_IO_INPUT_0.num:27
PORT.2.5.SRSS_CAL_WAVE.num:29
PORT.2.5.SRSS_DDFT_PIN_IN_0.num:31
PORT.2.6.analog_signals:PASS.0.VB_TEMP_KELVIN,SRSS.ADFT_PIN.1
PORT.2.6.bond:True
PORT.2.6.cell:GPIO_STD
PORT.2.6.dft_signals:ADFT_1,DDFT_IN_1,SRSS_DDFT_PIN_1,SWJ_SWO_TDO
PORT.2.6.modes:AMUXA,AMUXB,CPUSS_SWJ_SWO_TDO,GPIO,SRSS_DDFT_PIN_IN_1
PORT.2.6.physical_pin:C19
PORT.2.6.AMUXA.num:4
PORT.2.6.AMUXB.num:5
PORT.2.6.CPUSS_SWJ_SWO_TDO.num:29
PORT.2.6.GPIO.num:0
PORT.2.6.SRSS_DDFT_PIN_IN_1.num:31
PORT.3.pins:0,1,2,3,4
PORT.3.0.bond:True
PORT.3.0.cell:GPIO_STD
PORT.3.0.dft_signals:SWJ_SWCLK_TCLK
PORT.3.0.modes:AMUXA,AMUXB,CANFD_0_TTCAN_TX_0,CPUSS_SWJ_SWCLK_TCLK,CXPI_0_CXPI_TX_0,GPIO,LIN_0_LIN_TX_0,TCPWM_0_LINE_25,TCPWM_0_TR_ONE_CNT_IN_25
PORT.3.0.physical_pin:B18
PORT.3.0.AMUXA.num:4
PORT.3.0.AMUXB.num:5
PORT.3.0.CANFD_0_TTCAN_TX_0.num:25
PORT.3.0.CPUSS_SWJ_SWCLK_TCLK.num:29
PORT.3.0.CXPI_0_CXPI_TX_0.num:21
PORT.3.0.GPIO.num:0
PORT.3.0.LIN_0_LIN_TX_0.num:23
PORT.3.0.TCPWM_0_LINE_25.num:8
PORT.3.0.TCPWM_0_TR_ONE_CNT_IN_25.num:10
PORT.3.1.analog_signals:SRSS.ADFT_POR_PAD_HV
PORT.3.1.bond:True
PORT.3.1.cell:GPIO_STD
PORT.3.1.modes:AMUXA,AMUXB,CANFD_0_TTCAN_RX_0,GPIO,TCPWM_0_LINE_COMPL_26
PORT.3.1.physical_pin:A18
PORT.3.1.AMUXA.num:4
PORT.3.1.AMUXB.num:5
PORT.3.1.CANFD_0_TTCAN_RX_0.num:25
PORT.3.1.GPIO.num:0
PORT.3.1.TCPWM_0_LINE_COMPL_26.num:9
PORT.3.2.bond:True
PORT.3.2.cell:GPIO_STD
PORT.3.2.dft_signals:SWJ_SWDIO_TMS
PORT.3.2.modes:AMUXA,AMUXB,CANFD_0_TTCAN_TX_1,CPUSS_SWJ_SWDIO_TMS,GPIO,TCPWM_0_LINE_26,TCPWM_0_TR_ONE_CNT_IN_26
PORT.3.2.physical_pin:D17
PORT.3.2.AMUXA.num:4
PORT.3.2.AMUXB.num:5
PORT.3.2.CANFD_0_TTCAN_TX_1.num:25
PORT.3.2.CPUSS_SWJ_SWDIO_TMS.num:29
PORT.3.2.GPIO.num:0
PORT.3.2.TCPWM_0_LINE_26.num:8
PORT.3.2.TCPWM_0_TR_ONE_CNT_IN_26.num:10
PORT.3.3.bond:True
PORT.3.3.cell:GPIO_STD
PORT.3.3.dft_signals:DDFT_IN_0,SWJ_SWDOE_TDI
PORT.3.3.modes:AMUXA,AMUXB,CANFD_0_TTCAN_RX_1,CPUSS_SWJ_SWDOE_TDI,GPIO,SRSS_DDFT_PIN_IN_0,SRSS_EXT_CLK,TCPWM_0_LINE_COMPL_27
PORT.3.3.physical_pin:C17
PORT.3.3.AMUXA.num:4
PORT.3.3.AMUXB.num:5
PORT.3.3.CANFD_0_TTCAN_RX_1.num:25
PORT.3.3.CPUSS_SWJ_SWDOE_TDI.num:29
PORT.3.3.GPIO.num:0
PORT.3.3.SRSS_DDFT_PIN_IN_0.num:31
PORT.3.3.SRSS_EXT_CLK.num:22
PORT.3.3.TCPWM_0_LINE_COMPL_27.num:9
PORT.3.4.bond:True
PORT.3.4.cell:GPIO_STD
PORT.3.4.modes:AMUXA,AMUXB,CPUSS_FAULT_OUT_0,CXPI_0_CXPI_EN_1,GPIO,LIN_0_LIN_EN_1,SCB_10_SPI_SELECT1,TCPWM_0_LINE_27,TCPWM_0_TR_ONE_CNT_IN_27
PORT.3.4.physical_pin:B17
PORT.3.4.AMUXA.num:4
PORT.3.4.AMUXB.num:5
PORT.3.4.CPUSS_FAULT_OUT_0.num:27
PORT.3.4.CXPI_0_CXPI_EN_1.num:24
PORT.3.4.GPIO.num:0
PORT.3.4.LIN_0_LIN_EN_1.num:23
PORT.3.4.SCB_10_SPI_SELECT1.num:25
PORT.3.4.TCPWM_0_LINE_27.num:8
PORT.3.4.TCPWM_0_TR_ONE_CNT_IN_27.num:10
PORT.4.pins:0,1,2,3,4,5,6,7
PORT.4.0.bond:True
PORT.4.0.cell:GPIO_STD
PORT.4.0.modes:AMUXA,AMUXB,CPUSS_FAULT_OUT_1,GPIO,PWM_0_PWM_LINE1_P_0,SG_0_SG_AMPL_0,TCPWM_0_LINE_COMPL_28
PORT.4.0.physical_pin:A17
PORT.4.0.AMUXA.num:4
PORT.4.0.AMUXB.num:5
PORT.4.0.CPUSS_FAULT_OUT_1.num:27
PORT.4.0.GPIO.num:0
PORT.4.0.PWM_0_PWM_LINE1_P_0.num:24
PORT.4.0.SG_0_SG_AMPL_0.num:22
PORT.4.0.TCPWM_0_LINE_COMPL_28.num:9
PORT.4.1.bond:True
PORT.4.1.cell:GPIO_STD
PORT.4.1.modes:AMUXA,AMUXB,CPUSS_FAULT_OUT_2,GPIO,PWM_0_PWM_LINE1_N_0,SG_0_SG_TONE_0,TCPWM_0_LINE_28,TCPWM_0_TR_ONE_CNT_IN_28
PORT.4.1.physical_pin:D16
PORT.4.1.AMUXA.num:4
PORT.4.1.AMUXB.num:5
PORT.4.1.CPUSS_FAULT_OUT_2.num:27
PORT.4.1.GPIO.num:0
PORT.4.1.PWM_0_PWM_LINE1_N_0.num:24
PORT.4.1.SG_0_SG_TONE_0.num:22
PORT.4.1.TCPWM_0_LINE_28.num:8
PORT.4.1.TCPWM_0_TR_ONE_CNT_IN_28.num:10
PORT.4.2.bond:True
PORT.4.2.cell:GPIO_STD
PORT.4.2.modes:AMUXA,AMUXB,CPUSS_FAULT_OUT_3,GPIO,PWM_0_PWM_LINE2_P_0,SG_0_SG_AMPL_1,TCPWM_0_LINE_COMPL_29
PORT.4.2.physical_pin:C16
PORT.4.2.AMUXA.num:4
PORT.4.2.AMUXB.num:5
PORT.4.2.CPUSS_FAULT_OUT_3.num:27
PORT.4.2.GPIO.num:0
PORT.4.2.PWM_0_PWM_LINE2_P_0.num:24
PORT.4.2.SG_0_SG_AMPL_1.num:22
PORT.4.2.TCPWM_0_LINE_COMPL_29.num:9
PORT.4.3.bond:True
PORT.4.3.cell:GPIO_STD
PORT.4.3.modes:AMUXA,AMUXB,GPIO,PWM_0_PWM_LINE2_N_0,SG_0_SG_TONE_1,TCPWM_0_LINE_29,TCPWM_0_TR_ONE_CNT_IN_29
PORT.4.3.physical_pin:B16
PORT.4.3.AMUXA.num:4
PORT.4.3.AMUXB.num:5
PORT.4.3.GPIO.num:0
PORT.4.3.PWM_0_PWM_LINE2_N_0.num:24
PORT.4.3.SG_0_SG_TONE_1.num:22
PORT.4.3.TCPWM_0_LINE_29.num:8
PORT.4.3.TCPWM_0_TR_ONE_CNT_IN_29.num:10
PORT.4.4.bond:True
PORT.4.4.cell:GPIO_STD
PORT.4.4.modes:AMUXA,AMUXB,CXPI_0_CXPI_EN_0,GPIO,LIN_0_LIN_EN_0,PWM_0_PWM_LINE1_P_1,SG_0_SG_AMPL_2,TCPWM_0_LINE_COMPL_30,TDM_0_TDM_RX_MCK_3,TDM_0_TDM_TX_MCK_3
PORT.4.4.physical_pin:A16
PORT.4.4.AMUXA.num:4
PORT.4.4.AMUXB.num:5
PORT.4.4.CXPI_0_CXPI_EN_0.num:21
PORT.4.4.GPIO.num:0
PORT.4.4.LIN_0_LIN_EN_0.num:23
PORT.4.4.PWM_0_PWM_LINE1_P_1.num:24
PORT.4.4.SG_0_SG_AMPL_2.num:22
PORT.4.4.TCPWM_0_LINE_COMPL_30.num:9
PORT.4.4.TDM_0_TDM_RX_MCK_3.num:17
PORT.4.4.TDM_0_TDM_TX_MCK_3.num:16
PORT.4.5.bond:True
PORT.4.5.cell:GPIO_STD
PORT.4.5.modes:AMUXA,AMUXB,CXPI_0_CXPI_RX_0,GPIO,LIN_0_LIN_RX_0,PWM_0_PWM_LINE1_N_1,SG_0_SG_TONE_2,TCPWM_0_LINE_30,TCPWM_0_TR_ONE_CNT_IN_30,TDM_0_TDM_RX_SCK_3,TDM_0_TDM_TX_SCK_3
PORT.4.5.physical_pin:D15
PORT.4.5.AMUXA.num:4
PORT.4.5.AMUXB.num:5
PORT.4.5.CXPI_0_CXPI_RX_0.num:21
PORT.4.5.GPIO.num:0
PORT.4.5.LIN_0_LIN_RX_0.num:23
PORT.4.5.PWM_0_PWM_LINE1_N_1.num:24
PORT.4.5.SG_0_SG_TONE_2.num:22
PORT.4.5.TCPWM_0_LINE_30.num:8
PORT.4.5.TCPWM_0_TR_ONE_CNT_IN_30.num:10
PORT.4.5.TDM_0_TDM_RX_SCK_3.num:17
PORT.4.5.TDM_0_TDM_TX_SCK_3.num:16
PORT.4.6.bond:True
PORT.4.6.cell:GPIO_STD
PORT.4.6.modes:AMUXA,AMUXB,CXPI_0_CXPI_TX_0,GPIO,LIN_0_LIN_TX_0,PWM_0_PWM_LINE2_P_1,SG_0_SG_AMPL_3,TCPWM_0_LINE_COMPL_31,TDM_0_TDM_RX_FSYNC_3,TDM_0_TDM_TX_FSYNC_3
PORT.4.6.physical_pin:C15
PORT.4.6.AMUXA.num:4
PORT.4.6.AMUXB.num:5
PORT.4.6.CXPI_0_CXPI_TX_0.num:21
PORT.4.6.GPIO.num:0
PORT.4.6.LIN_0_LIN_TX_0.num:23
PORT.4.6.PWM_0_PWM_LINE2_P_1.num:24
PORT.4.6.SG_0_SG_AMPL_3.num:22
PORT.4.6.TCPWM_0_LINE_COMPL_31.num:9
PORT.4.6.TDM_0_TDM_RX_FSYNC_3.num:17
PORT.4.6.TDM_0_TDM_TX_FSYNC_3.num:16
PORT.4.7.bond:True
PORT.4.7.cell:GPIO_STD
PORT.4.7.modes:AMUXA,AMUXB,GPIO,PWM_0_PWM_LINE2_N_1,SG_0_SG_TONE_3,TCPWM_0_LINE_31,TCPWM_0_TR_ONE_CNT_IN_31,TDM_0_TDM_RX_SD_3,TDM_0_TDM_TX_SD_3
PORT.4.7.physical_pin:B15
PORT.4.7.AMUXA.num:4
PORT.4.7.AMUXB.num:5
PORT.4.7.GPIO.num:0
PORT.4.7.PWM_0_PWM_LINE2_N_1.num:24
PORT.4.7.SG_0_SG_TONE_3.num:22
PORT.4.7.TCPWM_0_LINE_31.num:8
PORT.4.7.TCPWM_0_TR_ONE_CNT_IN_31.num:10
PORT.4.7.TDM_0_TDM_RX_SD_3.num:17
PORT.4.7.TDM_0_TDM_TX_SD_3.num:16
PORT.5.pins:0,1,2,3,4,5,6,7
PORT.5.0.bond:True
PORT.5.0.cell:GPIO_STD
PORT.5.0.modes:AMUXA,AMUXB,CANFD_0_TTCAN_TX_0,GPIO,TCPWM_0_LINE_524,TCPWM_0_LINE_COMPL_529,TCPWM_0_TR_ONE_CNT_IN_528,TDM_0_TDM_RX_MCK_2,TDM_0_TDM_TX_MCK_2,VIDEOSS_0_TTL_DSP0_DATA_A0_3
PORT.5.0.physical_pin:A15
PORT.5.0.AMUXA.num:4
PORT.5.0.AMUXB.num:5
PORT.5.0.CANFD_0_TTCAN_TX_0.num:25
PORT.5.0.GPIO.num:0
PORT.5.0.TCPWM_0_LINE_524.num:8
PORT.5.0.TCPWM_0_LINE_COMPL_529.num:9
PORT.5.0.TCPWM_0_TR_ONE_CNT_IN_528.num:10
PORT.5.0.TDM_0_TDM_RX_MCK_2.num:17
PORT.5.0.TDM_0_TDM_TX_MCK_2.num:16
PORT.5.0.VIDEOSS_0_TTL_DSP0_DATA_A0_3.num:24
PORT.5.1.bond:True
PORT.5.1.cell:GPIO_STD
PORT.5.1.modes:AMUXA,AMUXB,CANFD_0_TTCAN_RX_0,GPIO,TCPWM_0_LINE_525,TCPWM_0_LINE_COMPL_524,TCPWM_0_TR_ONE_CNT_IN_529,TDM_0_TDM_RX_SCK_2,TDM_0_TDM_TX_SCK_2,VIDEOSS_0_TTL_DSP0_DATA_A1_3
PORT.5.1.physical_pin:D14
PORT.5.1.AMUXA.num:4
PORT.5.1.AMUXB.num:5
PORT.5.1.CANFD_0_TTCAN_RX_0.num:25
PORT.5.1.GPIO.num:0
PORT.5.1.TCPWM_0_LINE_525.num:8
PORT.5.1.TCPWM_0_LINE_COMPL_524.num:9
PORT.5.1.TCPWM_0_TR_ONE_CNT_IN_529.num:10
PORT.5.1.TDM_0_TDM_RX_SCK_2.num:17
PORT.5.1.TDM_0_TDM_TX_SCK_2.num:16
PORT.5.1.VIDEOSS_0_TTL_DSP0_DATA_A1_3.num:24
PORT.5.2.bond:True
PORT.5.2.cell:GPIO_STD
PORT.5.2.modes:AMUXA,AMUXB,CANFD_0_TTCAN_TX_1,GPIO,SG_0_SG_AMPL_0,TCPWM_0_LINE_526,TCPWM_0_LINE_COMPL_525,TCPWM_0_TR_ONE_CNT_IN_524,TDM_0_TDM_RX_FSYNC_2,TDM_0_TDM_TX_FSYNC_2,VIDEOSS_0_TTL_DSP0_DATA_A0_4
PORT.5.2.physical_pin:C14
PORT.5.2.AMUXA.num:4
PORT.5.2.AMUXB.num:5
PORT.5.2.CANFD_0_TTCAN_TX_1.num:25
PORT.5.2.GPIO.num:0
PORT.5.2.SG_0_SG_AMPL_0.num:22
PORT.5.2.TCPWM_0_LINE_526.num:8
PORT.5.2.TCPWM_0_LINE_COMPL_525.num:9
PORT.5.2.TCPWM_0_TR_ONE_CNT_IN_524.num:10
PORT.5.2.TDM_0_TDM_RX_FSYNC_2.num:17
PORT.5.2.TDM_0_TDM_TX_FSYNC_2.num:16
PORT.5.2.VIDEOSS_0_TTL_DSP0_DATA_A0_4.num:24
PORT.5.3.bond:True
PORT.5.3.cell:GPIO_STD
PORT.5.3.modes:AMUXA,AMUXB,CANFD_0_TTCAN_RX_1,GPIO,SG_0_SG_TONE_0,TCPWM_0_LINE_527,TCPWM_0_LINE_COMPL_526,TCPWM_0_TR_ONE_CNT_IN_525,TDM_0_TDM_RX_SD_2,TDM_0_TDM_TX_SD_2,VIDEOSS_0_TTL_DSP0_DATA_A1_4
PORT.5.3.physical_pin:B14
PORT.5.3.AMUXA.num:4
PORT.5.3.AMUXB.num:5
PORT.5.3.CANFD_0_TTCAN_RX_1.num:25
PORT.5.3.GPIO.num:0
PORT.5.3.SG_0_SG_TONE_0.num:22
PORT.5.3.TCPWM_0_LINE_527.num:8
PORT.5.3.TCPWM_0_LINE_COMPL_526.num:9
PORT.5.3.TCPWM_0_TR_ONE_CNT_IN_525.num:10
PORT.5.3.TDM_0_TDM_RX_SD_2.num:17
PORT.5.3.TDM_0_TDM_TX_SD_2.num:16
PORT.5.3.VIDEOSS_0_TTL_DSP0_DATA_A1_4.num:24
PORT.5.4.bond:True
PORT.5.4.cell:GPIO_STD
PORT.5.4.modes:AMUXA,AMUXB,CANFD_1_TTCAN_TX_1,GPIO,TCPWM_0_LINE_528,TCPWM_0_LINE_COMPL_527,TCPWM_0_TR_ONE_CNT_IN_526,VIDEOSS_0_TTL_DSP0_DATA_A0_5
PORT.5.4.physical_pin:A14
PORT.5.4.AMUXA.num:4
PORT.5.4.AMUXB.num:5
PORT.5.4.CANFD_1_TTCAN_TX_1.num:25
PORT.5.4.GPIO.num:0
PORT.5.4.TCPWM_0_LINE_528.num:8
PORT.5.4.TCPWM_0_LINE_COMPL_527.num:9
PORT.5.4.TCPWM_0_TR_ONE_CNT_IN_526.num:10
PORT.5.4.VIDEOSS_0_TTL_DSP0_DATA_A0_5.num:24
PORT.5.5.bond:True
PORT.5.5.cell:GPIO_STD
PORT.5.5.modes:AMUXA,AMUXB,CANFD_1_TTCAN_RX_1,GPIO,TCPWM_0_LINE_529,TCPWM_0_LINE_COMPL_528,TCPWM_0_TR_ONE_CNT_IN_527,VIDEOSS_0_TTL_DSP0_DATA_A1_5
PORT.5.5.physical_pin:C13
PORT.5.5.AMUXA.num:4
PORT.5.5.AMUXB.num:5
PORT.5.5.CANFD_1_TTCAN_RX_1.num:25
PORT.5.5.GPIO.num:0
PORT.5.5.TCPWM_0_LINE_529.num:8
PORT.5.5.TCPWM_0_LINE_COMPL_528.num:9
PORT.5.5.TCPWM_0_TR_ONE_CNT_IN_527.num:10
PORT.5.5.VIDEOSS_0_TTL_DSP0_DATA_A1_5.num:24
PORT.5.6.analog_signals:PASS.0.SARMUX_PADS.0
PORT.5.6.bond:True
PORT.5.6.cell:GPIO_STD
PORT.5.6.modes:AMUXA,AMUXB,GPIO,SCB_8_I2C_SDA,SCB_8_SPI_CLK,SCB_8_UART_RX,TCPWM_0_LINE_20,TCPWM_0_LINE_COMPL_29,TCPWM_0_TR_ONE_CNT_IN_28,TDM_0_TDM_RX_MCK_3,TDM_0_TDM_TX_MCK_3,VIDEOSS_0_TTL_DSP0_DATA_A0_6
PORT.5.6.physical_pin:B13
PORT.5.6.AMUXA.num:4
PORT.5.6.AMUXB.num:5
PORT.5.6.GPIO.num:0
PORT.5.6.SCB_8_I2C_SDA.num:27
PORT.5.6.SCB_8_SPI_CLK.num:25
PORT.5.6.SCB_8_UART_RX.num:26
PORT.5.6.TCPWM_0_LINE_20.num:8
PORT.5.6.TCPWM_0_LINE_COMPL_29.num:9
PORT.5.6.TCPWM_0_TR_ONE_CNT_IN_28.num:10
PORT.5.6.TDM_0_TDM_RX_MCK_3.num:17
PORT.5.6.TDM_0_TDM_TX_MCK_3.num:16
PORT.5.6.VIDEOSS_0_TTL_DSP0_DATA_A0_6.num:24
PORT.5.7.analog_signals:PASS.0.SARMUX_PADS.1
PORT.5.7.bond:True
PORT.5.7.cell:GPIO_STD
PORT.5.7.modes:AMUXA,AMUXB,GPIO,SCB_8_I2C_SCL,SCB_8_SPI_MOSI,SCB_8_UART_TX,TCPWM_0_LINE_21,TCPWM_0_LINE_COMPL_20,TCPWM_0_TR_ONE_CNT_IN_29,TDM_0_TDM_RX_SCK_3,TDM_0_TDM_TX_SCK_3,VIDEOSS_0_TTL_DSP0_DATA_A1_6
PORT.5.7.physical_pin:A13
PORT.5.7.AMUXA.num:4
PORT.5.7.AMUXB.num:5
PORT.5.7.GPIO.num:0
PORT.5.7.SCB_8_I2C_SCL.num:27
PORT.5.7.SCB_8_SPI_MOSI.num:25
PORT.5.7.SCB_8_UART_TX.num:26
PORT.5.7.TCPWM_0_LINE_21.num:8
PORT.5.7.TCPWM_0_LINE_COMPL_20.num:9
PORT.5.7.TCPWM_0_TR_ONE_CNT_IN_29.num:10
PORT.5.7.TDM_0_TDM_RX_SCK_3.num:17
PORT.5.7.TDM_0_TDM_TX_SCK_3.num:16
PORT.5.7.VIDEOSS_0_TTL_DSP0_DATA_A1_6.num:24
PORT.6.pins:0,1,2,3,4,5,6,7
PORT.6.0.analog_signals:PASS.0.SARMUX_PADS.2
PORT.6.0.bond:True
PORT.6.0.cell:GPIO_STD
PORT.6.0.modes:AMUXA,AMUXB,GPIO,SCB_8_SPI_MISO,SCB_8_UART_RTS,TCPWM_0_LINE_22,TCPWM_0_LINE_COMPL_21,TCPWM_0_TR_ONE_CNT_IN_20,TDM_0_TDM_RX_FSYNC_3,TDM_0_TDM_TX_FSYNC_3,VIDEOSS_0_TTL_DSP0_DATA_A0_7
PORT.6.0.physical_pin:C12
PORT.6.0.AMUXA.num:4
PORT.6.0.AMUXB.num:5
PORT.6.0.GPIO.num:0
PORT.6.0.SCB_8_SPI_MISO.num:25
PORT.6.0.SCB_8_UART_RTS.num:26
PORT.6.0.TCPWM_0_LINE_22.num:8
PORT.6.0.TCPWM_0_LINE_COMPL_21.num:9
PORT.6.0.TCPWM_0_TR_ONE_CNT_IN_20.num:10
PORT.6.0.TDM_0_TDM_RX_FSYNC_3.num:17
PORT.6.0.TDM_0_TDM_TX_FSYNC_3.num:16
PORT.6.0.VIDEOSS_0_TTL_DSP0_DATA_A0_7.num:24
PORT.6.1.analog_signals:PASS.0.SARMUX_PADS.3
PORT.6.1.bond:True
PORT.6.1.cell:GPIO_STD
PORT.6.1.modes:AMUXA,AMUXB,GPIO,SCB_8_SPI_SELECT0,SCB_8_UART_CTS,TCPWM_0_LINE_23,TCPWM_0_LINE_COMPL_22,TCPWM_0_TR_ONE_CNT_IN_21,TDM_0_TDM_RX_SD_3,TDM_0_TDM_TX_SD_3,VIDEOSS_0_TTL_DSP0_DATA_A1_7
PORT.6.1.physical_pin:B12
PORT.6.1.AMUXA.num:4
PORT.6.1.AMUXB.num:5
PORT.6.1.GPIO.num:0
PORT.6.1.SCB_8_SPI_SELECT0.num:25
PORT.6.1.SCB_8_UART_CTS.num:26
PORT.6.1.TCPWM_0_LINE_23.num:8
PORT.6.1.TCPWM_0_LINE_COMPL_22.num:9
PORT.6.1.TCPWM_0_TR_ONE_CNT_IN_21.num:10
PORT.6.1.TDM_0_TDM_RX_SD_3.num:17
PORT.6.1.TDM_0_TDM_TX_SD_3.num:16
PORT.6.1.VIDEOSS_0_TTL_DSP0_DATA_A1_7.num:24
PORT.6.2.analog_signals:PASS.0.SARMUX_PADS.4
PORT.6.2.bond:True
PORT.6.2.cell:GPIO_STD
PORT.6.2.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_0,SCB_8_SPI_SELECT1,TCPWM_0_LINE_24,TCPWM_0_LINE_COMPL_23,TCPWM_0_TR_ONE_CNT_IN_22,VIDEOSS_0_TTL_DSP0_DATA_A0_8
PORT.6.2.physical_pin:A12
PORT.6.2.AMUXA.num:4
PORT.6.2.AMUXB.num:5
PORT.6.2.GPIO.num:0
PORT.6.2.PERI_TR_IO_INPUT_0.num:27
PORT.6.2.SCB_8_SPI_SELECT1.num:25
PORT.6.2.TCPWM_0_LINE_24.num:8
PORT.6.2.TCPWM_0_LINE_COMPL_23.num:9
PORT.6.2.TCPWM_0_TR_ONE_CNT_IN_22.num:10
PORT.6.2.VIDEOSS_0_TTL_DSP0_DATA_A0_8.num:24
PORT.6.3.analog_signals:PASS.0.SARMUX_PADS.5
PORT.6.3.bond:True
PORT.6.3.cell:GPIO_STD
PORT.6.3.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_29,TCPWM_0_LINE_25,TCPWM_0_LINE_COMPL_24,TCPWM_0_TR_ONE_CNT_IN_23,VIDEOSS_0_TTL_DSP0_DATA_A1_8
PORT.6.3.physical_pin:A11
PORT.6.3.AMUXA.num:4
PORT.6.3.AMUXB.num:5
PORT.6.3.GPIO.num:0
PORT.6.3.PERI_TR_IO_INPUT_29.num:27
PORT.6.3.TCPWM_0_LINE_25.num:8
PORT.6.3.TCPWM_0_LINE_COMPL_24.num:9
PORT.6.3.TCPWM_0_TR_ONE_CNT_IN_23.num:10
PORT.6.3.VIDEOSS_0_TTL_DSP0_DATA_A1_8.num:24
PORT.6.4.analog_signals:PASS.0.SARMUX_PADS.6
PORT.6.4.bond:True
PORT.6.4.cell:GPIO_STD
PORT.6.4.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_30,TCPWM_0_LINE_26,TCPWM_0_LINE_COMPL_25,TCPWM_0_TR_ONE_CNT_IN_24,VIDEOSS_0_TTL_DSP0_DATA_A0_9
PORT.6.4.physical_pin:B11
PORT.6.4.AMUXA.num:4
PORT.6.4.AMUXB.num:5
PORT.6.4.GPIO.num:0
PORT.6.4.PERI_TR_IO_INPUT_30.num:27
PORT.6.4.TCPWM_0_LINE_26.num:8
PORT.6.4.TCPWM_0_LINE_COMPL_25.num:9
PORT.6.4.TCPWM_0_TR_ONE_CNT_IN_24.num:10
PORT.6.4.VIDEOSS_0_TTL_DSP0_DATA_A0_9.num:24
PORT.6.5.analog_signals:PASS.0.SARMUX_PADS.7
PORT.6.5.bond:True
PORT.6.5.cell:GPIO_STD
PORT.6.5.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_31,TCPWM_0_LINE_27,TCPWM_0_LINE_COMPL_26,TCPWM_0_TR_ONE_CNT_IN_25,VIDEOSS_0_TTL_DSP0_DATA_A1_9
PORT.6.5.physical_pin:C11
PORT.6.5.AMUXA.num:4
PORT.6.5.AMUXB.num:5
PORT.6.5.GPIO.num:0
PORT.6.5.PERI_TR_IO_INPUT_31.num:27
PORT.6.5.TCPWM_0_LINE_27.num:8
PORT.6.5.TCPWM_0_LINE_COMPL_26.num:9
PORT.6.5.TCPWM_0_TR_ONE_CNT_IN_25.num:10
PORT.6.5.VIDEOSS_0_TTL_DSP0_DATA_A1_9.num:24
PORT.6.6.analog_signals:PASS.0.SARMUX_PADS.8
PORT.6.6.bond:True
PORT.6.6.cell:GPIO_STD
PORT.6.6.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_32,TCPWM_0_LINE_28,TCPWM_0_LINE_COMPL_27,TCPWM_0_TR_ONE_CNT_IN_26,VIDEOSS_0_TTL_DSP0_DATA_A0_10
PORT.6.6.physical_pin:D11
PORT.6.6.AMUXA.num:4
PORT.6.6.AMUXB.num:5
PORT.6.6.GPIO.num:0
PORT.6.6.PERI_TR_IO_INPUT_32.num:27
PORT.6.6.TCPWM_0_LINE_28.num:8
PORT.6.6.TCPWM_0_LINE_COMPL_27.num:9
PORT.6.6.TCPWM_0_TR_ONE_CNT_IN_26.num:10
PORT.6.6.VIDEOSS_0_TTL_DSP0_DATA_A0_10.num:24
PORT.6.7.analog_signals:PASS.0.SARMUX_PADS.9
PORT.6.7.bond:True
PORT.6.7.cell:GPIO_STD
PORT.6.7.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_33,TCPWM_0_LINE_29,TCPWM_0_LINE_COMPL_28,TCPWM_0_TR_ONE_CNT_IN_27,VIDEOSS_0_TTL_DSP0_DATA_A1_10
PORT.6.7.physical_pin:A10
PORT.6.7.AMUXA.num:4
PORT.6.7.AMUXB.num:5
PORT.6.7.GPIO.num:0
PORT.6.7.PERI_TR_IO_INPUT_33.num:27
PORT.6.7.TCPWM_0_LINE_29.num:8
PORT.6.7.TCPWM_0_LINE_COMPL_28.num:9
PORT.6.7.TCPWM_0_TR_ONE_CNT_IN_27.num:10
PORT.6.7.VIDEOSS_0_TTL_DSP0_DATA_A1_10.num:24
PORT.7.pins:0,1,2,3,4,5,6,7
PORT.7.0.analog_signals:PASS.0.SARMUX_PADS.10
PORT.7.0.bond:True
PORT.7.0.cell:GPIO_STD
PORT.7.0.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_10,TCPWM_0_LINE_20,TCPWM_0_LINE_COMPL_33,TCPWM_0_TR_ONE_CNT_IN_32,VIDEOSS_0_TTL_DSP0_DATA_A0_11
PORT.7.0.physical_pin:B10
PORT.7.0.AMUXA.num:4
PORT.7.0.AMUXB.num:5
PORT.7.0.GPIO.num:0
PORT.7.0.PERI_TR_IO_INPUT_10.num:27
PORT.7.0.TCPWM_0_LINE_20.num:8
PORT.7.0.TCPWM_0_LINE_COMPL_33.num:9
PORT.7.0.TCPWM_0_TR_ONE_CNT_IN_32.num:10
PORT.7.0.VIDEOSS_0_TTL_DSP0_DATA_A0_11.num:24
PORT.7.1.analog_signals:PASS.0.SARMUX_PADS.11
PORT.7.1.bond:True
PORT.7.1.cell:GPIO_STD
PORT.7.1.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_11,PWM_0_PWM_LINE1_P_0,TCPWM_0_LINE_21,TCPWM_0_LINE_COMPL_20,TCPWM_0_TR_ONE_CNT_IN_33
PORT.7.1.physical_pin:C10
PORT.7.1.AMUXA.num:4
PORT.7.1.AMUXB.num:5
PORT.7.1.GPIO.num:0
PORT.7.1.PERI_TR_IO_INPUT_11.num:27
PORT.7.1.PWM_0_PWM_LINE1_P_0.num:24
PORT.7.1.TCPWM_0_LINE_21.num:8
PORT.7.1.TCPWM_0_LINE_COMPL_20.num:9
PORT.7.1.TCPWM_0_TR_ONE_CNT_IN_33.num:10
PORT.7.2.analog_signals:PASS.0.SARMUX_PADS.12
PORT.7.2.bond:True
PORT.7.2.cell:GPIO_STD
PORT.7.2.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_12,PWM_0_PWM_LINE1_N_0,TCPWM_0_LINE_22,TCPWM_0_LINE_COMPL_21,TCPWM_0_TR_ONE_CNT_IN_20
PORT.7.2.physical_pin:D10
PORT.7.2.AMUXA.num:4
PORT.7.2.AMUXB.num:5
PORT.7.2.GPIO.num:0
PORT.7.2.PERI_TR_IO_INPUT_12.num:27
PORT.7.2.PWM_0_PWM_LINE1_N_0.num:24
PORT.7.2.TCPWM_0_LINE_22.num:8
PORT.7.2.TCPWM_0_LINE_COMPL_21.num:9
PORT.7.2.TCPWM_0_TR_ONE_CNT_IN_20.num:10
PORT.7.3.analog_signals:PASS.0.SARMUX_PADS.13
PORT.7.3.bond:True
PORT.7.3.cell:GPIO_STD
PORT.7.3.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_13,PWM_0_PWM_LINE2_P_0,TCPWM_0_LINE_23,TCPWM_0_LINE_COMPL_22,TCPWM_0_TR_ONE_CNT_IN_21
PORT.7.3.physical_pin:A9
PORT.7.3.AMUXA.num:4
PORT.7.3.AMUXB.num:5
PORT.7.3.GPIO.num:0
PORT.7.3.PERI_TR_IO_INPUT_13.num:27
PORT.7.3.PWM_0_PWM_LINE2_P_0.num:24
PORT.7.3.TCPWM_0_LINE_23.num:8
PORT.7.3.TCPWM_0_LINE_COMPL_22.num:9
PORT.7.3.TCPWM_0_TR_ONE_CNT_IN_21.num:10
PORT.7.4.analog_signals:PASS.0.SARMUX_PADS.14
PORT.7.4.bond:True
PORT.7.4.cell:GPIO_STD
PORT.7.4.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_14,PWM_0_PWM_LINE2_N_0,TCPWM_0_LINE_24,TCPWM_0_LINE_COMPL_23,TCPWM_0_TR_ONE_CNT_IN_22
PORT.7.4.physical_pin:B9
PORT.7.4.AMUXA.num:4
PORT.7.4.AMUXB.num:5
PORT.7.4.GPIO.num:0
PORT.7.4.PERI_TR_IO_INPUT_14.num:27
PORT.7.4.PWM_0_PWM_LINE2_N_0.num:24
PORT.7.4.TCPWM_0_LINE_24.num:8
PORT.7.4.TCPWM_0_LINE_COMPL_23.num:9
PORT.7.4.TCPWM_0_TR_ONE_CNT_IN_22.num:10
PORT.7.5.analog_signals:PASS.0.SARMUX_PADS.15
PORT.7.5.bond:True
PORT.7.5.cell:GPIO_STD
PORT.7.5.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_15,PWM_0_PWM_LINE1_P_1,TCPWM_0_LINE_25,TCPWM_0_LINE_COMPL_24,TCPWM_0_TR_ONE_CNT_IN_23
PORT.7.5.physical_pin:C9
PORT.7.5.AMUXA.num:4
PORT.7.5.AMUXB.num:5
PORT.7.5.GPIO.num:0
PORT.7.5.PERI_TR_IO_INPUT_15.num:27
PORT.7.5.PWM_0_PWM_LINE1_P_1.num:24
PORT.7.5.TCPWM_0_LINE_25.num:8
PORT.7.5.TCPWM_0_LINE_COMPL_24.num:9
PORT.7.5.TCPWM_0_TR_ONE_CNT_IN_23.num:10
PORT.7.6.analog_signals:PASS.0.SARMUX_PADS.16
PORT.7.6.bond:True
PORT.7.6.cell:GPIO_STD
PORT.7.6.modes:AMUXA,AMUXB,GPIO,PASS_0_SAR_EXT_MUX_SEL_0,PERI_TR_IO_INPUT_16,PWM_0_PWM_LINE1_N_1,TCPWM_0_LINE_26,TCPWM_0_LINE_COMPL_25,TCPWM_0_TR_ONE_CNT_IN_24
PORT.7.6.physical_pin:D9
PORT.7.6.AMUXA.num:4
PORT.7.6.AMUXB.num:5
PORT.7.6.GPIO.num:0
PORT.7.6.PASS_0_SAR_EXT_MUX_SEL_0.num:16
PORT.7.6.PERI_TR_IO_INPUT_16.num:27
PORT.7.6.PWM_0_PWM_LINE1_N_1.num:24
PORT.7.6.TCPWM_0_LINE_26.num:8
PORT.7.6.TCPWM_0_LINE_COMPL_25.num:9
PORT.7.6.TCPWM_0_TR_ONE_CNT_IN_24.num:10
PORT.7.7.analog_signals:PASS.0.SARMUX_PADS.17
PORT.7.7.bond:True
PORT.7.7.cell:GPIO_STD
PORT.7.7.modes:AMUXA,AMUXB,GPIO,PASS_0_SAR_EXT_MUX_SEL_1,PERI_TR_IO_INPUT_17,PWM_0_PWM_LINE2_P_1,TCPWM_0_LINE_27,TCPWM_0_LINE_COMPL_26,TCPWM_0_TR_ONE_CNT_IN_25
PORT.7.7.physical_pin:A8
PORT.7.7.AMUXA.num:4
PORT.7.7.AMUXB.num:5
PORT.7.7.GPIO.num:0
PORT.7.7.PASS_0_SAR_EXT_MUX_SEL_1.num:16
PORT.7.7.PERI_TR_IO_INPUT_17.num:27
PORT.7.7.PWM_0_PWM_LINE2_P_1.num:24
PORT.7.7.TCPWM_0_LINE_27.num:8
PORT.7.7.TCPWM_0_LINE_COMPL_26.num:9
PORT.7.7.TCPWM_0_TR_ONE_CNT_IN_25.num:10
PORT.8.pins:0,1,2,3
PORT.8.0.analog_signals:PASS.0.SARMUX_PADS.20
PORT.8.0.bond:True
PORT.8.0.cell:GPIO_STD
PORT.8.0.modes:AMUXA,AMUXB,GPIO,PASS_0_SAR_EXT_MUX_SEL_3,SCB_9_SPI_MISO,SCB_9_UART_RTS,TCPWM_0_LINE_30,TCPWM_0_LINE_COMPL_29,TCPWM_0_TR_ONE_CNT_IN_28,VIDEOSS_0_TTL_DSP0_CONTROL_0
PORT.8.0.physical_pin:D8
PORT.8.0.AMUXA.num:4
PORT.8.0.AMUXB.num:5
PORT.8.0.GPIO.num:0
PORT.8.0.PASS_0_SAR_EXT_MUX_SEL_3.num:16
PORT.8.0.SCB_9_SPI_MISO.num:25
PORT.8.0.SCB_9_UART_RTS.num:26
PORT.8.0.TCPWM_0_LINE_30.num:8
PORT.8.0.TCPWM_0_LINE_COMPL_29.num:9
PORT.8.0.TCPWM_0_TR_ONE_CNT_IN_28.num:10
PORT.8.0.VIDEOSS_0_TTL_DSP0_CONTROL_0.num:24
PORT.8.1.analog_signals:PASS.0.SARMUX_PADS.21
PORT.8.1.bond:True
PORT.8.1.cell:GPIO_STD
PORT.8.1.modes:AMUXA,AMUXB,GPIO,PASS_0_SAR_EXT_MUX_SEL_4,SCB_9_SPI_SELECT0,SCB_9_UART_CTS,TCPWM_0_LINE_31,TCPWM_0_LINE_COMPL_30,TCPWM_0_TR_ONE_CNT_IN_29,VIDEOSS_0_TTL_DSP0_CONTROL_1
PORT.8.1.physical_pin:A7
PORT.8.1.AMUXA.num:4
PORT.8.1.AMUXB.num:5
PORT.8.1.GPIO.num:0
PORT.8.1.PASS_0_SAR_EXT_MUX_SEL_4.num:16
PORT.8.1.SCB_9_SPI_SELECT0.num:25
PORT.8.1.SCB_9_UART_CTS.num:26
PORT.8.1.TCPWM_0_LINE_31.num:8
PORT.8.1.TCPWM_0_LINE_COMPL_30.num:9
PORT.8.1.TCPWM_0_TR_ONE_CNT_IN_29.num:10
PORT.8.1.VIDEOSS_0_TTL_DSP0_CONTROL_1.num:24
PORT.8.2.analog_signals:PASS.0.SARMUX_PADS.22
PORT.8.2.bond:True
PORT.8.2.cell:GPIO_STD
PORT.8.2.modes:AMUXA,AMUXB,GPIO,PASS_0_SAR_EXT_MUX_SEL_5,SCB_9_SPI_SELECT1,TCPWM_0_LINE_32,TCPWM_0_LINE_COMPL_31,TCPWM_0_TR_ONE_CNT_IN_30,VIDEOSS_0_TTL_DSP0_CONTROL_2
PORT.8.2.physical_pin:B7
PORT.8.2.AMUXA.num:4
PORT.8.2.AMUXB.num:5
PORT.8.2.GPIO.num:0
PORT.8.2.PASS_0_SAR_EXT_MUX_SEL_5.num:16
PORT.8.2.SCB_9_SPI_SELECT1.num:25
PORT.8.2.TCPWM_0_LINE_32.num:8
PORT.8.2.TCPWM_0_LINE_COMPL_31.num:9
PORT.8.2.TCPWM_0_TR_ONE_CNT_IN_30.num:10
PORT.8.2.VIDEOSS_0_TTL_DSP0_CONTROL_2.num:24
PORT.8.3.analog_signals:PASS.0.SARMUX_PADS.23
PORT.8.3.bond:True
PORT.8.3.cell:GPIO_STD
PORT.8.3.modes:AMUXA,AMUXB,GPIO,PASS_0_SAR_EXT_MUX_EN_1,TCPWM_0_LINE_33,TCPWM_0_LINE_COMPL_32,TCPWM_0_TR_ONE_CNT_IN_31,VIDEOSS_0_TTL_DSP0_CLOCK
PORT.8.3.physical_pin:C7
PORT.8.3.AMUXA.num:4
PORT.8.3.AMUXB.num:5
PORT.8.3.GPIO.num:0
PORT.8.3.PASS_0_SAR_EXT_MUX_EN_1.num:16
PORT.8.3.TCPWM_0_LINE_33.num:8
PORT.8.3.TCPWM_0_LINE_COMPL_32.num:9
PORT.8.3.TCPWM_0_TR_ONE_CNT_IN_31.num:10
PORT.8.3.VIDEOSS_0_TTL_DSP0_CLOCK.num:24
PORT.9.pins:0,1,2,3,4,5,6,7
PORT.9.0.analog_signals:PASS.0.SARMUX_PADS.32
PORT.9.0.bond:True
PORT.9.0.cell:SMC
PORT.9.0.modes:AMUXA,AMUXB,GPIO,SCB_7_I2C_SDA,SCB_7_SPI_CLK,SCB_7_UART_RX,SG_0_SG_AMPL_1,TCPWM_0_LINE_256,TCPWM_0_TR_ONE_CNT_IN_530,TDM_0_TDM_RX_MCK_2,TDM_0_TDM_TX_MCK_2,VIDEOSS_0_TTL_CAP0_DATA_8
PORT.9.0.physical_pin:D7
PORT.9.0.AMUXA.num:4
PORT.9.0.AMUXB.num:5
PORT.9.0.GPIO.num:0
PORT.9.0.SCB_7_I2C_SDA.num:27
PORT.9.0.SCB_7_SPI_CLK.num:25
PORT.9.0.SCB_7_UART_RX.num:26
PORT.9.0.SG_0_SG_AMPL_1.num:22
PORT.9.0.TCPWM_0_LINE_256.num:8
PORT.9.0.TCPWM_0_TR_ONE_CNT_IN_530.num:10
PORT.9.0.TDM_0_TDM_RX_MCK_2.num:17
PORT.9.0.TDM_0_TDM_TX_MCK_2.num:16
PORT.9.0.VIDEOSS_0_TTL_CAP0_DATA_8.num:21
PORT.9.1.analog_signals:PASS.0.SARMUX_PADS.33
PORT.9.1.bond:True
PORT.9.1.cell:SMC
PORT.9.1.modes:AMUXA,AMUXB,GPIO,SCB_7_I2C_SCL,SCB_7_SPI_MOSI,SCB_7_UART_TX,SG_0_SG_TONE_1,TCPWM_0_LINE_35,TCPWM_0_LINE_COMPL_256,TCPWM_0_TR_ONE_CNT_IN_35,TDM_0_TDM_RX_SCK_2,TDM_0_TDM_TX_SCK_2,VIDEOSS_0_TTL_CAP0_DATA_9
PORT.9.1.physical_pin:D6
PORT.9.1.AMUXA.num:4
PORT.9.1.AMUXB.num:5
PORT.9.1.GPIO.num:0
PORT.9.1.SCB_7_I2C_SCL.num:27
PORT.9.1.SCB_7_SPI_MOSI.num:25
PORT.9.1.SCB_7_UART_TX.num:26
PORT.9.1.SG_0_SG_TONE_1.num:22
PORT.9.1.TCPWM_0_LINE_35.num:8
PORT.9.1.TCPWM_0_LINE_COMPL_256.num:9
PORT.9.1.TCPWM_0_TR_ONE_CNT_IN_35.num:10
PORT.9.1.TDM_0_TDM_RX_SCK_2.num:17
PORT.9.1.TDM_0_TDM_TX_SCK_2.num:16
PORT.9.1.VIDEOSS_0_TTL_CAP0_DATA_9.num:23
PORT.9.2.analog_signals:PASS.0.SARMUX_PADS.34
PORT.9.2.bond:True
PORT.9.2.cell:SMC
PORT.9.2.modes:AMUXA,AMUXB,GPIO,SCB_7_SPI_MISO,SCB_7_UART_RTS,SG_0_SG_AMPL_2,TCPWM_0_LINE_257,TCPWM_0_LINE_COMPL_35,TCPWM_0_TR_ONE_CNT_IN_531,TDM_0_TDM_RX_FSYNC_2,TDM_0_TDM_TX_FSYNC_2,VIDEOSS_0_TTL_CAP0_DATA_10
PORT.9.2.physical_pin:C6
PORT.9.2.AMUXA.num:4
PORT.9.2.AMUXB.num:5
PORT.9.2.GPIO.num:0
PORT.9.2.SCB_7_SPI_MISO.num:25
PORT.9.2.SCB_7_UART_RTS.num:26
PORT.9.2.SG_0_SG_AMPL_2.num:22
PORT.9.2.TCPWM_0_LINE_257.num:8
PORT.9.2.TCPWM_0_LINE_COMPL_35.num:9
PORT.9.2.TCPWM_0_TR_ONE_CNT_IN_531.num:10
PORT.9.2.TDM_0_TDM_RX_FSYNC_2.num:17
PORT.9.2.TDM_0_TDM_TX_FSYNC_2.num:16
PORT.9.2.VIDEOSS_0_TTL_CAP0_DATA_10.num:21
PORT.9.3.analog_signals:PASS.0.SARMUX_PADS.35
PORT.9.3.bond:True
PORT.9.3.cell:SMC
PORT.9.3.modes:AMUXA,AMUXB,GPIO,SCB_7_SPI_SELECT0,SCB_7_UART_CTS,SG_0_SG_TONE_2,TCPWM_0_LINE_36,TCPWM_0_LINE_COMPL_257,TCPWM_0_TR_ONE_CNT_IN_36,TDM_0_TDM_RX_SD_2,TDM_0_TDM_TX_SD_2,VIDEOSS_0_TTL_CAP0_DATA_11
PORT.9.3.physical_pin:B6
PORT.9.3.AMUXA.num:4
PORT.9.3.AMUXB.num:5
PORT.9.3.GPIO.num:0
PORT.9.3.SCB_7_SPI_SELECT0.num:25
PORT.9.3.SCB_7_UART_CTS.num:26
PORT.9.3.SG_0_SG_TONE_2.num:22
PORT.9.3.TCPWM_0_LINE_36.num:8
PORT.9.3.TCPWM_0_LINE_COMPL_257.num:9
PORT.9.3.TCPWM_0_TR_ONE_CNT_IN_36.num:10
PORT.9.3.TDM_0_TDM_RX_SD_2.num:17
PORT.9.3.TDM_0_TDM_TX_SD_2.num:16
PORT.9.3.VIDEOSS_0_TTL_CAP0_DATA_11.num:23
PORT.9.4.analog_signals:PASS.0.SARMUX_PADS.36
PORT.9.4.bond:True
PORT.9.4.cell:SMC
PORT.9.4.modes:AMUXA,AMUXB,GPIO,SCB_0_I2C_SDA,SCB_0_UART_RX,SCB_7_SPI_SELECT1,SG_0_SG_AMPL_3,TCPWM_0_LINE_258,TCPWM_0_LINE_COMPL_36,TCPWM_0_TR_ONE_CNT_IN_532,TDM_0_TDM_RX_MCK_3,VIDEOSS_0_TTL_CAP0_DATA_12
PORT.9.4.physical_pin:A6
PORT.9.4.AMUXA.num:4
PORT.9.4.AMUXB.num:5
PORT.9.4.GPIO.num:0
PORT.9.4.SCB_0_I2C_SDA.num:30
PORT.9.4.SCB_0_UART_RX.num:26
PORT.9.4.SCB_7_SPI_SELECT1.num:25
PORT.9.4.SG_0_SG_AMPL_3.num:22
PORT.9.4.TCPWM_0_LINE_258.num:8
PORT.9.4.TCPWM_0_LINE_COMPL_36.num:9
PORT.9.4.TCPWM_0_TR_ONE_CNT_IN_532.num:10
PORT.9.4.TDM_0_TDM_RX_MCK_3.num:17
PORT.9.4.VIDEOSS_0_TTL_CAP0_DATA_12.num:21
PORT.9.5.analog_signals:PASS.0.SARMUX_PADS.37
PORT.9.5.bond:True
PORT.9.5.cell:SMC
PORT.9.5.modes:AMUXA,AMUXB,GPIO,SCB_0_I2C_SCL,SCB_0_UART_TX,SG_0_SG_TONE_3,TCPWM_0_LINE_37,TCPWM_0_LINE_COMPL_258,TCPWM_0_TR_ONE_CNT_IN_37,TDM_0_TDM_RX_SCK_3,VIDEOSS_0_TTL_CAP0_DATA_13
PORT.9.5.physical_pin:B5
PORT.9.5.AMUXA.num:4
PORT.9.5.AMUXB.num:5
PORT.9.5.GPIO.num:0
PORT.9.5.SCB_0_I2C_SCL.num:30
PORT.9.5.SCB_0_UART_TX.num:26
PORT.9.5.SG_0_SG_TONE_3.num:22
PORT.9.5.TCPWM_0_LINE_37.num:8
PORT.9.5.TCPWM_0_LINE_COMPL_258.num:9
PORT.9.5.TCPWM_0_TR_ONE_CNT_IN_37.num:10
PORT.9.5.TDM_0_TDM_RX_SCK_3.num:17
PORT.9.5.VIDEOSS_0_TTL_CAP0_DATA_13.num:23
PORT.9.6.analog_signals:PASS.0.SARMUX_PADS.38
PORT.9.6.bond:True
PORT.9.6.cell:SMC
PORT.9.6.modes:AMUXA,AMUXB,CPUSS_FAULT_OUT_0,GPIO,SG_0_SG_AMPL_4,TCPWM_0_LINE_259,TCPWM_0_LINE_COMPL_37,TCPWM_0_TR_ONE_CNT_IN_533,TDM_0_TDM_RX_FSYNC_3,VIDEOSS_0_TTL_CAP0_DATA_14
PORT.9.6.physical_pin:A5
PORT.9.6.AMUXA.num:4
PORT.9.6.AMUXB.num:5
PORT.9.6.CPUSS_FAULT_OUT_0.num:27
PORT.9.6.GPIO.num:0
PORT.9.6.SG_0_SG_AMPL_4.num:22
PORT.9.6.TCPWM_0_LINE_259.num:8
PORT.9.6.TCPWM_0_LINE_COMPL_37.num:9
PORT.9.6.TCPWM_0_TR_ONE_CNT_IN_533.num:10
PORT.9.6.TDM_0_TDM_RX_FSYNC_3.num:17
PORT.9.6.VIDEOSS_0_TTL_CAP0_DATA_14.num:21
PORT.9.7.analog_signals:PASS.0.SARMUX_PADS.39
PORT.9.7.bond:True
PORT.9.7.cell:SMC
PORT.9.7.modes:AMUXA,AMUXB,CPUSS_FAULT_OUT_1,GPIO,SG_0_SG_TONE_4,TCPWM_0_LINE_COMPL_259,TCPWM_0_TR_ONE_CNT_IN_534,TDM_0_TDM_RX_SD_3,VIDEOSS_0_TTL_CAP0_DATA_15
PORT.9.7.physical_pin:A4
PORT.9.7.AMUXA.num:4
PORT.9.7.AMUXB.num:5
PORT.9.7.CPUSS_FAULT_OUT_1.num:27
PORT.9.7.GPIO.num:0
PORT.9.7.SG_0_SG_TONE_4.num:22
PORT.9.7.TCPWM_0_LINE_COMPL_259.num:9
PORT.9.7.TCPWM_0_TR_ONE_CNT_IN_534.num:10
PORT.9.7.TDM_0_TDM_RX_SD_3.num:17
PORT.9.7.VIDEOSS_0_TTL_CAP0_DATA_15.num:23
PORT.10.pins:0,1
PORT.10.0.bond:False
PORT.10.0.cell:SMC
PORT.10.0.modes:AMUXA,AMUXB,CPUSS_FAULT_OUT_2,GPIO,SCB_0_SPI_CLK,SCB_0_UART_RX,TCPWM_0_TR_ONE_CNT_IN_512,VIDEOSS_0_TTL_CAP0_DATA_16
PORT.10.0.AMUXA.num:4
PORT.10.0.AMUXB.num:5
PORT.10.0.CPUSS_FAULT_OUT_2.num:27
PORT.10.0.GPIO.num:0
PORT.10.0.SCB_0_SPI_CLK.num:30
PORT.10.0.SCB_0_UART_RX.num:26
PORT.10.0.TCPWM_0_TR_ONE_CNT_IN_512.num:10
PORT.10.0.VIDEOSS_0_TTL_CAP0_DATA_16.num:21
PORT.10.1.bond:False
PORT.10.1.cell:SMC
PORT.10.1.modes:AMUXA,AMUXB,CPUSS_FAULT_OUT_3,GPIO,SCB_0_SPI_MOSI,SCB_0_UART_TX,TCPWM_0_TR_ONE_CNT_IN_513,VIDEOSS_0_TTL_CAP0_DATA_17
PORT.10.1.AMUXA.num:4
PORT.10.1.AMUXB.num:5
PORT.10.1.CPUSS_FAULT_OUT_3.num:27
PORT.10.1.GPIO.num:0
PORT.10.1.SCB_0_SPI_MOSI.num:30
PORT.10.1.SCB_0_UART_TX.num:26
PORT.10.1.TCPWM_0_TR_ONE_CNT_IN_513.num:10
PORT.10.1.VIDEOSS_0_TTL_CAP0_DATA_17.num:23
PORT.11.pins:0,1,2,3,4,5,6,7
PORT.11.0.analog_signals:PASS.0.SARMUX_PADS.40
PORT.11.0.bond:True
PORT.11.0.cell:SMC
PORT.11.0.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_34,SCB_0_SPI_MISO,SCB_0_UART_RTS,TCPWM_0_LINE_260,TCPWM_0_TR_ONE_CNT_IN_514,VIDEOSS_0_TTL_CAP0_DATA_18
PORT.11.0.physical_pin:C5
PORT.11.0.AMUXA.num:4
PORT.11.0.AMUXB.num:5
PORT.11.0.GPIO.num:0
PORT.11.0.PERI_TR_IO_INPUT_34.num:27
PORT.11.0.SCB_0_SPI_MISO.num:30
PORT.11.0.SCB_0_UART_RTS.num:26
PORT.11.0.TCPWM_0_LINE_260.num:8
PORT.11.0.TCPWM_0_TR_ONE_CNT_IN_514.num:10
PORT.11.0.VIDEOSS_0_TTL_CAP0_DATA_18.num:21
PORT.11.1.analog_signals:PASS.0.SARMUX_PADS.41
PORT.11.1.bond:True
PORT.11.1.cell:SMC
PORT.11.1.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_35,SCB_0_SPI_SELECT0,SCB_0_UART_CTS,TCPWM_0_LINE_COMPL_260,TCPWM_0_TR_ONE_CNT_IN_535,VIDEOSS_0_TTL_CAP0_DATA_19
PORT.11.1.physical_pin:D5
PORT.11.1.AMUXA.num:4
PORT.11.1.AMUXB.num:5
PORT.11.1.GPIO.num:0
PORT.11.1.PERI_TR_IO_INPUT_35.num:27
PORT.11.1.SCB_0_SPI_SELECT0.num:30
PORT.11.1.SCB_0_UART_CTS.num:26
PORT.11.1.TCPWM_0_LINE_COMPL_260.num:9
PORT.11.1.TCPWM_0_TR_ONE_CNT_IN_535.num:10
PORT.11.1.VIDEOSS_0_TTL_CAP0_DATA_19.num:23
PORT.11.2.analog_signals:PASS.0.SARMUX_PADS.42
PORT.11.2.bond:True
PORT.11.2.cell:SMC
PORT.11.2.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_36,SCB_0_SPI_CLK,TCPWM_0_LINE_261,TCPWM_0_TR_ONE_CNT_IN_515,VIDEOSS_0_TTL_CAP0_DATA_20
PORT.11.2.physical_pin:B4
PORT.11.2.AMUXA.num:4
PORT.11.2.AMUXB.num:5
PORT.11.2.GPIO.num:0
PORT.11.2.PERI_TR_IO_INPUT_36.num:27
PORT.11.2.SCB_0_SPI_CLK.num:30
PORT.11.2.TCPWM_0_LINE_261.num:8
PORT.11.2.TCPWM_0_TR_ONE_CNT_IN_515.num:10
PORT.11.2.VIDEOSS_0_TTL_CAP0_DATA_20.num:21
PORT.11.3.analog_signals:PASS.0.SARMUX_PADS.43
PORT.11.3.bond:True
PORT.11.3.cell:SMC
PORT.11.3.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_37,SCB_0_SPI_MOSI,TCPWM_0_LINE_COMPL_261,TCPWM_0_TR_ONE_CNT_IN_536,VIDEOSS_0_TTL_CAP0_DATA_21
PORT.11.3.physical_pin:C4
PORT.11.3.AMUXA.num:4
PORT.11.3.AMUXB.num:5
PORT.11.3.GPIO.num:0
PORT.11.3.PERI_TR_IO_INPUT_37.num:27
PORT.11.3.SCB_0_SPI_MOSI.num:30
PORT.11.3.TCPWM_0_LINE_COMPL_261.num:9
PORT.11.3.TCPWM_0_TR_ONE_CNT_IN_536.num:10
PORT.11.3.VIDEOSS_0_TTL_CAP0_DATA_21.num:23
PORT.11.4.analog_signals:PASS.0.SARMUX_PADS.44
PORT.11.4.bond:True
PORT.11.4.cell:SMC
PORT.11.4.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_38,SCB_0_SPI_MISO,TCPWM_0_LINE_262,TCPWM_0_TR_ONE_CNT_IN_516,TDM_0_TDM_RX_MCK_3,TDM_0_TDM_TX_MCK_3,VIDEOSS_0_TTL_CAP0_DATA_22
PORT.11.4.physical_pin:A3
PORT.11.4.AMUXA.num:4
PORT.11.4.AMUXB.num:5
PORT.11.4.GPIO.num:0
PORT.11.4.PERI_TR_IO_INPUT_38.num:27
PORT.11.4.SCB_0_SPI_MISO.num:30
PORT.11.4.TCPWM_0_LINE_262.num:8
PORT.11.4.TCPWM_0_TR_ONE_CNT_IN_516.num:10
PORT.11.4.TDM_0_TDM_RX_MCK_3.num:17
PORT.11.4.TDM_0_TDM_TX_MCK_3.num:16
PORT.11.4.VIDEOSS_0_TTL_CAP0_DATA_22.num:21
PORT.11.5.analog_signals:PASS.0.SARMUX_PADS.45
PORT.11.5.bond:True
PORT.11.5.cell:SMC
PORT.11.5.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_39,SCB_0_SPI_SELECT0,TCPWM_0_LINE_COMPL_262,TCPWM_0_TR_ONE_CNT_IN_537,TDM_0_TDM_RX_SCK_3,TDM_0_TDM_TX_SCK_3,VIDEOSS_0_TTL_CAP0_DATA_23
PORT.11.5.physical_pin:A2
PORT.11.5.AMUXA.num:4
PORT.11.5.AMUXB.num:5
PORT.11.5.GPIO.num:0
PORT.11.5.PERI_TR_IO_INPUT_39.num:27
PORT.11.5.SCB_0_SPI_SELECT0.num:30
PORT.11.5.TCPWM_0_LINE_COMPL_262.num:9
PORT.11.5.TCPWM_0_TR_ONE_CNT_IN_537.num:10
PORT.11.5.TDM_0_TDM_RX_SCK_3.num:17
PORT.11.5.TDM_0_TDM_TX_SCK_3.num:16
PORT.11.5.VIDEOSS_0_TTL_CAP0_DATA_23.num:23
PORT.11.6.analog_signals:PASS.0.SARMUX_PADS.46
PORT.11.6.bond:True
PORT.11.6.cell:SMC
PORT.11.6.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_40,SCB_0_SPI_SELECT1,TCPWM_0_LINE_263,TCPWM_0_TR_ONE_CNT_IN_517,TDM_0_TDM_RX_FSYNC_3,TDM_0_TDM_TX_FSYNC_3,VIDEOSS_0_TTL_CAP0_DATA_24
PORT.11.6.physical_pin:B2
PORT.11.6.AMUXA.num:4
PORT.11.6.AMUXB.num:5
PORT.11.6.GPIO.num:0
PORT.11.6.PERI_TR_IO_INPUT_40.num:27
PORT.11.6.SCB_0_SPI_SELECT1.num:30
PORT.11.6.TCPWM_0_LINE_263.num:8
PORT.11.6.TCPWM_0_TR_ONE_CNT_IN_517.num:10
PORT.11.6.TDM_0_TDM_RX_FSYNC_3.num:17
PORT.11.6.TDM_0_TDM_TX_FSYNC_3.num:16
PORT.11.6.VIDEOSS_0_TTL_CAP0_DATA_24.num:21
PORT.11.7.analog_signals:PASS.0.SARMUX_PADS.47
PORT.11.7.bond:True
PORT.11.7.cell:SMC
PORT.11.7.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_41,SCB_0_SPI_SELECT2,TCPWM_0_LINE_COMPL_263,TCPWM_0_TR_ONE_CNT_IN_538,TDM_0_TDM_RX_SD_3,TDM_0_TDM_TX_SD_3,VIDEOSS_0_TTL_CAP0_DATA_25
PORT.11.7.physical_pin:B1
PORT.11.7.AMUXA.num:4
PORT.11.7.AMUXB.num:5
PORT.11.7.GPIO.num:0
PORT.11.7.PERI_TR_IO_INPUT_41.num:27
PORT.11.7.SCB_0_SPI_SELECT2.num:30
PORT.11.7.TCPWM_0_LINE_COMPL_263.num:9
PORT.11.7.TCPWM_0_TR_ONE_CNT_IN_538.num:10
PORT.11.7.TDM_0_TDM_RX_SD_3.num:17
PORT.11.7.TDM_0_TDM_TX_SD_3.num:16
PORT.11.7.VIDEOSS_0_TTL_CAP0_DATA_25.num:23
PORT.12.pins:0,1,2,3,4,5,6,7
PORT.12.0.analog_signals:PASS.0.SARMUX_PADS.48
PORT.12.0.bond:True
PORT.12.0.cell:SMC
PORT.12.0.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_42,SCB_0_SPI_SELECT3,TCPWM_0_LINE_264,TCPWM_0_TR_ONE_CNT_IN_518,VIDEOSS_0_TTL_CAP0_DATA_26
PORT.12.0.physical_pin:B3
PORT.12.0.AMUXA.num:4
PORT.12.0.AMUXB.num:5
PORT.12.0.GPIO.num:0
PORT.12.0.PERI_TR_IO_INPUT_42.num:27
PORT.12.0.SCB_0_SPI_SELECT3.num:30
PORT.12.0.TCPWM_0_LINE_264.num:8
PORT.12.0.TCPWM_0_TR_ONE_CNT_IN_518.num:10
PORT.12.0.VIDEOSS_0_TTL_CAP0_DATA_26.num:21
PORT.12.1.analog_signals:PASS.0.SARMUX_PADS.49
PORT.12.1.bond:True
PORT.12.1.cell:SMC
PORT.12.1.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_43,TCPWM_0_LINE_COMPL_264,TCPWM_0_TR_ONE_CNT_IN_539
PORT.12.1.physical_pin:C3
PORT.12.1.AMUXA.num:4
PORT.12.1.AMUXB.num:5
PORT.12.1.GPIO.num:0
PORT.12.1.PERI_TR_IO_INPUT_43.num:27
PORT.12.1.TCPWM_0_LINE_COMPL_264.num:9
PORT.12.1.TCPWM_0_TR_ONE_CNT_IN_539.num:10
PORT.12.2.analog_signals:PASS.0.SARMUX_PADS.50
PORT.12.2.bond:True
PORT.12.2.cell:SMC
PORT.12.2.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_44,TCPWM_0_LINE_265,TCPWM_0_TR_ONE_CNT_IN_519,VIDEOSS_0_TTL_DSP0_DATA_A0_0
PORT.12.2.physical_pin:D4
PORT.12.2.AMUXA.num:4
PORT.12.2.AMUXB.num:5
PORT.12.2.GPIO.num:0
PORT.12.2.PERI_TR_IO_INPUT_44.num:27
PORT.12.2.TCPWM_0_LINE_265.num:8
PORT.12.2.TCPWM_0_TR_ONE_CNT_IN_519.num:10
PORT.12.2.VIDEOSS_0_TTL_DSP0_DATA_A0_0.num:24
PORT.12.3.analog_signals:PASS.0.SARMUX_PADS.51
PORT.12.3.bond:True
PORT.12.3.cell:SMC
PORT.12.3.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_45,TCPWM_0_LINE_COMPL_265,TCPWM_0_TR_ONE_CNT_IN_540,VIDEOSS_0_TTL_DSP0_DATA_A1_0
PORT.12.3.physical_pin:E4
PORT.12.3.AMUXA.num:4
PORT.12.3.AMUXB.num:5
PORT.12.3.GPIO.num:0
PORT.12.3.PERI_TR_IO_INPUT_45.num:27
PORT.12.3.TCPWM_0_LINE_COMPL_265.num:9
PORT.12.3.TCPWM_0_TR_ONE_CNT_IN_540.num:10
PORT.12.3.VIDEOSS_0_TTL_DSP0_DATA_A1_0.num:24
PORT.12.4.analog_signals:PASS.0.SARMUX_PADS.52
PORT.12.4.bond:True
PORT.12.4.cell:SMC
PORT.12.4.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_46,SG_0_SG_AMPL_4,TCPWM_0_LINE_266,TCPWM_0_TR_ONE_CNT_IN_520,VIDEOSS_0_TTL_DSP0_DATA_A0_1
PORT.12.4.physical_pin:F4
PORT.12.4.AMUXA.num:4
PORT.12.4.AMUXB.num:5
PORT.12.4.GPIO.num:0
PORT.12.4.PERI_TR_IO_INPUT_46.num:27
PORT.12.4.SG_0_SG_AMPL_4.num:22
PORT.12.4.TCPWM_0_LINE_266.num:8
PORT.12.4.TCPWM_0_TR_ONE_CNT_IN_520.num:10
PORT.12.4.VIDEOSS_0_TTL_DSP0_DATA_A0_1.num:24
PORT.12.5.analog_signals:PASS.0.SARMUX_PADS.53
PORT.12.5.bond:True
PORT.12.5.cell:SMC
PORT.12.5.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_47,SG_0_SG_TONE_4,TCPWM_0_LINE_COMPL_266,TCPWM_0_TR_ONE_CNT_IN_541,VIDEOSS_0_TTL_DSP0_DATA_A1_1
PORT.12.5.physical_pin:G3
PORT.12.5.AMUXA.num:4
PORT.12.5.AMUXB.num:5
PORT.12.5.GPIO.num:0
PORT.12.5.PERI_TR_IO_INPUT_47.num:27
PORT.12.5.SG_0_SG_TONE_4.num:22
PORT.12.5.TCPWM_0_LINE_COMPL_266.num:9
PORT.12.5.TCPWM_0_TR_ONE_CNT_IN_541.num:10
PORT.12.5.VIDEOSS_0_TTL_DSP0_DATA_A1_1.num:24
PORT.12.6.analog_signals:PASS.0.SARMUX_PADS.54
PORT.12.6.bond:True
PORT.12.6.cell:SMC
PORT.12.6.modes:AMUXA,AMUXB,GPIO,TCPWM_0_LINE_267,TCPWM_0_TR_ONE_CNT_IN_542,VIDEOSS_0_TTL_DSP0_DATA_A0_2
PORT.12.6.physical_pin:G4
PORT.12.6.AMUXA.num:4
PORT.12.6.AMUXB.num:5
PORT.12.6.GPIO.num:0
PORT.12.6.TCPWM_0_LINE_267.num:8
PORT.12.6.TCPWM_0_TR_ONE_CNT_IN_542.num:10
PORT.12.6.VIDEOSS_0_TTL_DSP0_DATA_A0_2.num:24
PORT.12.7.analog_signals:PASS.0.SARMUX_PADS.55
PORT.12.7.bond:True
PORT.12.7.cell:SMC
PORT.12.7.modes:AMUXA,AMUXB,GPIO,TCPWM_0_LINE_COMPL_267,TCPWM_0_TR_ONE_CNT_IN_543,VIDEOSS_0_TTL_DSP0_DATA_A1_2
PORT.12.7.physical_pin:H3
PORT.12.7.AMUXA.num:4
PORT.12.7.AMUXB.num:5
PORT.12.7.GPIO.num:0
PORT.12.7.TCPWM_0_LINE_COMPL_267.num:9
PORT.12.7.TCPWM_0_TR_ONE_CNT_IN_543.num:10
PORT.12.7.VIDEOSS_0_TTL_DSP0_DATA_A1_2.num:24
PORT.13.pins:0,1,2,3,4,5,6,7
PORT.13.0.bond:True
PORT.13.0.cell:HSIO_STD
PORT.13.0.modes:AMUXA,AMUXB,ETH_0_MDC,GPIO,TCPWM_0_LINE_32,TCPWM_0_LINE_COMPL_34,TCPWM_0_TR_ONE_CNT_IN_33
PORT.13.0.physical_pin:K4
PORT.13.0.AMUXA.num:4
PORT.13.0.AMUXB.num:5
PORT.13.0.ETH_0_MDC.num:24
PORT.13.0.GPIO.num:0
PORT.13.0.TCPWM_0_LINE_32.num:8
PORT.13.0.TCPWM_0_LINE_COMPL_34.num:9
PORT.13.0.TCPWM_0_TR_ONE_CNT_IN_33.num:10
PORT.13.1.bond:True
PORT.13.1.cell:HSIO_STD
PORT.13.1.modes:AMUXA,AMUXB,ETH_0_MDIO,GPIO,TCPWM_0_LINE_33,TCPWM_0_LINE_COMPL_32,TCPWM_0_TR_ONE_CNT_IN_34
PORT.13.1.physical_pin:J4
PORT.13.1.AMUXA.num:4
PORT.13.1.AMUXB.num:5
PORT.13.1.ETH_0_MDIO.num:24
PORT.13.1.GPIO.num:0
PORT.13.1.TCPWM_0_LINE_33.num:8
PORT.13.1.TCPWM_0_LINE_COMPL_32.num:9
PORT.13.1.TCPWM_0_TR_ONE_CNT_IN_34.num:10
PORT.13.2.bond:True
PORT.13.2.cell:HSIO_STD
PORT.13.2.modes:AMUXA,AMUXB,ETH_0_TXD_0,GPIO
PORT.13.2.physical_pin:L4
PORT.13.2.AMUXA.num:4
PORT.13.2.AMUXB.num:5
PORT.13.2.ETH_0_TXD_0.num:24
PORT.13.2.GPIO.num:0
PORT.13.3.bond:True
PORT.13.3.cell:HSIO_STD
PORT.13.3.modes:AMUXA,AMUXB,ETH_0_TXD_1,GPIO,VIDEOSS_0_TTL_DSP0_CONTROL_3,VIDEOSS_0_TTL_DSP1_CONTROL_3
PORT.13.3.physical_pin:M3
PORT.13.3.AMUXA.num:4
PORT.13.3.AMUXB.num:5
PORT.13.3.ETH_0_TXD_1.num:24
PORT.13.3.GPIO.num:0
PORT.13.3.VIDEOSS_0_TTL_DSP0_CONTROL_3.num:19
PORT.13.3.VIDEOSS_0_TTL_DSP1_CONTROL_3.num:18
PORT.13.4.bond:True
PORT.13.4.cell:HSIO_STD
PORT.13.4.modes:AMUXA,AMUXB,ETH_0_TX_CLK,GPIO,VIDEOSS_0_TTL_DSP0_CONTROL_4,VIDEOSS_0_TTL_DSP1_CONTROL_4
PORT.13.4.physical_pin:M4
PORT.13.4.AMUXA.num:4
PORT.13.4.AMUXB.num:5
PORT.13.4.ETH_0_TX_CLK.num:24
PORT.13.4.GPIO.num:0
PORT.13.4.VIDEOSS_0_TTL_DSP0_CONTROL_4.num:19
PORT.13.4.VIDEOSS_0_TTL_DSP1_CONTROL_4.num:18
PORT.13.5.bond:True
PORT.13.5.cell:HSIO_STD
PORT.13.5.modes:AMUXA,AMUXB,ETH_0_REF_CLK,GPIO
PORT.13.5.physical_pin:N2
PORT.13.5.AMUXA.num:4
PORT.13.5.AMUXB.num:5
PORT.13.5.ETH_0_REF_CLK.num:24
PORT.13.5.GPIO.num:0
PORT.13.6.bond:True
PORT.13.6.cell:HSIO_STD
PORT.13.6.modes:AMUXA,AMUXB,ETH_0_TXD_2,GPIO
PORT.13.6.physical_pin:N3
PORT.13.6.AMUXA.num:4
PORT.13.6.AMUXB.num:5
PORT.13.6.ETH_0_TXD_2.num:24
PORT.13.6.GPIO.num:0
PORT.13.7.bond:True
PORT.13.7.cell:HSIO_STD
PORT.13.7.modes:AMUXA,AMUXB,ETH_0_TXD_3,GPIO
PORT.13.7.physical_pin:N4
PORT.13.7.AMUXA.num:4
PORT.13.7.AMUXB.num:5
PORT.13.7.ETH_0_TXD_3.num:24
PORT.13.7.GPIO.num:0
PORT.14.pins:0,1,2,3,4,5,6,7
PORT.14.0.bond:True
PORT.14.0.cell:HSIO_STD
PORT.14.0.modes:AMUXA,AMUXB,ETH_0_TX_CTL,GPIO,VIDEOSS_0_TTL_DSP0_CONTROL_5,VIDEOSS_0_TTL_DSP1_CONTROL_5
PORT.14.0.physical_pin:P1
PORT.14.0.AMUXA.num:4
PORT.14.0.AMUXB.num:5
PORT.14.0.ETH_0_TX_CTL.num:24
PORT.14.0.GPIO.num:0
PORT.14.0.VIDEOSS_0_TTL_DSP0_CONTROL_5.num:19
PORT.14.0.VIDEOSS_0_TTL_DSP1_CONTROL_5.num:18
PORT.14.1.bond:True
PORT.14.1.cell:HSIO_STD
PORT.14.1.modes:AMUXA,AMUXB,ETH_0_TX_ER,GPIO,VIDEOSS_0_TTL_DSP0_CONTROL_6,VIDEOSS_0_TTL_DSP1_CONTROL_6
PORT.14.1.physical_pin:P2
PORT.14.1.AMUXA.num:4
PORT.14.1.AMUXB.num:5
PORT.14.1.ETH_0_TX_ER.num:24
PORT.14.1.GPIO.num:0
PORT.14.1.VIDEOSS_0_TTL_DSP0_CONTROL_6.num:19
PORT.14.1.VIDEOSS_0_TTL_DSP1_CONTROL_6.num:18
PORT.14.2.bond:True
PORT.14.2.cell:HSIO_STD
PORT.14.2.modes:AMUXA,AMUXB,ETH_0_RX_CLK,GPIO
PORT.14.2.physical_pin:P3
PORT.14.2.AMUXA.num:4
PORT.14.2.AMUXB.num:5
PORT.14.2.ETH_0_RX_CLK.num:24
PORT.14.2.GPIO.num:0
PORT.14.3.bond:True
PORT.14.3.cell:HSIO_STD
PORT.14.3.modes:AMUXA,AMUXB,ETH_0_RXD_0,GPIO
PORT.14.3.physical_pin:P4
PORT.14.3.AMUXA.num:4
PORT.14.3.AMUXB.num:5
PORT.14.3.ETH_0_RXD_0.num:24
PORT.14.3.GPIO.num:0
PORT.14.4.bond:True
PORT.14.4.cell:HSIO_STD
PORT.14.4.modes:AMUXA,AMUXB,ETH_0_RXD_1,GPIO
PORT.14.4.physical_pin:R1
PORT.14.4.AMUXA.num:4
PORT.14.4.AMUXB.num:5
PORT.14.4.ETH_0_RXD_1.num:24
PORT.14.4.GPIO.num:0
PORT.14.5.bond:True
PORT.14.5.cell:HSIO_STD
PORT.14.5.modes:AMUXA,AMUXB,ETH_0_RXD_2,GPIO,VIDEOSS_0_TTL_DSP0_CONTROL_7,VIDEOSS_0_TTL_DSP1_CONTROL_7
PORT.14.5.physical_pin:R2
PORT.14.5.AMUXA.num:4
PORT.14.5.AMUXB.num:5
PORT.14.5.ETH_0_RXD_2.num:24
PORT.14.5.GPIO.num:0
PORT.14.5.VIDEOSS_0_TTL_DSP0_CONTROL_7.num:19
PORT.14.5.VIDEOSS_0_TTL_DSP1_CONTROL_7.num:18
PORT.14.6.bond:True
PORT.14.6.cell:HSIO_STD
PORT.14.6.modes:AMUXA,AMUXB,ETH_0_RXD_3,GPIO,PERI_TR_IO_INPUT_18,VIDEOSS_0_TTL_DSP0_CONTROL_8,VIDEOSS_0_TTL_DSP1_CONTROL_8
PORT.14.6.physical_pin:R3
PORT.14.6.AMUXA.num:4
PORT.14.6.AMUXB.num:5
PORT.14.6.ETH_0_RXD_3.num:24
PORT.14.6.GPIO.num:0
PORT.14.6.PERI_TR_IO_INPUT_18.num:20
PORT.14.6.VIDEOSS_0_TTL_DSP0_CONTROL_8.num:19
PORT.14.6.VIDEOSS_0_TTL_DSP1_CONTROL_8.num:18
PORT.14.7.bond:True
PORT.14.7.cell:HSIO_STD
PORT.14.7.modes:AMUXA,AMUXB,ETH_0_RX_CTL,GPIO,PERI_TR_IO_INPUT_19,VIDEOSS_0_TTL_DSP0_CONTROL_9,VIDEOSS_0_TTL_DSP1_CONTROL_9
PORT.14.7.physical_pin:R4
PORT.14.7.AMUXA.num:4
PORT.14.7.AMUXB.num:5
PORT.14.7.ETH_0_RX_CTL.num:24
PORT.14.7.GPIO.num:0
PORT.14.7.PERI_TR_IO_INPUT_19.num:20
PORT.14.7.VIDEOSS_0_TTL_DSP0_CONTROL_9.num:19
PORT.14.7.VIDEOSS_0_TTL_DSP1_CONTROL_9.num:18
PORT.15.pins:2,3,4,5,6,7
PORT.15.2.bond:True
PORT.15.2.cell:HSIO_STDLN
PORT.15.2.modes:AMUXA,AMUXB,GPIO,SCB_1_I2C_SDA,SCB_1_SPI_CLK,SCB_1_UART_RX,SRSS_EXT_CLK,TCPWM_0_LINE_34,TCPWM_0_LINE_COMPL_33,TCPWM_0_TR_ONE_CNT_IN_32,VIDEOSS_0_TTL_DSP0_CONTROL_11,VIDEOSS_0_TTL_DSP1_CONTROL_11
PORT.15.2.physical_pin:T3
PORT.15.2.AMUXA.num:4
PORT.15.2.AMUXB.num:5
PORT.15.2.GPIO.num:0
PORT.15.2.SCB_1_I2C_SDA.num:27
PORT.15.2.SCB_1_SPI_CLK.num:25
PORT.15.2.SCB_1_UART_RX.num:26
PORT.15.2.SRSS_EXT_CLK.num:22
PORT.15.2.TCPWM_0_LINE_34.num:8
PORT.15.2.TCPWM_0_LINE_COMPL_33.num:9
PORT.15.2.TCPWM_0_TR_ONE_CNT_IN_32.num:10
PORT.15.2.VIDEOSS_0_TTL_DSP0_CONTROL_11.num:19
PORT.15.2.VIDEOSS_0_TTL_DSP1_CONTROL_11.num:18
PORT.15.3.bond:True
PORT.15.3.cell:HSIO_STDLN
PORT.15.3.modes:AMUXA,AMUXB,GPIO,SCB_1_I2C_SCL,SCB_1_SPI_MOSI,SCB_1_UART_TX,SRSS_DDFT_CLK_DIRECT,TCPWM_0_LINE_521,TCPWM_0_LINE_COMPL_523,TCPWM_0_TR_ONE_CNT_IN_522,VIDEOSS_0_TTL_CAP0_DATA_26
PORT.15.3.physical_pin:T4
PORT.15.3.AMUXA.num:4
PORT.15.3.AMUXB.num:5
PORT.15.3.GPIO.num:0
PORT.15.3.SCB_1_I2C_SCL.num:27
PORT.15.3.SCB_1_SPI_MOSI.num:25
PORT.15.3.SCB_1_UART_TX.num:26
PORT.15.3.SRSS_DDFT_CLK_DIRECT.num:22
PORT.15.3.TCPWM_0_LINE_521.num:8
PORT.15.3.TCPWM_0_LINE_COMPL_523.num:9
PORT.15.3.TCPWM_0_TR_ONE_CNT_IN_522.num:10
PORT.15.3.VIDEOSS_0_TTL_CAP0_DATA_26.num:21
PORT.15.4.bond:True
PORT.15.4.cell:HSIO_STDLN
PORT.15.4.modes:AMUXA,AMUXB,CPUSS_CAL_SUP_NZ,GPIO,SCB_1_SPI_MISO,SCB_1_UART_RTS,SRSS_EXT_CLK,TCPWM_0_LINE_522,TCPWM_0_LINE_COMPL_521,TCPWM_0_TR_ONE_CNT_IN_523,VIDEOSS_0_TTL_CAP0_DATA_25
PORT.15.4.physical_pin:U1
PORT.15.4.AMUXA.num:4
PORT.15.4.AMUXB.num:5
PORT.15.4.CPUSS_CAL_SUP_NZ.num:27
PORT.15.4.GPIO.num:0
PORT.15.4.SCB_1_SPI_MISO.num:25
PORT.15.4.SCB_1_UART_RTS.num:26
PORT.15.4.SRSS_EXT_CLK.num:22
PORT.15.4.TCPWM_0_LINE_522.num:8
PORT.15.4.TCPWM_0_LINE_COMPL_521.num:9
PORT.15.4.TCPWM_0_TR_ONE_CNT_IN_523.num:10
PORT.15.4.VIDEOSS_0_TTL_CAP0_DATA_25.num:23
PORT.15.5.bond:True
PORT.15.5.cell:HSIO_STDLN
PORT.15.5.modes:AMUXA,AMUXB,CPUSS_TRACE_CLOCK,GPIO,PWM_0_PWM_LINE1_P_0,SCB_1_SPI_SELECT0,SCB_1_UART_CTS,TCPWM_0_LINE_523,TCPWM_0_LINE_COMPL_522,TCPWM_0_TR_ONE_CNT_IN_521,VIDEOSS_0_TTL_CAP0_DATA_24
PORT.15.5.physical_pin:U2
PORT.15.5.AMUXA.num:4
PORT.15.5.AMUXB.num:5
PORT.15.5.CPUSS_TRACE_CLOCK.num:11
PORT.15.5.GPIO.num:0
PORT.15.5.PWM_0_PWM_LINE1_P_0.num:24
PORT.15.5.SCB_1_SPI_SELECT0.num:25
PORT.15.5.SCB_1_UART_CTS.num:26
PORT.15.5.TCPWM_0_LINE_523.num:8
PORT.15.5.TCPWM_0_LINE_COMPL_522.num:9
PORT.15.5.TCPWM_0_TR_ONE_CNT_IN_521.num:10
PORT.15.5.VIDEOSS_0_TTL_CAP0_DATA_24.num:21
PORT.15.6.bond:True
PORT.15.6.cell:HSIO_STDLN
PORT.15.6.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_22,PWM_0_PWM_LINE1_N_0,SCB_1_SPI_SELECT1,SG_0_SG_MCK_0,TCPWM_0_LINE_20,TCPWM_0_LINE_COMPL_31,TCPWM_0_TR_ONE_CNT_IN_30,TDM_0_TDM_RX_MCK_0,TDM_0_TDM_RX_MCK_1,TDM_0_TDM_TX_MCK_0,VIDEOSS_0_TTL_CAP0_CLK
PORT.15.6.physical_pin:U3
PORT.15.6.AMUXA.num:4
PORT.15.6.AMUXB.num:5
PORT.15.6.GPIO.num:0
PORT.15.6.PERI_TR_IO_INPUT_22.num:27
PORT.15.6.PWM_0_PWM_LINE1_N_0.num:24
PORT.15.6.SCB_1_SPI_SELECT1.num:25
PORT.15.6.SG_0_SG_MCK_0.num:22
PORT.15.6.TCPWM_0_LINE_20.num:8
PORT.15.6.TCPWM_0_LINE_COMPL_31.num:9
PORT.15.6.TCPWM_0_TR_ONE_CNT_IN_30.num:10
PORT.15.6.TDM_0_TDM_RX_MCK_0.num:17
PORT.15.6.TDM_0_TDM_RX_MCK_1.num:18
PORT.15.6.TDM_0_TDM_TX_MCK_0.num:16
PORT.15.6.VIDEOSS_0_TTL_CAP0_CLK.num:23
PORT.15.7.bond:True
PORT.15.7.cell:HSIO_STDLN
PORT.15.7.modes:AMUXA,AMUXB,CPUSS_TRACE_DATA_0,GPIO,PERI_TR_IO_INPUT_23,PWM_0_PWM_LINE2_P_0,SG_0_SG_MCK_1,TCPWM_0_LINE_21,TCPWM_0_LINE_COMPL_20,TCPWM_0_TR_ONE_CNT_IN_31,TDM_0_TDM_RX_SCK_0,TDM_0_TDM_RX_SCK_1,TDM_0_TDM_TX_SCK_0,VIDEOSS_0_TTL_CAP0_DATA_0,VIDEOSS_0_TTL_CAP0_DATA_23,VIDEOSS_0_TTL_DSP1_DATA_A0_0
PORT.15.7.physical_pin:V1
PORT.15.7.AMUXA.num:4
PORT.15.7.AMUXB.num:5
PORT.15.7.CPUSS_TRACE_DATA_0.num:11
PORT.15.7.GPIO.num:0
PORT.15.7.PERI_TR_IO_INPUT_23.num:27
PORT.15.7.PWM_0_PWM_LINE2_P_0.num:24
PORT.15.7.SG_0_SG_MCK_1.num:22
PORT.15.7.TCPWM_0_LINE_21.num:8
PORT.15.7.TCPWM_0_LINE_COMPL_20.num:9
PORT.15.7.TCPWM_0_TR_ONE_CNT_IN_31.num:10
PORT.15.7.TDM_0_TDM_RX_SCK_0.num:17
PORT.15.7.TDM_0_TDM_RX_SCK_1.num:18
PORT.15.7.TDM_0_TDM_TX_SCK_0.num:16
PORT.15.7.VIDEOSS_0_TTL_CAP0_DATA_0.num:21
PORT.15.7.VIDEOSS_0_TTL_CAP0_DATA_23.num:23
PORT.15.7.VIDEOSS_0_TTL_DSP1_DATA_A0_0.num:20
PORT.16.pins:0,1,2,3,4,5,6,7
PORT.16.0.bond:True
PORT.16.0.cell:HSIO_STDLN
PORT.16.0.modes:AMUXA,AMUXB,CPUSS_TRACE_DATA_1,GPIO,PERI_TR_IO_INPUT_24,PWM_0_PWM_LINE2_N_0,SG_0_SG_MCK_2,TCPWM_0_LINE_22,TCPWM_0_LINE_COMPL_21,TCPWM_0_TR_ONE_CNT_IN_20,TDM_0_TDM_RX_FSYNC_0,TDM_0_TDM_RX_FSYNC_1,TDM_0_TDM_TX_FSYNC_0,VIDEOSS_0_TTL_CAP0_DATA_1,VIDEOSS_0_TTL_CAP0_DATA_22,VIDEOSS_0_TTL_DSP1_DATA_A1_0
PORT.16.0.physical_pin:V2
PORT.16.0.AMUXA.num:4
PORT.16.0.AMUXB.num:5
PORT.16.0.CPUSS_TRACE_DATA_1.num:11
PORT.16.0.GPIO.num:0
PORT.16.0.PERI_TR_IO_INPUT_24.num:27
PORT.16.0.PWM_0_PWM_LINE2_N_0.num:24
PORT.16.0.SG_0_SG_MCK_2.num:22
PORT.16.0.TCPWM_0_LINE_22.num:8
PORT.16.0.TCPWM_0_LINE_COMPL_21.num:9
PORT.16.0.TCPWM_0_TR_ONE_CNT_IN_20.num:10
PORT.16.0.TDM_0_TDM_RX_FSYNC_0.num:17
PORT.16.0.TDM_0_TDM_RX_FSYNC_1.num:18
PORT.16.0.TDM_0_TDM_TX_FSYNC_0.num:16
PORT.16.0.VIDEOSS_0_TTL_CAP0_DATA_1.num:23
PORT.16.0.VIDEOSS_0_TTL_CAP0_DATA_22.num:21
PORT.16.0.VIDEOSS_0_TTL_DSP1_DATA_A1_0.num:20
PORT.16.1.bond:True
PORT.16.1.cell:HSIO_STDLN
PORT.16.1.modes:AMUXA,AMUXB,CPUSS_TRACE_DATA_2,GPIO,PERI_TR_IO_INPUT_25,PWM_0_PWM_LINE1_P_1,SG_0_SG_MCK_3,TCPWM_0_LINE_23,TCPWM_0_LINE_COMPL_22,TCPWM_0_TR_ONE_CNT_IN_21,TDM_0_TDM_RX_SD_0,TDM_0_TDM_RX_SD_1,TDM_0_TDM_TX_SD_0,VIDEOSS_0_TTL_CAP0_DATA_2,VIDEOSS_0_TTL_CAP0_DATA_21
PORT.16.1.physical_pin:W1
PORT.16.1.AMUXA.num:4
PORT.16.1.AMUXB.num:5
PORT.16.1.CPUSS_TRACE_DATA_2.num:11
PORT.16.1.GPIO.num:0
PORT.16.1.PERI_TR_IO_INPUT_25.num:27
PORT.16.1.PWM_0_PWM_LINE1_P_1.num:24
PORT.16.1.SG_0_SG_MCK_3.num:22
PORT.16.1.TCPWM_0_LINE_23.num:8
PORT.16.1.TCPWM_0_LINE_COMPL_22.num:9
PORT.16.1.TCPWM_0_TR_ONE_CNT_IN_21.num:10
PORT.16.1.TDM_0_TDM_RX_SD_0.num:17
PORT.16.1.TDM_0_TDM_RX_SD_1.num:18
PORT.16.1.TDM_0_TDM_TX_SD_0.num:16
PORT.16.1.VIDEOSS_0_TTL_CAP0_DATA_2.num:21
PORT.16.1.VIDEOSS_0_TTL_CAP0_DATA_21.num:23
PORT.16.2.bond:True
PORT.16.2.cell:HSIO_STDLN
PORT.16.2.modes:AMUXA,AMUXB,CPUSS_TRACE_DATA_3,GPIO,PERI_TR_IO_INPUT_26,PWM_0_PWM_LINE1_N_1,SG_0_SG_MCK_4,TCPWM_0_LINE_24,TCPWM_0_LINE_COMPL_23,TCPWM_0_TR_ONE_CNT_IN_22,TDM_0_TDM_RX_MCK_0,TDM_0_TDM_RX_MCK_1,TDM_0_TDM_TX_MCK_1,VIDEOSS_0_TTL_CAP0_DATA_3,VIDEOSS_0_TTL_CAP0_DATA_20
PORT.16.2.physical_pin:U4
PORT.16.2.AMUXA.num:4
PORT.16.2.AMUXB.num:5
PORT.16.2.CPUSS_TRACE_DATA_3.num:11
PORT.16.2.GPIO.num:0
PORT.16.2.PERI_TR_IO_INPUT_26.num:27
PORT.16.2.PWM_0_PWM_LINE1_N_1.num:24
PORT.16.2.SG_0_SG_MCK_4.num:22
PORT.16.2.TCPWM_0_LINE_24.num:8
PORT.16.2.TCPWM_0_LINE_COMPL_23.num:9
PORT.16.2.TCPWM_0_TR_ONE_CNT_IN_22.num:10
PORT.16.2.TDM_0_TDM_RX_MCK_0.num:17
PORT.16.2.TDM_0_TDM_RX_MCK_1.num:18
PORT.16.2.TDM_0_TDM_TX_MCK_1.num:16
PORT.16.2.VIDEOSS_0_TTL_CAP0_DATA_20.num:21
PORT.16.2.VIDEOSS_0_TTL_CAP0_DATA_3.num:23
PORT.16.3.bond:True
PORT.16.3.cell:HSIO_STDLN
PORT.16.3.modes:AMUXA,AMUXB,CPUSS_TRACE_DATA_4,GPIO,PERI_TR_IO_INPUT_27,PWM_0_PWM_MCK_0,TCPWM_0_LINE_25,TCPWM_0_LINE_COMPL_24,TCPWM_0_TR_ONE_CNT_IN_23,TDM_0_TDM_RX_SCK_0,TDM_0_TDM_RX_SCK_1,TDM_0_TDM_TX_SCK_1,VIDEOSS_0_TTL_CAP0_DATA_4,VIDEOSS_0_TTL_CAP0_DATA_19
PORT.16.3.physical_pin:V3
PORT.16.3.AMUXA.num:4
PORT.16.3.AMUXB.num:5
PORT.16.3.CPUSS_TRACE_DATA_4.num:11
PORT.16.3.GPIO.num:0
PORT.16.3.PERI_TR_IO_INPUT_27.num:27
PORT.16.3.PWM_0_PWM_MCK_0.num:22
PORT.16.3.TCPWM_0_LINE_25.num:8
PORT.16.3.TCPWM_0_LINE_COMPL_24.num:9
PORT.16.3.TCPWM_0_TR_ONE_CNT_IN_23.num:10
PORT.16.3.TDM_0_TDM_RX_SCK_0.num:17
PORT.16.3.TDM_0_TDM_RX_SCK_1.num:18
PORT.16.3.TDM_0_TDM_TX_SCK_1.num:16
PORT.16.3.VIDEOSS_0_TTL_CAP0_DATA_19.num:23
PORT.16.3.VIDEOSS_0_TTL_CAP0_DATA_4.num:21
PORT.16.4.bond:True
PORT.16.4.cell:HSIO_STDLN
PORT.16.4.modes:AMUXA,AMUXB,CPUSS_TRACE_DATA_5,GPIO,PWM_0_PWM_MCK_1,TCPWM_0_LINE_26,TCPWM_0_LINE_COMPL_25,TCPWM_0_TR_ONE_CNT_IN_24,TDM_0_TDM_RX_FSYNC_0,TDM_0_TDM_RX_FSYNC_1,TDM_0_TDM_TX_FSYNC_1,VIDEOSS_0_TTL_CAP0_DATA_5,VIDEOSS_0_TTL_CAP0_DATA_18
PORT.16.4.physical_pin:W2
PORT.16.4.AMUXA.num:4
PORT.16.4.AMUXB.num:5
PORT.16.4.CPUSS_TRACE_DATA_5.num:11
PORT.16.4.GPIO.num:0
PORT.16.4.PWM_0_PWM_MCK_1.num:22
PORT.16.4.TCPWM_0_LINE_26.num:8
PORT.16.4.TCPWM_0_LINE_COMPL_25.num:9
PORT.16.4.TCPWM_0_TR_ONE_CNT_IN_24.num:10
PORT.16.4.TDM_0_TDM_RX_FSYNC_0.num:17
PORT.16.4.TDM_0_TDM_RX_FSYNC_1.num:18
PORT.16.4.TDM_0_TDM_TX_FSYNC_1.num:16
PORT.16.4.VIDEOSS_0_TTL_CAP0_DATA_18.num:21
PORT.16.4.VIDEOSS_0_TTL_CAP0_DATA_5.num:23
PORT.16.5.bond:True
PORT.16.5.cell:HSIO_STDLN
PORT.16.5.modes:AMUXA,AMUXB,CPUSS_TRACE_DATA_6,GPIO,PWM_0_PWM_LINE2_P_1,SCB_1_SPI_SELECT1,TCPWM_0_LINE_27,TCPWM_0_LINE_COMPL_26,TCPWM_0_TR_ONE_CNT_IN_25,TDM_0_TDM_RX_SD_0,TDM_0_TDM_RX_SD_1,TDM_0_TDM_TX_SD_1,VIDEOSS_0_TTL_CAP0_DATA_6,VIDEOSS_0_TTL_CAP0_DATA_17
PORT.16.5.physical_pin:Y2
PORT.16.5.AMUXA.num:4
PORT.16.5.AMUXB.num:5
PORT.16.5.CPUSS_TRACE_DATA_6.num:11
PORT.16.5.GPIO.num:0
PORT.16.5.PWM_0_PWM_LINE2_P_1.num:24
PORT.16.5.SCB_1_SPI_SELECT1.num:25
PORT.16.5.TCPWM_0_LINE_27.num:8
PORT.16.5.TCPWM_0_LINE_COMPL_26.num:9
PORT.16.5.TCPWM_0_TR_ONE_CNT_IN_25.num:10
PORT.16.5.TDM_0_TDM_RX_SD_0.num:17
PORT.16.5.TDM_0_TDM_RX_SD_1.num:18
PORT.16.5.TDM_0_TDM_TX_SD_1.num:16
PORT.16.5.VIDEOSS_0_TTL_CAP0_DATA_17.num:23
PORT.16.5.VIDEOSS_0_TTL_CAP0_DATA_6.num:21
PORT.16.6.bond:True
PORT.16.6.cell:HSIO_STDLN
PORT.16.6.modes:AMUXA,AMUXB,CPUSS_TRACE_DATA_7,GPIO,PWM_0_PWM_LINE2_N_1,SCB_1_SPI_SELECT0,SCB_1_UART_CTS,TCPWM_0_LINE_28,TCPWM_0_LINE_COMPL_27,TCPWM_0_TR_ONE_CNT_IN_26,VIDEOSS_0_TTL_CAP0_DATA_7,VIDEOSS_0_TTL_CAP0_DATA_16
PORT.16.6.physical_pin:W3
PORT.16.6.AMUXA.num:4
PORT.16.6.AMUXB.num:5
PORT.16.6.CPUSS_TRACE_DATA_7.num:11
PORT.16.6.GPIO.num:0
PORT.16.6.PWM_0_PWM_LINE2_N_1.num:24
PORT.16.6.SCB_1_SPI_SELECT0.num:25
PORT.16.6.SCB_1_UART_CTS.num:26
PORT.16.6.TCPWM_0_LINE_28.num:8
PORT.16.6.TCPWM_0_LINE_COMPL_27.num:9
PORT.16.6.TCPWM_0_TR_ONE_CNT_IN_26.num:10
PORT.16.6.VIDEOSS_0_TTL_CAP0_DATA_16.num:21
PORT.16.6.VIDEOSS_0_TTL_CAP0_DATA_7.num:23
PORT.16.7.bond:True
PORT.16.7.cell:HSIO_STDLN
PORT.16.7.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_OUTPUT_0,SCB_1_SPI_CLK,SCB_1_UART_RX,TCPWM_0_LINE_29,TCPWM_0_LINE_COMPL_28,TCPWM_0_TR_ONE_CNT_IN_27,VIDEOSS_0_TTL_CAP0_DATA_8,VIDEOSS_0_TTL_CAP0_DATA_15,VIDEOSS_0_TTL_DSP1_DATA_A0_0
PORT.16.7.physical_pin:Y3
PORT.16.7.AMUXA.num:4
PORT.16.7.AMUXB.num:5
PORT.16.7.GPIO.num:0
PORT.16.7.PERI_TR_IO_OUTPUT_0.num:27
PORT.16.7.SCB_1_SPI_CLK.num:25
PORT.16.7.SCB_1_UART_RX.num:26
PORT.16.7.TCPWM_0_LINE_29.num:8
PORT.16.7.TCPWM_0_LINE_COMPL_28.num:9
PORT.16.7.TCPWM_0_TR_ONE_CNT_IN_27.num:10
PORT.16.7.VIDEOSS_0_TTL_CAP0_DATA_15.num:23
PORT.16.7.VIDEOSS_0_TTL_CAP0_DATA_8.num:21
PORT.16.7.VIDEOSS_0_TTL_DSP1_DATA_A0_0.num:20
PORT.17.pins:0,1
PORT.17.0.bond:True
PORT.17.0.cell:HSIO_STDLN
PORT.17.0.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_OUTPUT_1,SCB_1_SPI_MOSI,SCB_1_UART_TX,TCPWM_0_LINE_30,TCPWM_0_LINE_COMPL_29,TCPWM_0_TR_ONE_CNT_IN_28,VIDEOSS_0_TTL_CAP0_DATA_9,VIDEOSS_0_TTL_CAP0_DATA_14,VIDEOSS_0_TTL_DSP1_DATA_A1_0
PORT.17.0.physical_pin:V4
PORT.17.0.AMUXA.num:4
PORT.17.0.AMUXB.num:5
PORT.17.0.GPIO.num:0
PORT.17.0.PERI_TR_IO_OUTPUT_1.num:27
PORT.17.0.SCB_1_SPI_MOSI.num:25
PORT.17.0.SCB_1_UART_TX.num:26
PORT.17.0.TCPWM_0_LINE_30.num:8
PORT.17.0.TCPWM_0_LINE_COMPL_29.num:9
PORT.17.0.TCPWM_0_TR_ONE_CNT_IN_28.num:10
PORT.17.0.VIDEOSS_0_TTL_CAP0_DATA_14.num:21
PORT.17.0.VIDEOSS_0_TTL_CAP0_DATA_9.num:23
PORT.17.0.VIDEOSS_0_TTL_DSP1_DATA_A1_0.num:20
PORT.17.1.bond:False
PORT.17.1.cell:HSIO_STDLN
PORT.17.1.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_28,SCB_1_SPI_MISO,SCB_1_UART_RTS,TCPWM_0_LINE_31,TCPWM_0_LINE_COMPL_30,TCPWM_0_TR_ONE_CNT_IN_29
PORT.17.1.AMUXA.num:4
PORT.17.1.AMUXB.num:5
PORT.17.1.GPIO.num:0
PORT.17.1.PERI_TR_IO_INPUT_28.num:27
PORT.17.1.SCB_1_SPI_MISO.num:25
PORT.17.1.SCB_1_UART_RTS.num:26
PORT.17.1.TCPWM_0_LINE_31.num:8
PORT.17.1.TCPWM_0_LINE_COMPL_30.num:9
PORT.17.1.TCPWM_0_TR_ONE_CNT_IN_29.num:10
PORT.18.pins:0,1,2,3,4,5,6,7
PORT.18.0.bond:True
PORT.18.0.cell:HSIO_STDLN
PORT.18.0.modes:AMUXA,AMUXB,CPUSS_TRACE_CLOCK,GPIO,SCB_3_I2C_SDA,SCB_3_SPI_CLK,SCB_3_UART_RX,TCPWM_0_LINE_32,TCPWM_0_LINE_COMPL_31,TCPWM_0_TR_ONE_CNT_IN_30,VIDEOSS_0_TTL_CAP0_DATA_10,VIDEOSS_0_TTL_CAP0_DATA_13,VIDEOSS_0_TTL_DSP1_DATA_A0_1
PORT.18.0.physical_pin:W4
PORT.18.0.AMUXA.num:4
PORT.18.0.AMUXB.num:5
PORT.18.0.CPUSS_TRACE_CLOCK.num:11
PORT.18.0.GPIO.num:0
PORT.18.0.SCB_3_I2C_SDA.num:27
PORT.18.0.SCB_3_SPI_CLK.num:25
PORT.18.0.SCB_3_UART_RX.num:26
PORT.18.0.TCPWM_0_LINE_32.num:8
PORT.18.0.TCPWM_0_LINE_COMPL_31.num:9
PORT.18.0.TCPWM_0_TR_ONE_CNT_IN_30.num:10
PORT.18.0.VIDEOSS_0_TTL_CAP0_DATA_10.num:21
PORT.18.0.VIDEOSS_0_TTL_CAP0_DATA_13.num:23
PORT.18.0.VIDEOSS_0_TTL_DSP1_DATA_A0_1.num:24
PORT.18.1.bond:True
PORT.18.1.cell:HSIO_STDLN
PORT.18.1.modes:AMUXA,AMUXB,CPUSS_TRACE_DATA_0,GPIO,SCB_3_I2C_SCL,SCB_3_SPI_MOSI,SCB_3_UART_TX,TCPWM_0_LINE_33,TCPWM_0_LINE_COMPL_32,TCPWM_0_TR_ONE_CNT_IN_31,VIDEOSS_0_TTL_CAP0_DATA_11,VIDEOSS_0_TTL_CAP0_DATA_12,VIDEOSS_0_TTL_DSP1_DATA_A1_1
PORT.18.1.physical_pin:Y4
PORT.18.1.AMUXA.num:4
PORT.18.1.AMUXB.num:5
PORT.18.1.CPUSS_TRACE_DATA_0.num:11
PORT.18.1.GPIO.num:0
PORT.18.1.SCB_3_I2C_SCL.num:27
PORT.18.1.SCB_3_SPI_MOSI.num:25
PORT.18.1.SCB_3_UART_TX.num:26
PORT.18.1.TCPWM_0_LINE_33.num:8
PORT.18.1.TCPWM_0_LINE_COMPL_32.num:9
PORT.18.1.TCPWM_0_TR_ONE_CNT_IN_31.num:10
PORT.18.1.VIDEOSS_0_TTL_CAP0_DATA_11.num:23
PORT.18.1.VIDEOSS_0_TTL_CAP0_DATA_12.num:21
PORT.18.1.VIDEOSS_0_TTL_DSP1_DATA_A1_1.num:24
PORT.18.2.bond:True
PORT.18.2.cell:HSIO_STDLN
PORT.18.2.modes:AMUXA,AMUXB,CPUSS_TRACE_DATA_1,GPIO,SCB_3_SPI_MISO,SCB_3_UART_RTS,TCPWM_0_LINE_34,TCPWM_0_LINE_COMPL_33,TCPWM_0_TR_ONE_CNT_IN_32,VIDEOSS_0_TTL_CAP0_DATA_11,VIDEOSS_0_TTL_CAP0_DATA_12,VIDEOSS_0_TTL_DSP1_DATA_A0_2
PORT.18.2.physical_pin:U5
PORT.18.2.AMUXA.num:4
PORT.18.2.AMUXB.num:5
PORT.18.2.CPUSS_TRACE_DATA_1.num:11
PORT.18.2.GPIO.num:0
PORT.18.2.SCB_3_SPI_MISO.num:25
PORT.18.2.SCB_3_UART_RTS.num:26
PORT.18.2.TCPWM_0_LINE_34.num:8
PORT.18.2.TCPWM_0_LINE_COMPL_33.num:9
PORT.18.2.TCPWM_0_TR_ONE_CNT_IN_32.num:10
PORT.18.2.VIDEOSS_0_TTL_CAP0_DATA_11.num:23
PORT.18.2.VIDEOSS_0_TTL_CAP0_DATA_12.num:21
PORT.18.2.VIDEOSS_0_TTL_DSP1_DATA_A0_2.num:24
PORT.18.3.bond:True
PORT.18.3.cell:HSIO_STDLN
PORT.18.3.modes:AMUXA,AMUXB,CPUSS_TRACE_DATA_2,GPIO,SCB_3_SPI_SELECT0,SCB_3_UART_CTS,TCPWM_0_LINE_35,TCPWM_0_LINE_COMPL_34,TCPWM_0_TR_ONE_CNT_IN_33,VIDEOSS_0_TTL_CAP0_DATA_10,VIDEOSS_0_TTL_CAP0_DATA_13,VIDEOSS_0_TTL_DSP1_DATA_A1_2
PORT.18.3.physical_pin:V5
PORT.18.3.AMUXA.num:4
PORT.18.3.AMUXB.num:5
PORT.18.3.CPUSS_TRACE_DATA_2.num:11
PORT.18.3.GPIO.num:0
PORT.18.3.SCB_3_SPI_SELECT0.num:25
PORT.18.3.SCB_3_UART_CTS.num:26
PORT.18.3.TCPWM_0_LINE_35.num:8
PORT.18.3.TCPWM_0_LINE_COMPL_34.num:9
PORT.18.3.TCPWM_0_TR_ONE_CNT_IN_33.num:10
PORT.18.3.VIDEOSS_0_TTL_CAP0_DATA_10.num:21
PORT.18.3.VIDEOSS_0_TTL_CAP0_DATA_13.num:23
PORT.18.3.VIDEOSS_0_TTL_DSP1_DATA_A1_2.num:24
PORT.18.4.bond:True
PORT.18.4.cell:HSIO_STDLN
PORT.18.4.modes:AMUXA,AMUXB,CPUSS_TRACE_DATA_3,GPIO,SCB_4_I2C_SDA,SCB_4_SPI_CLK,SCB_4_UART_RX,TCPWM_0_LINE_36,TCPWM_0_LINE_COMPL_35,TCPWM_0_TR_ONE_CNT_IN_34,VIDEOSS_0_TTL_CAP0_DATA_9,VIDEOSS_0_TTL_CAP0_DATA_14,VIDEOSS_0_TTL_DSP1_DATA_A0_3
PORT.18.4.physical_pin:W5
PORT.18.4.AMUXA.num:4
PORT.18.4.AMUXB.num:5
PORT.18.4.CPUSS_TRACE_DATA_3.num:11
PORT.18.4.GPIO.num:0
PORT.18.4.SCB_4_I2C_SDA.num:27
PORT.18.4.SCB_4_SPI_CLK.num:25
PORT.18.4.SCB_4_UART_RX.num:26
PORT.18.4.TCPWM_0_LINE_36.num:8
PORT.18.4.TCPWM_0_LINE_COMPL_35.num:9
PORT.18.4.TCPWM_0_TR_ONE_CNT_IN_34.num:10
PORT.18.4.VIDEOSS_0_TTL_CAP0_DATA_14.num:21
PORT.18.4.VIDEOSS_0_TTL_CAP0_DATA_9.num:23
PORT.18.4.VIDEOSS_0_TTL_DSP1_DATA_A0_3.num:24
PORT.18.5.bond:True
PORT.18.5.cell:HSIO_STDLN
PORT.18.5.modes:AMUXA,AMUXB,GPIO,SCB_4_I2C_SCL,SCB_4_SPI_MOSI,SCB_4_UART_TX,TCPWM_0_LINE_37,TCPWM_0_LINE_COMPL_36,TCPWM_0_TR_ONE_CNT_IN_35,VIDEOSS_0_TTL_CAP0_DATA_8,VIDEOSS_0_TTL_CAP0_DATA_15,VIDEOSS_0_TTL_DSP1_DATA_A1_3
PORT.18.5.physical_pin:Y5
PORT.18.5.AMUXA.num:4
PORT.18.5.AMUXB.num:5
PORT.18.5.GPIO.num:0
PORT.18.5.SCB_4_I2C_SCL.num:27
PORT.18.5.SCB_4_SPI_MOSI.num:25
PORT.18.5.SCB_4_UART_TX.num:26
PORT.18.5.TCPWM_0_LINE_37.num:8
PORT.18.5.TCPWM_0_LINE_COMPL_36.num:9
PORT.18.5.TCPWM_0_TR_ONE_CNT_IN_35.num:10
PORT.18.5.VIDEOSS_0_TTL_CAP0_DATA_15.num:23
PORT.18.5.VIDEOSS_0_TTL_CAP0_DATA_8.num:21
PORT.18.5.VIDEOSS_0_TTL_DSP1_DATA_A1_3.num:24
PORT.18.6.bond:True
PORT.18.6.cell:HSIO_STDLN
PORT.18.6.modes:AMUXA,AMUXB,GPIO,SCB_4_SPI_MISO,SCB_4_UART_RTS,TCPWM_0_LINE_20,TCPWM_0_LINE_COMPL_37,TCPWM_0_TR_ONE_CNT_IN_36,VIDEOSS_0_TTL_CAP0_DATA_7,VIDEOSS_0_TTL_CAP0_DATA_16,VIDEOSS_0_TTL_DSP1_DATA_A0_4
PORT.18.6.physical_pin:U6
PORT.18.6.AMUXA.num:4
PORT.18.6.AMUXB.num:5
PORT.18.6.GPIO.num:0
PORT.18.6.SCB_4_SPI_MISO.num:25
PORT.18.6.SCB_4_UART_RTS.num:26
PORT.18.6.TCPWM_0_LINE_20.num:8
PORT.18.6.TCPWM_0_LINE_COMPL_37.num:9
PORT.18.6.TCPWM_0_TR_ONE_CNT_IN_36.num:10
PORT.18.6.VIDEOSS_0_TTL_CAP0_DATA_16.num:21
PORT.18.6.VIDEOSS_0_TTL_CAP0_DATA_7.num:23
PORT.18.6.VIDEOSS_0_TTL_DSP1_DATA_A0_4.num:24
PORT.18.7.bond:True
PORT.18.7.cell:HSIO_STDLN
PORT.18.7.modes:AMUXA,AMUXB,GPIO,SCB_4_SPI_SELECT0,SCB_4_UART_CTS,TCPWM_0_LINE_21,TCPWM_0_LINE_COMPL_20,TCPWM_0_TR_ONE_CNT_IN_37,VIDEOSS_0_TTL_CAP0_DATA_6,VIDEOSS_0_TTL_CAP0_DATA_17,VIDEOSS_0_TTL_DSP1_DATA_A1_4
PORT.18.7.physical_pin:V6
PORT.18.7.AMUXA.num:4
PORT.18.7.AMUXB.num:5
PORT.18.7.GPIO.num:0
PORT.18.7.SCB_4_SPI_SELECT0.num:25
PORT.18.7.SCB_4_UART_CTS.num:26
PORT.18.7.TCPWM_0_LINE_21.num:8
PORT.18.7.TCPWM_0_LINE_COMPL_20.num:9
PORT.18.7.TCPWM_0_TR_ONE_CNT_IN_37.num:10
PORT.18.7.VIDEOSS_0_TTL_CAP0_DATA_17.num:23
PORT.18.7.VIDEOSS_0_TTL_CAP0_DATA_6.num:21
PORT.18.7.VIDEOSS_0_TTL_DSP1_DATA_A1_4.num:24
PORT.19.pins:0,1,2,3,4,5,6,7
PORT.19.0.bond:True
PORT.19.0.cell:HSIO_STDLN
PORT.19.0.modes:AMUXA,AMUXB,GPIO,SCB_3_SPI_SELECT1,TCPWM_0_LINE_22,TCPWM_0_LINE_COMPL_21,TCPWM_0_TR_ONE_CNT_IN_20,VIDEOSS_0_TTL_CAP0_DATA_5,VIDEOSS_0_TTL_CAP0_DATA_18,VIDEOSS_0_TTL_DSP1_DATA_A0_5
PORT.19.0.physical_pin:W6
PORT.19.0.AMUXA.num:4
PORT.19.0.AMUXB.num:5
PORT.19.0.GPIO.num:0
PORT.19.0.SCB_3_SPI_SELECT1.num:25
PORT.19.0.TCPWM_0_LINE_22.num:8
PORT.19.0.TCPWM_0_LINE_COMPL_21.num:9
PORT.19.0.TCPWM_0_TR_ONE_CNT_IN_20.num:10
PORT.19.0.VIDEOSS_0_TTL_CAP0_DATA_18.num:21
PORT.19.0.VIDEOSS_0_TTL_CAP0_DATA_5.num:23
PORT.19.0.VIDEOSS_0_TTL_DSP1_DATA_A0_5.num:24
PORT.19.1.bond:True
PORT.19.1.cell:HSIO_STDLN
PORT.19.1.modes:AMUXA,AMUXB,GPIO,SCB_4_SPI_SELECT1,TCPWM_0_LINE_23,TCPWM_0_LINE_COMPL_22,TCPWM_0_TR_ONE_CNT_IN_21,VIDEOSS_0_TTL_CAP0_DATA_4,VIDEOSS_0_TTL_CAP0_DATA_19,VIDEOSS_0_TTL_DSP1_DATA_A1_5
PORT.19.1.physical_pin:Y6
PORT.19.1.AMUXA.num:4
PORT.19.1.AMUXB.num:5
PORT.19.1.GPIO.num:0
PORT.19.1.SCB_4_SPI_SELECT1.num:25
PORT.19.1.TCPWM_0_LINE_23.num:8
PORT.19.1.TCPWM_0_LINE_COMPL_22.num:9
PORT.19.1.TCPWM_0_TR_ONE_CNT_IN_21.num:10
PORT.19.1.VIDEOSS_0_TTL_CAP0_DATA_19.num:23
PORT.19.1.VIDEOSS_0_TTL_CAP0_DATA_4.num:21
PORT.19.1.VIDEOSS_0_TTL_DSP1_DATA_A1_5.num:24
PORT.19.2.bond:True
PORT.19.2.cell:HSIO_STDLN
PORT.19.2.modes:AMUXA,AMUXB,GPIO,SCB_5_I2C_SDA,SCB_5_SPI_CLK,SCB_5_UART_RX,TCPWM_0_LINE_24,TCPWM_0_LINE_COMPL_23,TCPWM_0_TR_ONE_CNT_IN_22,VIDEOSS_0_TTL_CAP0_DATA_3,VIDEOSS_0_TTL_CAP0_DATA_20,VIDEOSS_0_TTL_DSP1_DATA_A0_6
PORT.19.2.physical_pin:U7
PORT.19.2.AMUXA.num:4
PORT.19.2.AMUXB.num:5
PORT.19.2.GPIO.num:0
PORT.19.2.SCB_5_I2C_SDA.num:27
PORT.19.2.SCB_5_SPI_CLK.num:25
PORT.19.2.SCB_5_UART_RX.num:26
PORT.19.2.TCPWM_0_LINE_24.num:8
PORT.19.2.TCPWM_0_LINE_COMPL_23.num:9
PORT.19.2.TCPWM_0_TR_ONE_CNT_IN_22.num:10
PORT.19.2.VIDEOSS_0_TTL_CAP0_DATA_20.num:21
PORT.19.2.VIDEOSS_0_TTL_CAP0_DATA_3.num:23
PORT.19.2.VIDEOSS_0_TTL_DSP1_DATA_A0_6.num:24
PORT.19.3.bond:True
PORT.19.3.cell:HSIO_STDLN
PORT.19.3.modes:AMUXA,AMUXB,GPIO,SCB_5_I2C_SCL,SCB_5_SPI_MOSI,SCB_5_UART_TX,TCPWM_0_LINE_25,TCPWM_0_LINE_COMPL_24,TCPWM_0_TR_ONE_CNT_IN_23,VIDEOSS_0_TTL_CAP0_DATA_2,VIDEOSS_0_TTL_CAP0_DATA_21,VIDEOSS_0_TTL_DSP1_DATA_A1_6
PORT.19.3.physical_pin:V7
PORT.19.3.AMUXA.num:4
PORT.19.3.AMUXB.num:5
PORT.19.3.GPIO.num:0
PORT.19.3.SCB_5_I2C_SCL.num:27
PORT.19.3.SCB_5_SPI_MOSI.num:25
PORT.19.3.SCB_5_UART_TX.num:26
PORT.19.3.TCPWM_0_LINE_25.num:8
PORT.19.3.TCPWM_0_LINE_COMPL_24.num:9
PORT.19.3.TCPWM_0_TR_ONE_CNT_IN_23.num:10
PORT.19.3.VIDEOSS_0_TTL_CAP0_DATA_2.num:21
PORT.19.3.VIDEOSS_0_TTL_CAP0_DATA_21.num:23
PORT.19.3.VIDEOSS_0_TTL_DSP1_DATA_A1_6.num:24
PORT.19.4.bond:True
PORT.19.4.cell:HSIO_STDLN
PORT.19.4.modes:AMUXA,AMUXB,GPIO,SCB_5_SPI_MISO,SCB_5_UART_RTS,TCPWM_0_LINE_26,TCPWM_0_LINE_COMPL_25,TCPWM_0_TR_ONE_CNT_IN_24,VIDEOSS_0_TTL_CAP0_DATA_1,VIDEOSS_0_TTL_CAP0_DATA_22,VIDEOSS_0_TTL_DSP1_DATA_A0_7
PORT.19.4.physical_pin:W7
PORT.19.4.AMUXA.num:4
PORT.19.4.AMUXB.num:5
PORT.19.4.GPIO.num:0
PORT.19.4.SCB_5_SPI_MISO.num:25
PORT.19.4.SCB_5_UART_RTS.num:26
PORT.19.4.TCPWM_0_LINE_26.num:8
PORT.19.4.TCPWM_0_LINE_COMPL_25.num:9
PORT.19.4.TCPWM_0_TR_ONE_CNT_IN_24.num:10
PORT.19.4.VIDEOSS_0_TTL_CAP0_DATA_1.num:23
PORT.19.4.VIDEOSS_0_TTL_CAP0_DATA_22.num:21
PORT.19.4.VIDEOSS_0_TTL_DSP1_DATA_A0_7.num:24
PORT.19.5.bond:True
PORT.19.5.cell:HSIO_STDLN
PORT.19.5.modes:AMUXA,AMUXB,GPIO,SCB_5_SPI_SELECT0,SCB_5_UART_CTS,TCPWM_0_LINE_27,TCPWM_0_LINE_COMPL_26,TCPWM_0_TR_ONE_CNT_IN_25,VIDEOSS_0_TTL_CAP0_DATA_0,VIDEOSS_0_TTL_CAP0_DATA_23,VIDEOSS_0_TTL_DSP1_DATA_A1_7
PORT.19.5.physical_pin:Y7
PORT.19.5.AMUXA.num:4
PORT.19.5.AMUXB.num:5
PORT.19.5.GPIO.num:0
PORT.19.5.SCB_5_SPI_SELECT0.num:25
PORT.19.5.SCB_5_UART_CTS.num:26
PORT.19.5.TCPWM_0_LINE_27.num:8
PORT.19.5.TCPWM_0_LINE_COMPL_26.num:9
PORT.19.5.TCPWM_0_TR_ONE_CNT_IN_25.num:10
PORT.19.5.VIDEOSS_0_TTL_CAP0_DATA_0.num:21
PORT.19.5.VIDEOSS_0_TTL_CAP0_DATA_23.num:23
PORT.19.5.VIDEOSS_0_TTL_DSP1_DATA_A1_7.num:24
PORT.19.6.bond:True
PORT.19.6.cell:HSIO_STDLN
PORT.19.6.modes:AMUXA,AMUXB,GPIO,SCB_5_SPI_SELECT1,TCPWM_0_LINE_28,TCPWM_0_LINE_COMPL_27,TCPWM_0_TR_ONE_CNT_IN_26,VIDEOSS_0_TTL_CAP0_DATA_24,VIDEOSS_0_TTL_DSP1_DATA_A0_8
PORT.19.6.physical_pin:U8
PORT.19.6.AMUXA.num:4
PORT.19.6.AMUXB.num:5
PORT.19.6.GPIO.num:0
PORT.19.6.SCB_5_SPI_SELECT1.num:25
PORT.19.6.TCPWM_0_LINE_28.num:8
PORT.19.6.TCPWM_0_LINE_COMPL_27.num:9
PORT.19.6.TCPWM_0_TR_ONE_CNT_IN_26.num:10
PORT.19.6.VIDEOSS_0_TTL_CAP0_DATA_24.num:21
PORT.19.6.VIDEOSS_0_TTL_DSP1_DATA_A0_8.num:24
PORT.19.7.bond:True
PORT.19.7.cell:HSIO_STDLN
PORT.19.7.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_1,TCPWM_0_LINE_29,TCPWM_0_LINE_COMPL_28,TCPWM_0_TR_ONE_CNT_IN_27,VIDEOSS_0_TTL_CAP0_DATA_25,VIDEOSS_0_TTL_DSP1_DATA_A1_8
PORT.19.7.physical_pin:V8
PORT.19.7.AMUXA.num:4
PORT.19.7.AMUXB.num:5
PORT.19.7.GPIO.num:0
PORT.19.7.PERI_TR_IO_INPUT_1.num:27
PORT.19.7.TCPWM_0_LINE_29.num:8
PORT.19.7.TCPWM_0_LINE_COMPL_28.num:9
PORT.19.7.TCPWM_0_TR_ONE_CNT_IN_27.num:10
PORT.19.7.VIDEOSS_0_TTL_CAP0_DATA_25.num:23
PORT.19.7.VIDEOSS_0_TTL_DSP1_DATA_A1_8.num:24
PORT.20.pins:0,1,2,3,4,5,6,7
PORT.20.0.bond:True
PORT.20.0.cell:HSIO_STDLN
PORT.20.0.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_2,TCPWM_0_LINE_30,TCPWM_0_LINE_COMPL_29,TCPWM_0_TR_ONE_CNT_IN_28,VIDEOSS_0_TTL_CAP0_DATA_26,VIDEOSS_0_TTL_DSP1_DATA_A0_9
PORT.20.0.physical_pin:W8
PORT.20.0.AMUXA.num:4
PORT.20.0.AMUXB.num:5
PORT.20.0.GPIO.num:0
PORT.20.0.PERI_TR_IO_INPUT_2.num:27
PORT.20.0.TCPWM_0_LINE_30.num:8
PORT.20.0.TCPWM_0_LINE_COMPL_29.num:9
PORT.20.0.TCPWM_0_TR_ONE_CNT_IN_28.num:10
PORT.20.0.VIDEOSS_0_TTL_CAP0_DATA_26.num:21
PORT.20.0.VIDEOSS_0_TTL_DSP1_DATA_A0_9.num:24
PORT.20.1.bond:True
PORT.20.1.cell:HSIO_STDLN
PORT.20.1.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_3,TCPWM_0_LINE_31,TCPWM_0_LINE_COMPL_30,TCPWM_0_TR_ONE_CNT_IN_29,VIDEOSS_0_TTL_CAP0_CLK,VIDEOSS_0_TTL_DSP1_DATA_A1_9
PORT.20.1.physical_pin:Y8
PORT.20.1.AMUXA.num:4
PORT.20.1.AMUXB.num:5
PORT.20.1.GPIO.num:0
PORT.20.1.PERI_TR_IO_INPUT_3.num:27
PORT.20.1.TCPWM_0_LINE_31.num:8
PORT.20.1.TCPWM_0_LINE_COMPL_30.num:9
PORT.20.1.TCPWM_0_TR_ONE_CNT_IN_29.num:10
PORT.20.1.VIDEOSS_0_TTL_CAP0_CLK.num:23
PORT.20.1.VIDEOSS_0_TTL_DSP1_DATA_A1_9.num:24
PORT.20.2.bond:True
PORT.20.2.cell:HSIO_STDLN
PORT.20.2.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_4,TCPWM_0_LINE_32,TCPWM_0_LINE_COMPL_31,TCPWM_0_TR_ONE_CNT_IN_30,TDM_0_TDM_RX_MCK_0,TDM_0_TDM_RX_MCK_1,TDM_0_TDM_TX_MCK_0,VIDEOSS_0_TTL_DSP1_DATA_A0_10
PORT.20.2.physical_pin:U9
PORT.20.2.AMUXA.num:4
PORT.20.2.AMUXB.num:5
PORT.20.2.GPIO.num:0
PORT.20.2.PERI_TR_IO_INPUT_4.num:27
PORT.20.2.TCPWM_0_LINE_32.num:8
PORT.20.2.TCPWM_0_LINE_COMPL_31.num:9
PORT.20.2.TCPWM_0_TR_ONE_CNT_IN_30.num:10
PORT.20.2.TDM_0_TDM_RX_MCK_0.num:17
PORT.20.2.TDM_0_TDM_RX_MCK_1.num:18
PORT.20.2.TDM_0_TDM_TX_MCK_0.num:16
PORT.20.2.VIDEOSS_0_TTL_DSP1_DATA_A0_10.num:24
PORT.20.3.bond:True
PORT.20.3.cell:HSIO_STDLN
PORT.20.3.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_5,TCPWM_0_LINE_33,TCPWM_0_LINE_COMPL_32,TCPWM_0_TR_ONE_CNT_IN_31,TDM_0_TDM_RX_SCK_0,TDM_0_TDM_RX_SCK_1,TDM_0_TDM_TX_SCK_0,VIDEOSS_0_TTL_DSP1_DATA_A1_10
PORT.20.3.physical_pin:V9
PORT.20.3.AMUXA.num:4
PORT.20.3.AMUXB.num:5
PORT.20.3.GPIO.num:0
PORT.20.3.PERI_TR_IO_INPUT_5.num:27
PORT.20.3.TCPWM_0_LINE_33.num:8
PORT.20.3.TCPWM_0_LINE_COMPL_32.num:9
PORT.20.3.TCPWM_0_TR_ONE_CNT_IN_31.num:10
PORT.20.3.TDM_0_TDM_RX_SCK_0.num:17
PORT.20.3.TDM_0_TDM_RX_SCK_1.num:18
PORT.20.3.TDM_0_TDM_TX_SCK_0.num:16
PORT.20.3.VIDEOSS_0_TTL_DSP1_DATA_A1_10.num:24
PORT.20.4.bond:True
PORT.20.4.cell:HSIO_STDLN
PORT.20.4.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_6,TCPWM_0_LINE_34,TCPWM_0_LINE_COMPL_33,TCPWM_0_TR_ONE_CNT_IN_32,TDM_0_TDM_RX_FSYNC_0,TDM_0_TDM_RX_FSYNC_1,TDM_0_TDM_TX_FSYNC_0,VIDEOSS_0_TTL_DSP1_DATA_A0_11
PORT.20.4.physical_pin:W9
PORT.20.4.AMUXA.num:4
PORT.20.4.AMUXB.num:5
PORT.20.4.GPIO.num:0
PORT.20.4.PERI_TR_IO_INPUT_6.num:27
PORT.20.4.TCPWM_0_LINE_34.num:8
PORT.20.4.TCPWM_0_LINE_COMPL_33.num:9
PORT.20.4.TCPWM_0_TR_ONE_CNT_IN_32.num:10
PORT.20.4.TDM_0_TDM_RX_FSYNC_0.num:17
PORT.20.4.TDM_0_TDM_RX_FSYNC_1.num:18
PORT.20.4.TDM_0_TDM_TX_FSYNC_0.num:16
PORT.20.4.VIDEOSS_0_TTL_DSP1_DATA_A0_11.num:24
PORT.20.5.bond:True
PORT.20.5.cell:HSIO_STDLN
PORT.20.5.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_7,SCB_2_SPI_SELECT1,TCPWM_0_LINE_35,TCPWM_0_LINE_COMPL_34,TCPWM_0_TR_ONE_CNT_IN_33,TDM_0_TDM_RX_SD_0,TDM_0_TDM_RX_SD_1,TDM_0_TDM_TX_SD_0,VIDEOSS_0_TTL_DSP1_DATA_A1_11
PORT.20.5.physical_pin:Y9
PORT.20.5.AMUXA.num:4
PORT.20.5.AMUXB.num:5
PORT.20.5.GPIO.num:0
PORT.20.5.PERI_TR_IO_INPUT_7.num:27
PORT.20.5.SCB_2_SPI_SELECT1.num:25
PORT.20.5.TCPWM_0_LINE_35.num:8
PORT.20.5.TCPWM_0_LINE_COMPL_34.num:9
PORT.20.5.TCPWM_0_TR_ONE_CNT_IN_33.num:10
PORT.20.5.TDM_0_TDM_RX_SD_0.num:17
PORT.20.5.TDM_0_TDM_RX_SD_1.num:18
PORT.20.5.TDM_0_TDM_TX_SD_0.num:16
PORT.20.5.VIDEOSS_0_TTL_DSP1_DATA_A1_11.num:24
PORT.20.6.bond:True
PORT.20.6.cell:HSIO_STDLN
PORT.20.6.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_8,SCB_2_SPI_SELECT0,SCB_2_UART_CTS,TCPWM_0_LINE_36,TCPWM_0_LINE_COMPL_35,TCPWM_0_TR_ONE_CNT_IN_34,TDM_0_TDM_RX_MCK_0,TDM_0_TDM_RX_MCK_1,TDM_0_TDM_TX_MCK_1,VIDEOSS_0_TTL_DSP1_CONTROL_0
PORT.20.6.physical_pin:U10
PORT.20.6.AMUXA.num:4
PORT.20.6.AMUXB.num:5
PORT.20.6.GPIO.num:0
PORT.20.6.PERI_TR_IO_INPUT_8.num:27
PORT.20.6.SCB_2_SPI_SELECT0.num:25
PORT.20.6.SCB_2_UART_CTS.num:26
PORT.20.6.TCPWM_0_LINE_36.num:8
PORT.20.6.TCPWM_0_LINE_COMPL_35.num:9
PORT.20.6.TCPWM_0_TR_ONE_CNT_IN_34.num:10
PORT.20.6.TDM_0_TDM_RX_MCK_0.num:17
PORT.20.6.TDM_0_TDM_RX_MCK_1.num:18
PORT.20.6.TDM_0_TDM_TX_MCK_1.num:16
PORT.20.6.VIDEOSS_0_TTL_DSP1_CONTROL_0.num:24
PORT.20.7.bond:True
PORT.20.7.cell:HSIO_STDLN
PORT.20.7.modes:AMUXA,AMUXB,GPIO,PERI_TR_IO_INPUT_9,SCB_2_SPI_MISO,SCB_2_UART_RTS,TCPWM_0_LINE_37,TCPWM_0_LINE_COMPL_36,TCPWM_0_TR_ONE_CNT_IN_35,TDM_0_TDM_RX_SCK_0,TDM_0_TDM_RX_SCK_1,TDM_0_TDM_TX_SCK_1,VIDEOSS_0_TTL_DSP1_CONTROL_1
PORT.20.7.physical_pin:V10
PORT.20.7.AMUXA.num:4
PORT.20.7.AMUXB.num:5
PORT.20.7.GPIO.num:0
PORT.20.7.PERI_TR_IO_INPUT_9.num:27
PORT.20.7.SCB_2_SPI_MISO.num:25
PORT.20.7.SCB_2_UART_RTS.num:26
PORT.20.7.TCPWM_0_LINE_37.num:8
PORT.20.7.TCPWM_0_LINE_COMPL_36.num:9
PORT.20.7.TCPWM_0_TR_ONE_CNT_IN_35.num:10
PORT.20.7.TDM_0_TDM_RX_SCK_0.num:17
PORT.20.7.TDM_0_TDM_RX_SCK_1.num:18
PORT.20.7.TDM_0_TDM_TX_SCK_1.num:16
PORT.20.7.VIDEOSS_0_TTL_DSP1_CONTROL_1.num:24
PORT.21.pins:0,1,2,3,4,5,6,7
PORT.21.0.bond:True
PORT.21.0.cell:HSIO_STDLN
PORT.21.0.modes:AMUXA,AMUXB,GPIO,SCB_2_I2C_SDA,SCB_2_SPI_CLK,SCB_2_UART_RX,TCPWM_0_LINE_20,TCPWM_0_LINE_COMPL_37,TCPWM_0_TR_ONE_CNT_IN_36,TDM_0_TDM_RX_FSYNC_0,TDM_0_TDM_RX_FSYNC_1,TDM_0_TDM_TX_FSYNC_1,VIDEOSS_0_TTL_DSP1_CONTROL_2
PORT.21.0.physical_pin:W10
PORT.21.0.AMUXA.num:4
PORT.21.0.AMUXB.num:5
PORT.21.0.GPIO.num:0
PORT.21.0.SCB_2_I2C_SDA.num:27
PORT.21.0.SCB_2_SPI_CLK.num:25
PORT.21.0.SCB_2_UART_RX.num:26
PORT.21.0.TCPWM_0_LINE_20.num:8
PORT.21.0.TCPWM_0_LINE_COMPL_37.num:9
PORT.21.0.TCPWM_0_TR_ONE_CNT_IN_36.num:10
PORT.21.0.TDM_0_TDM_RX_FSYNC_0.num:17
PORT.21.0.TDM_0_TDM_RX_FSYNC_1.num:18
PORT.21.0.TDM_0_TDM_TX_FSYNC_1.num:16
PORT.21.0.VIDEOSS_0_TTL_DSP1_CONTROL_2.num:24
PORT.21.1.bond:True
PORT.21.1.cell:HSIO_STDLN
PORT.21.1.modes:AMUXA,AMUXB,GPIO,SCB_2_I2C_SCL,SCB_2_SPI_MOSI,SCB_2_UART_TX,TCPWM_0_LINE_21,TCPWM_0_LINE_COMPL_20,TCPWM_0_TR_ONE_CNT_IN_37,TDM_0_TDM_RX_SD_0,TDM_0_TDM_RX_SD_1,TDM_0_TDM_TX_SD_1,VIDEOSS_0_TTL_DSP1_CLOCK
PORT.21.1.physical_pin:Y10
PORT.21.1.AMUXA.num:4
PORT.21.1.AMUXB.num:5
PORT.21.1.GPIO.num:0
PORT.21.1.SCB_2_I2C_SCL.num:27
PORT.21.1.SCB_2_SPI_MOSI.num:25
PORT.21.1.SCB_2_UART_TX.num:26
PORT.21.1.TCPWM_0_LINE_21.num:8
PORT.21.1.TCPWM_0_LINE_COMPL_20.num:9
PORT.21.1.TCPWM_0_TR_ONE_CNT_IN_37.num:10
PORT.21.1.TDM_0_TDM_RX_SD_0.num:17
PORT.21.1.TDM_0_TDM_RX_SD_1.num:18
PORT.21.1.TDM_0_TDM_TX_SD_1.num:16
PORT.21.1.VIDEOSS_0_TTL_DSP1_CLOCK.num:24
PORT.21.2.bond:True
PORT.21.2.cell:HSIO_STDLN
PORT.21.2.modes:AMUXA,AMUXB,CANFD_1_TTCAN_TX_0,GPIO,PWM_0_PWM_LINE1_P_0,TCPWM_0_LINE_22,TCPWM_0_LINE_COMPL_21,TCPWM_0_TR_ONE_CNT_IN_20
PORT.21.2.physical_pin:U11
PORT.21.2.AMUXA.num:4
PORT.21.2.AMUXB.num:5
PORT.21.2.CANFD_1_TTCAN_TX_0.num:25
PORT.21.2.GPIO.num:0
PORT.21.2.PWM_0_PWM_LINE1_P_0.num:24
PORT.21.2.TCPWM_0_LINE_22.num:8
PORT.21.2.TCPWM_0_LINE_COMPL_21.num:9
PORT.21.2.TCPWM_0_TR_ONE_CNT_IN_20.num:10
PORT.21.3.bond:True
PORT.21.3.cell:HSIO_STDLN
PORT.21.3.modes:AMUXA,AMUXB,CANFD_1_TTCAN_RX_0,GPIO,PWM_0_PWM_LINE1_N_0,TCPWM_0_LINE_23,TCPWM_0_LINE_COMPL_22,TCPWM_0_TR_ONE_CNT_IN_21
PORT.21.3.physical_pin:V11
PORT.21.3.AMUXA.num:4
PORT.21.3.AMUXB.num:5
PORT.21.3.CANFD_1_TTCAN_RX_0.num:25
PORT.21.3.GPIO.num:0
PORT.21.3.PWM_0_PWM_LINE1_N_0.num:24
PORT.21.3.TCPWM_0_LINE_23.num:8
PORT.21.3.TCPWM_0_LINE_COMPL_22.num:9
PORT.21.3.TCPWM_0_TR_ONE_CNT_IN_21.num:10
PORT.21.4.bond:False
PORT.21.4.cell:HSIO_STDLN
PORT.21.4.modes:AMUXA,AMUXB,CANFD_1_TTCAN_TX_1,GPIO,PWM_0_PWM_LINE2_P_0,TCPWM_0_LINE_24,TCPWM_0_LINE_COMPL_23,TCPWM_0_TR_ONE_CNT_IN_22
PORT.21.4.AMUXA.num:4
PORT.21.4.AMUXB.num:5
PORT.21.4.CANFD_1_TTCAN_TX_1.num:25
PORT.21.4.GPIO.num:0
PORT.21.4.PWM_0_PWM_LINE2_P_0.num:24
PORT.21.4.TCPWM_0_LINE_24.num:8
PORT.21.4.TCPWM_0_LINE_COMPL_23.num:9
PORT.21.4.TCPWM_0_TR_ONE_CNT_IN_22.num:10
PORT.21.5.bond:False
PORT.21.5.cell:HSIO_STDLN
PORT.21.5.modes:AMUXA,AMUXB,CANFD_1_TTCAN_RX_1,GPIO,PWM_0_PWM_LINE2_N_0,TCPWM_0_LINE_25,TCPWM_0_LINE_COMPL_24,TCPWM_0_TR_ONE_CNT_IN_23
PORT.21.5.AMUXA.num:4
PORT.21.5.AMUXB.num:5
PORT.21.5.CANFD_1_TTCAN_RX_1.num:25
PORT.21.5.GPIO.num:0
PORT.21.5.PWM_0_PWM_LINE2_N_0.num:24
PORT.21.5.TCPWM_0_LINE_25.num:8
PORT.21.5.TCPWM_0_LINE_COMPL_24.num:9
PORT.21.5.TCPWM_0_TR_ONE_CNT_IN_23.num:10
PORT.21.6.bond:False
PORT.21.6.cell:HSIO_STDLN
PORT.21.6.modes:AMUXA,AMUXB,GPIO,PWM_0_PWM_LINE1_P_1,SCB_6_SPI_SELECT1,TCPWM_0_LINE_26,TCPWM_0_LINE_COMPL_25,TCPWM_0_TR_ONE_CNT_IN_24
PORT.21.6.AMUXA.num:4
PORT.21.6.AMUXB.num:5
PORT.21.6.GPIO.num:0
PORT.21.6.PWM_0_PWM_LINE1_P_1.num:24
PORT.21.6.SCB_6_SPI_SELECT1.num:25
PORT.21.6.TCPWM_0_LINE_26.num:8
PORT.21.6.TCPWM_0_LINE_COMPL_25.num:9
PORT.21.6.TCPWM_0_TR_ONE_CNT_IN_24.num:10
PORT.21.7.bond:False
PORT.21.7.cell:HSIO_STDLN
PORT.21.7.modes:AMUXA,AMUXB,GPIO,PWM_0_PWM_LINE1_N_1,SCB_6_I2C_SDA,SCB_6_SPI_CLK,SCB_6_UART_RX,TCPWM_0_LINE_27,TCPWM_0_LINE_COMPL_26,TCPWM_0_TR_ONE_CNT_IN_25
PORT.21.7.AMUXA.num:4
PORT.21.7.AMUXB.num:5
PORT.21.7.GPIO.num:0
PORT.21.7.PWM_0_PWM_LINE1_N_1.num:24
PORT.21.7.SCB_6_I2C_SDA.num:27
PORT.21.7.SCB_6_SPI_CLK.num:25
PORT.21.7.SCB_6_UART_RX.num:26
PORT.21.7.TCPWM_0_LINE_27.num:8
PORT.21.7.TCPWM_0_LINE_COMPL_26.num:9
PORT.21.7.TCPWM_0_TR_ONE_CNT_IN_25.num:10
PORT.22.pins:0,1,2,3
PORT.22.0.bond:False
PORT.22.0.cell:HSIO_STDLN
PORT.22.0.modes:AMUXA,AMUXB,GPIO,PWM_0_PWM_LINE2_P_1,SCB_6_I2C_SCL,SCB_6_SPI_MOSI,SCB_6_UART_TX,TCPWM_0_LINE_28,TCPWM_0_LINE_COMPL_27,TCPWM_0_TR_ONE_CNT_IN_26
PORT.22.0.AMUXA.num:4
PORT.22.0.AMUXB.num:5
PORT.22.0.GPIO.num:0
PORT.22.0.PWM_0_PWM_LINE2_P_1.num:24
PORT.22.0.SCB_6_I2C_SCL.num:27
PORT.22.0.SCB_6_SPI_MOSI.num:25
PORT.22.0.SCB_6_UART_TX.num:26
PORT.22.0.TCPWM_0_LINE_28.num:8
PORT.22.0.TCPWM_0_LINE_COMPL_27.num:9
PORT.22.0.TCPWM_0_TR_ONE_CNT_IN_26.num:10
PORT.22.1.bond:False
PORT.22.1.cell:HSIO_STDLN
PORT.22.1.modes:AMUXA,AMUXB,GPIO,PWM_0_PWM_LINE2_N_1,SCB_6_SPI_MISO,SCB_6_UART_RTS,TCPWM_0_LINE_29,TCPWM_0_LINE_COMPL_28,TCPWM_0_TR_ONE_CNT_IN_27
PORT.22.1.AMUXA.num:4
PORT.22.1.AMUXB.num:5
PORT.22.1.GPIO.num:0
PORT.22.1.PWM_0_PWM_LINE2_N_1.num:24
PORT.22.1.SCB_6_SPI_MISO.num:25
PORT.22.1.SCB_6_UART_RTS.num:26
PORT.22.1.TCPWM_0_LINE_29.num:8
PORT.22.1.TCPWM_0_LINE_COMPL_28.num:9
PORT.22.1.TCPWM_0_TR_ONE_CNT_IN_27.num:10
PORT.22.2.bond:False
PORT.22.2.cell:HSIO_STDLN
PORT.22.2.modes:AMUXA,AMUXB,GPIO,SCB_6_SPI_SELECT0,SCB_6_UART_CTS,TCPWM_0_LINE_30,TCPWM_0_LINE_COMPL_29,TCPWM_0_TR_ONE_CNT_IN_28
PORT.22.2.AMUXA.num:4
PORT.22.2.AMUXB.num:5
PORT.22.2.GPIO.num:0
PORT.22.2.SCB_6_SPI_SELECT0.num:25
PORT.22.2.SCB_6_UART_CTS.num:26
PORT.22.2.TCPWM_0_LINE_30.num:8
PORT.22.2.TCPWM_0_LINE_COMPL_29.num:9
PORT.22.2.TCPWM_0_TR_ONE_CNT_IN_28.num:10
PORT.22.3.bond:False
PORT.22.3.cell:HSIO_STDLN
PORT.22.3.modes:AMUXA,AMUXB,GPIO,TCPWM_0_LINE_31,TCPWM_0_LINE_COMPL_30,TCPWM_0_TR_ONE_CNT_IN_29,VIDEOSS_0_FPDLINK_CLKREF_GPIO
PORT.22.3.AMUXA.num:4
PORT.22.3.AMUXB.num:5
PORT.22.3.GPIO.num:0
PORT.22.3.TCPWM_0_LINE_31.num:8
PORT.22.3.TCPWM_0_LINE_COMPL_30.num:9
PORT.22.3.TCPWM_0_TR_ONE_CNT_IN_29.num:10
PORT.22.3.VIDEOSS_0_FPDLINK_CLKREF_GPIO.num:24
PORT.23.pins:0,1,2,3,4
PORT.23.0.bond:True
PORT.23.0.cell:HSIO_ENH
PORT.23.0.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF0_SPIHB_DATA4
PORT.23.0.physical_pin:C1
PORT.23.0.AMUXA.num:4
PORT.23.0.AMUXB.num:5
PORT.23.0.GPIO.num:0
PORT.23.0.SMIF_0_SMIF0_SPIHB_DATA4.num:27
PORT.23.1.bond:True
PORT.23.1.cell:HSIO_ENH
PORT.23.1.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF0_SPIHB_DATA2
PORT.23.1.physical_pin:C2
PORT.23.1.AMUXA.num:4
PORT.23.1.AMUXB.num:5
PORT.23.1.GPIO.num:0
PORT.23.1.SMIF_0_SMIF0_SPIHB_DATA2.num:27
PORT.23.2.bond:True
PORT.23.2.cell:HSIO_ENH
PORT.23.2.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF0_SPIHB_DATA3
PORT.23.2.physical_pin:D1
PORT.23.2.AMUXA.num:4
PORT.23.2.AMUXB.num:5
PORT.23.2.GPIO.num:0
PORT.23.2.SMIF_0_SMIF0_SPIHB_DATA3.num:27
PORT.23.3.bond:True
PORT.23.3.cell:HSIO_ENH
PORT.23.3.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF0_SPIHB_DATA5
PORT.23.3.physical_pin:D2
PORT.23.3.AMUXA.num:4
PORT.23.3.AMUXB.num:5
PORT.23.3.GPIO.num:0
PORT.23.3.SMIF_0_SMIF0_SPIHB_DATA5.num:27
PORT.23.4.bond:True
PORT.23.4.cell:HSIO_ENH
PORT.23.4.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF0_SPIHB_RWDS
PORT.23.4.physical_pin:D3
PORT.23.4.AMUXA.num:4
PORT.23.4.AMUXB.num:5
PORT.23.4.GPIO.num:0
PORT.23.4.SMIF_0_SMIF0_SPIHB_RWDS.num:27
PORT.24.pins:0,1
PORT.24.0.bond:True
PORT.24.0.cell:HSIO_ENH_PDIFF
PORT.24.0.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF0_SPIHB_CLK
PORT.24.0.physical_pin:G1
PORT.24.0.AMUXA.num:4
PORT.24.0.AMUXB.num:5
PORT.24.0.GPIO.num:0
PORT.24.0.SMIF_0_SMIF0_SPIHB_CLK.num:27
PORT.24.1.bond:True
PORT.24.1.cell:HSIO_ENH_PDIFF
PORT.24.1.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF0_SPIHB_CLK
PORT.24.1.physical_pin:G2
PORT.24.1.AMUXA.num:4
PORT.24.1.AMUXB.num:5
PORT.24.1.GPIO.num:0
PORT.24.1.SMIF_0_SMIF0_SPIHB_CLK.num:27
PORT.25.pins:0,1,2,3,4,5
PORT.25.0.bond:True
PORT.25.0.cell:HSIO_ENH
PORT.25.0.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF0_SPIHB_DATA0
PORT.25.0.physical_pin:E1
PORT.25.0.AMUXA.num:4
PORT.25.0.AMUXB.num:5
PORT.25.0.GPIO.num:0
PORT.25.0.SMIF_0_SMIF0_SPIHB_DATA0.num:27
PORT.25.1.bond:True
PORT.25.1.cell:HSIO_ENH
PORT.25.1.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF0_SPIHB_DATA6
PORT.25.1.physical_pin:E2
PORT.25.1.AMUXA.num:4
PORT.25.1.AMUXB.num:5
PORT.25.1.GPIO.num:0
PORT.25.1.SMIF_0_SMIF0_SPIHB_DATA6.num:27
PORT.25.2.bond:True
PORT.25.2.cell:HSIO_ENH
PORT.25.2.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF0_SPIHB_SELECT0
PORT.25.2.physical_pin:E3
PORT.25.2.AMUXA.num:4
PORT.25.2.AMUXB.num:5
PORT.25.2.GPIO.num:0
PORT.25.2.SMIF_0_SMIF0_SPIHB_SELECT0.num:27
PORT.25.3.bond:True
PORT.25.3.cell:HSIO_ENH
PORT.25.3.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF0_SPIHB_DATA1
PORT.25.3.physical_pin:F1
PORT.25.3.AMUXA.num:4
PORT.25.3.AMUXB.num:5
PORT.25.3.GPIO.num:0
PORT.25.3.SMIF_0_SMIF0_SPIHB_DATA1.num:27
PORT.25.4.bond:True
PORT.25.4.cell:HSIO_ENH
PORT.25.4.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF0_SPIHB_DATA7
PORT.25.4.physical_pin:F2
PORT.25.4.AMUXA.num:4
PORT.25.4.AMUXB.num:5
PORT.25.4.GPIO.num:0
PORT.25.4.SMIF_0_SMIF0_SPIHB_DATA7.num:27
PORT.25.5.bond:True
PORT.25.5.cell:HSIO_ENH
PORT.25.5.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF0_SPIHB_SELECT1
PORT.25.5.physical_pin:F3
PORT.25.5.AMUXA.num:4
PORT.25.5.AMUXB.num:5
PORT.25.5.GPIO.num:0
PORT.25.5.SMIF_0_SMIF0_SPIHB_SELECT1.num:27
PORT.26.pins:0,1,2,3,4
PORT.26.0.bond:True
PORT.26.0.cell:HSIO_ENH
PORT.26.0.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF1_SPIHB_DATA4
PORT.26.0.physical_pin:H1
PORT.26.0.AMUXA.num:4
PORT.26.0.AMUXB.num:5
PORT.26.0.GPIO.num:0
PORT.26.0.SMIF_0_SMIF1_SPIHB_DATA4.num:27
PORT.26.1.bond:True
PORT.26.1.cell:HSIO_ENH
PORT.26.1.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF1_SPIHB_DATA2
PORT.26.1.physical_pin:H2
PORT.26.1.AMUXA.num:4
PORT.26.1.AMUXB.num:5
PORT.26.1.GPIO.num:0
PORT.26.1.SMIF_0_SMIF1_SPIHB_DATA2.num:27
PORT.26.2.bond:True
PORT.26.2.cell:HSIO_ENH
PORT.26.2.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF1_SPIHB_DATA3
PORT.26.2.physical_pin:J1
PORT.26.2.AMUXA.num:4
PORT.26.2.AMUXB.num:5
PORT.26.2.GPIO.num:0
PORT.26.2.SMIF_0_SMIF1_SPIHB_DATA3.num:27
PORT.26.3.bond:True
PORT.26.3.cell:HSIO_ENH
PORT.26.3.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF1_SPIHB_DATA5
PORT.26.3.physical_pin:J2
PORT.26.3.AMUXA.num:4
PORT.26.3.AMUXB.num:5
PORT.26.3.GPIO.num:0
PORT.26.3.SMIF_0_SMIF1_SPIHB_DATA5.num:27
PORT.26.4.bond:True
PORT.26.4.cell:HSIO_ENH
PORT.26.4.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF1_SPIHB_RWDS
PORT.26.4.physical_pin:J3
PORT.26.4.AMUXA.num:4
PORT.26.4.AMUXB.num:5
PORT.26.4.GPIO.num:0
PORT.26.4.SMIF_0_SMIF1_SPIHB_RWDS.num:27
PORT.27.pins:0,1
PORT.27.0.bond:True
PORT.27.0.cell:HSIO_ENH_PDIFF
PORT.27.0.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF1_SPIHB_CLK
PORT.27.0.physical_pin:M1
PORT.27.0.AMUXA.num:4
PORT.27.0.AMUXB.num:5
PORT.27.0.GPIO.num:0
PORT.27.0.SMIF_0_SMIF1_SPIHB_CLK.num:27
PORT.27.1.bond:True
PORT.27.1.cell:HSIO_ENH_PDIFF
PORT.27.1.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF1_SPIHB_CLK
PORT.27.1.physical_pin:M2
PORT.27.1.AMUXA.num:4
PORT.27.1.AMUXB.num:5
PORT.27.1.GPIO.num:0
PORT.27.1.SMIF_0_SMIF1_SPIHB_CLK.num:27
PORT.28.pins:0,1,2,3,4,5
PORT.28.0.bond:True
PORT.28.0.cell:HSIO_ENH
PORT.28.0.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF1_SPIHB_DATA0
PORT.28.0.physical_pin:K1
PORT.28.0.AMUXA.num:4
PORT.28.0.AMUXB.num:5
PORT.28.0.GPIO.num:0
PORT.28.0.SMIF_0_SMIF1_SPIHB_DATA0.num:27
PORT.28.1.bond:True
PORT.28.1.cell:HSIO_ENH
PORT.28.1.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF1_SPIHB_DATA6
PORT.28.1.physical_pin:K2
PORT.28.1.AMUXA.num:4
PORT.28.1.AMUXB.num:5
PORT.28.1.GPIO.num:0
PORT.28.1.SMIF_0_SMIF1_SPIHB_DATA6.num:27
PORT.28.2.bond:True
PORT.28.2.cell:HSIO_ENH
PORT.28.2.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF1_SPIHB_SELECT0
PORT.28.2.physical_pin:K3
PORT.28.2.AMUXA.num:4
PORT.28.2.AMUXB.num:5
PORT.28.2.GPIO.num:0
PORT.28.2.SMIF_0_SMIF1_SPIHB_SELECT0.num:27
PORT.28.3.bond:True
PORT.28.3.cell:HSIO_ENH
PORT.28.3.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF1_SPIHB_DATA1
PORT.28.3.physical_pin:L1
PORT.28.3.AMUXA.num:4
PORT.28.3.AMUXB.num:5
PORT.28.3.GPIO.num:0
PORT.28.3.SMIF_0_SMIF1_SPIHB_DATA1.num:27
PORT.28.4.bond:True
PORT.28.4.cell:HSIO_ENH
PORT.28.4.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF1_SPIHB_DATA7
PORT.28.4.physical_pin:L2
PORT.28.4.AMUXA.num:4
PORT.28.4.AMUXB.num:5
PORT.28.4.GPIO.num:0
PORT.28.4.SMIF_0_SMIF1_SPIHB_DATA7.num:27
PORT.28.5.bond:True
PORT.28.5.cell:HSIO_ENH
PORT.28.5.modes:AMUXA,AMUXB,GPIO,SMIF_0_SMIF1_SPIHB_SELECT1
PORT.28.5.physical_pin:L3
PORT.28.5.AMUXA.num:4
PORT.28.5.AMUXB.num:5
PORT.28.5.GPIO.num:0
PORT.28.5.SMIF_0_SMIF1_SPIHB_SELECT1.num:27
PORT.29.pins:0,1
PORT.29.0.analog_signals:PASS.0.SARMUX_PADS.18
PORT.29.0.bond:True
PORT.29.0.cell:GPIO_ENH
PORT.29.0.modes:AMUXA,AMUXB,CPUSS_CLK_FM_PUMP,GPIO,PASS_0_SAR_EXT_MUX_SEL_2,PWM_0_PWM_LINE2_N_1,SCB_9_I2C_SDA,SCB_9_SPI_CLK,SCB_9_UART_RX,TCPWM_0_LINE_28,TCPWM_0_LINE_COMPL_27,TCPWM_0_TR_ONE_CNT_IN_26
PORT.29.0.physical_pin:B8
PORT.29.0.AMUXA.num:4
PORT.29.0.AMUXB.num:5
PORT.29.0.CPUSS_CLK_FM_PUMP.num:22
PORT.29.0.GPIO.num:0
PORT.29.0.PASS_0_SAR_EXT_MUX_SEL_2.num:16
PORT.29.0.PWM_0_PWM_LINE2_N_1.num:24
PORT.29.0.SCB_9_I2C_SDA.num:27
PORT.29.0.SCB_9_SPI_CLK.num:25
PORT.29.0.SCB_9_UART_RX.num:26
PORT.29.0.TCPWM_0_LINE_28.num:8
PORT.29.0.TCPWM_0_LINE_COMPL_27.num:9
PORT.29.0.TCPWM_0_TR_ONE_CNT_IN_26.num:10
PORT.29.1.analog_signals:PASS.0.SARMUX_PADS.19,PASS.0.VE_TEMP_KELVIN
PORT.29.1.bond:True
PORT.29.1.cell:GPIO_ENH
PORT.29.1.modes:AMUXA,AMUXB,GPIO,PASS_0_SAR_EXT_MUX_EN_0,SCB_9_I2C_SCL,SCB_9_SPI_MOSI,SCB_9_UART_TX,TCPWM_0_LINE_29,TCPWM_0_LINE_COMPL_28,TCPWM_0_TR_ONE_CNT_IN_27,VIDEOSS_0_TTL_DSP0_DATA_A1_11
PORT.29.1.physical_pin:C8
PORT.29.1.AMUXA.num:4
PORT.29.1.AMUXB.num:5
PORT.29.1.GPIO.num:0
PORT.29.1.PASS_0_SAR_EXT_MUX_EN_0.num:16
PORT.29.1.SCB_9_I2C_SCL.num:27
PORT.29.1.SCB_9_SPI_MOSI.num:25
PORT.29.1.SCB_9_UART_TX.num:26
PORT.29.1.TCPWM_0_LINE_29.num:8
PORT.29.1.TCPWM_0_LINE_COMPL_28.num:9
PORT.29.1.TCPWM_0_TR_ONE_CNT_IN_27.num:10
PORT.29.1.VIDEOSS_0_TTL_DSP0_DATA_A1_11.num:24
PORT.30.pins:0,1
PORT.30.0.bond:True
PORT.30.0.cell:HSIO_STD
PORT.30.0.modes:AMUXA,AMUXB,ETH_0_RX_ER,GPIO,PERI_TR_IO_INPUT_20
PORT.30.0.physical_pin:T1
PORT.30.0.AMUXA.num:4
PORT.30.0.AMUXB.num:5
PORT.30.0.ETH_0_RX_ER.num:24
PORT.30.0.GPIO.num:0
PORT.30.0.PERI_TR_IO_INPUT_20.num:20
PORT.30.1.bond:True
PORT.30.1.cell:HSIO_STD
PORT.30.1.modes:AMUXA,AMUXB,ETH_0_ETH_TSU_TIMER_CMP_VAL,GPIO,PERI_TR_IO_INPUT_21,SRSS_IO_CLK_HF_5,VIDEOSS_0_TTL_DSP0_CONTROL_10,VIDEOSS_0_TTL_DSP1_CONTROL_10
PORT.30.1.physical_pin:T2
PORT.30.1.AMUXA.num:4
PORT.30.1.AMUXB.num:5
PORT.30.1.ETH_0_ETH_TSU_TIMER_CMP_VAL.num:24
PORT.30.1.GPIO.num:0
PORT.30.1.PERI_TR_IO_INPUT_21.num:20
PORT.30.1.SRSS_IO_CLK_HF_5.num:22
PORT.30.1.VIDEOSS_0_TTL_DSP0_CONTROL_10.num:19
PORT.30.1.VIDEOSS_0_TTL_DSP1_CONTROL_10.num:18

################################################################################
#
# PROT
#
PROT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
PROT.regBaseAddr:0x40230000
PROT.9.PROT_MPU_MPU_STRUCT.instances:0,1,2,3,4,5,6,7
PROT.10.PROT_MPU_MPU_STRUCT.instances:0,1,2,3,4,5,6,7
PROT.12.PROT_MPU_MPU_STRUCT.instances:0,1,2,3,4,5,6,7
PROT.15.PROT_MPU_MPU_STRUCT.instances:0,1,2,3,4,5,6,7
PROT.DdcName:m7cpuss
PROT.PROT_SMPU_SMPU_STRUCT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
PROT.VersionSuffix:

################################################################################
#
# PWM
#
PWM.instances:0
PWM.0.interrupts.0:768
PWM.0.interrupts.1:769
PWM.0.pins.PWM_LINE1_N:PWM_0_PWM_LINE1_N_0,PWM_0_PWM_LINE1_N_1
PWM.0.pins.PWM_LINE1_P:PWM_0_PWM_LINE1_P_0,PWM_0_PWM_LINE1_P_1
PWM.0.pins.PWM_LINE2_N:PWM_0_PWM_LINE2_N_0,PWM_0_PWM_LINE2_N_1
PWM.0.pins.PWM_LINE2_P:PWM_0_PWM_LINE2_P_0,PWM_0_PWM_LINE2_P_1
PWM.0.pins.PWM_MCK:PWM_0_PWM_MCK_0,PWM_0_PWM_MCK_1
PWM.0.regBaseAddr:0x40830000
PWM.0.trigg.FROM.CPUSS.ZERO.signals:PWM_0_TR_DBG_FREEZE
PWM.0.trigg.FROM.TR_GROUP.10.OUTPUT.signals:PWM_0_TR_DBG_FREEZE
PWM.0.trigg.FROM.TR_GROUP.11.OUTPUT.signals:PWM_0_TR_DBG_FREEZE
PWM.0.trigg.FROM.TR_GROUP.12.OUTPUT.signals:PWM_0_TR_DBG_FREEZE
PWM.0.trigg.INPUT.TR_DBG_FREEZE.signal:PWM_0_TR_DBG_FREEZE
PWM.0.trigg.OUTPUT.TR_TX_REQ.0.signal:PWM_0_TR_TX_REQ_0
PWM.0.trigg.OUTPUT.TR_TX_REQ.1.signal:PWM_0_TR_TX_REQ_1
PWM.0.trigg.TO.CPUSS.DW1_TR_IN.signals:PWM_0_TR_TX_REQ_0,PWM_0_TR_TX_REQ_1
PWM.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:PWM_0_TR_TX_REQ_0,PWM_0_TR_TX_REQ_1
PWM.0.trigg.TO.TR_GROUP.9.INPUT.signals:PWM_0_TR_TX_REQ_0,PWM_0_TR_TX_REQ_1
PWM.0.CHIP_TOP.CLK_NR:3
PWM.0.MASTER_WIDTH:8
PWM.0.NR:2
PWM.0.PLATFORM_VARIANT:2
PWM.0.PWM_TX.instances:0,1
PWM.0.RAM_VEND:2
PWM.0.SPARE_EN:1
PWM.DdcName:mxpwm_s40e
PWM.VersionSuffix:

################################################################################
#
# SCB
#
SCB.instances:0,1,2,3,4,5,6,7,8,9,10,11
SCB.0.interrupt:20
SCB.0.pins.I2C_SCL:SCB_0_I2C_SCL
SCB.0.pins.I2C_SDA:SCB_0_I2C_SDA
SCB.0.pins.SPI_CLK:SCB_0_SPI_CLK
SCB.0.pins.SPI_MISO:SCB_0_SPI_MISO
SCB.0.pins.SPI_MOSI:SCB_0_SPI_MOSI
SCB.0.pins.SPI_SELECT0:SCB_0_SPI_SELECT0
SCB.0.pins.SPI_SELECT1:SCB_0_SPI_SELECT1
SCB.0.pins.SPI_SELECT2:SCB_0_SPI_SELECT2
SCB.0.pins.SPI_SELECT3:SCB_0_SPI_SELECT3
SCB.0.pins.UART_CTS:SCB_0_UART_CTS
SCB.0.pins.UART_RTS:SCB_0_UART_RTS
SCB.0.pins.UART_RX:SCB_0_UART_RX
SCB.0.pins.UART_TX:SCB_0_UART_TX
SCB.0.regBaseAddr:0x40600000
SCB.0.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_0_TR_I2C_SCL_FILTERED
SCB.0.trigg.OUTPUT.TR_RX_REQ.signal:SCB_0_TR_RX_REQ
SCB.0.trigg.OUTPUT.TR_TX_REQ.signal:SCB_0_TR_TX_REQ
SCB.0.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_0_TR_RX_REQ,SCB_0_TR_TX_REQ
SCB.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SCB_0_TR_I2C_SCL_FILTERED,SCB_0_TR_RX_REQ,SCB_0_TR_TX_REQ
SCB.0.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_0_TR_I2C_SCL_FILTERED,SCB_0_TR_RX_REQ,SCB_0_TR_TX_REQ
SCB.0.CHIP_TOP.I2C_FAST_PLUS:1
SCB.0.CHIP_TOP.SPI_SEL_NR:4
SCB.0.CLOCK:PCLK_SCB0_CLOCK
SCB.0.CMD_RESP:1
SCB.0.DEEPSLEEP:1
SCB.0.EC:1
SCB.0.EZ:1
SCB.0.EZ_CMD_RESP:1
SCB.0.EZ_DATA_NR:256
SCB.0.I2C:1
SCB.0.I2C_EC:1
SCB.0.I2C_GLITCH:1
SCB.0.I2C_M:1
SCB.0.I2C_M_S:1
SCB.0.I2C_S:1
SCB.0.I2C_S_EC:1
SCB.0.I2C_S_EZ:1
SCB.0.MASTER_WIDTH:8
SCB.0.SPI:1
SCB.0.SPI_ChipSelect:SCB0_SPI_SELECT0,SCB0_SPI_SELECT1,SCB0_SPI_SELECT2,SCB0_SPI_SELECT3
SCB.0.SPI_EC:1
SCB.0.SPI_M:1
SCB.0.SPI_S:1
SCB.0.SPI_S_EC:1
SCB.0.SPI_S_EZ:1
SCB.0.SPI_UART:1
SCB.0.UART:1
SCB.1.interrupt:135
SCB.1.pins.I2C_SCL:SCB_1_I2C_SCL
SCB.1.pins.I2C_SDA:SCB_1_I2C_SDA
SCB.1.pins.SPI_CLK:SCB_1_SPI_CLK
SCB.1.pins.SPI_MISO:SCB_1_SPI_MISO
SCB.1.pins.SPI_MOSI:SCB_1_SPI_MOSI
SCB.1.pins.SPI_SELECT0:SCB_1_SPI_SELECT0
SCB.1.pins.SPI_SELECT1:SCB_1_SPI_SELECT1
SCB.1.pins.UART_CTS:SCB_1_UART_CTS
SCB.1.pins.UART_RTS:SCB_1_UART_RTS
SCB.1.pins.UART_RX:SCB_1_UART_RX
SCB.1.pins.UART_TX:SCB_1_UART_TX
SCB.1.regBaseAddr:0x40610000
SCB.1.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_1_TR_I2C_SCL_FILTERED
SCB.1.trigg.OUTPUT.TR_RX_REQ.signal:SCB_1_TR_RX_REQ
SCB.1.trigg.OUTPUT.TR_TX_REQ.signal:SCB_1_TR_TX_REQ
SCB.1.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_1_TR_RX_REQ,SCB_1_TR_TX_REQ
SCB.1.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SCB_1_TR_I2C_SCL_FILTERED,SCB_1_TR_RX_REQ,SCB_1_TR_TX_REQ
SCB.1.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_1_TR_I2C_SCL_FILTERED,SCB_1_TR_RX_REQ,SCB_1_TR_TX_REQ
SCB.1.CHIP_TOP.I2C_FAST_PLUS:1
SCB.1.CHIP_TOP.SPI_SEL_NR:2
SCB.1.CLOCK:PCLK_SCB1_CLOCK
SCB.1.CMD_RESP:0
SCB.1.DEEPSLEEP:0
SCB.1.EC:1
SCB.1.EZ:1
SCB.1.EZ_CMD_RESP:1
SCB.1.EZ_DATA_NR:256
SCB.1.I2C:1
SCB.1.I2C_EC:0
SCB.1.I2C_GLITCH:1
SCB.1.I2C_M:1
SCB.1.I2C_M_S:1
SCB.1.I2C_S:1
SCB.1.I2C_S_EC:0
SCB.1.I2C_S_EZ:1
SCB.1.MASTER_WIDTH:8
SCB.1.SPI:1
SCB.1.SPI_ChipSelect:SCB1_SPI_SELECT0,SCB1_SPI_SELECT1
SCB.1.SPI_EC:1
SCB.1.SPI_M:1
SCB.1.SPI_S:1
SCB.1.SPI_S_EC:1
SCB.1.SPI_S_EZ:1
SCB.1.SPI_UART:1
SCB.1.UART:1
SCB.2.interrupt:136
SCB.2.pins.I2C_SCL:SCB_2_I2C_SCL
SCB.2.pins.I2C_SDA:SCB_2_I2C_SDA
SCB.2.pins.SPI_CLK:SCB_2_SPI_CLK
SCB.2.pins.SPI_MISO:SCB_2_SPI_MISO
SCB.2.pins.SPI_MOSI:SCB_2_SPI_MOSI
SCB.2.pins.SPI_SELECT0:SCB_2_SPI_SELECT0
SCB.2.pins.SPI_SELECT1:SCB_2_SPI_SELECT1
SCB.2.pins.UART_CTS:SCB_2_UART_CTS
SCB.2.pins.UART_RTS:SCB_2_UART_RTS
SCB.2.pins.UART_RX:SCB_2_UART_RX
SCB.2.pins.UART_TX:SCB_2_UART_TX
SCB.2.regBaseAddr:0x40620000
SCB.2.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_2_TR_I2C_SCL_FILTERED
SCB.2.trigg.OUTPUT.TR_RX_REQ.signal:SCB_2_TR_RX_REQ
SCB.2.trigg.OUTPUT.TR_TX_REQ.signal:SCB_2_TR_TX_REQ
SCB.2.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_2_TR_RX_REQ,SCB_2_TR_TX_REQ
SCB.2.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SCB_2_TR_I2C_SCL_FILTERED,SCB_2_TR_RX_REQ,SCB_2_TR_TX_REQ
SCB.2.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_2_TR_I2C_SCL_FILTERED,SCB_2_TR_RX_REQ,SCB_2_TR_TX_REQ
SCB.2.CHIP_TOP.I2C_FAST_PLUS:1
SCB.2.CHIP_TOP.SPI_SEL_NR:2
SCB.2.CLOCK:PCLK_SCB2_CLOCK
SCB.2.CMD_RESP:0
SCB.2.DEEPSLEEP:0
SCB.2.EC:1
SCB.2.EZ:1
SCB.2.EZ_CMD_RESP:1
SCB.2.EZ_DATA_NR:256
SCB.2.I2C:1
SCB.2.I2C_EC:0
SCB.2.I2C_GLITCH:1
SCB.2.I2C_M:1
SCB.2.I2C_M_S:1
SCB.2.I2C_S:1
SCB.2.I2C_S_EC:0
SCB.2.I2C_S_EZ:1
SCB.2.MASTER_WIDTH:8
SCB.2.SPI:1
SCB.2.SPI_ChipSelect:SCB2_SPI_SELECT0,SCB2_SPI_SELECT1
SCB.2.SPI_EC:1
SCB.2.SPI_M:1
SCB.2.SPI_S:1
SCB.2.SPI_S_EC:1
SCB.2.SPI_S_EZ:1
SCB.2.SPI_UART:1
SCB.2.UART:1
SCB.3.interrupt:137
SCB.3.pins.I2C_SCL:SCB_3_I2C_SCL
SCB.3.pins.I2C_SDA:SCB_3_I2C_SDA
SCB.3.pins.SPI_CLK:SCB_3_SPI_CLK
SCB.3.pins.SPI_MISO:SCB_3_SPI_MISO
SCB.3.pins.SPI_MOSI:SCB_3_SPI_MOSI
SCB.3.pins.SPI_SELECT0:SCB_3_SPI_SELECT0
SCB.3.pins.SPI_SELECT1:SCB_3_SPI_SELECT1
SCB.3.pins.UART_CTS:SCB_3_UART_CTS
SCB.3.pins.UART_RTS:SCB_3_UART_RTS
SCB.3.pins.UART_RX:SCB_3_UART_RX
SCB.3.pins.UART_TX:SCB_3_UART_TX
SCB.3.regBaseAddr:0x40630000
SCB.3.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_3_TR_I2C_SCL_FILTERED
SCB.3.trigg.OUTPUT.TR_RX_REQ.signal:SCB_3_TR_RX_REQ
SCB.3.trigg.OUTPUT.TR_TX_REQ.signal:SCB_3_TR_TX_REQ
SCB.3.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_3_TR_RX_REQ,SCB_3_TR_TX_REQ
SCB.3.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SCB_3_TR_I2C_SCL_FILTERED,SCB_3_TR_RX_REQ,SCB_3_TR_TX_REQ
SCB.3.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_3_TR_I2C_SCL_FILTERED,SCB_3_TR_RX_REQ,SCB_3_TR_TX_REQ
SCB.3.CHIP_TOP.I2C_FAST_PLUS:1
SCB.3.CHIP_TOP.SPI_SEL_NR:2
SCB.3.CLOCK:PCLK_SCB3_CLOCK
SCB.3.CMD_RESP:0
SCB.3.DEEPSLEEP:0
SCB.3.EC:1
SCB.3.EZ:1
SCB.3.EZ_CMD_RESP:1
SCB.3.EZ_DATA_NR:256
SCB.3.I2C:1
SCB.3.I2C_EC:0
SCB.3.I2C_GLITCH:1
SCB.3.I2C_M:1
SCB.3.I2C_M_S:1
SCB.3.I2C_S:1
SCB.3.I2C_S_EC:0
SCB.3.I2C_S_EZ:1
SCB.3.MASTER_WIDTH:8
SCB.3.SPI:1
SCB.3.SPI_ChipSelect:SCB3_SPI_SELECT0,SCB3_SPI_SELECT1
SCB.3.SPI_EC:1
SCB.3.SPI_M:1
SCB.3.SPI_S:1
SCB.3.SPI_S_EC:1
SCB.3.SPI_S_EZ:1
SCB.3.SPI_UART:1
SCB.3.UART:1
SCB.4.interrupt:138
SCB.4.pins.I2C_SCL:SCB_4_I2C_SCL
SCB.4.pins.I2C_SDA:SCB_4_I2C_SDA
SCB.4.pins.SPI_CLK:SCB_4_SPI_CLK
SCB.4.pins.SPI_MISO:SCB_4_SPI_MISO
SCB.4.pins.SPI_MOSI:SCB_4_SPI_MOSI
SCB.4.pins.SPI_SELECT0:SCB_4_SPI_SELECT0
SCB.4.pins.SPI_SELECT1:SCB_4_SPI_SELECT1
SCB.4.pins.UART_CTS:SCB_4_UART_CTS
SCB.4.pins.UART_RTS:SCB_4_UART_RTS
SCB.4.pins.UART_RX:SCB_4_UART_RX
SCB.4.pins.UART_TX:SCB_4_UART_TX
SCB.4.regBaseAddr:0x40640000
SCB.4.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_4_TR_I2C_SCL_FILTERED
SCB.4.trigg.OUTPUT.TR_RX_REQ.signal:SCB_4_TR_RX_REQ
SCB.4.trigg.OUTPUT.TR_TX_REQ.signal:SCB_4_TR_TX_REQ
SCB.4.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_4_TR_RX_REQ,SCB_4_TR_TX_REQ
SCB.4.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SCB_4_TR_I2C_SCL_FILTERED,SCB_4_TR_RX_REQ,SCB_4_TR_TX_REQ
SCB.4.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_4_TR_I2C_SCL_FILTERED,SCB_4_TR_RX_REQ,SCB_4_TR_TX_REQ
SCB.4.CHIP_TOP.I2C_FAST_PLUS:1
SCB.4.CHIP_TOP.SPI_SEL_NR:2
SCB.4.CLOCK:PCLK_SCB4_CLOCK
SCB.4.CMD_RESP:0
SCB.4.DEEPSLEEP:0
SCB.4.EC:1
SCB.4.EZ:1
SCB.4.EZ_CMD_RESP:1
SCB.4.EZ_DATA_NR:256
SCB.4.I2C:1
SCB.4.I2C_EC:0
SCB.4.I2C_GLITCH:1
SCB.4.I2C_M:1
SCB.4.I2C_M_S:1
SCB.4.I2C_S:1
SCB.4.I2C_S_EC:0
SCB.4.I2C_S_EZ:1
SCB.4.MASTER_WIDTH:8
SCB.4.SPI:1
SCB.4.SPI_ChipSelect:SCB4_SPI_SELECT0,SCB4_SPI_SELECT1
SCB.4.SPI_EC:1
SCB.4.SPI_M:1
SCB.4.SPI_S:1
SCB.4.SPI_S_EC:1
SCB.4.SPI_S_EZ:1
SCB.4.SPI_UART:1
SCB.4.UART:1
SCB.5.interrupt:139
SCB.5.pins.I2C_SCL:SCB_5_I2C_SCL
SCB.5.pins.I2C_SDA:SCB_5_I2C_SDA
SCB.5.pins.SPI_CLK:SCB_5_SPI_CLK
SCB.5.pins.SPI_MISO:SCB_5_SPI_MISO
SCB.5.pins.SPI_MOSI:SCB_5_SPI_MOSI
SCB.5.pins.SPI_SELECT0:SCB_5_SPI_SELECT0
SCB.5.pins.SPI_SELECT1:SCB_5_SPI_SELECT1
SCB.5.pins.UART_CTS:SCB_5_UART_CTS
SCB.5.pins.UART_RTS:SCB_5_UART_RTS
SCB.5.pins.UART_RX:SCB_5_UART_RX
SCB.5.pins.UART_TX:SCB_5_UART_TX
SCB.5.regBaseAddr:0x40650000
SCB.5.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_5_TR_I2C_SCL_FILTERED
SCB.5.trigg.OUTPUT.TR_RX_REQ.signal:SCB_5_TR_RX_REQ
SCB.5.trigg.OUTPUT.TR_TX_REQ.signal:SCB_5_TR_TX_REQ
SCB.5.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_5_TR_RX_REQ,SCB_5_TR_TX_REQ
SCB.5.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SCB_5_TR_I2C_SCL_FILTERED,SCB_5_TR_RX_REQ,SCB_5_TR_TX_REQ
SCB.5.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_5_TR_I2C_SCL_FILTERED,SCB_5_TR_RX_REQ,SCB_5_TR_TX_REQ
SCB.5.CHIP_TOP.I2C_FAST_PLUS:1
SCB.5.CHIP_TOP.SPI_SEL_NR:2
SCB.5.CLOCK:PCLK_SCB5_CLOCK
SCB.5.CMD_RESP:0
SCB.5.DEEPSLEEP:0
SCB.5.EC:1
SCB.5.EZ:1
SCB.5.EZ_CMD_RESP:1
SCB.5.EZ_DATA_NR:256
SCB.5.I2C:1
SCB.5.I2C_EC:0
SCB.5.I2C_GLITCH:1
SCB.5.I2C_M:1
SCB.5.I2C_M_S:1
SCB.5.I2C_S:1
SCB.5.I2C_S_EC:0
SCB.5.I2C_S_EZ:1
SCB.5.MASTER_WIDTH:8
SCB.5.SPI:1
SCB.5.SPI_ChipSelect:SCB5_SPI_SELECT0,SCB5_SPI_SELECT1
SCB.5.SPI_EC:1
SCB.5.SPI_M:1
SCB.5.SPI_S:1
SCB.5.SPI_S_EC:1
SCB.5.SPI_S_EZ:1
SCB.5.SPI_UART:1
SCB.5.UART:1
SCB.6.interrupt:140
SCB.6.regBaseAddr:0x40660000
SCB.6.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_6_TR_I2C_SCL_FILTERED
SCB.6.trigg.OUTPUT.TR_RX_REQ.signal:SCB_6_TR_RX_REQ
SCB.6.trigg.OUTPUT.TR_TX_REQ.signal:SCB_6_TR_TX_REQ
SCB.6.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_6_TR_RX_REQ,SCB_6_TR_TX_REQ
SCB.6.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SCB_6_TR_I2C_SCL_FILTERED,SCB_6_TR_RX_REQ,SCB_6_TR_TX_REQ
SCB.6.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_6_TR_I2C_SCL_FILTERED,SCB_6_TR_RX_REQ,SCB_6_TR_TX_REQ
SCB.6.CHIP_TOP.I2C_FAST_PLUS:1
SCB.6.CHIP_TOP.SPI_SEL_NR:2
SCB.6.CLOCK:PCLK_SCB6_CLOCK
SCB.6.CMD_RESP:0
SCB.6.DEEPSLEEP:0
SCB.6.EC:1
SCB.6.EZ:1
SCB.6.EZ_CMD_RESP:1
SCB.6.EZ_DATA_NR:256
SCB.6.I2C:1
SCB.6.I2C_EC:0
SCB.6.I2C_GLITCH:1
SCB.6.I2C_M:1
SCB.6.I2C_M_S:1
SCB.6.I2C_S:1
SCB.6.I2C_S_EC:0
SCB.6.I2C_S_EZ:1
SCB.6.MASTER_WIDTH:8
SCB.6.SPI:1
SCB.6.SPI_EC:1
SCB.6.SPI_M:1
SCB.6.SPI_S:1
SCB.6.SPI_S_EC:1
SCB.6.SPI_S_EZ:1
SCB.6.SPI_UART:1
SCB.6.UART:1
SCB.7.interrupt:141
SCB.7.pins.I2C_SCL:SCB_7_I2C_SCL
SCB.7.pins.I2C_SDA:SCB_7_I2C_SDA
SCB.7.pins.SPI_CLK:SCB_7_SPI_CLK
SCB.7.pins.SPI_MISO:SCB_7_SPI_MISO
SCB.7.pins.SPI_MOSI:SCB_7_SPI_MOSI
SCB.7.pins.SPI_SELECT0:SCB_7_SPI_SELECT0
SCB.7.pins.SPI_SELECT1:SCB_7_SPI_SELECT1
SCB.7.pins.UART_CTS:SCB_7_UART_CTS
SCB.7.pins.UART_RTS:SCB_7_UART_RTS
SCB.7.pins.UART_RX:SCB_7_UART_RX
SCB.7.pins.UART_TX:SCB_7_UART_TX
SCB.7.regBaseAddr:0x40670000
SCB.7.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_7_TR_I2C_SCL_FILTERED
SCB.7.trigg.OUTPUT.TR_RX_REQ.signal:SCB_7_TR_RX_REQ
SCB.7.trigg.OUTPUT.TR_TX_REQ.signal:SCB_7_TR_TX_REQ
SCB.7.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_7_TR_RX_REQ,SCB_7_TR_TX_REQ
SCB.7.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SCB_7_TR_I2C_SCL_FILTERED,SCB_7_TR_RX_REQ,SCB_7_TR_TX_REQ
SCB.7.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_7_TR_I2C_SCL_FILTERED,SCB_7_TR_RX_REQ,SCB_7_TR_TX_REQ
SCB.7.CHIP_TOP.I2C_FAST_PLUS:1
SCB.7.CHIP_TOP.SPI_SEL_NR:2
SCB.7.CLOCK:PCLK_SCB7_CLOCK
SCB.7.CMD_RESP:0
SCB.7.DEEPSLEEP:0
SCB.7.EC:1
SCB.7.EZ:1
SCB.7.EZ_CMD_RESP:1
SCB.7.EZ_DATA_NR:256
SCB.7.I2C:1
SCB.7.I2C_EC:0
SCB.7.I2C_GLITCH:1
SCB.7.I2C_M:1
SCB.7.I2C_M_S:1
SCB.7.I2C_S:1
SCB.7.I2C_S_EC:0
SCB.7.I2C_S_EZ:1
SCB.7.MASTER_WIDTH:8
SCB.7.SPI:1
SCB.7.SPI_ChipSelect:SCB7_SPI_SELECT0,SCB7_SPI_SELECT1
SCB.7.SPI_EC:1
SCB.7.SPI_M:1
SCB.7.SPI_S:1
SCB.7.SPI_S_EC:1
SCB.7.SPI_S_EZ:1
SCB.7.SPI_UART:1
SCB.7.UART:1
SCB.8.interrupt:142
SCB.8.pins.I2C_SCL:SCB_8_I2C_SCL
SCB.8.pins.I2C_SDA:SCB_8_I2C_SDA
SCB.8.pins.SPI_CLK:SCB_8_SPI_CLK
SCB.8.pins.SPI_MISO:SCB_8_SPI_MISO
SCB.8.pins.SPI_MOSI:SCB_8_SPI_MOSI
SCB.8.pins.SPI_SELECT0:SCB_8_SPI_SELECT0
SCB.8.pins.SPI_SELECT1:SCB_8_SPI_SELECT1
SCB.8.pins.UART_CTS:SCB_8_UART_CTS
SCB.8.pins.UART_RTS:SCB_8_UART_RTS
SCB.8.pins.UART_RX:SCB_8_UART_RX
SCB.8.pins.UART_TX:SCB_8_UART_TX
SCB.8.regBaseAddr:0x40680000
SCB.8.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_8_TR_I2C_SCL_FILTERED
SCB.8.trigg.OUTPUT.TR_RX_REQ.signal:SCB_8_TR_RX_REQ
SCB.8.trigg.OUTPUT.TR_TX_REQ.signal:SCB_8_TR_TX_REQ
SCB.8.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_8_TR_RX_REQ,SCB_8_TR_TX_REQ
SCB.8.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SCB_8_TR_I2C_SCL_FILTERED,SCB_8_TR_RX_REQ,SCB_8_TR_TX_REQ
SCB.8.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_8_TR_I2C_SCL_FILTERED,SCB_8_TR_RX_REQ,SCB_8_TR_TX_REQ
SCB.8.CHIP_TOP.I2C_FAST_PLUS:1
SCB.8.CHIP_TOP.SPI_SEL_NR:2
SCB.8.CLOCK:PCLK_SCB8_CLOCK
SCB.8.CMD_RESP:0
SCB.8.DEEPSLEEP:0
SCB.8.EC:1
SCB.8.EZ:1
SCB.8.EZ_CMD_RESP:1
SCB.8.EZ_DATA_NR:256
SCB.8.I2C:1
SCB.8.I2C_EC:0
SCB.8.I2C_GLITCH:1
SCB.8.I2C_M:1
SCB.8.I2C_M_S:1
SCB.8.I2C_S:1
SCB.8.I2C_S_EC:0
SCB.8.I2C_S_EZ:1
SCB.8.MASTER_WIDTH:8
SCB.8.SPI:1
SCB.8.SPI_ChipSelect:SCB8_SPI_SELECT0,SCB8_SPI_SELECT1
SCB.8.SPI_EC:1
SCB.8.SPI_M:1
SCB.8.SPI_S:1
SCB.8.SPI_S_EC:1
SCB.8.SPI_S_EZ:1
SCB.8.SPI_UART:1
SCB.8.UART:1
SCB.9.interrupt:143
SCB.9.pins.I2C_SCL:SCB_9_I2C_SCL
SCB.9.pins.I2C_SDA:SCB_9_I2C_SDA
SCB.9.pins.SPI_CLK:SCB_9_SPI_CLK
SCB.9.pins.SPI_MISO:SCB_9_SPI_MISO
SCB.9.pins.SPI_MOSI:SCB_9_SPI_MOSI
SCB.9.pins.SPI_SELECT0:SCB_9_SPI_SELECT0
SCB.9.pins.SPI_SELECT1:SCB_9_SPI_SELECT1
SCB.9.pins.UART_CTS:SCB_9_UART_CTS
SCB.9.pins.UART_RTS:SCB_9_UART_RTS
SCB.9.pins.UART_RX:SCB_9_UART_RX
SCB.9.pins.UART_TX:SCB_9_UART_TX
SCB.9.regBaseAddr:0x40690000
SCB.9.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_9_TR_I2C_SCL_FILTERED
SCB.9.trigg.OUTPUT.TR_RX_REQ.signal:SCB_9_TR_RX_REQ
SCB.9.trigg.OUTPUT.TR_TX_REQ.signal:SCB_9_TR_TX_REQ
SCB.9.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_9_TR_RX_REQ,SCB_9_TR_TX_REQ
SCB.9.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SCB_9_TR_I2C_SCL_FILTERED,SCB_9_TR_RX_REQ,SCB_9_TR_TX_REQ
SCB.9.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_9_TR_I2C_SCL_FILTERED,SCB_9_TR_RX_REQ,SCB_9_TR_TX_REQ
SCB.9.CHIP_TOP.I2C_FAST_PLUS:1
SCB.9.CHIP_TOP.SPI_SEL_NR:2
SCB.9.CLOCK:PCLK_SCB9_CLOCK
SCB.9.CMD_RESP:0
SCB.9.DEEPSLEEP:0
SCB.9.EC:1
SCB.9.EZ:1
SCB.9.EZ_CMD_RESP:1
SCB.9.EZ_DATA_NR:256
SCB.9.I2C:1
SCB.9.I2C_EC:0
SCB.9.I2C_GLITCH:1
SCB.9.I2C_M:1
SCB.9.I2C_M_S:1
SCB.9.I2C_S:1
SCB.9.I2C_S_EC:0
SCB.9.I2C_S_EZ:1
SCB.9.MASTER_WIDTH:8
SCB.9.SPI:1
SCB.9.SPI_ChipSelect:SCB9_SPI_SELECT0,SCB9_SPI_SELECT1
SCB.9.SPI_EC:1
SCB.9.SPI_M:1
SCB.9.SPI_S:1
SCB.9.SPI_S_EC:1
SCB.9.SPI_S_EZ:1
SCB.9.SPI_UART:1
SCB.9.UART:1
SCB.10.interrupt:144
SCB.10.pins.I2C_SCL:SCB_10_I2C_SCL
SCB.10.pins.I2C_SDA:SCB_10_I2C_SDA
SCB.10.pins.SPI_CLK:SCB_10_SPI_CLK
SCB.10.pins.SPI_MISO:SCB_10_SPI_MISO
SCB.10.pins.SPI_MOSI:SCB_10_SPI_MOSI
SCB.10.pins.SPI_SELECT0:SCB_10_SPI_SELECT0
SCB.10.pins.SPI_SELECT1:SCB_10_SPI_SELECT1
SCB.10.pins.UART_CTS:SCB_10_UART_CTS
SCB.10.pins.UART_RTS:SCB_10_UART_RTS
SCB.10.pins.UART_RX:SCB_10_UART_RX
SCB.10.pins.UART_TX:SCB_10_UART_TX
SCB.10.regBaseAddr:0x406A0000
SCB.10.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_10_TR_I2C_SCL_FILTERED
SCB.10.trigg.OUTPUT.TR_RX_REQ.signal:SCB_10_TR_RX_REQ
SCB.10.trigg.OUTPUT.TR_TX_REQ.signal:SCB_10_TR_TX_REQ
SCB.10.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_10_TR_RX_REQ,SCB_10_TR_TX_REQ
SCB.10.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SCB_10_TR_I2C_SCL_FILTERED,SCB_10_TR_RX_REQ,SCB_10_TR_TX_REQ
SCB.10.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_10_TR_I2C_SCL_FILTERED,SCB_10_TR_RX_REQ,SCB_10_TR_TX_REQ
SCB.10.CHIP_TOP.I2C_FAST_PLUS:1
SCB.10.CHIP_TOP.SPI_SEL_NR:2
SCB.10.CLOCK:PCLK_SCB10_CLOCK
SCB.10.CMD_RESP:0
SCB.10.DEEPSLEEP:0
SCB.10.EC:1
SCB.10.EZ:1
SCB.10.EZ_CMD_RESP:1
SCB.10.EZ_DATA_NR:256
SCB.10.I2C:1
SCB.10.I2C_EC:0
SCB.10.I2C_GLITCH:1
SCB.10.I2C_M:1
SCB.10.I2C_M_S:1
SCB.10.I2C_S:1
SCB.10.I2C_S_EC:0
SCB.10.I2C_S_EZ:1
SCB.10.MASTER_WIDTH:8
SCB.10.SPI:1
SCB.10.SPI_ChipSelect:SCB10_SPI_SELECT0,SCB10_SPI_SELECT1
SCB.10.SPI_EC:1
SCB.10.SPI_M:1
SCB.10.SPI_S:1
SCB.10.SPI_S_EC:1
SCB.10.SPI_S_EZ:1
SCB.10.SPI_UART:1
SCB.10.UART:1
SCB.11.interrupt:145
SCB.11.pins.I2C_SCL:SCB_11_I2C_SCL
SCB.11.pins.I2C_SDA:SCB_11_I2C_SDA
SCB.11.pins.SPI_CLK:SCB_11_SPI_CLK
SCB.11.pins.SPI_MOSI:SCB_11_SPI_MOSI
SCB.11.pins.UART_RX:SCB_11_UART_RX
SCB.11.pins.UART_TX:SCB_11_UART_TX
SCB.11.regBaseAddr:0x406B0000
SCB.11.trigg.OUTPUT.TR_I2C_SCL_FILTERED.signal:SCB_11_TR_I2C_SCL_FILTERED
SCB.11.trigg.OUTPUT.TR_RX_REQ.signal:SCB_11_TR_RX_REQ
SCB.11.trigg.OUTPUT.TR_TX_REQ.signal:SCB_11_TR_TX_REQ
SCB.11.trigg.TO.CPUSS.DW1_TR_IN.signals:SCB_11_TR_RX_REQ,SCB_11_TR_TX_REQ
SCB.11.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SCB_11_TR_I2C_SCL_FILTERED,SCB_11_TR_RX_REQ,SCB_11_TR_TX_REQ
SCB.11.trigg.TO.TR_GROUP.9.INPUT.signals:SCB_11_TR_I2C_SCL_FILTERED,SCB_11_TR_RX_REQ,SCB_11_TR_TX_REQ
SCB.11.CHIP_TOP.I2C_FAST_PLUS:1
SCB.11.CHIP_TOP.SPI_SEL_NR:2
SCB.11.CLOCK:PCLK_SCB11_CLOCK
SCB.11.CMD_RESP:0
SCB.11.DEEPSLEEP:0
SCB.11.EC:1
SCB.11.EZ:1
SCB.11.EZ_CMD_RESP:1
SCB.11.EZ_DATA_NR:256
SCB.11.I2C:1
SCB.11.I2C_EC:0
SCB.11.I2C_GLITCH:1
SCB.11.I2C_M:1
SCB.11.I2C_M_S:1
SCB.11.I2C_S:1
SCB.11.I2C_S_EC:0
SCB.11.I2C_S_EZ:1
SCB.11.MASTER_WIDTH:8
SCB.11.SPI:1
SCB.11.SPI_EC:1
SCB.11.SPI_M:1
SCB.11.SPI_S:1
SCB.11.SPI_S_EC:1
SCB.11.SPI_S_EZ:1
SCB.11.SPI_UART:1
SCB.11.UART:1
SCB.DdcName:mxscb_ver2_s40e
SCB.VersionSuffix:_ver2

################################################################################
#
# SFLASH
#
SFLASH.regBaseAddr:0x17000000
SFLASH.FLASHC_IS_SONOS:0
SFLASH.RAM_VEND_PRESENT:1
SFLASH.WOUND_PRESENT:1

################################################################################
#
# SG
#
SG.instances:0
SG.0.interrupts.0:760
SG.0.interrupts.1:761
SG.0.interrupts.2:762
SG.0.interrupts.3:763
SG.0.interrupts.4:764
SG.0.pins.SG_AMPL:SG_0_SG_AMPL_0,SG_0_SG_AMPL_1,SG_0_SG_AMPL_2,SG_0_SG_AMPL_3,SG_0_SG_AMPL_4
SG.0.pins.SG_MCK:SG_0_SG_MCK_0,SG_0_SG_MCK_1,SG_0_SG_MCK_2,SG_0_SG_MCK_3,SG_0_SG_MCK_4
SG.0.pins.SG_TONE:SG_0_SG_TONE_0,SG_0_SG_TONE_1,SG_0_SG_TONE_2,SG_0_SG_TONE_3,SG_0_SG_TONE_4
SG.0.regBaseAddr:0x40820000
SG.0.trigg.FROM.CPUSS.ZERO.signals:SG_0_TR_DBG_FREEZE
SG.0.trigg.FROM.TR_GROUP.10.OUTPUT.signals:SG_0_TR_DBG_FREEZE
SG.0.trigg.FROM.TR_GROUP.11.OUTPUT.signals:SG_0_TR_DBG_FREEZE
SG.0.trigg.FROM.TR_GROUP.12.OUTPUT.signals:SG_0_TR_DBG_FREEZE
SG.0.trigg.INPUT.TR_DBG_FREEZE.signal:SG_0_TR_DBG_FREEZE
SG.0.trigg.OUTPUT.TR_COMPLETE.0.signal:SG_0_TR_COMPLETE_0
SG.0.trigg.OUTPUT.TR_COMPLETE.1.signal:SG_0_TR_COMPLETE_1
SG.0.trigg.OUTPUT.TR_COMPLETE.2.signal:SG_0_TR_COMPLETE_2
SG.0.trigg.OUTPUT.TR_COMPLETE.3.signal:SG_0_TR_COMPLETE_3
SG.0.trigg.OUTPUT.TR_COMPLETE.4.signal:SG_0_TR_COMPLETE_4
SG.0.trigg.TO.CPUSS.DW1_TR_IN.signals:SG_0_TR_COMPLETE_0,SG_0_TR_COMPLETE_1,SG_0_TR_COMPLETE_2,SG_0_TR_COMPLETE_3,SG_0_TR_COMPLETE_4
SG.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SG_0_TR_COMPLETE_0,SG_0_TR_COMPLETE_1,SG_0_TR_COMPLETE_2,SG_0_TR_COMPLETE_3,SG_0_TR_COMPLETE_4
SG.0.trigg.TO.TR_GROUP.9.INPUT.signals:SG_0_TR_COMPLETE_0,SG_0_TR_COMPLETE_1,SG_0_TR_COMPLETE_2,SG_0_TR_COMPLETE_3,SG_0_TR_COMPLETE_4
SG.0.CHIP_TOP.CLK_NR:3
SG.0.MASTER_WIDTH:8
SG.0.NR:5
SG.0.SG_SG_STRUCT.instances:0,1,2,3,4
SG.0.SPARE_EN:1
SG.DdcName:mxsg_s40e
SG.VersionSuffix:

################################################################################
#
# SMARTIO
#
SMARTIO.instances:7
SMARTIO.regBaseAddr:0x40320000
SMARTIO.7.pins.IO:SMARTIO_7_IO_0,SMARTIO_7_IO_1,SMARTIO_7_IO_2,SMARTIO_7_IO_3,SMARTIO_7_IO_4,SMARTIO_7_IO_5,SMARTIO_7_IO_6,SMARTIO_7_IO_7
SMARTIO.7.CLOCK:PCLK_SMARTIO7_CLOCK
SMARTIO.DdcName:mxs40ioss
SMARTIO.SMARTIO_PRT.instances:7
SMARTIO.VersionSuffix:_ver5

################################################################################
#
# SMIF
#
SMIF.instances:0
SMIF.0.pins.SMIF0_SPIHB_CLK:SMIF_0_SMIF0_SPIHB_CLK
SMIF.0.pins.SMIF0_SPIHB_DATA0:SMIF_0_SMIF0_SPIHB_DATA0
SMIF.0.pins.SMIF0_SPIHB_DATA1:SMIF_0_SMIF0_SPIHB_DATA1
SMIF.0.pins.SMIF0_SPIHB_DATA2:SMIF_0_SMIF0_SPIHB_DATA2
SMIF.0.pins.SMIF0_SPIHB_DATA3:SMIF_0_SMIF0_SPIHB_DATA3
SMIF.0.pins.SMIF0_SPIHB_DATA4:SMIF_0_SMIF0_SPIHB_DATA4
SMIF.0.pins.SMIF0_SPIHB_DATA5:SMIF_0_SMIF0_SPIHB_DATA5
SMIF.0.pins.SMIF0_SPIHB_DATA6:SMIF_0_SMIF0_SPIHB_DATA6
SMIF.0.pins.SMIF0_SPIHB_DATA7:SMIF_0_SMIF0_SPIHB_DATA7
SMIF.0.pins.SMIF0_SPIHB_RWDS:SMIF_0_SMIF0_SPIHB_RWDS
SMIF.0.pins.SMIF0_SPIHB_SELECT0:SMIF_0_SMIF0_SPIHB_SELECT0
SMIF.0.pins.SMIF0_SPIHB_SELECT1:SMIF_0_SMIF0_SPIHB_SELECT1
SMIF.0.pins.SMIF1_SPIHB_CLK:SMIF_0_SMIF1_SPIHB_CLK
SMIF.0.pins.SMIF1_SPIHB_DATA0:SMIF_0_SMIF1_SPIHB_DATA0
SMIF.0.pins.SMIF1_SPIHB_DATA1:SMIF_0_SMIF1_SPIHB_DATA1
SMIF.0.pins.SMIF1_SPIHB_DATA2:SMIF_0_SMIF1_SPIHB_DATA2
SMIF.0.pins.SMIF1_SPIHB_DATA3:SMIF_0_SMIF1_SPIHB_DATA3
SMIF.0.pins.SMIF1_SPIHB_DATA4:SMIF_0_SMIF1_SPIHB_DATA4
SMIF.0.pins.SMIF1_SPIHB_DATA5:SMIF_0_SMIF1_SPIHB_DATA5
SMIF.0.pins.SMIF1_SPIHB_DATA6:SMIF_0_SMIF1_SPIHB_DATA6
SMIF.0.pins.SMIF1_SPIHB_DATA7:SMIF_0_SMIF1_SPIHB_DATA7
SMIF.0.pins.SMIF1_SPIHB_RWDS:SMIF_0_SMIF1_SPIHB_RWDS
SMIF.0.pins.SMIF1_SPIHB_SELECT0:SMIF_0_SMIF1_SPIHB_SELECT0
SMIF.0.pins.SMIF1_SPIHB_SELECT1:SMIF_0_SMIF1_SPIHB_SELECT1
SMIF.0.regBaseAddr:0x40400000
SMIF.0.smif0.interrupt:81
SMIF.0.smif1.interrupt:82
SMIF.0.trigg.OUTPUT.SMIF0_TR_RX_REQ.signal:SMIF_0_SMIF0_TR_RX_REQ
SMIF.0.trigg.OUTPUT.SMIF0_TR_TX_REQ.signal:SMIF_0_SMIF0_TR_TX_REQ
SMIF.0.trigg.OUTPUT.SMIF1_TR_RX_REQ.signal:SMIF_0_SMIF1_TR_RX_REQ
SMIF.0.trigg.OUTPUT.SMIF1_TR_TX_REQ.signal:SMIF_0_SMIF1_TR_TX_REQ
SMIF.0.trigg.TO.CPUSS.DW0_TR_IN.signals:SMIF_0_SMIF0_TR_RX_REQ,SMIF_0_SMIF0_TR_TX_REQ
SMIF.0.trigg.TO.CPUSS.DW1_TR_IN.signals:SMIF_0_SMIF1_TR_RX_REQ,SMIF_0_SMIF1_TR_TX_REQ
SMIF.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:SMIF_0_SMIF0_TR_RX_REQ,SMIF_0_SMIF0_TR_TX_REQ,SMIF_0_SMIF1_TR_RX_REQ,SMIF_0_SMIF1_TR_TX_REQ
SMIF.0.trigg.TO.TR_GROUP.9.INPUT.signals:SMIF_0_SMIF0_TR_RX_REQ,SMIF_0_SMIF0_TR_TX_REQ,SMIF_0_SMIF1_TR_RX_REQ,SMIF_0_SMIF1_TR_TX_REQ
SMIF.0.AXIS_ID_WIDTH:13
SMIF.0.BUS_CRC_PRESENT:0
SMIF.0.CHIP_TOP.DATA8_PRESENT:1
SMIF.0.CHIP_TOP.SPI_SEL_NR:2
SMIF.0.CORE.BUS_CRC_PRESENT:0
SMIF.0.CORE.CRYPTO_KEY_NR:8
SMIF.0.CORE.DEVICE_NR:2
SMIF.0.CORE.DLP_PRESENT:1
SMIF.0.CORE.FAST_CACHE_PRESENT:0
SMIF.0.CORE.SLOW_CACHE_PRESENT:1
SMIF.0.CRYPTO:1
SMIF.0.CRYPTO_KEY_MMIO_CAPABLE:1
SMIF.0.CRYPTO_KEY_NR:8
SMIF.0.DEVICE_NR:2
SMIF.0.DEVICE_WR_EN:3
SMIF.0.DLP_PRESENT:1
SMIF.0.FAST_CACHE_PRESENT:0
SMIF.0.MASTER_WIDTH:8
SMIF.0.SLOW_CACHE_PRESENT:1
SMIF.0.SMIF.instances:0,1,2,3,4,5,6,7
SMIF.0.SMIF_CORE.instances:0,1
SMIF.0.SMIF_CORE.0.SMIF.instances:0,1,2,3,4,5,6,7
SMIF.0.SMIF_CORE.1.SMIF.instances:0,1,2,3,4,5,6,7
SMIF.0.SMIF0_XIP_ADDR:1610612736
SMIF.0.SMIF0_XIP_MASK:3758096384
SMIF.0.SMIF1_XIP_ADDR:2147483648
SMIF.0.SMIF1_XIP_MASK:3758096384
SMIF.DdcName:mxsmif
SMIF.VersionSuffix:_4_0

################################################################################
#
# SRSS
#
SRSS.analog_signals:ADFT_PIN.0,ADFT_PIN.1,ADFT_POR_PAD_HV,ECO_IN,ECO_OUT,LPECO_IN,LPECO_OUT,VEXT_REF_REG,WCO_IN,WCO_OUT
SRSS.interrupt:18
SRSS.interrupt.backup:12
SRSS.interrupt.mcwdt.0:13
SRSS.interrupt.mcwdt.1:14
SRSS.interrupt.mcwdt.2:15
SRSS.interrupt.wdt:17
SRSS.pins.ADFT_PIN:SRSS_ADFT_PIN_0,SRSS_ADFT_PIN_1
SRSS.pins.ADFT_POR_PAD_HV:SRSS_ADFT_POR_PAD_HV
SRSS.pins.CAL_WAVE:SRSS_CAL_WAVE
SRSS.pins.DDFT_CLK_DIRECT:SRSS_DDFT_CLK_DIRECT
SRSS.pins.DDFT_PIN:SRSS_DDFT_PIN_0,SRSS_DDFT_PIN_1
SRSS.pins.DDFT_PIN_IN:SRSS_DDFT_PIN_IN_0,SRSS_DDFT_PIN_IN_1
SRSS.pins.ECO_IN:SRSS_ECO_IN
SRSS.pins.ECO_OUT:SRSS_ECO_OUT
SRSS.pins.EXT_CLK:SRSS_EXT_CLK
SRSS.pins.HIBERNATE_WAKEUP:SRSS_HIBERNATE_WAKEUP_0,SRSS_HIBERNATE_WAKEUP_1,SRSS_HIBERNATE_WAKEUP_2,SRSS_HIBERNATE_WAKEUP_3,SRSS_HIBERNATE_WAKEUP_4,SRSS_HIBERNATE_WAKEUP_5,SRSS_HIBERNATE_WAKEUP_6,SRSS_HIBERNATE_WAKEUP_7,SRSS_HIBERNATE_WAKEUP_8,SRSS_HIBERNATE_WAKEUP_9
SRSS.pins.IO_CLK_HF:SRSS_IO_CLK_HF_5
SRSS.pins.LPECO_IN:SRSS_LPECO_IN
SRSS.pins.LPECO_OUT:SRSS_LPECO_OUT
SRSS.pins.SWD_CLK:SRSS_SWD_CLK
SRSS.pins.SWD_DATA:SRSS_SWD_DATA
SRSS.pins.VEXT_REF_REG:SRSS_VEXT_REF_REG
SRSS.pins.WCO_IN:SRSS_WCO_IN
SRSS.pins.WCO_OUT:SRSS_WCO_OUT
SRSS.regBaseAddr:0x40260000
SRSS.trigg.FROM.CPUSS.ZERO.signals:SRSS_TR_DEBUG_FREEZE_MCWDT_0,SRSS_TR_DEBUG_FREEZE_MCWDT_1,SRSS_TR_DEBUG_FREEZE_MCWDT_2,SRSS_TR_DEBUG_FREEZE_WDT
SRSS.trigg.FROM.TR_GROUP.10.OUTPUT.signals:SRSS_TR_DEBUG_FREEZE_MCWDT_0,SRSS_TR_DEBUG_FREEZE_MCWDT_1,SRSS_TR_DEBUG_FREEZE_MCWDT_2,SRSS_TR_DEBUG_FREEZE_WDT
SRSS.trigg.FROM.TR_GROUP.11.OUTPUT.signals:SRSS_TR_DEBUG_FREEZE_MCWDT_0,SRSS_TR_DEBUG_FREEZE_MCWDT_1,SRSS_TR_DEBUG_FREEZE_MCWDT_2,SRSS_TR_DEBUG_FREEZE_WDT
SRSS.trigg.FROM.TR_GROUP.12.OUTPUT.signals:SRSS_TR_DEBUG_FREEZE_MCWDT_0,SRSS_TR_DEBUG_FREEZE_MCWDT_1,SRSS_TR_DEBUG_FREEZE_MCWDT_2,SRSS_TR_DEBUG_FREEZE_WDT
SRSS.trigg.INPUT.TR_DEBUG_FREEZE_MCWDT.0.signal:SRSS_TR_DEBUG_FREEZE_MCWDT_0
SRSS.trigg.INPUT.TR_DEBUG_FREEZE_MCWDT.1.signal:SRSS_TR_DEBUG_FREEZE_MCWDT_1
SRSS.trigg.INPUT.TR_DEBUG_FREEZE_MCWDT.2.signal:SRSS_TR_DEBUG_FREEZE_MCWDT_2
SRSS.trigg.INPUT.TR_DEBUG_FREEZE_WDT.signal:SRSS_TR_DEBUG_FREEZE_WDT
SRSS.ALTHF_PRESENT:0
SRSS.ALTLF_PRESENT:0
SRSS.BACKUP.ALM1_PRESENT:1
SRSS.BACKUP.ALM2_PRESENT:1
SRSS.BACKUP.BMEM_PRESENT:0
SRSS.BACKUP.CSV_BAK_PRESENT:1
SRSS.BACKUP.NUM_BREG:4
SRSS.BACKUP.S40E_LPECO_PRESENT:1
SRSS.BACKUP.VBCK_PRESENT:0
SRSS.BACKUP_PRESENT:1
SRSS.BUCKCTL_PRESENT:0
SRSS.CLK_PLL400M.instances:0,1,2,3,4
SRSS.CLK_TRIM_DPLL400M.ULP_VARIANT:0
SRSS.CLK_TRIM_PLL400M.ULP_VARIANT:0
SRSS.CLKPATH.instances:0,1,2,3,4,5,6,7,8,9,10
SRSS.CLKPATH.0.clock_type:FLL
SRSS.CLKPATH.1.clock_type:PLL_3
SRSS.CLKPATH.2.clock_type:PLL_3
SRSS.CLKPATH.3.clock_type:PLL_3
SRSS.CLKPATH.4.clock_type:DIRECT
SRSS.CLKPATH.5.clock_type:DIRECT
SRSS.CLKPATH.6.clock_type:DIRECT
SRSS.CLKPATH.7.clock_type:DIRECT
SRSS.CLKPATH.8.clock_type:DIRECT
SRSS.CLKPATH.9.clock_type:DIRECT
SRSS.CLKPATH.10.clock_type:DIRECT
SRSS.CSV_BAK_PRESENT:1
SRSS.CSV_HF.CSV_HF_CSV.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13
SRSS.CSV_HF.MASK_HFCSV:16383
SRSS.CSV_PRESENT:1
SRSS.DdcName:mxs40srss_ver3
SRSS.DPLL400M_LAST:1
SRSS.ECO_PRESENT:1
SRSS.HARD_ALTHFMUX_PRESENT:1
SRSS.HARD_CLKPATH:13
SRSS.HARD_CLKPATHMUX:13
SRSS.HARD_ECOMUX_PRESENT:1
SRSS.HARD_HFROOT:16
SRSS.HARD_LPECOMUX_PRESENT:1
SRSS.HFROOT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13
SRSS.HFROOT.0.connections:CPUSS_CLK_HF
SRSS.HFROOT.0.max_frequency:200
SRSS.HFROOT.1.connections:CPUSS_CLK_CM7_0,CPUSS_CLK_CM7_1
SRSS.HFROOT.1.max_frequency:320
SRSS.HFROOT.2.connections:PERI_CLK_PCLK_ROOT_1
SRSS.HFROOT.2.max_frequency:100
SRSS.HFROOT.3.connections:EVTGEN_0_CLK_REF,SRSS_CLK_HF_EXT
SRSS.HFROOT.3.max_frequency:100
SRSS.HFROOT.4.connections:ETH_0_REF_CLK_INT
SRSS.HFROOT.4.max_frequency:50
SRSS.HFROOT.5.connections:DAC_0_CLK_IF_SRSS,ETH_0_CLK_TSU,MIXER_0_CLK_IF_SRSS,PWM_0_CLK_IF_SRSS_0,SG_0_CLK_IF_SRSS_0,TDM_0_CLK_IF_SRSS_0
SRSS.HFROOT.5.max_frequency:196.608
SRSS.HFROOT.6.connections:MIXER_1_CLK_IF_SRSS,PWM_0_CLK_IF_SRSS_1,SG_0_CLK_IF_SRSS_1,TDM_0_CLK_IF_SRSS_1
SRSS.HFROOT.6.max_frequency:196.608
SRSS.HFROOT.7.connections:PWM_0_CLK_IF_SRSS_2,SG_0_CLK_IF_SRSS_2,TDM_0_CLK_IF_SRSS_2
SRSS.HFROOT.7.max_frequency:196.608
SRSS.HFROOT.8.connections:SMIF_0_CLK_PLL_NORMAL_SMIF0
SRSS.HFROOT.8.max_frequency:400
SRSS.HFROOT.9.connections:SMIF_0_CLK_PLL_NORMAL_SMIF1
SRSS.HFROOT.9.max_frequency:400
SRSS.HFROOT.10.connections:VIDEOSS_0_CLK_HF_VIDEOSS
SRSS.HFROOT.10.max_frequency:250
SRSS.HFROOT.11.connections:VIDEOSS_0_CLK_HF_DSP0
SRSS.HFROOT.11.max_frequency:220
SRSS.HFROOT.12.connections:VIDEOSS_0_CLK_HF_DSP1
SRSS.HFROOT.12.max_frequency:220
SRSS.HFROOT.13.connections:NULL
SRSS.HFROOT.13.max_frequency:8
SRSS.HT_VARIANT:1
SRSS.HTLINREG_PRESENT:1
SRSS.MASK_DEBUG_CLK:65535
SRSS.MASK_DIRECTMUX_DEF:1
SRSS.MCWDT.instances:0,1,2
SRSS.MCWDT.0.MCWDT.instances:0,1
SRSS.MCWDT.1.MCWDT.instances:0,1
SRSS.MCWDT.2.MCWDT.instances:0,1
SRSS.NUM_ACTIVE_SWITCH:6
SRSS.NUM_ACTREG_PWRMOD:6
SRSS.NUM_CLKPATH:11
SRSS.NUM_DPLL400M:0
SRSS.NUM_DSI:0
SRSS.NUM_HFROOT:14
SRSS.NUM_HIB_WAKE:10
SRSS.NUM_HIBDATA:1
SRSS.NUM_MCWDT:3
SRSS.NUM_PLL:3
SRSS.NUM_PLL400M:5
SRSS.NUM_TOTAL_PLL:8
SRSS.PILO_PRESENT:0
SRSS.POR_PRESENT:1
SRSS.S40E_HTREGHC_PRESENT:0
SRSS.S40E_LPECO_PRESENT:1
SRSS.S40E_PMIC_PRESENT:1
SRSS.S40S_SISOBUCKLC_PRESENT:0
SRSS.SIMOBUCK_PRESENT:0
SRSS.SYSBB_PRESENT:0
SRSS.ULP_VARIANT:0
SRSS.ULPLINREG_PRESENT:0
SRSS.USE_HARD_CLKACTFLLMUX:1
SRSS.VersionSuffix:_ver3p3

################################################################################
#
# SYSAP
#
SYSAP.regBaseAddr:0xE0000000

################################################################################
#
# TCPWM
#
TCPWM.instances:0
TCPWM.0.interrupts.0:552
TCPWM.0.interrupts.1:553
TCPWM.0.interrupts.2:554
TCPWM.0.interrupts.3:555
TCPWM.0.interrupts.4:556
TCPWM.0.interrupts.5:557
TCPWM.0.interrupts.6:558
TCPWM.0.interrupts.7:559
TCPWM.0.interrupts.8:560
TCPWM.0.interrupts.9:561
TCPWM.0.interrupts.10:562
TCPWM.0.interrupts.11:563
TCPWM.0.interrupts.12:564
TCPWM.0.interrupts.13:565
TCPWM.0.interrupts.14:566
TCPWM.0.interrupts.15:567
TCPWM.0.interrupts.16:568
TCPWM.0.interrupts.17:569
TCPWM.0.interrupts.18:570
TCPWM.0.interrupts.19:571
TCPWM.0.interrupts.20:572
TCPWM.0.interrupts.21:573
TCPWM.0.interrupts.22:574
TCPWM.0.interrupts.23:575
TCPWM.0.interrupts.24:576
TCPWM.0.interrupts.25:577
TCPWM.0.interrupts.26:578
TCPWM.0.interrupts.27:579
TCPWM.0.interrupts.28:580
TCPWM.0.interrupts.29:581
TCPWM.0.interrupts.30:582
TCPWM.0.interrupts.31:583
TCPWM.0.interrupts.32:584
TCPWM.0.interrupts.33:585
TCPWM.0.interrupts.34:586
TCPWM.0.interrupts.35:587
TCPWM.0.interrupts.36:588
TCPWM.0.interrupts.37:589
TCPWM.0.interrupts.256:616
TCPWM.0.interrupts.257:617
TCPWM.0.interrupts.258:618
TCPWM.0.interrupts.259:619
TCPWM.0.interrupts.260:620
TCPWM.0.interrupts.261:621
TCPWM.0.interrupts.262:622
TCPWM.0.interrupts.263:623
TCPWM.0.interrupts.264:624
TCPWM.0.interrupts.265:625
TCPWM.0.interrupts.266:626
TCPWM.0.interrupts.267:627
TCPWM.0.interrupts.512:680
TCPWM.0.interrupts.513:681
TCPWM.0.interrupts.514:682
TCPWM.0.interrupts.515:683
TCPWM.0.interrupts.516:684
TCPWM.0.interrupts.517:685
TCPWM.0.interrupts.518:686
TCPWM.0.interrupts.519:687
TCPWM.0.interrupts.520:688
TCPWM.0.interrupts.521:689
TCPWM.0.interrupts.522:690
TCPWM.0.interrupts.523:691
TCPWM.0.interrupts.524:692
TCPWM.0.interrupts.525:693
TCPWM.0.interrupts.526:694
TCPWM.0.interrupts.527:695
TCPWM.0.interrupts.528:696
TCPWM.0.interrupts.529:697
TCPWM.0.interrupts.530:698
TCPWM.0.interrupts.531:699
TCPWM.0.interrupts.532:700
TCPWM.0.interrupts.533:701
TCPWM.0.interrupts.534:702
TCPWM.0.interrupts.535:703
TCPWM.0.interrupts.536:704
TCPWM.0.interrupts.537:705
TCPWM.0.interrupts.538:706
TCPWM.0.interrupts.539:707
TCPWM.0.interrupts.540:708
TCPWM.0.interrupts.541:709
TCPWM.0.interrupts.542:710
TCPWM.0.interrupts.543:711
TCPWM.0.pins.LINE:TCPWM_0_LINE_20,TCPWM_0_LINE_21,TCPWM_0_LINE_22,TCPWM_0_LINE_23,TCPWM_0_LINE_24,TCPWM_0_LINE_25,TCPWM_0_LINE_26,TCPWM_0_LINE_27,TCPWM_0_LINE_28,TCPWM_0_LINE_29,TCPWM_0_LINE_30,TCPWM_0_LINE_31,TCPWM_0_LINE_32,TCPWM_0_LINE_33,TCPWM_0_LINE_34,TCPWM_0_LINE_35,TCPWM_0_LINE_36,TCPWM_0_LINE_37,TCPWM_0_LINE_256,TCPWM_0_LINE_257,TCPWM_0_LINE_258,TCPWM_0_LINE_259,TCPWM_0_LINE_260,TCPWM_0_LINE_261,TCPWM_0_LINE_262,TCPWM_0_LINE_263,TCPWM_0_LINE_264,TCPWM_0_LINE_265,TCPWM_0_LINE_266,TCPWM_0_LINE_267,TCPWM_0_LINE_521,TCPWM_0_LINE_522,TCPWM_0_LINE_523,TCPWM_0_LINE_524,TCPWM_0_LINE_525,TCPWM_0_LINE_526,TCPWM_0_LINE_527,TCPWM_0_LINE_528,TCPWM_0_LINE_529
TCPWM.0.pins.LINE_COMPL:TCPWM_0_LINE_COMPL_20,TCPWM_0_LINE_COMPL_21,TCPWM_0_LINE_COMPL_22,TCPWM_0_LINE_COMPL_23,TCPWM_0_LINE_COMPL_24,TCPWM_0_LINE_COMPL_25,TCPWM_0_LINE_COMPL_26,TCPWM_0_LINE_COMPL_27,TCPWM_0_LINE_COMPL_28,TCPWM_0_LINE_COMPL_29,TCPWM_0_LINE_COMPL_30,TCPWM_0_LINE_COMPL_31,TCPWM_0_LINE_COMPL_32,TCPWM_0_LINE_COMPL_33,TCPWM_0_LINE_COMPL_34,TCPWM_0_LINE_COMPL_35,TCPWM_0_LINE_COMPL_36,TCPWM_0_LINE_COMPL_37,TCPWM_0_LINE_COMPL_256,TCPWM_0_LINE_COMPL_257,TCPWM_0_LINE_COMPL_258,TCPWM_0_LINE_COMPL_259,TCPWM_0_LINE_COMPL_260,TCPWM_0_LINE_COMPL_261,TCPWM_0_LINE_COMPL_262,TCPWM_0_LINE_COMPL_263,TCPWM_0_LINE_COMPL_264,TCPWM_0_LINE_COMPL_265,TCPWM_0_LINE_COMPL_266,TCPWM_0_LINE_COMPL_267,TCPWM_0_LINE_COMPL_521,TCPWM_0_LINE_COMPL_522,TCPWM_0_LINE_COMPL_523,TCPWM_0_LINE_COMPL_524,TCPWM_0_LINE_COMPL_525,TCPWM_0_LINE_COMPL_526,TCPWM_0_LINE_COMPL_527,TCPWM_0_LINE_COMPL_528,TCPWM_0_LINE_COMPL_529
TCPWM.0.pins.TR_ONE_CNT_IN:TCPWM_0_TR_ONE_CNT_IN_20,TCPWM_0_TR_ONE_CNT_IN_21,TCPWM_0_TR_ONE_CNT_IN_22,TCPWM_0_TR_ONE_CNT_IN_23,TCPWM_0_TR_ONE_CNT_IN_24,TCPWM_0_TR_ONE_CNT_IN_25,TCPWM_0_TR_ONE_CNT_IN_26,TCPWM_0_TR_ONE_CNT_IN_27,TCPWM_0_TR_ONE_CNT_IN_28,TCPWM_0_TR_ONE_CNT_IN_29,TCPWM_0_TR_ONE_CNT_IN_30,TCPWM_0_TR_ONE_CNT_IN_31,TCPWM_0_TR_ONE_CNT_IN_32,TCPWM_0_TR_ONE_CNT_IN_33,TCPWM_0_TR_ONE_CNT_IN_34,TCPWM_0_TR_ONE_CNT_IN_35,TCPWM_0_TR_ONE_CNT_IN_36,TCPWM_0_TR_ONE_CNT_IN_37,TCPWM_0_TR_ONE_CNT_IN_514,TCPWM_0_TR_ONE_CNT_IN_515,TCPWM_0_TR_ONE_CNT_IN_516,TCPWM_0_TR_ONE_CNT_IN_517,TCPWM_0_TR_ONE_CNT_IN_518,TCPWM_0_TR_ONE_CNT_IN_519,TCPWM_0_TR_ONE_CNT_IN_520,TCPWM_0_TR_ONE_CNT_IN_521,TCPWM_0_TR_ONE_CNT_IN_522,TCPWM_0_TR_ONE_CNT_IN_523,TCPWM_0_TR_ONE_CNT_IN_524,TCPWM_0_TR_ONE_CNT_IN_525,TCPWM_0_TR_ONE_CNT_IN_526,TCPWM_0_TR_ONE_CNT_IN_527,TCPWM_0_TR_ONE_CNT_IN_528,TCPWM_0_TR_ONE_CNT_IN_529,TCPWM_0_TR_ONE_CNT_IN_530,TCPWM_0_TR_ONE_CNT_IN_531,TCPWM_0_TR_ONE_CNT_IN_532,TCPWM_0_TR_ONE_CNT_IN_533,TCPWM_0_TR_ONE_CNT_IN_534,TCPWM_0_TR_ONE_CNT_IN_535,TCPWM_0_TR_ONE_CNT_IN_536,TCPWM_0_TR_ONE_CNT_IN_537,TCPWM_0_TR_ONE_CNT_IN_538,TCPWM_0_TR_ONE_CNT_IN_539,TCPWM_0_TR_ONE_CNT_IN_540,TCPWM_0_TR_ONE_CNT_IN_541,TCPWM_0_TR_ONE_CNT_IN_542,TCPWM_0_TR_ONE_CNT_IN_543
TCPWM.0.regBaseAddr:0x40380000
TCPWM.0.trigg.FROM.AXI_DMAC.0.TR_OUT.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15,TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19
TCPWM.0.trigg.FROM.CANFD.0.TR_DBG_DMA_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26,TCPWM_0_TR_ALL_CNT_IN_27,TCPWM_0_TR_ALL_CNT_IN_28,TCPWM_0_TR_ALL_CNT_IN_29,TCPWM_0_TR_ALL_CNT_IN_30,TCPWM_0_TR_ALL_CNT_IN_31
TCPWM.0.trigg.FROM.CANFD.0.TR_FIFO0.signals:TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26,TCPWM_0_TR_ALL_CNT_IN_27,TCPWM_0_TR_ALL_CNT_IN_28,TCPWM_0_TR_ALL_CNT_IN_29,TCPWM_0_TR_ALL_CNT_IN_30,TCPWM_0_TR_ALL_CNT_IN_31
TCPWM.0.trigg.FROM.CANFD.0.TR_FIFO1.signals:TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26,TCPWM_0_TR_ALL_CNT_IN_27,TCPWM_0_TR_ALL_CNT_IN_28,TCPWM_0_TR_ALL_CNT_IN_29,TCPWM_0_TR_ALL_CNT_IN_30,TCPWM_0_TR_ALL_CNT_IN_31
TCPWM.0.trigg.FROM.CANFD.0.TR_TMP_RTP_OUT.signals:TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26,TCPWM_0_TR_ALL_CNT_IN_27,TCPWM_0_TR_ALL_CNT_IN_28,TCPWM_0_TR_ALL_CNT_IN_29,TCPWM_0_TR_ALL_CNT_IN_30,TCPWM_0_TR_ALL_CNT_IN_31
TCPWM.0.trigg.FROM.CANFD.1.TR_DBG_DMA_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26,TCPWM_0_TR_ALL_CNT_IN_27,TCPWM_0_TR_ALL_CNT_IN_28,TCPWM_0_TR_ALL_CNT_IN_29,TCPWM_0_TR_ALL_CNT_IN_30,TCPWM_0_TR_ALL_CNT_IN_31
TCPWM.0.trigg.FROM.CANFD.1.TR_FIFO0.signals:TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26,TCPWM_0_TR_ALL_CNT_IN_27,TCPWM_0_TR_ALL_CNT_IN_28,TCPWM_0_TR_ALL_CNT_IN_29,TCPWM_0_TR_ALL_CNT_IN_30,TCPWM_0_TR_ALL_CNT_IN_31
TCPWM.0.trigg.FROM.CANFD.1.TR_FIFO1.signals:TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26,TCPWM_0_TR_ALL_CNT_IN_27,TCPWM_0_TR_ALL_CNT_IN_28,TCPWM_0_TR_ALL_CNT_IN_29,TCPWM_0_TR_ALL_CNT_IN_30,TCPWM_0_TR_ALL_CNT_IN_31
TCPWM.0.trigg.FROM.CANFD.1.TR_TMP_RTP_OUT.signals:TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26,TCPWM_0_TR_ALL_CNT_IN_27,TCPWM_0_TR_ALL_CNT_IN_28,TCPWM_0_TR_ALL_CNT_IN_29,TCPWM_0_TR_ALL_CNT_IN_30,TCPWM_0_TR_ALL_CNT_IN_31
TCPWM.0.trigg.FROM.CPUSS.CTI_TR_OUT.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.CPUSS.DMAC_TR_OUT.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15,TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19
TCPWM.0.trigg.FROM.CPUSS.DW0_TR_OUT.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15,TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19
TCPWM.0.trigg.FROM.CPUSS.DW1_TR_OUT.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15,TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19
TCPWM.0.trigg.FROM.CPUSS.TR_FAULT.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.CPUSS.ZERO.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15,TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19,TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26,TCPWM_0_TR_ALL_CNT_IN_27,TCPWM_0_TR_ALL_CNT_IN_28,TCPWM_0_TR_ALL_CNT_IN_29,TCPWM_0_TR_ALL_CNT_IN_30,TCPWM_0_TR_ALL_CNT_IN_31,TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59,TCPWM_0_TR_DEBUG_FREEZE
TCPWM.0.trigg.FROM.CXPI.0.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.CXPI.0.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.DAC.0.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15,TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19
TCPWM.0.trigg.FROM.EVTGEN.0.TR_OUT.signals:TCPWM_0_TR_ALL_CNT_IN_20,TCPWM_0_TR_ALL_CNT_IN_21,TCPWM_0_TR_ALL_CNT_IN_22,TCPWM_0_TR_ALL_CNT_IN_23,TCPWM_0_TR_ALL_CNT_IN_24,TCPWM_0_TR_ALL_CNT_IN_25,TCPWM_0_TR_ALL_CNT_IN_26,TCPWM_0_TR_ALL_CNT_IN_27,TCPWM_0_TR_ALL_CNT_IN_28,TCPWM_0_TR_ALL_CNT_IN_29,TCPWM_0_TR_ALL_CNT_IN_30,TCPWM_0_TR_ALL_CNT_IN_31
TCPWM.0.trigg.FROM.MIXER.0.TR_DST_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15,TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19
TCPWM.0.trigg.FROM.MIXER.0.TR_SRC_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15,TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19
TCPWM.0.trigg.FROM.MIXER.1.TR_DST_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15,TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19
TCPWM.0.trigg.FROM.MIXER.1.TR_SRC_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15,TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19
TCPWM.0.trigg.FROM.PASS.0.TR_SAR_CH_RANGEVIO.signals:TCPWM_0_TR_ONE_CNT_IN_0,TCPWM_0_TR_ONE_CNT_IN_1,TCPWM_0_TR_ONE_CNT_IN_2,TCPWM_0_TR_ONE_CNT_IN_3,TCPWM_0_TR_ONE_CNT_IN_4,TCPWM_0_TR_ONE_CNT_IN_5,TCPWM_0_TR_ONE_CNT_IN_6,TCPWM_0_TR_ONE_CNT_IN_7,TCPWM_0_TR_ONE_CNT_IN_8,TCPWM_0_TR_ONE_CNT_IN_9,TCPWM_0_TR_ONE_CNT_IN_10,TCPWM_0_TR_ONE_CNT_IN_11,TCPWM_0_TR_ONE_CNT_IN_12,TCPWM_0_TR_ONE_CNT_IN_13,TCPWM_0_TR_ONE_CNT_IN_14,TCPWM_0_TR_ONE_CNT_IN_15,TCPWM_0_TR_ONE_CNT_IN_16,TCPWM_0_TR_ONE_CNT_IN_17,TCPWM_0_TR_ONE_CNT_IN_18,TCPWM_0_TR_ONE_CNT_IN_19,TCPWM_0_TR_ONE_CNT_IN_256,TCPWM_0_TR_ONE_CNT_IN_257,TCPWM_0_TR_ONE_CNT_IN_258,TCPWM_0_TR_ONE_CNT_IN_259,TCPWM_0_TR_ONE_CNT_IN_260,TCPWM_0_TR_ONE_CNT_IN_261,TCPWM_0_TR_ONE_CNT_IN_262,TCPWM_0_TR_ONE_CNT_IN_263,TCPWM_0_TR_ONE_CNT_IN_264,TCPWM_0_TR_ONE_CNT_IN_265,TCPWM_0_TR_ONE_CNT_IN_266,TCPWM_0_TR_ONE_CNT_IN_267
TCPWM.0.trigg.FROM.PASS.0.TR_SAR_GEN_OUT.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.PERI.TR_IO_INPUT.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.PWM.0.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15,TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19
TCPWM.0.trigg.FROM.SCB.0.TR_I2C_SCL_FILTERED.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.0.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.0.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.1.TR_I2C_SCL_FILTERED.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.1.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.1.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.2.TR_I2C_SCL_FILTERED.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.2.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.2.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.3.TR_I2C_SCL_FILTERED.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.3.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.3.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.4.TR_I2C_SCL_FILTERED.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.4.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.4.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.5.TR_I2C_SCL_FILTERED.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.5.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.5.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.6.TR_I2C_SCL_FILTERED.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.6.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.6.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.7.TR_I2C_SCL_FILTERED.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.7.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.7.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.8.TR_I2C_SCL_FILTERED.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.8.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.8.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.9.TR_I2C_SCL_FILTERED.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.9.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.9.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.10.TR_I2C_SCL_FILTERED.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.10.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.10.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.11.TR_I2C_SCL_FILTERED.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.11.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SCB.11.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.SG.0.TR_COMPLETE.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15,TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19
TCPWM.0.trigg.FROM.SMIF.0.SMIF0_TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15,TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19
TCPWM.0.trigg.FROM.SMIF.0.SMIF0_TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15,TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19
TCPWM.0.trigg.FROM.SMIF.0.SMIF1_TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15,TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19
TCPWM.0.trigg.FROM.SMIF.0.SMIF1_TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15,TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19
TCPWM.0.trigg.FROM.TCPWM.0.TR_OUT0.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15,TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19
TCPWM.0.trigg.FROM.TCPWM.0.TR_OUT1.signals:TCPWM_0_TR_ALL_CNT_IN_32,TCPWM_0_TR_ALL_CNT_IN_33,TCPWM_0_TR_ALL_CNT_IN_34,TCPWM_0_TR_ALL_CNT_IN_35,TCPWM_0_TR_ALL_CNT_IN_36,TCPWM_0_TR_ALL_CNT_IN_37,TCPWM_0_TR_ALL_CNT_IN_38,TCPWM_0_TR_ALL_CNT_IN_39,TCPWM_0_TR_ALL_CNT_IN_40,TCPWM_0_TR_ALL_CNT_IN_41,TCPWM_0_TR_ALL_CNT_IN_42,TCPWM_0_TR_ALL_CNT_IN_43,TCPWM_0_TR_ALL_CNT_IN_44,TCPWM_0_TR_ALL_CNT_IN_45,TCPWM_0_TR_ALL_CNT_IN_46,TCPWM_0_TR_ALL_CNT_IN_47,TCPWM_0_TR_ALL_CNT_IN_48,TCPWM_0_TR_ALL_CNT_IN_49,TCPWM_0_TR_ALL_CNT_IN_50,TCPWM_0_TR_ALL_CNT_IN_51,TCPWM_0_TR_ALL_CNT_IN_52,TCPWM_0_TR_ALL_CNT_IN_53,TCPWM_0_TR_ALL_CNT_IN_54,TCPWM_0_TR_ALL_CNT_IN_55,TCPWM_0_TR_ALL_CNT_IN_56,TCPWM_0_TR_ALL_CNT_IN_57,TCPWM_0_TR_ALL_CNT_IN_58,TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.FROM.TDM.0.TR_RX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15,TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19
TCPWM.0.trigg.FROM.TDM.0.TR_TX_REQ.signals:TCPWM_0_TR_ALL_CNT_IN_0,TCPWM_0_TR_ALL_CNT_IN_1,TCPWM_0_TR_ALL_CNT_IN_2,TCPWM_0_TR_ALL_CNT_IN_3,TCPWM_0_TR_ALL_CNT_IN_4,TCPWM_0_TR_ALL_CNT_IN_5,TCPWM_0_TR_ALL_CNT_IN_6,TCPWM_0_TR_ALL_CNT_IN_7,TCPWM_0_TR_ALL_CNT_IN_8,TCPWM_0_TR_ALL_CNT_IN_9,TCPWM_0_TR_ALL_CNT_IN_10,TCPWM_0_TR_ALL_CNT_IN_11,TCPWM_0_TR_ALL_CNT_IN_12,TCPWM_0_TR_ALL_CNT_IN_13,TCPWM_0_TR_ALL_CNT_IN_14,TCPWM_0_TR_ALL_CNT_IN_15,TCPWM_0_TR_ALL_CNT_IN_16,TCPWM_0_TR_ALL_CNT_IN_17,TCPWM_0_TR_ALL_CNT_IN_18,TCPWM_0_TR_ALL_CNT_IN_19
TCPWM.0.trigg.FROM.TR_GROUP.10.OUTPUT.signals:TCPWM_0_TR_DEBUG_FREEZE
TCPWM.0.trigg.FROM.TR_GROUP.11.OUTPUT.signals:TCPWM_0_TR_DEBUG_FREEZE
TCPWM.0.trigg.FROM.TR_GROUP.12.OUTPUT.signals:TCPWM_0_TR_DEBUG_FREEZE
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.0.signal:TCPWM_0_TR_ALL_CNT_IN_0
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.1.signal:TCPWM_0_TR_ALL_CNT_IN_1
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.2.signal:TCPWM_0_TR_ALL_CNT_IN_2
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.3.signal:TCPWM_0_TR_ALL_CNT_IN_3
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.4.signal:TCPWM_0_TR_ALL_CNT_IN_4
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.5.signal:TCPWM_0_TR_ALL_CNT_IN_5
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.6.signal:TCPWM_0_TR_ALL_CNT_IN_6
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.7.signal:TCPWM_0_TR_ALL_CNT_IN_7
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.8.signal:TCPWM_0_TR_ALL_CNT_IN_8
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.9.signal:TCPWM_0_TR_ALL_CNT_IN_9
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.10.signal:TCPWM_0_TR_ALL_CNT_IN_10
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.11.signal:TCPWM_0_TR_ALL_CNT_IN_11
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.12.signal:TCPWM_0_TR_ALL_CNT_IN_12
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.13.signal:TCPWM_0_TR_ALL_CNT_IN_13
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.14.signal:TCPWM_0_TR_ALL_CNT_IN_14
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.15.signal:TCPWM_0_TR_ALL_CNT_IN_15
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.16.signal:TCPWM_0_TR_ALL_CNT_IN_16
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.17.signal:TCPWM_0_TR_ALL_CNT_IN_17
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.18.signal:TCPWM_0_TR_ALL_CNT_IN_18
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.19.signal:TCPWM_0_TR_ALL_CNT_IN_19
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.20.signal:TCPWM_0_TR_ALL_CNT_IN_20
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.21.signal:TCPWM_0_TR_ALL_CNT_IN_21
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.22.signal:TCPWM_0_TR_ALL_CNT_IN_22
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.23.signal:TCPWM_0_TR_ALL_CNT_IN_23
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.24.signal:TCPWM_0_TR_ALL_CNT_IN_24
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.25.signal:TCPWM_0_TR_ALL_CNT_IN_25
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.26.signal:TCPWM_0_TR_ALL_CNT_IN_26
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.27.signal:TCPWM_0_TR_ALL_CNT_IN_27
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.28.signal:TCPWM_0_TR_ALL_CNT_IN_28
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.29.signal:TCPWM_0_TR_ALL_CNT_IN_29
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.30.signal:TCPWM_0_TR_ALL_CNT_IN_30
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.31.signal:TCPWM_0_TR_ALL_CNT_IN_31
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.32.signal:TCPWM_0_TR_ALL_CNT_IN_32
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.33.signal:TCPWM_0_TR_ALL_CNT_IN_33
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.34.signal:TCPWM_0_TR_ALL_CNT_IN_34
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.35.signal:TCPWM_0_TR_ALL_CNT_IN_35
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.36.signal:TCPWM_0_TR_ALL_CNT_IN_36
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.37.signal:TCPWM_0_TR_ALL_CNT_IN_37
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.38.signal:TCPWM_0_TR_ALL_CNT_IN_38
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.39.signal:TCPWM_0_TR_ALL_CNT_IN_39
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.40.signal:TCPWM_0_TR_ALL_CNT_IN_40
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.41.signal:TCPWM_0_TR_ALL_CNT_IN_41
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.42.signal:TCPWM_0_TR_ALL_CNT_IN_42
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.43.signal:TCPWM_0_TR_ALL_CNT_IN_43
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.44.signal:TCPWM_0_TR_ALL_CNT_IN_44
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.45.signal:TCPWM_0_TR_ALL_CNT_IN_45
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.46.signal:TCPWM_0_TR_ALL_CNT_IN_46
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.47.signal:TCPWM_0_TR_ALL_CNT_IN_47
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.48.signal:TCPWM_0_TR_ALL_CNT_IN_48
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.49.signal:TCPWM_0_TR_ALL_CNT_IN_49
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.50.signal:TCPWM_0_TR_ALL_CNT_IN_50
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.51.signal:TCPWM_0_TR_ALL_CNT_IN_51
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.52.signal:TCPWM_0_TR_ALL_CNT_IN_52
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.53.signal:TCPWM_0_TR_ALL_CNT_IN_53
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.54.signal:TCPWM_0_TR_ALL_CNT_IN_54
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.55.signal:TCPWM_0_TR_ALL_CNT_IN_55
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.56.signal:TCPWM_0_TR_ALL_CNT_IN_56
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.57.signal:TCPWM_0_TR_ALL_CNT_IN_57
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.58.signal:TCPWM_0_TR_ALL_CNT_IN_58
TCPWM.0.trigg.INPUT.TR_ALL_CNT_IN.59.signal:TCPWM_0_TR_ALL_CNT_IN_59
TCPWM.0.trigg.INPUT.TR_DEBUG_FREEZE.signal:TCPWM_0_TR_DEBUG_FREEZE
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.0.signal:TCPWM_0_TR_ONE_CNT_IN_0
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.1.signal:TCPWM_0_TR_ONE_CNT_IN_1
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.2.signal:TCPWM_0_TR_ONE_CNT_IN_2
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.3.signal:TCPWM_0_TR_ONE_CNT_IN_3
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.4.signal:TCPWM_0_TR_ONE_CNT_IN_4
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.5.signal:TCPWM_0_TR_ONE_CNT_IN_5
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.6.signal:TCPWM_0_TR_ONE_CNT_IN_6
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.7.signal:TCPWM_0_TR_ONE_CNT_IN_7
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.8.signal:TCPWM_0_TR_ONE_CNT_IN_8
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.9.signal:TCPWM_0_TR_ONE_CNT_IN_9
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.10.signal:TCPWM_0_TR_ONE_CNT_IN_10
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.11.signal:TCPWM_0_TR_ONE_CNT_IN_11
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.12.signal:TCPWM_0_TR_ONE_CNT_IN_12
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.13.signal:TCPWM_0_TR_ONE_CNT_IN_13
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.14.signal:TCPWM_0_TR_ONE_CNT_IN_14
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.15.signal:TCPWM_0_TR_ONE_CNT_IN_15
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.16.signal:TCPWM_0_TR_ONE_CNT_IN_16
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.17.signal:TCPWM_0_TR_ONE_CNT_IN_17
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.18.signal:TCPWM_0_TR_ONE_CNT_IN_18
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.19.signal:TCPWM_0_TR_ONE_CNT_IN_19
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.256.signal:TCPWM_0_TR_ONE_CNT_IN_256
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.257.signal:TCPWM_0_TR_ONE_CNT_IN_257
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.258.signal:TCPWM_0_TR_ONE_CNT_IN_258
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.259.signal:TCPWM_0_TR_ONE_CNT_IN_259
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.260.signal:TCPWM_0_TR_ONE_CNT_IN_260
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.261.signal:TCPWM_0_TR_ONE_CNT_IN_261
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.262.signal:TCPWM_0_TR_ONE_CNT_IN_262
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.263.signal:TCPWM_0_TR_ONE_CNT_IN_263
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.264.signal:TCPWM_0_TR_ONE_CNT_IN_264
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.265.signal:TCPWM_0_TR_ONE_CNT_IN_265
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.266.signal:TCPWM_0_TR_ONE_CNT_IN_266
TCPWM.0.trigg.INPUT.TR_ONE_CNT_IN.267.signal:TCPWM_0_TR_ONE_CNT_IN_267
TCPWM.0.trigg.OUTPUT.TR_OUT0.0.signal:TCPWM_0_TR_OUT0_0
TCPWM.0.trigg.OUTPUT.TR_OUT0.1.signal:TCPWM_0_TR_OUT0_1
TCPWM.0.trigg.OUTPUT.TR_OUT0.2.signal:TCPWM_0_TR_OUT0_2
TCPWM.0.trigg.OUTPUT.TR_OUT0.3.signal:TCPWM_0_TR_OUT0_3
TCPWM.0.trigg.OUTPUT.TR_OUT0.4.signal:TCPWM_0_TR_OUT0_4
TCPWM.0.trigg.OUTPUT.TR_OUT0.5.signal:TCPWM_0_TR_OUT0_5
TCPWM.0.trigg.OUTPUT.TR_OUT0.6.signal:TCPWM_0_TR_OUT0_6
TCPWM.0.trigg.OUTPUT.TR_OUT0.7.signal:TCPWM_0_TR_OUT0_7
TCPWM.0.trigg.OUTPUT.TR_OUT0.8.signal:TCPWM_0_TR_OUT0_8
TCPWM.0.trigg.OUTPUT.TR_OUT0.9.signal:TCPWM_0_TR_OUT0_9
TCPWM.0.trigg.OUTPUT.TR_OUT0.10.signal:TCPWM_0_TR_OUT0_10
TCPWM.0.trigg.OUTPUT.TR_OUT0.11.signal:TCPWM_0_TR_OUT0_11
TCPWM.0.trigg.OUTPUT.TR_OUT0.12.signal:TCPWM_0_TR_OUT0_12
TCPWM.0.trigg.OUTPUT.TR_OUT0.13.signal:TCPWM_0_TR_OUT0_13
TCPWM.0.trigg.OUTPUT.TR_OUT0.14.signal:TCPWM_0_TR_OUT0_14
TCPWM.0.trigg.OUTPUT.TR_OUT0.15.signal:TCPWM_0_TR_OUT0_15
TCPWM.0.trigg.OUTPUT.TR_OUT0.16.signal:TCPWM_0_TR_OUT0_16
TCPWM.0.trigg.OUTPUT.TR_OUT0.17.signal:TCPWM_0_TR_OUT0_17
TCPWM.0.trigg.OUTPUT.TR_OUT0.18.signal:TCPWM_0_TR_OUT0_18
TCPWM.0.trigg.OUTPUT.TR_OUT0.19.signal:TCPWM_0_TR_OUT0_19
TCPWM.0.trigg.OUTPUT.TR_OUT0.20.signal:TCPWM_0_TR_OUT0_20
TCPWM.0.trigg.OUTPUT.TR_OUT0.21.signal:TCPWM_0_TR_OUT0_21
TCPWM.0.trigg.OUTPUT.TR_OUT0.22.signal:TCPWM_0_TR_OUT0_22
TCPWM.0.trigg.OUTPUT.TR_OUT0.23.signal:TCPWM_0_TR_OUT0_23
TCPWM.0.trigg.OUTPUT.TR_OUT0.24.signal:TCPWM_0_TR_OUT0_24
TCPWM.0.trigg.OUTPUT.TR_OUT0.25.signal:TCPWM_0_TR_OUT0_25
TCPWM.0.trigg.OUTPUT.TR_OUT0.26.signal:TCPWM_0_TR_OUT0_26
TCPWM.0.trigg.OUTPUT.TR_OUT0.27.signal:TCPWM_0_TR_OUT0_27
TCPWM.0.trigg.OUTPUT.TR_OUT0.28.signal:TCPWM_0_TR_OUT0_28
TCPWM.0.trigg.OUTPUT.TR_OUT0.29.signal:TCPWM_0_TR_OUT0_29
TCPWM.0.trigg.OUTPUT.TR_OUT0.30.signal:TCPWM_0_TR_OUT0_30
TCPWM.0.trigg.OUTPUT.TR_OUT0.31.signal:TCPWM_0_TR_OUT0_31
TCPWM.0.trigg.OUTPUT.TR_OUT0.32.signal:TCPWM_0_TR_OUT0_32
TCPWM.0.trigg.OUTPUT.TR_OUT0.33.signal:TCPWM_0_TR_OUT0_33
TCPWM.0.trigg.OUTPUT.TR_OUT0.34.signal:TCPWM_0_TR_OUT0_34
TCPWM.0.trigg.OUTPUT.TR_OUT0.35.signal:TCPWM_0_TR_OUT0_35
TCPWM.0.trigg.OUTPUT.TR_OUT0.36.signal:TCPWM_0_TR_OUT0_36
TCPWM.0.trigg.OUTPUT.TR_OUT0.37.signal:TCPWM_0_TR_OUT0_37
TCPWM.0.trigg.OUTPUT.TR_OUT0.256.signal:TCPWM_0_TR_OUT0_256
TCPWM.0.trigg.OUTPUT.TR_OUT0.257.signal:TCPWM_0_TR_OUT0_257
TCPWM.0.trigg.OUTPUT.TR_OUT0.258.signal:TCPWM_0_TR_OUT0_258
TCPWM.0.trigg.OUTPUT.TR_OUT0.259.signal:TCPWM_0_TR_OUT0_259
TCPWM.0.trigg.OUTPUT.TR_OUT0.260.signal:TCPWM_0_TR_OUT0_260
TCPWM.0.trigg.OUTPUT.TR_OUT0.261.signal:TCPWM_0_TR_OUT0_261
TCPWM.0.trigg.OUTPUT.TR_OUT0.262.signal:TCPWM_0_TR_OUT0_262
TCPWM.0.trigg.OUTPUT.TR_OUT0.263.signal:TCPWM_0_TR_OUT0_263
TCPWM.0.trigg.OUTPUT.TR_OUT0.264.signal:TCPWM_0_TR_OUT0_264
TCPWM.0.trigg.OUTPUT.TR_OUT0.265.signal:TCPWM_0_TR_OUT0_265
TCPWM.0.trigg.OUTPUT.TR_OUT0.266.signal:TCPWM_0_TR_OUT0_266
TCPWM.0.trigg.OUTPUT.TR_OUT0.267.signal:TCPWM_0_TR_OUT0_267
TCPWM.0.trigg.OUTPUT.TR_OUT0.512.signal:TCPWM_0_TR_OUT0_512
TCPWM.0.trigg.OUTPUT.TR_OUT0.513.signal:TCPWM_0_TR_OUT0_513
TCPWM.0.trigg.OUTPUT.TR_OUT0.514.signal:TCPWM_0_TR_OUT0_514
TCPWM.0.trigg.OUTPUT.TR_OUT0.515.signal:TCPWM_0_TR_OUT0_515
TCPWM.0.trigg.OUTPUT.TR_OUT0.516.signal:TCPWM_0_TR_OUT0_516
TCPWM.0.trigg.OUTPUT.TR_OUT0.517.signal:TCPWM_0_TR_OUT0_517
TCPWM.0.trigg.OUTPUT.TR_OUT0.518.signal:TCPWM_0_TR_OUT0_518
TCPWM.0.trigg.OUTPUT.TR_OUT0.519.signal:TCPWM_0_TR_OUT0_519
TCPWM.0.trigg.OUTPUT.TR_OUT0.520.signal:TCPWM_0_TR_OUT0_520
TCPWM.0.trigg.OUTPUT.TR_OUT0.521.signal:TCPWM_0_TR_OUT0_521
TCPWM.0.trigg.OUTPUT.TR_OUT0.522.signal:TCPWM_0_TR_OUT0_522
TCPWM.0.trigg.OUTPUT.TR_OUT0.523.signal:TCPWM_0_TR_OUT0_523
TCPWM.0.trigg.OUTPUT.TR_OUT0.524.signal:TCPWM_0_TR_OUT0_524
TCPWM.0.trigg.OUTPUT.TR_OUT0.525.signal:TCPWM_0_TR_OUT0_525
TCPWM.0.trigg.OUTPUT.TR_OUT0.526.signal:TCPWM_0_TR_OUT0_526
TCPWM.0.trigg.OUTPUT.TR_OUT0.527.signal:TCPWM_0_TR_OUT0_527
TCPWM.0.trigg.OUTPUT.TR_OUT0.528.signal:TCPWM_0_TR_OUT0_528
TCPWM.0.trigg.OUTPUT.TR_OUT0.529.signal:TCPWM_0_TR_OUT0_529
TCPWM.0.trigg.OUTPUT.TR_OUT0.530.signal:TCPWM_0_TR_OUT0_530
TCPWM.0.trigg.OUTPUT.TR_OUT0.531.signal:TCPWM_0_TR_OUT0_531
TCPWM.0.trigg.OUTPUT.TR_OUT0.532.signal:TCPWM_0_TR_OUT0_532
TCPWM.0.trigg.OUTPUT.TR_OUT0.533.signal:TCPWM_0_TR_OUT0_533
TCPWM.0.trigg.OUTPUT.TR_OUT0.534.signal:TCPWM_0_TR_OUT0_534
TCPWM.0.trigg.OUTPUT.TR_OUT0.535.signal:TCPWM_0_TR_OUT0_535
TCPWM.0.trigg.OUTPUT.TR_OUT0.536.signal:TCPWM_0_TR_OUT0_536
TCPWM.0.trigg.OUTPUT.TR_OUT0.537.signal:TCPWM_0_TR_OUT0_537
TCPWM.0.trigg.OUTPUT.TR_OUT0.538.signal:TCPWM_0_TR_OUT0_538
TCPWM.0.trigg.OUTPUT.TR_OUT0.539.signal:TCPWM_0_TR_OUT0_539
TCPWM.0.trigg.OUTPUT.TR_OUT0.540.signal:TCPWM_0_TR_OUT0_540
TCPWM.0.trigg.OUTPUT.TR_OUT0.541.signal:TCPWM_0_TR_OUT0_541
TCPWM.0.trigg.OUTPUT.TR_OUT0.542.signal:TCPWM_0_TR_OUT0_542
TCPWM.0.trigg.OUTPUT.TR_OUT0.543.signal:TCPWM_0_TR_OUT0_543
TCPWM.0.trigg.OUTPUT.TR_OUT1.0.signal:TCPWM_0_TR_OUT1_0
TCPWM.0.trigg.OUTPUT.TR_OUT1.1.signal:TCPWM_0_TR_OUT1_1
TCPWM.0.trigg.OUTPUT.TR_OUT1.2.signal:TCPWM_0_TR_OUT1_2
TCPWM.0.trigg.OUTPUT.TR_OUT1.3.signal:TCPWM_0_TR_OUT1_3
TCPWM.0.trigg.OUTPUT.TR_OUT1.4.signal:TCPWM_0_TR_OUT1_4
TCPWM.0.trigg.OUTPUT.TR_OUT1.5.signal:TCPWM_0_TR_OUT1_5
TCPWM.0.trigg.OUTPUT.TR_OUT1.6.signal:TCPWM_0_TR_OUT1_6
TCPWM.0.trigg.OUTPUT.TR_OUT1.7.signal:TCPWM_0_TR_OUT1_7
TCPWM.0.trigg.OUTPUT.TR_OUT1.8.signal:TCPWM_0_TR_OUT1_8
TCPWM.0.trigg.OUTPUT.TR_OUT1.9.signal:TCPWM_0_TR_OUT1_9
TCPWM.0.trigg.OUTPUT.TR_OUT1.10.signal:TCPWM_0_TR_OUT1_10
TCPWM.0.trigg.OUTPUT.TR_OUT1.11.signal:TCPWM_0_TR_OUT1_11
TCPWM.0.trigg.OUTPUT.TR_OUT1.12.signal:TCPWM_0_TR_OUT1_12
TCPWM.0.trigg.OUTPUT.TR_OUT1.13.signal:TCPWM_0_TR_OUT1_13
TCPWM.0.trigg.OUTPUT.TR_OUT1.14.signal:TCPWM_0_TR_OUT1_14
TCPWM.0.trigg.OUTPUT.TR_OUT1.15.signal:TCPWM_0_TR_OUT1_15
TCPWM.0.trigg.OUTPUT.TR_OUT1.16.signal:TCPWM_0_TR_OUT1_16
TCPWM.0.trigg.OUTPUT.TR_OUT1.17.signal:TCPWM_0_TR_OUT1_17
TCPWM.0.trigg.OUTPUT.TR_OUT1.18.signal:TCPWM_0_TR_OUT1_18
TCPWM.0.trigg.OUTPUT.TR_OUT1.19.signal:TCPWM_0_TR_OUT1_19
TCPWM.0.trigg.OUTPUT.TR_OUT1.20.signal:TCPWM_0_TR_OUT1_20
TCPWM.0.trigg.OUTPUT.TR_OUT1.21.signal:TCPWM_0_TR_OUT1_21
TCPWM.0.trigg.OUTPUT.TR_OUT1.22.signal:TCPWM_0_TR_OUT1_22
TCPWM.0.trigg.OUTPUT.TR_OUT1.23.signal:TCPWM_0_TR_OUT1_23
TCPWM.0.trigg.OUTPUT.TR_OUT1.24.signal:TCPWM_0_TR_OUT1_24
TCPWM.0.trigg.OUTPUT.TR_OUT1.25.signal:TCPWM_0_TR_OUT1_25
TCPWM.0.trigg.OUTPUT.TR_OUT1.26.signal:TCPWM_0_TR_OUT1_26
TCPWM.0.trigg.OUTPUT.TR_OUT1.27.signal:TCPWM_0_TR_OUT1_27
TCPWM.0.trigg.OUTPUT.TR_OUT1.28.signal:TCPWM_0_TR_OUT1_28
TCPWM.0.trigg.OUTPUT.TR_OUT1.29.signal:TCPWM_0_TR_OUT1_29
TCPWM.0.trigg.OUTPUT.TR_OUT1.30.signal:TCPWM_0_TR_OUT1_30
TCPWM.0.trigg.OUTPUT.TR_OUT1.31.signal:TCPWM_0_TR_OUT1_31
TCPWM.0.trigg.OUTPUT.TR_OUT1.32.signal:TCPWM_0_TR_OUT1_32
TCPWM.0.trigg.OUTPUT.TR_OUT1.33.signal:TCPWM_0_TR_OUT1_33
TCPWM.0.trigg.OUTPUT.TR_OUT1.34.signal:TCPWM_0_TR_OUT1_34
TCPWM.0.trigg.OUTPUT.TR_OUT1.35.signal:TCPWM_0_TR_OUT1_35
TCPWM.0.trigg.OUTPUT.TR_OUT1.36.signal:TCPWM_0_TR_OUT1_36
TCPWM.0.trigg.OUTPUT.TR_OUT1.37.signal:TCPWM_0_TR_OUT1_37
TCPWM.0.trigg.OUTPUT.TR_OUT1.256.signal:TCPWM_0_TR_OUT1_256
TCPWM.0.trigg.OUTPUT.TR_OUT1.257.signal:TCPWM_0_TR_OUT1_257
TCPWM.0.trigg.OUTPUT.TR_OUT1.258.signal:TCPWM_0_TR_OUT1_258
TCPWM.0.trigg.OUTPUT.TR_OUT1.259.signal:TCPWM_0_TR_OUT1_259
TCPWM.0.trigg.OUTPUT.TR_OUT1.260.signal:TCPWM_0_TR_OUT1_260
TCPWM.0.trigg.OUTPUT.TR_OUT1.261.signal:TCPWM_0_TR_OUT1_261
TCPWM.0.trigg.OUTPUT.TR_OUT1.262.signal:TCPWM_0_TR_OUT1_262
TCPWM.0.trigg.OUTPUT.TR_OUT1.263.signal:TCPWM_0_TR_OUT1_263
TCPWM.0.trigg.OUTPUT.TR_OUT1.264.signal:TCPWM_0_TR_OUT1_264
TCPWM.0.trigg.OUTPUT.TR_OUT1.265.signal:TCPWM_0_TR_OUT1_265
TCPWM.0.trigg.OUTPUT.TR_OUT1.266.signal:TCPWM_0_TR_OUT1_266
TCPWM.0.trigg.OUTPUT.TR_OUT1.267.signal:TCPWM_0_TR_OUT1_267
TCPWM.0.trigg.OUTPUT.TR_OUT1.512.signal:TCPWM_0_TR_OUT1_512
TCPWM.0.trigg.OUTPUT.TR_OUT1.513.signal:TCPWM_0_TR_OUT1_513
TCPWM.0.trigg.OUTPUT.TR_OUT1.514.signal:TCPWM_0_TR_OUT1_514
TCPWM.0.trigg.OUTPUT.TR_OUT1.515.signal:TCPWM_0_TR_OUT1_515
TCPWM.0.trigg.OUTPUT.TR_OUT1.516.signal:TCPWM_0_TR_OUT1_516
TCPWM.0.trigg.OUTPUT.TR_OUT1.517.signal:TCPWM_0_TR_OUT1_517
TCPWM.0.trigg.OUTPUT.TR_OUT1.518.signal:TCPWM_0_TR_OUT1_518
TCPWM.0.trigg.OUTPUT.TR_OUT1.519.signal:TCPWM_0_TR_OUT1_519
TCPWM.0.trigg.OUTPUT.TR_OUT1.520.signal:TCPWM_0_TR_OUT1_520
TCPWM.0.trigg.OUTPUT.TR_OUT1.521.signal:TCPWM_0_TR_OUT1_521
TCPWM.0.trigg.OUTPUT.TR_OUT1.522.signal:TCPWM_0_TR_OUT1_522
TCPWM.0.trigg.OUTPUT.TR_OUT1.523.signal:TCPWM_0_TR_OUT1_523
TCPWM.0.trigg.OUTPUT.TR_OUT1.524.signal:TCPWM_0_TR_OUT1_524
TCPWM.0.trigg.OUTPUT.TR_OUT1.525.signal:TCPWM_0_TR_OUT1_525
TCPWM.0.trigg.OUTPUT.TR_OUT1.526.signal:TCPWM_0_TR_OUT1_526
TCPWM.0.trigg.OUTPUT.TR_OUT1.527.signal:TCPWM_0_TR_OUT1_527
TCPWM.0.trigg.OUTPUT.TR_OUT1.528.signal:TCPWM_0_TR_OUT1_528
TCPWM.0.trigg.OUTPUT.TR_OUT1.529.signal:TCPWM_0_TR_OUT1_529
TCPWM.0.trigg.OUTPUT.TR_OUT1.530.signal:TCPWM_0_TR_OUT1_530
TCPWM.0.trigg.OUTPUT.TR_OUT1.531.signal:TCPWM_0_TR_OUT1_531
TCPWM.0.trigg.OUTPUT.TR_OUT1.532.signal:TCPWM_0_TR_OUT1_532
TCPWM.0.trigg.OUTPUT.TR_OUT1.533.signal:TCPWM_0_TR_OUT1_533
TCPWM.0.trigg.OUTPUT.TR_OUT1.534.signal:TCPWM_0_TR_OUT1_534
TCPWM.0.trigg.OUTPUT.TR_OUT1.535.signal:TCPWM_0_TR_OUT1_535
TCPWM.0.trigg.OUTPUT.TR_OUT1.536.signal:TCPWM_0_TR_OUT1_536
TCPWM.0.trigg.OUTPUT.TR_OUT1.537.signal:TCPWM_0_TR_OUT1_537
TCPWM.0.trigg.OUTPUT.TR_OUT1.538.signal:TCPWM_0_TR_OUT1_538
TCPWM.0.trigg.OUTPUT.TR_OUT1.539.signal:TCPWM_0_TR_OUT1_539
TCPWM.0.trigg.OUTPUT.TR_OUT1.540.signal:TCPWM_0_TR_OUT1_540
TCPWM.0.trigg.OUTPUT.TR_OUT1.541.signal:TCPWM_0_TR_OUT1_541
TCPWM.0.trigg.OUTPUT.TR_OUT1.542.signal:TCPWM_0_TR_OUT1_542
TCPWM.0.trigg.OUTPUT.TR_OUT1.543.signal:TCPWM_0_TR_OUT1_543
TCPWM.0.trigg.TO.AXI_DMAC.0.TR_IN.signals:TCPWM_0_TR_OUT0_0,TCPWM_0_TR_OUT0_1,TCPWM_0_TR_OUT0_2,TCPWM_0_TR_OUT0_3,TCPWM_0_TR_OUT0_512,TCPWM_0_TR_OUT0_513,TCPWM_0_TR_OUT0_514,TCPWM_0_TR_OUT0_515
TCPWM.0.trigg.TO.CPUSS.DMAC_TR_IN.signals:TCPWM_0_TR_OUT0_0,TCPWM_0_TR_OUT0_1,TCPWM_0_TR_OUT0_2,TCPWM_0_TR_OUT0_3,TCPWM_0_TR_OUT0_4,TCPWM_0_TR_OUT0_5,TCPWM_0_TR_OUT0_6,TCPWM_0_TR_OUT0_7,TCPWM_0_TR_OUT0_512,TCPWM_0_TR_OUT0_513,TCPWM_0_TR_OUT0_514,TCPWM_0_TR_OUT0_515,TCPWM_0_TR_OUT0_516,TCPWM_0_TR_OUT0_517,TCPWM_0_TR_OUT0_518,TCPWM_0_TR_OUT0_519
TCPWM.0.trigg.TO.CPUSS.DW0_TR_IN.signals:TCPWM_0_TR_OUT0_0,TCPWM_0_TR_OUT0_1,TCPWM_0_TR_OUT0_2,TCPWM_0_TR_OUT0_3,TCPWM_0_TR_OUT0_4,TCPWM_0_TR_OUT0_5,TCPWM_0_TR_OUT0_6,TCPWM_0_TR_OUT0_7,TCPWM_0_TR_OUT0_8,TCPWM_0_TR_OUT0_9,TCPWM_0_TR_OUT0_10,TCPWM_0_TR_OUT0_11,TCPWM_0_TR_OUT0_12,TCPWM_0_TR_OUT0_13,TCPWM_0_TR_OUT0_14,TCPWM_0_TR_OUT0_15,TCPWM_0_TR_OUT0_16,TCPWM_0_TR_OUT0_17,TCPWM_0_TR_OUT0_18,TCPWM_0_TR_OUT0_19,TCPWM_0_TR_OUT0_20,TCPWM_0_TR_OUT0_21,TCPWM_0_TR_OUT0_22,TCPWM_0_TR_OUT0_23,TCPWM_0_TR_OUT0_24,TCPWM_0_TR_OUT0_25,TCPWM_0_TR_OUT0_26,TCPWM_0_TR_OUT0_27,TCPWM_0_TR_OUT0_28,TCPWM_0_TR_OUT0_29,TCPWM_0_TR_OUT0_30,TCPWM_0_TR_OUT0_31,TCPWM_0_TR_OUT0_32,TCPWM_0_TR_OUT0_33,TCPWM_0_TR_OUT0_34,TCPWM_0_TR_OUT0_35,TCPWM_0_TR_OUT0_36,TCPWM_0_TR_OUT0_37,TCPWM_0_TR_OUT0_256,TCPWM_0_TR_OUT0_257,TCPWM_0_TR_OUT0_258,TCPWM_0_TR_OUT0_259,TCPWM_0_TR_OUT0_260,TCPWM_0_TR_OUT0_261,TCPWM_0_TR_OUT0_262,TCPWM_0_TR_OUT0_263,TCPWM_0_TR_OUT0_264,TCPWM_0_TR_OUT0_265,TCPWM_0_TR_OUT0_266,TCPWM_0_TR_OUT0_267,TCPWM_0_TR_OUT0_512,TCPWM_0_TR_OUT0_513,TCPWM_0_TR_OUT0_514,TCPWM_0_TR_OUT0_515,TCPWM_0_TR_OUT0_516,TCPWM_0_TR_OUT0_517,TCPWM_0_TR_OUT0_518,TCPWM_0_TR_OUT0_519,TCPWM_0_TR_OUT0_520,TCPWM_0_TR_OUT0_521,TCPWM_0_TR_OUT0_522,TCPWM_0_TR_OUT0_523,TCPWM_0_TR_OUT0_524,TCPWM_0_TR_OUT0_525,TCPWM_0_TR_OUT0_526,TCPWM_0_TR_OUT0_527,TCPWM_0_TR_OUT0_528,TCPWM_0_TR_OUT0_529,TCPWM_0_TR_OUT0_530,TCPWM_0_TR_OUT0_531,TCPWM_0_TR_OUT0_532,TCPWM_0_TR_OUT0_533,TCPWM_0_TR_OUT0_534,TCPWM_0_TR_OUT0_535,TCPWM_0_TR_OUT0_536,TCPWM_0_TR_OUT0_537,TCPWM_0_TR_OUT0_538,TCPWM_0_TR_OUT0_539,TCPWM_0_TR_OUT0_540,TCPWM_0_TR_OUT0_541,TCPWM_0_TR_OUT0_542,TCPWM_0_TR_OUT0_543
TCPWM.0.trigg.TO.CXPI.0.TR_CMD_TX_HEADER.signals:TCPWM_0_TR_OUT1_26,TCPWM_0_TR_OUT1_27
TCPWM.0.trigg.TO.LIN.0.TR_CMD_TX_HEADER.signals:TCPWM_0_TR_OUT1_24,TCPWM_0_TR_OUT1_25
TCPWM.0.trigg.TO.PASS.0.TR_SAR_CH_IN.signals:TCPWM_0_TR_OUT1_0,TCPWM_0_TR_OUT1_1,TCPWM_0_TR_OUT1_2,TCPWM_0_TR_OUT1_3,TCPWM_0_TR_OUT1_4,TCPWM_0_TR_OUT1_5,TCPWM_0_TR_OUT1_6,TCPWM_0_TR_OUT1_7,TCPWM_0_TR_OUT1_8,TCPWM_0_TR_OUT1_9,TCPWM_0_TR_OUT1_10,TCPWM_0_TR_OUT1_11,TCPWM_0_TR_OUT1_12,TCPWM_0_TR_OUT1_13,TCPWM_0_TR_OUT1_14,TCPWM_0_TR_OUT1_15,TCPWM_0_TR_OUT1_16,TCPWM_0_TR_OUT1_17,TCPWM_0_TR_OUT1_18,TCPWM_0_TR_OUT1_19,TCPWM_0_TR_OUT1_256,TCPWM_0_TR_OUT1_257,TCPWM_0_TR_OUT1_258,TCPWM_0_TR_OUT1_259,TCPWM_0_TR_OUT1_260,TCPWM_0_TR_OUT1_261,TCPWM_0_TR_OUT1_262,TCPWM_0_TR_OUT1_263,TCPWM_0_TR_OUT1_264,TCPWM_0_TR_OUT1_265,TCPWM_0_TR_OUT1_266,TCPWM_0_TR_OUT1_267
TCPWM.0.trigg.TO.PASS.0.TR_SAR_GEN_IN.signals:TCPWM_0_TR_OUT0_0,TCPWM_0_TR_OUT0_1,TCPWM_0_TR_OUT0_2,TCPWM_0_TR_OUT0_3,TCPWM_0_TR_OUT0_4,TCPWM_0_TR_OUT0_5,TCPWM_0_TR_OUT0_6,TCPWM_0_TR_OUT0_7,TCPWM_0_TR_OUT0_8,TCPWM_0_TR_OUT0_9,TCPWM_0_TR_OUT0_10,TCPWM_0_TR_OUT0_11,TCPWM_0_TR_OUT0_12,TCPWM_0_TR_OUT0_13,TCPWM_0_TR_OUT0_14,TCPWM_0_TR_OUT0_15,TCPWM_0_TR_OUT0_16,TCPWM_0_TR_OUT0_17,TCPWM_0_TR_OUT0_18,TCPWM_0_TR_OUT0_19,TCPWM_0_TR_OUT0_20,TCPWM_0_TR_OUT0_21,TCPWM_0_TR_OUT0_22,TCPWM_0_TR_OUT0_23,TCPWM_0_TR_OUT0_24,TCPWM_0_TR_OUT0_25,TCPWM_0_TR_OUT0_26,TCPWM_0_TR_OUT0_27,TCPWM_0_TR_OUT0_28,TCPWM_0_TR_OUT0_29,TCPWM_0_TR_OUT0_30,TCPWM_0_TR_OUT0_31,TCPWM_0_TR_OUT0_32,TCPWM_0_TR_OUT0_33,TCPWM_0_TR_OUT0_34,TCPWM_0_TR_OUT0_35,TCPWM_0_TR_OUT0_36,TCPWM_0_TR_OUT0_37,TCPWM_0_TR_OUT0_256,TCPWM_0_TR_OUT0_257,TCPWM_0_TR_OUT0_258,TCPWM_0_TR_OUT0_259,TCPWM_0_TR_OUT0_260,TCPWM_0_TR_OUT0_261,TCPWM_0_TR_OUT0_262,TCPWM_0_TR_OUT0_263,TCPWM_0_TR_OUT0_264,TCPWM_0_TR_OUT0_265,TCPWM_0_TR_OUT0_266,TCPWM_0_TR_OUT0_267,TCPWM_0_TR_OUT0_512,TCPWM_0_TR_OUT0_513,TCPWM_0_TR_OUT0_514,TCPWM_0_TR_OUT0_515,TCPWM_0_TR_OUT0_516,TCPWM_0_TR_OUT0_517,TCPWM_0_TR_OUT0_518,TCPWM_0_TR_OUT0_519,TCPWM_0_TR_OUT0_520,TCPWM_0_TR_OUT0_521,TCPWM_0_TR_OUT0_522,TCPWM_0_TR_OUT0_523,TCPWM_0_TR_OUT0_524,TCPWM_0_TR_OUT0_525,TCPWM_0_TR_OUT0_526,TCPWM_0_TR_OUT0_527,TCPWM_0_TR_OUT0_528,TCPWM_0_TR_OUT0_529,TCPWM_0_TR_OUT0_530,TCPWM_0_TR_OUT0_531,TCPWM_0_TR_OUT0_532,TCPWM_0_TR_OUT0_533,TCPWM_0_TR_OUT0_534,TCPWM_0_TR_OUT0_535,TCPWM_0_TR_OUT0_536,TCPWM_0_TR_OUT0_537,TCPWM_0_TR_OUT0_538,TCPWM_0_TR_OUT0_539,TCPWM_0_TR_OUT0_540,TCPWM_0_TR_OUT0_541,TCPWM_0_TR_OUT0_542,TCPWM_0_TR_OUT0_543
TCPWM.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:TCPWM_0_TR_OUT0_0,TCPWM_0_TR_OUT0_1,TCPWM_0_TR_OUT0_2,TCPWM_0_TR_OUT0_3,TCPWM_0_TR_OUT0_4,TCPWM_0_TR_OUT0_5,TCPWM_0_TR_OUT0_6,TCPWM_0_TR_OUT0_7,TCPWM_0_TR_OUT0_8,TCPWM_0_TR_OUT0_9,TCPWM_0_TR_OUT0_10,TCPWM_0_TR_OUT0_11,TCPWM_0_TR_OUT0_12,TCPWM_0_TR_OUT0_13,TCPWM_0_TR_OUT0_14,TCPWM_0_TR_OUT0_15,TCPWM_0_TR_OUT0_16,TCPWM_0_TR_OUT0_17,TCPWM_0_TR_OUT0_18,TCPWM_0_TR_OUT0_19,TCPWM_0_TR_OUT0_20,TCPWM_0_TR_OUT0_21,TCPWM_0_TR_OUT0_22,TCPWM_0_TR_OUT0_23,TCPWM_0_TR_OUT0_24,TCPWM_0_TR_OUT0_25,TCPWM_0_TR_OUT0_26,TCPWM_0_TR_OUT0_27,TCPWM_0_TR_OUT0_28,TCPWM_0_TR_OUT0_29,TCPWM_0_TR_OUT0_30,TCPWM_0_TR_OUT0_31,TCPWM_0_TR_OUT0_32,TCPWM_0_TR_OUT0_33,TCPWM_0_TR_OUT0_34,TCPWM_0_TR_OUT0_35,TCPWM_0_TR_OUT0_36,TCPWM_0_TR_OUT0_37,TCPWM_0_TR_OUT0_256,TCPWM_0_TR_OUT0_257,TCPWM_0_TR_OUT0_258,TCPWM_0_TR_OUT0_259,TCPWM_0_TR_OUT0_260,TCPWM_0_TR_OUT0_261,TCPWM_0_TR_OUT0_262,TCPWM_0_TR_OUT0_263,TCPWM_0_TR_OUT0_264,TCPWM_0_TR_OUT0_265,TCPWM_0_TR_OUT0_266,TCPWM_0_TR_OUT0_267,TCPWM_0_TR_OUT0_512,TCPWM_0_TR_OUT0_513,TCPWM_0_TR_OUT0_514,TCPWM_0_TR_OUT0_515,TCPWM_0_TR_OUT0_516,TCPWM_0_TR_OUT0_517,TCPWM_0_TR_OUT0_518,TCPWM_0_TR_OUT0_519,TCPWM_0_TR_OUT0_520,TCPWM_0_TR_OUT0_521,TCPWM_0_TR_OUT0_522,TCPWM_0_TR_OUT0_523,TCPWM_0_TR_OUT0_524,TCPWM_0_TR_OUT0_525,TCPWM_0_TR_OUT0_526,TCPWM_0_TR_OUT0_527,TCPWM_0_TR_OUT0_528,TCPWM_0_TR_OUT0_529,TCPWM_0_TR_OUT0_530,TCPWM_0_TR_OUT0_531,TCPWM_0_TR_OUT0_532,TCPWM_0_TR_OUT0_533,TCPWM_0_TR_OUT0_534,TCPWM_0_TR_OUT0_535,TCPWM_0_TR_OUT0_536,TCPWM_0_TR_OUT0_537,TCPWM_0_TR_OUT0_538,TCPWM_0_TR_OUT0_539,TCPWM_0_TR_OUT0_540,TCPWM_0_TR_OUT0_541,TCPWM_0_TR_OUT0_542,TCPWM_0_TR_OUT0_543,TCPWM_0_TR_OUT1_0,TCPWM_0_TR_OUT1_1,TCPWM_0_TR_OUT1_2,TCPWM_0_TR_OUT1_3,TCPWM_0_TR_OUT1_4,TCPWM_0_TR_OUT1_5,TCPWM_0_TR_OUT1_6,TCPWM_0_TR_OUT1_7,TCPWM_0_TR_OUT1_8,TCPWM_0_TR_OUT1_9,TCPWM_0_TR_OUT1_10,TCPWM_0_TR_OUT1_11,TCPWM_0_TR_OUT1_12,TCPWM_0_TR_OUT1_13,TCPWM_0_TR_OUT1_14,TCPWM_0_TR_OUT1_15
TCPWM.0.trigg.TO.TR_GROUP.9.INPUT.signals:TCPWM_0_TR_OUT0_0,TCPWM_0_TR_OUT0_1,TCPWM_0_TR_OUT0_2,TCPWM_0_TR_OUT0_3,TCPWM_0_TR_OUT0_4,TCPWM_0_TR_OUT0_5,TCPWM_0_TR_OUT0_6,TCPWM_0_TR_OUT0_7,TCPWM_0_TR_OUT0_8,TCPWM_0_TR_OUT0_9,TCPWM_0_TR_OUT0_10,TCPWM_0_TR_OUT0_11,TCPWM_0_TR_OUT0_12,TCPWM_0_TR_OUT0_13,TCPWM_0_TR_OUT0_14,TCPWM_0_TR_OUT0_15,TCPWM_0_TR_OUT0_16,TCPWM_0_TR_OUT0_17,TCPWM_0_TR_OUT0_18,TCPWM_0_TR_OUT0_19,TCPWM_0_TR_OUT0_20,TCPWM_0_TR_OUT0_21,TCPWM_0_TR_OUT0_22,TCPWM_0_TR_OUT0_23,TCPWM_0_TR_OUT0_24,TCPWM_0_TR_OUT0_25,TCPWM_0_TR_OUT0_26,TCPWM_0_TR_OUT0_27,TCPWM_0_TR_OUT0_28,TCPWM_0_TR_OUT0_29,TCPWM_0_TR_OUT0_30,TCPWM_0_TR_OUT0_31,TCPWM_0_TR_OUT0_32,TCPWM_0_TR_OUT0_33,TCPWM_0_TR_OUT0_34,TCPWM_0_TR_OUT0_35,TCPWM_0_TR_OUT0_36,TCPWM_0_TR_OUT0_37,TCPWM_0_TR_OUT0_256,TCPWM_0_TR_OUT0_257,TCPWM_0_TR_OUT0_258,TCPWM_0_TR_OUT0_259,TCPWM_0_TR_OUT0_260,TCPWM_0_TR_OUT0_261,TCPWM_0_TR_OUT0_262,TCPWM_0_TR_OUT0_263,TCPWM_0_TR_OUT0_264,TCPWM_0_TR_OUT0_265,TCPWM_0_TR_OUT0_266,TCPWM_0_TR_OUT0_267,TCPWM_0_TR_OUT0_512,TCPWM_0_TR_OUT0_513,TCPWM_0_TR_OUT0_514,TCPWM_0_TR_OUT0_515,TCPWM_0_TR_OUT0_516,TCPWM_0_TR_OUT0_517,TCPWM_0_TR_OUT0_518,TCPWM_0_TR_OUT0_519,TCPWM_0_TR_OUT0_520,TCPWM_0_TR_OUT0_521,TCPWM_0_TR_OUT0_522,TCPWM_0_TR_OUT0_523,TCPWM_0_TR_OUT0_524,TCPWM_0_TR_OUT0_525,TCPWM_0_TR_OUT0_526,TCPWM_0_TR_OUT0_527,TCPWM_0_TR_OUT0_528,TCPWM_0_TR_OUT0_529,TCPWM_0_TR_OUT0_530,TCPWM_0_TR_OUT0_531,TCPWM_0_TR_OUT0_532,TCPWM_0_TR_OUT0_533,TCPWM_0_TR_OUT0_534,TCPWM_0_TR_OUT0_535,TCPWM_0_TR_OUT0_536,TCPWM_0_TR_OUT0_537,TCPWM_0_TR_OUT0_538,TCPWM_0_TR_OUT0_539,TCPWM_0_TR_OUT0_540,TCPWM_0_TR_OUT0_541,TCPWM_0_TR_OUT0_542,TCPWM_0_TR_OUT0_543,TCPWM_0_TR_OUT1_0,TCPWM_0_TR_OUT1_1,TCPWM_0_TR_OUT1_2,TCPWM_0_TR_OUT1_3,TCPWM_0_TR_OUT1_4,TCPWM_0_TR_OUT1_5,TCPWM_0_TR_OUT1_6,TCPWM_0_TR_OUT1_7,TCPWM_0_TR_OUT1_8,TCPWM_0_TR_OUT1_9,TCPWM_0_TR_OUT1_10,TCPWM_0_TR_OUT1_11,TCPWM_0_TR_OUT1_12,TCPWM_0_TR_OUT1_13,TCPWM_0_TR_OUT1_14,TCPWM_0_TR_OUT1_15,TCPWM_0_TR_OUT1_16,TCPWM_0_TR_OUT1_17,TCPWM_0_TR_OUT1_18,TCPWM_0_TR_OUT1_19,TCPWM_0_TR_OUT1_20,TCPWM_0_TR_OUT1_21,TCPWM_0_TR_OUT1_22,TCPWM_0_TR_OUT1_23,TCPWM_0_TR_OUT1_24,TCPWM_0_TR_OUT1_25,TCPWM_0_TR_OUT1_26,TCPWM_0_TR_OUT1_27,TCPWM_0_TR_OUT1_28,TCPWM_0_TR_OUT1_29,TCPWM_0_TR_OUT1_30,TCPWM_0_TR_OUT1_31,TCPWM_0_TR_OUT1_32,TCPWM_0_TR_OUT1_33,TCPWM_0_TR_OUT1_34,TCPWM_0_TR_OUT1_35,TCPWM_0_TR_OUT1_36,TCPWM_0_TR_OUT1_37,TCPWM_0_TR_OUT1_256,TCPWM_0_TR_OUT1_257,TCPWM_0_TR_OUT1_258,TCPWM_0_TR_OUT1_259,TCPWM_0_TR_OUT1_260,TCPWM_0_TR_OUT1_261,TCPWM_0_TR_OUT1_262,TCPWM_0_TR_OUT1_263,TCPWM_0_TR_OUT1_264,TCPWM_0_TR_OUT1_265,TCPWM_0_TR_OUT1_266,TCPWM_0_TR_OUT1_267,TCPWM_0_TR_OUT1_512,TCPWM_0_TR_OUT1_513,TCPWM_0_TR_OUT1_514,TCPWM_0_TR_OUT1_515,TCPWM_0_TR_OUT1_516,TCPWM_0_TR_OUT1_517,TCPWM_0_TR_OUT1_518,TCPWM_0_TR_OUT1_519,TCPWM_0_TR_OUT1_520,TCPWM_0_TR_OUT1_521,TCPWM_0_TR_OUT1_522,TCPWM_0_TR_OUT1_523,TCPWM_0_TR_OUT1_524,TCPWM_0_TR_OUT1_525,TCPWM_0_TR_OUT1_526,TCPWM_0_TR_OUT1_527,TCPWM_0_TR_OUT1_528,TCPWM_0_TR_OUT1_529,TCPWM_0_TR_OUT1_530,TCPWM_0_TR_OUT1_531,TCPWM_0_TR_OUT1_532,TCPWM_0_TR_OUT1_533,TCPWM_0_TR_OUT1_534,TCPWM_0_TR_OUT1_535,TCPWM_0_TR_OUT1_536,TCPWM_0_TR_OUT1_537,TCPWM_0_TR_OUT1_538,TCPWM_0_TR_OUT1_539,TCPWM_0_TR_OUT1_540,TCPWM_0_TR_OUT1_541,TCPWM_0_TR_OUT1_542,TCPWM_0_TR_OUT1_543
TCPWM.0.CHIP_TOP.HT_VARIANT:1
TCPWM.0.CLOCKS.0:PCLK_TCPWM0_CLOCKS0
TCPWM.0.CLOCKS.1:PCLK_TCPWM0_CLOCKS1
TCPWM.0.CLOCKS.2:PCLK_TCPWM0_CLOCKS2
TCPWM.0.CLOCKS.3:PCLK_TCPWM0_CLOCKS3
TCPWM.0.CLOCKS.4:PCLK_TCPWM0_CLOCKS4
TCPWM.0.CLOCKS.5:PCLK_TCPWM0_CLOCKS5
TCPWM.0.CLOCKS.6:PCLK_TCPWM0_CLOCKS6
TCPWM.0.CLOCKS.7:PCLK_TCPWM0_CLOCKS7
TCPWM.0.CLOCKS.8:PCLK_TCPWM0_CLOCKS8
TCPWM.0.CLOCKS.9:PCLK_TCPWM0_CLOCKS9
TCPWM.0.CLOCKS.10:PCLK_TCPWM0_CLOCKS10
TCPWM.0.CLOCKS.11:PCLK_TCPWM0_CLOCKS11
TCPWM.0.CLOCKS.12:PCLK_TCPWM0_CLOCKS12
TCPWM.0.CLOCKS.13:PCLK_TCPWM0_CLOCKS13
TCPWM.0.CLOCKS.14:PCLK_TCPWM0_CLOCKS14
TCPWM.0.CLOCKS.15:PCLK_TCPWM0_CLOCKS15
TCPWM.0.CLOCKS.16:PCLK_TCPWM0_CLOCKS16
TCPWM.0.CLOCKS.17:PCLK_TCPWM0_CLOCKS17
TCPWM.0.CLOCKS.18:PCLK_TCPWM0_CLOCKS18
TCPWM.0.CLOCKS.19:PCLK_TCPWM0_CLOCKS19
TCPWM.0.CLOCKS.20:PCLK_TCPWM0_CLOCKS20
TCPWM.0.CLOCKS.21:PCLK_TCPWM0_CLOCKS21
TCPWM.0.CLOCKS.22:PCLK_TCPWM0_CLOCKS22
TCPWM.0.CLOCKS.23:PCLK_TCPWM0_CLOCKS23
TCPWM.0.CLOCKS.24:PCLK_TCPWM0_CLOCKS24
TCPWM.0.CLOCKS.25:PCLK_TCPWM0_CLOCKS25
TCPWM.0.CLOCKS.26:PCLK_TCPWM0_CLOCKS26
TCPWM.0.CLOCKS.27:PCLK_TCPWM0_CLOCKS27
TCPWM.0.CLOCKS.28:PCLK_TCPWM0_CLOCKS28
TCPWM.0.CLOCKS.29:PCLK_TCPWM0_CLOCKS29
TCPWM.0.CLOCKS.30:PCLK_TCPWM0_CLOCKS30
TCPWM.0.CLOCKS.31:PCLK_TCPWM0_CLOCKS31
TCPWM.0.CLOCKS.32:PCLK_TCPWM0_CLOCKS32
TCPWM.0.CLOCKS.33:PCLK_TCPWM0_CLOCKS33
TCPWM.0.CLOCKS.34:PCLK_TCPWM0_CLOCKS34
TCPWM.0.CLOCKS.35:PCLK_TCPWM0_CLOCKS35
TCPWM.0.CLOCKS.36:PCLK_TCPWM0_CLOCKS36
TCPWM.0.CLOCKS.37:PCLK_TCPWM0_CLOCKS37
TCPWM.0.CLOCKS.256:PCLK_TCPWM0_CLOCKS256
TCPWM.0.CLOCKS.257:PCLK_TCPWM0_CLOCKS257
TCPWM.0.CLOCKS.258:PCLK_TCPWM0_CLOCKS258
TCPWM.0.CLOCKS.259:PCLK_TCPWM0_CLOCKS259
TCPWM.0.CLOCKS.260:PCLK_TCPWM0_CLOCKS260
TCPWM.0.CLOCKS.261:PCLK_TCPWM0_CLOCKS261
TCPWM.0.CLOCKS.262:PCLK_TCPWM0_CLOCKS262
TCPWM.0.CLOCKS.263:PCLK_TCPWM0_CLOCKS263
TCPWM.0.CLOCKS.264:PCLK_TCPWM0_CLOCKS264
TCPWM.0.CLOCKS.265:PCLK_TCPWM0_CLOCKS265
TCPWM.0.CLOCKS.266:PCLK_TCPWM0_CLOCKS266
TCPWM.0.CLOCKS.267:PCLK_TCPWM0_CLOCKS267
TCPWM.0.CLOCKS.512:PCLK_TCPWM0_CLOCKS512
TCPWM.0.CLOCKS.513:PCLK_TCPWM0_CLOCKS513
TCPWM.0.CLOCKS.514:PCLK_TCPWM0_CLOCKS514
TCPWM.0.CLOCKS.515:PCLK_TCPWM0_CLOCKS515
TCPWM.0.CLOCKS.516:PCLK_TCPWM0_CLOCKS516
TCPWM.0.CLOCKS.517:PCLK_TCPWM0_CLOCKS517
TCPWM.0.CLOCKS.518:PCLK_TCPWM0_CLOCKS518
TCPWM.0.CLOCKS.519:PCLK_TCPWM0_CLOCKS519
TCPWM.0.CLOCKS.520:PCLK_TCPWM0_CLOCKS520
TCPWM.0.CLOCKS.521:PCLK_TCPWM0_CLOCKS521
TCPWM.0.CLOCKS.522:PCLK_TCPWM0_CLOCKS522
TCPWM.0.CLOCKS.523:PCLK_TCPWM0_CLOCKS523
TCPWM.0.CLOCKS.524:PCLK_TCPWM0_CLOCKS524
TCPWM.0.CLOCKS.525:PCLK_TCPWM0_CLOCKS525
TCPWM.0.CLOCKS.526:PCLK_TCPWM0_CLOCKS526
TCPWM.0.CLOCKS.527:PCLK_TCPWM0_CLOCKS527
TCPWM.0.CLOCKS.528:PCLK_TCPWM0_CLOCKS528
TCPWM.0.CLOCKS.529:PCLK_TCPWM0_CLOCKS529
TCPWM.0.CLOCKS.530:PCLK_TCPWM0_CLOCKS530
TCPWM.0.CLOCKS.531:PCLK_TCPWM0_CLOCKS531
TCPWM.0.CLOCKS.532:PCLK_TCPWM0_CLOCKS532
TCPWM.0.CLOCKS.533:PCLK_TCPWM0_CLOCKS533
TCPWM.0.CLOCKS.534:PCLK_TCPWM0_CLOCKS534
TCPWM.0.CLOCKS.535:PCLK_TCPWM0_CLOCKS535
TCPWM.0.CLOCKS.536:PCLK_TCPWM0_CLOCKS536
TCPWM.0.CLOCKS.537:PCLK_TCPWM0_CLOCKS537
TCPWM.0.CLOCKS.538:PCLK_TCPWM0_CLOCKS538
TCPWM.0.CLOCKS.539:PCLK_TCPWM0_CLOCKS539
TCPWM.0.CLOCKS.540:PCLK_TCPWM0_CLOCKS540
TCPWM.0.CLOCKS.541:PCLK_TCPWM0_CLOCKS541
TCPWM.0.CLOCKS.542:PCLK_TCPWM0_CLOCKS542
TCPWM.0.CLOCKS.543:PCLK_TCPWM0_CLOCKS543
TCPWM.0.GRP.instances:0,1,2
TCPWM.0.GRP.0.CNT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37
TCPWM.0.GRP.1.CNT.instances:0,1,2,3,4,5,6,7,8,9,10,11
TCPWM.0.GRP.2.CNT.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31
TCPWM.0.GRP_NR.instances:0,1,2
TCPWM.0.GRP_NR.0.CNT.GRP_AMC_PRESENT:0
TCPWM.0.GRP_NR.0.CNT.GRP_CC1_PRESENT:1
TCPWM.0.GRP_NR.0.CNT.GRP_CNT_WIDTH:16
TCPWM.0.GRP_NR.0.CNT.GRP_SMC_PRESENT:0
TCPWM.0.GRP_NR.0.GRP.GRP_CNT_NR:38
TCPWM.0.GRP_NR.1.CNT.GRP_AMC_PRESENT:1
TCPWM.0.GRP_NR.1.CNT.GRP_CC1_PRESENT:1
TCPWM.0.GRP_NR.1.CNT.GRP_CNT_WIDTH:16
TCPWM.0.GRP_NR.1.CNT.GRP_SMC_PRESENT:1
TCPWM.0.GRP_NR.1.GRP.GRP_CNT_NR:12
TCPWM.0.GRP_NR.2.CNT.GRP_AMC_PRESENT:0
TCPWM.0.GRP_NR.2.CNT.GRP_CC1_PRESENT:1
TCPWM.0.GRP_NR.2.CNT.GRP_CNT_WIDTH:32
TCPWM.0.GRP_NR.2.CNT.GRP_SMC_PRESENT:0
TCPWM.0.GRP_NR.2.GRP.GRP_CNT_NR:32
TCPWM.0.MASTER_WIDTH:8
TCPWM.0.TR_ALL_CNT_NR:60
TCPWM.0.TR_ONE_CNT_NR:1
TCPWM.DdcName:mxtcpwm_ver2
TCPWM.VersionSuffix:_ver2

################################################################################
#
# TDM
#
TDM.instances:0
TDM.0.interrupts.rx.0:753
TDM.0.interrupts.rx.1:755
TDM.0.interrupts.rx.2:757
TDM.0.interrupts.rx.3:759
TDM.0.interrupts.tx.0:752
TDM.0.interrupts.tx.1:754
TDM.0.interrupts.tx.2:756
TDM.0.interrupts.tx.3:758
TDM.0.pins.TDM_RX_FSYNC:TDM_0_TDM_RX_FSYNC_0,TDM_0_TDM_RX_FSYNC_1,TDM_0_TDM_RX_FSYNC_2,TDM_0_TDM_RX_FSYNC_3
TDM.0.pins.TDM_RX_MCK:TDM_0_TDM_RX_MCK_0,TDM_0_TDM_RX_MCK_1,TDM_0_TDM_RX_MCK_2,TDM_0_TDM_RX_MCK_3
TDM.0.pins.TDM_RX_SCK:TDM_0_TDM_RX_SCK_0,TDM_0_TDM_RX_SCK_1,TDM_0_TDM_RX_SCK_2,TDM_0_TDM_RX_SCK_3
TDM.0.pins.TDM_RX_SD:TDM_0_TDM_RX_SD_0,TDM_0_TDM_RX_SD_1,TDM_0_TDM_RX_SD_2,TDM_0_TDM_RX_SD_3
TDM.0.pins.TDM_TX_FSYNC:TDM_0_TDM_TX_FSYNC_0,TDM_0_TDM_TX_FSYNC_1,TDM_0_TDM_TX_FSYNC_2,TDM_0_TDM_TX_FSYNC_3
TDM.0.pins.TDM_TX_MCK:TDM_0_TDM_TX_MCK_0,TDM_0_TDM_TX_MCK_1,TDM_0_TDM_TX_MCK_2,TDM_0_TDM_TX_MCK_3
TDM.0.pins.TDM_TX_SCK:TDM_0_TDM_TX_SCK_0,TDM_0_TDM_TX_SCK_1,TDM_0_TDM_TX_SCK_2,TDM_0_TDM_TX_SCK_3
TDM.0.pins.TDM_TX_SD:TDM_0_TDM_TX_SD_0,TDM_0_TDM_TX_SD_1,TDM_0_TDM_TX_SD_2,TDM_0_TDM_TX_SD_3
TDM.0.regBaseAddr:0x40810000
TDM.0.trigg.FROM.CPUSS.ZERO.signals:TDM_0_TR_DBG_FREEZE
TDM.0.trigg.FROM.TR_GROUP.10.OUTPUT.signals:TDM_0_TR_DBG_FREEZE
TDM.0.trigg.FROM.TR_GROUP.11.OUTPUT.signals:TDM_0_TR_DBG_FREEZE
TDM.0.trigg.FROM.TR_GROUP.12.OUTPUT.signals:TDM_0_TR_DBG_FREEZE
TDM.0.trigg.INPUT.TR_DBG_FREEZE.signal:TDM_0_TR_DBG_FREEZE
TDM.0.trigg.OUTPUT.TR_RX_REQ.0.signal:TDM_0_TR_RX_REQ_0
TDM.0.trigg.OUTPUT.TR_RX_REQ.1.signal:TDM_0_TR_RX_REQ_1
TDM.0.trigg.OUTPUT.TR_RX_REQ.2.signal:TDM_0_TR_RX_REQ_2
TDM.0.trigg.OUTPUT.TR_RX_REQ.3.signal:TDM_0_TR_RX_REQ_3
TDM.0.trigg.OUTPUT.TR_TX_REQ.0.signal:TDM_0_TR_TX_REQ_0
TDM.0.trigg.OUTPUT.TR_TX_REQ.1.signal:TDM_0_TR_TX_REQ_1
TDM.0.trigg.OUTPUT.TR_TX_REQ.2.signal:TDM_0_TR_TX_REQ_2
TDM.0.trigg.OUTPUT.TR_TX_REQ.3.signal:TDM_0_TR_TX_REQ_3
TDM.0.trigg.TO.CPUSS.DW1_TR_IN.signals:TDM_0_TR_RX_REQ_0,TDM_0_TR_RX_REQ_1,TDM_0_TR_RX_REQ_2,TDM_0_TR_RX_REQ_3,TDM_0_TR_TX_REQ_0,TDM_0_TR_TX_REQ_1,TDM_0_TR_TX_REQ_2,TDM_0_TR_TX_REQ_3
TDM.0.trigg.TO.TCPWM.0.TR_ALL_CNT_IN.signals:TDM_0_TR_RX_REQ_0,TDM_0_TR_RX_REQ_1,TDM_0_TR_RX_REQ_2,TDM_0_TR_RX_REQ_3,TDM_0_TR_TX_REQ_0,TDM_0_TR_TX_REQ_1,TDM_0_TR_TX_REQ_2,TDM_0_TR_TX_REQ_3
TDM.0.trigg.TO.TR_GROUP.9.INPUT.signals:TDM_0_TR_RX_REQ_0,TDM_0_TR_RX_REQ_1,TDM_0_TR_RX_REQ_2,TDM_0_TR_RX_REQ_3,TDM_0_TR_TX_REQ_0,TDM_0_TR_TX_REQ_1,TDM_0_TR_TX_REQ_2,TDM_0_TR_TX_REQ_3
TDM.0.CHIP_TOP.CLK_NR:3
TDM.0.MASTER_WIDTH:8
TDM.0.MXSRAMWRAP_EN:0
TDM.0.NR.instances:0,1,2,3
TDM.0.NR.0.CH_NR:32
TDM.0.NR.0.TDM_RX_STRUCT.CH_NR:32
TDM.0.NR.0.TDM_TX_STRUCT.CH_NR:32
TDM.0.NR.1.CH_NR:32
TDM.0.NR.1.TDM_RX_STRUCT.CH_NR:32
TDM.0.NR.1.TDM_TX_STRUCT.CH_NR:32
TDM.0.NR.2.CH_NR:32
TDM.0.NR.2.TDM_RX_STRUCT.CH_NR:32
TDM.0.NR.2.TDM_TX_STRUCT.CH_NR:32
TDM.0.NR.3.CH_NR:32
TDM.0.NR.3.TDM_RX_STRUCT.CH_NR:32
TDM.0.NR.3.TDM_TX_STRUCT.CH_NR:32
TDM.0.PLATFORM_VARIANT:2
TDM.0.RAM_VEND:2
TDM.0.SPARE_EN:1
TDM.0.TDM_TDM_STRUCT.instances:0,1,2,3
TDM.0.TDM_TX_STRUCT.REPLAY_PRESENT:0
TDM.DdcName:mxtdm
TDM.VersionSuffix:

################################################################################
#
# TR_GROUP
#
TR_GROUP.9.trigg.FROM.AXI_DMAC.0.TR_OUT.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.CANFD.0.TR_DBG_DMA_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CANFD.0.TR_FIFO0.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CANFD.0.TR_FIFO1.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CANFD.0.TR_TMP_RTP_OUT.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CANFD.1.TR_DBG_DMA_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CANFD.1.TR_FIFO0.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CANFD.1.TR_FIFO1.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CANFD.1.TR_TMP_RTP_OUT.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CPUSS.CTI_TR_OUT.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CPUSS.DMAC_TR_OUT.signals:TR_GROUP_9_INPUT_11,TR_GROUP_9_INPUT_12,TR_GROUP_9_INPUT_13,TR_GROUP_9_INPUT_14,TR_GROUP_9_INPUT_15
TR_GROUP.9.trigg.FROM.CPUSS.DW0_TR_OUT.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CPUSS.DW1_TR_OUT.signals:TR_GROUP_9_INPUT_11,TR_GROUP_9_INPUT_12,TR_GROUP_9_INPUT_13,TR_GROUP_9_INPUT_14,TR_GROUP_9_INPUT_15
TR_GROUP.9.trigg.FROM.CPUSS.TR_FAULT.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.CPUSS.ZERO.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5,TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10,TR_GROUP_9_INPUT_11,TR_GROUP_9_INPUT_12,TR_GROUP_9_INPUT_13,TR_GROUP_9_INPUT_14,TR_GROUP_9_INPUT_15
TR_GROUP.9.trigg.FROM.CXPI.0.TR_RX_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.CXPI.0.TR_TX_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.DAC.0.TR_TX_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.EVTGEN.0.TR_OUT.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.MIXER.0.TR_DST_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.MIXER.0.TR_SRC_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.MIXER.1.TR_DST_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.MIXER.1.TR_SRC_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.PASS.0.TR_SAR_GEN_OUT.signals:TR_GROUP_9_INPUT_11,TR_GROUP_9_INPUT_12,TR_GROUP_9_INPUT_13,TR_GROUP_9_INPUT_14,TR_GROUP_9_INPUT_15
TR_GROUP.9.trigg.FROM.PERI.TR_IO_INPUT.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.PWM.0.TR_TX_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.SCB.0.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.0.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.0.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.1.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.1.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.1.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.2.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.2.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.2.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.3.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.3.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.3.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.4.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.4.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.4.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.5.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.5.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.5.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.6.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.6.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.6.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.7.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.7.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.7.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.8.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.8.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.8.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.9.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.9.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.9.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.10.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.10.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.10.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.11.TR_I2C_SCL_FILTERED.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.11.TR_RX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SCB.11.TR_TX_REQ.signals:TR_GROUP_9_INPUT_1,TR_GROUP_9_INPUT_2,TR_GROUP_9_INPUT_3,TR_GROUP_9_INPUT_4,TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.FROM.SG.0.TR_COMPLETE.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.SMIF.0.SMIF0_TR_RX_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.SMIF.0.SMIF0_TR_TX_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.SMIF.0.SMIF1_TR_RX_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.SMIF.0.SMIF1_TR_TX_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.TCPWM.0.TR_OUT0.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.TCPWM.0.TR_OUT1.signals:TR_GROUP_9_INPUT_11,TR_GROUP_9_INPUT_12,TR_GROUP_9_INPUT_13,TR_GROUP_9_INPUT_14,TR_GROUP_9_INPUT_15
TR_GROUP.9.trigg.FROM.TDM.0.TR_RX_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.FROM.TDM.0.TR_TX_REQ.signals:TR_GROUP_9_INPUT_6,TR_GROUP_9_INPUT_7,TR_GROUP_9_INPUT_8,TR_GROUP_9_INPUT_9,TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.INPUT.INPUT.1.signal:TR_GROUP_9_INPUT_1
TR_GROUP.9.trigg.INPUT.INPUT.2.signal:TR_GROUP_9_INPUT_2
TR_GROUP.9.trigg.INPUT.INPUT.3.signal:TR_GROUP_9_INPUT_3
TR_GROUP.9.trigg.INPUT.INPUT.4.signal:TR_GROUP_9_INPUT_4
TR_GROUP.9.trigg.INPUT.INPUT.5.signal:TR_GROUP_9_INPUT_5
TR_GROUP.9.trigg.INPUT.INPUT.6.signal:TR_GROUP_9_INPUT_6
TR_GROUP.9.trigg.INPUT.INPUT.7.signal:TR_GROUP_9_INPUT_7
TR_GROUP.9.trigg.INPUT.INPUT.8.signal:TR_GROUP_9_INPUT_8
TR_GROUP.9.trigg.INPUT.INPUT.9.signal:TR_GROUP_9_INPUT_9
TR_GROUP.9.trigg.INPUT.INPUT.10.signal:TR_GROUP_9_INPUT_10
TR_GROUP.9.trigg.INPUT.INPUT.11.signal:TR_GROUP_9_INPUT_11
TR_GROUP.9.trigg.INPUT.INPUT.12.signal:TR_GROUP_9_INPUT_12
TR_GROUP.9.trigg.INPUT.INPUT.13.signal:TR_GROUP_9_INPUT_13
TR_GROUP.9.trigg.INPUT.INPUT.14.signal:TR_GROUP_9_INPUT_14
TR_GROUP.9.trigg.INPUT.INPUT.15.signal:TR_GROUP_9_INPUT_15
TR_GROUP.10.trigg.OUTPUT.OUTPUT.0.signal:TR_GROUP_10_OUTPUT_0
TR_GROUP.10.trigg.OUTPUT.OUTPUT.1.signal:TR_GROUP_10_OUTPUT_1
TR_GROUP.10.trigg.OUTPUT.OUTPUT.2.signal:TR_GROUP_10_OUTPUT_2
TR_GROUP.10.trigg.OUTPUT.OUTPUT.3.signal:TR_GROUP_10_OUTPUT_3
TR_GROUP.10.trigg.OUTPUT.OUTPUT.4.signal:TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.CPUSS.CTI_TR_IN.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.DAC.0.TR_DBG_FREEZE.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.MIXER.0.TR_DBG_FREEZE.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.MIXER.1.TR_DBG_FREEZE.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.PASS.0.TR_DEBUG_FREEZE.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.PERI.TR_DBG_FREEZE.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.PERI.TR_IO_OUTPUT.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.PWM.0.TR_DBG_FREEZE.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.SG.0.TR_DBG_FREEZE.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.SRSS.TR_DEBUG_FREEZE_MCWDT.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.SRSS.TR_DEBUG_FREEZE_WDT.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.TCPWM.0.TR_DEBUG_FREEZE.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.10.trigg.TO.TDM.0.TR_DBG_FREEZE.signals:TR_GROUP_10_OUTPUT_0,TR_GROUP_10_OUTPUT_1,TR_GROUP_10_OUTPUT_2,TR_GROUP_10_OUTPUT_3,TR_GROUP_10_OUTPUT_4
TR_GROUP.11.trigg.OUTPUT.OUTPUT.0.signal:TR_GROUP_11_OUTPUT_0
TR_GROUP.11.trigg.OUTPUT.OUTPUT.1.signal:TR_GROUP_11_OUTPUT_1
TR_GROUP.11.trigg.OUTPUT.OUTPUT.2.signal:TR_GROUP_11_OUTPUT_2
TR_GROUP.11.trigg.OUTPUT.OUTPUT.3.signal:TR_GROUP_11_OUTPUT_3
TR_GROUP.11.trigg.OUTPUT.OUTPUT.4.signal:TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.CPUSS.CTI_TR_IN.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.DAC.0.TR_DBG_FREEZE.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.MIXER.0.TR_DBG_FREEZE.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.MIXER.1.TR_DBG_FREEZE.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.PASS.0.TR_DEBUG_FREEZE.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.PERI.TR_DBG_FREEZE.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.PERI.TR_IO_OUTPUT.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.PWM.0.TR_DBG_FREEZE.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.SG.0.TR_DBG_FREEZE.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.SRSS.TR_DEBUG_FREEZE_MCWDT.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.SRSS.TR_DEBUG_FREEZE_WDT.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.TCPWM.0.TR_DEBUG_FREEZE.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.11.trigg.TO.TDM.0.TR_DBG_FREEZE.signals:TR_GROUP_11_OUTPUT_0,TR_GROUP_11_OUTPUT_1,TR_GROUP_11_OUTPUT_2,TR_GROUP_11_OUTPUT_3,TR_GROUP_11_OUTPUT_4
TR_GROUP.12.trigg.OUTPUT.OUTPUT.0.signal:TR_GROUP_12_OUTPUT_0
TR_GROUP.12.trigg.OUTPUT.OUTPUT.1.signal:TR_GROUP_12_OUTPUT_1
TR_GROUP.12.trigg.OUTPUT.OUTPUT.2.signal:TR_GROUP_12_OUTPUT_2
TR_GROUP.12.trigg.OUTPUT.OUTPUT.3.signal:TR_GROUP_12_OUTPUT_3
TR_GROUP.12.trigg.OUTPUT.OUTPUT.4.signal:TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.CPUSS.CTI_TR_IN.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.DAC.0.TR_DBG_FREEZE.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.MIXER.0.TR_DBG_FREEZE.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.MIXER.1.TR_DBG_FREEZE.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.PASS.0.TR_DEBUG_FREEZE.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.PERI.TR_DBG_FREEZE.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.PERI.TR_IO_OUTPUT.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.PWM.0.TR_DBG_FREEZE.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.SG.0.TR_DBG_FREEZE.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.SRSS.TR_DEBUG_FREEZE_MCWDT.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.SRSS.TR_DEBUG_FREEZE_WDT.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.TCPWM.0.TR_DEBUG_FREEZE.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4
TR_GROUP.12.trigg.TO.TDM.0.TR_DBG_FREEZE.signals:TR_GROUP_12_OUTPUT_0,TR_GROUP_12_OUTPUT_1,TR_GROUP_12_OUTPUT_2,TR_GROUP_12_OUTPUT_3,TR_GROUP_12_OUTPUT_4

################################################################################
#
# TRIGG
#
TRIGG.GROUP.MUX.triggers:0,1,2,3,4,5,6,7,8,9,10,11,12,13
TRIGG.GROUP.MUX.0.description:P-DMA0[0:15] Request Assignments
TRIGG.GROUP.MUX.0.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88
TRIGG.GROUP.MUX.0.label:PDMA0_0_15
TRIGG.GROUP.MUX.0.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
TRIGG.GROUP.MUX.0.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.0.INPUT.1.signal:CPUSS_DW0_TR_OUT_0
TRIGG.GROUP.MUX.0.INPUT.2.signal:CPUSS_DW0_TR_OUT_1
TRIGG.GROUP.MUX.0.INPUT.3.signal:CPUSS_DW0_TR_OUT_2
TRIGG.GROUP.MUX.0.INPUT.4.signal:CPUSS_DW0_TR_OUT_3
TRIGG.GROUP.MUX.0.INPUT.5.signal:CPUSS_DW0_TR_OUT_4
TRIGG.GROUP.MUX.0.INPUT.6.signal:CPUSS_DW0_TR_OUT_5
TRIGG.GROUP.MUX.0.INPUT.7.signal:CPUSS_DW0_TR_OUT_6
TRIGG.GROUP.MUX.0.INPUT.8.signal:CPUSS_DW0_TR_OUT_7
TRIGG.GROUP.MUX.0.INPUT.9.signal:CPUSS_DW0_TR_OUT_8
TRIGG.GROUP.MUX.0.INPUT.10.signal:CPUSS_DW0_TR_OUT_9
TRIGG.GROUP.MUX.0.INPUT.11.signal:CPUSS_DW0_TR_OUT_10
TRIGG.GROUP.MUX.0.INPUT.12.signal:CPUSS_DW0_TR_OUT_11
TRIGG.GROUP.MUX.0.INPUT.13.signal:CPUSS_DW0_TR_OUT_12
TRIGG.GROUP.MUX.0.INPUT.14.signal:CPUSS_DW0_TR_OUT_13
TRIGG.GROUP.MUX.0.INPUT.15.signal:CPUSS_DW0_TR_OUT_14
TRIGG.GROUP.MUX.0.INPUT.16.signal:CPUSS_DW0_TR_OUT_15
TRIGG.GROUP.MUX.0.INPUT.17.signal:CPUSS_DW0_TR_OUT_16
TRIGG.GROUP.MUX.0.INPUT.18.signal:CPUSS_DW0_TR_OUT_17
TRIGG.GROUP.MUX.0.INPUT.19.signal:CPUSS_DW0_TR_OUT_18
TRIGG.GROUP.MUX.0.INPUT.20.signal:CPUSS_DW0_TR_OUT_19
TRIGG.GROUP.MUX.0.INPUT.21.signal:CPUSS_DW0_TR_OUT_20
TRIGG.GROUP.MUX.0.INPUT.22.signal:CPUSS_DW0_TR_OUT_21
TRIGG.GROUP.MUX.0.INPUT.23.signal:CPUSS_DW0_TR_OUT_22
TRIGG.GROUP.MUX.0.INPUT.24.signal:CPUSS_DW0_TR_OUT_23
TRIGG.GROUP.MUX.0.INPUT.25.signal:CPUSS_DW0_TR_OUT_24
TRIGG.GROUP.MUX.0.INPUT.26.signal:CPUSS_DW0_TR_OUT_25
TRIGG.GROUP.MUX.0.INPUT.27.signal:CPUSS_DW0_TR_OUT_26
TRIGG.GROUP.MUX.0.INPUT.28.signal:CPUSS_DW0_TR_OUT_27
TRIGG.GROUP.MUX.0.INPUT.29.signal:CPUSS_DW0_TR_OUT_28
TRIGG.GROUP.MUX.0.INPUT.30.signal:CPUSS_DW0_TR_OUT_29
TRIGG.GROUP.MUX.0.INPUT.31.signal:CPUSS_DW0_TR_OUT_30
TRIGG.GROUP.MUX.0.INPUT.32.signal:CPUSS_DW0_TR_OUT_31
TRIGG.GROUP.MUX.0.INPUT.33.signal:CPUSS_DW1_TR_OUT_0
TRIGG.GROUP.MUX.0.INPUT.34.signal:CPUSS_DW1_TR_OUT_1
TRIGG.GROUP.MUX.0.INPUT.35.signal:CPUSS_DW1_TR_OUT_2
TRIGG.GROUP.MUX.0.INPUT.36.signal:CPUSS_DW1_TR_OUT_3
TRIGG.GROUP.MUX.0.INPUT.37.signal:CPUSS_DW1_TR_OUT_4
TRIGG.GROUP.MUX.0.INPUT.38.signal:CPUSS_DW1_TR_OUT_5
TRIGG.GROUP.MUX.0.INPUT.39.signal:CPUSS_DW1_TR_OUT_6
TRIGG.GROUP.MUX.0.INPUT.40.signal:CPUSS_DW1_TR_OUT_7
TRIGG.GROUP.MUX.0.INPUT.41.signal:CPUSS_DW1_TR_OUT_8
TRIGG.GROUP.MUX.0.INPUT.42.signal:CPUSS_DW1_TR_OUT_9
TRIGG.GROUP.MUX.0.INPUT.43.signal:CPUSS_DW1_TR_OUT_10
TRIGG.GROUP.MUX.0.INPUT.44.signal:CPUSS_DW1_TR_OUT_11
TRIGG.GROUP.MUX.0.INPUT.45.signal:CPUSS_DW1_TR_OUT_12
TRIGG.GROUP.MUX.0.INPUT.46.signal:CPUSS_DW1_TR_OUT_13
TRIGG.GROUP.MUX.0.INPUT.47.signal:CPUSS_DW1_TR_OUT_14
TRIGG.GROUP.MUX.0.INPUT.48.signal:CPUSS_DW1_TR_OUT_15
TRIGG.GROUP.MUX.0.INPUT.49.signal:CPUSS_DMAC_TR_OUT_0
TRIGG.GROUP.MUX.0.INPUT.50.signal:CPUSS_DMAC_TR_OUT_1
TRIGG.GROUP.MUX.0.INPUT.51.signal:CPUSS_DMAC_TR_OUT_2
TRIGG.GROUP.MUX.0.INPUT.52.signal:CPUSS_DMAC_TR_OUT_3
TRIGG.GROUP.MUX.0.INPUT.53.signal:CPUSS_DMAC_TR_OUT_4
TRIGG.GROUP.MUX.0.INPUT.54.signal:CPUSS_DMAC_TR_OUT_5
TRIGG.GROUP.MUX.0.INPUT.55.signal:CPUSS_DMAC_TR_OUT_6
TRIGG.GROUP.MUX.0.INPUT.56.signal:CPUSS_DMAC_TR_OUT_7
TRIGG.GROUP.MUX.0.INPUT.57.signal:CANFD_0_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.0.INPUT.58.signal:CANFD_0_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.0.INPUT.59.signal:CANFD_1_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.0.INPUT.60.signal:CANFD_1_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.0.INPUT.61.signal:PERI_TR_IO_INPUT_0
TRIGG.GROUP.MUX.0.INPUT.62.signal:PERI_TR_IO_INPUT_1
TRIGG.GROUP.MUX.0.INPUT.63.signal:PERI_TR_IO_INPUT_2
TRIGG.GROUP.MUX.0.INPUT.64.signal:PERI_TR_IO_INPUT_3
TRIGG.GROUP.MUX.0.INPUT.65.signal:PERI_TR_IO_INPUT_4
TRIGG.GROUP.MUX.0.INPUT.66.signal:PERI_TR_IO_INPUT_5
TRIGG.GROUP.MUX.0.INPUT.67.signal:PERI_TR_IO_INPUT_6
TRIGG.GROUP.MUX.0.INPUT.68.signal:PERI_TR_IO_INPUT_7
TRIGG.GROUP.MUX.0.INPUT.69.signal:PERI_TR_IO_INPUT_8
TRIGG.GROUP.MUX.0.INPUT.70.signal:PERI_TR_IO_INPUT_9
TRIGG.GROUP.MUX.0.INPUT.71.signal:PERI_TR_IO_INPUT_10
TRIGG.GROUP.MUX.0.INPUT.72.signal:PERI_TR_IO_INPUT_11
TRIGG.GROUP.MUX.0.INPUT.73.signal:PERI_TR_IO_INPUT_12
TRIGG.GROUP.MUX.0.INPUT.74.signal:PERI_TR_IO_INPUT_13
TRIGG.GROUP.MUX.0.INPUT.75.signal:PERI_TR_IO_INPUT_14
TRIGG.GROUP.MUX.0.INPUT.76.signal:PERI_TR_IO_INPUT_15
TRIGG.GROUP.MUX.0.INPUT.77.signal:PERI_TR_IO_INPUT_16
TRIGG.GROUP.MUX.0.INPUT.78.signal:PERI_TR_IO_INPUT_17
TRIGG.GROUP.MUX.0.INPUT.79.signal:PERI_TR_IO_INPUT_18
TRIGG.GROUP.MUX.0.INPUT.80.signal:PERI_TR_IO_INPUT_19
TRIGG.GROUP.MUX.0.INPUT.81.signal:PERI_TR_IO_INPUT_20
TRIGG.GROUP.MUX.0.INPUT.82.signal:PERI_TR_IO_INPUT_21
TRIGG.GROUP.MUX.0.INPUT.83.signal:PERI_TR_IO_INPUT_22
TRIGG.GROUP.MUX.0.INPUT.84.signal:PERI_TR_IO_INPUT_23
TRIGG.GROUP.MUX.0.INPUT.85.signal:CPUSS_TR_FAULT_0
TRIGG.GROUP.MUX.0.INPUT.86.signal:CPUSS_TR_FAULT_1
TRIGG.GROUP.MUX.0.INPUT.87.signal:CPUSS_TR_FAULT_2
TRIGG.GROUP.MUX.0.INPUT.88.signal:CPUSS_TR_FAULT_3
TRIGG.GROUP.MUX.0.OUTPUT.0.signal:CPUSS_DW0_TR_IN_0
TRIGG.GROUP.MUX.0.OUTPUT.1.signal:CPUSS_DW0_TR_IN_1
TRIGG.GROUP.MUX.0.OUTPUT.2.signal:CPUSS_DW0_TR_IN_2
TRIGG.GROUP.MUX.0.OUTPUT.3.signal:CPUSS_DW0_TR_IN_3
TRIGG.GROUP.MUX.0.OUTPUT.4.signal:CPUSS_DW0_TR_IN_4
TRIGG.GROUP.MUX.0.OUTPUT.5.signal:CPUSS_DW0_TR_IN_5
TRIGG.GROUP.MUX.0.OUTPUT.6.signal:CPUSS_DW0_TR_IN_6
TRIGG.GROUP.MUX.0.OUTPUT.7.signal:CPUSS_DW0_TR_IN_7
TRIGG.GROUP.MUX.0.OUTPUT.8.signal:CPUSS_DW0_TR_IN_8
TRIGG.GROUP.MUX.0.OUTPUT.9.signal:CPUSS_DW0_TR_IN_9
TRIGG.GROUP.MUX.0.OUTPUT.10.signal:CPUSS_DW0_TR_IN_10
TRIGG.GROUP.MUX.0.OUTPUT.11.signal:CPUSS_DW0_TR_IN_11
TRIGG.GROUP.MUX.0.OUTPUT.12.signal:CPUSS_DW0_TR_IN_12
TRIGG.GROUP.MUX.0.OUTPUT.13.signal:CPUSS_DW0_TR_IN_13
TRIGG.GROUP.MUX.0.OUTPUT.14.signal:CPUSS_DW0_TR_IN_14
TRIGG.GROUP.MUX.0.OUTPUT.15.signal:CPUSS_DW0_TR_IN_15
TRIGG.GROUP.MUX.1.description:P-DMA0[16:31] Request Assignments
TRIGG.GROUP.MUX.1.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90
TRIGG.GROUP.MUX.1.label:PDMA0_16_31
TRIGG.GROUP.MUX.1.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
TRIGG.GROUP.MUX.1.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.1.INPUT.1.signal:TCPWM_0_TR_OUT0_0
TRIGG.GROUP.MUX.1.INPUT.2.signal:TCPWM_0_TR_OUT0_1
TRIGG.GROUP.MUX.1.INPUT.3.signal:TCPWM_0_TR_OUT0_2
TRIGG.GROUP.MUX.1.INPUT.4.signal:TCPWM_0_TR_OUT0_3
TRIGG.GROUP.MUX.1.INPUT.5.signal:TCPWM_0_TR_OUT0_4
TRIGG.GROUP.MUX.1.INPUT.6.signal:TCPWM_0_TR_OUT0_5
TRIGG.GROUP.MUX.1.INPUT.7.signal:TCPWM_0_TR_OUT0_6
TRIGG.GROUP.MUX.1.INPUT.8.signal:TCPWM_0_TR_OUT0_7
TRIGG.GROUP.MUX.1.INPUT.9.signal:TCPWM_0_TR_OUT0_8
TRIGG.GROUP.MUX.1.INPUT.10.signal:TCPWM_0_TR_OUT0_9
TRIGG.GROUP.MUX.1.INPUT.11.signal:TCPWM_0_TR_OUT0_10
TRIGG.GROUP.MUX.1.INPUT.12.signal:TCPWM_0_TR_OUT0_11
TRIGG.GROUP.MUX.1.INPUT.13.signal:TCPWM_0_TR_OUT0_12
TRIGG.GROUP.MUX.1.INPUT.14.signal:TCPWM_0_TR_OUT0_13
TRIGG.GROUP.MUX.1.INPUT.15.signal:TCPWM_0_TR_OUT0_14
TRIGG.GROUP.MUX.1.INPUT.16.signal:TCPWM_0_TR_OUT0_15
TRIGG.GROUP.MUX.1.INPUT.17.signal:TCPWM_0_TR_OUT0_16
TRIGG.GROUP.MUX.1.INPUT.18.signal:TCPWM_0_TR_OUT0_17
TRIGG.GROUP.MUX.1.INPUT.19.signal:TCPWM_0_TR_OUT0_18
TRIGG.GROUP.MUX.1.INPUT.20.signal:TCPWM_0_TR_OUT0_19
TRIGG.GROUP.MUX.1.INPUT.21.signal:TCPWM_0_TR_OUT0_20
TRIGG.GROUP.MUX.1.INPUT.22.signal:TCPWM_0_TR_OUT0_21
TRIGG.GROUP.MUX.1.INPUT.23.signal:TCPWM_0_TR_OUT0_22
TRIGG.GROUP.MUX.1.INPUT.24.signal:TCPWM_0_TR_OUT0_23
TRIGG.GROUP.MUX.1.INPUT.25.signal:TCPWM_0_TR_OUT0_24
TRIGG.GROUP.MUX.1.INPUT.26.signal:TCPWM_0_TR_OUT0_25
TRIGG.GROUP.MUX.1.INPUT.27.signal:TCPWM_0_TR_OUT0_26
TRIGG.GROUP.MUX.1.INPUT.28.signal:TCPWM_0_TR_OUT0_27
TRIGG.GROUP.MUX.1.INPUT.29.signal:TCPWM_0_TR_OUT0_28
TRIGG.GROUP.MUX.1.INPUT.30.signal:TCPWM_0_TR_OUT0_29
TRIGG.GROUP.MUX.1.INPUT.31.signal:TCPWM_0_TR_OUT0_30
TRIGG.GROUP.MUX.1.INPUT.32.signal:TCPWM_0_TR_OUT0_31
TRIGG.GROUP.MUX.1.INPUT.33.signal:TCPWM_0_TR_OUT0_32
TRIGG.GROUP.MUX.1.INPUT.34.signal:TCPWM_0_TR_OUT0_33
TRIGG.GROUP.MUX.1.INPUT.35.signal:TCPWM_0_TR_OUT0_34
TRIGG.GROUP.MUX.1.INPUT.36.signal:TCPWM_0_TR_OUT0_35
TRIGG.GROUP.MUX.1.INPUT.37.signal:TCPWM_0_TR_OUT0_36
TRIGG.GROUP.MUX.1.INPUT.38.signal:TCPWM_0_TR_OUT0_37
TRIGG.GROUP.MUX.1.INPUT.39.signal:TCPWM_0_TR_OUT0_256
TRIGG.GROUP.MUX.1.INPUT.40.signal:TCPWM_0_TR_OUT0_257
TRIGG.GROUP.MUX.1.INPUT.41.signal:TCPWM_0_TR_OUT0_258
TRIGG.GROUP.MUX.1.INPUT.42.signal:TCPWM_0_TR_OUT0_259
TRIGG.GROUP.MUX.1.INPUT.43.signal:TCPWM_0_TR_OUT0_260
TRIGG.GROUP.MUX.1.INPUT.44.signal:TCPWM_0_TR_OUT0_261
TRIGG.GROUP.MUX.1.INPUT.45.signal:TCPWM_0_TR_OUT0_262
TRIGG.GROUP.MUX.1.INPUT.46.signal:TCPWM_0_TR_OUT0_263
TRIGG.GROUP.MUX.1.INPUT.47.signal:TCPWM_0_TR_OUT0_264
TRIGG.GROUP.MUX.1.INPUT.48.signal:TCPWM_0_TR_OUT0_265
TRIGG.GROUP.MUX.1.INPUT.49.signal:TCPWM_0_TR_OUT0_266
TRIGG.GROUP.MUX.1.INPUT.50.signal:TCPWM_0_TR_OUT0_267
TRIGG.GROUP.MUX.1.INPUT.51.signal:TCPWM_0_TR_OUT0_512
TRIGG.GROUP.MUX.1.INPUT.52.signal:TCPWM_0_TR_OUT0_513
TRIGG.GROUP.MUX.1.INPUT.53.signal:TCPWM_0_TR_OUT0_514
TRIGG.GROUP.MUX.1.INPUT.54.signal:TCPWM_0_TR_OUT0_515
TRIGG.GROUP.MUX.1.INPUT.55.signal:TCPWM_0_TR_OUT0_516
TRIGG.GROUP.MUX.1.INPUT.56.signal:TCPWM_0_TR_OUT0_517
TRIGG.GROUP.MUX.1.INPUT.57.signal:TCPWM_0_TR_OUT0_518
TRIGG.GROUP.MUX.1.INPUT.58.signal:TCPWM_0_TR_OUT0_519
TRIGG.GROUP.MUX.1.INPUT.59.signal:TCPWM_0_TR_OUT0_520
TRIGG.GROUP.MUX.1.INPUT.60.signal:TCPWM_0_TR_OUT0_521
TRIGG.GROUP.MUX.1.INPUT.61.signal:TCPWM_0_TR_OUT0_522
TRIGG.GROUP.MUX.1.INPUT.62.signal:TCPWM_0_TR_OUT0_523
TRIGG.GROUP.MUX.1.INPUT.63.signal:TCPWM_0_TR_OUT0_524
TRIGG.GROUP.MUX.1.INPUT.64.signal:TCPWM_0_TR_OUT0_525
TRIGG.GROUP.MUX.1.INPUT.65.signal:TCPWM_0_TR_OUT0_526
TRIGG.GROUP.MUX.1.INPUT.66.signal:TCPWM_0_TR_OUT0_527
TRIGG.GROUP.MUX.1.INPUT.67.signal:TCPWM_0_TR_OUT0_528
TRIGG.GROUP.MUX.1.INPUT.68.signal:TCPWM_0_TR_OUT0_529
TRIGG.GROUP.MUX.1.INPUT.69.signal:TCPWM_0_TR_OUT0_530
TRIGG.GROUP.MUX.1.INPUT.70.signal:TCPWM_0_TR_OUT0_531
TRIGG.GROUP.MUX.1.INPUT.71.signal:TCPWM_0_TR_OUT0_532
TRIGG.GROUP.MUX.1.INPUT.72.signal:TCPWM_0_TR_OUT0_533
TRIGG.GROUP.MUX.1.INPUT.73.signal:TCPWM_0_TR_OUT0_534
TRIGG.GROUP.MUX.1.INPUT.74.signal:TCPWM_0_TR_OUT0_535
TRIGG.GROUP.MUX.1.INPUT.75.signal:TCPWM_0_TR_OUT0_536
TRIGG.GROUP.MUX.1.INPUT.76.signal:TCPWM_0_TR_OUT0_537
TRIGG.GROUP.MUX.1.INPUT.77.signal:TCPWM_0_TR_OUT0_538
TRIGG.GROUP.MUX.1.INPUT.78.signal:TCPWM_0_TR_OUT0_539
TRIGG.GROUP.MUX.1.INPUT.79.signal:TCPWM_0_TR_OUT0_540
TRIGG.GROUP.MUX.1.INPUT.80.signal:TCPWM_0_TR_OUT0_541
TRIGG.GROUP.MUX.1.INPUT.81.signal:TCPWM_0_TR_OUT0_542
TRIGG.GROUP.MUX.1.INPUT.82.signal:TCPWM_0_TR_OUT0_543
TRIGG.GROUP.MUX.1.INPUT.83.signal:PASS_0_TR_SAR_GEN_OUT_0
TRIGG.GROUP.MUX.1.INPUT.84.signal:PASS_0_TR_SAR_GEN_OUT_1
TRIGG.GROUP.MUX.1.INPUT.85.signal:CPUSS_CTI_TR_OUT_0
TRIGG.GROUP.MUX.1.INPUT.86.signal:CPUSS_CTI_TR_OUT_1
TRIGG.GROUP.MUX.1.INPUT.87.signal:EVTGEN_0_TR_OUT_0
TRIGG.GROUP.MUX.1.INPUT.88.signal:EVTGEN_0_TR_OUT_1
TRIGG.GROUP.MUX.1.INPUT.89.signal:EVTGEN_0_TR_OUT_2
TRIGG.GROUP.MUX.1.INPUT.90.signal:EVTGEN_0_TR_OUT_3
TRIGG.GROUP.MUX.1.OUTPUT.0.signal:CPUSS_DW0_TR_IN_16
TRIGG.GROUP.MUX.1.OUTPUT.1.signal:CPUSS_DW0_TR_IN_17
TRIGG.GROUP.MUX.1.OUTPUT.2.signal:CPUSS_DW0_TR_IN_18
TRIGG.GROUP.MUX.1.OUTPUT.3.signal:CPUSS_DW0_TR_IN_19
TRIGG.GROUP.MUX.1.OUTPUT.4.signal:CPUSS_DW0_TR_IN_20
TRIGG.GROUP.MUX.1.OUTPUT.5.signal:CPUSS_DW0_TR_IN_21
TRIGG.GROUP.MUX.1.OUTPUT.6.signal:CPUSS_DW0_TR_IN_22
TRIGG.GROUP.MUX.1.OUTPUT.7.signal:CPUSS_DW0_TR_IN_23
TRIGG.GROUP.MUX.1.OUTPUT.8.signal:CPUSS_DW0_TR_IN_24
TRIGG.GROUP.MUX.1.OUTPUT.9.signal:CPUSS_DW0_TR_IN_25
TRIGG.GROUP.MUX.1.OUTPUT.10.signal:CPUSS_DW0_TR_IN_26
TRIGG.GROUP.MUX.1.OUTPUT.11.signal:CPUSS_DW0_TR_IN_27
TRIGG.GROUP.MUX.1.OUTPUT.12.signal:CPUSS_DW0_TR_IN_28
TRIGG.GROUP.MUX.1.OUTPUT.13.signal:CPUSS_DW0_TR_IN_29
TRIGG.GROUP.MUX.1.OUTPUT.14.signal:CPUSS_DW0_TR_IN_30
TRIGG.GROUP.MUX.1.OUTPUT.15.signal:CPUSS_DW0_TR_IN_31
TRIGG.GROUP.MUX.2.description:P-DMA1[0:15] Request Assignments
TRIGG.GROUP.MUX.2.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72
TRIGG.GROUP.MUX.2.label:PDMA1_0_15
TRIGG.GROUP.MUX.2.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
TRIGG.GROUP.MUX.2.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.2.INPUT.1.signal:CPUSS_DW1_TR_OUT_0
TRIGG.GROUP.MUX.2.INPUT.2.signal:CPUSS_DW1_TR_OUT_1
TRIGG.GROUP.MUX.2.INPUT.3.signal:CPUSS_DW1_TR_OUT_2
TRIGG.GROUP.MUX.2.INPUT.4.signal:CPUSS_DW1_TR_OUT_3
TRIGG.GROUP.MUX.2.INPUT.5.signal:CPUSS_DW1_TR_OUT_4
TRIGG.GROUP.MUX.2.INPUT.6.signal:CPUSS_DW1_TR_OUT_5
TRIGG.GROUP.MUX.2.INPUT.7.signal:CPUSS_DW1_TR_OUT_6
TRIGG.GROUP.MUX.2.INPUT.8.signal:CPUSS_DW1_TR_OUT_7
TRIGG.GROUP.MUX.2.INPUT.9.signal:CPUSS_DW1_TR_OUT_8
TRIGG.GROUP.MUX.2.INPUT.10.signal:CPUSS_DW1_TR_OUT_9
TRIGG.GROUP.MUX.2.INPUT.11.signal:CPUSS_DW1_TR_OUT_10
TRIGG.GROUP.MUX.2.INPUT.12.signal:CPUSS_DW1_TR_OUT_11
TRIGG.GROUP.MUX.2.INPUT.13.signal:CPUSS_DW1_TR_OUT_12
TRIGG.GROUP.MUX.2.INPUT.14.signal:CPUSS_DW1_TR_OUT_13
TRIGG.GROUP.MUX.2.INPUT.15.signal:CPUSS_DW1_TR_OUT_14
TRIGG.GROUP.MUX.2.INPUT.16.signal:CPUSS_DW1_TR_OUT_15
TRIGG.GROUP.MUX.2.INPUT.17.signal:CPUSS_DW0_TR_OUT_0
TRIGG.GROUP.MUX.2.INPUT.18.signal:CPUSS_DW0_TR_OUT_1
TRIGG.GROUP.MUX.2.INPUT.19.signal:CPUSS_DW0_TR_OUT_2
TRIGG.GROUP.MUX.2.INPUT.20.signal:CPUSS_DW0_TR_OUT_3
TRIGG.GROUP.MUX.2.INPUT.21.signal:CPUSS_DW0_TR_OUT_4
TRIGG.GROUP.MUX.2.INPUT.22.signal:CPUSS_DW0_TR_OUT_5
TRIGG.GROUP.MUX.2.INPUT.23.signal:CPUSS_DW0_TR_OUT_6
TRIGG.GROUP.MUX.2.INPUT.24.signal:CPUSS_DW0_TR_OUT_7
TRIGG.GROUP.MUX.2.INPUT.25.signal:CPUSS_DW0_TR_OUT_8
TRIGG.GROUP.MUX.2.INPUT.26.signal:CPUSS_DW0_TR_OUT_9
TRIGG.GROUP.MUX.2.INPUT.27.signal:CPUSS_DW0_TR_OUT_10
TRIGG.GROUP.MUX.2.INPUT.28.signal:CPUSS_DW0_TR_OUT_11
TRIGG.GROUP.MUX.2.INPUT.29.signal:CPUSS_DW0_TR_OUT_12
TRIGG.GROUP.MUX.2.INPUT.30.signal:CPUSS_DW0_TR_OUT_13
TRIGG.GROUP.MUX.2.INPUT.31.signal:CPUSS_DW0_TR_OUT_14
TRIGG.GROUP.MUX.2.INPUT.32.signal:CPUSS_DW0_TR_OUT_15
TRIGG.GROUP.MUX.2.INPUT.33.signal:CPUSS_DW0_TR_OUT_16
TRIGG.GROUP.MUX.2.INPUT.34.signal:CPUSS_DW0_TR_OUT_17
TRIGG.GROUP.MUX.2.INPUT.35.signal:CPUSS_DW0_TR_OUT_18
TRIGG.GROUP.MUX.2.INPUT.36.signal:CPUSS_DW0_TR_OUT_19
TRIGG.GROUP.MUX.2.INPUT.37.signal:CPUSS_DW0_TR_OUT_20
TRIGG.GROUP.MUX.2.INPUT.38.signal:CPUSS_DW0_TR_OUT_21
TRIGG.GROUP.MUX.2.INPUT.39.signal:CPUSS_DW0_TR_OUT_22
TRIGG.GROUP.MUX.2.INPUT.40.signal:CPUSS_DW0_TR_OUT_23
TRIGG.GROUP.MUX.2.INPUT.41.signal:CPUSS_DW0_TR_OUT_24
TRIGG.GROUP.MUX.2.INPUT.42.signal:CPUSS_DW0_TR_OUT_25
TRIGG.GROUP.MUX.2.INPUT.43.signal:CPUSS_DW0_TR_OUT_26
TRIGG.GROUP.MUX.2.INPUT.44.signal:CPUSS_DW0_TR_OUT_27
TRIGG.GROUP.MUX.2.INPUT.45.signal:CPUSS_DW0_TR_OUT_28
TRIGG.GROUP.MUX.2.INPUT.46.signal:CPUSS_DW0_TR_OUT_29
TRIGG.GROUP.MUX.2.INPUT.47.signal:CPUSS_DW0_TR_OUT_30
TRIGG.GROUP.MUX.2.INPUT.48.signal:CPUSS_DW0_TR_OUT_31
TRIGG.GROUP.MUX.2.INPUT.49.signal:PERI_TR_IO_INPUT_24
TRIGG.GROUP.MUX.2.INPUT.50.signal:PERI_TR_IO_INPUT_25
TRIGG.GROUP.MUX.2.INPUT.51.signal:PERI_TR_IO_INPUT_26
TRIGG.GROUP.MUX.2.INPUT.52.signal:PERI_TR_IO_INPUT_27
TRIGG.GROUP.MUX.2.INPUT.53.signal:PERI_TR_IO_INPUT_28
TRIGG.GROUP.MUX.2.INPUT.54.signal:PERI_TR_IO_INPUT_29
TRIGG.GROUP.MUX.2.INPUT.55.signal:PERI_TR_IO_INPUT_30
TRIGG.GROUP.MUX.2.INPUT.56.signal:PERI_TR_IO_INPUT_31
TRIGG.GROUP.MUX.2.INPUT.57.signal:PERI_TR_IO_INPUT_32
TRIGG.GROUP.MUX.2.INPUT.58.signal:PERI_TR_IO_INPUT_33
TRIGG.GROUP.MUX.2.INPUT.59.signal:PERI_TR_IO_INPUT_34
TRIGG.GROUP.MUX.2.INPUT.60.signal:PERI_TR_IO_INPUT_35
TRIGG.GROUP.MUX.2.INPUT.61.signal:PERI_TR_IO_INPUT_36
TRIGG.GROUP.MUX.2.INPUT.62.signal:PERI_TR_IO_INPUT_37
TRIGG.GROUP.MUX.2.INPUT.63.signal:PERI_TR_IO_INPUT_38
TRIGG.GROUP.MUX.2.INPUT.64.signal:PERI_TR_IO_INPUT_39
TRIGG.GROUP.MUX.2.INPUT.65.signal:PERI_TR_IO_INPUT_40
TRIGG.GROUP.MUX.2.INPUT.66.signal:PERI_TR_IO_INPUT_41
TRIGG.GROUP.MUX.2.INPUT.67.signal:PERI_TR_IO_INPUT_42
TRIGG.GROUP.MUX.2.INPUT.68.signal:PERI_TR_IO_INPUT_43
TRIGG.GROUP.MUX.2.INPUT.69.signal:PERI_TR_IO_INPUT_44
TRIGG.GROUP.MUX.2.INPUT.70.signal:PERI_TR_IO_INPUT_45
TRIGG.GROUP.MUX.2.INPUT.71.signal:PERI_TR_IO_INPUT_46
TRIGG.GROUP.MUX.2.INPUT.72.signal:PERI_TR_IO_INPUT_47
TRIGG.GROUP.MUX.2.OUTPUT.0.signal:CPUSS_DW1_TR_IN_0
TRIGG.GROUP.MUX.2.OUTPUT.1.signal:CPUSS_DW1_TR_IN_1
TRIGG.GROUP.MUX.2.OUTPUT.2.signal:CPUSS_DW1_TR_IN_2
TRIGG.GROUP.MUX.2.OUTPUT.3.signal:CPUSS_DW1_TR_IN_3
TRIGG.GROUP.MUX.2.OUTPUT.4.signal:CPUSS_DW1_TR_IN_4
TRIGG.GROUP.MUX.2.OUTPUT.5.signal:CPUSS_DW1_TR_IN_5
TRIGG.GROUP.MUX.2.OUTPUT.6.signal:CPUSS_DW1_TR_IN_6
TRIGG.GROUP.MUX.2.OUTPUT.7.signal:CPUSS_DW1_TR_IN_7
TRIGG.GROUP.MUX.2.OUTPUT.8.signal:CPUSS_DW1_TR_IN_8
TRIGG.GROUP.MUX.2.OUTPUT.9.signal:CPUSS_DW1_TR_IN_9
TRIGG.GROUP.MUX.2.OUTPUT.10.signal:CPUSS_DW1_TR_IN_10
TRIGG.GROUP.MUX.2.OUTPUT.11.signal:CPUSS_DW1_TR_IN_11
TRIGG.GROUP.MUX.2.OUTPUT.12.signal:CPUSS_DW1_TR_IN_12
TRIGG.GROUP.MUX.2.OUTPUT.13.signal:CPUSS_DW1_TR_IN_13
TRIGG.GROUP.MUX.2.OUTPUT.14.signal:CPUSS_DW1_TR_IN_14
TRIGG.GROUP.MUX.2.OUTPUT.15.signal:CPUSS_DW1_TR_IN_15
TRIGG.GROUP.MUX.3.description:M-DMA Request Assignments
TRIGG.GROUP.MUX.3.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20
TRIGG.GROUP.MUX.3.label:MDMA
TRIGG.GROUP.MUX.3.outputs:0,1,2,3,4,5,6,7
TRIGG.GROUP.MUX.3.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.3.INPUT.1.signal:TCPWM_0_TR_OUT0_0
TRIGG.GROUP.MUX.3.INPUT.2.signal:TCPWM_0_TR_OUT0_1
TRIGG.GROUP.MUX.3.INPUT.3.signal:TCPWM_0_TR_OUT0_2
TRIGG.GROUP.MUX.3.INPUT.4.signal:TCPWM_0_TR_OUT0_3
TRIGG.GROUP.MUX.3.INPUT.5.signal:TCPWM_0_TR_OUT0_4
TRIGG.GROUP.MUX.3.INPUT.6.signal:TCPWM_0_TR_OUT0_5
TRIGG.GROUP.MUX.3.INPUT.7.signal:TCPWM_0_TR_OUT0_6
TRIGG.GROUP.MUX.3.INPUT.8.signal:TCPWM_0_TR_OUT0_7
TRIGG.GROUP.MUX.3.INPUT.9.signal:TCPWM_0_TR_OUT0_512
TRIGG.GROUP.MUX.3.INPUT.10.signal:TCPWM_0_TR_OUT0_513
TRIGG.GROUP.MUX.3.INPUT.11.signal:TCPWM_0_TR_OUT0_514
TRIGG.GROUP.MUX.3.INPUT.12.signal:TCPWM_0_TR_OUT0_515
TRIGG.GROUP.MUX.3.INPUT.13.signal:TCPWM_0_TR_OUT0_516
TRIGG.GROUP.MUX.3.INPUT.14.signal:TCPWM_0_TR_OUT0_517
TRIGG.GROUP.MUX.3.INPUT.15.signal:TCPWM_0_TR_OUT0_518
TRIGG.GROUP.MUX.3.INPUT.16.signal:TCPWM_0_TR_OUT0_519
TRIGG.GROUP.MUX.3.INPUT.17.signal:AXI_DMAC_0_TR_OUT_0
TRIGG.GROUP.MUX.3.INPUT.18.signal:AXI_DMAC_0_TR_OUT_1
TRIGG.GROUP.MUX.3.INPUT.19.signal:AXI_DMAC_0_TR_OUT_2
TRIGG.GROUP.MUX.3.INPUT.20.signal:AXI_DMAC_0_TR_OUT_3
TRIGG.GROUP.MUX.3.OUTPUT.0.signal:CPUSS_DMAC_TR_IN_0
TRIGG.GROUP.MUX.3.OUTPUT.1.signal:CPUSS_DMAC_TR_IN_1
TRIGG.GROUP.MUX.3.OUTPUT.2.signal:CPUSS_DMAC_TR_IN_2
TRIGG.GROUP.MUX.3.OUTPUT.3.signal:CPUSS_DMAC_TR_IN_3
TRIGG.GROUP.MUX.3.OUTPUT.4.signal:CPUSS_DMAC_TR_IN_4
TRIGG.GROUP.MUX.3.OUTPUT.5.signal:CPUSS_DMAC_TR_IN_5
TRIGG.GROUP.MUX.3.OUTPUT.6.signal:CPUSS_DMAC_TR_IN_6
TRIGG.GROUP.MUX.3.OUTPUT.7.signal:CPUSS_DMAC_TR_IN_7
TRIGG.GROUP.MUX.4.description:
TRIGG.GROUP.MUX.4.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176,177,178
TRIGG.GROUP.MUX.4.label:TCPWM0
TRIGG.GROUP.MUX.4.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19
TRIGG.GROUP.MUX.4.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.4.INPUT.1.signal:CPUSS_DW0_TR_OUT_0
TRIGG.GROUP.MUX.4.INPUT.2.signal:CPUSS_DW0_TR_OUT_1
TRIGG.GROUP.MUX.4.INPUT.3.signal:CPUSS_DW0_TR_OUT_2
TRIGG.GROUP.MUX.4.INPUT.4.signal:CPUSS_DW0_TR_OUT_3
TRIGG.GROUP.MUX.4.INPUT.5.signal:CPUSS_DW0_TR_OUT_4
TRIGG.GROUP.MUX.4.INPUT.6.signal:CPUSS_DW0_TR_OUT_5
TRIGG.GROUP.MUX.4.INPUT.7.signal:CPUSS_DW0_TR_OUT_6
TRIGG.GROUP.MUX.4.INPUT.8.signal:CPUSS_DW0_TR_OUT_7
TRIGG.GROUP.MUX.4.INPUT.9.signal:CPUSS_DW0_TR_OUT_8
TRIGG.GROUP.MUX.4.INPUT.10.signal:CPUSS_DW0_TR_OUT_9
TRIGG.GROUP.MUX.4.INPUT.11.signal:CPUSS_DW0_TR_OUT_10
TRIGG.GROUP.MUX.4.INPUT.12.signal:CPUSS_DW0_TR_OUT_11
TRIGG.GROUP.MUX.4.INPUT.13.signal:CPUSS_DW0_TR_OUT_12
TRIGG.GROUP.MUX.4.INPUT.14.signal:CPUSS_DW0_TR_OUT_13
TRIGG.GROUP.MUX.4.INPUT.15.signal:CPUSS_DW0_TR_OUT_14
TRIGG.GROUP.MUX.4.INPUT.16.signal:CPUSS_DW0_TR_OUT_15
TRIGG.GROUP.MUX.4.INPUT.17.signal:CPUSS_DW0_TR_OUT_16
TRIGG.GROUP.MUX.4.INPUT.18.signal:CPUSS_DW0_TR_OUT_17
TRIGG.GROUP.MUX.4.INPUT.19.signal:CPUSS_DW0_TR_OUT_18
TRIGG.GROUP.MUX.4.INPUT.20.signal:CPUSS_DW0_TR_OUT_19
TRIGG.GROUP.MUX.4.INPUT.21.signal:CPUSS_DW0_TR_OUT_20
TRIGG.GROUP.MUX.4.INPUT.22.signal:CPUSS_DW0_TR_OUT_21
TRIGG.GROUP.MUX.4.INPUT.23.signal:CPUSS_DW0_TR_OUT_22
TRIGG.GROUP.MUX.4.INPUT.24.signal:CPUSS_DW0_TR_OUT_23
TRIGG.GROUP.MUX.4.INPUT.25.signal:CPUSS_DW0_TR_OUT_24
TRIGG.GROUP.MUX.4.INPUT.26.signal:CPUSS_DW0_TR_OUT_25
TRIGG.GROUP.MUX.4.INPUT.27.signal:CPUSS_DW0_TR_OUT_26
TRIGG.GROUP.MUX.4.INPUT.28.signal:CPUSS_DW0_TR_OUT_27
TRIGG.GROUP.MUX.4.INPUT.29.signal:CPUSS_DW0_TR_OUT_28
TRIGG.GROUP.MUX.4.INPUT.30.signal:CPUSS_DW0_TR_OUT_29
TRIGG.GROUP.MUX.4.INPUT.31.signal:CPUSS_DW0_TR_OUT_30
TRIGG.GROUP.MUX.4.INPUT.32.signal:CPUSS_DW0_TR_OUT_31
TRIGG.GROUP.MUX.4.INPUT.33.signal:CPUSS_DW1_TR_OUT_0
TRIGG.GROUP.MUX.4.INPUT.34.signal:CPUSS_DW1_TR_OUT_1
TRIGG.GROUP.MUX.4.INPUT.35.signal:CPUSS_DW1_TR_OUT_2
TRIGG.GROUP.MUX.4.INPUT.36.signal:CPUSS_DW1_TR_OUT_3
TRIGG.GROUP.MUX.4.INPUT.37.signal:CPUSS_DW1_TR_OUT_4
TRIGG.GROUP.MUX.4.INPUT.38.signal:CPUSS_DW1_TR_OUT_5
TRIGG.GROUP.MUX.4.INPUT.39.signal:CPUSS_DW1_TR_OUT_6
TRIGG.GROUP.MUX.4.INPUT.40.signal:CPUSS_DW1_TR_OUT_7
TRIGG.GROUP.MUX.4.INPUT.41.signal:CPUSS_DW1_TR_OUT_8
TRIGG.GROUP.MUX.4.INPUT.42.signal:CPUSS_DW1_TR_OUT_9
TRIGG.GROUP.MUX.4.INPUT.43.signal:CPUSS_DW1_TR_OUT_10
TRIGG.GROUP.MUX.4.INPUT.44.signal:CPUSS_DW1_TR_OUT_11
TRIGG.GROUP.MUX.4.INPUT.45.signal:CPUSS_DW1_TR_OUT_12
TRIGG.GROUP.MUX.4.INPUT.46.signal:CPUSS_DW1_TR_OUT_13
TRIGG.GROUP.MUX.4.INPUT.47.signal:CPUSS_DW1_TR_OUT_14
TRIGG.GROUP.MUX.4.INPUT.48.signal:CPUSS_DW1_TR_OUT_15
TRIGG.GROUP.MUX.4.INPUT.49.signal:CPUSS_DMAC_TR_OUT_0
TRIGG.GROUP.MUX.4.INPUT.50.signal:CPUSS_DMAC_TR_OUT_1
TRIGG.GROUP.MUX.4.INPUT.51.signal:CPUSS_DMAC_TR_OUT_2
TRIGG.GROUP.MUX.4.INPUT.52.signal:CPUSS_DMAC_TR_OUT_3
TRIGG.GROUP.MUX.4.INPUT.53.signal:CPUSS_DMAC_TR_OUT_4
TRIGG.GROUP.MUX.4.INPUT.54.signal:CPUSS_DMAC_TR_OUT_5
TRIGG.GROUP.MUX.4.INPUT.55.signal:CPUSS_DMAC_TR_OUT_6
TRIGG.GROUP.MUX.4.INPUT.56.signal:CPUSS_DMAC_TR_OUT_7
TRIGG.GROUP.MUX.4.INPUT.57.signal:TCPWM_0_TR_OUT0_0
TRIGG.GROUP.MUX.4.INPUT.58.signal:TCPWM_0_TR_OUT0_1
TRIGG.GROUP.MUX.4.INPUT.59.signal:TCPWM_0_TR_OUT0_2
TRIGG.GROUP.MUX.4.INPUT.60.signal:TCPWM_0_TR_OUT0_3
TRIGG.GROUP.MUX.4.INPUT.61.signal:TCPWM_0_TR_OUT0_4
TRIGG.GROUP.MUX.4.INPUT.62.signal:TCPWM_0_TR_OUT0_5
TRIGG.GROUP.MUX.4.INPUT.63.signal:TCPWM_0_TR_OUT0_6
TRIGG.GROUP.MUX.4.INPUT.64.signal:TCPWM_0_TR_OUT0_7
TRIGG.GROUP.MUX.4.INPUT.65.signal:TCPWM_0_TR_OUT0_8
TRIGG.GROUP.MUX.4.INPUT.66.signal:TCPWM_0_TR_OUT0_9
TRIGG.GROUP.MUX.4.INPUT.67.signal:TCPWM_0_TR_OUT0_10
TRIGG.GROUP.MUX.4.INPUT.68.signal:TCPWM_0_TR_OUT0_11
TRIGG.GROUP.MUX.4.INPUT.69.signal:TCPWM_0_TR_OUT0_12
TRIGG.GROUP.MUX.4.INPUT.70.signal:TCPWM_0_TR_OUT0_13
TRIGG.GROUP.MUX.4.INPUT.71.signal:TCPWM_0_TR_OUT0_14
TRIGG.GROUP.MUX.4.INPUT.72.signal:TCPWM_0_TR_OUT0_15
TRIGG.GROUP.MUX.4.INPUT.73.signal:TCPWM_0_TR_OUT0_16
TRIGG.GROUP.MUX.4.INPUT.74.signal:TCPWM_0_TR_OUT0_17
TRIGG.GROUP.MUX.4.INPUT.75.signal:TCPWM_0_TR_OUT0_18
TRIGG.GROUP.MUX.4.INPUT.76.signal:TCPWM_0_TR_OUT0_19
TRIGG.GROUP.MUX.4.INPUT.77.signal:TCPWM_0_TR_OUT0_20
TRIGG.GROUP.MUX.4.INPUT.78.signal:TCPWM_0_TR_OUT0_21
TRIGG.GROUP.MUX.4.INPUT.79.signal:TCPWM_0_TR_OUT0_22
TRIGG.GROUP.MUX.4.INPUT.80.signal:TCPWM_0_TR_OUT0_23
TRIGG.GROUP.MUX.4.INPUT.81.signal:TCPWM_0_TR_OUT0_24
TRIGG.GROUP.MUX.4.INPUT.82.signal:TCPWM_0_TR_OUT0_25
TRIGG.GROUP.MUX.4.INPUT.83.signal:TCPWM_0_TR_OUT0_26
TRIGG.GROUP.MUX.4.INPUT.84.signal:TCPWM_0_TR_OUT0_27
TRIGG.GROUP.MUX.4.INPUT.85.signal:TCPWM_0_TR_OUT0_28
TRIGG.GROUP.MUX.4.INPUT.86.signal:TCPWM_0_TR_OUT0_29
TRIGG.GROUP.MUX.4.INPUT.87.signal:TCPWM_0_TR_OUT0_30
TRIGG.GROUP.MUX.4.INPUT.88.signal:TCPWM_0_TR_OUT0_31
TRIGG.GROUP.MUX.4.INPUT.89.signal:TCPWM_0_TR_OUT0_32
TRIGG.GROUP.MUX.4.INPUT.90.signal:TCPWM_0_TR_OUT0_33
TRIGG.GROUP.MUX.4.INPUT.91.signal:TCPWM_0_TR_OUT0_34
TRIGG.GROUP.MUX.4.INPUT.92.signal:TCPWM_0_TR_OUT0_35
TRIGG.GROUP.MUX.4.INPUT.93.signal:TCPWM_0_TR_OUT0_36
TRIGG.GROUP.MUX.4.INPUT.94.signal:TCPWM_0_TR_OUT0_37
TRIGG.GROUP.MUX.4.INPUT.95.signal:TCPWM_0_TR_OUT0_256
TRIGG.GROUP.MUX.4.INPUT.96.signal:TCPWM_0_TR_OUT0_257
TRIGG.GROUP.MUX.4.INPUT.97.signal:TCPWM_0_TR_OUT0_258
TRIGG.GROUP.MUX.4.INPUT.98.signal:TCPWM_0_TR_OUT0_259
TRIGG.GROUP.MUX.4.INPUT.99.signal:TCPWM_0_TR_OUT0_260
TRIGG.GROUP.MUX.4.INPUT.100.signal:TCPWM_0_TR_OUT0_261
TRIGG.GROUP.MUX.4.INPUT.101.signal:TCPWM_0_TR_OUT0_262
TRIGG.GROUP.MUX.4.INPUT.102.signal:TCPWM_0_TR_OUT0_263
TRIGG.GROUP.MUX.4.INPUT.103.signal:TCPWM_0_TR_OUT0_264
TRIGG.GROUP.MUX.4.INPUT.104.signal:TCPWM_0_TR_OUT0_265
TRIGG.GROUP.MUX.4.INPUT.105.signal:TCPWM_0_TR_OUT0_266
TRIGG.GROUP.MUX.4.INPUT.106.signal:TCPWM_0_TR_OUT0_267
TRIGG.GROUP.MUX.4.INPUT.107.signal:TCPWM_0_TR_OUT0_512
TRIGG.GROUP.MUX.4.INPUT.108.signal:TCPWM_0_TR_OUT0_513
TRIGG.GROUP.MUX.4.INPUT.109.signal:TCPWM_0_TR_OUT0_514
TRIGG.GROUP.MUX.4.INPUT.110.signal:TCPWM_0_TR_OUT0_515
TRIGG.GROUP.MUX.4.INPUT.111.signal:TCPWM_0_TR_OUT0_516
TRIGG.GROUP.MUX.4.INPUT.112.signal:TCPWM_0_TR_OUT0_517
TRIGG.GROUP.MUX.4.INPUT.113.signal:TCPWM_0_TR_OUT0_518
TRIGG.GROUP.MUX.4.INPUT.114.signal:TCPWM_0_TR_OUT0_519
TRIGG.GROUP.MUX.4.INPUT.115.signal:TCPWM_0_TR_OUT0_520
TRIGG.GROUP.MUX.4.INPUT.116.signal:TCPWM_0_TR_OUT0_521
TRIGG.GROUP.MUX.4.INPUT.117.signal:TCPWM_0_TR_OUT0_522
TRIGG.GROUP.MUX.4.INPUT.118.signal:TCPWM_0_TR_OUT0_523
TRIGG.GROUP.MUX.4.INPUT.119.signal:TCPWM_0_TR_OUT0_524
TRIGG.GROUP.MUX.4.INPUT.120.signal:TCPWM_0_TR_OUT0_525
TRIGG.GROUP.MUX.4.INPUT.121.signal:TCPWM_0_TR_OUT0_526
TRIGG.GROUP.MUX.4.INPUT.122.signal:TCPWM_0_TR_OUT0_527
TRIGG.GROUP.MUX.4.INPUT.123.signal:TCPWM_0_TR_OUT0_528
TRIGG.GROUP.MUX.4.INPUT.124.signal:TCPWM_0_TR_OUT0_529
TRIGG.GROUP.MUX.4.INPUT.125.signal:TCPWM_0_TR_OUT0_530
TRIGG.GROUP.MUX.4.INPUT.126.signal:TCPWM_0_TR_OUT0_531
TRIGG.GROUP.MUX.4.INPUT.127.signal:TCPWM_0_TR_OUT0_532
TRIGG.GROUP.MUX.4.INPUT.128.signal:TCPWM_0_TR_OUT0_533
TRIGG.GROUP.MUX.4.INPUT.129.signal:TCPWM_0_TR_OUT0_534
TRIGG.GROUP.MUX.4.INPUT.130.signal:TCPWM_0_TR_OUT0_535
TRIGG.GROUP.MUX.4.INPUT.131.signal:TCPWM_0_TR_OUT0_536
TRIGG.GROUP.MUX.4.INPUT.132.signal:TCPWM_0_TR_OUT0_537
TRIGG.GROUP.MUX.4.INPUT.133.signal:TCPWM_0_TR_OUT0_538
TRIGG.GROUP.MUX.4.INPUT.134.signal:TCPWM_0_TR_OUT0_539
TRIGG.GROUP.MUX.4.INPUT.135.signal:TCPWM_0_TR_OUT0_540
TRIGG.GROUP.MUX.4.INPUT.136.signal:TCPWM_0_TR_OUT0_541
TRIGG.GROUP.MUX.4.INPUT.137.signal:TCPWM_0_TR_OUT0_542
TRIGG.GROUP.MUX.4.INPUT.138.signal:TCPWM_0_TR_OUT0_543
TRIGG.GROUP.MUX.4.INPUT.139.signal:SMIF_0_SMIF0_TR_TX_REQ
TRIGG.GROUP.MUX.4.INPUT.140.signal:SMIF_0_SMIF0_TR_RX_REQ
TRIGG.GROUP.MUX.4.INPUT.141.signal:SMIF_0_SMIF1_TR_TX_REQ
TRIGG.GROUP.MUX.4.INPUT.142.signal:SMIF_0_SMIF1_TR_RX_REQ
TRIGG.GROUP.MUX.4.INPUT.143.signal:AXI_DMAC_0_TR_OUT_0
TRIGG.GROUP.MUX.4.INPUT.144.signal:AXI_DMAC_0_TR_OUT_1
TRIGG.GROUP.MUX.4.INPUT.145.signal:AXI_DMAC_0_TR_OUT_2
TRIGG.GROUP.MUX.4.INPUT.146.signal:AXI_DMAC_0_TR_OUT_3
TRIGG.GROUP.MUX.4.INPUT.151.signal:TDM_0_TR_TX_REQ_0
TRIGG.GROUP.MUX.4.INPUT.152.signal:TDM_0_TR_TX_REQ_1
TRIGG.GROUP.MUX.4.INPUT.153.signal:TDM_0_TR_TX_REQ_2
TRIGG.GROUP.MUX.4.INPUT.154.signal:TDM_0_TR_TX_REQ_3
TRIGG.GROUP.MUX.4.INPUT.155.signal:TDM_0_TR_RX_REQ_0
TRIGG.GROUP.MUX.4.INPUT.156.signal:TDM_0_TR_RX_REQ_1
TRIGG.GROUP.MUX.4.INPUT.157.signal:TDM_0_TR_RX_REQ_2
TRIGG.GROUP.MUX.4.INPUT.158.signal:TDM_0_TR_RX_REQ_3
TRIGG.GROUP.MUX.4.INPUT.159.signal:SG_0_TR_COMPLETE_0
TRIGG.GROUP.MUX.4.INPUT.160.signal:SG_0_TR_COMPLETE_1
TRIGG.GROUP.MUX.4.INPUT.161.signal:SG_0_TR_COMPLETE_2
TRIGG.GROUP.MUX.4.INPUT.162.signal:SG_0_TR_COMPLETE_3
TRIGG.GROUP.MUX.4.INPUT.163.signal:SG_0_TR_COMPLETE_4
TRIGG.GROUP.MUX.4.INPUT.164.signal:PWM_0_TR_TX_REQ_0
TRIGG.GROUP.MUX.4.INPUT.165.signal:PWM_0_TR_TX_REQ_1
TRIGG.GROUP.MUX.4.INPUT.166.signal:MIXER_0_TR_SRC_REQ_0
TRIGG.GROUP.MUX.4.INPUT.167.signal:MIXER_0_TR_SRC_REQ_1
TRIGG.GROUP.MUX.4.INPUT.168.signal:MIXER_0_TR_SRC_REQ_2
TRIGG.GROUP.MUX.4.INPUT.169.signal:MIXER_0_TR_SRC_REQ_3
TRIGG.GROUP.MUX.4.INPUT.170.signal:MIXER_0_TR_SRC_REQ_4
TRIGG.GROUP.MUX.4.INPUT.171.signal:MIXER_0_TR_DST_REQ
TRIGG.GROUP.MUX.4.INPUT.172.signal:MIXER_1_TR_SRC_REQ_0
TRIGG.GROUP.MUX.4.INPUT.173.signal:MIXER_1_TR_SRC_REQ_1
TRIGG.GROUP.MUX.4.INPUT.174.signal:MIXER_1_TR_SRC_REQ_2
TRIGG.GROUP.MUX.4.INPUT.175.signal:MIXER_1_TR_SRC_REQ_3
TRIGG.GROUP.MUX.4.INPUT.176.signal:MIXER_1_TR_SRC_REQ_4
TRIGG.GROUP.MUX.4.INPUT.177.signal:MIXER_1_TR_DST_REQ
TRIGG.GROUP.MUX.4.INPUT.178.signal:DAC_0_TR_TX_REQ
TRIGG.GROUP.MUX.4.OUTPUT.0.signal:TCPWM_0_TR_ALL_CNT_IN_0
TRIGG.GROUP.MUX.4.OUTPUT.1.signal:TCPWM_0_TR_ALL_CNT_IN_1
TRIGG.GROUP.MUX.4.OUTPUT.2.signal:TCPWM_0_TR_ALL_CNT_IN_2
TRIGG.GROUP.MUX.4.OUTPUT.3.signal:TCPWM_0_TR_ALL_CNT_IN_3
TRIGG.GROUP.MUX.4.OUTPUT.4.signal:TCPWM_0_TR_ALL_CNT_IN_4
TRIGG.GROUP.MUX.4.OUTPUT.5.signal:TCPWM_0_TR_ALL_CNT_IN_5
TRIGG.GROUP.MUX.4.OUTPUT.6.signal:TCPWM_0_TR_ALL_CNT_IN_6
TRIGG.GROUP.MUX.4.OUTPUT.7.signal:TCPWM_0_TR_ALL_CNT_IN_7
TRIGG.GROUP.MUX.4.OUTPUT.8.signal:TCPWM_0_TR_ALL_CNT_IN_8
TRIGG.GROUP.MUX.4.OUTPUT.9.signal:TCPWM_0_TR_ALL_CNT_IN_9
TRIGG.GROUP.MUX.4.OUTPUT.10.signal:TCPWM_0_TR_ALL_CNT_IN_10
TRIGG.GROUP.MUX.4.OUTPUT.11.signal:TCPWM_0_TR_ALL_CNT_IN_11
TRIGG.GROUP.MUX.4.OUTPUT.12.signal:TCPWM_0_TR_ALL_CNT_IN_12
TRIGG.GROUP.MUX.4.OUTPUT.13.signal:TCPWM_0_TR_ALL_CNT_IN_13
TRIGG.GROUP.MUX.4.OUTPUT.14.signal:TCPWM_0_TR_ALL_CNT_IN_14
TRIGG.GROUP.MUX.4.OUTPUT.15.signal:TCPWM_0_TR_ALL_CNT_IN_15
TRIGG.GROUP.MUX.4.OUTPUT.16.signal:TCPWM_0_TR_ALL_CNT_IN_16
TRIGG.GROUP.MUX.4.OUTPUT.17.signal:TCPWM_0_TR_ALL_CNT_IN_17
TRIGG.GROUP.MUX.4.OUTPUT.18.signal:TCPWM_0_TR_ALL_CNT_IN_18
TRIGG.GROUP.MUX.4.OUTPUT.19.signal:TCPWM_0_TR_ALL_CNT_IN_19
TRIGG.GROUP.MUX.5.description:
TRIGG.GROUP.MUX.5.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24
TRIGG.GROUP.MUX.5.label:TCPWM0_20_31
TRIGG.GROUP.MUX.5.outputs:0,1,2,3,4,5,6,7,8,9,10,11
TRIGG.GROUP.MUX.5.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.5.INPUT.1.signal:CANFD_0_TR_DBG_DMA_REQ_0
TRIGG.GROUP.MUX.5.INPUT.2.signal:CANFD_0_TR_DBG_DMA_REQ_1
TRIGG.GROUP.MUX.5.INPUT.3.signal:CANFD_0_TR_FIFO0_0
TRIGG.GROUP.MUX.5.INPUT.4.signal:CANFD_0_TR_FIFO0_1
TRIGG.GROUP.MUX.5.INPUT.5.signal:CANFD_0_TR_FIFO1_0
TRIGG.GROUP.MUX.5.INPUT.6.signal:CANFD_0_TR_FIFO1_1
TRIGG.GROUP.MUX.5.INPUT.7.signal:CANFD_1_TR_DBG_DMA_REQ_0
TRIGG.GROUP.MUX.5.INPUT.8.signal:CANFD_1_TR_DBG_DMA_REQ_1
TRIGG.GROUP.MUX.5.INPUT.9.signal:CANFD_1_TR_FIFO0_0
TRIGG.GROUP.MUX.5.INPUT.10.signal:CANFD_1_TR_FIFO0_1
TRIGG.GROUP.MUX.5.INPUT.11.signal:CANFD_1_TR_FIFO1_0
TRIGG.GROUP.MUX.5.INPUT.12.signal:CANFD_1_TR_FIFO1_1
TRIGG.GROUP.MUX.5.INPUT.13.signal:CANFD_0_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.5.INPUT.14.signal:CANFD_0_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.5.INPUT.15.signal:CANFD_1_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.5.INPUT.16.signal:CANFD_1_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.5.INPUT.17.signal:EVTGEN_0_TR_OUT_4
TRIGG.GROUP.MUX.5.INPUT.18.signal:EVTGEN_0_TR_OUT_5
TRIGG.GROUP.MUX.5.INPUT.19.signal:EVTGEN_0_TR_OUT_6
TRIGG.GROUP.MUX.5.INPUT.20.signal:EVTGEN_0_TR_OUT_7
TRIGG.GROUP.MUX.5.INPUT.21.signal:EVTGEN_0_TR_OUT_8
TRIGG.GROUP.MUX.5.INPUT.22.signal:EVTGEN_0_TR_OUT_9
TRIGG.GROUP.MUX.5.INPUT.23.signal:EVTGEN_0_TR_OUT_10
TRIGG.GROUP.MUX.5.INPUT.24.signal:EVTGEN_0_TR_OUT_11
TRIGG.GROUP.MUX.5.OUTPUT.0.signal:TCPWM_0_TR_ALL_CNT_IN_20
TRIGG.GROUP.MUX.5.OUTPUT.1.signal:TCPWM_0_TR_ALL_CNT_IN_21
TRIGG.GROUP.MUX.5.OUTPUT.2.signal:TCPWM_0_TR_ALL_CNT_IN_22
TRIGG.GROUP.MUX.5.OUTPUT.3.signal:TCPWM_0_TR_ALL_CNT_IN_23
TRIGG.GROUP.MUX.5.OUTPUT.4.signal:TCPWM_0_TR_ALL_CNT_IN_24
TRIGG.GROUP.MUX.5.OUTPUT.5.signal:TCPWM_0_TR_ALL_CNT_IN_25
TRIGG.GROUP.MUX.5.OUTPUT.6.signal:TCPWM_0_TR_ALL_CNT_IN_26
TRIGG.GROUP.MUX.5.OUTPUT.7.signal:TCPWM_0_TR_ALL_CNT_IN_27
TRIGG.GROUP.MUX.5.OUTPUT.8.signal:TCPWM_0_TR_ALL_CNT_IN_28
TRIGG.GROUP.MUX.5.OUTPUT.9.signal:TCPWM_0_TR_ALL_CNT_IN_29
TRIGG.GROUP.MUX.5.OUTPUT.10.signal:TCPWM_0_TR_ALL_CNT_IN_30
TRIGG.GROUP.MUX.5.OUTPUT.11.signal:TCPWM_0_TR_ALL_CNT_IN_31
TRIGG.GROUP.MUX.6.description:TCPWM trigger inputs
TRIGG.GROUP.MUX.6.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112
TRIGG.GROUP.MUX.6.label:TCPWM0_32_59
TRIGG.GROUP.MUX.6.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27
TRIGG.GROUP.MUX.6.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.6.INPUT.1.signal:TCPWM_0_TR_OUT1_0
TRIGG.GROUP.MUX.6.INPUT.2.signal:TCPWM_0_TR_OUT1_1
TRIGG.GROUP.MUX.6.INPUT.3.signal:TCPWM_0_TR_OUT1_2
TRIGG.GROUP.MUX.6.INPUT.4.signal:TCPWM_0_TR_OUT1_3
TRIGG.GROUP.MUX.6.INPUT.5.signal:TCPWM_0_TR_OUT1_4
TRIGG.GROUP.MUX.6.INPUT.6.signal:TCPWM_0_TR_OUT1_5
TRIGG.GROUP.MUX.6.INPUT.7.signal:TCPWM_0_TR_OUT1_6
TRIGG.GROUP.MUX.6.INPUT.8.signal:TCPWM_0_TR_OUT1_7
TRIGG.GROUP.MUX.6.INPUT.9.signal:TCPWM_0_TR_OUT1_8
TRIGG.GROUP.MUX.6.INPUT.10.signal:TCPWM_0_TR_OUT1_9
TRIGG.GROUP.MUX.6.INPUT.11.signal:TCPWM_0_TR_OUT1_10
TRIGG.GROUP.MUX.6.INPUT.12.signal:TCPWM_0_TR_OUT1_11
TRIGG.GROUP.MUX.6.INPUT.13.signal:TCPWM_0_TR_OUT1_12
TRIGG.GROUP.MUX.6.INPUT.14.signal:TCPWM_0_TR_OUT1_13
TRIGG.GROUP.MUX.6.INPUT.15.signal:TCPWM_0_TR_OUT1_14
TRIGG.GROUP.MUX.6.INPUT.16.signal:TCPWM_0_TR_OUT1_15
TRIGG.GROUP.MUX.6.INPUT.17.signal:SCB_0_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.18.signal:SCB_0_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.19.signal:SCB_0_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.20.signal:SCB_1_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.21.signal:SCB_1_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.22.signal:SCB_1_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.23.signal:SCB_2_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.24.signal:SCB_2_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.25.signal:SCB_2_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.26.signal:SCB_3_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.27.signal:SCB_3_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.28.signal:SCB_3_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.29.signal:SCB_4_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.30.signal:SCB_4_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.31.signal:SCB_4_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.32.signal:SCB_5_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.33.signal:SCB_5_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.34.signal:SCB_5_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.35.signal:SCB_6_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.36.signal:SCB_6_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.37.signal:SCB_6_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.38.signal:SCB_7_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.39.signal:SCB_7_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.40.signal:SCB_7_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.41.signal:SCB_8_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.42.signal:SCB_8_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.43.signal:SCB_8_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.44.signal:SCB_9_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.45.signal:SCB_9_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.46.signal:SCB_9_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.47.signal:SCB_10_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.48.signal:SCB_10_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.49.signal:SCB_10_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.50.signal:SCB_11_TR_TX_REQ
TRIGG.GROUP.MUX.6.INPUT.51.signal:SCB_11_TR_RX_REQ
TRIGG.GROUP.MUX.6.INPUT.52.signal:SCB_11_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.6.INPUT.53.signal:PASS_0_TR_SAR_GEN_OUT_0
TRIGG.GROUP.MUX.6.INPUT.54.signal:PASS_0_TR_SAR_GEN_OUT_1
TRIGG.GROUP.MUX.6.INPUT.55.signal:PERI_TR_IO_INPUT_0
TRIGG.GROUP.MUX.6.INPUT.56.signal:PERI_TR_IO_INPUT_1
TRIGG.GROUP.MUX.6.INPUT.57.signal:PERI_TR_IO_INPUT_2
TRIGG.GROUP.MUX.6.INPUT.58.signal:PERI_TR_IO_INPUT_3
TRIGG.GROUP.MUX.6.INPUT.59.signal:PERI_TR_IO_INPUT_4
TRIGG.GROUP.MUX.6.INPUT.60.signal:PERI_TR_IO_INPUT_5
TRIGG.GROUP.MUX.6.INPUT.61.signal:PERI_TR_IO_INPUT_6
TRIGG.GROUP.MUX.6.INPUT.62.signal:PERI_TR_IO_INPUT_7
TRIGG.GROUP.MUX.6.INPUT.63.signal:PERI_TR_IO_INPUT_8
TRIGG.GROUP.MUX.6.INPUT.64.signal:PERI_TR_IO_INPUT_9
TRIGG.GROUP.MUX.6.INPUT.65.signal:PERI_TR_IO_INPUT_10
TRIGG.GROUP.MUX.6.INPUT.66.signal:PERI_TR_IO_INPUT_11
TRIGG.GROUP.MUX.6.INPUT.67.signal:PERI_TR_IO_INPUT_12
TRIGG.GROUP.MUX.6.INPUT.68.signal:PERI_TR_IO_INPUT_13
TRIGG.GROUP.MUX.6.INPUT.69.signal:PERI_TR_IO_INPUT_14
TRIGG.GROUP.MUX.6.INPUT.70.signal:PERI_TR_IO_INPUT_15
TRIGG.GROUP.MUX.6.INPUT.71.signal:PERI_TR_IO_INPUT_16
TRIGG.GROUP.MUX.6.INPUT.72.signal:PERI_TR_IO_INPUT_17
TRIGG.GROUP.MUX.6.INPUT.73.signal:PERI_TR_IO_INPUT_18
TRIGG.GROUP.MUX.6.INPUT.74.signal:PERI_TR_IO_INPUT_19
TRIGG.GROUP.MUX.6.INPUT.75.signal:PERI_TR_IO_INPUT_20
TRIGG.GROUP.MUX.6.INPUT.76.signal:PERI_TR_IO_INPUT_21
TRIGG.GROUP.MUX.6.INPUT.77.signal:PERI_TR_IO_INPUT_22
TRIGG.GROUP.MUX.6.INPUT.78.signal:PERI_TR_IO_INPUT_23
TRIGG.GROUP.MUX.6.INPUT.79.signal:PERI_TR_IO_INPUT_24
TRIGG.GROUP.MUX.6.INPUT.80.signal:PERI_TR_IO_INPUT_25
TRIGG.GROUP.MUX.6.INPUT.81.signal:PERI_TR_IO_INPUT_26
TRIGG.GROUP.MUX.6.INPUT.82.signal:PERI_TR_IO_INPUT_27
TRIGG.GROUP.MUX.6.INPUT.83.signal:PERI_TR_IO_INPUT_28
TRIGG.GROUP.MUX.6.INPUT.84.signal:PERI_TR_IO_INPUT_29
TRIGG.GROUP.MUX.6.INPUT.85.signal:PERI_TR_IO_INPUT_30
TRIGG.GROUP.MUX.6.INPUT.86.signal:PERI_TR_IO_INPUT_31
TRIGG.GROUP.MUX.6.INPUT.87.signal:PERI_TR_IO_INPUT_32
TRIGG.GROUP.MUX.6.INPUT.88.signal:PERI_TR_IO_INPUT_33
TRIGG.GROUP.MUX.6.INPUT.89.signal:PERI_TR_IO_INPUT_34
TRIGG.GROUP.MUX.6.INPUT.90.signal:PERI_TR_IO_INPUT_35
TRIGG.GROUP.MUX.6.INPUT.91.signal:PERI_TR_IO_INPUT_36
TRIGG.GROUP.MUX.6.INPUT.92.signal:PERI_TR_IO_INPUT_37
TRIGG.GROUP.MUX.6.INPUT.93.signal:PERI_TR_IO_INPUT_38
TRIGG.GROUP.MUX.6.INPUT.94.signal:PERI_TR_IO_INPUT_39
TRIGG.GROUP.MUX.6.INPUT.95.signal:PERI_TR_IO_INPUT_40
TRIGG.GROUP.MUX.6.INPUT.96.signal:PERI_TR_IO_INPUT_41
TRIGG.GROUP.MUX.6.INPUT.97.signal:PERI_TR_IO_INPUT_42
TRIGG.GROUP.MUX.6.INPUT.98.signal:PERI_TR_IO_INPUT_43
TRIGG.GROUP.MUX.6.INPUT.99.signal:PERI_TR_IO_INPUT_44
TRIGG.GROUP.MUX.6.INPUT.100.signal:PERI_TR_IO_INPUT_45
TRIGG.GROUP.MUX.6.INPUT.101.signal:PERI_TR_IO_INPUT_46
TRIGG.GROUP.MUX.6.INPUT.102.signal:PERI_TR_IO_INPUT_47
TRIGG.GROUP.MUX.6.INPUT.103.signal:CPUSS_CTI_TR_OUT_0
TRIGG.GROUP.MUX.6.INPUT.104.signal:CPUSS_CTI_TR_OUT_1
TRIGG.GROUP.MUX.6.INPUT.105.signal:CPUSS_TR_FAULT_0
TRIGG.GROUP.MUX.6.INPUT.106.signal:CPUSS_TR_FAULT_1
TRIGG.GROUP.MUX.6.INPUT.107.signal:CPUSS_TR_FAULT_2
TRIGG.GROUP.MUX.6.INPUT.108.signal:CPUSS_TR_FAULT_3
TRIGG.GROUP.MUX.6.INPUT.109.signal:CXPI_0_TR_TX_REQ_0
TRIGG.GROUP.MUX.6.INPUT.110.signal:CXPI_0_TR_TX_REQ_1
TRIGG.GROUP.MUX.6.INPUT.111.signal:CXPI_0_TR_RX_REQ_0
TRIGG.GROUP.MUX.6.INPUT.112.signal:CXPI_0_TR_RX_REQ_1
TRIGG.GROUP.MUX.6.OUTPUT.0.signal:TCPWM_0_TR_ALL_CNT_IN_32
TRIGG.GROUP.MUX.6.OUTPUT.1.signal:TCPWM_0_TR_ALL_CNT_IN_33
TRIGG.GROUP.MUX.6.OUTPUT.2.signal:TCPWM_0_TR_ALL_CNT_IN_34
TRIGG.GROUP.MUX.6.OUTPUT.3.signal:TCPWM_0_TR_ALL_CNT_IN_35
TRIGG.GROUP.MUX.6.OUTPUT.4.signal:TCPWM_0_TR_ALL_CNT_IN_36
TRIGG.GROUP.MUX.6.OUTPUT.5.signal:TCPWM_0_TR_ALL_CNT_IN_37
TRIGG.GROUP.MUX.6.OUTPUT.6.signal:TCPWM_0_TR_ALL_CNT_IN_38
TRIGG.GROUP.MUX.6.OUTPUT.7.signal:TCPWM_0_TR_ALL_CNT_IN_39
TRIGG.GROUP.MUX.6.OUTPUT.8.signal:TCPWM_0_TR_ALL_CNT_IN_40
TRIGG.GROUP.MUX.6.OUTPUT.9.signal:TCPWM_0_TR_ALL_CNT_IN_41
TRIGG.GROUP.MUX.6.OUTPUT.10.signal:TCPWM_0_TR_ALL_CNT_IN_42
TRIGG.GROUP.MUX.6.OUTPUT.11.signal:TCPWM_0_TR_ALL_CNT_IN_43
TRIGG.GROUP.MUX.6.OUTPUT.12.signal:TCPWM_0_TR_ALL_CNT_IN_44
TRIGG.GROUP.MUX.6.OUTPUT.13.signal:TCPWM_0_TR_ALL_CNT_IN_45
TRIGG.GROUP.MUX.6.OUTPUT.14.signal:TCPWM_0_TR_ALL_CNT_IN_46
TRIGG.GROUP.MUX.6.OUTPUT.15.signal:TCPWM_0_TR_ALL_CNT_IN_47
TRIGG.GROUP.MUX.6.OUTPUT.16.signal:TCPWM_0_TR_ALL_CNT_IN_48
TRIGG.GROUP.MUX.6.OUTPUT.17.signal:TCPWM_0_TR_ALL_CNT_IN_49
TRIGG.GROUP.MUX.6.OUTPUT.18.signal:TCPWM_0_TR_ALL_CNT_IN_50
TRIGG.GROUP.MUX.6.OUTPUT.19.signal:TCPWM_0_TR_ALL_CNT_IN_51
TRIGG.GROUP.MUX.6.OUTPUT.20.signal:TCPWM_0_TR_ALL_CNT_IN_52
TRIGG.GROUP.MUX.6.OUTPUT.21.signal:TCPWM_0_TR_ALL_CNT_IN_53
TRIGG.GROUP.MUX.6.OUTPUT.22.signal:TCPWM_0_TR_ALL_CNT_IN_54
TRIGG.GROUP.MUX.6.OUTPUT.23.signal:TCPWM_0_TR_ALL_CNT_IN_55
TRIGG.GROUP.MUX.6.OUTPUT.24.signal:TCPWM_0_TR_ALL_CNT_IN_56
TRIGG.GROUP.MUX.6.OUTPUT.25.signal:TCPWM_0_TR_ALL_CNT_IN_57
TRIGG.GROUP.MUX.6.OUTPUT.26.signal:TCPWM_0_TR_ALL_CNT_IN_58
TRIGG.GROUP.MUX.6.OUTPUT.27.signal:TCPWM_0_TR_ALL_CNT_IN_59
TRIGG.GROUP.MUX.7.description:PASS trigger multiplexer
TRIGG.GROUP.MUX.7.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123
TRIGG.GROUP.MUX.7.label:PASS
TRIGG.GROUP.MUX.7.outputs:0,1,2,3
TRIGG.GROUP.MUX.7.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.7.INPUT.1.signal:CPUSS_DW0_TR_OUT_0
TRIGG.GROUP.MUX.7.INPUT.2.signal:CPUSS_DW0_TR_OUT_1
TRIGG.GROUP.MUX.7.INPUT.3.signal:CPUSS_DW0_TR_OUT_2
TRIGG.GROUP.MUX.7.INPUT.4.signal:CPUSS_DW0_TR_OUT_3
TRIGG.GROUP.MUX.7.INPUT.5.signal:CPUSS_DW0_TR_OUT_4
TRIGG.GROUP.MUX.7.INPUT.6.signal:CPUSS_DW0_TR_OUT_5
TRIGG.GROUP.MUX.7.INPUT.7.signal:CPUSS_DW0_TR_OUT_6
TRIGG.GROUP.MUX.7.INPUT.8.signal:CPUSS_DW0_TR_OUT_7
TRIGG.GROUP.MUX.7.INPUT.9.signal:CPUSS_DW0_TR_OUT_8
TRIGG.GROUP.MUX.7.INPUT.10.signal:CPUSS_DW0_TR_OUT_9
TRIGG.GROUP.MUX.7.INPUT.11.signal:CPUSS_DW0_TR_OUT_10
TRIGG.GROUP.MUX.7.INPUT.12.signal:CPUSS_DW0_TR_OUT_11
TRIGG.GROUP.MUX.7.INPUT.13.signal:CPUSS_DW0_TR_OUT_12
TRIGG.GROUP.MUX.7.INPUT.14.signal:CPUSS_DW0_TR_OUT_13
TRIGG.GROUP.MUX.7.INPUT.15.signal:CPUSS_DW0_TR_OUT_14
TRIGG.GROUP.MUX.7.INPUT.16.signal:CPUSS_DW0_TR_OUT_15
TRIGG.GROUP.MUX.7.INPUT.17.signal:CPUSS_DW0_TR_OUT_16
TRIGG.GROUP.MUX.7.INPUT.18.signal:CPUSS_DW0_TR_OUT_17
TRIGG.GROUP.MUX.7.INPUT.19.signal:CPUSS_DW0_TR_OUT_18
TRIGG.GROUP.MUX.7.INPUT.20.signal:CPUSS_DW0_TR_OUT_19
TRIGG.GROUP.MUX.7.INPUT.21.signal:CPUSS_DW0_TR_OUT_20
TRIGG.GROUP.MUX.7.INPUT.22.signal:CPUSS_DW0_TR_OUT_21
TRIGG.GROUP.MUX.7.INPUT.23.signal:CPUSS_DW0_TR_OUT_22
TRIGG.GROUP.MUX.7.INPUT.24.signal:CPUSS_DW0_TR_OUT_23
TRIGG.GROUP.MUX.7.INPUT.25.signal:CPUSS_DW0_TR_OUT_24
TRIGG.GROUP.MUX.7.INPUT.26.signal:CPUSS_DW0_TR_OUT_25
TRIGG.GROUP.MUX.7.INPUT.27.signal:CPUSS_DW0_TR_OUT_26
TRIGG.GROUP.MUX.7.INPUT.28.signal:CPUSS_DW0_TR_OUT_27
TRIGG.GROUP.MUX.7.INPUT.29.signal:CPUSS_DW0_TR_OUT_28
TRIGG.GROUP.MUX.7.INPUT.30.signal:CPUSS_DW0_TR_OUT_29
TRIGG.GROUP.MUX.7.INPUT.31.signal:CPUSS_DW0_TR_OUT_30
TRIGG.GROUP.MUX.7.INPUT.32.signal:CPUSS_DW0_TR_OUT_31
TRIGG.GROUP.MUX.7.INPUT.33.signal:TCPWM_0_TR_OUT0_0
TRIGG.GROUP.MUX.7.INPUT.34.signal:TCPWM_0_TR_OUT0_1
TRIGG.GROUP.MUX.7.INPUT.35.signal:TCPWM_0_TR_OUT0_2
TRIGG.GROUP.MUX.7.INPUT.36.signal:TCPWM_0_TR_OUT0_3
TRIGG.GROUP.MUX.7.INPUT.37.signal:TCPWM_0_TR_OUT0_4
TRIGG.GROUP.MUX.7.INPUT.38.signal:TCPWM_0_TR_OUT0_5
TRIGG.GROUP.MUX.7.INPUT.39.signal:TCPWM_0_TR_OUT0_6
TRIGG.GROUP.MUX.7.INPUT.40.signal:TCPWM_0_TR_OUT0_7
TRIGG.GROUP.MUX.7.INPUT.41.signal:TCPWM_0_TR_OUT0_8
TRIGG.GROUP.MUX.7.INPUT.42.signal:TCPWM_0_TR_OUT0_9
TRIGG.GROUP.MUX.7.INPUT.43.signal:TCPWM_0_TR_OUT0_10
TRIGG.GROUP.MUX.7.INPUT.44.signal:TCPWM_0_TR_OUT0_11
TRIGG.GROUP.MUX.7.INPUT.45.signal:TCPWM_0_TR_OUT0_12
TRIGG.GROUP.MUX.7.INPUT.46.signal:TCPWM_0_TR_OUT0_13
TRIGG.GROUP.MUX.7.INPUT.47.signal:TCPWM_0_TR_OUT0_14
TRIGG.GROUP.MUX.7.INPUT.48.signal:TCPWM_0_TR_OUT0_15
TRIGG.GROUP.MUX.7.INPUT.49.signal:TCPWM_0_TR_OUT0_16
TRIGG.GROUP.MUX.7.INPUT.50.signal:TCPWM_0_TR_OUT0_17
TRIGG.GROUP.MUX.7.INPUT.51.signal:TCPWM_0_TR_OUT0_18
TRIGG.GROUP.MUX.7.INPUT.52.signal:TCPWM_0_TR_OUT0_19
TRIGG.GROUP.MUX.7.INPUT.53.signal:TCPWM_0_TR_OUT0_20
TRIGG.GROUP.MUX.7.INPUT.54.signal:TCPWM_0_TR_OUT0_21
TRIGG.GROUP.MUX.7.INPUT.55.signal:TCPWM_0_TR_OUT0_22
TRIGG.GROUP.MUX.7.INPUT.56.signal:TCPWM_0_TR_OUT0_23
TRIGG.GROUP.MUX.7.INPUT.57.signal:TCPWM_0_TR_OUT0_24
TRIGG.GROUP.MUX.7.INPUT.58.signal:TCPWM_0_TR_OUT0_25
TRIGG.GROUP.MUX.7.INPUT.59.signal:TCPWM_0_TR_OUT0_26
TRIGG.GROUP.MUX.7.INPUT.60.signal:TCPWM_0_TR_OUT0_27
TRIGG.GROUP.MUX.7.INPUT.61.signal:TCPWM_0_TR_OUT0_28
TRIGG.GROUP.MUX.7.INPUT.62.signal:TCPWM_0_TR_OUT0_29
TRIGG.GROUP.MUX.7.INPUT.63.signal:TCPWM_0_TR_OUT0_30
TRIGG.GROUP.MUX.7.INPUT.64.signal:TCPWM_0_TR_OUT0_31
TRIGG.GROUP.MUX.7.INPUT.65.signal:TCPWM_0_TR_OUT0_32
TRIGG.GROUP.MUX.7.INPUT.66.signal:TCPWM_0_TR_OUT0_33
TRIGG.GROUP.MUX.7.INPUT.67.signal:TCPWM_0_TR_OUT0_34
TRIGG.GROUP.MUX.7.INPUT.68.signal:TCPWM_0_TR_OUT0_35
TRIGG.GROUP.MUX.7.INPUT.69.signal:TCPWM_0_TR_OUT0_36
TRIGG.GROUP.MUX.7.INPUT.70.signal:TCPWM_0_TR_OUT0_37
TRIGG.GROUP.MUX.7.INPUT.71.signal:TCPWM_0_TR_OUT0_256
TRIGG.GROUP.MUX.7.INPUT.72.signal:TCPWM_0_TR_OUT0_257
TRIGG.GROUP.MUX.7.INPUT.73.signal:TCPWM_0_TR_OUT0_258
TRIGG.GROUP.MUX.7.INPUT.74.signal:TCPWM_0_TR_OUT0_259
TRIGG.GROUP.MUX.7.INPUT.75.signal:TCPWM_0_TR_OUT0_260
TRIGG.GROUP.MUX.7.INPUT.76.signal:TCPWM_0_TR_OUT0_261
TRIGG.GROUP.MUX.7.INPUT.77.signal:TCPWM_0_TR_OUT0_262
TRIGG.GROUP.MUX.7.INPUT.78.signal:TCPWM_0_TR_OUT0_263
TRIGG.GROUP.MUX.7.INPUT.79.signal:TCPWM_0_TR_OUT0_264
TRIGG.GROUP.MUX.7.INPUT.80.signal:TCPWM_0_TR_OUT0_265
TRIGG.GROUP.MUX.7.INPUT.81.signal:TCPWM_0_TR_OUT0_266
TRIGG.GROUP.MUX.7.INPUT.82.signal:TCPWM_0_TR_OUT0_267
TRIGG.GROUP.MUX.7.INPUT.83.signal:TCPWM_0_TR_OUT0_512
TRIGG.GROUP.MUX.7.INPUT.84.signal:TCPWM_0_TR_OUT0_513
TRIGG.GROUP.MUX.7.INPUT.85.signal:TCPWM_0_TR_OUT0_514
TRIGG.GROUP.MUX.7.INPUT.86.signal:TCPWM_0_TR_OUT0_515
TRIGG.GROUP.MUX.7.INPUT.87.signal:TCPWM_0_TR_OUT0_516
TRIGG.GROUP.MUX.7.INPUT.88.signal:TCPWM_0_TR_OUT0_517
TRIGG.GROUP.MUX.7.INPUT.89.signal:TCPWM_0_TR_OUT0_518
TRIGG.GROUP.MUX.7.INPUT.90.signal:TCPWM_0_TR_OUT0_519
TRIGG.GROUP.MUX.7.INPUT.91.signal:TCPWM_0_TR_OUT0_520
TRIGG.GROUP.MUX.7.INPUT.92.signal:TCPWM_0_TR_OUT0_521
TRIGG.GROUP.MUX.7.INPUT.93.signal:TCPWM_0_TR_OUT0_522
TRIGG.GROUP.MUX.7.INPUT.94.signal:TCPWM_0_TR_OUT0_523
TRIGG.GROUP.MUX.7.INPUT.95.signal:TCPWM_0_TR_OUT0_524
TRIGG.GROUP.MUX.7.INPUT.96.signal:TCPWM_0_TR_OUT0_525
TRIGG.GROUP.MUX.7.INPUT.97.signal:TCPWM_0_TR_OUT0_526
TRIGG.GROUP.MUX.7.INPUT.98.signal:TCPWM_0_TR_OUT0_527
TRIGG.GROUP.MUX.7.INPUT.99.signal:TCPWM_0_TR_OUT0_528
TRIGG.GROUP.MUX.7.INPUT.100.signal:TCPWM_0_TR_OUT0_529
TRIGG.GROUP.MUX.7.INPUT.101.signal:TCPWM_0_TR_OUT0_530
TRIGG.GROUP.MUX.7.INPUT.102.signal:TCPWM_0_TR_OUT0_531
TRIGG.GROUP.MUX.7.INPUT.103.signal:TCPWM_0_TR_OUT0_532
TRIGG.GROUP.MUX.7.INPUT.104.signal:TCPWM_0_TR_OUT0_533
TRIGG.GROUP.MUX.7.INPUT.105.signal:TCPWM_0_TR_OUT0_534
TRIGG.GROUP.MUX.7.INPUT.106.signal:TCPWM_0_TR_OUT0_535
TRIGG.GROUP.MUX.7.INPUT.107.signal:TCPWM_0_TR_OUT0_536
TRIGG.GROUP.MUX.7.INPUT.108.signal:TCPWM_0_TR_OUT0_537
TRIGG.GROUP.MUX.7.INPUT.109.signal:TCPWM_0_TR_OUT0_538
TRIGG.GROUP.MUX.7.INPUT.110.signal:TCPWM_0_TR_OUT0_539
TRIGG.GROUP.MUX.7.INPUT.111.signal:TCPWM_0_TR_OUT0_540
TRIGG.GROUP.MUX.7.INPUT.112.signal:TCPWM_0_TR_OUT0_541
TRIGG.GROUP.MUX.7.INPUT.113.signal:TCPWM_0_TR_OUT0_542
TRIGG.GROUP.MUX.7.INPUT.114.signal:TCPWM_0_TR_OUT0_543
TRIGG.GROUP.MUX.7.INPUT.115.signal:PERI_TR_IO_INPUT_0
TRIGG.GROUP.MUX.7.INPUT.116.signal:PERI_TR_IO_INPUT_1
TRIGG.GROUP.MUX.7.INPUT.117.signal:PERI_TR_IO_INPUT_2
TRIGG.GROUP.MUX.7.INPUT.118.signal:PERI_TR_IO_INPUT_3
TRIGG.GROUP.MUX.7.INPUT.119.signal:PERI_TR_IO_INPUT_4
TRIGG.GROUP.MUX.7.INPUT.120.signal:PERI_TR_IO_INPUT_5
TRIGG.GROUP.MUX.7.INPUT.121.signal:PERI_TR_IO_INPUT_6
TRIGG.GROUP.MUX.7.INPUT.122.signal:PERI_TR_IO_INPUT_7
TRIGG.GROUP.MUX.7.INPUT.123.signal:EVTGEN_0_TR_OUT_12
TRIGG.GROUP.MUX.7.OUTPUT.0.signal:PASS_0_TR_SAR_GEN_IN_0
TRIGG.GROUP.MUX.7.OUTPUT.1.signal:PASS_0_TR_SAR_GEN_IN_1
TRIGG.GROUP.MUX.7.OUTPUT.2.signal:PASS_0_TR_SAR_GEN_IN_2
TRIGG.GROUP.MUX.7.OUTPUT.3.signal:PASS_0_TR_SAR_GEN_IN_3
TRIGG.GROUP.MUX.8.description:CAN TT Synchronization triggers
TRIGG.GROUP.MUX.8.inputs:0,1,2,3,4
TRIGG.GROUP.MUX.8.label:CAN
TRIGG.GROUP.MUX.8.outputs:0,1,2,3
TRIGG.GROUP.MUX.8.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.8.INPUT.1.signal:CANFD_0_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.8.INPUT.2.signal:CANFD_0_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.8.INPUT.3.signal:CANFD_1_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.8.INPUT.4.signal:CANFD_1_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.8.OUTPUT.0.signal:CANFD_0_TR_EVT_SWT_IN_0
TRIGG.GROUP.MUX.8.OUTPUT.1.signal:CANFD_0_TR_EVT_SWT_IN_1
TRIGG.GROUP.MUX.8.OUTPUT.2.signal:CANFD_1_TR_EVT_SWT_IN_0
TRIGG.GROUP.MUX.8.OUTPUT.3.signal:CANFD_1_TR_EVT_SWT_IN_1
TRIGG.GROUP.MUX.9.description:2nd level MUX using input from MUX_11/12/13
TRIGG.GROUP.MUX.9.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
TRIGG.GROUP.MUX.9.label:DEBUGMAIN
TRIGG.GROUP.MUX.9.outputs:0,1,2,3,4,5,6,7,8,9,10,12,13,14,15,16,17
TRIGG.GROUP.MUX.9.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.9.INPUT.1.signal:TR_GROUP_10_OUTPUT_0
TRIGG.GROUP.MUX.9.INPUT.2.signal:TR_GROUP_10_OUTPUT_1
TRIGG.GROUP.MUX.9.INPUT.3.signal:TR_GROUP_10_OUTPUT_2
TRIGG.GROUP.MUX.9.INPUT.4.signal:TR_GROUP_10_OUTPUT_3
TRIGG.GROUP.MUX.9.INPUT.5.signal:TR_GROUP_10_OUTPUT_4
TRIGG.GROUP.MUX.9.INPUT.6.signal:TR_GROUP_11_OUTPUT_0
TRIGG.GROUP.MUX.9.INPUT.7.signal:TR_GROUP_11_OUTPUT_1
TRIGG.GROUP.MUX.9.INPUT.8.signal:TR_GROUP_11_OUTPUT_2
TRIGG.GROUP.MUX.9.INPUT.9.signal:TR_GROUP_11_OUTPUT_3
TRIGG.GROUP.MUX.9.INPUT.10.signal:TR_GROUP_11_OUTPUT_4
TRIGG.GROUP.MUX.9.INPUT.11.signal:TR_GROUP_12_OUTPUT_0
TRIGG.GROUP.MUX.9.INPUT.12.signal:TR_GROUP_12_OUTPUT_1
TRIGG.GROUP.MUX.9.INPUT.13.signal:TR_GROUP_12_OUTPUT_2
TRIGG.GROUP.MUX.9.INPUT.14.signal:TR_GROUP_12_OUTPUT_3
TRIGG.GROUP.MUX.9.INPUT.15.signal:TR_GROUP_12_OUTPUT_4
TRIGG.GROUP.MUX.9.OUTPUT.0.signal:PERI_TR_IO_OUTPUT_0
TRIGG.GROUP.MUX.9.OUTPUT.1.signal:PERI_TR_IO_OUTPUT_1
TRIGG.GROUP.MUX.9.OUTPUT.2.signal:CPUSS_CTI_TR_IN_0
TRIGG.GROUP.MUX.9.OUTPUT.3.signal:CPUSS_CTI_TR_IN_1
TRIGG.GROUP.MUX.9.OUTPUT.4.signal:PERI_TR_DBG_FREEZE
TRIGG.GROUP.MUX.9.OUTPUT.5.signal:PASS_0_TR_DEBUG_FREEZE
TRIGG.GROUP.MUX.9.OUTPUT.6.signal:SRSS_TR_DEBUG_FREEZE_WDT
TRIGG.GROUP.MUX.9.OUTPUT.7.signal:SRSS_TR_DEBUG_FREEZE_MCWDT_2
TRIGG.GROUP.MUX.9.OUTPUT.8.signal:SRSS_TR_DEBUG_FREEZE_MCWDT_1
TRIGG.GROUP.MUX.9.OUTPUT.9.signal:SRSS_TR_DEBUG_FREEZE_MCWDT_0
TRIGG.GROUP.MUX.9.OUTPUT.10.signal:TCPWM_0_TR_DEBUG_FREEZE
TRIGG.GROUP.MUX.9.OUTPUT.12.signal:TDM_0_TR_DBG_FREEZE
TRIGG.GROUP.MUX.9.OUTPUT.13.signal:SG_0_TR_DBG_FREEZE
TRIGG.GROUP.MUX.9.OUTPUT.14.signal:PWM_0_TR_DBG_FREEZE
TRIGG.GROUP.MUX.9.OUTPUT.15.signal:MIXER_0_TR_DBG_FREEZE
TRIGG.GROUP.MUX.9.OUTPUT.16.signal:MIXER_1_TR_DBG_FREEZE
TRIGG.GROUP.MUX.9.OUTPUT.17.signal:DAC_0_TR_DBG_FREEZE
TRIGG.GROUP.MUX.10.description:Makes all possible triggers visible as I/O signals for debug purposes, or to build external circuitry
TRIGG.GROUP.MUX.10.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150
TRIGG.GROUP.MUX.10.label:DEBUGREDUCATION1
TRIGG.GROUP.MUX.10.outputs:0,1,2,3,4
TRIGG.GROUP.MUX.10.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.10.INPUT.1.signal:CPUSS_DW0_TR_OUT_0
TRIGG.GROUP.MUX.10.INPUT.2.signal:CPUSS_DW0_TR_OUT_1
TRIGG.GROUP.MUX.10.INPUT.3.signal:CPUSS_DW0_TR_OUT_2
TRIGG.GROUP.MUX.10.INPUT.4.signal:CPUSS_DW0_TR_OUT_3
TRIGG.GROUP.MUX.10.INPUT.5.signal:CPUSS_DW0_TR_OUT_4
TRIGG.GROUP.MUX.10.INPUT.6.signal:CPUSS_DW0_TR_OUT_5
TRIGG.GROUP.MUX.10.INPUT.7.signal:CPUSS_DW0_TR_OUT_6
TRIGG.GROUP.MUX.10.INPUT.8.signal:CPUSS_DW0_TR_OUT_7
TRIGG.GROUP.MUX.10.INPUT.9.signal:CPUSS_DW0_TR_OUT_8
TRIGG.GROUP.MUX.10.INPUT.10.signal:CPUSS_DW0_TR_OUT_9
TRIGG.GROUP.MUX.10.INPUT.11.signal:CPUSS_DW0_TR_OUT_10
TRIGG.GROUP.MUX.10.INPUT.12.signal:CPUSS_DW0_TR_OUT_11
TRIGG.GROUP.MUX.10.INPUT.13.signal:CPUSS_DW0_TR_OUT_12
TRIGG.GROUP.MUX.10.INPUT.14.signal:CPUSS_DW0_TR_OUT_13
TRIGG.GROUP.MUX.10.INPUT.15.signal:CPUSS_DW0_TR_OUT_14
TRIGG.GROUP.MUX.10.INPUT.16.signal:CPUSS_DW0_TR_OUT_15
TRIGG.GROUP.MUX.10.INPUT.17.signal:CPUSS_DW0_TR_OUT_16
TRIGG.GROUP.MUX.10.INPUT.18.signal:CPUSS_DW0_TR_OUT_17
TRIGG.GROUP.MUX.10.INPUT.19.signal:CPUSS_DW0_TR_OUT_18
TRIGG.GROUP.MUX.10.INPUT.20.signal:CPUSS_DW0_TR_OUT_19
TRIGG.GROUP.MUX.10.INPUT.21.signal:CPUSS_DW0_TR_OUT_20
TRIGG.GROUP.MUX.10.INPUT.22.signal:CPUSS_DW0_TR_OUT_21
TRIGG.GROUP.MUX.10.INPUT.23.signal:CPUSS_DW0_TR_OUT_22
TRIGG.GROUP.MUX.10.INPUT.24.signal:CPUSS_DW0_TR_OUT_23
TRIGG.GROUP.MUX.10.INPUT.25.signal:CPUSS_DW0_TR_OUT_24
TRIGG.GROUP.MUX.10.INPUT.26.signal:CPUSS_DW0_TR_OUT_25
TRIGG.GROUP.MUX.10.INPUT.27.signal:CPUSS_DW0_TR_OUT_26
TRIGG.GROUP.MUX.10.INPUT.28.signal:CPUSS_DW0_TR_OUT_27
TRIGG.GROUP.MUX.10.INPUT.29.signal:CPUSS_DW0_TR_OUT_28
TRIGG.GROUP.MUX.10.INPUT.30.signal:CPUSS_DW0_TR_OUT_29
TRIGG.GROUP.MUX.10.INPUT.31.signal:CPUSS_DW0_TR_OUT_30
TRIGG.GROUP.MUX.10.INPUT.32.signal:CPUSS_DW0_TR_OUT_31
TRIGG.GROUP.MUX.10.INPUT.33.signal:CPUSS_DW0_TR_OUT_32
TRIGG.GROUP.MUX.10.INPUT.34.signal:CPUSS_DW0_TR_OUT_33
TRIGG.GROUP.MUX.10.INPUT.35.signal:CPUSS_DW0_TR_OUT_34
TRIGG.GROUP.MUX.10.INPUT.36.signal:CPUSS_DW0_TR_OUT_35
TRIGG.GROUP.MUX.10.INPUT.37.signal:CPUSS_DW0_TR_OUT_36
TRIGG.GROUP.MUX.10.INPUT.38.signal:CPUSS_DW0_TR_OUT_37
TRIGG.GROUP.MUX.10.INPUT.39.signal:CPUSS_DW0_TR_OUT_38
TRIGG.GROUP.MUX.10.INPUT.40.signal:CPUSS_DW0_TR_OUT_39
TRIGG.GROUP.MUX.10.INPUT.41.signal:CPUSS_DW0_TR_OUT_40
TRIGG.GROUP.MUX.10.INPUT.42.signal:CPUSS_DW0_TR_OUT_41
TRIGG.GROUP.MUX.10.INPUT.43.signal:CPUSS_DW0_TR_OUT_42
TRIGG.GROUP.MUX.10.INPUT.44.signal:CPUSS_DW0_TR_OUT_43
TRIGG.GROUP.MUX.10.INPUT.45.signal:CPUSS_DW0_TR_OUT_44
TRIGG.GROUP.MUX.10.INPUT.46.signal:CPUSS_DW0_TR_OUT_45
TRIGG.GROUP.MUX.10.INPUT.47.signal:CPUSS_DW0_TR_OUT_46
TRIGG.GROUP.MUX.10.INPUT.48.signal:CPUSS_DW0_TR_OUT_47
TRIGG.GROUP.MUX.10.INPUT.49.signal:CPUSS_DW0_TR_OUT_48
TRIGG.GROUP.MUX.10.INPUT.50.signal:CPUSS_DW0_TR_OUT_49
TRIGG.GROUP.MUX.10.INPUT.51.signal:CPUSS_DW0_TR_OUT_50
TRIGG.GROUP.MUX.10.INPUT.52.signal:CPUSS_DW0_TR_OUT_51
TRIGG.GROUP.MUX.10.INPUT.53.signal:CPUSS_DW0_TR_OUT_52
TRIGG.GROUP.MUX.10.INPUT.54.signal:CPUSS_DW0_TR_OUT_53
TRIGG.GROUP.MUX.10.INPUT.55.signal:CPUSS_DW0_TR_OUT_54
TRIGG.GROUP.MUX.10.INPUT.56.signal:CPUSS_DW0_TR_OUT_55
TRIGG.GROUP.MUX.10.INPUT.57.signal:CPUSS_DW0_TR_OUT_56
TRIGG.GROUP.MUX.10.INPUT.58.signal:CPUSS_DW0_TR_OUT_57
TRIGG.GROUP.MUX.10.INPUT.59.signal:CPUSS_DW0_TR_OUT_58
TRIGG.GROUP.MUX.10.INPUT.60.signal:CPUSS_DW0_TR_OUT_59
TRIGG.GROUP.MUX.10.INPUT.61.signal:CPUSS_DW0_TR_OUT_60
TRIGG.GROUP.MUX.10.INPUT.62.signal:CPUSS_DW0_TR_OUT_61
TRIGG.GROUP.MUX.10.INPUT.63.signal:CPUSS_DW0_TR_OUT_62
TRIGG.GROUP.MUX.10.INPUT.64.signal:CPUSS_DW0_TR_OUT_63
TRIGG.GROUP.MUX.10.INPUT.65.signal:CPUSS_DW0_TR_OUT_64
TRIGG.GROUP.MUX.10.INPUT.66.signal:CPUSS_DW0_TR_OUT_65
TRIGG.GROUP.MUX.10.INPUT.67.signal:CPUSS_DW0_TR_OUT_66
TRIGG.GROUP.MUX.10.INPUT.68.signal:CPUSS_DW0_TR_OUT_67
TRIGG.GROUP.MUX.10.INPUT.69.signal:CPUSS_DW0_TR_OUT_68
TRIGG.GROUP.MUX.10.INPUT.70.signal:CPUSS_DW0_TR_OUT_69
TRIGG.GROUP.MUX.10.INPUT.71.signal:CPUSS_DW0_TR_OUT_70
TRIGG.GROUP.MUX.10.INPUT.72.signal:CPUSS_DW0_TR_OUT_71
TRIGG.GROUP.MUX.10.INPUT.73.signal:CPUSS_DW0_TR_OUT_72
TRIGG.GROUP.MUX.10.INPUT.74.signal:CPUSS_DW0_TR_OUT_73
TRIGG.GROUP.MUX.10.INPUT.75.signal:CPUSS_DW0_TR_OUT_74
TRIGG.GROUP.MUX.10.INPUT.76.signal:CPUSS_DW0_TR_OUT_75
TRIGG.GROUP.MUX.10.INPUT.77.signal:SCB_0_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.78.signal:SCB_1_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.79.signal:SCB_2_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.80.signal:SCB_3_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.81.signal:SCB_4_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.82.signal:SCB_5_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.83.signal:SCB_6_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.84.signal:SCB_7_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.85.signal:SCB_8_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.86.signal:SCB_9_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.87.signal:SCB_10_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.88.signal:SCB_11_TR_TX_REQ
TRIGG.GROUP.MUX.10.INPUT.89.signal:SCB_0_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.90.signal:SCB_1_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.91.signal:SCB_2_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.92.signal:SCB_3_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.93.signal:SCB_4_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.94.signal:SCB_5_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.95.signal:SCB_6_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.96.signal:SCB_7_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.97.signal:SCB_8_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.98.signal:SCB_9_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.99.signal:SCB_10_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.100.signal:SCB_11_TR_RX_REQ
TRIGG.GROUP.MUX.10.INPUT.101.signal:SCB_0_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.102.signal:SCB_1_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.103.signal:SCB_2_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.104.signal:SCB_3_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.105.signal:SCB_4_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.106.signal:SCB_5_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.107.signal:SCB_6_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.108.signal:SCB_7_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.109.signal:SCB_8_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.110.signal:SCB_9_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.111.signal:SCB_10_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.112.signal:SCB_11_TR_I2C_SCL_FILTERED
TRIGG.GROUP.MUX.10.INPUT.113.signal:CANFD_0_TR_DBG_DMA_REQ_0
TRIGG.GROUP.MUX.10.INPUT.114.signal:CANFD_0_TR_DBG_DMA_REQ_1
TRIGG.GROUP.MUX.10.INPUT.115.signal:CANFD_0_TR_FIFO0_0
TRIGG.GROUP.MUX.10.INPUT.116.signal:CANFD_0_TR_FIFO0_1
TRIGG.GROUP.MUX.10.INPUT.117.signal:CANFD_0_TR_FIFO1_0
TRIGG.GROUP.MUX.10.INPUT.118.signal:CANFD_0_TR_FIFO1_1
TRIGG.GROUP.MUX.10.INPUT.119.signal:CANFD_0_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.10.INPUT.120.signal:CANFD_0_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.10.INPUT.121.signal:CANFD_1_TR_DBG_DMA_REQ_0
TRIGG.GROUP.MUX.10.INPUT.122.signal:CANFD_1_TR_DBG_DMA_REQ_1
TRIGG.GROUP.MUX.10.INPUT.123.signal:CANFD_1_TR_FIFO0_0
TRIGG.GROUP.MUX.10.INPUT.124.signal:CANFD_1_TR_FIFO0_1
TRIGG.GROUP.MUX.10.INPUT.125.signal:CANFD_1_TR_FIFO1_0
TRIGG.GROUP.MUX.10.INPUT.126.signal:CANFD_1_TR_FIFO1_1
TRIGG.GROUP.MUX.10.INPUT.127.signal:CANFD_1_TR_TMP_RTP_OUT_0
TRIGG.GROUP.MUX.10.INPUT.128.signal:CANFD_1_TR_TMP_RTP_OUT_1
TRIGG.GROUP.MUX.10.INPUT.129.signal:CPUSS_CTI_TR_OUT_0
TRIGG.GROUP.MUX.10.INPUT.130.signal:CPUSS_CTI_TR_OUT_1
TRIGG.GROUP.MUX.10.INPUT.131.signal:CPUSS_TR_FAULT_0
TRIGG.GROUP.MUX.10.INPUT.132.signal:CPUSS_TR_FAULT_1
TRIGG.GROUP.MUX.10.INPUT.133.signal:CPUSS_TR_FAULT_2
TRIGG.GROUP.MUX.10.INPUT.134.signal:CPUSS_TR_FAULT_3
TRIGG.GROUP.MUX.10.INPUT.135.signal:EVTGEN_0_TR_OUT_0
TRIGG.GROUP.MUX.10.INPUT.136.signal:EVTGEN_0_TR_OUT_1
TRIGG.GROUP.MUX.10.INPUT.137.signal:EVTGEN_0_TR_OUT_2
TRIGG.GROUP.MUX.10.INPUT.138.signal:EVTGEN_0_TR_OUT_3
TRIGG.GROUP.MUX.10.INPUT.139.signal:EVTGEN_0_TR_OUT_4
TRIGG.GROUP.MUX.10.INPUT.140.signal:EVTGEN_0_TR_OUT_5
TRIGG.GROUP.MUX.10.INPUT.141.signal:EVTGEN_0_TR_OUT_6
TRIGG.GROUP.MUX.10.INPUT.142.signal:EVTGEN_0_TR_OUT_7
TRIGG.GROUP.MUX.10.INPUT.143.signal:EVTGEN_0_TR_OUT_8
TRIGG.GROUP.MUX.10.INPUT.144.signal:EVTGEN_0_TR_OUT_9
TRIGG.GROUP.MUX.10.INPUT.145.signal:EVTGEN_0_TR_OUT_10
TRIGG.GROUP.MUX.10.INPUT.146.signal:EVTGEN_0_TR_OUT_11
TRIGG.GROUP.MUX.10.INPUT.147.signal:EVTGEN_0_TR_OUT_12
TRIGG.GROUP.MUX.10.INPUT.148.signal:EVTGEN_0_TR_OUT_13
TRIGG.GROUP.MUX.10.INPUT.149.signal:EVTGEN_0_TR_OUT_14
TRIGG.GROUP.MUX.10.INPUT.150.signal:EVTGEN_0_TR_OUT_15
TRIGG.GROUP.MUX.10.OUTPUT.0.signal:TR_GROUP_9_INPUT_1
TRIGG.GROUP.MUX.10.OUTPUT.1.signal:TR_GROUP_9_INPUT_2
TRIGG.GROUP.MUX.10.OUTPUT.2.signal:TR_GROUP_9_INPUT_3
TRIGG.GROUP.MUX.10.OUTPUT.3.signal:TR_GROUP_9_INPUT_4
TRIGG.GROUP.MUX.10.OUTPUT.4.signal:TR_GROUP_9_INPUT_5
TRIGG.GROUP.MUX.11.description:Makes all possible triggers visible as I/O signals for debug purposes, or to build external circuitry
TRIGG.GROUP.MUX.11.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174
TRIGG.GROUP.MUX.11.label:DEBUGREDUCTION2
TRIGG.GROUP.MUX.11.outputs:0,1,2,3,4
TRIGG.GROUP.MUX.11.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.11.INPUT.1.signal:TCPWM_0_TR_OUT0_512
TRIGG.GROUP.MUX.11.INPUT.2.signal:TCPWM_0_TR_OUT0_513
TRIGG.GROUP.MUX.11.INPUT.3.signal:TCPWM_0_TR_OUT0_514
TRIGG.GROUP.MUX.11.INPUT.4.signal:TCPWM_0_TR_OUT0_515
TRIGG.GROUP.MUX.11.INPUT.5.signal:TCPWM_0_TR_OUT0_516
TRIGG.GROUP.MUX.11.INPUT.6.signal:TCPWM_0_TR_OUT0_517
TRIGG.GROUP.MUX.11.INPUT.7.signal:TCPWM_0_TR_OUT0_518
TRIGG.GROUP.MUX.11.INPUT.8.signal:TCPWM_0_TR_OUT0_519
TRIGG.GROUP.MUX.11.INPUT.9.signal:TCPWM_0_TR_OUT0_520
TRIGG.GROUP.MUX.11.INPUT.10.signal:TCPWM_0_TR_OUT0_521
TRIGG.GROUP.MUX.11.INPUT.11.signal:TCPWM_0_TR_OUT0_522
TRIGG.GROUP.MUX.11.INPUT.12.signal:TCPWM_0_TR_OUT0_523
TRIGG.GROUP.MUX.11.INPUT.13.signal:TCPWM_0_TR_OUT0_524
TRIGG.GROUP.MUX.11.INPUT.14.signal:TCPWM_0_TR_OUT0_525
TRIGG.GROUP.MUX.11.INPUT.15.signal:TCPWM_0_TR_OUT0_526
TRIGG.GROUP.MUX.11.INPUT.16.signal:TCPWM_0_TR_OUT0_527
TRIGG.GROUP.MUX.11.INPUT.17.signal:TCPWM_0_TR_OUT0_528
TRIGG.GROUP.MUX.11.INPUT.18.signal:TCPWM_0_TR_OUT0_529
TRIGG.GROUP.MUX.11.INPUT.19.signal:TCPWM_0_TR_OUT0_530
TRIGG.GROUP.MUX.11.INPUT.20.signal:TCPWM_0_TR_OUT0_531
TRIGG.GROUP.MUX.11.INPUT.21.signal:TCPWM_0_TR_OUT0_532
TRIGG.GROUP.MUX.11.INPUT.22.signal:TCPWM_0_TR_OUT0_533
TRIGG.GROUP.MUX.11.INPUT.23.signal:TCPWM_0_TR_OUT0_534
TRIGG.GROUP.MUX.11.INPUT.24.signal:TCPWM_0_TR_OUT0_535
TRIGG.GROUP.MUX.11.INPUT.25.signal:TCPWM_0_TR_OUT0_536
TRIGG.GROUP.MUX.11.INPUT.26.signal:TCPWM_0_TR_OUT0_537
TRIGG.GROUP.MUX.11.INPUT.27.signal:TCPWM_0_TR_OUT0_538
TRIGG.GROUP.MUX.11.INPUT.28.signal:TCPWM_0_TR_OUT0_539
TRIGG.GROUP.MUX.11.INPUT.29.signal:TCPWM_0_TR_OUT0_540
TRIGG.GROUP.MUX.11.INPUT.30.signal:TCPWM_0_TR_OUT0_541
TRIGG.GROUP.MUX.11.INPUT.31.signal:TCPWM_0_TR_OUT0_542
TRIGG.GROUP.MUX.11.INPUT.32.signal:TCPWM_0_TR_OUT0_543
TRIGG.GROUP.MUX.11.INPUT.33.signal:TCPWM_0_TR_OUT0_256
TRIGG.GROUP.MUX.11.INPUT.34.signal:TCPWM_0_TR_OUT0_257
TRIGG.GROUP.MUX.11.INPUT.35.signal:TCPWM_0_TR_OUT0_258
TRIGG.GROUP.MUX.11.INPUT.36.signal:TCPWM_0_TR_OUT0_259
TRIGG.GROUP.MUX.11.INPUT.37.signal:TCPWM_0_TR_OUT0_260
TRIGG.GROUP.MUX.11.INPUT.38.signal:TCPWM_0_TR_OUT0_261
TRIGG.GROUP.MUX.11.INPUT.39.signal:TCPWM_0_TR_OUT0_262
TRIGG.GROUP.MUX.11.INPUT.40.signal:TCPWM_0_TR_OUT0_263
TRIGG.GROUP.MUX.11.INPUT.41.signal:TCPWM_0_TR_OUT0_264
TRIGG.GROUP.MUX.11.INPUT.42.signal:TCPWM_0_TR_OUT0_265
TRIGG.GROUP.MUX.11.INPUT.43.signal:TCPWM_0_TR_OUT0_266
TRIGG.GROUP.MUX.11.INPUT.44.signal:TCPWM_0_TR_OUT0_267
TRIGG.GROUP.MUX.11.INPUT.45.signal:TCPWM_0_TR_OUT0_0
TRIGG.GROUP.MUX.11.INPUT.46.signal:TCPWM_0_TR_OUT0_1
TRIGG.GROUP.MUX.11.INPUT.47.signal:TCPWM_0_TR_OUT0_2
TRIGG.GROUP.MUX.11.INPUT.48.signal:TCPWM_0_TR_OUT0_3
TRIGG.GROUP.MUX.11.INPUT.49.signal:TCPWM_0_TR_OUT0_4
TRIGG.GROUP.MUX.11.INPUT.50.signal:TCPWM_0_TR_OUT0_5
TRIGG.GROUP.MUX.11.INPUT.51.signal:TCPWM_0_TR_OUT0_6
TRIGG.GROUP.MUX.11.INPUT.52.signal:TCPWM_0_TR_OUT0_7
TRIGG.GROUP.MUX.11.INPUT.53.signal:TCPWM_0_TR_OUT0_8
TRIGG.GROUP.MUX.11.INPUT.54.signal:TCPWM_0_TR_OUT0_9
TRIGG.GROUP.MUX.11.INPUT.55.signal:TCPWM_0_TR_OUT0_10
TRIGG.GROUP.MUX.11.INPUT.56.signal:TCPWM_0_TR_OUT0_11
TRIGG.GROUP.MUX.11.INPUT.57.signal:TCPWM_0_TR_OUT0_12
TRIGG.GROUP.MUX.11.INPUT.58.signal:TCPWM_0_TR_OUT0_13
TRIGG.GROUP.MUX.11.INPUT.59.signal:TCPWM_0_TR_OUT0_14
TRIGG.GROUP.MUX.11.INPUT.60.signal:TCPWM_0_TR_OUT0_15
TRIGG.GROUP.MUX.11.INPUT.61.signal:TCPWM_0_TR_OUT0_16
TRIGG.GROUP.MUX.11.INPUT.62.signal:TCPWM_0_TR_OUT0_17
TRIGG.GROUP.MUX.11.INPUT.63.signal:TCPWM_0_TR_OUT0_18
TRIGG.GROUP.MUX.11.INPUT.64.signal:TCPWM_0_TR_OUT0_19
TRIGG.GROUP.MUX.11.INPUT.65.signal:TCPWM_0_TR_OUT0_20
TRIGG.GROUP.MUX.11.INPUT.66.signal:TCPWM_0_TR_OUT0_21
TRIGG.GROUP.MUX.11.INPUT.67.signal:TCPWM_0_TR_OUT0_22
TRIGG.GROUP.MUX.11.INPUT.68.signal:TCPWM_0_TR_OUT0_23
TRIGG.GROUP.MUX.11.INPUT.69.signal:TCPWM_0_TR_OUT0_24
TRIGG.GROUP.MUX.11.INPUT.70.signal:TCPWM_0_TR_OUT0_25
TRIGG.GROUP.MUX.11.INPUT.71.signal:TCPWM_0_TR_OUT0_26
TRIGG.GROUP.MUX.11.INPUT.72.signal:TCPWM_0_TR_OUT0_27
TRIGG.GROUP.MUX.11.INPUT.73.signal:TCPWM_0_TR_OUT0_28
TRIGG.GROUP.MUX.11.INPUT.74.signal:TCPWM_0_TR_OUT0_29
TRIGG.GROUP.MUX.11.INPUT.75.signal:TCPWM_0_TR_OUT0_30
TRIGG.GROUP.MUX.11.INPUT.76.signal:TCPWM_0_TR_OUT0_31
TRIGG.GROUP.MUX.11.INPUT.77.signal:TCPWM_0_TR_OUT0_32
TRIGG.GROUP.MUX.11.INPUT.78.signal:TCPWM_0_TR_OUT0_33
TRIGG.GROUP.MUX.11.INPUT.79.signal:TCPWM_0_TR_OUT0_34
TRIGG.GROUP.MUX.11.INPUT.80.signal:TCPWM_0_TR_OUT0_35
TRIGG.GROUP.MUX.11.INPUT.81.signal:TCPWM_0_TR_OUT0_36
TRIGG.GROUP.MUX.11.INPUT.82.signal:TCPWM_0_TR_OUT0_37
TRIGG.GROUP.MUX.11.INPUT.83.signal:SMIF_0_SMIF0_TR_TX_REQ
TRIGG.GROUP.MUX.11.INPUT.84.signal:SMIF_0_SMIF0_TR_RX_REQ
TRIGG.GROUP.MUX.11.INPUT.85.signal:SMIF_0_SMIF1_TR_TX_REQ
TRIGG.GROUP.MUX.11.INPUT.86.signal:SMIF_0_SMIF1_TR_RX_REQ
TRIGG.GROUP.MUX.11.INPUT.87.signal:AXI_DMAC_0_TR_OUT_0
TRIGG.GROUP.MUX.11.INPUT.88.signal:AXI_DMAC_0_TR_OUT_1
TRIGG.GROUP.MUX.11.INPUT.89.signal:AXI_DMAC_0_TR_OUT_2
TRIGG.GROUP.MUX.11.INPUT.90.signal:AXI_DMAC_0_TR_OUT_3
TRIGG.GROUP.MUX.11.INPUT.95.signal:TDM_0_TR_TX_REQ_0
TRIGG.GROUP.MUX.11.INPUT.96.signal:TDM_0_TR_TX_REQ_1
TRIGG.GROUP.MUX.11.INPUT.97.signal:TDM_0_TR_TX_REQ_2
TRIGG.GROUP.MUX.11.INPUT.98.signal:TDM_0_TR_TX_REQ_3
TRIGG.GROUP.MUX.11.INPUT.99.signal:TDM_0_TR_RX_REQ_0
TRIGG.GROUP.MUX.11.INPUT.100.signal:TDM_0_TR_RX_REQ_1
TRIGG.GROUP.MUX.11.INPUT.101.signal:TDM_0_TR_RX_REQ_2
TRIGG.GROUP.MUX.11.INPUT.102.signal:TDM_0_TR_RX_REQ_3
TRIGG.GROUP.MUX.11.INPUT.103.signal:SG_0_TR_COMPLETE_0
TRIGG.GROUP.MUX.11.INPUT.104.signal:SG_0_TR_COMPLETE_1
TRIGG.GROUP.MUX.11.INPUT.105.signal:SG_0_TR_COMPLETE_2
TRIGG.GROUP.MUX.11.INPUT.106.signal:SG_0_TR_COMPLETE_3
TRIGG.GROUP.MUX.11.INPUT.107.signal:SG_0_TR_COMPLETE_4
TRIGG.GROUP.MUX.11.INPUT.108.signal:PWM_0_TR_TX_REQ_0
TRIGG.GROUP.MUX.11.INPUT.109.signal:PWM_0_TR_TX_REQ_1
TRIGG.GROUP.MUX.11.INPUT.110.signal:DAC_0_TR_TX_REQ
TRIGG.GROUP.MUX.11.INPUT.111.signal:MIXER_0_TR_SRC_REQ_0
TRIGG.GROUP.MUX.11.INPUT.112.signal:MIXER_0_TR_SRC_REQ_1
TRIGG.GROUP.MUX.11.INPUT.113.signal:MIXER_0_TR_SRC_REQ_2
TRIGG.GROUP.MUX.11.INPUT.114.signal:MIXER_0_TR_SRC_REQ_3
TRIGG.GROUP.MUX.11.INPUT.115.signal:MIXER_0_TR_SRC_REQ_4
TRIGG.GROUP.MUX.11.INPUT.116.signal:MIXER_0_TR_DST_REQ
TRIGG.GROUP.MUX.11.INPUT.117.signal:MIXER_1_TR_SRC_REQ_0
TRIGG.GROUP.MUX.11.INPUT.118.signal:MIXER_1_TR_SRC_REQ_1
TRIGG.GROUP.MUX.11.INPUT.119.signal:MIXER_1_TR_SRC_REQ_2
TRIGG.GROUP.MUX.11.INPUT.120.signal:MIXER_1_TR_SRC_REQ_3
TRIGG.GROUP.MUX.11.INPUT.121.signal:MIXER_1_TR_SRC_REQ_4
TRIGG.GROUP.MUX.11.INPUT.122.signal:MIXER_1_TR_DST_REQ
TRIGG.GROUP.MUX.11.INPUT.123.signal:PERI_TR_IO_INPUT_0
TRIGG.GROUP.MUX.11.INPUT.124.signal:PERI_TR_IO_INPUT_1
TRIGG.GROUP.MUX.11.INPUT.125.signal:PERI_TR_IO_INPUT_2
TRIGG.GROUP.MUX.11.INPUT.126.signal:PERI_TR_IO_INPUT_3
TRIGG.GROUP.MUX.11.INPUT.127.signal:PERI_TR_IO_INPUT_4
TRIGG.GROUP.MUX.11.INPUT.128.signal:PERI_TR_IO_INPUT_5
TRIGG.GROUP.MUX.11.INPUT.129.signal:PERI_TR_IO_INPUT_6
TRIGG.GROUP.MUX.11.INPUT.130.signal:PERI_TR_IO_INPUT_7
TRIGG.GROUP.MUX.11.INPUT.131.signal:PERI_TR_IO_INPUT_8
TRIGG.GROUP.MUX.11.INPUT.132.signal:PERI_TR_IO_INPUT_9
TRIGG.GROUP.MUX.11.INPUT.133.signal:PERI_TR_IO_INPUT_10
TRIGG.GROUP.MUX.11.INPUT.134.signal:PERI_TR_IO_INPUT_11
TRIGG.GROUP.MUX.11.INPUT.135.signal:PERI_TR_IO_INPUT_12
TRIGG.GROUP.MUX.11.INPUT.136.signal:PERI_TR_IO_INPUT_13
TRIGG.GROUP.MUX.11.INPUT.137.signal:PERI_TR_IO_INPUT_14
TRIGG.GROUP.MUX.11.INPUT.138.signal:PERI_TR_IO_INPUT_15
TRIGG.GROUP.MUX.11.INPUT.139.signal:PERI_TR_IO_INPUT_16
TRIGG.GROUP.MUX.11.INPUT.140.signal:PERI_TR_IO_INPUT_17
TRIGG.GROUP.MUX.11.INPUT.141.signal:PERI_TR_IO_INPUT_18
TRIGG.GROUP.MUX.11.INPUT.142.signal:PERI_TR_IO_INPUT_19
TRIGG.GROUP.MUX.11.INPUT.143.signal:PERI_TR_IO_INPUT_20
TRIGG.GROUP.MUX.11.INPUT.144.signal:PERI_TR_IO_INPUT_21
TRIGG.GROUP.MUX.11.INPUT.145.signal:PERI_TR_IO_INPUT_22
TRIGG.GROUP.MUX.11.INPUT.146.signal:PERI_TR_IO_INPUT_23
TRIGG.GROUP.MUX.11.INPUT.147.signal:PERI_TR_IO_INPUT_24
TRIGG.GROUP.MUX.11.INPUT.148.signal:PERI_TR_IO_INPUT_25
TRIGG.GROUP.MUX.11.INPUT.149.signal:PERI_TR_IO_INPUT_26
TRIGG.GROUP.MUX.11.INPUT.150.signal:PERI_TR_IO_INPUT_27
TRIGG.GROUP.MUX.11.INPUT.151.signal:PERI_TR_IO_INPUT_28
TRIGG.GROUP.MUX.11.INPUT.152.signal:PERI_TR_IO_INPUT_29
TRIGG.GROUP.MUX.11.INPUT.153.signal:PERI_TR_IO_INPUT_30
TRIGG.GROUP.MUX.11.INPUT.154.signal:PERI_TR_IO_INPUT_31
TRIGG.GROUP.MUX.11.INPUT.155.signal:PERI_TR_IO_INPUT_32
TRIGG.GROUP.MUX.11.INPUT.156.signal:PERI_TR_IO_INPUT_33
TRIGG.GROUP.MUX.11.INPUT.157.signal:PERI_TR_IO_INPUT_34
TRIGG.GROUP.MUX.11.INPUT.158.signal:PERI_TR_IO_INPUT_35
TRIGG.GROUP.MUX.11.INPUT.159.signal:PERI_TR_IO_INPUT_36
TRIGG.GROUP.MUX.11.INPUT.160.signal:PERI_TR_IO_INPUT_37
TRIGG.GROUP.MUX.11.INPUT.161.signal:PERI_TR_IO_INPUT_38
TRIGG.GROUP.MUX.11.INPUT.162.signal:PERI_TR_IO_INPUT_39
TRIGG.GROUP.MUX.11.INPUT.163.signal:PERI_TR_IO_INPUT_40
TRIGG.GROUP.MUX.11.INPUT.164.signal:PERI_TR_IO_INPUT_41
TRIGG.GROUP.MUX.11.INPUT.165.signal:PERI_TR_IO_INPUT_42
TRIGG.GROUP.MUX.11.INPUT.166.signal:PERI_TR_IO_INPUT_43
TRIGG.GROUP.MUX.11.INPUT.167.signal:PERI_TR_IO_INPUT_44
TRIGG.GROUP.MUX.11.INPUT.168.signal:PERI_TR_IO_INPUT_45
TRIGG.GROUP.MUX.11.INPUT.169.signal:PERI_TR_IO_INPUT_46
TRIGG.GROUP.MUX.11.INPUT.170.signal:PERI_TR_IO_INPUT_47
TRIGG.GROUP.MUX.11.INPUT.171.signal:CXPI_0_TR_TX_REQ_0
TRIGG.GROUP.MUX.11.INPUT.172.signal:CXPI_0_TR_TX_REQ_1
TRIGG.GROUP.MUX.11.INPUT.173.signal:CXPI_0_TR_RX_REQ_0
TRIGG.GROUP.MUX.11.INPUT.174.signal:CXPI_0_TR_RX_REQ_1
TRIGG.GROUP.MUX.11.OUTPUT.0.signal:TR_GROUP_9_INPUT_6
TRIGG.GROUP.MUX.11.OUTPUT.1.signal:TR_GROUP_9_INPUT_7
TRIGG.GROUP.MUX.11.OUTPUT.2.signal:TR_GROUP_9_INPUT_8
TRIGG.GROUP.MUX.11.OUTPUT.3.signal:TR_GROUP_9_INPUT_9
TRIGG.GROUP.MUX.11.OUTPUT.4.signal:TR_GROUP_9_INPUT_10
TRIGG.GROUP.MUX.12.description:Makes all possible triggers visible as I/O signals for debug purposes, or to build external circuitry
TRIGG.GROUP.MUX.12.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80,81,82,83,84,85,86,87,88,89,90,91,92,93,94,95,96,97,98,99,100,101,102,103,104,105,106,107,108,109,110,111,112,113,114,115,116,117,118,119,120,121,122,123,124,125,126,127,128,129,130,131,132,133,134,135,136,137,138,139,140,141,142,143,144,145,146,147,148,149,150,151,152,153,154,155,156,157,158,159,160,161,162,163,164,165,166,167,168,169,170,171,172,173,174,175,176
TRIGG.GROUP.MUX.12.label:DEBUGREDUCTION3
TRIGG.GROUP.MUX.12.outputs:0,1,2,3,4
TRIGG.GROUP.MUX.12.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.12.INPUT.1.signal:CPUSS_DW1_TR_OUT_0
TRIGG.GROUP.MUX.12.INPUT.2.signal:CPUSS_DW1_TR_OUT_1
TRIGG.GROUP.MUX.12.INPUT.3.signal:CPUSS_DW1_TR_OUT_2
TRIGG.GROUP.MUX.12.INPUT.4.signal:CPUSS_DW1_TR_OUT_3
TRIGG.GROUP.MUX.12.INPUT.5.signal:CPUSS_DW1_TR_OUT_4
TRIGG.GROUP.MUX.12.INPUT.6.signal:CPUSS_DW1_TR_OUT_5
TRIGG.GROUP.MUX.12.INPUT.7.signal:CPUSS_DW1_TR_OUT_6
TRIGG.GROUP.MUX.12.INPUT.8.signal:CPUSS_DW1_TR_OUT_7
TRIGG.GROUP.MUX.12.INPUT.9.signal:CPUSS_DW1_TR_OUT_8
TRIGG.GROUP.MUX.12.INPUT.10.signal:CPUSS_DW1_TR_OUT_9
TRIGG.GROUP.MUX.12.INPUT.11.signal:CPUSS_DW1_TR_OUT_10
TRIGG.GROUP.MUX.12.INPUT.12.signal:CPUSS_DW1_TR_OUT_11
TRIGG.GROUP.MUX.12.INPUT.13.signal:CPUSS_DW1_TR_OUT_12
TRIGG.GROUP.MUX.12.INPUT.14.signal:CPUSS_DW1_TR_OUT_13
TRIGG.GROUP.MUX.12.INPUT.15.signal:CPUSS_DW1_TR_OUT_14
TRIGG.GROUP.MUX.12.INPUT.16.signal:CPUSS_DW1_TR_OUT_15
TRIGG.GROUP.MUX.12.INPUT.17.signal:CPUSS_DW1_TR_OUT_16
TRIGG.GROUP.MUX.12.INPUT.18.signal:CPUSS_DW1_TR_OUT_17
TRIGG.GROUP.MUX.12.INPUT.19.signal:CPUSS_DW1_TR_OUT_18
TRIGG.GROUP.MUX.12.INPUT.20.signal:CPUSS_DW1_TR_OUT_19
TRIGG.GROUP.MUX.12.INPUT.21.signal:CPUSS_DW1_TR_OUT_20
TRIGG.GROUP.MUX.12.INPUT.22.signal:CPUSS_DW1_TR_OUT_21
TRIGG.GROUP.MUX.12.INPUT.23.signal:CPUSS_DW1_TR_OUT_22
TRIGG.GROUP.MUX.12.INPUT.24.signal:CPUSS_DW1_TR_OUT_23
TRIGG.GROUP.MUX.12.INPUT.25.signal:CPUSS_DW1_TR_OUT_24
TRIGG.GROUP.MUX.12.INPUT.26.signal:CPUSS_DW1_TR_OUT_25
TRIGG.GROUP.MUX.12.INPUT.27.signal:CPUSS_DW1_TR_OUT_26
TRIGG.GROUP.MUX.12.INPUT.28.signal:CPUSS_DW1_TR_OUT_27
TRIGG.GROUP.MUX.12.INPUT.29.signal:CPUSS_DW1_TR_OUT_28
TRIGG.GROUP.MUX.12.INPUT.30.signal:CPUSS_DW1_TR_OUT_29
TRIGG.GROUP.MUX.12.INPUT.31.signal:CPUSS_DW1_TR_OUT_30
TRIGG.GROUP.MUX.12.INPUT.32.signal:CPUSS_DW1_TR_OUT_31
TRIGG.GROUP.MUX.12.INPUT.33.signal:CPUSS_DW1_TR_OUT_32
TRIGG.GROUP.MUX.12.INPUT.34.signal:CPUSS_DW1_TR_OUT_33
TRIGG.GROUP.MUX.12.INPUT.35.signal:CPUSS_DW1_TR_OUT_34
TRIGG.GROUP.MUX.12.INPUT.36.signal:CPUSS_DW1_TR_OUT_35
TRIGG.GROUP.MUX.12.INPUT.37.signal:CPUSS_DW1_TR_OUT_36
TRIGG.GROUP.MUX.12.INPUT.38.signal:CPUSS_DW1_TR_OUT_37
TRIGG.GROUP.MUX.12.INPUT.39.signal:CPUSS_DW1_TR_OUT_38
TRIGG.GROUP.MUX.12.INPUT.40.signal:CPUSS_DW1_TR_OUT_39
TRIGG.GROUP.MUX.12.INPUT.41.signal:CPUSS_DW1_TR_OUT_40
TRIGG.GROUP.MUX.12.INPUT.42.signal:CPUSS_DW1_TR_OUT_41
TRIGG.GROUP.MUX.12.INPUT.43.signal:CPUSS_DW1_TR_OUT_42
TRIGG.GROUP.MUX.12.INPUT.44.signal:CPUSS_DW1_TR_OUT_43
TRIGG.GROUP.MUX.12.INPUT.45.signal:CPUSS_DW1_TR_OUT_44
TRIGG.GROUP.MUX.12.INPUT.46.signal:CPUSS_DW1_TR_OUT_45
TRIGG.GROUP.MUX.12.INPUT.47.signal:CPUSS_DW1_TR_OUT_46
TRIGG.GROUP.MUX.12.INPUT.48.signal:CPUSS_DW1_TR_OUT_47
TRIGG.GROUP.MUX.12.INPUT.49.signal:CPUSS_DW1_TR_OUT_48
TRIGG.GROUP.MUX.12.INPUT.50.signal:CPUSS_DW1_TR_OUT_49
TRIGG.GROUP.MUX.12.INPUT.51.signal:CPUSS_DW1_TR_OUT_50
TRIGG.GROUP.MUX.12.INPUT.52.signal:CPUSS_DW1_TR_OUT_51
TRIGG.GROUP.MUX.12.INPUT.53.signal:CPUSS_DW1_TR_OUT_52
TRIGG.GROUP.MUX.12.INPUT.54.signal:CPUSS_DW1_TR_OUT_53
TRIGG.GROUP.MUX.12.INPUT.55.signal:CPUSS_DW1_TR_OUT_54
TRIGG.GROUP.MUX.12.INPUT.56.signal:CPUSS_DW1_TR_OUT_55
TRIGG.GROUP.MUX.12.INPUT.57.signal:CPUSS_DW1_TR_OUT_56
TRIGG.GROUP.MUX.12.INPUT.58.signal:CPUSS_DW1_TR_OUT_57
TRIGG.GROUP.MUX.12.INPUT.59.signal:CPUSS_DW1_TR_OUT_58
TRIGG.GROUP.MUX.12.INPUT.60.signal:CPUSS_DW1_TR_OUT_59
TRIGG.GROUP.MUX.12.INPUT.61.signal:CPUSS_DW1_TR_OUT_60
TRIGG.GROUP.MUX.12.INPUT.62.signal:CPUSS_DW1_TR_OUT_61
TRIGG.GROUP.MUX.12.INPUT.63.signal:CPUSS_DW1_TR_OUT_62
TRIGG.GROUP.MUX.12.INPUT.64.signal:CPUSS_DW1_TR_OUT_63
TRIGG.GROUP.MUX.12.INPUT.65.signal:CPUSS_DW1_TR_OUT_64
TRIGG.GROUP.MUX.12.INPUT.66.signal:CPUSS_DW1_TR_OUT_65
TRIGG.GROUP.MUX.12.INPUT.67.signal:CPUSS_DW1_TR_OUT_66
TRIGG.GROUP.MUX.12.INPUT.68.signal:CPUSS_DW1_TR_OUT_67
TRIGG.GROUP.MUX.12.INPUT.69.signal:CPUSS_DW1_TR_OUT_68
TRIGG.GROUP.MUX.12.INPUT.70.signal:CPUSS_DW1_TR_OUT_69
TRIGG.GROUP.MUX.12.INPUT.71.signal:CPUSS_DW1_TR_OUT_70
TRIGG.GROUP.MUX.12.INPUT.72.signal:CPUSS_DW1_TR_OUT_71
TRIGG.GROUP.MUX.12.INPUT.73.signal:CPUSS_DW1_TR_OUT_72
TRIGG.GROUP.MUX.12.INPUT.74.signal:CPUSS_DW1_TR_OUT_73
TRIGG.GROUP.MUX.12.INPUT.75.signal:CPUSS_DW1_TR_OUT_74
TRIGG.GROUP.MUX.12.INPUT.76.signal:CPUSS_DW1_TR_OUT_75
TRIGG.GROUP.MUX.12.INPUT.77.signal:CPUSS_DW1_TR_OUT_76
TRIGG.GROUP.MUX.12.INPUT.78.signal:CPUSS_DW1_TR_OUT_77
TRIGG.GROUP.MUX.12.INPUT.79.signal:CPUSS_DW1_TR_OUT_78
TRIGG.GROUP.MUX.12.INPUT.80.signal:CPUSS_DW1_TR_OUT_79
TRIGG.GROUP.MUX.12.INPUT.81.signal:CPUSS_DW1_TR_OUT_80
TRIGG.GROUP.MUX.12.INPUT.82.signal:CPUSS_DW1_TR_OUT_81
TRIGG.GROUP.MUX.12.INPUT.83.signal:CPUSS_DW1_TR_OUT_82
TRIGG.GROUP.MUX.12.INPUT.84.signal:CPUSS_DW1_TR_OUT_83
TRIGG.GROUP.MUX.12.INPUT.85.signal:CPUSS_DMAC_TR_OUT_0
TRIGG.GROUP.MUX.12.INPUT.86.signal:CPUSS_DMAC_TR_OUT_1
TRIGG.GROUP.MUX.12.INPUT.87.signal:CPUSS_DMAC_TR_OUT_2
TRIGG.GROUP.MUX.12.INPUT.88.signal:CPUSS_DMAC_TR_OUT_3
TRIGG.GROUP.MUX.12.INPUT.89.signal:CPUSS_DMAC_TR_OUT_4
TRIGG.GROUP.MUX.12.INPUT.90.signal:CPUSS_DMAC_TR_OUT_5
TRIGG.GROUP.MUX.12.INPUT.91.signal:CPUSS_DMAC_TR_OUT_6
TRIGG.GROUP.MUX.12.INPUT.92.signal:CPUSS_DMAC_TR_OUT_7
TRIGG.GROUP.MUX.12.INPUT.93.signal:TCPWM_0_TR_OUT1_512
TRIGG.GROUP.MUX.12.INPUT.94.signal:TCPWM_0_TR_OUT1_513
TRIGG.GROUP.MUX.12.INPUT.95.signal:TCPWM_0_TR_OUT1_514
TRIGG.GROUP.MUX.12.INPUT.96.signal:TCPWM_0_TR_OUT1_515
TRIGG.GROUP.MUX.12.INPUT.97.signal:TCPWM_0_TR_OUT1_516
TRIGG.GROUP.MUX.12.INPUT.98.signal:TCPWM_0_TR_OUT1_517
TRIGG.GROUP.MUX.12.INPUT.99.signal:TCPWM_0_TR_OUT1_518
TRIGG.GROUP.MUX.12.INPUT.100.signal:TCPWM_0_TR_OUT1_519
TRIGG.GROUP.MUX.12.INPUT.101.signal:TCPWM_0_TR_OUT1_520
TRIGG.GROUP.MUX.12.INPUT.102.signal:TCPWM_0_TR_OUT1_521
TRIGG.GROUP.MUX.12.INPUT.103.signal:TCPWM_0_TR_OUT1_522
TRIGG.GROUP.MUX.12.INPUT.104.signal:TCPWM_0_TR_OUT1_523
TRIGG.GROUP.MUX.12.INPUT.105.signal:TCPWM_0_TR_OUT1_524
TRIGG.GROUP.MUX.12.INPUT.106.signal:TCPWM_0_TR_OUT1_525
TRIGG.GROUP.MUX.12.INPUT.107.signal:TCPWM_0_TR_OUT1_526
TRIGG.GROUP.MUX.12.INPUT.108.signal:TCPWM_0_TR_OUT1_527
TRIGG.GROUP.MUX.12.INPUT.109.signal:TCPWM_0_TR_OUT1_528
TRIGG.GROUP.MUX.12.INPUT.110.signal:TCPWM_0_TR_OUT1_529
TRIGG.GROUP.MUX.12.INPUT.111.signal:TCPWM_0_TR_OUT1_530
TRIGG.GROUP.MUX.12.INPUT.112.signal:TCPWM_0_TR_OUT1_531
TRIGG.GROUP.MUX.12.INPUT.113.signal:TCPWM_0_TR_OUT1_532
TRIGG.GROUP.MUX.12.INPUT.114.signal:TCPWM_0_TR_OUT1_533
TRIGG.GROUP.MUX.12.INPUT.115.signal:TCPWM_0_TR_OUT1_534
TRIGG.GROUP.MUX.12.INPUT.116.signal:TCPWM_0_TR_OUT1_535
TRIGG.GROUP.MUX.12.INPUT.117.signal:TCPWM_0_TR_OUT1_536
TRIGG.GROUP.MUX.12.INPUT.118.signal:TCPWM_0_TR_OUT1_537
TRIGG.GROUP.MUX.12.INPUT.119.signal:TCPWM_0_TR_OUT1_538
TRIGG.GROUP.MUX.12.INPUT.120.signal:TCPWM_0_TR_OUT1_539
TRIGG.GROUP.MUX.12.INPUT.121.signal:TCPWM_0_TR_OUT1_540
TRIGG.GROUP.MUX.12.INPUT.122.signal:TCPWM_0_TR_OUT1_541
TRIGG.GROUP.MUX.12.INPUT.123.signal:TCPWM_0_TR_OUT1_542
TRIGG.GROUP.MUX.12.INPUT.124.signal:TCPWM_0_TR_OUT1_543
TRIGG.GROUP.MUX.12.INPUT.125.signal:TCPWM_0_TR_OUT1_256
TRIGG.GROUP.MUX.12.INPUT.126.signal:TCPWM_0_TR_OUT1_257
TRIGG.GROUP.MUX.12.INPUT.127.signal:TCPWM_0_TR_OUT1_258
TRIGG.GROUP.MUX.12.INPUT.128.signal:TCPWM_0_TR_OUT1_259
TRIGG.GROUP.MUX.12.INPUT.129.signal:TCPWM_0_TR_OUT1_260
TRIGG.GROUP.MUX.12.INPUT.130.signal:TCPWM_0_TR_OUT1_261
TRIGG.GROUP.MUX.12.INPUT.131.signal:TCPWM_0_TR_OUT1_262
TRIGG.GROUP.MUX.12.INPUT.132.signal:TCPWM_0_TR_OUT1_263
TRIGG.GROUP.MUX.12.INPUT.133.signal:TCPWM_0_TR_OUT1_264
TRIGG.GROUP.MUX.12.INPUT.134.signal:TCPWM_0_TR_OUT1_265
TRIGG.GROUP.MUX.12.INPUT.135.signal:TCPWM_0_TR_OUT1_266
TRIGG.GROUP.MUX.12.INPUT.136.signal:TCPWM_0_TR_OUT1_267
TRIGG.GROUP.MUX.12.INPUT.137.signal:TCPWM_0_TR_OUT1_0
TRIGG.GROUP.MUX.12.INPUT.138.signal:TCPWM_0_TR_OUT1_1
TRIGG.GROUP.MUX.12.INPUT.139.signal:TCPWM_0_TR_OUT1_2
TRIGG.GROUP.MUX.12.INPUT.140.signal:TCPWM_0_TR_OUT1_3
TRIGG.GROUP.MUX.12.INPUT.141.signal:TCPWM_0_TR_OUT1_4
TRIGG.GROUP.MUX.12.INPUT.142.signal:TCPWM_0_TR_OUT1_5
TRIGG.GROUP.MUX.12.INPUT.143.signal:TCPWM_0_TR_OUT1_6
TRIGG.GROUP.MUX.12.INPUT.144.signal:TCPWM_0_TR_OUT1_7
TRIGG.GROUP.MUX.12.INPUT.145.signal:TCPWM_0_TR_OUT1_8
TRIGG.GROUP.MUX.12.INPUT.146.signal:TCPWM_0_TR_OUT1_9
TRIGG.GROUP.MUX.12.INPUT.147.signal:TCPWM_0_TR_OUT1_10
TRIGG.GROUP.MUX.12.INPUT.148.signal:TCPWM_0_TR_OUT1_11
TRIGG.GROUP.MUX.12.INPUT.149.signal:TCPWM_0_TR_OUT1_12
TRIGG.GROUP.MUX.12.INPUT.150.signal:TCPWM_0_TR_OUT1_13
TRIGG.GROUP.MUX.12.INPUT.151.signal:TCPWM_0_TR_OUT1_14
TRIGG.GROUP.MUX.12.INPUT.152.signal:TCPWM_0_TR_OUT1_15
TRIGG.GROUP.MUX.12.INPUT.153.signal:TCPWM_0_TR_OUT1_16
TRIGG.GROUP.MUX.12.INPUT.154.signal:TCPWM_0_TR_OUT1_17
TRIGG.GROUP.MUX.12.INPUT.155.signal:TCPWM_0_TR_OUT1_18
TRIGG.GROUP.MUX.12.INPUT.156.signal:TCPWM_0_TR_OUT1_19
TRIGG.GROUP.MUX.12.INPUT.157.signal:TCPWM_0_TR_OUT1_20
TRIGG.GROUP.MUX.12.INPUT.158.signal:TCPWM_0_TR_OUT1_21
TRIGG.GROUP.MUX.12.INPUT.159.signal:TCPWM_0_TR_OUT1_22
TRIGG.GROUP.MUX.12.INPUT.160.signal:TCPWM_0_TR_OUT1_23
TRIGG.GROUP.MUX.12.INPUT.161.signal:TCPWM_0_TR_OUT1_24
TRIGG.GROUP.MUX.12.INPUT.162.signal:TCPWM_0_TR_OUT1_25
TRIGG.GROUP.MUX.12.INPUT.163.signal:TCPWM_0_TR_OUT1_26
TRIGG.GROUP.MUX.12.INPUT.164.signal:TCPWM_0_TR_OUT1_27
TRIGG.GROUP.MUX.12.INPUT.165.signal:TCPWM_0_TR_OUT1_28
TRIGG.GROUP.MUX.12.INPUT.166.signal:TCPWM_0_TR_OUT1_29
TRIGG.GROUP.MUX.12.INPUT.167.signal:TCPWM_0_TR_OUT1_30
TRIGG.GROUP.MUX.12.INPUT.168.signal:TCPWM_0_TR_OUT1_31
TRIGG.GROUP.MUX.12.INPUT.169.signal:TCPWM_0_TR_OUT1_32
TRIGG.GROUP.MUX.12.INPUT.170.signal:TCPWM_0_TR_OUT1_33
TRIGG.GROUP.MUX.12.INPUT.171.signal:TCPWM_0_TR_OUT1_34
TRIGG.GROUP.MUX.12.INPUT.172.signal:TCPWM_0_TR_OUT1_35
TRIGG.GROUP.MUX.12.INPUT.173.signal:TCPWM_0_TR_OUT1_36
TRIGG.GROUP.MUX.12.INPUT.174.signal:TCPWM_0_TR_OUT1_37
TRIGG.GROUP.MUX.12.INPUT.175.signal:PASS_0_TR_SAR_GEN_OUT_0
TRIGG.GROUP.MUX.12.INPUT.176.signal:PASS_0_TR_SAR_GEN_OUT_1
TRIGG.GROUP.MUX.12.OUTPUT.0.signal:TR_GROUP_9_INPUT_11
TRIGG.GROUP.MUX.12.OUTPUT.1.signal:TR_GROUP_9_INPUT_12
TRIGG.GROUP.MUX.12.OUTPUT.2.signal:TR_GROUP_9_INPUT_13
TRIGG.GROUP.MUX.12.OUTPUT.3.signal:TR_GROUP_9_INPUT_14
TRIGG.GROUP.MUX.12.OUTPUT.4.signal:TR_GROUP_9_INPUT_15
TRIGG.GROUP.MUX.13.description:AXI-DMA Request Assignments
TRIGG.GROUP.MUX.13.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12
TRIGG.GROUP.MUX.13.label:AXIDMA
TRIGG.GROUP.MUX.13.outputs:0,1,2,3
TRIGG.GROUP.MUX.13.INPUT.0.signal:CPUSS_ZERO
TRIGG.GROUP.MUX.13.INPUT.1.signal:TCPWM_0_TR_OUT0_0
TRIGG.GROUP.MUX.13.INPUT.2.signal:TCPWM_0_TR_OUT0_1
TRIGG.GROUP.MUX.13.INPUT.3.signal:TCPWM_0_TR_OUT0_2
TRIGG.GROUP.MUX.13.INPUT.4.signal:TCPWM_0_TR_OUT0_3
TRIGG.GROUP.MUX.13.INPUT.5.signal:TCPWM_0_TR_OUT0_512
TRIGG.GROUP.MUX.13.INPUT.6.signal:TCPWM_0_TR_OUT0_513
TRIGG.GROUP.MUX.13.INPUT.7.signal:TCPWM_0_TR_OUT0_514
TRIGG.GROUP.MUX.13.INPUT.8.signal:TCPWM_0_TR_OUT0_515
TRIGG.GROUP.MUX.13.INPUT.9.signal:AXI_DMAC_0_TR_OUT_0
TRIGG.GROUP.MUX.13.INPUT.10.signal:AXI_DMAC_0_TR_OUT_1
TRIGG.GROUP.MUX.13.INPUT.11.signal:AXI_DMAC_0_TR_OUT_2
TRIGG.GROUP.MUX.13.INPUT.12.signal:AXI_DMAC_0_TR_OUT_3
TRIGG.GROUP.MUX.13.OUTPUT.0.signal:AXI_DMAC_0_TR_IN_0
TRIGG.GROUP.MUX.13.OUTPUT.1.signal:AXI_DMAC_0_TR_IN_1
TRIGG.GROUP.MUX.13.OUTPUT.2.signal:AXI_DMAC_0_TR_IN_2
TRIGG.GROUP.MUX.13.OUTPUT.3.signal:AXI_DMAC_0_TR_IN_3
TRIGG.GROUP.ONETOONE.triggers:0,1,2,3,4,5,6,7
TRIGG.GROUP.ONETOONE.0.description:Dedicated triggers to PDMA0
TRIGG.GROUP.ONETOONE.0.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43
TRIGG.GROUP.ONETOONE.0.label:TO_PDMA0
TRIGG.GROUP.ONETOONE.0.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43
TRIGG.GROUP.ONETOONE.0.INPUT.0.signal:CANFD_0_TR_DBG_DMA_REQ_0
TRIGG.GROUP.ONETOONE.0.INPUT.1.signal:CANFD_0_TR_FIFO0_0
TRIGG.GROUP.ONETOONE.0.INPUT.2.signal:CANFD_0_TR_FIFO1_0
TRIGG.GROUP.ONETOONE.0.INPUT.3.signal:CANFD_0_TR_DBG_DMA_REQ_1
TRIGG.GROUP.ONETOONE.0.INPUT.4.signal:CANFD_0_TR_FIFO0_1
TRIGG.GROUP.ONETOONE.0.INPUT.5.signal:CANFD_0_TR_FIFO1_1
TRIGG.GROUP.ONETOONE.0.INPUT.6.signal:PASS_0_TR_SAR_CH_DONE_0
TRIGG.GROUP.ONETOONE.0.INPUT.7.signal:PASS_0_TR_SAR_CH_DONE_1
TRIGG.GROUP.ONETOONE.0.INPUT.8.signal:PASS_0_TR_SAR_CH_DONE_2
TRIGG.GROUP.ONETOONE.0.INPUT.9.signal:PASS_0_TR_SAR_CH_DONE_3
TRIGG.GROUP.ONETOONE.0.INPUT.10.signal:PASS_0_TR_SAR_CH_DONE_4
TRIGG.GROUP.ONETOONE.0.INPUT.11.signal:PASS_0_TR_SAR_CH_DONE_5
TRIGG.GROUP.ONETOONE.0.INPUT.12.signal:PASS_0_TR_SAR_CH_DONE_6
TRIGG.GROUP.ONETOONE.0.INPUT.13.signal:PASS_0_TR_SAR_CH_DONE_7
TRIGG.GROUP.ONETOONE.0.INPUT.14.signal:PASS_0_TR_SAR_CH_DONE_8
TRIGG.GROUP.ONETOONE.0.INPUT.15.signal:PASS_0_TR_SAR_CH_DONE_9
TRIGG.GROUP.ONETOONE.0.INPUT.16.signal:PASS_0_TR_SAR_CH_DONE_10
TRIGG.GROUP.ONETOONE.0.INPUT.17.signal:PASS_0_TR_SAR_CH_DONE_11
TRIGG.GROUP.ONETOONE.0.INPUT.18.signal:PASS_0_TR_SAR_CH_DONE_12
TRIGG.GROUP.ONETOONE.0.INPUT.19.signal:PASS_0_TR_SAR_CH_DONE_13
TRIGG.GROUP.ONETOONE.0.INPUT.20.signal:PASS_0_TR_SAR_CH_DONE_14
TRIGG.GROUP.ONETOONE.0.INPUT.21.signal:PASS_0_TR_SAR_CH_DONE_15
TRIGG.GROUP.ONETOONE.0.INPUT.22.signal:PASS_0_TR_SAR_CH_DONE_16
TRIGG.GROUP.ONETOONE.0.INPUT.23.signal:PASS_0_TR_SAR_CH_DONE_17
TRIGG.GROUP.ONETOONE.0.INPUT.24.signal:PASS_0_TR_SAR_CH_DONE_18
TRIGG.GROUP.ONETOONE.0.INPUT.25.signal:PASS_0_TR_SAR_CH_DONE_19
TRIGG.GROUP.ONETOONE.0.INPUT.26.signal:PASS_0_TR_SAR_CH_DONE_20
TRIGG.GROUP.ONETOONE.0.INPUT.27.signal:PASS_0_TR_SAR_CH_DONE_21
TRIGG.GROUP.ONETOONE.0.INPUT.28.signal:PASS_0_TR_SAR_CH_DONE_22
TRIGG.GROUP.ONETOONE.0.INPUT.29.signal:PASS_0_TR_SAR_CH_DONE_23
TRIGG.GROUP.ONETOONE.0.INPUT.30.signal:PASS_0_TR_SAR_CH_DONE_24
TRIGG.GROUP.ONETOONE.0.INPUT.31.signal:PASS_0_TR_SAR_CH_DONE_25
TRIGG.GROUP.ONETOONE.0.INPUT.32.signal:PASS_0_TR_SAR_CH_DONE_26
TRIGG.GROUP.ONETOONE.0.INPUT.33.signal:PASS_0_TR_SAR_CH_DONE_27
TRIGG.GROUP.ONETOONE.0.INPUT.34.signal:PASS_0_TR_SAR_CH_DONE_28
TRIGG.GROUP.ONETOONE.0.INPUT.35.signal:PASS_0_TR_SAR_CH_DONE_29
TRIGG.GROUP.ONETOONE.0.INPUT.36.signal:PASS_0_TR_SAR_CH_DONE_30
TRIGG.GROUP.ONETOONE.0.INPUT.37.signal:PASS_0_TR_SAR_CH_DONE_31
TRIGG.GROUP.ONETOONE.0.INPUT.38.signal:SMIF_0_SMIF0_TR_TX_REQ
TRIGG.GROUP.ONETOONE.0.INPUT.39.signal:SMIF_0_SMIF0_TR_RX_REQ
TRIGG.GROUP.ONETOONE.0.INPUT.40.signal:CXPI_0_TR_TX_REQ_0
TRIGG.GROUP.ONETOONE.0.INPUT.41.signal:CXPI_0_TR_TX_REQ_1
TRIGG.GROUP.ONETOONE.0.INPUT.42.signal:CXPI_0_TR_RX_REQ_0
TRIGG.GROUP.ONETOONE.0.INPUT.43.signal:CXPI_0_TR_RX_REQ_1
TRIGG.GROUP.ONETOONE.0.OUTPUT.0.signal:CPUSS_DW0_TR_IN_32
TRIGG.GROUP.ONETOONE.0.OUTPUT.1.signal:CPUSS_DW0_TR_IN_33
TRIGG.GROUP.ONETOONE.0.OUTPUT.2.signal:CPUSS_DW0_TR_IN_34
TRIGG.GROUP.ONETOONE.0.OUTPUT.3.signal:CPUSS_DW0_TR_IN_35
TRIGG.GROUP.ONETOONE.0.OUTPUT.4.signal:CPUSS_DW0_TR_IN_36
TRIGG.GROUP.ONETOONE.0.OUTPUT.5.signal:CPUSS_DW0_TR_IN_37
TRIGG.GROUP.ONETOONE.0.OUTPUT.6.signal:CPUSS_DW0_TR_IN_38
TRIGG.GROUP.ONETOONE.0.OUTPUT.7.signal:CPUSS_DW0_TR_IN_39
TRIGG.GROUP.ONETOONE.0.OUTPUT.8.signal:CPUSS_DW0_TR_IN_40
TRIGG.GROUP.ONETOONE.0.OUTPUT.9.signal:CPUSS_DW0_TR_IN_41
TRIGG.GROUP.ONETOONE.0.OUTPUT.10.signal:CPUSS_DW0_TR_IN_42
TRIGG.GROUP.ONETOONE.0.OUTPUT.11.signal:CPUSS_DW0_TR_IN_43
TRIGG.GROUP.ONETOONE.0.OUTPUT.12.signal:CPUSS_DW0_TR_IN_44
TRIGG.GROUP.ONETOONE.0.OUTPUT.13.signal:CPUSS_DW0_TR_IN_45
TRIGG.GROUP.ONETOONE.0.OUTPUT.14.signal:CPUSS_DW0_TR_IN_46
TRIGG.GROUP.ONETOONE.0.OUTPUT.15.signal:CPUSS_DW0_TR_IN_47
TRIGG.GROUP.ONETOONE.0.OUTPUT.16.signal:CPUSS_DW0_TR_IN_48
TRIGG.GROUP.ONETOONE.0.OUTPUT.17.signal:CPUSS_DW0_TR_IN_49
TRIGG.GROUP.ONETOONE.0.OUTPUT.18.signal:CPUSS_DW0_TR_IN_50
TRIGG.GROUP.ONETOONE.0.OUTPUT.19.signal:CPUSS_DW0_TR_IN_51
TRIGG.GROUP.ONETOONE.0.OUTPUT.20.signal:CPUSS_DW0_TR_IN_52
TRIGG.GROUP.ONETOONE.0.OUTPUT.21.signal:CPUSS_DW0_TR_IN_53
TRIGG.GROUP.ONETOONE.0.OUTPUT.22.signal:CPUSS_DW0_TR_IN_54
TRIGG.GROUP.ONETOONE.0.OUTPUT.23.signal:CPUSS_DW0_TR_IN_55
TRIGG.GROUP.ONETOONE.0.OUTPUT.24.signal:CPUSS_DW0_TR_IN_56
TRIGG.GROUP.ONETOONE.0.OUTPUT.25.signal:CPUSS_DW0_TR_IN_57
TRIGG.GROUP.ONETOONE.0.OUTPUT.26.signal:CPUSS_DW0_TR_IN_58
TRIGG.GROUP.ONETOONE.0.OUTPUT.27.signal:CPUSS_DW0_TR_IN_59
TRIGG.GROUP.ONETOONE.0.OUTPUT.28.signal:CPUSS_DW0_TR_IN_60
TRIGG.GROUP.ONETOONE.0.OUTPUT.29.signal:CPUSS_DW0_TR_IN_61
TRIGG.GROUP.ONETOONE.0.OUTPUT.30.signal:CPUSS_DW0_TR_IN_62
TRIGG.GROUP.ONETOONE.0.OUTPUT.31.signal:CPUSS_DW0_TR_IN_63
TRIGG.GROUP.ONETOONE.0.OUTPUT.32.signal:CPUSS_DW0_TR_IN_64
TRIGG.GROUP.ONETOONE.0.OUTPUT.33.signal:CPUSS_DW0_TR_IN_65
TRIGG.GROUP.ONETOONE.0.OUTPUT.34.signal:CPUSS_DW0_TR_IN_66
TRIGG.GROUP.ONETOONE.0.OUTPUT.35.signal:CPUSS_DW0_TR_IN_67
TRIGG.GROUP.ONETOONE.0.OUTPUT.36.signal:CPUSS_DW0_TR_IN_68
TRIGG.GROUP.ONETOONE.0.OUTPUT.37.signal:CPUSS_DW0_TR_IN_69
TRIGG.GROUP.ONETOONE.0.OUTPUT.38.signal:CPUSS_DW0_TR_IN_70
TRIGG.GROUP.ONETOONE.0.OUTPUT.39.signal:CPUSS_DW0_TR_IN_71
TRIGG.GROUP.ONETOONE.0.OUTPUT.40.signal:CPUSS_DW0_TR_IN_72
TRIGG.GROUP.ONETOONE.0.OUTPUT.41.signal:CPUSS_DW0_TR_IN_73
TRIGG.GROUP.ONETOONE.0.OUTPUT.42.signal:CPUSS_DW0_TR_IN_74
TRIGG.GROUP.ONETOONE.0.OUTPUT.43.signal:CPUSS_DW0_TR_IN_75
TRIGG.GROUP.ONETOONE.1.description:Dedicated triggers to PDMA1
TRIGG.GROUP.ONETOONE.1.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67
TRIGG.GROUP.ONETOONE.1.label:TO_PDMA1
TRIGG.GROUP.ONETOONE.1.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39,40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59,60,61,62,63,64,65,66,67
TRIGG.GROUP.ONETOONE.1.INPUT.0.signal:SCB_0_TR_TX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.1.signal:SCB_0_TR_RX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.2.signal:SCB_1_TR_TX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.3.signal:SCB_1_TR_RX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.4.signal:SCB_2_TR_TX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.5.signal:SCB_2_TR_RX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.6.signal:SCB_3_TR_TX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.7.signal:SCB_3_TR_RX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.8.signal:SCB_4_TR_TX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.9.signal:SCB_4_TR_RX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.10.signal:SCB_5_TR_TX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.11.signal:SCB_5_TR_RX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.12.signal:SCB_6_TR_TX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.13.signal:SCB_6_TR_RX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.14.signal:SCB_7_TR_TX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.15.signal:SCB_7_TR_RX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.16.signal:SCB_8_TR_TX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.17.signal:SCB_8_TR_RX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.18.signal:SCB_9_TR_TX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.19.signal:SCB_9_TR_RX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.20.signal:SCB_10_TR_TX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.21.signal:SCB_10_TR_RX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.22.signal:SCB_11_TR_TX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.23.signal:SCB_11_TR_RX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.24.signal:CANFD_1_TR_DBG_DMA_REQ_0
TRIGG.GROUP.ONETOONE.1.INPUT.25.signal:CANFD_1_TR_FIFO0_0
TRIGG.GROUP.ONETOONE.1.INPUT.26.signal:CANFD_1_TR_FIFO1_0
TRIGG.GROUP.ONETOONE.1.INPUT.27.signal:CANFD_1_TR_DBG_DMA_REQ_1
TRIGG.GROUP.ONETOONE.1.INPUT.28.signal:CANFD_1_TR_FIFO0_1
TRIGG.GROUP.ONETOONE.1.INPUT.29.signal:CANFD_1_TR_FIFO1_1
TRIGG.GROUP.ONETOONE.1.INPUT.30.signal:SMIF_0_SMIF1_TR_TX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.31.signal:SMIF_0_SMIF1_TR_RX_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.32.signal:MIXER_0_TR_SRC_REQ_0
TRIGG.GROUP.ONETOONE.1.INPUT.33.signal:MIXER_0_TR_SRC_REQ_1
TRIGG.GROUP.ONETOONE.1.INPUT.34.signal:MIXER_0_TR_SRC_REQ_2
TRIGG.GROUP.ONETOONE.1.INPUT.35.signal:MIXER_0_TR_SRC_REQ_3
TRIGG.GROUP.ONETOONE.1.INPUT.36.signal:MIXER_0_TR_SRC_REQ_4
TRIGG.GROUP.ONETOONE.1.INPUT.37.signal:MIXER_0_TR_DST_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.38.signal:MIXER_1_TR_SRC_REQ_0
TRIGG.GROUP.ONETOONE.1.INPUT.39.signal:MIXER_1_TR_SRC_REQ_1
TRIGG.GROUP.ONETOONE.1.INPUT.40.signal:MIXER_1_TR_SRC_REQ_2
TRIGG.GROUP.ONETOONE.1.INPUT.41.signal:MIXER_1_TR_SRC_REQ_3
TRIGG.GROUP.ONETOONE.1.INPUT.42.signal:MIXER_1_TR_SRC_REQ_4
TRIGG.GROUP.ONETOONE.1.INPUT.43.signal:MIXER_1_TR_DST_REQ
TRIGG.GROUP.ONETOONE.1.INPUT.44.signal:AXI_DMAC_0_TR_OUT_0
TRIGG.GROUP.ONETOONE.1.INPUT.45.signal:AXI_DMAC_0_TR_OUT_1
TRIGG.GROUP.ONETOONE.1.INPUT.46.signal:AXI_DMAC_0_TR_OUT_2
TRIGG.GROUP.ONETOONE.1.INPUT.47.signal:AXI_DMAC_0_TR_OUT_3
TRIGG.GROUP.ONETOONE.1.INPUT.52.signal:TDM_0_TR_TX_REQ_0
TRIGG.GROUP.ONETOONE.1.INPUT.53.signal:TDM_0_TR_TX_REQ_1
TRIGG.GROUP.ONETOONE.1.INPUT.54.signal:TDM_0_TR_TX_REQ_2
TRIGG.GROUP.ONETOONE.1.INPUT.55.signal:TDM_0_TR_TX_REQ_3
TRIGG.GROUP.ONETOONE.1.INPUT.56.signal:TDM_0_TR_RX_REQ_0
TRIGG.GROUP.ONETOONE.1.INPUT.57.signal:TDM_0_TR_RX_REQ_1
TRIGG.GROUP.ONETOONE.1.INPUT.58.signal:TDM_0_TR_RX_REQ_2
TRIGG.GROUP.ONETOONE.1.INPUT.59.signal:TDM_0_TR_RX_REQ_3
TRIGG.GROUP.ONETOONE.1.INPUT.60.signal:SG_0_TR_COMPLETE_0
TRIGG.GROUP.ONETOONE.1.INPUT.61.signal:SG_0_TR_COMPLETE_1
TRIGG.GROUP.ONETOONE.1.INPUT.62.signal:SG_0_TR_COMPLETE_2
TRIGG.GROUP.ONETOONE.1.INPUT.63.signal:SG_0_TR_COMPLETE_3
TRIGG.GROUP.ONETOONE.1.INPUT.64.signal:SG_0_TR_COMPLETE_4
TRIGG.GROUP.ONETOONE.1.INPUT.65.signal:PWM_0_TR_TX_REQ_0
TRIGG.GROUP.ONETOONE.1.INPUT.66.signal:PWM_0_TR_TX_REQ_1
TRIGG.GROUP.ONETOONE.1.INPUT.67.signal:DAC_0_TR_TX_REQ
TRIGG.GROUP.ONETOONE.1.OUTPUT.0.signal:CPUSS_DW1_TR_IN_16
TRIGG.GROUP.ONETOONE.1.OUTPUT.1.signal:CPUSS_DW1_TR_IN_17
TRIGG.GROUP.ONETOONE.1.OUTPUT.2.signal:CPUSS_DW1_TR_IN_18
TRIGG.GROUP.ONETOONE.1.OUTPUT.3.signal:CPUSS_DW1_TR_IN_19
TRIGG.GROUP.ONETOONE.1.OUTPUT.4.signal:CPUSS_DW1_TR_IN_20
TRIGG.GROUP.ONETOONE.1.OUTPUT.5.signal:CPUSS_DW1_TR_IN_21
TRIGG.GROUP.ONETOONE.1.OUTPUT.6.signal:CPUSS_DW1_TR_IN_22
TRIGG.GROUP.ONETOONE.1.OUTPUT.7.signal:CPUSS_DW1_TR_IN_23
TRIGG.GROUP.ONETOONE.1.OUTPUT.8.signal:CPUSS_DW1_TR_IN_24
TRIGG.GROUP.ONETOONE.1.OUTPUT.9.signal:CPUSS_DW1_TR_IN_25
TRIGG.GROUP.ONETOONE.1.OUTPUT.10.signal:CPUSS_DW1_TR_IN_26
TRIGG.GROUP.ONETOONE.1.OUTPUT.11.signal:CPUSS_DW1_TR_IN_27
TRIGG.GROUP.ONETOONE.1.OUTPUT.12.signal:CPUSS_DW1_TR_IN_28
TRIGG.GROUP.ONETOONE.1.OUTPUT.13.signal:CPUSS_DW1_TR_IN_29
TRIGG.GROUP.ONETOONE.1.OUTPUT.14.signal:CPUSS_DW1_TR_IN_30
TRIGG.GROUP.ONETOONE.1.OUTPUT.15.signal:CPUSS_DW1_TR_IN_31
TRIGG.GROUP.ONETOONE.1.OUTPUT.16.signal:CPUSS_DW1_TR_IN_32
TRIGG.GROUP.ONETOONE.1.OUTPUT.17.signal:CPUSS_DW1_TR_IN_33
TRIGG.GROUP.ONETOONE.1.OUTPUT.18.signal:CPUSS_DW1_TR_IN_34
TRIGG.GROUP.ONETOONE.1.OUTPUT.19.signal:CPUSS_DW1_TR_IN_35
TRIGG.GROUP.ONETOONE.1.OUTPUT.20.signal:CPUSS_DW1_TR_IN_36
TRIGG.GROUP.ONETOONE.1.OUTPUT.21.signal:CPUSS_DW1_TR_IN_37
TRIGG.GROUP.ONETOONE.1.OUTPUT.22.signal:CPUSS_DW1_TR_IN_38
TRIGG.GROUP.ONETOONE.1.OUTPUT.23.signal:CPUSS_DW1_TR_IN_39
TRIGG.GROUP.ONETOONE.1.OUTPUT.24.signal:CPUSS_DW1_TR_IN_40
TRIGG.GROUP.ONETOONE.1.OUTPUT.25.signal:CPUSS_DW1_TR_IN_41
TRIGG.GROUP.ONETOONE.1.OUTPUT.26.signal:CPUSS_DW1_TR_IN_42
TRIGG.GROUP.ONETOONE.1.OUTPUT.27.signal:CPUSS_DW1_TR_IN_43
TRIGG.GROUP.ONETOONE.1.OUTPUT.28.signal:CPUSS_DW1_TR_IN_44
TRIGG.GROUP.ONETOONE.1.OUTPUT.29.signal:CPUSS_DW1_TR_IN_45
TRIGG.GROUP.ONETOONE.1.OUTPUT.30.signal:CPUSS_DW1_TR_IN_46
TRIGG.GROUP.ONETOONE.1.OUTPUT.31.signal:CPUSS_DW1_TR_IN_47
TRIGG.GROUP.ONETOONE.1.OUTPUT.32.signal:CPUSS_DW1_TR_IN_48
TRIGG.GROUP.ONETOONE.1.OUTPUT.33.signal:CPUSS_DW1_TR_IN_49
TRIGG.GROUP.ONETOONE.1.OUTPUT.34.signal:CPUSS_DW1_TR_IN_50
TRIGG.GROUP.ONETOONE.1.OUTPUT.35.signal:CPUSS_DW1_TR_IN_51
TRIGG.GROUP.ONETOONE.1.OUTPUT.36.signal:CPUSS_DW1_TR_IN_52
TRIGG.GROUP.ONETOONE.1.OUTPUT.37.signal:CPUSS_DW1_TR_IN_53
TRIGG.GROUP.ONETOONE.1.OUTPUT.38.signal:CPUSS_DW1_TR_IN_54
TRIGG.GROUP.ONETOONE.1.OUTPUT.39.signal:CPUSS_DW1_TR_IN_55
TRIGG.GROUP.ONETOONE.1.OUTPUT.40.signal:CPUSS_DW1_TR_IN_56
TRIGG.GROUP.ONETOONE.1.OUTPUT.41.signal:CPUSS_DW1_TR_IN_57
TRIGG.GROUP.ONETOONE.1.OUTPUT.42.signal:CPUSS_DW1_TR_IN_58
TRIGG.GROUP.ONETOONE.1.OUTPUT.43.signal:CPUSS_DW1_TR_IN_59
TRIGG.GROUP.ONETOONE.1.OUTPUT.44.signal:CPUSS_DW1_TR_IN_60
TRIGG.GROUP.ONETOONE.1.OUTPUT.45.signal:CPUSS_DW1_TR_IN_61
TRIGG.GROUP.ONETOONE.1.OUTPUT.46.signal:CPUSS_DW1_TR_IN_62
TRIGG.GROUP.ONETOONE.1.OUTPUT.47.signal:CPUSS_DW1_TR_IN_63
TRIGG.GROUP.ONETOONE.1.OUTPUT.48.signal:CPUSS_DW1_TR_IN_64
TRIGG.GROUP.ONETOONE.1.OUTPUT.49.signal:CPUSS_DW1_TR_IN_65
TRIGG.GROUP.ONETOONE.1.OUTPUT.50.signal:CPUSS_DW1_TR_IN_66
TRIGG.GROUP.ONETOONE.1.OUTPUT.51.signal:CPUSS_DW1_TR_IN_67
TRIGG.GROUP.ONETOONE.1.OUTPUT.52.signal:CPUSS_DW1_TR_IN_68
TRIGG.GROUP.ONETOONE.1.OUTPUT.53.signal:CPUSS_DW1_TR_IN_69
TRIGG.GROUP.ONETOONE.1.OUTPUT.54.signal:CPUSS_DW1_TR_IN_70
TRIGG.GROUP.ONETOONE.1.OUTPUT.55.signal:CPUSS_DW1_TR_IN_71
TRIGG.GROUP.ONETOONE.1.OUTPUT.56.signal:CPUSS_DW1_TR_IN_72
TRIGG.GROUP.ONETOONE.1.OUTPUT.57.signal:CPUSS_DW1_TR_IN_73
TRIGG.GROUP.ONETOONE.1.OUTPUT.58.signal:CPUSS_DW1_TR_IN_74
TRIGG.GROUP.ONETOONE.1.OUTPUT.59.signal:CPUSS_DW1_TR_IN_75
TRIGG.GROUP.ONETOONE.1.OUTPUT.60.signal:CPUSS_DW1_TR_IN_76
TRIGG.GROUP.ONETOONE.1.OUTPUT.61.signal:CPUSS_DW1_TR_IN_77
TRIGG.GROUP.ONETOONE.1.OUTPUT.62.signal:CPUSS_DW1_TR_IN_78
TRIGG.GROUP.ONETOONE.1.OUTPUT.63.signal:CPUSS_DW1_TR_IN_79
TRIGG.GROUP.ONETOONE.1.OUTPUT.64.signal:CPUSS_DW1_TR_IN_80
TRIGG.GROUP.ONETOONE.1.OUTPUT.65.signal:CPUSS_DW1_TR_IN_81
TRIGG.GROUP.ONETOONE.1.OUTPUT.66.signal:CPUSS_DW1_TR_IN_82
TRIGG.GROUP.ONETOONE.1.OUTPUT.67.signal:CPUSS_DW1_TR_IN_83
TRIGG.GROUP.ONETOONE.2.description:Dedicated triggers to TCPWM[0]
TRIGG.GROUP.ONETOONE.2.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31
TRIGG.GROUP.ONETOONE.2.label:TO_TCPWM0
TRIGG.GROUP.ONETOONE.2.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31
TRIGG.GROUP.ONETOONE.2.INPUT.0.signal:PASS_0_TR_SAR_CH_RANGEVIO_0
TRIGG.GROUP.ONETOONE.2.INPUT.1.signal:PASS_0_TR_SAR_CH_RANGEVIO_1
TRIGG.GROUP.ONETOONE.2.INPUT.2.signal:PASS_0_TR_SAR_CH_RANGEVIO_2
TRIGG.GROUP.ONETOONE.2.INPUT.3.signal:PASS_0_TR_SAR_CH_RANGEVIO_3
TRIGG.GROUP.ONETOONE.2.INPUT.4.signal:PASS_0_TR_SAR_CH_RANGEVIO_4
TRIGG.GROUP.ONETOONE.2.INPUT.5.signal:PASS_0_TR_SAR_CH_RANGEVIO_5
TRIGG.GROUP.ONETOONE.2.INPUT.6.signal:PASS_0_TR_SAR_CH_RANGEVIO_6
TRIGG.GROUP.ONETOONE.2.INPUT.7.signal:PASS_0_TR_SAR_CH_RANGEVIO_7
TRIGG.GROUP.ONETOONE.2.INPUT.8.signal:PASS_0_TR_SAR_CH_RANGEVIO_8
TRIGG.GROUP.ONETOONE.2.INPUT.9.signal:PASS_0_TR_SAR_CH_RANGEVIO_9
TRIGG.GROUP.ONETOONE.2.INPUT.10.signal:PASS_0_TR_SAR_CH_RANGEVIO_10
TRIGG.GROUP.ONETOONE.2.INPUT.11.signal:PASS_0_TR_SAR_CH_RANGEVIO_11
TRIGG.GROUP.ONETOONE.2.INPUT.12.signal:PASS_0_TR_SAR_CH_RANGEVIO_12
TRIGG.GROUP.ONETOONE.2.INPUT.13.signal:PASS_0_TR_SAR_CH_RANGEVIO_13
TRIGG.GROUP.ONETOONE.2.INPUT.14.signal:PASS_0_TR_SAR_CH_RANGEVIO_14
TRIGG.GROUP.ONETOONE.2.INPUT.15.signal:PASS_0_TR_SAR_CH_RANGEVIO_15
TRIGG.GROUP.ONETOONE.2.INPUT.16.signal:PASS_0_TR_SAR_CH_RANGEVIO_16
TRIGG.GROUP.ONETOONE.2.INPUT.17.signal:PASS_0_TR_SAR_CH_RANGEVIO_17
TRIGG.GROUP.ONETOONE.2.INPUT.18.signal:PASS_0_TR_SAR_CH_RANGEVIO_18
TRIGG.GROUP.ONETOONE.2.INPUT.19.signal:PASS_0_TR_SAR_CH_RANGEVIO_19
TRIGG.GROUP.ONETOONE.2.INPUT.20.signal:PASS_0_TR_SAR_CH_RANGEVIO_20
TRIGG.GROUP.ONETOONE.2.INPUT.21.signal:PASS_0_TR_SAR_CH_RANGEVIO_21
TRIGG.GROUP.ONETOONE.2.INPUT.22.signal:PASS_0_TR_SAR_CH_RANGEVIO_22
TRIGG.GROUP.ONETOONE.2.INPUT.23.signal:PASS_0_TR_SAR_CH_RANGEVIO_23
TRIGG.GROUP.ONETOONE.2.INPUT.24.signal:PASS_0_TR_SAR_CH_RANGEVIO_24
TRIGG.GROUP.ONETOONE.2.INPUT.25.signal:PASS_0_TR_SAR_CH_RANGEVIO_25
TRIGG.GROUP.ONETOONE.2.INPUT.26.signal:PASS_0_TR_SAR_CH_RANGEVIO_26
TRIGG.GROUP.ONETOONE.2.INPUT.27.signal:PASS_0_TR_SAR_CH_RANGEVIO_27
TRIGG.GROUP.ONETOONE.2.INPUT.28.signal:PASS_0_TR_SAR_CH_RANGEVIO_28
TRIGG.GROUP.ONETOONE.2.INPUT.29.signal:PASS_0_TR_SAR_CH_RANGEVIO_29
TRIGG.GROUP.ONETOONE.2.INPUT.30.signal:PASS_0_TR_SAR_CH_RANGEVIO_30
TRIGG.GROUP.ONETOONE.2.INPUT.31.signal:PASS_0_TR_SAR_CH_RANGEVIO_31
TRIGG.GROUP.ONETOONE.2.OUTPUT.0.signal:TCPWM_0_TR_ONE_CNT_IN_0
TRIGG.GROUP.ONETOONE.2.OUTPUT.1.signal:TCPWM_0_TR_ONE_CNT_IN_1
TRIGG.GROUP.ONETOONE.2.OUTPUT.2.signal:TCPWM_0_TR_ONE_CNT_IN_2
TRIGG.GROUP.ONETOONE.2.OUTPUT.3.signal:TCPWM_0_TR_ONE_CNT_IN_3
TRIGG.GROUP.ONETOONE.2.OUTPUT.4.signal:TCPWM_0_TR_ONE_CNT_IN_4
TRIGG.GROUP.ONETOONE.2.OUTPUT.5.signal:TCPWM_0_TR_ONE_CNT_IN_5
TRIGG.GROUP.ONETOONE.2.OUTPUT.6.signal:TCPWM_0_TR_ONE_CNT_IN_6
TRIGG.GROUP.ONETOONE.2.OUTPUT.7.signal:TCPWM_0_TR_ONE_CNT_IN_7
TRIGG.GROUP.ONETOONE.2.OUTPUT.8.signal:TCPWM_0_TR_ONE_CNT_IN_8
TRIGG.GROUP.ONETOONE.2.OUTPUT.9.signal:TCPWM_0_TR_ONE_CNT_IN_9
TRIGG.GROUP.ONETOONE.2.OUTPUT.10.signal:TCPWM_0_TR_ONE_CNT_IN_10
TRIGG.GROUP.ONETOONE.2.OUTPUT.11.signal:TCPWM_0_TR_ONE_CNT_IN_11
TRIGG.GROUP.ONETOONE.2.OUTPUT.12.signal:TCPWM_0_TR_ONE_CNT_IN_12
TRIGG.GROUP.ONETOONE.2.OUTPUT.13.signal:TCPWM_0_TR_ONE_CNT_IN_13
TRIGG.GROUP.ONETOONE.2.OUTPUT.14.signal:TCPWM_0_TR_ONE_CNT_IN_14
TRIGG.GROUP.ONETOONE.2.OUTPUT.15.signal:TCPWM_0_TR_ONE_CNT_IN_15
TRIGG.GROUP.ONETOONE.2.OUTPUT.16.signal:TCPWM_0_TR_ONE_CNT_IN_16
TRIGG.GROUP.ONETOONE.2.OUTPUT.17.signal:TCPWM_0_TR_ONE_CNT_IN_17
TRIGG.GROUP.ONETOONE.2.OUTPUT.18.signal:TCPWM_0_TR_ONE_CNT_IN_18
TRIGG.GROUP.ONETOONE.2.OUTPUT.19.signal:TCPWM_0_TR_ONE_CNT_IN_19
TRIGG.GROUP.ONETOONE.2.OUTPUT.20.signal:TCPWM_0_TR_ONE_CNT_IN_256
TRIGG.GROUP.ONETOONE.2.OUTPUT.21.signal:TCPWM_0_TR_ONE_CNT_IN_257
TRIGG.GROUP.ONETOONE.2.OUTPUT.22.signal:TCPWM_0_TR_ONE_CNT_IN_258
TRIGG.GROUP.ONETOONE.2.OUTPUT.23.signal:TCPWM_0_TR_ONE_CNT_IN_259
TRIGG.GROUP.ONETOONE.2.OUTPUT.24.signal:TCPWM_0_TR_ONE_CNT_IN_260
TRIGG.GROUP.ONETOONE.2.OUTPUT.25.signal:TCPWM_0_TR_ONE_CNT_IN_261
TRIGG.GROUP.ONETOONE.2.OUTPUT.26.signal:TCPWM_0_TR_ONE_CNT_IN_262
TRIGG.GROUP.ONETOONE.2.OUTPUT.27.signal:TCPWM_0_TR_ONE_CNT_IN_263
TRIGG.GROUP.ONETOONE.2.OUTPUT.28.signal:TCPWM_0_TR_ONE_CNT_IN_264
TRIGG.GROUP.ONETOONE.2.OUTPUT.29.signal:TCPWM_0_TR_ONE_CNT_IN_265
TRIGG.GROUP.ONETOONE.2.OUTPUT.30.signal:TCPWM_0_TR_ONE_CNT_IN_266
TRIGG.GROUP.ONETOONE.2.OUTPUT.31.signal:TCPWM_0_TR_ONE_CNT_IN_267
TRIGG.GROUP.ONETOONE.3.description:Dedicated triggers to PASS[0]
TRIGG.GROUP.ONETOONE.3.inputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31
TRIGG.GROUP.ONETOONE.3.label:TO_PASS0
TRIGG.GROUP.ONETOONE.3.outputs:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30,31
TRIGG.GROUP.ONETOONE.3.INPUT.0.signal:TCPWM_0_TR_OUT1_0
TRIGG.GROUP.ONETOONE.3.INPUT.1.signal:TCPWM_0_TR_OUT1_1
TRIGG.GROUP.ONETOONE.3.INPUT.2.signal:TCPWM_0_TR_OUT1_2
TRIGG.GROUP.ONETOONE.3.INPUT.3.signal:TCPWM_0_TR_OUT1_3
TRIGG.GROUP.ONETOONE.3.INPUT.4.signal:TCPWM_0_TR_OUT1_4
TRIGG.GROUP.ONETOONE.3.INPUT.5.signal:TCPWM_0_TR_OUT1_5
TRIGG.GROUP.ONETOONE.3.INPUT.6.signal:TCPWM_0_TR_OUT1_6
TRIGG.GROUP.ONETOONE.3.INPUT.7.signal:TCPWM_0_TR_OUT1_7
TRIGG.GROUP.ONETOONE.3.INPUT.8.signal:TCPWM_0_TR_OUT1_8
TRIGG.GROUP.ONETOONE.3.INPUT.9.signal:TCPWM_0_TR_OUT1_9
TRIGG.GROUP.ONETOONE.3.INPUT.10.signal:TCPWM_0_TR_OUT1_10
TRIGG.GROUP.ONETOONE.3.INPUT.11.signal:TCPWM_0_TR_OUT1_11
TRIGG.GROUP.ONETOONE.3.INPUT.12.signal:TCPWM_0_TR_OUT1_12
TRIGG.GROUP.ONETOONE.3.INPUT.13.signal:TCPWM_0_TR_OUT1_13
TRIGG.GROUP.ONETOONE.3.INPUT.14.signal:TCPWM_0_TR_OUT1_14
TRIGG.GROUP.ONETOONE.3.INPUT.15.signal:TCPWM_0_TR_OUT1_15
TRIGG.GROUP.ONETOONE.3.INPUT.16.signal:TCPWM_0_TR_OUT1_16
TRIGG.GROUP.ONETOONE.3.INPUT.17.signal:TCPWM_0_TR_OUT1_17
TRIGG.GROUP.ONETOONE.3.INPUT.18.signal:TCPWM_0_TR_OUT1_18
TRIGG.GROUP.ONETOONE.3.INPUT.19.signal:TCPWM_0_TR_OUT1_19
TRIGG.GROUP.ONETOONE.3.INPUT.20.signal:TCPWM_0_TR_OUT1_256
TRIGG.GROUP.ONETOONE.3.INPUT.21.signal:TCPWM_0_TR_OUT1_257
TRIGG.GROUP.ONETOONE.3.INPUT.22.signal:TCPWM_0_TR_OUT1_258
TRIGG.GROUP.ONETOONE.3.INPUT.23.signal:TCPWM_0_TR_OUT1_259
TRIGG.GROUP.ONETOONE.3.INPUT.24.signal:TCPWM_0_TR_OUT1_260
TRIGG.GROUP.ONETOONE.3.INPUT.25.signal:TCPWM_0_TR_OUT1_261
TRIGG.GROUP.ONETOONE.3.INPUT.26.signal:TCPWM_0_TR_OUT1_262
TRIGG.GROUP.ONETOONE.3.INPUT.27.signal:TCPWM_0_TR_OUT1_263
TRIGG.GROUP.ONETOONE.3.INPUT.28.signal:TCPWM_0_TR_OUT1_264
TRIGG.GROUP.ONETOONE.3.INPUT.29.signal:TCPWM_0_TR_OUT1_265
TRIGG.GROUP.ONETOONE.3.INPUT.30.signal:TCPWM_0_TR_OUT1_266
TRIGG.GROUP.ONETOONE.3.INPUT.31.signal:TCPWM_0_TR_OUT1_267
TRIGG.GROUP.ONETOONE.3.OUTPUT.0.signal:PASS_0_TR_SAR_CH_IN_0
TRIGG.GROUP.ONETOONE.3.OUTPUT.1.signal:PASS_0_TR_SAR_CH_IN_1
TRIGG.GROUP.ONETOONE.3.OUTPUT.2.signal:PASS_0_TR_SAR_CH_IN_2
TRIGG.GROUP.ONETOONE.3.OUTPUT.3.signal:PASS_0_TR_SAR_CH_IN_3
TRIGG.GROUP.ONETOONE.3.OUTPUT.4.signal:PASS_0_TR_SAR_CH_IN_4
TRIGG.GROUP.ONETOONE.3.OUTPUT.5.signal:PASS_0_TR_SAR_CH_IN_5
TRIGG.GROUP.ONETOONE.3.OUTPUT.6.signal:PASS_0_TR_SAR_CH_IN_6
TRIGG.GROUP.ONETOONE.3.OUTPUT.7.signal:PASS_0_TR_SAR_CH_IN_7
TRIGG.GROUP.ONETOONE.3.OUTPUT.8.signal:PASS_0_TR_SAR_CH_IN_8
TRIGG.GROUP.ONETOONE.3.OUTPUT.9.signal:PASS_0_TR_SAR_CH_IN_9
TRIGG.GROUP.ONETOONE.3.OUTPUT.10.signal:PASS_0_TR_SAR_CH_IN_10
TRIGG.GROUP.ONETOONE.3.OUTPUT.11.signal:PASS_0_TR_SAR_CH_IN_11
TRIGG.GROUP.ONETOONE.3.OUTPUT.12.signal:PASS_0_TR_SAR_CH_IN_12
TRIGG.GROUP.ONETOONE.3.OUTPUT.13.signal:PASS_0_TR_SAR_CH_IN_13
TRIGG.GROUP.ONETOONE.3.OUTPUT.14.signal:PASS_0_TR_SAR_CH_IN_14
TRIGG.GROUP.ONETOONE.3.OUTPUT.15.signal:PASS_0_TR_SAR_CH_IN_15
TRIGG.GROUP.ONETOONE.3.OUTPUT.16.signal:PASS_0_TR_SAR_CH_IN_16
TRIGG.GROUP.ONETOONE.3.OUTPUT.17.signal:PASS_0_TR_SAR_CH_IN_17
TRIGG.GROUP.ONETOONE.3.OUTPUT.18.signal:PASS_0_TR_SAR_CH_IN_18
TRIGG.GROUP.ONETOONE.3.OUTPUT.19.signal:PASS_0_TR_SAR_CH_IN_19
TRIGG.GROUP.ONETOONE.3.OUTPUT.20.signal:PASS_0_TR_SAR_CH_IN_20
TRIGG.GROUP.ONETOONE.3.OUTPUT.21.signal:PASS_0_TR_SAR_CH_IN_21
TRIGG.GROUP.ONETOONE.3.OUTPUT.22.signal:PASS_0_TR_SAR_CH_IN_22
TRIGG.GROUP.ONETOONE.3.OUTPUT.23.signal:PASS_0_TR_SAR_CH_IN_23
TRIGG.GROUP.ONETOONE.3.OUTPUT.24.signal:PASS_0_TR_SAR_CH_IN_24
TRIGG.GROUP.ONETOONE.3.OUTPUT.25.signal:PASS_0_TR_SAR_CH_IN_25
TRIGG.GROUP.ONETOONE.3.OUTPUT.26.signal:PASS_0_TR_SAR_CH_IN_26
TRIGG.GROUP.ONETOONE.3.OUTPUT.27.signal:PASS_0_TR_SAR_CH_IN_27
TRIGG.GROUP.ONETOONE.3.OUTPUT.28.signal:PASS_0_TR_SAR_CH_IN_28
TRIGG.GROUP.ONETOONE.3.OUTPUT.29.signal:PASS_0_TR_SAR_CH_IN_29
TRIGG.GROUP.ONETOONE.3.OUTPUT.30.signal:PASS_0_TR_SAR_CH_IN_30
TRIGG.GROUP.ONETOONE.3.OUTPUT.31.signal:PASS_0_TR_SAR_CH_IN_31
TRIGG.GROUP.ONETOONE.4.description:Dedicated triggers to CANFD[1]
TRIGG.GROUP.ONETOONE.4.inputs:0,1
TRIGG.GROUP.ONETOONE.4.label:TO_CANFD1
TRIGG.GROUP.ONETOONE.4.outputs:0,1
TRIGG.GROUP.ONETOONE.4.INPUT.0.signal:CPUSS_DW1_TR_OUT_40
TRIGG.GROUP.ONETOONE.4.INPUT.1.signal:CPUSS_DW1_TR_OUT_43
TRIGG.GROUP.ONETOONE.4.OUTPUT.0.signal:CANFD_1_TR_DBG_DMA_ACK_0
TRIGG.GROUP.ONETOONE.4.OUTPUT.1.signal:CANFD_1_TR_DBG_DMA_ACK_1
TRIGG.GROUP.ONETOONE.5.description:Dedicated triggers to CANFD[0]
TRIGG.GROUP.ONETOONE.5.inputs:0,1
TRIGG.GROUP.ONETOONE.5.label:TO_CANFD0
TRIGG.GROUP.ONETOONE.5.outputs:0,1
TRIGG.GROUP.ONETOONE.5.INPUT.0.signal:CPUSS_DW0_TR_OUT_32
TRIGG.GROUP.ONETOONE.5.INPUT.1.signal:CPUSS_DW0_TR_OUT_35
TRIGG.GROUP.ONETOONE.5.OUTPUT.0.signal:CANFD_0_TR_DBG_DMA_ACK_0
TRIGG.GROUP.ONETOONE.5.OUTPUT.1.signal:CANFD_0_TR_DBG_DMA_ACK_1
TRIGG.GROUP.ONETOONE.6.description:Dedicated triggers to LIN[0]
TRIGG.GROUP.ONETOONE.6.inputs:0,1
TRIGG.GROUP.ONETOONE.6.label:TO_LIN0
TRIGG.GROUP.ONETOONE.6.outputs:0,1
TRIGG.GROUP.ONETOONE.6.INPUT.0.signal:TCPWM_0_TR_OUT1_24
TRIGG.GROUP.ONETOONE.6.INPUT.1.signal:TCPWM_0_TR_OUT1_25
TRIGG.GROUP.ONETOONE.6.OUTPUT.0.signal:LIN_0_TR_CMD_TX_HEADER_0
TRIGG.GROUP.ONETOONE.6.OUTPUT.1.signal:LIN_0_TR_CMD_TX_HEADER_1
TRIGG.GROUP.ONETOONE.7.description:Dedicated triggers to CXPI[0]
TRIGG.GROUP.ONETOONE.7.inputs:0,1
TRIGG.GROUP.ONETOONE.7.label:TO_CXPI0
TRIGG.GROUP.ONETOONE.7.outputs:0,1
TRIGG.GROUP.ONETOONE.7.INPUT.0.signal:TCPWM_0_TR_OUT1_26
TRIGG.GROUP.ONETOONE.7.INPUT.1.signal:TCPWM_0_TR_OUT1_27
TRIGG.GROUP.ONETOONE.7.OUTPUT.0.signal:CXPI_0_TR_CMD_TX_HEADER_0
TRIGG.GROUP.ONETOONE.7.OUTPUT.1.signal:CXPI_0_TR_CMD_TX_HEADER_1
TRIGG.SIGNAL.AXI_DMAC_0_TR_IN_0.source:TRIGG.GROUP.MUX.13.OUTPUT.0
TRIGG.SIGNAL.AXI_DMAC_0_TR_IN_1.source:TRIGG.GROUP.MUX.13.OUTPUT.1
TRIGG.SIGNAL.AXI_DMAC_0_TR_IN_2.source:TRIGG.GROUP.MUX.13.OUTPUT.2
TRIGG.SIGNAL.AXI_DMAC_0_TR_IN_3.source:TRIGG.GROUP.MUX.13.OUTPUT.3
TRIGG.SIGNAL.AXI_DMAC_0_TR_OUT_0.destinations:TRIGG.GROUP.MUX.3.INPUT.17,TRIGG.GROUP.MUX.4.INPUT.143,TRIGG.GROUP.MUX.11.INPUT.87,TRIGG.GROUP.MUX.13.INPUT.9,TRIGG.GROUP.ONETOONE.1.INPUT.44
TRIGG.SIGNAL.AXI_DMAC_0_TR_OUT_1.destinations:TRIGG.GROUP.MUX.3.INPUT.18,TRIGG.GROUP.MUX.4.INPUT.144,TRIGG.GROUP.MUX.11.INPUT.88,TRIGG.GROUP.MUX.13.INPUT.10,TRIGG.GROUP.ONETOONE.1.INPUT.45
TRIGG.SIGNAL.AXI_DMAC_0_TR_OUT_2.destinations:TRIGG.GROUP.MUX.3.INPUT.19,TRIGG.GROUP.MUX.4.INPUT.145,TRIGG.GROUP.MUX.11.INPUT.89,TRIGG.GROUP.MUX.13.INPUT.11,TRIGG.GROUP.ONETOONE.1.INPUT.46
TRIGG.SIGNAL.AXI_DMAC_0_TR_OUT_3.destinations:TRIGG.GROUP.MUX.3.INPUT.20,TRIGG.GROUP.MUX.4.INPUT.146,TRIGG.GROUP.MUX.11.INPUT.90,TRIGG.GROUP.MUX.13.INPUT.12,TRIGG.GROUP.ONETOONE.1.INPUT.47
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_ACK_0.source:TRIGG.GROUP.ONETOONE.5.OUTPUT.0
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_ACK_1.source:TRIGG.GROUP.ONETOONE.5.OUTPUT.1
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_REQ_0.destinations:TRIGG.GROUP.MUX.5.INPUT.1,TRIGG.GROUP.MUX.10.INPUT.113,TRIGG.GROUP.ONETOONE.0.INPUT.0
TRIGG.SIGNAL.CANFD_0_TR_DBG_DMA_REQ_1.destinations:TRIGG.GROUP.MUX.5.INPUT.2,TRIGG.GROUP.MUX.10.INPUT.114,TRIGG.GROUP.ONETOONE.0.INPUT.3
TRIGG.SIGNAL.CANFD_0_TR_EVT_SWT_IN_0.source:TRIGG.GROUP.MUX.8.OUTPUT.0
TRIGG.SIGNAL.CANFD_0_TR_EVT_SWT_IN_1.source:TRIGG.GROUP.MUX.8.OUTPUT.1
TRIGG.SIGNAL.CANFD_0_TR_FIFO0_0.destinations:TRIGG.GROUP.MUX.5.INPUT.3,TRIGG.GROUP.MUX.10.INPUT.115,TRIGG.GROUP.ONETOONE.0.INPUT.1
TRIGG.SIGNAL.CANFD_0_TR_FIFO0_1.destinations:TRIGG.GROUP.MUX.5.INPUT.4,TRIGG.GROUP.MUX.10.INPUT.116,TRIGG.GROUP.ONETOONE.0.INPUT.4
TRIGG.SIGNAL.CANFD_0_TR_FIFO1_0.destinations:TRIGG.GROUP.MUX.5.INPUT.5,TRIGG.GROUP.MUX.10.INPUT.117,TRIGG.GROUP.ONETOONE.0.INPUT.2
TRIGG.SIGNAL.CANFD_0_TR_FIFO1_1.destinations:TRIGG.GROUP.MUX.5.INPUT.6,TRIGG.GROUP.MUX.10.INPUT.118,TRIGG.GROUP.ONETOONE.0.INPUT.5
TRIGG.SIGNAL.CANFD_0_TR_TMP_RTP_OUT_0.destinations:TRIGG.GROUP.MUX.0.INPUT.57,TRIGG.GROUP.MUX.5.INPUT.13,TRIGG.GROUP.MUX.8.INPUT.1,TRIGG.GROUP.MUX.10.INPUT.119
TRIGG.SIGNAL.CANFD_0_TR_TMP_RTP_OUT_1.destinations:TRIGG.GROUP.MUX.0.INPUT.58,TRIGG.GROUP.MUX.5.INPUT.14,TRIGG.GROUP.MUX.8.INPUT.2,TRIGG.GROUP.MUX.10.INPUT.120
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_ACK_0.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.0
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_ACK_1.source:TRIGG.GROUP.ONETOONE.4.OUTPUT.1
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_REQ_0.destinations:TRIGG.GROUP.MUX.5.INPUT.7,TRIGG.GROUP.MUX.10.INPUT.121,TRIGG.GROUP.ONETOONE.1.INPUT.24
TRIGG.SIGNAL.CANFD_1_TR_DBG_DMA_REQ_1.destinations:TRIGG.GROUP.MUX.5.INPUT.8,TRIGG.GROUP.MUX.10.INPUT.122,TRIGG.GROUP.ONETOONE.1.INPUT.27
TRIGG.SIGNAL.CANFD_1_TR_EVT_SWT_IN_0.source:TRIGG.GROUP.MUX.8.OUTPUT.2
TRIGG.SIGNAL.CANFD_1_TR_EVT_SWT_IN_1.source:TRIGG.GROUP.MUX.8.OUTPUT.3
TRIGG.SIGNAL.CANFD_1_TR_FIFO0_0.destinations:TRIGG.GROUP.MUX.5.INPUT.9,TRIGG.GROUP.MUX.10.INPUT.123,TRIGG.GROUP.ONETOONE.1.INPUT.25
TRIGG.SIGNAL.CANFD_1_TR_FIFO0_1.destinations:TRIGG.GROUP.MUX.5.INPUT.10,TRIGG.GROUP.MUX.10.INPUT.124,TRIGG.GROUP.ONETOONE.1.INPUT.28
TRIGG.SIGNAL.CANFD_1_TR_FIFO1_0.destinations:TRIGG.GROUP.MUX.5.INPUT.11,TRIGG.GROUP.MUX.10.INPUT.125,TRIGG.GROUP.ONETOONE.1.INPUT.26
TRIGG.SIGNAL.CANFD_1_TR_FIFO1_1.destinations:TRIGG.GROUP.MUX.5.INPUT.12,TRIGG.GROUP.MUX.10.INPUT.126,TRIGG.GROUP.ONETOONE.1.INPUT.29
TRIGG.SIGNAL.CANFD_1_TR_TMP_RTP_OUT_0.destinations:TRIGG.GROUP.MUX.0.INPUT.59,TRIGG.GROUP.MUX.5.INPUT.15,TRIGG.GROUP.MUX.8.INPUT.3,TRIGG.GROUP.MUX.10.INPUT.127
TRIGG.SIGNAL.CANFD_1_TR_TMP_RTP_OUT_1.destinations:TRIGG.GROUP.MUX.0.INPUT.60,TRIGG.GROUP.MUX.5.INPUT.16,TRIGG.GROUP.MUX.8.INPUT.4,TRIGG.GROUP.MUX.10.INPUT.128
TRIGG.SIGNAL.CPUSS_CTI_TR_IN_0.source:TRIGG.GROUP.MUX.9.OUTPUT.2
TRIGG.SIGNAL.CPUSS_CTI_TR_IN_1.source:TRIGG.GROUP.MUX.9.OUTPUT.3
TRIGG.SIGNAL.CPUSS_CTI_TR_OUT_0.destinations:TRIGG.GROUP.MUX.1.INPUT.85,TRIGG.GROUP.MUX.6.INPUT.103,TRIGG.GROUP.MUX.10.INPUT.129
TRIGG.SIGNAL.CPUSS_CTI_TR_OUT_1.destinations:TRIGG.GROUP.MUX.1.INPUT.86,TRIGG.GROUP.MUX.6.INPUT.104,TRIGG.GROUP.MUX.10.INPUT.130
TRIGG.SIGNAL.CPUSS_DMAC_TR_IN_0.source:TRIGG.GROUP.MUX.3.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DMAC_TR_IN_1.source:TRIGG.GROUP.MUX.3.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DMAC_TR_IN_2.source:TRIGG.GROUP.MUX.3.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DMAC_TR_IN_3.source:TRIGG.GROUP.MUX.3.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DMAC_TR_IN_4.source:TRIGG.GROUP.MUX.3.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DMAC_TR_IN_5.source:TRIGG.GROUP.MUX.3.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DMAC_TR_IN_6.source:TRIGG.GROUP.MUX.3.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DMAC_TR_IN_7.source:TRIGG.GROUP.MUX.3.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DMAC_TR_OUT_0.destinations:TRIGG.GROUP.MUX.0.INPUT.49,TRIGG.GROUP.MUX.4.INPUT.49,TRIGG.GROUP.MUX.12.INPUT.85
TRIGG.SIGNAL.CPUSS_DMAC_TR_OUT_1.destinations:TRIGG.GROUP.MUX.0.INPUT.50,TRIGG.GROUP.MUX.4.INPUT.50,TRIGG.GROUP.MUX.12.INPUT.86
TRIGG.SIGNAL.CPUSS_DMAC_TR_OUT_2.destinations:TRIGG.GROUP.MUX.0.INPUT.51,TRIGG.GROUP.MUX.4.INPUT.51,TRIGG.GROUP.MUX.12.INPUT.87
TRIGG.SIGNAL.CPUSS_DMAC_TR_OUT_3.destinations:TRIGG.GROUP.MUX.0.INPUT.52,TRIGG.GROUP.MUX.4.INPUT.52,TRIGG.GROUP.MUX.12.INPUT.88
TRIGG.SIGNAL.CPUSS_DMAC_TR_OUT_4.destinations:TRIGG.GROUP.MUX.0.INPUT.53,TRIGG.GROUP.MUX.4.INPUT.53,TRIGG.GROUP.MUX.12.INPUT.89
TRIGG.SIGNAL.CPUSS_DMAC_TR_OUT_5.destinations:TRIGG.GROUP.MUX.0.INPUT.54,TRIGG.GROUP.MUX.4.INPUT.54,TRIGG.GROUP.MUX.12.INPUT.90
TRIGG.SIGNAL.CPUSS_DMAC_TR_OUT_6.destinations:TRIGG.GROUP.MUX.0.INPUT.55,TRIGG.GROUP.MUX.4.INPUT.55,TRIGG.GROUP.MUX.12.INPUT.91
TRIGG.SIGNAL.CPUSS_DMAC_TR_OUT_7.destinations:TRIGG.GROUP.MUX.0.INPUT.56,TRIGG.GROUP.MUX.4.INPUT.56,TRIGG.GROUP.MUX.12.INPUT.92
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_0.source:TRIGG.GROUP.MUX.0.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_1.source:TRIGG.GROUP.MUX.0.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_10.source:TRIGG.GROUP.MUX.0.OUTPUT.10
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_11.source:TRIGG.GROUP.MUX.0.OUTPUT.11
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_12.source:TRIGG.GROUP.MUX.0.OUTPUT.12
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_13.source:TRIGG.GROUP.MUX.0.OUTPUT.13
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_14.source:TRIGG.GROUP.MUX.0.OUTPUT.14
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_15.source:TRIGG.GROUP.MUX.0.OUTPUT.15
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_16.source:TRIGG.GROUP.MUX.1.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_17.source:TRIGG.GROUP.MUX.1.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_18.source:TRIGG.GROUP.MUX.1.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_19.source:TRIGG.GROUP.MUX.1.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_2.source:TRIGG.GROUP.MUX.0.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_20.source:TRIGG.GROUP.MUX.1.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_21.source:TRIGG.GROUP.MUX.1.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_22.source:TRIGG.GROUP.MUX.1.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_23.source:TRIGG.GROUP.MUX.1.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_24.source:TRIGG.GROUP.MUX.1.OUTPUT.8
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_25.source:TRIGG.GROUP.MUX.1.OUTPUT.9
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_26.source:TRIGG.GROUP.MUX.1.OUTPUT.10
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_27.source:TRIGG.GROUP.MUX.1.OUTPUT.11
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_28.source:TRIGG.GROUP.MUX.1.OUTPUT.12
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_29.source:TRIGG.GROUP.MUX.1.OUTPUT.13
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_3.source:TRIGG.GROUP.MUX.0.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_30.source:TRIGG.GROUP.MUX.1.OUTPUT.14
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_31.source:TRIGG.GROUP.MUX.1.OUTPUT.15
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_32.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_33.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_34.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_35.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_36.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_37.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_38.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_39.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_4.source:TRIGG.GROUP.MUX.0.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_40.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.8
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_41.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.9
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_42.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.10
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_43.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.11
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_44.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.12
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_45.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.13
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_46.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.14
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_47.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.15
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_48.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.16
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_49.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.17
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_5.source:TRIGG.GROUP.MUX.0.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_50.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.18
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_51.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.19
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_52.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.20
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_53.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.21
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_54.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.22
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_55.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.23
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_56.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.24
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_57.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.25
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_58.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.26
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_59.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.27
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_6.source:TRIGG.GROUP.MUX.0.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_60.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.28
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_61.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.29
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_62.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.30
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_63.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.31
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_64.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.32
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_65.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.33
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_66.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.34
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_67.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.35
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_68.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.36
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_69.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.37
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_7.source:TRIGG.GROUP.MUX.0.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_70.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.38
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_71.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.39
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_72.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.40
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_73.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.41
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_74.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.42
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_75.source:TRIGG.GROUP.ONETOONE.0.OUTPUT.43
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_8.source:TRIGG.GROUP.MUX.0.OUTPUT.8
TRIGG.SIGNAL.CPUSS_DW0_TR_IN_9.source:TRIGG.GROUP.MUX.0.OUTPUT.9
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_0.destinations:TRIGG.GROUP.MUX.0.INPUT.1,TRIGG.GROUP.MUX.2.INPUT.17,TRIGG.GROUP.MUX.4.INPUT.1,TRIGG.GROUP.MUX.7.INPUT.1,TRIGG.GROUP.MUX.10.INPUT.1
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_1.destinations:TRIGG.GROUP.MUX.0.INPUT.2,TRIGG.GROUP.MUX.2.INPUT.18,TRIGG.GROUP.MUX.4.INPUT.2,TRIGG.GROUP.MUX.7.INPUT.2,TRIGG.GROUP.MUX.10.INPUT.2
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_10.destinations:TRIGG.GROUP.MUX.0.INPUT.11,TRIGG.GROUP.MUX.2.INPUT.27,TRIGG.GROUP.MUX.4.INPUT.11,TRIGG.GROUP.MUX.7.INPUT.11,TRIGG.GROUP.MUX.10.INPUT.11
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_11.destinations:TRIGG.GROUP.MUX.0.INPUT.12,TRIGG.GROUP.MUX.2.INPUT.28,TRIGG.GROUP.MUX.4.INPUT.12,TRIGG.GROUP.MUX.7.INPUT.12,TRIGG.GROUP.MUX.10.INPUT.12
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_12.destinations:TRIGG.GROUP.MUX.0.INPUT.13,TRIGG.GROUP.MUX.2.INPUT.29,TRIGG.GROUP.MUX.4.INPUT.13,TRIGG.GROUP.MUX.7.INPUT.13,TRIGG.GROUP.MUX.10.INPUT.13
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_13.destinations:TRIGG.GROUP.MUX.0.INPUT.14,TRIGG.GROUP.MUX.2.INPUT.30,TRIGG.GROUP.MUX.4.INPUT.14,TRIGG.GROUP.MUX.7.INPUT.14,TRIGG.GROUP.MUX.10.INPUT.14
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_14.destinations:TRIGG.GROUP.MUX.0.INPUT.15,TRIGG.GROUP.MUX.2.INPUT.31,TRIGG.GROUP.MUX.4.INPUT.15,TRIGG.GROUP.MUX.7.INPUT.15,TRIGG.GROUP.MUX.10.INPUT.15
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_15.destinations:TRIGG.GROUP.MUX.0.INPUT.16,TRIGG.GROUP.MUX.2.INPUT.32,TRIGG.GROUP.MUX.4.INPUT.16,TRIGG.GROUP.MUX.7.INPUT.16,TRIGG.GROUP.MUX.10.INPUT.16
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_16.destinations:TRIGG.GROUP.MUX.0.INPUT.17,TRIGG.GROUP.MUX.2.INPUT.33,TRIGG.GROUP.MUX.4.INPUT.17,TRIGG.GROUP.MUX.7.INPUT.17,TRIGG.GROUP.MUX.10.INPUT.17
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_17.destinations:TRIGG.GROUP.MUX.0.INPUT.18,TRIGG.GROUP.MUX.2.INPUT.34,TRIGG.GROUP.MUX.4.INPUT.18,TRIGG.GROUP.MUX.7.INPUT.18,TRIGG.GROUP.MUX.10.INPUT.18
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_18.destinations:TRIGG.GROUP.MUX.0.INPUT.19,TRIGG.GROUP.MUX.2.INPUT.35,TRIGG.GROUP.MUX.4.INPUT.19,TRIGG.GROUP.MUX.7.INPUT.19,TRIGG.GROUP.MUX.10.INPUT.19
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_19.destinations:TRIGG.GROUP.MUX.0.INPUT.20,TRIGG.GROUP.MUX.2.INPUT.36,TRIGG.GROUP.MUX.4.INPUT.20,TRIGG.GROUP.MUX.7.INPUT.20,TRIGG.GROUP.MUX.10.INPUT.20
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_2.destinations:TRIGG.GROUP.MUX.0.INPUT.3,TRIGG.GROUP.MUX.2.INPUT.19,TRIGG.GROUP.MUX.4.INPUT.3,TRIGG.GROUP.MUX.7.INPUT.3,TRIGG.GROUP.MUX.10.INPUT.3
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_20.destinations:TRIGG.GROUP.MUX.0.INPUT.21,TRIGG.GROUP.MUX.2.INPUT.37,TRIGG.GROUP.MUX.4.INPUT.21,TRIGG.GROUP.MUX.7.INPUT.21,TRIGG.GROUP.MUX.10.INPUT.21
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_21.destinations:TRIGG.GROUP.MUX.0.INPUT.22,TRIGG.GROUP.MUX.2.INPUT.38,TRIGG.GROUP.MUX.4.INPUT.22,TRIGG.GROUP.MUX.7.INPUT.22,TRIGG.GROUP.MUX.10.INPUT.22
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_22.destinations:TRIGG.GROUP.MUX.0.INPUT.23,TRIGG.GROUP.MUX.2.INPUT.39,TRIGG.GROUP.MUX.4.INPUT.23,TRIGG.GROUP.MUX.7.INPUT.23,TRIGG.GROUP.MUX.10.INPUT.23
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_23.destinations:TRIGG.GROUP.MUX.0.INPUT.24,TRIGG.GROUP.MUX.2.INPUT.40,TRIGG.GROUP.MUX.4.INPUT.24,TRIGG.GROUP.MUX.7.INPUT.24,TRIGG.GROUP.MUX.10.INPUT.24
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_24.destinations:TRIGG.GROUP.MUX.0.INPUT.25,TRIGG.GROUP.MUX.2.INPUT.41,TRIGG.GROUP.MUX.4.INPUT.25,TRIGG.GROUP.MUX.7.INPUT.25,TRIGG.GROUP.MUX.10.INPUT.25
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_25.destinations:TRIGG.GROUP.MUX.0.INPUT.26,TRIGG.GROUP.MUX.2.INPUT.42,TRIGG.GROUP.MUX.4.INPUT.26,TRIGG.GROUP.MUX.7.INPUT.26,TRIGG.GROUP.MUX.10.INPUT.26
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_26.destinations:TRIGG.GROUP.MUX.0.INPUT.27,TRIGG.GROUP.MUX.2.INPUT.43,TRIGG.GROUP.MUX.4.INPUT.27,TRIGG.GROUP.MUX.7.INPUT.27,TRIGG.GROUP.MUX.10.INPUT.27
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_27.destinations:TRIGG.GROUP.MUX.0.INPUT.28,TRIGG.GROUP.MUX.2.INPUT.44,TRIGG.GROUP.MUX.4.INPUT.28,TRIGG.GROUP.MUX.7.INPUT.28,TRIGG.GROUP.MUX.10.INPUT.28
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_28.destinations:TRIGG.GROUP.MUX.0.INPUT.29,TRIGG.GROUP.MUX.2.INPUT.45,TRIGG.GROUP.MUX.4.INPUT.29,TRIGG.GROUP.MUX.7.INPUT.29,TRIGG.GROUP.MUX.10.INPUT.29
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_29.destinations:TRIGG.GROUP.MUX.0.INPUT.30,TRIGG.GROUP.MUX.2.INPUT.46,TRIGG.GROUP.MUX.4.INPUT.30,TRIGG.GROUP.MUX.7.INPUT.30,TRIGG.GROUP.MUX.10.INPUT.30
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_3.destinations:TRIGG.GROUP.MUX.0.INPUT.4,TRIGG.GROUP.MUX.2.INPUT.20,TRIGG.GROUP.MUX.4.INPUT.4,TRIGG.GROUP.MUX.7.INPUT.4,TRIGG.GROUP.MUX.10.INPUT.4
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_30.destinations:TRIGG.GROUP.MUX.0.INPUT.31,TRIGG.GROUP.MUX.2.INPUT.47,TRIGG.GROUP.MUX.4.INPUT.31,TRIGG.GROUP.MUX.7.INPUT.31,TRIGG.GROUP.MUX.10.INPUT.31
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_31.destinations:TRIGG.GROUP.MUX.0.INPUT.32,TRIGG.GROUP.MUX.2.INPUT.48,TRIGG.GROUP.MUX.4.INPUT.32,TRIGG.GROUP.MUX.7.INPUT.32,TRIGG.GROUP.MUX.10.INPUT.32
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_32.destinations:TRIGG.GROUP.MUX.10.INPUT.33,TRIGG.GROUP.ONETOONE.5.INPUT.0
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_33.destinations:TRIGG.GROUP.MUX.10.INPUT.34
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_34.destinations:TRIGG.GROUP.MUX.10.INPUT.35
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_35.destinations:TRIGG.GROUP.MUX.10.INPUT.36,TRIGG.GROUP.ONETOONE.5.INPUT.1
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_36.destinations:TRIGG.GROUP.MUX.10.INPUT.37
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_37.destinations:TRIGG.GROUP.MUX.10.INPUT.38
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_38.destinations:TRIGG.GROUP.MUX.10.INPUT.39
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_39.destinations:TRIGG.GROUP.MUX.10.INPUT.40
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_4.destinations:TRIGG.GROUP.MUX.0.INPUT.5,TRIGG.GROUP.MUX.2.INPUT.21,TRIGG.GROUP.MUX.4.INPUT.5,TRIGG.GROUP.MUX.7.INPUT.5,TRIGG.GROUP.MUX.10.INPUT.5
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_40.destinations:TRIGG.GROUP.MUX.10.INPUT.41
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_41.destinations:TRIGG.GROUP.MUX.10.INPUT.42
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_42.destinations:TRIGG.GROUP.MUX.10.INPUT.43
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_43.destinations:TRIGG.GROUP.MUX.10.INPUT.44
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_44.destinations:TRIGG.GROUP.MUX.10.INPUT.45
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_45.destinations:TRIGG.GROUP.MUX.10.INPUT.46
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_46.destinations:TRIGG.GROUP.MUX.10.INPUT.47
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_47.destinations:TRIGG.GROUP.MUX.10.INPUT.48
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_48.destinations:TRIGG.GROUP.MUX.10.INPUT.49
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_49.destinations:TRIGG.GROUP.MUX.10.INPUT.50
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_5.destinations:TRIGG.GROUP.MUX.0.INPUT.6,TRIGG.GROUP.MUX.2.INPUT.22,TRIGG.GROUP.MUX.4.INPUT.6,TRIGG.GROUP.MUX.7.INPUT.6,TRIGG.GROUP.MUX.10.INPUT.6
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_50.destinations:TRIGG.GROUP.MUX.10.INPUT.51
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_51.destinations:TRIGG.GROUP.MUX.10.INPUT.52
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_52.destinations:TRIGG.GROUP.MUX.10.INPUT.53
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_53.destinations:TRIGG.GROUP.MUX.10.INPUT.54
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_54.destinations:TRIGG.GROUP.MUX.10.INPUT.55
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_55.destinations:TRIGG.GROUP.MUX.10.INPUT.56
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_56.destinations:TRIGG.GROUP.MUX.10.INPUT.57
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_57.destinations:TRIGG.GROUP.MUX.10.INPUT.58
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_58.destinations:TRIGG.GROUP.MUX.10.INPUT.59
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_59.destinations:TRIGG.GROUP.MUX.10.INPUT.60
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_6.destinations:TRIGG.GROUP.MUX.0.INPUT.7,TRIGG.GROUP.MUX.2.INPUT.23,TRIGG.GROUP.MUX.4.INPUT.7,TRIGG.GROUP.MUX.7.INPUT.7,TRIGG.GROUP.MUX.10.INPUT.7
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_60.destinations:TRIGG.GROUP.MUX.10.INPUT.61
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_61.destinations:TRIGG.GROUP.MUX.10.INPUT.62
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_62.destinations:TRIGG.GROUP.MUX.10.INPUT.63
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_63.destinations:TRIGG.GROUP.MUX.10.INPUT.64
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_64.destinations:TRIGG.GROUP.MUX.10.INPUT.65
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_65.destinations:TRIGG.GROUP.MUX.10.INPUT.66
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_66.destinations:TRIGG.GROUP.MUX.10.INPUT.67
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_67.destinations:TRIGG.GROUP.MUX.10.INPUT.68
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_68.destinations:TRIGG.GROUP.MUX.10.INPUT.69
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_69.destinations:TRIGG.GROUP.MUX.10.INPUT.70
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_7.destinations:TRIGG.GROUP.MUX.0.INPUT.8,TRIGG.GROUP.MUX.2.INPUT.24,TRIGG.GROUP.MUX.4.INPUT.8,TRIGG.GROUP.MUX.7.INPUT.8,TRIGG.GROUP.MUX.10.INPUT.8
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_70.destinations:TRIGG.GROUP.MUX.10.INPUT.71
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_71.destinations:TRIGG.GROUP.MUX.10.INPUT.72
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_72.destinations:TRIGG.GROUP.MUX.10.INPUT.73
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_73.destinations:TRIGG.GROUP.MUX.10.INPUT.74
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_74.destinations:TRIGG.GROUP.MUX.10.INPUT.75
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_75.destinations:TRIGG.GROUP.MUX.10.INPUT.76
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_8.destinations:TRIGG.GROUP.MUX.0.INPUT.9,TRIGG.GROUP.MUX.2.INPUT.25,TRIGG.GROUP.MUX.4.INPUT.9,TRIGG.GROUP.MUX.7.INPUT.9,TRIGG.GROUP.MUX.10.INPUT.9
TRIGG.SIGNAL.CPUSS_DW0_TR_OUT_9.destinations:TRIGG.GROUP.MUX.0.INPUT.10,TRIGG.GROUP.MUX.2.INPUT.26,TRIGG.GROUP.MUX.4.INPUT.10,TRIGG.GROUP.MUX.7.INPUT.10,TRIGG.GROUP.MUX.10.INPUT.10
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_0.source:TRIGG.GROUP.MUX.2.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_1.source:TRIGG.GROUP.MUX.2.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_10.source:TRIGG.GROUP.MUX.2.OUTPUT.10
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_11.source:TRIGG.GROUP.MUX.2.OUTPUT.11
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_12.source:TRIGG.GROUP.MUX.2.OUTPUT.12
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_13.source:TRIGG.GROUP.MUX.2.OUTPUT.13
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_14.source:TRIGG.GROUP.MUX.2.OUTPUT.14
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_15.source:TRIGG.GROUP.MUX.2.OUTPUT.15
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_16.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.0
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_17.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_18.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_19.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_2.source:TRIGG.GROUP.MUX.2.OUTPUT.2
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_20.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_21.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_22.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_23.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_24.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.8
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_25.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.9
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_26.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.10
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_27.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.11
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_28.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.12
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_29.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.13
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_3.source:TRIGG.GROUP.MUX.2.OUTPUT.3
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_30.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.14
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_31.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.15
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_32.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.16
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_33.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.17
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_34.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.18
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_35.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.19
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_36.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.20
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_37.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.21
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_38.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.22
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_39.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.23
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_4.source:TRIGG.GROUP.MUX.2.OUTPUT.4
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_40.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.24
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_41.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.25
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_42.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.26
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_43.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.27
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_44.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.28
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_45.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.29
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_46.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.30
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_47.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.31
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_48.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.32
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_49.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.33
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_5.source:TRIGG.GROUP.MUX.2.OUTPUT.5
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_50.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.34
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_51.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.35
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_52.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.36
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_53.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.37
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_54.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.38
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_55.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.39
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_56.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.40
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_57.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.41
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_58.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.42
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_59.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.43
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_6.source:TRIGG.GROUP.MUX.2.OUTPUT.6
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_60.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.44
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_61.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.45
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_62.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.46
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_63.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.47
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_64.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.48
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_65.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.49
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_66.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.50
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_67.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.51
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_68.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.52
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_69.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.53
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_7.source:TRIGG.GROUP.MUX.2.OUTPUT.7
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_70.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.54
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_71.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.55
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_72.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.56
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_73.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.57
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_74.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.58
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_75.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.59
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_76.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.60
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_77.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.61
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_78.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.62
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_79.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.63
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_8.source:TRIGG.GROUP.MUX.2.OUTPUT.8
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_80.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.64
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_81.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.65
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_82.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.66
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_83.source:TRIGG.GROUP.ONETOONE.1.OUTPUT.67
TRIGG.SIGNAL.CPUSS_DW1_TR_IN_9.source:TRIGG.GROUP.MUX.2.OUTPUT.9
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_0.destinations:TRIGG.GROUP.MUX.0.INPUT.33,TRIGG.GROUP.MUX.2.INPUT.1,TRIGG.GROUP.MUX.4.INPUT.33,TRIGG.GROUP.MUX.12.INPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_1.destinations:TRIGG.GROUP.MUX.0.INPUT.34,TRIGG.GROUP.MUX.2.INPUT.2,TRIGG.GROUP.MUX.4.INPUT.34,TRIGG.GROUP.MUX.12.INPUT.2
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_10.destinations:TRIGG.GROUP.MUX.0.INPUT.43,TRIGG.GROUP.MUX.2.INPUT.11,TRIGG.GROUP.MUX.4.INPUT.43,TRIGG.GROUP.MUX.12.INPUT.11
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_11.destinations:TRIGG.GROUP.MUX.0.INPUT.44,TRIGG.GROUP.MUX.2.INPUT.12,TRIGG.GROUP.MUX.4.INPUT.44,TRIGG.GROUP.MUX.12.INPUT.12
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_12.destinations:TRIGG.GROUP.MUX.0.INPUT.45,TRIGG.GROUP.MUX.2.INPUT.13,TRIGG.GROUP.MUX.4.INPUT.45,TRIGG.GROUP.MUX.12.INPUT.13
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_13.destinations:TRIGG.GROUP.MUX.0.INPUT.46,TRIGG.GROUP.MUX.2.INPUT.14,TRIGG.GROUP.MUX.4.INPUT.46,TRIGG.GROUP.MUX.12.INPUT.14
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_14.destinations:TRIGG.GROUP.MUX.0.INPUT.47,TRIGG.GROUP.MUX.2.INPUT.15,TRIGG.GROUP.MUX.4.INPUT.47,TRIGG.GROUP.MUX.12.INPUT.15
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_15.destinations:TRIGG.GROUP.MUX.0.INPUT.48,TRIGG.GROUP.MUX.2.INPUT.16,TRIGG.GROUP.MUX.4.INPUT.48,TRIGG.GROUP.MUX.12.INPUT.16
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_16.destinations:TRIGG.GROUP.MUX.12.INPUT.17
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_17.destinations:TRIGG.GROUP.MUX.12.INPUT.18
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_18.destinations:TRIGG.GROUP.MUX.12.INPUT.19
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_19.destinations:TRIGG.GROUP.MUX.12.INPUT.20
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_2.destinations:TRIGG.GROUP.MUX.0.INPUT.35,TRIGG.GROUP.MUX.2.INPUT.3,TRIGG.GROUP.MUX.4.INPUT.35,TRIGG.GROUP.MUX.12.INPUT.3
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_20.destinations:TRIGG.GROUP.MUX.12.INPUT.21
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_21.destinations:TRIGG.GROUP.MUX.12.INPUT.22
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_22.destinations:TRIGG.GROUP.MUX.12.INPUT.23
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_23.destinations:TRIGG.GROUP.MUX.12.INPUT.24
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_24.destinations:TRIGG.GROUP.MUX.12.INPUT.25
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_25.destinations:TRIGG.GROUP.MUX.12.INPUT.26
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_26.destinations:TRIGG.GROUP.MUX.12.INPUT.27
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_27.destinations:TRIGG.GROUP.MUX.12.INPUT.28
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_28.destinations:TRIGG.GROUP.MUX.12.INPUT.29
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_29.destinations:TRIGG.GROUP.MUX.12.INPUT.30
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_3.destinations:TRIGG.GROUP.MUX.0.INPUT.36,TRIGG.GROUP.MUX.2.INPUT.4,TRIGG.GROUP.MUX.4.INPUT.36,TRIGG.GROUP.MUX.12.INPUT.4
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_30.destinations:TRIGG.GROUP.MUX.12.INPUT.31
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_31.destinations:TRIGG.GROUP.MUX.12.INPUT.32
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_32.destinations:TRIGG.GROUP.MUX.12.INPUT.33
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_33.destinations:TRIGG.GROUP.MUX.12.INPUT.34
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_34.destinations:TRIGG.GROUP.MUX.12.INPUT.35
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_35.destinations:TRIGG.GROUP.MUX.12.INPUT.36
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_36.destinations:TRIGG.GROUP.MUX.12.INPUT.37
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_37.destinations:TRIGG.GROUP.MUX.12.INPUT.38
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_38.destinations:TRIGG.GROUP.MUX.12.INPUT.39
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_39.destinations:TRIGG.GROUP.MUX.12.INPUT.40
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_4.destinations:TRIGG.GROUP.MUX.0.INPUT.37,TRIGG.GROUP.MUX.2.INPUT.5,TRIGG.GROUP.MUX.4.INPUT.37,TRIGG.GROUP.MUX.12.INPUT.5
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_40.destinations:TRIGG.GROUP.MUX.12.INPUT.41,TRIGG.GROUP.ONETOONE.4.INPUT.0
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_41.destinations:TRIGG.GROUP.MUX.12.INPUT.42
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_42.destinations:TRIGG.GROUP.MUX.12.INPUT.43
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_43.destinations:TRIGG.GROUP.MUX.12.INPUT.44,TRIGG.GROUP.ONETOONE.4.INPUT.1
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_44.destinations:TRIGG.GROUP.MUX.12.INPUT.45
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_45.destinations:TRIGG.GROUP.MUX.12.INPUT.46
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_46.destinations:TRIGG.GROUP.MUX.12.INPUT.47
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_47.destinations:TRIGG.GROUP.MUX.12.INPUT.48
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_48.destinations:TRIGG.GROUP.MUX.12.INPUT.49
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_49.destinations:TRIGG.GROUP.MUX.12.INPUT.50
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_5.destinations:TRIGG.GROUP.MUX.0.INPUT.38,TRIGG.GROUP.MUX.2.INPUT.6,TRIGG.GROUP.MUX.4.INPUT.38,TRIGG.GROUP.MUX.12.INPUT.6
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_50.destinations:TRIGG.GROUP.MUX.12.INPUT.51
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_51.destinations:TRIGG.GROUP.MUX.12.INPUT.52
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_52.destinations:TRIGG.GROUP.MUX.12.INPUT.53
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_53.destinations:TRIGG.GROUP.MUX.12.INPUT.54
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_54.destinations:TRIGG.GROUP.MUX.12.INPUT.55
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_55.destinations:TRIGG.GROUP.MUX.12.INPUT.56
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_56.destinations:TRIGG.GROUP.MUX.12.INPUT.57
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_57.destinations:TRIGG.GROUP.MUX.12.INPUT.58
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_58.destinations:TRIGG.GROUP.MUX.12.INPUT.59
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_59.destinations:TRIGG.GROUP.MUX.12.INPUT.60
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_6.destinations:TRIGG.GROUP.MUX.0.INPUT.39,TRIGG.GROUP.MUX.2.INPUT.7,TRIGG.GROUP.MUX.4.INPUT.39,TRIGG.GROUP.MUX.12.INPUT.7
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_60.destinations:TRIGG.GROUP.MUX.12.INPUT.61
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_61.destinations:TRIGG.GROUP.MUX.12.INPUT.62
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_62.destinations:TRIGG.GROUP.MUX.12.INPUT.63
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_63.destinations:TRIGG.GROUP.MUX.12.INPUT.64
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_64.destinations:TRIGG.GROUP.MUX.12.INPUT.65
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_65.destinations:TRIGG.GROUP.MUX.12.INPUT.66
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_66.destinations:TRIGG.GROUP.MUX.12.INPUT.67
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_67.destinations:TRIGG.GROUP.MUX.12.INPUT.68
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_68.destinations:TRIGG.GROUP.MUX.12.INPUT.69
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_69.destinations:TRIGG.GROUP.MUX.12.INPUT.70
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_7.destinations:TRIGG.GROUP.MUX.0.INPUT.40,TRIGG.GROUP.MUX.2.INPUT.8,TRIGG.GROUP.MUX.4.INPUT.40,TRIGG.GROUP.MUX.12.INPUT.8
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_70.destinations:TRIGG.GROUP.MUX.12.INPUT.71
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_71.destinations:TRIGG.GROUP.MUX.12.INPUT.72
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_72.destinations:TRIGG.GROUP.MUX.12.INPUT.73
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_73.destinations:TRIGG.GROUP.MUX.12.INPUT.74
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_74.destinations:TRIGG.GROUP.MUX.12.INPUT.75
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_75.destinations:TRIGG.GROUP.MUX.12.INPUT.76
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_76.destinations:TRIGG.GROUP.MUX.12.INPUT.77
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_77.destinations:TRIGG.GROUP.MUX.12.INPUT.78
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_78.destinations:TRIGG.GROUP.MUX.12.INPUT.79
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_79.destinations:TRIGG.GROUP.MUX.12.INPUT.80
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_8.destinations:TRIGG.GROUP.MUX.0.INPUT.41,TRIGG.GROUP.MUX.2.INPUT.9,TRIGG.GROUP.MUX.4.INPUT.41,TRIGG.GROUP.MUX.12.INPUT.9
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_80.destinations:TRIGG.GROUP.MUX.12.INPUT.81
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_81.destinations:TRIGG.GROUP.MUX.12.INPUT.82
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_82.destinations:TRIGG.GROUP.MUX.12.INPUT.83
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_83.destinations:TRIGG.GROUP.MUX.12.INPUT.84
TRIGG.SIGNAL.CPUSS_DW1_TR_OUT_9.destinations:TRIGG.GROUP.MUX.0.INPUT.42,TRIGG.GROUP.MUX.2.INPUT.10,TRIGG.GROUP.MUX.4.INPUT.42,TRIGG.GROUP.MUX.12.INPUT.10
TRIGG.SIGNAL.CPUSS_TR_FAULT_0.destinations:TRIGG.GROUP.MUX.0.INPUT.85,TRIGG.GROUP.MUX.6.INPUT.105,TRIGG.GROUP.MUX.10.INPUT.131
TRIGG.SIGNAL.CPUSS_TR_FAULT_1.destinations:TRIGG.GROUP.MUX.0.INPUT.86,TRIGG.GROUP.MUX.6.INPUT.106,TRIGG.GROUP.MUX.10.INPUT.132
TRIGG.SIGNAL.CPUSS_TR_FAULT_2.destinations:TRIGG.GROUP.MUX.0.INPUT.87,TRIGG.GROUP.MUX.6.INPUT.107,TRIGG.GROUP.MUX.10.INPUT.133
TRIGG.SIGNAL.CPUSS_TR_FAULT_3.destinations:TRIGG.GROUP.MUX.0.INPUT.88,TRIGG.GROUP.MUX.6.INPUT.108,TRIGG.GROUP.MUX.10.INPUT.134
TRIGG.SIGNAL.CPUSS_ZERO.destinations:TRIGG.GROUP.MUX.0.INPUT.0,TRIGG.GROUP.MUX.1.INPUT.0,TRIGG.GROUP.MUX.2.INPUT.0,TRIGG.GROUP.MUX.3.INPUT.0,TRIGG.GROUP.MUX.4.INPUT.0,TRIGG.GROUP.MUX.5.INPUT.0,TRIGG.GROUP.MUX.6.INPUT.0,TRIGG.GROUP.MUX.7.INPUT.0,TRIGG.GROUP.MUX.8.INPUT.0,TRIGG.GROUP.MUX.9.INPUT.0,TRIGG.GROUP.MUX.10.INPUT.0,TRIGG.GROUP.MUX.11.INPUT.0,TRIGG.GROUP.MUX.12.INPUT.0,TRIGG.GROUP.MUX.13.INPUT.0
TRIGG.SIGNAL.CXPI_0_TR_CMD_TX_HEADER_0.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.0
TRIGG.SIGNAL.CXPI_0_TR_CMD_TX_HEADER_1.source:TRIGG.GROUP.ONETOONE.7.OUTPUT.1
TRIGG.SIGNAL.CXPI_0_TR_RX_REQ_0.destinations:TRIGG.GROUP.MUX.6.INPUT.111,TRIGG.GROUP.MUX.11.INPUT.173,TRIGG.GROUP.ONETOONE.0.INPUT.42
TRIGG.SIGNAL.CXPI_0_TR_RX_REQ_1.destinations:TRIGG.GROUP.MUX.6.INPUT.112,TRIGG.GROUP.MUX.11.INPUT.174,TRIGG.GROUP.ONETOONE.0.INPUT.43
TRIGG.SIGNAL.CXPI_0_TR_TX_REQ_0.destinations:TRIGG.GROUP.MUX.6.INPUT.109,TRIGG.GROUP.MUX.11.INPUT.171,TRIGG.GROUP.ONETOONE.0.INPUT.40
TRIGG.SIGNAL.CXPI_0_TR_TX_REQ_1.destinations:TRIGG.GROUP.MUX.6.INPUT.110,TRIGG.GROUP.MUX.11.INPUT.172,TRIGG.GROUP.ONETOONE.0.INPUT.41
TRIGG.SIGNAL.DAC_0_TR_DBG_FREEZE.source:TRIGG.GROUP.MUX.9.OUTPUT.17
TRIGG.SIGNAL.DAC_0_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.4.INPUT.178,TRIGG.GROUP.MUX.11.INPUT.110,TRIGG.GROUP.ONETOONE.1.INPUT.67
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_0.destinations:TRIGG.GROUP.MUX.1.INPUT.87,TRIGG.GROUP.MUX.10.INPUT.135
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_1.destinations:TRIGG.GROUP.MUX.1.INPUT.88,TRIGG.GROUP.MUX.10.INPUT.136
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_10.destinations:TRIGG.GROUP.MUX.5.INPUT.23,TRIGG.GROUP.MUX.10.INPUT.145
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_11.destinations:TRIGG.GROUP.MUX.5.INPUT.24,TRIGG.GROUP.MUX.10.INPUT.146
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_12.destinations:TRIGG.GROUP.MUX.7.INPUT.123,TRIGG.GROUP.MUX.10.INPUT.147
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_13.destinations:TRIGG.GROUP.MUX.10.INPUT.148
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_14.destinations:TRIGG.GROUP.MUX.10.INPUT.149
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_15.destinations:TRIGG.GROUP.MUX.10.INPUT.150
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_2.destinations:TRIGG.GROUP.MUX.1.INPUT.89,TRIGG.GROUP.MUX.10.INPUT.137
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_3.destinations:TRIGG.GROUP.MUX.1.INPUT.90,TRIGG.GROUP.MUX.10.INPUT.138
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_4.destinations:TRIGG.GROUP.MUX.5.INPUT.17,TRIGG.GROUP.MUX.10.INPUT.139
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_5.destinations:TRIGG.GROUP.MUX.5.INPUT.18,TRIGG.GROUP.MUX.10.INPUT.140
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_6.destinations:TRIGG.GROUP.MUX.5.INPUT.19,TRIGG.GROUP.MUX.10.INPUT.141
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_7.destinations:TRIGG.GROUP.MUX.5.INPUT.20,TRIGG.GROUP.MUX.10.INPUT.142
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_8.destinations:TRIGG.GROUP.MUX.5.INPUT.21,TRIGG.GROUP.MUX.10.INPUT.143
TRIGG.SIGNAL.EVTGEN_0_TR_OUT_9.destinations:TRIGG.GROUP.MUX.5.INPUT.22,TRIGG.GROUP.MUX.10.INPUT.144
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_0.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.0
TRIGG.SIGNAL.LIN_0_TR_CMD_TX_HEADER_1.source:TRIGG.GROUP.ONETOONE.6.OUTPUT.1
TRIGG.SIGNAL.MIXER_0_TR_DBG_FREEZE.source:TRIGG.GROUP.MUX.9.OUTPUT.15
TRIGG.SIGNAL.MIXER_0_TR_DST_REQ.destinations:TRIGG.GROUP.MUX.4.INPUT.171,TRIGG.GROUP.MUX.11.INPUT.116,TRIGG.GROUP.ONETOONE.1.INPUT.37
TRIGG.SIGNAL.MIXER_0_TR_SRC_REQ_0.destinations:TRIGG.GROUP.MUX.4.INPUT.166,TRIGG.GROUP.MUX.11.INPUT.111,TRIGG.GROUP.ONETOONE.1.INPUT.32
TRIGG.SIGNAL.MIXER_0_TR_SRC_REQ_1.destinations:TRIGG.GROUP.MUX.4.INPUT.167,TRIGG.GROUP.MUX.11.INPUT.112,TRIGG.GROUP.ONETOONE.1.INPUT.33
TRIGG.SIGNAL.MIXER_0_TR_SRC_REQ_2.destinations:TRIGG.GROUP.MUX.4.INPUT.168,TRIGG.GROUP.MUX.11.INPUT.113,TRIGG.GROUP.ONETOONE.1.INPUT.34
TRIGG.SIGNAL.MIXER_0_TR_SRC_REQ_3.destinations:TRIGG.GROUP.MUX.4.INPUT.169,TRIGG.GROUP.MUX.11.INPUT.114,TRIGG.GROUP.ONETOONE.1.INPUT.35
TRIGG.SIGNAL.MIXER_0_TR_SRC_REQ_4.destinations:TRIGG.GROUP.MUX.4.INPUT.170,TRIGG.GROUP.MUX.11.INPUT.115,TRIGG.GROUP.ONETOONE.1.INPUT.36
TRIGG.SIGNAL.MIXER_1_TR_DBG_FREEZE.source:TRIGG.GROUP.MUX.9.OUTPUT.16
TRIGG.SIGNAL.MIXER_1_TR_DST_REQ.destinations:TRIGG.GROUP.MUX.4.INPUT.177,TRIGG.GROUP.MUX.11.INPUT.122,TRIGG.GROUP.ONETOONE.1.INPUT.43
TRIGG.SIGNAL.MIXER_1_TR_SRC_REQ_0.destinations:TRIGG.GROUP.MUX.4.INPUT.172,TRIGG.GROUP.MUX.11.INPUT.117,TRIGG.GROUP.ONETOONE.1.INPUT.38
TRIGG.SIGNAL.MIXER_1_TR_SRC_REQ_1.destinations:TRIGG.GROUP.MUX.4.INPUT.173,TRIGG.GROUP.MUX.11.INPUT.118,TRIGG.GROUP.ONETOONE.1.INPUT.39
TRIGG.SIGNAL.MIXER_1_TR_SRC_REQ_2.destinations:TRIGG.GROUP.MUX.4.INPUT.174,TRIGG.GROUP.MUX.11.INPUT.119,TRIGG.GROUP.ONETOONE.1.INPUT.40
TRIGG.SIGNAL.MIXER_1_TR_SRC_REQ_3.destinations:TRIGG.GROUP.MUX.4.INPUT.175,TRIGG.GROUP.MUX.11.INPUT.120,TRIGG.GROUP.ONETOONE.1.INPUT.41
TRIGG.SIGNAL.MIXER_1_TR_SRC_REQ_4.destinations:TRIGG.GROUP.MUX.4.INPUT.176,TRIGG.GROUP.MUX.11.INPUT.121,TRIGG.GROUP.ONETOONE.1.INPUT.42
TRIGG.SIGNAL.PASS_0_TR_DEBUG_FREEZE.source:TRIGG.GROUP.MUX.9.OUTPUT.5
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_0.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.6
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_1.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.7
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_10.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.16
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_11.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.17
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_12.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.18
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_13.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.19
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_14.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.20
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_15.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.21
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_16.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.22
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_17.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.23
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_18.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.24
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_19.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.25
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_2.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.8
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_20.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.26
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_21.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.27
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_22.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.28
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_23.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.29
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_24.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.30
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_25.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.31
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_26.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.32
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_27.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.33
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_28.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.34
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_29.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.35
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_3.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.9
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_30.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.36
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_31.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.37
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_4.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.10
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_5.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.11
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_6.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.12
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_7.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.13
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_8.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.14
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_DONE_9.destinations:TRIGG.GROUP.ONETOONE.0.INPUT.15
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_0.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.0
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_1.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.1
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_10.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.10
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_11.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.11
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_12.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.12
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_13.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.13
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_14.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.14
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_15.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.15
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_16.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.16
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_17.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.17
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_18.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.18
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_19.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.19
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_2.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.2
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_20.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.20
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_21.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.21
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_22.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.22
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_23.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.23
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_24.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.24
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_25.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.25
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_26.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.26
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_27.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.27
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_28.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.28
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_29.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.29
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_3.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.3
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_30.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.30
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_31.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.31
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_4.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.4
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_5.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.5
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_6.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.6
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_7.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.7
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_8.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.8
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_IN_9.source:TRIGG.GROUP.ONETOONE.3.OUTPUT.9
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_0.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.0
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_1.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.1
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_10.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.10
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_11.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.11
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_12.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.12
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_13.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.13
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_14.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.14
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_15.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.15
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_16.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.16
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_17.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.17
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_18.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.18
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_19.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.19
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_2.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.2
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_20.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.20
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_21.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.21
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_22.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.22
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_23.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.23
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_24.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.24
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_25.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.25
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_26.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.26
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_27.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.27
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_28.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.28
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_29.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.29
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_3.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.3
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_30.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.30
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_31.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.31
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_4.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.4
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_5.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.5
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_6.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.6
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_7.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.7
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_8.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.8
TRIGG.SIGNAL.PASS_0_TR_SAR_CH_RANGEVIO_9.destinations:TRIGG.GROUP.ONETOONE.2.INPUT.9
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_0.source:TRIGG.GROUP.MUX.7.OUTPUT.0
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_1.source:TRIGG.GROUP.MUX.7.OUTPUT.1
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_2.source:TRIGG.GROUP.MUX.7.OUTPUT.2
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_IN_3.source:TRIGG.GROUP.MUX.7.OUTPUT.3
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_OUT_0.destinations:TRIGG.GROUP.MUX.1.INPUT.83,TRIGG.GROUP.MUX.6.INPUT.53,TRIGG.GROUP.MUX.12.INPUT.175
TRIGG.SIGNAL.PASS_0_TR_SAR_GEN_OUT_1.destinations:TRIGG.GROUP.MUX.1.INPUT.84,TRIGG.GROUP.MUX.6.INPUT.54,TRIGG.GROUP.MUX.12.INPUT.176
TRIGG.SIGNAL.PERI_TR_DBG_FREEZE.source:TRIGG.GROUP.MUX.9.OUTPUT.4
TRIGG.SIGNAL.PERI_TR_IO_INPUT_0.destinations:TRIGG.GROUP.MUX.0.INPUT.61,TRIGG.GROUP.MUX.6.INPUT.55,TRIGG.GROUP.MUX.7.INPUT.115,TRIGG.GROUP.MUX.11.INPUT.123
TRIGG.SIGNAL.PERI_TR_IO_INPUT_1.destinations:TRIGG.GROUP.MUX.0.INPUT.62,TRIGG.GROUP.MUX.6.INPUT.56,TRIGG.GROUP.MUX.7.INPUT.116,TRIGG.GROUP.MUX.11.INPUT.124
TRIGG.SIGNAL.PERI_TR_IO_INPUT_10.destinations:TRIGG.GROUP.MUX.0.INPUT.71,TRIGG.GROUP.MUX.6.INPUT.65,TRIGG.GROUP.MUX.11.INPUT.133
TRIGG.SIGNAL.PERI_TR_IO_INPUT_11.destinations:TRIGG.GROUP.MUX.0.INPUT.72,TRIGG.GROUP.MUX.6.INPUT.66,TRIGG.GROUP.MUX.11.INPUT.134
TRIGG.SIGNAL.PERI_TR_IO_INPUT_12.destinations:TRIGG.GROUP.MUX.0.INPUT.73,TRIGG.GROUP.MUX.6.INPUT.67,TRIGG.GROUP.MUX.11.INPUT.135
TRIGG.SIGNAL.PERI_TR_IO_INPUT_13.destinations:TRIGG.GROUP.MUX.0.INPUT.74,TRIGG.GROUP.MUX.6.INPUT.68,TRIGG.GROUP.MUX.11.INPUT.136
TRIGG.SIGNAL.PERI_TR_IO_INPUT_14.destinations:TRIGG.GROUP.MUX.0.INPUT.75,TRIGG.GROUP.MUX.6.INPUT.69,TRIGG.GROUP.MUX.11.INPUT.137
TRIGG.SIGNAL.PERI_TR_IO_INPUT_15.destinations:TRIGG.GROUP.MUX.0.INPUT.76,TRIGG.GROUP.MUX.6.INPUT.70,TRIGG.GROUP.MUX.11.INPUT.138
TRIGG.SIGNAL.PERI_TR_IO_INPUT_16.destinations:TRIGG.GROUP.MUX.0.INPUT.77,TRIGG.GROUP.MUX.6.INPUT.71,TRIGG.GROUP.MUX.11.INPUT.139
TRIGG.SIGNAL.PERI_TR_IO_INPUT_17.destinations:TRIGG.GROUP.MUX.0.INPUT.78,TRIGG.GROUP.MUX.6.INPUT.72,TRIGG.GROUP.MUX.11.INPUT.140
TRIGG.SIGNAL.PERI_TR_IO_INPUT_18.destinations:TRIGG.GROUP.MUX.0.INPUT.79,TRIGG.GROUP.MUX.6.INPUT.73,TRIGG.GROUP.MUX.11.INPUT.141
TRIGG.SIGNAL.PERI_TR_IO_INPUT_19.destinations:TRIGG.GROUP.MUX.0.INPUT.80,TRIGG.GROUP.MUX.6.INPUT.74,TRIGG.GROUP.MUX.11.INPUT.142
TRIGG.SIGNAL.PERI_TR_IO_INPUT_2.destinations:TRIGG.GROUP.MUX.0.INPUT.63,TRIGG.GROUP.MUX.6.INPUT.57,TRIGG.GROUP.MUX.7.INPUT.117,TRIGG.GROUP.MUX.11.INPUT.125
TRIGG.SIGNAL.PERI_TR_IO_INPUT_20.destinations:TRIGG.GROUP.MUX.0.INPUT.81,TRIGG.GROUP.MUX.6.INPUT.75,TRIGG.GROUP.MUX.11.INPUT.143
TRIGG.SIGNAL.PERI_TR_IO_INPUT_21.destinations:TRIGG.GROUP.MUX.0.INPUT.82,TRIGG.GROUP.MUX.6.INPUT.76,TRIGG.GROUP.MUX.11.INPUT.144
TRIGG.SIGNAL.PERI_TR_IO_INPUT_22.destinations:TRIGG.GROUP.MUX.0.INPUT.83,TRIGG.GROUP.MUX.6.INPUT.77,TRIGG.GROUP.MUX.11.INPUT.145
TRIGG.SIGNAL.PERI_TR_IO_INPUT_23.destinations:TRIGG.GROUP.MUX.0.INPUT.84,TRIGG.GROUP.MUX.6.INPUT.78,TRIGG.GROUP.MUX.11.INPUT.146
TRIGG.SIGNAL.PERI_TR_IO_INPUT_24.destinations:TRIGG.GROUP.MUX.2.INPUT.49,TRIGG.GROUP.MUX.6.INPUT.79,TRIGG.GROUP.MUX.11.INPUT.147
TRIGG.SIGNAL.PERI_TR_IO_INPUT_25.destinations:TRIGG.GROUP.MUX.2.INPUT.50,TRIGG.GROUP.MUX.6.INPUT.80,TRIGG.GROUP.MUX.11.INPUT.148
TRIGG.SIGNAL.PERI_TR_IO_INPUT_26.destinations:TRIGG.GROUP.MUX.2.INPUT.51,TRIGG.GROUP.MUX.6.INPUT.81,TRIGG.GROUP.MUX.11.INPUT.149
TRIGG.SIGNAL.PERI_TR_IO_INPUT_27.destinations:TRIGG.GROUP.MUX.2.INPUT.52,TRIGG.GROUP.MUX.6.INPUT.82,TRIGG.GROUP.MUX.11.INPUT.150
TRIGG.SIGNAL.PERI_TR_IO_INPUT_28.destinations:TRIGG.GROUP.MUX.2.INPUT.53,TRIGG.GROUP.MUX.6.INPUT.83,TRIGG.GROUP.MUX.11.INPUT.151
TRIGG.SIGNAL.PERI_TR_IO_INPUT_29.destinations:TRIGG.GROUP.MUX.2.INPUT.54,TRIGG.GROUP.MUX.6.INPUT.84,TRIGG.GROUP.MUX.11.INPUT.152
TRIGG.SIGNAL.PERI_TR_IO_INPUT_3.destinations:TRIGG.GROUP.MUX.0.INPUT.64,TRIGG.GROUP.MUX.6.INPUT.58,TRIGG.GROUP.MUX.7.INPUT.118,TRIGG.GROUP.MUX.11.INPUT.126
TRIGG.SIGNAL.PERI_TR_IO_INPUT_30.destinations:TRIGG.GROUP.MUX.2.INPUT.55,TRIGG.GROUP.MUX.6.INPUT.85,TRIGG.GROUP.MUX.11.INPUT.153
TRIGG.SIGNAL.PERI_TR_IO_INPUT_31.destinations:TRIGG.GROUP.MUX.2.INPUT.56,TRIGG.GROUP.MUX.6.INPUT.86,TRIGG.GROUP.MUX.11.INPUT.154
TRIGG.SIGNAL.PERI_TR_IO_INPUT_32.destinations:TRIGG.GROUP.MUX.2.INPUT.57,TRIGG.GROUP.MUX.6.INPUT.87,TRIGG.GROUP.MUX.11.INPUT.155
TRIGG.SIGNAL.PERI_TR_IO_INPUT_33.destinations:TRIGG.GROUP.MUX.2.INPUT.58,TRIGG.GROUP.MUX.6.INPUT.88,TRIGG.GROUP.MUX.11.INPUT.156
TRIGG.SIGNAL.PERI_TR_IO_INPUT_34.destinations:TRIGG.GROUP.MUX.2.INPUT.59,TRIGG.GROUP.MUX.6.INPUT.89,TRIGG.GROUP.MUX.11.INPUT.157
TRIGG.SIGNAL.PERI_TR_IO_INPUT_35.destinations:TRIGG.GROUP.MUX.2.INPUT.60,TRIGG.GROUP.MUX.6.INPUT.90,TRIGG.GROUP.MUX.11.INPUT.158
TRIGG.SIGNAL.PERI_TR_IO_INPUT_36.destinations:TRIGG.GROUP.MUX.2.INPUT.61,TRIGG.GROUP.MUX.6.INPUT.91,TRIGG.GROUP.MUX.11.INPUT.159
TRIGG.SIGNAL.PERI_TR_IO_INPUT_37.destinations:TRIGG.GROUP.MUX.2.INPUT.62,TRIGG.GROUP.MUX.6.INPUT.92,TRIGG.GROUP.MUX.11.INPUT.160
TRIGG.SIGNAL.PERI_TR_IO_INPUT_38.destinations:TRIGG.GROUP.MUX.2.INPUT.63,TRIGG.GROUP.MUX.6.INPUT.93,TRIGG.GROUP.MUX.11.INPUT.161
TRIGG.SIGNAL.PERI_TR_IO_INPUT_39.destinations:TRIGG.GROUP.MUX.2.INPUT.64,TRIGG.GROUP.MUX.6.INPUT.94,TRIGG.GROUP.MUX.11.INPUT.162
TRIGG.SIGNAL.PERI_TR_IO_INPUT_4.destinations:TRIGG.GROUP.MUX.0.INPUT.65,TRIGG.GROUP.MUX.6.INPUT.59,TRIGG.GROUP.MUX.7.INPUT.119,TRIGG.GROUP.MUX.11.INPUT.127
TRIGG.SIGNAL.PERI_TR_IO_INPUT_40.destinations:TRIGG.GROUP.MUX.2.INPUT.65,TRIGG.GROUP.MUX.6.INPUT.95,TRIGG.GROUP.MUX.11.INPUT.163
TRIGG.SIGNAL.PERI_TR_IO_INPUT_41.destinations:TRIGG.GROUP.MUX.2.INPUT.66,TRIGG.GROUP.MUX.6.INPUT.96,TRIGG.GROUP.MUX.11.INPUT.164
TRIGG.SIGNAL.PERI_TR_IO_INPUT_42.destinations:TRIGG.GROUP.MUX.2.INPUT.67,TRIGG.GROUP.MUX.6.INPUT.97,TRIGG.GROUP.MUX.11.INPUT.165
TRIGG.SIGNAL.PERI_TR_IO_INPUT_43.destinations:TRIGG.GROUP.MUX.2.INPUT.68,TRIGG.GROUP.MUX.6.INPUT.98,TRIGG.GROUP.MUX.11.INPUT.166
TRIGG.SIGNAL.PERI_TR_IO_INPUT_44.destinations:TRIGG.GROUP.MUX.2.INPUT.69,TRIGG.GROUP.MUX.6.INPUT.99,TRIGG.GROUP.MUX.11.INPUT.167
TRIGG.SIGNAL.PERI_TR_IO_INPUT_45.destinations:TRIGG.GROUP.MUX.2.INPUT.70,TRIGG.GROUP.MUX.6.INPUT.100,TRIGG.GROUP.MUX.11.INPUT.168
TRIGG.SIGNAL.PERI_TR_IO_INPUT_46.destinations:TRIGG.GROUP.MUX.2.INPUT.71,TRIGG.GROUP.MUX.6.INPUT.101,TRIGG.GROUP.MUX.11.INPUT.169
TRIGG.SIGNAL.PERI_TR_IO_INPUT_47.destinations:TRIGG.GROUP.MUX.2.INPUT.72,TRIGG.GROUP.MUX.6.INPUT.102,TRIGG.GROUP.MUX.11.INPUT.170
TRIGG.SIGNAL.PERI_TR_IO_INPUT_5.destinations:TRIGG.GROUP.MUX.0.INPUT.66,TRIGG.GROUP.MUX.6.INPUT.60,TRIGG.GROUP.MUX.7.INPUT.120,TRIGG.GROUP.MUX.11.INPUT.128
TRIGG.SIGNAL.PERI_TR_IO_INPUT_6.destinations:TRIGG.GROUP.MUX.0.INPUT.67,TRIGG.GROUP.MUX.6.INPUT.61,TRIGG.GROUP.MUX.7.INPUT.121,TRIGG.GROUP.MUX.11.INPUT.129
TRIGG.SIGNAL.PERI_TR_IO_INPUT_7.destinations:TRIGG.GROUP.MUX.0.INPUT.68,TRIGG.GROUP.MUX.6.INPUT.62,TRIGG.GROUP.MUX.7.INPUT.122,TRIGG.GROUP.MUX.11.INPUT.130
TRIGG.SIGNAL.PERI_TR_IO_INPUT_8.destinations:TRIGG.GROUP.MUX.0.INPUT.69,TRIGG.GROUP.MUX.6.INPUT.63,TRIGG.GROUP.MUX.11.INPUT.131
TRIGG.SIGNAL.PERI_TR_IO_INPUT_9.destinations:TRIGG.GROUP.MUX.0.INPUT.70,TRIGG.GROUP.MUX.6.INPUT.64,TRIGG.GROUP.MUX.11.INPUT.132
TRIGG.SIGNAL.PERI_TR_IO_OUTPUT_0.source:TRIGG.GROUP.MUX.9.OUTPUT.0
TRIGG.SIGNAL.PERI_TR_IO_OUTPUT_1.source:TRIGG.GROUP.MUX.9.OUTPUT.1
TRIGG.SIGNAL.PWM_0_TR_DBG_FREEZE.source:TRIGG.GROUP.MUX.9.OUTPUT.14
TRIGG.SIGNAL.PWM_0_TR_TX_REQ_0.destinations:TRIGG.GROUP.MUX.4.INPUT.164,TRIGG.GROUP.MUX.11.INPUT.108,TRIGG.GROUP.ONETOONE.1.INPUT.65
TRIGG.SIGNAL.PWM_0_TR_TX_REQ_1.destinations:TRIGG.GROUP.MUX.4.INPUT.165,TRIGG.GROUP.MUX.11.INPUT.109,TRIGG.GROUP.ONETOONE.1.INPUT.66
TRIGG.SIGNAL.SCB_0_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.19,TRIGG.GROUP.MUX.10.INPUT.101
TRIGG.SIGNAL.SCB_0_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.18,TRIGG.GROUP.MUX.10.INPUT.89,TRIGG.GROUP.ONETOONE.1.INPUT.1
TRIGG.SIGNAL.SCB_0_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.17,TRIGG.GROUP.MUX.10.INPUT.77,TRIGG.GROUP.ONETOONE.1.INPUT.0
TRIGG.SIGNAL.SCB_1_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.22,TRIGG.GROUP.MUX.10.INPUT.102
TRIGG.SIGNAL.SCB_1_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.21,TRIGG.GROUP.MUX.10.INPUT.90,TRIGG.GROUP.ONETOONE.1.INPUT.3
TRIGG.SIGNAL.SCB_1_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.20,TRIGG.GROUP.MUX.10.INPUT.78,TRIGG.GROUP.ONETOONE.1.INPUT.2
TRIGG.SIGNAL.SCB_10_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.49,TRIGG.GROUP.MUX.10.INPUT.111
TRIGG.SIGNAL.SCB_10_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.48,TRIGG.GROUP.MUX.10.INPUT.99,TRIGG.GROUP.ONETOONE.1.INPUT.21
TRIGG.SIGNAL.SCB_10_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.47,TRIGG.GROUP.MUX.10.INPUT.87,TRIGG.GROUP.ONETOONE.1.INPUT.20
TRIGG.SIGNAL.SCB_11_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.52,TRIGG.GROUP.MUX.10.INPUT.112
TRIGG.SIGNAL.SCB_11_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.51,TRIGG.GROUP.MUX.10.INPUT.100,TRIGG.GROUP.ONETOONE.1.INPUT.23
TRIGG.SIGNAL.SCB_11_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.50,TRIGG.GROUP.MUX.10.INPUT.88,TRIGG.GROUP.ONETOONE.1.INPUT.22
TRIGG.SIGNAL.SCB_2_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.25,TRIGG.GROUP.MUX.10.INPUT.103
TRIGG.SIGNAL.SCB_2_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.24,TRIGG.GROUP.MUX.10.INPUT.91,TRIGG.GROUP.ONETOONE.1.INPUT.5
TRIGG.SIGNAL.SCB_2_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.23,TRIGG.GROUP.MUX.10.INPUT.79,TRIGG.GROUP.ONETOONE.1.INPUT.4
TRIGG.SIGNAL.SCB_3_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.28,TRIGG.GROUP.MUX.10.INPUT.104
TRIGG.SIGNAL.SCB_3_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.27,TRIGG.GROUP.MUX.10.INPUT.92,TRIGG.GROUP.ONETOONE.1.INPUT.7
TRIGG.SIGNAL.SCB_3_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.26,TRIGG.GROUP.MUX.10.INPUT.80,TRIGG.GROUP.ONETOONE.1.INPUT.6
TRIGG.SIGNAL.SCB_4_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.31,TRIGG.GROUP.MUX.10.INPUT.105
TRIGG.SIGNAL.SCB_4_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.30,TRIGG.GROUP.MUX.10.INPUT.93,TRIGG.GROUP.ONETOONE.1.INPUT.9
TRIGG.SIGNAL.SCB_4_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.29,TRIGG.GROUP.MUX.10.INPUT.81,TRIGG.GROUP.ONETOONE.1.INPUT.8
TRIGG.SIGNAL.SCB_5_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.34,TRIGG.GROUP.MUX.10.INPUT.106
TRIGG.SIGNAL.SCB_5_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.33,TRIGG.GROUP.MUX.10.INPUT.94,TRIGG.GROUP.ONETOONE.1.INPUT.11
TRIGG.SIGNAL.SCB_5_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.32,TRIGG.GROUP.MUX.10.INPUT.82,TRIGG.GROUP.ONETOONE.1.INPUT.10
TRIGG.SIGNAL.SCB_6_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.37,TRIGG.GROUP.MUX.10.INPUT.107
TRIGG.SIGNAL.SCB_6_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.36,TRIGG.GROUP.MUX.10.INPUT.95,TRIGG.GROUP.ONETOONE.1.INPUT.13
TRIGG.SIGNAL.SCB_6_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.35,TRIGG.GROUP.MUX.10.INPUT.83,TRIGG.GROUP.ONETOONE.1.INPUT.12
TRIGG.SIGNAL.SCB_7_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.40,TRIGG.GROUP.MUX.10.INPUT.108
TRIGG.SIGNAL.SCB_7_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.39,TRIGG.GROUP.MUX.10.INPUT.96,TRIGG.GROUP.ONETOONE.1.INPUT.15
TRIGG.SIGNAL.SCB_7_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.38,TRIGG.GROUP.MUX.10.INPUT.84,TRIGG.GROUP.ONETOONE.1.INPUT.14
TRIGG.SIGNAL.SCB_8_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.43,TRIGG.GROUP.MUX.10.INPUT.109
TRIGG.SIGNAL.SCB_8_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.42,TRIGG.GROUP.MUX.10.INPUT.97,TRIGG.GROUP.ONETOONE.1.INPUT.17
TRIGG.SIGNAL.SCB_8_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.41,TRIGG.GROUP.MUX.10.INPUT.85,TRIGG.GROUP.ONETOONE.1.INPUT.16
TRIGG.SIGNAL.SCB_9_TR_I2C_SCL_FILTERED.destinations:TRIGG.GROUP.MUX.6.INPUT.46,TRIGG.GROUP.MUX.10.INPUT.110
TRIGG.SIGNAL.SCB_9_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.45,TRIGG.GROUP.MUX.10.INPUT.98,TRIGG.GROUP.ONETOONE.1.INPUT.19
TRIGG.SIGNAL.SCB_9_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.6.INPUT.44,TRIGG.GROUP.MUX.10.INPUT.86,TRIGG.GROUP.ONETOONE.1.INPUT.18
TRIGG.SIGNAL.SG_0_TR_COMPLETE_0.destinations:TRIGG.GROUP.MUX.4.INPUT.159,TRIGG.GROUP.MUX.11.INPUT.103,TRIGG.GROUP.ONETOONE.1.INPUT.60
TRIGG.SIGNAL.SG_0_TR_COMPLETE_1.destinations:TRIGG.GROUP.MUX.4.INPUT.160,TRIGG.GROUP.MUX.11.INPUT.104,TRIGG.GROUP.ONETOONE.1.INPUT.61
TRIGG.SIGNAL.SG_0_TR_COMPLETE_2.destinations:TRIGG.GROUP.MUX.4.INPUT.161,TRIGG.GROUP.MUX.11.INPUT.105,TRIGG.GROUP.ONETOONE.1.INPUT.62
TRIGG.SIGNAL.SG_0_TR_COMPLETE_3.destinations:TRIGG.GROUP.MUX.4.INPUT.162,TRIGG.GROUP.MUX.11.INPUT.106,TRIGG.GROUP.ONETOONE.1.INPUT.63
TRIGG.SIGNAL.SG_0_TR_COMPLETE_4.destinations:TRIGG.GROUP.MUX.4.INPUT.163,TRIGG.GROUP.MUX.11.INPUT.107,TRIGG.GROUP.ONETOONE.1.INPUT.64
TRIGG.SIGNAL.SG_0_TR_DBG_FREEZE.source:TRIGG.GROUP.MUX.9.OUTPUT.13
TRIGG.SIGNAL.SMIF_0_SMIF0_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.4.INPUT.140,TRIGG.GROUP.MUX.11.INPUT.84,TRIGG.GROUP.ONETOONE.0.INPUT.39
TRIGG.SIGNAL.SMIF_0_SMIF0_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.4.INPUT.139,TRIGG.GROUP.MUX.11.INPUT.83,TRIGG.GROUP.ONETOONE.0.INPUT.38
TRIGG.SIGNAL.SMIF_0_SMIF1_TR_RX_REQ.destinations:TRIGG.GROUP.MUX.4.INPUT.142,TRIGG.GROUP.MUX.11.INPUT.86,TRIGG.GROUP.ONETOONE.1.INPUT.31
TRIGG.SIGNAL.SMIF_0_SMIF1_TR_TX_REQ.destinations:TRIGG.GROUP.MUX.4.INPUT.141,TRIGG.GROUP.MUX.11.INPUT.85,TRIGG.GROUP.ONETOONE.1.INPUT.30
TRIGG.SIGNAL.SRSS_TR_DEBUG_FREEZE_MCWDT_0.source:TRIGG.GROUP.MUX.9.OUTPUT.9
TRIGG.SIGNAL.SRSS_TR_DEBUG_FREEZE_MCWDT_1.source:TRIGG.GROUP.MUX.9.OUTPUT.8
TRIGG.SIGNAL.SRSS_TR_DEBUG_FREEZE_MCWDT_2.source:TRIGG.GROUP.MUX.9.OUTPUT.7
TRIGG.SIGNAL.SRSS_TR_DEBUG_FREEZE_WDT.source:TRIGG.GROUP.MUX.9.OUTPUT.6
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_0.source:TRIGG.GROUP.MUX.4.OUTPUT.0
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_1.source:TRIGG.GROUP.MUX.4.OUTPUT.1
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_10.source:TRIGG.GROUP.MUX.4.OUTPUT.10
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_11.source:TRIGG.GROUP.MUX.4.OUTPUT.11
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_12.source:TRIGG.GROUP.MUX.4.OUTPUT.12
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_13.source:TRIGG.GROUP.MUX.4.OUTPUT.13
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_14.source:TRIGG.GROUP.MUX.4.OUTPUT.14
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_15.source:TRIGG.GROUP.MUX.4.OUTPUT.15
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_16.source:TRIGG.GROUP.MUX.4.OUTPUT.16
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_17.source:TRIGG.GROUP.MUX.4.OUTPUT.17
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_18.source:TRIGG.GROUP.MUX.4.OUTPUT.18
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_19.source:TRIGG.GROUP.MUX.4.OUTPUT.19
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_2.source:TRIGG.GROUP.MUX.4.OUTPUT.2
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_20.source:TRIGG.GROUP.MUX.5.OUTPUT.0
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_21.source:TRIGG.GROUP.MUX.5.OUTPUT.1
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_22.source:TRIGG.GROUP.MUX.5.OUTPUT.2
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_23.source:TRIGG.GROUP.MUX.5.OUTPUT.3
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_24.source:TRIGG.GROUP.MUX.5.OUTPUT.4
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_25.source:TRIGG.GROUP.MUX.5.OUTPUT.5
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_26.source:TRIGG.GROUP.MUX.5.OUTPUT.6
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_27.source:TRIGG.GROUP.MUX.5.OUTPUT.7
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_28.source:TRIGG.GROUP.MUX.5.OUTPUT.8
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_29.source:TRIGG.GROUP.MUX.5.OUTPUT.9
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_3.source:TRIGG.GROUP.MUX.4.OUTPUT.3
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_30.source:TRIGG.GROUP.MUX.5.OUTPUT.10
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_31.source:TRIGG.GROUP.MUX.5.OUTPUT.11
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_32.source:TRIGG.GROUP.MUX.6.OUTPUT.0
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_33.source:TRIGG.GROUP.MUX.6.OUTPUT.1
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_34.source:TRIGG.GROUP.MUX.6.OUTPUT.2
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_35.source:TRIGG.GROUP.MUX.6.OUTPUT.3
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_36.source:TRIGG.GROUP.MUX.6.OUTPUT.4
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_37.source:TRIGG.GROUP.MUX.6.OUTPUT.5
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_38.source:TRIGG.GROUP.MUX.6.OUTPUT.6
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_39.source:TRIGG.GROUP.MUX.6.OUTPUT.7
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_4.source:TRIGG.GROUP.MUX.4.OUTPUT.4
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_40.source:TRIGG.GROUP.MUX.6.OUTPUT.8
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_41.source:TRIGG.GROUP.MUX.6.OUTPUT.9
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_42.source:TRIGG.GROUP.MUX.6.OUTPUT.10
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_43.source:TRIGG.GROUP.MUX.6.OUTPUT.11
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_44.source:TRIGG.GROUP.MUX.6.OUTPUT.12
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_45.source:TRIGG.GROUP.MUX.6.OUTPUT.13
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_46.source:TRIGG.GROUP.MUX.6.OUTPUT.14
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_47.source:TRIGG.GROUP.MUX.6.OUTPUT.15
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_48.source:TRIGG.GROUP.MUX.6.OUTPUT.16
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_49.source:TRIGG.GROUP.MUX.6.OUTPUT.17
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_5.source:TRIGG.GROUP.MUX.4.OUTPUT.5
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_50.source:TRIGG.GROUP.MUX.6.OUTPUT.18
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_51.source:TRIGG.GROUP.MUX.6.OUTPUT.19
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_52.source:TRIGG.GROUP.MUX.6.OUTPUT.20
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_53.source:TRIGG.GROUP.MUX.6.OUTPUT.21
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_54.source:TRIGG.GROUP.MUX.6.OUTPUT.22
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_55.source:TRIGG.GROUP.MUX.6.OUTPUT.23
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_56.source:TRIGG.GROUP.MUX.6.OUTPUT.24
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_57.source:TRIGG.GROUP.MUX.6.OUTPUT.25
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_58.source:TRIGG.GROUP.MUX.6.OUTPUT.26
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_59.source:TRIGG.GROUP.MUX.6.OUTPUT.27
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_6.source:TRIGG.GROUP.MUX.4.OUTPUT.6
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_7.source:TRIGG.GROUP.MUX.4.OUTPUT.7
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_8.source:TRIGG.GROUP.MUX.4.OUTPUT.8
TRIGG.SIGNAL.TCPWM_0_TR_ALL_CNT_IN_9.source:TRIGG.GROUP.MUX.4.OUTPUT.9
TRIGG.SIGNAL.TCPWM_0_TR_DEBUG_FREEZE.source:TRIGG.GROUP.MUX.9.OUTPUT.10
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_0.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.0
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_1.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.1
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_10.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.10
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_11.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.11
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_12.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.12
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_13.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.13
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_14.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.14
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_15.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.15
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_16.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.16
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_17.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.17
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_18.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.18
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_19.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.19
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_2.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.2
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_256.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.20
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_257.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.21
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_258.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.22
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_259.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.23
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_260.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.24
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_261.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.25
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_262.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.26
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_263.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.27
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_264.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.28
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_265.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.29
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_266.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.30
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_267.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.31
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_3.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.3
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_4.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.4
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_5.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.5
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_6.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.6
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_7.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.7
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_8.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.8
TRIGG.SIGNAL.TCPWM_0_TR_ONE_CNT_IN_9.source:TRIGG.GROUP.ONETOONE.2.OUTPUT.9
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_0.destinations:TRIGG.GROUP.MUX.1.INPUT.1,TRIGG.GROUP.MUX.3.INPUT.1,TRIGG.GROUP.MUX.4.INPUT.57,TRIGG.GROUP.MUX.7.INPUT.33,TRIGG.GROUP.MUX.11.INPUT.45,TRIGG.GROUP.MUX.13.INPUT.1
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_1.destinations:TRIGG.GROUP.MUX.1.INPUT.2,TRIGG.GROUP.MUX.3.INPUT.2,TRIGG.GROUP.MUX.4.INPUT.58,TRIGG.GROUP.MUX.7.INPUT.34,TRIGG.GROUP.MUX.11.INPUT.46,TRIGG.GROUP.MUX.13.INPUT.2
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_10.destinations:TRIGG.GROUP.MUX.1.INPUT.11,TRIGG.GROUP.MUX.4.INPUT.67,TRIGG.GROUP.MUX.7.INPUT.43,TRIGG.GROUP.MUX.11.INPUT.55
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_11.destinations:TRIGG.GROUP.MUX.1.INPUT.12,TRIGG.GROUP.MUX.4.INPUT.68,TRIGG.GROUP.MUX.7.INPUT.44,TRIGG.GROUP.MUX.11.INPUT.56
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_12.destinations:TRIGG.GROUP.MUX.1.INPUT.13,TRIGG.GROUP.MUX.4.INPUT.69,TRIGG.GROUP.MUX.7.INPUT.45,TRIGG.GROUP.MUX.11.INPUT.57
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_13.destinations:TRIGG.GROUP.MUX.1.INPUT.14,TRIGG.GROUP.MUX.4.INPUT.70,TRIGG.GROUP.MUX.7.INPUT.46,TRIGG.GROUP.MUX.11.INPUT.58
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_14.destinations:TRIGG.GROUP.MUX.1.INPUT.15,TRIGG.GROUP.MUX.4.INPUT.71,TRIGG.GROUP.MUX.7.INPUT.47,TRIGG.GROUP.MUX.11.INPUT.59
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_15.destinations:TRIGG.GROUP.MUX.1.INPUT.16,TRIGG.GROUP.MUX.4.INPUT.72,TRIGG.GROUP.MUX.7.INPUT.48,TRIGG.GROUP.MUX.11.INPUT.60
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_16.destinations:TRIGG.GROUP.MUX.1.INPUT.17,TRIGG.GROUP.MUX.4.INPUT.73,TRIGG.GROUP.MUX.7.INPUT.49,TRIGG.GROUP.MUX.11.INPUT.61
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_17.destinations:TRIGG.GROUP.MUX.1.INPUT.18,TRIGG.GROUP.MUX.4.INPUT.74,TRIGG.GROUP.MUX.7.INPUT.50,TRIGG.GROUP.MUX.11.INPUT.62
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_18.destinations:TRIGG.GROUP.MUX.1.INPUT.19,TRIGG.GROUP.MUX.4.INPUT.75,TRIGG.GROUP.MUX.7.INPUT.51,TRIGG.GROUP.MUX.11.INPUT.63
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_19.destinations:TRIGG.GROUP.MUX.1.INPUT.20,TRIGG.GROUP.MUX.4.INPUT.76,TRIGG.GROUP.MUX.7.INPUT.52,TRIGG.GROUP.MUX.11.INPUT.64
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_2.destinations:TRIGG.GROUP.MUX.1.INPUT.3,TRIGG.GROUP.MUX.3.INPUT.3,TRIGG.GROUP.MUX.4.INPUT.59,TRIGG.GROUP.MUX.7.INPUT.35,TRIGG.GROUP.MUX.11.INPUT.47,TRIGG.GROUP.MUX.13.INPUT.3
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_20.destinations:TRIGG.GROUP.MUX.1.INPUT.21,TRIGG.GROUP.MUX.4.INPUT.77,TRIGG.GROUP.MUX.7.INPUT.53,TRIGG.GROUP.MUX.11.INPUT.65
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_21.destinations:TRIGG.GROUP.MUX.1.INPUT.22,TRIGG.GROUP.MUX.4.INPUT.78,TRIGG.GROUP.MUX.7.INPUT.54,TRIGG.GROUP.MUX.11.INPUT.66
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_22.destinations:TRIGG.GROUP.MUX.1.INPUT.23,TRIGG.GROUP.MUX.4.INPUT.79,TRIGG.GROUP.MUX.7.INPUT.55,TRIGG.GROUP.MUX.11.INPUT.67
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_23.destinations:TRIGG.GROUP.MUX.1.INPUT.24,TRIGG.GROUP.MUX.4.INPUT.80,TRIGG.GROUP.MUX.7.INPUT.56,TRIGG.GROUP.MUX.11.INPUT.68
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_24.destinations:TRIGG.GROUP.MUX.1.INPUT.25,TRIGG.GROUP.MUX.4.INPUT.81,TRIGG.GROUP.MUX.7.INPUT.57,TRIGG.GROUP.MUX.11.INPUT.69
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_25.destinations:TRIGG.GROUP.MUX.1.INPUT.26,TRIGG.GROUP.MUX.4.INPUT.82,TRIGG.GROUP.MUX.7.INPUT.58,TRIGG.GROUP.MUX.11.INPUT.70
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_256.destinations:TRIGG.GROUP.MUX.1.INPUT.39,TRIGG.GROUP.MUX.4.INPUT.95,TRIGG.GROUP.MUX.7.INPUT.71,TRIGG.GROUP.MUX.11.INPUT.33
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_257.destinations:TRIGG.GROUP.MUX.1.INPUT.40,TRIGG.GROUP.MUX.4.INPUT.96,TRIGG.GROUP.MUX.7.INPUT.72,TRIGG.GROUP.MUX.11.INPUT.34
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_258.destinations:TRIGG.GROUP.MUX.1.INPUT.41,TRIGG.GROUP.MUX.4.INPUT.97,TRIGG.GROUP.MUX.7.INPUT.73,TRIGG.GROUP.MUX.11.INPUT.35
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_259.destinations:TRIGG.GROUP.MUX.1.INPUT.42,TRIGG.GROUP.MUX.4.INPUT.98,TRIGG.GROUP.MUX.7.INPUT.74,TRIGG.GROUP.MUX.11.INPUT.36
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_26.destinations:TRIGG.GROUP.MUX.1.INPUT.27,TRIGG.GROUP.MUX.4.INPUT.83,TRIGG.GROUP.MUX.7.INPUT.59,TRIGG.GROUP.MUX.11.INPUT.71
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_260.destinations:TRIGG.GROUP.MUX.1.INPUT.43,TRIGG.GROUP.MUX.4.INPUT.99,TRIGG.GROUP.MUX.7.INPUT.75,TRIGG.GROUP.MUX.11.INPUT.37
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_261.destinations:TRIGG.GROUP.MUX.1.INPUT.44,TRIGG.GROUP.MUX.4.INPUT.100,TRIGG.GROUP.MUX.7.INPUT.76,TRIGG.GROUP.MUX.11.INPUT.38
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_262.destinations:TRIGG.GROUP.MUX.1.INPUT.45,TRIGG.GROUP.MUX.4.INPUT.101,TRIGG.GROUP.MUX.7.INPUT.77,TRIGG.GROUP.MUX.11.INPUT.39
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_263.destinations:TRIGG.GROUP.MUX.1.INPUT.46,TRIGG.GROUP.MUX.4.INPUT.102,TRIGG.GROUP.MUX.7.INPUT.78,TRIGG.GROUP.MUX.11.INPUT.40
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_264.destinations:TRIGG.GROUP.MUX.1.INPUT.47,TRIGG.GROUP.MUX.4.INPUT.103,TRIGG.GROUP.MUX.7.INPUT.79,TRIGG.GROUP.MUX.11.INPUT.41
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_265.destinations:TRIGG.GROUP.MUX.1.INPUT.48,TRIGG.GROUP.MUX.4.INPUT.104,TRIGG.GROUP.MUX.7.INPUT.80,TRIGG.GROUP.MUX.11.INPUT.42
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_266.destinations:TRIGG.GROUP.MUX.1.INPUT.49,TRIGG.GROUP.MUX.4.INPUT.105,TRIGG.GROUP.MUX.7.INPUT.81,TRIGG.GROUP.MUX.11.INPUT.43
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_267.destinations:TRIGG.GROUP.MUX.1.INPUT.50,TRIGG.GROUP.MUX.4.INPUT.106,TRIGG.GROUP.MUX.7.INPUT.82,TRIGG.GROUP.MUX.11.INPUT.44
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_27.destinations:TRIGG.GROUP.MUX.1.INPUT.28,TRIGG.GROUP.MUX.4.INPUT.84,TRIGG.GROUP.MUX.7.INPUT.60,TRIGG.GROUP.MUX.11.INPUT.72
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_28.destinations:TRIGG.GROUP.MUX.1.INPUT.29,TRIGG.GROUP.MUX.4.INPUT.85,TRIGG.GROUP.MUX.7.INPUT.61,TRIGG.GROUP.MUX.11.INPUT.73
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_29.destinations:TRIGG.GROUP.MUX.1.INPUT.30,TRIGG.GROUP.MUX.4.INPUT.86,TRIGG.GROUP.MUX.7.INPUT.62,TRIGG.GROUP.MUX.11.INPUT.74
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_3.destinations:TRIGG.GROUP.MUX.1.INPUT.4,TRIGG.GROUP.MUX.3.INPUT.4,TRIGG.GROUP.MUX.4.INPUT.60,TRIGG.GROUP.MUX.7.INPUT.36,TRIGG.GROUP.MUX.11.INPUT.48,TRIGG.GROUP.MUX.13.INPUT.4
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_30.destinations:TRIGG.GROUP.MUX.1.INPUT.31,TRIGG.GROUP.MUX.4.INPUT.87,TRIGG.GROUP.MUX.7.INPUT.63,TRIGG.GROUP.MUX.11.INPUT.75
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_31.destinations:TRIGG.GROUP.MUX.1.INPUT.32,TRIGG.GROUP.MUX.4.INPUT.88,TRIGG.GROUP.MUX.7.INPUT.64,TRIGG.GROUP.MUX.11.INPUT.76
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_32.destinations:TRIGG.GROUP.MUX.1.INPUT.33,TRIGG.GROUP.MUX.4.INPUT.89,TRIGG.GROUP.MUX.7.INPUT.65,TRIGG.GROUP.MUX.11.INPUT.77
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_33.destinations:TRIGG.GROUP.MUX.1.INPUT.34,TRIGG.GROUP.MUX.4.INPUT.90,TRIGG.GROUP.MUX.7.INPUT.66,TRIGG.GROUP.MUX.11.INPUT.78
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_34.destinations:TRIGG.GROUP.MUX.1.INPUT.35,TRIGG.GROUP.MUX.4.INPUT.91,TRIGG.GROUP.MUX.7.INPUT.67,TRIGG.GROUP.MUX.11.INPUT.79
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_35.destinations:TRIGG.GROUP.MUX.1.INPUT.36,TRIGG.GROUP.MUX.4.INPUT.92,TRIGG.GROUP.MUX.7.INPUT.68,TRIGG.GROUP.MUX.11.INPUT.80
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_36.destinations:TRIGG.GROUP.MUX.1.INPUT.37,TRIGG.GROUP.MUX.4.INPUT.93,TRIGG.GROUP.MUX.7.INPUT.69,TRIGG.GROUP.MUX.11.INPUT.81
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_37.destinations:TRIGG.GROUP.MUX.1.INPUT.38,TRIGG.GROUP.MUX.4.INPUT.94,TRIGG.GROUP.MUX.7.INPUT.70,TRIGG.GROUP.MUX.11.INPUT.82
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_4.destinations:TRIGG.GROUP.MUX.1.INPUT.5,TRIGG.GROUP.MUX.3.INPUT.5,TRIGG.GROUP.MUX.4.INPUT.61,TRIGG.GROUP.MUX.7.INPUT.37,TRIGG.GROUP.MUX.11.INPUT.49
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_5.destinations:TRIGG.GROUP.MUX.1.INPUT.6,TRIGG.GROUP.MUX.3.INPUT.6,TRIGG.GROUP.MUX.4.INPUT.62,TRIGG.GROUP.MUX.7.INPUT.38,TRIGG.GROUP.MUX.11.INPUT.50
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_512.destinations:TRIGG.GROUP.MUX.1.INPUT.51,TRIGG.GROUP.MUX.3.INPUT.9,TRIGG.GROUP.MUX.4.INPUT.107,TRIGG.GROUP.MUX.7.INPUT.83,TRIGG.GROUP.MUX.11.INPUT.1,TRIGG.GROUP.MUX.13.INPUT.5
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_513.destinations:TRIGG.GROUP.MUX.1.INPUT.52,TRIGG.GROUP.MUX.3.INPUT.10,TRIGG.GROUP.MUX.4.INPUT.108,TRIGG.GROUP.MUX.7.INPUT.84,TRIGG.GROUP.MUX.11.INPUT.2,TRIGG.GROUP.MUX.13.INPUT.6
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_514.destinations:TRIGG.GROUP.MUX.1.INPUT.53,TRIGG.GROUP.MUX.3.INPUT.11,TRIGG.GROUP.MUX.4.INPUT.109,TRIGG.GROUP.MUX.7.INPUT.85,TRIGG.GROUP.MUX.11.INPUT.3,TRIGG.GROUP.MUX.13.INPUT.7
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_515.destinations:TRIGG.GROUP.MUX.1.INPUT.54,TRIGG.GROUP.MUX.3.INPUT.12,TRIGG.GROUP.MUX.4.INPUT.110,TRIGG.GROUP.MUX.7.INPUT.86,TRIGG.GROUP.MUX.11.INPUT.4,TRIGG.GROUP.MUX.13.INPUT.8
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_516.destinations:TRIGG.GROUP.MUX.1.INPUT.55,TRIGG.GROUP.MUX.3.INPUT.13,TRIGG.GROUP.MUX.4.INPUT.111,TRIGG.GROUP.MUX.7.INPUT.87,TRIGG.GROUP.MUX.11.INPUT.5
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_517.destinations:TRIGG.GROUP.MUX.1.INPUT.56,TRIGG.GROUP.MUX.3.INPUT.14,TRIGG.GROUP.MUX.4.INPUT.112,TRIGG.GROUP.MUX.7.INPUT.88,TRIGG.GROUP.MUX.11.INPUT.6
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_518.destinations:TRIGG.GROUP.MUX.1.INPUT.57,TRIGG.GROUP.MUX.3.INPUT.15,TRIGG.GROUP.MUX.4.INPUT.113,TRIGG.GROUP.MUX.7.INPUT.89,TRIGG.GROUP.MUX.11.INPUT.7
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_519.destinations:TRIGG.GROUP.MUX.1.INPUT.58,TRIGG.GROUP.MUX.3.INPUT.16,TRIGG.GROUP.MUX.4.INPUT.114,TRIGG.GROUP.MUX.7.INPUT.90,TRIGG.GROUP.MUX.11.INPUT.8
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_520.destinations:TRIGG.GROUP.MUX.1.INPUT.59,TRIGG.GROUP.MUX.4.INPUT.115,TRIGG.GROUP.MUX.7.INPUT.91,TRIGG.GROUP.MUX.11.INPUT.9
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_521.destinations:TRIGG.GROUP.MUX.1.INPUT.60,TRIGG.GROUP.MUX.4.INPUT.116,TRIGG.GROUP.MUX.7.INPUT.92,TRIGG.GROUP.MUX.11.INPUT.10
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_522.destinations:TRIGG.GROUP.MUX.1.INPUT.61,TRIGG.GROUP.MUX.4.INPUT.117,TRIGG.GROUP.MUX.7.INPUT.93,TRIGG.GROUP.MUX.11.INPUT.11
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_523.destinations:TRIGG.GROUP.MUX.1.INPUT.62,TRIGG.GROUP.MUX.4.INPUT.118,TRIGG.GROUP.MUX.7.INPUT.94,TRIGG.GROUP.MUX.11.INPUT.12
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_524.destinations:TRIGG.GROUP.MUX.1.INPUT.63,TRIGG.GROUP.MUX.4.INPUT.119,TRIGG.GROUP.MUX.7.INPUT.95,TRIGG.GROUP.MUX.11.INPUT.13
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_525.destinations:TRIGG.GROUP.MUX.1.INPUT.64,TRIGG.GROUP.MUX.4.INPUT.120,TRIGG.GROUP.MUX.7.INPUT.96,TRIGG.GROUP.MUX.11.INPUT.14
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_526.destinations:TRIGG.GROUP.MUX.1.INPUT.65,TRIGG.GROUP.MUX.4.INPUT.121,TRIGG.GROUP.MUX.7.INPUT.97,TRIGG.GROUP.MUX.11.INPUT.15
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_527.destinations:TRIGG.GROUP.MUX.1.INPUT.66,TRIGG.GROUP.MUX.4.INPUT.122,TRIGG.GROUP.MUX.7.INPUT.98,TRIGG.GROUP.MUX.11.INPUT.16
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_528.destinations:TRIGG.GROUP.MUX.1.INPUT.67,TRIGG.GROUP.MUX.4.INPUT.123,TRIGG.GROUP.MUX.7.INPUT.99,TRIGG.GROUP.MUX.11.INPUT.17
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_529.destinations:TRIGG.GROUP.MUX.1.INPUT.68,TRIGG.GROUP.MUX.4.INPUT.124,TRIGG.GROUP.MUX.7.INPUT.100,TRIGG.GROUP.MUX.11.INPUT.18
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_530.destinations:TRIGG.GROUP.MUX.1.INPUT.69,TRIGG.GROUP.MUX.4.INPUT.125,TRIGG.GROUP.MUX.7.INPUT.101,TRIGG.GROUP.MUX.11.INPUT.19
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_531.destinations:TRIGG.GROUP.MUX.1.INPUT.70,TRIGG.GROUP.MUX.4.INPUT.126,TRIGG.GROUP.MUX.7.INPUT.102,TRIGG.GROUP.MUX.11.INPUT.20
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_532.destinations:TRIGG.GROUP.MUX.1.INPUT.71,TRIGG.GROUP.MUX.4.INPUT.127,TRIGG.GROUP.MUX.7.INPUT.103,TRIGG.GROUP.MUX.11.INPUT.21
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_533.destinations:TRIGG.GROUP.MUX.1.INPUT.72,TRIGG.GROUP.MUX.4.INPUT.128,TRIGG.GROUP.MUX.7.INPUT.104,TRIGG.GROUP.MUX.11.INPUT.22
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_534.destinations:TRIGG.GROUP.MUX.1.INPUT.73,TRIGG.GROUP.MUX.4.INPUT.129,TRIGG.GROUP.MUX.7.INPUT.105,TRIGG.GROUP.MUX.11.INPUT.23
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_535.destinations:TRIGG.GROUP.MUX.1.INPUT.74,TRIGG.GROUP.MUX.4.INPUT.130,TRIGG.GROUP.MUX.7.INPUT.106,TRIGG.GROUP.MUX.11.INPUT.24
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_536.destinations:TRIGG.GROUP.MUX.1.INPUT.75,TRIGG.GROUP.MUX.4.INPUT.131,TRIGG.GROUP.MUX.7.INPUT.107,TRIGG.GROUP.MUX.11.INPUT.25
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_537.destinations:TRIGG.GROUP.MUX.1.INPUT.76,TRIGG.GROUP.MUX.4.INPUT.132,TRIGG.GROUP.MUX.7.INPUT.108,TRIGG.GROUP.MUX.11.INPUT.26
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_538.destinations:TRIGG.GROUP.MUX.1.INPUT.77,TRIGG.GROUP.MUX.4.INPUT.133,TRIGG.GROUP.MUX.7.INPUT.109,TRIGG.GROUP.MUX.11.INPUT.27
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_539.destinations:TRIGG.GROUP.MUX.1.INPUT.78,TRIGG.GROUP.MUX.4.INPUT.134,TRIGG.GROUP.MUX.7.INPUT.110,TRIGG.GROUP.MUX.11.INPUT.28
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_540.destinations:TRIGG.GROUP.MUX.1.INPUT.79,TRIGG.GROUP.MUX.4.INPUT.135,TRIGG.GROUP.MUX.7.INPUT.111,TRIGG.GROUP.MUX.11.INPUT.29
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_541.destinations:TRIGG.GROUP.MUX.1.INPUT.80,TRIGG.GROUP.MUX.4.INPUT.136,TRIGG.GROUP.MUX.7.INPUT.112,TRIGG.GROUP.MUX.11.INPUT.30
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_542.destinations:TRIGG.GROUP.MUX.1.INPUT.81,TRIGG.GROUP.MUX.4.INPUT.137,TRIGG.GROUP.MUX.7.INPUT.113,TRIGG.GROUP.MUX.11.INPUT.31
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_543.destinations:TRIGG.GROUP.MUX.1.INPUT.82,TRIGG.GROUP.MUX.4.INPUT.138,TRIGG.GROUP.MUX.7.INPUT.114,TRIGG.GROUP.MUX.11.INPUT.32
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_6.destinations:TRIGG.GROUP.MUX.1.INPUT.7,TRIGG.GROUP.MUX.3.INPUT.7,TRIGG.GROUP.MUX.4.INPUT.63,TRIGG.GROUP.MUX.7.INPUT.39,TRIGG.GROUP.MUX.11.INPUT.51
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_7.destinations:TRIGG.GROUP.MUX.1.INPUT.8,TRIGG.GROUP.MUX.3.INPUT.8,TRIGG.GROUP.MUX.4.INPUT.64,TRIGG.GROUP.MUX.7.INPUT.40,TRIGG.GROUP.MUX.11.INPUT.52
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_8.destinations:TRIGG.GROUP.MUX.1.INPUT.9,TRIGG.GROUP.MUX.4.INPUT.65,TRIGG.GROUP.MUX.7.INPUT.41,TRIGG.GROUP.MUX.11.INPUT.53
TRIGG.SIGNAL.TCPWM_0_TR_OUT0_9.destinations:TRIGG.GROUP.MUX.1.INPUT.10,TRIGG.GROUP.MUX.4.INPUT.66,TRIGG.GROUP.MUX.7.INPUT.42,TRIGG.GROUP.MUX.11.INPUT.54
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_0.destinations:TRIGG.GROUP.MUX.6.INPUT.1,TRIGG.GROUP.MUX.12.INPUT.137,TRIGG.GROUP.ONETOONE.3.INPUT.0
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_1.destinations:TRIGG.GROUP.MUX.6.INPUT.2,TRIGG.GROUP.MUX.12.INPUT.138,TRIGG.GROUP.ONETOONE.3.INPUT.1
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_10.destinations:TRIGG.GROUP.MUX.6.INPUT.11,TRIGG.GROUP.MUX.12.INPUT.147,TRIGG.GROUP.ONETOONE.3.INPUT.10
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_11.destinations:TRIGG.GROUP.MUX.6.INPUT.12,TRIGG.GROUP.MUX.12.INPUT.148,TRIGG.GROUP.ONETOONE.3.INPUT.11
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_12.destinations:TRIGG.GROUP.MUX.6.INPUT.13,TRIGG.GROUP.MUX.12.INPUT.149,TRIGG.GROUP.ONETOONE.3.INPUT.12
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_13.destinations:TRIGG.GROUP.MUX.6.INPUT.14,TRIGG.GROUP.MUX.12.INPUT.150,TRIGG.GROUP.ONETOONE.3.INPUT.13
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_14.destinations:TRIGG.GROUP.MUX.6.INPUT.15,TRIGG.GROUP.MUX.12.INPUT.151,TRIGG.GROUP.ONETOONE.3.INPUT.14
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_15.destinations:TRIGG.GROUP.MUX.6.INPUT.16,TRIGG.GROUP.MUX.12.INPUT.152,TRIGG.GROUP.ONETOONE.3.INPUT.15
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_16.destinations:TRIGG.GROUP.MUX.12.INPUT.153,TRIGG.GROUP.ONETOONE.3.INPUT.16
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_17.destinations:TRIGG.GROUP.MUX.12.INPUT.154,TRIGG.GROUP.ONETOONE.3.INPUT.17
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_18.destinations:TRIGG.GROUP.MUX.12.INPUT.155,TRIGG.GROUP.ONETOONE.3.INPUT.18
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_19.destinations:TRIGG.GROUP.MUX.12.INPUT.156,TRIGG.GROUP.ONETOONE.3.INPUT.19
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_2.destinations:TRIGG.GROUP.MUX.6.INPUT.3,TRIGG.GROUP.MUX.12.INPUT.139,TRIGG.GROUP.ONETOONE.3.INPUT.2
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_20.destinations:TRIGG.GROUP.MUX.12.INPUT.157
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_21.destinations:TRIGG.GROUP.MUX.12.INPUT.158
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_22.destinations:TRIGG.GROUP.MUX.12.INPUT.159
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_23.destinations:TRIGG.GROUP.MUX.12.INPUT.160
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_24.destinations:TRIGG.GROUP.MUX.12.INPUT.161,TRIGG.GROUP.ONETOONE.6.INPUT.0
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_25.destinations:TRIGG.GROUP.MUX.12.INPUT.162,TRIGG.GROUP.ONETOONE.6.INPUT.1
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_256.destinations:TRIGG.GROUP.MUX.12.INPUT.125,TRIGG.GROUP.ONETOONE.3.INPUT.20
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_257.destinations:TRIGG.GROUP.MUX.12.INPUT.126,TRIGG.GROUP.ONETOONE.3.INPUT.21
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_258.destinations:TRIGG.GROUP.MUX.12.INPUT.127,TRIGG.GROUP.ONETOONE.3.INPUT.22
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_259.destinations:TRIGG.GROUP.MUX.12.INPUT.128,TRIGG.GROUP.ONETOONE.3.INPUT.23
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_26.destinations:TRIGG.GROUP.MUX.12.INPUT.163,TRIGG.GROUP.ONETOONE.7.INPUT.0
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_260.destinations:TRIGG.GROUP.MUX.12.INPUT.129,TRIGG.GROUP.ONETOONE.3.INPUT.24
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_261.destinations:TRIGG.GROUP.MUX.12.INPUT.130,TRIGG.GROUP.ONETOONE.3.INPUT.25
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_262.destinations:TRIGG.GROUP.MUX.12.INPUT.131,TRIGG.GROUP.ONETOONE.3.INPUT.26
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_263.destinations:TRIGG.GROUP.MUX.12.INPUT.132,TRIGG.GROUP.ONETOONE.3.INPUT.27
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_264.destinations:TRIGG.GROUP.MUX.12.INPUT.133,TRIGG.GROUP.ONETOONE.3.INPUT.28
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_265.destinations:TRIGG.GROUP.MUX.12.INPUT.134,TRIGG.GROUP.ONETOONE.3.INPUT.29
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_266.destinations:TRIGG.GROUP.MUX.12.INPUT.135,TRIGG.GROUP.ONETOONE.3.INPUT.30
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_267.destinations:TRIGG.GROUP.MUX.12.INPUT.136,TRIGG.GROUP.ONETOONE.3.INPUT.31
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_27.destinations:TRIGG.GROUP.MUX.12.INPUT.164,TRIGG.GROUP.ONETOONE.7.INPUT.1
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_28.destinations:TRIGG.GROUP.MUX.12.INPUT.165
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_29.destinations:TRIGG.GROUP.MUX.12.INPUT.166
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_3.destinations:TRIGG.GROUP.MUX.6.INPUT.4,TRIGG.GROUP.MUX.12.INPUT.140,TRIGG.GROUP.ONETOONE.3.INPUT.3
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_30.destinations:TRIGG.GROUP.MUX.12.INPUT.167
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_31.destinations:TRIGG.GROUP.MUX.12.INPUT.168
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_32.destinations:TRIGG.GROUP.MUX.12.INPUT.169
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_33.destinations:TRIGG.GROUP.MUX.12.INPUT.170
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_34.destinations:TRIGG.GROUP.MUX.12.INPUT.171
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_35.destinations:TRIGG.GROUP.MUX.12.INPUT.172
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_36.destinations:TRIGG.GROUP.MUX.12.INPUT.173
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_37.destinations:TRIGG.GROUP.MUX.12.INPUT.174
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_4.destinations:TRIGG.GROUP.MUX.6.INPUT.5,TRIGG.GROUP.MUX.12.INPUT.141,TRIGG.GROUP.ONETOONE.3.INPUT.4
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_5.destinations:TRIGG.GROUP.MUX.6.INPUT.6,TRIGG.GROUP.MUX.12.INPUT.142,TRIGG.GROUP.ONETOONE.3.INPUT.5
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_512.destinations:TRIGG.GROUP.MUX.12.INPUT.93
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_513.destinations:TRIGG.GROUP.MUX.12.INPUT.94
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_514.destinations:TRIGG.GROUP.MUX.12.INPUT.95
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_515.destinations:TRIGG.GROUP.MUX.12.INPUT.96
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_516.destinations:TRIGG.GROUP.MUX.12.INPUT.97
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_517.destinations:TRIGG.GROUP.MUX.12.INPUT.98
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_518.destinations:TRIGG.GROUP.MUX.12.INPUT.99
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_519.destinations:TRIGG.GROUP.MUX.12.INPUT.100
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_520.destinations:TRIGG.GROUP.MUX.12.INPUT.101
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_521.destinations:TRIGG.GROUP.MUX.12.INPUT.102
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_522.destinations:TRIGG.GROUP.MUX.12.INPUT.103
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_523.destinations:TRIGG.GROUP.MUX.12.INPUT.104
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_524.destinations:TRIGG.GROUP.MUX.12.INPUT.105
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_525.destinations:TRIGG.GROUP.MUX.12.INPUT.106
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_526.destinations:TRIGG.GROUP.MUX.12.INPUT.107
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_527.destinations:TRIGG.GROUP.MUX.12.INPUT.108
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_528.destinations:TRIGG.GROUP.MUX.12.INPUT.109
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_529.destinations:TRIGG.GROUP.MUX.12.INPUT.110
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_530.destinations:TRIGG.GROUP.MUX.12.INPUT.111
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_531.destinations:TRIGG.GROUP.MUX.12.INPUT.112
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_532.destinations:TRIGG.GROUP.MUX.12.INPUT.113
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_533.destinations:TRIGG.GROUP.MUX.12.INPUT.114
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_534.destinations:TRIGG.GROUP.MUX.12.INPUT.115
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_535.destinations:TRIGG.GROUP.MUX.12.INPUT.116
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_536.destinations:TRIGG.GROUP.MUX.12.INPUT.117
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_537.destinations:TRIGG.GROUP.MUX.12.INPUT.118
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_538.destinations:TRIGG.GROUP.MUX.12.INPUT.119
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_539.destinations:TRIGG.GROUP.MUX.12.INPUT.120
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_540.destinations:TRIGG.GROUP.MUX.12.INPUT.121
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_541.destinations:TRIGG.GROUP.MUX.12.INPUT.122
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_542.destinations:TRIGG.GROUP.MUX.12.INPUT.123
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_543.destinations:TRIGG.GROUP.MUX.12.INPUT.124
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_6.destinations:TRIGG.GROUP.MUX.6.INPUT.7,TRIGG.GROUP.MUX.12.INPUT.143,TRIGG.GROUP.ONETOONE.3.INPUT.6
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_7.destinations:TRIGG.GROUP.MUX.6.INPUT.8,TRIGG.GROUP.MUX.12.INPUT.144,TRIGG.GROUP.ONETOONE.3.INPUT.7
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_8.destinations:TRIGG.GROUP.MUX.6.INPUT.9,TRIGG.GROUP.MUX.12.INPUT.145,TRIGG.GROUP.ONETOONE.3.INPUT.8
TRIGG.SIGNAL.TCPWM_0_TR_OUT1_9.destinations:TRIGG.GROUP.MUX.6.INPUT.10,TRIGG.GROUP.MUX.12.INPUT.146,TRIGG.GROUP.ONETOONE.3.INPUT.9
TRIGG.SIGNAL.TDM_0_TR_DBG_FREEZE.source:TRIGG.GROUP.MUX.9.OUTPUT.12
TRIGG.SIGNAL.TDM_0_TR_RX_REQ_0.destinations:TRIGG.GROUP.MUX.4.INPUT.155,TRIGG.GROUP.MUX.11.INPUT.99,TRIGG.GROUP.ONETOONE.1.INPUT.56
TRIGG.SIGNAL.TDM_0_TR_RX_REQ_1.destinations:TRIGG.GROUP.MUX.4.INPUT.156,TRIGG.GROUP.MUX.11.INPUT.100,TRIGG.GROUP.ONETOONE.1.INPUT.57
TRIGG.SIGNAL.TDM_0_TR_RX_REQ_2.destinations:TRIGG.GROUP.MUX.4.INPUT.157,TRIGG.GROUP.MUX.11.INPUT.101,TRIGG.GROUP.ONETOONE.1.INPUT.58
TRIGG.SIGNAL.TDM_0_TR_RX_REQ_3.destinations:TRIGG.GROUP.MUX.4.INPUT.158,TRIGG.GROUP.MUX.11.INPUT.102,TRIGG.GROUP.ONETOONE.1.INPUT.59
TRIGG.SIGNAL.TDM_0_TR_TX_REQ_0.destinations:TRIGG.GROUP.MUX.4.INPUT.151,TRIGG.GROUP.MUX.11.INPUT.95,TRIGG.GROUP.ONETOONE.1.INPUT.52
TRIGG.SIGNAL.TDM_0_TR_TX_REQ_1.destinations:TRIGG.GROUP.MUX.4.INPUT.152,TRIGG.GROUP.MUX.11.INPUT.96,TRIGG.GROUP.ONETOONE.1.INPUT.53
TRIGG.SIGNAL.TDM_0_TR_TX_REQ_2.destinations:TRIGG.GROUP.MUX.4.INPUT.153,TRIGG.GROUP.MUX.11.INPUT.97,TRIGG.GROUP.ONETOONE.1.INPUT.54
TRIGG.SIGNAL.TDM_0_TR_TX_REQ_3.destinations:TRIGG.GROUP.MUX.4.INPUT.154,TRIGG.GROUP.MUX.11.INPUT.98,TRIGG.GROUP.ONETOONE.1.INPUT.55
TRIGG.SIGNAL.TR_GROUP_10_OUTPUT_0.destinations:TRIGG.GROUP.MUX.9.INPUT.1
TRIGG.SIGNAL.TR_GROUP_10_OUTPUT_1.destinations:TRIGG.GROUP.MUX.9.INPUT.2
TRIGG.SIGNAL.TR_GROUP_10_OUTPUT_2.destinations:TRIGG.GROUP.MUX.9.INPUT.3
TRIGG.SIGNAL.TR_GROUP_10_OUTPUT_3.destinations:TRIGG.GROUP.MUX.9.INPUT.4
TRIGG.SIGNAL.TR_GROUP_10_OUTPUT_4.destinations:TRIGG.GROUP.MUX.9.INPUT.5
TRIGG.SIGNAL.TR_GROUP_11_OUTPUT_0.destinations:TRIGG.GROUP.MUX.9.INPUT.6
TRIGG.SIGNAL.TR_GROUP_11_OUTPUT_1.destinations:TRIGG.GROUP.MUX.9.INPUT.7
TRIGG.SIGNAL.TR_GROUP_11_OUTPUT_2.destinations:TRIGG.GROUP.MUX.9.INPUT.8
TRIGG.SIGNAL.TR_GROUP_11_OUTPUT_3.destinations:TRIGG.GROUP.MUX.9.INPUT.9
TRIGG.SIGNAL.TR_GROUP_11_OUTPUT_4.destinations:TRIGG.GROUP.MUX.9.INPUT.10
TRIGG.SIGNAL.TR_GROUP_12_OUTPUT_0.destinations:TRIGG.GROUP.MUX.9.INPUT.11
TRIGG.SIGNAL.TR_GROUP_12_OUTPUT_1.destinations:TRIGG.GROUP.MUX.9.INPUT.12
TRIGG.SIGNAL.TR_GROUP_12_OUTPUT_2.destinations:TRIGG.GROUP.MUX.9.INPUT.13
TRIGG.SIGNAL.TR_GROUP_12_OUTPUT_3.destinations:TRIGG.GROUP.MUX.9.INPUT.14
TRIGG.SIGNAL.TR_GROUP_12_OUTPUT_4.destinations:TRIGG.GROUP.MUX.9.INPUT.15
TRIGG.SIGNAL.TR_GROUP_9_INPUT_1.source:TRIGG.GROUP.MUX.10.OUTPUT.0
TRIGG.SIGNAL.TR_GROUP_9_INPUT_10.source:TRIGG.GROUP.MUX.11.OUTPUT.4
TRIGG.SIGNAL.TR_GROUP_9_INPUT_11.source:TRIGG.GROUP.MUX.12.OUTPUT.0
TRIGG.SIGNAL.TR_GROUP_9_INPUT_12.source:TRIGG.GROUP.MUX.12.OUTPUT.1
TRIGG.SIGNAL.TR_GROUP_9_INPUT_13.source:TRIGG.GROUP.MUX.12.OUTPUT.2
TRIGG.SIGNAL.TR_GROUP_9_INPUT_14.source:TRIGG.GROUP.MUX.12.OUTPUT.3
TRIGG.SIGNAL.TR_GROUP_9_INPUT_15.source:TRIGG.GROUP.MUX.12.OUTPUT.4
TRIGG.SIGNAL.TR_GROUP_9_INPUT_2.source:TRIGG.GROUP.MUX.10.OUTPUT.1
TRIGG.SIGNAL.TR_GROUP_9_INPUT_3.source:TRIGG.GROUP.MUX.10.OUTPUT.2
TRIGG.SIGNAL.TR_GROUP_9_INPUT_4.source:TRIGG.GROUP.MUX.10.OUTPUT.3
TRIGG.SIGNAL.TR_GROUP_9_INPUT_5.source:TRIGG.GROUP.MUX.10.OUTPUT.4
TRIGG.SIGNAL.TR_GROUP_9_INPUT_6.source:TRIGG.GROUP.MUX.11.OUTPUT.0
TRIGG.SIGNAL.TR_GROUP_9_INPUT_7.source:TRIGG.GROUP.MUX.11.OUTPUT.1
TRIGG.SIGNAL.TR_GROUP_9_INPUT_8.source:TRIGG.GROUP.MUX.11.OUTPUT.2
TRIGG.SIGNAL.TR_GROUP_9_INPUT_9.source:TRIGG.GROUP.MUX.11.OUTPUT.3

################################################################################
#
# VIDEOSS
#
VIDEOSS.instances:0
VIDEOSS.0.interrupt.gfx2d:150
VIDEOSS.0.interrupt.mipicsi:151
VIDEOSS.0.interrupt.videoio0:152
VIDEOSS.0.interrupt.videoio0.safety:154
VIDEOSS.0.interrupt.videoio1:153
VIDEOSS.0.interrupt.videoio1.safety:155
VIDEOSS.0.pins.TTL_CAP0_CLK:VIDEOSS_0_TTL_CAP0_CLK
VIDEOSS.0.pins.TTL_CAP0_DATA:VIDEOSS_0_TTL_CAP0_DATA_0,VIDEOSS_0_TTL_CAP0_DATA_1,VIDEOSS_0_TTL_CAP0_DATA_2,VIDEOSS_0_TTL_CAP0_DATA_3,VIDEOSS_0_TTL_CAP0_DATA_4,VIDEOSS_0_TTL_CAP0_DATA_5,VIDEOSS_0_TTL_CAP0_DATA_6,VIDEOSS_0_TTL_CAP0_DATA_7,VIDEOSS_0_TTL_CAP0_DATA_8,VIDEOSS_0_TTL_CAP0_DATA_9,VIDEOSS_0_TTL_CAP0_DATA_10,VIDEOSS_0_TTL_CAP0_DATA_11,VIDEOSS_0_TTL_CAP0_DATA_12,VIDEOSS_0_TTL_CAP0_DATA_13,VIDEOSS_0_TTL_CAP0_DATA_14,VIDEOSS_0_TTL_CAP0_DATA_15,VIDEOSS_0_TTL_CAP0_DATA_16,VIDEOSS_0_TTL_CAP0_DATA_17,VIDEOSS_0_TTL_CAP0_DATA_18,VIDEOSS_0_TTL_CAP0_DATA_19,VIDEOSS_0_TTL_CAP0_DATA_20,VIDEOSS_0_TTL_CAP0_DATA_21,VIDEOSS_0_TTL_CAP0_DATA_22,VIDEOSS_0_TTL_CAP0_DATA_23,VIDEOSS_0_TTL_CAP0_DATA_24,VIDEOSS_0_TTL_CAP0_DATA_25,VIDEOSS_0_TTL_CAP0_DATA_26
VIDEOSS.0.pins.TTL_DSP0_CLOCK:VIDEOSS_0_TTL_DSP0_CLOCK
VIDEOSS.0.pins.TTL_DSP0_CONTROL:VIDEOSS_0_TTL_DSP0_CONTROL_0,VIDEOSS_0_TTL_DSP0_CONTROL_1,VIDEOSS_0_TTL_DSP0_CONTROL_2,VIDEOSS_0_TTL_DSP0_CONTROL_3,VIDEOSS_0_TTL_DSP0_CONTROL_4,VIDEOSS_0_TTL_DSP0_CONTROL_5,VIDEOSS_0_TTL_DSP0_CONTROL_6,VIDEOSS_0_TTL_DSP0_CONTROL_7,VIDEOSS_0_TTL_DSP0_CONTROL_8,VIDEOSS_0_TTL_DSP0_CONTROL_9,VIDEOSS_0_TTL_DSP0_CONTROL_10,VIDEOSS_0_TTL_DSP0_CONTROL_11
VIDEOSS.0.pins.TTL_DSP0_DATA_A0:VIDEOSS_0_TTL_DSP0_DATA_A0_0,VIDEOSS_0_TTL_DSP0_DATA_A0_1,VIDEOSS_0_TTL_DSP0_DATA_A0_2,VIDEOSS_0_TTL_DSP0_DATA_A0_3,VIDEOSS_0_TTL_DSP0_DATA_A0_4,VIDEOSS_0_TTL_DSP0_DATA_A0_5,VIDEOSS_0_TTL_DSP0_DATA_A0_6,VIDEOSS_0_TTL_DSP0_DATA_A0_7,VIDEOSS_0_TTL_DSP0_DATA_A0_8,VIDEOSS_0_TTL_DSP0_DATA_A0_9,VIDEOSS_0_TTL_DSP0_DATA_A0_10,VIDEOSS_0_TTL_DSP0_DATA_A0_11
VIDEOSS.0.pins.TTL_DSP0_DATA_A1:VIDEOSS_0_TTL_DSP0_DATA_A1_0,VIDEOSS_0_TTL_DSP0_DATA_A1_1,VIDEOSS_0_TTL_DSP0_DATA_A1_2,VIDEOSS_0_TTL_DSP0_DATA_A1_3,VIDEOSS_0_TTL_DSP0_DATA_A1_4,VIDEOSS_0_TTL_DSP0_DATA_A1_5,VIDEOSS_0_TTL_DSP0_DATA_A1_6,VIDEOSS_0_TTL_DSP0_DATA_A1_7,VIDEOSS_0_TTL_DSP0_DATA_A1_8,VIDEOSS_0_TTL_DSP0_DATA_A1_9,VIDEOSS_0_TTL_DSP0_DATA_A1_10,VIDEOSS_0_TTL_DSP0_DATA_A1_11
VIDEOSS.0.pins.TTL_DSP1_CLOCK:VIDEOSS_0_TTL_DSP1_CLOCK
VIDEOSS.0.pins.TTL_DSP1_CONTROL:VIDEOSS_0_TTL_DSP1_CONTROL_0,VIDEOSS_0_TTL_DSP1_CONTROL_1,VIDEOSS_0_TTL_DSP1_CONTROL_2,VIDEOSS_0_TTL_DSP1_CONTROL_3,VIDEOSS_0_TTL_DSP1_CONTROL_4,VIDEOSS_0_TTL_DSP1_CONTROL_5,VIDEOSS_0_TTL_DSP1_CONTROL_6,VIDEOSS_0_TTL_DSP1_CONTROL_7,VIDEOSS_0_TTL_DSP1_CONTROL_8,VIDEOSS_0_TTL_DSP1_CONTROL_9,VIDEOSS_0_TTL_DSP1_CONTROL_10,VIDEOSS_0_TTL_DSP1_CONTROL_11
VIDEOSS.0.pins.TTL_DSP1_DATA_A0:VIDEOSS_0_TTL_DSP1_DATA_A0_0,VIDEOSS_0_TTL_DSP1_DATA_A0_1,VIDEOSS_0_TTL_DSP1_DATA_A0_2,VIDEOSS_0_TTL_DSP1_DATA_A0_3,VIDEOSS_0_TTL_DSP1_DATA_A0_4,VIDEOSS_0_TTL_DSP1_DATA_A0_5,VIDEOSS_0_TTL_DSP1_DATA_A0_6,VIDEOSS_0_TTL_DSP1_DATA_A0_7,VIDEOSS_0_TTL_DSP1_DATA_A0_8,VIDEOSS_0_TTL_DSP1_DATA_A0_9,VIDEOSS_0_TTL_DSP1_DATA_A0_10,VIDEOSS_0_TTL_DSP1_DATA_A0_11
VIDEOSS.0.pins.TTL_DSP1_DATA_A1:VIDEOSS_0_TTL_DSP1_DATA_A1_0,VIDEOSS_0_TTL_DSP1_DATA_A1_1,VIDEOSS_0_TTL_DSP1_DATA_A1_2,VIDEOSS_0_TTL_DSP1_DATA_A1_3,VIDEOSS_0_TTL_DSP1_DATA_A1_4,VIDEOSS_0_TTL_DSP1_DATA_A1_5,VIDEOSS_0_TTL_DSP1_DATA_A1_6,VIDEOSS_0_TTL_DSP1_DATA_A1_7,VIDEOSS_0_TTL_DSP1_DATA_A1_8,VIDEOSS_0_TTL_DSP1_DATA_A1_9,VIDEOSS_0_TTL_DSP1_DATA_A1_10,VIDEOSS_0_TTL_DSP1_DATA_A1_11
VIDEOSS.0.regBaseAddr:0x40A00000
VIDEOSS.0.COMPENG.CAPTURE0:1
VIDEOSS.0.COMPENG.WARPING:1
VIDEOSS.0.COMPENGCFG.CAPTURE0:1
VIDEOSS.0.COMPENGCFG.WARPING:1
VIDEOSS.0.FPDLINK0:1
VIDEOSS.0.FPDLINK1:1
VIDEOSS.0.GFX_MPU_RD.GFX_MPU_RD_MS_PRESENT:8190
VIDEOSS.0.GFX_MPU_RD.PC_NR_MINUS_1:7
VIDEOSS.0.GFX_MPU_WR.GFX_MPU_WR_MS_PRESENT:28672
VIDEOSS.0.GFX_MPU_WR.PC_NR_MINUS_1:7
VIDEOSS.0.PC_NR:8
VIDEOSS.0.PD.MODE_CTL_PRESENT:1
VIDEOSS.0.SUBIO.CAPTURE0:1
VIDEOSS.0.VIDEOSS_INFRA.instances:0
VIDEOSS.0.VIDEOSS_INFRA.0.VIDEOSS_INFRA_GFX_MPU_RD.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
VIDEOSS.0.VIDEOSS_INFRA.0.VIDEOSS_INFRA_GFX_MPU_WR.instances:0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
VIDEOSS.0.VIDEOSS_INFRA.0.VIDEOSS_INFRA_VRPU.VIDEOSS_INFRA_VRPU_VRPU_STRUCT.instances:0,1,2,3,4,5,6,7
VIDEOSS.0.VIDEOSS_MIPICSI.instances:0
VIDEOSS.0.VIDEOSS_SUBSS.instances:0
VIDEOSS.0.VIDEOSS_SUBSS.0.VIDEOSS_SUBSS_GFX2D.instances:0
VIDEOSS.0.VIDEOSS_SUBSS.0.VIDEOSS_SUBSS_GFX2D.0.VIDEOSS_SUBSS_GFX2D_BLITENG.instances:0
VIDEOSS.0.VIDEOSS_VIDEOIO.instances:0
VIDEOSS.0.VIDEOSS_VIDEOIO.0.VIDEOSS_VIDEOIO_DISENG0.instances:0
VIDEOSS.0.VIDEOSS_VIDEOIO.0.VIDEOSS_VIDEOIO_DISENG1.instances:0
VIDEOSS.0.VIDEOSS_VIDEOIO.0.VIDEOSS_VIDEOIO_SUBIO.instances:0
VIDEOSS.0.VIDEOSS_VIDEOIO.0.VIDEOSS_VIDEOIO_SUBIO.0.VIDEOSS_VIDEOIO_SUBIO_CAPENG0.instances:0
VIDEOSS.0.VIDEOSS_VIDEOIO.0.VIDEOSS_VIDEOIO_SUBIO.0.VIDEOSS_VIDEOIO_SUBIO_COMPENG.instances:0
VIDEOSS.0.VRPU.VRPU_RD_MS0_PRESENT:1
VIDEOSS.0.VRPU.VRPU_RD_MS1_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_RD_MS1_PRESENT:1
VIDEOSS.0.VRPU.VRPU_RD_MS10_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_RD_MS10_PRESENT:1
VIDEOSS.0.VRPU.VRPU_RD_MS11_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_RD_MS11_PRESENT:1
VIDEOSS.0.VRPU.VRPU_RD_MS12_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_RD_MS12_PRESENT:1
VIDEOSS.0.VRPU.VRPU_RD_MS13_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_RD_MS13_PRESENT:0
VIDEOSS.0.VRPU.VRPU_RD_MS14_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_RD_MS14_PRESENT:0
VIDEOSS.0.VRPU.VRPU_RD_MS15_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_RD_MS15_PRESENT:0
VIDEOSS.0.VRPU.VRPU_RD_MS2_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_RD_MS2_PRESENT:1
VIDEOSS.0.VRPU.VRPU_RD_MS3_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_RD_MS3_PRESENT:1
VIDEOSS.0.VRPU.VRPU_RD_MS4_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_RD_MS4_PRESENT:1
VIDEOSS.0.VRPU.VRPU_RD_MS5_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_RD_MS5_PRESENT:1
VIDEOSS.0.VRPU.VRPU_RD_MS6_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_RD_MS6_PRESENT:1
VIDEOSS.0.VRPU.VRPU_RD_MS7_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_RD_MS7_PRESENT:1
VIDEOSS.0.VRPU.VRPU_RD_MS8_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_RD_MS8_PRESENT:1
VIDEOSS.0.VRPU.VRPU_RD_MS9_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_RD_MS9_PRESENT:1
VIDEOSS.0.VRPU.VRPU_STRUCT_NR.instances:0,1,2,3,4,5,6,7
VIDEOSS.0.VRPU.VRPU_WR_MS0_PRESENT:1
VIDEOSS.0.VRPU.VRPU_WR_MS1_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_WR_MS1_PRESENT:0
VIDEOSS.0.VRPU.VRPU_WR_MS10_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_WR_MS10_PRESENT:0
VIDEOSS.0.VRPU.VRPU_WR_MS11_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_WR_MS11_PRESENT:0
VIDEOSS.0.VRPU.VRPU_WR_MS12_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_WR_MS12_PRESENT:1
VIDEOSS.0.VRPU.VRPU_WR_MS13_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_WR_MS13_PRESENT:1
VIDEOSS.0.VRPU.VRPU_WR_MS14_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_WR_MS14_PRESENT:1
VIDEOSS.0.VRPU.VRPU_WR_MS15_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_WR_MS15_PRESENT:0
VIDEOSS.0.VRPU.VRPU_WR_MS2_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_WR_MS2_PRESENT:0
VIDEOSS.0.VRPU.VRPU_WR_MS3_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_WR_MS3_PRESENT:0
VIDEOSS.0.VRPU.VRPU_WR_MS4_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_WR_MS4_PRESENT:0
VIDEOSS.0.VRPU.VRPU_WR_MS5_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_WR_MS5_PRESENT:0
VIDEOSS.0.VRPU.VRPU_WR_MS6_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_WR_MS6_PRESENT:0
VIDEOSS.0.VRPU.VRPU_WR_MS7_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_WR_MS7_PRESENT:0
VIDEOSS.0.VRPU.VRPU_WR_MS8_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_WR_MS8_PRESENT:0
VIDEOSS.0.VRPU.VRPU_WR_MS9_PC_NR_MINUS1:7
VIDEOSS.0.VRPU.VRPU_WR_MS9_PRESENT:0
VIDEOSS.0.VRPU_STRUCT.PC_NR_MINUS1:7
VIDEOSS.0.VRPU_STRUCT_NR:8
VIDEOSS.DdcName:mxvideoss
VIDEOSS.VersionSuffix:

################################################################################
#
# VIDEOSS_PD
#
VIDEOSS_PD.DdcName:mxvideoss
VIDEOSS_PD.VersionSuffix:
