// Autogenerated using stratification.
requires "x86-configuration.k"

module VMULSD-XMM-XMM-XMM
  imports X86-CONFIGURATION

  rule <k>
    execinstr (vmulsd R1:Xmm, R2:Xmm, R3:Xmm,  .Typedoperands) => .
  ...</k>
    <regstate>
RSMap:Map => updateMap(RSMap,
convToRegKeys(R3) |-> (concatenateMInt(mi(128, 0), concatenateMInt(extractMInt(getParentValue(R2, RSMap), 128, 192), Float2MInt( ( MInt2Float(extractMInt(getParentValue(R1, RSMap), 192, 256), 53, 11)  *Float  MInt2Float(extractMInt(getParentValue(R2, RSMap), 192, 256), 53, 11) ) , 64))) )


)

    </regstate>
endmodule

module VMULSD-XMM-XMM-XMM-SEMANTICS
  imports VMULSD-XMM-XMM-XMM
endmodule
/*
TargetInstr:
vmulsd %xmm3, %xmm2, %xmm1
RWSet:
maybe read:{ %xmm2 %xmm3 }
must read:{ %xmm2 %xmm3 }
maybe write:{ %ymm1 }
must write:{ %ymm1 }
maybe undef:{ }
must undef:{ }
required flags:{ avx }

Circuit:
circuit:mulsd %xmm3, %xmm2    #  1     0    4      OPC=mulsd_xmm_xmm
circuit:vmovdqa %xmm2, %xmm1  #  2     0x4  4      OPC=vmovdqa_xmm_xmm
BVF:
WARNING: No live out values provided, assuming { }
WARNING: No def in values provided; assuming { %mxcsr::rc[0] }
Target

vmulsd %xmm3, %xmm2, %xmm1

  maybe read:      { %xmm2 %xmm3 }
  must read:       { %xmm2 %xmm3 }
  maybe write:     { %ymm1 }
  must write:      { %ymm1 }
  maybe undef:     { }
  must undef:      { }
  required flags:  { avx }

-------------------------------------
Getting base circuit for callq .move_128_064_xmm2_r8_r9

Final state:
%rax/%rax: %rax_vmovupd_xmm_xmm
%rdx/%rdx: %rdx_vmovupd_xmm_xmm

%xmm0: %ymm0_vmovupd_xmm_xmm[127:0]
%xmm1: %ymm1_vmovupd_xmm_xmm[127:0]

-------------------------------------
-------------------------------------
Getting base circuit for vzeroall 

Final state:
%ymm0: 0x0₂₅₆
%ymm1: 0x0₂₅₆
%ymm2: 0x0₂₅₆
%ymm3: 0x0₂₅₆
%ymm4: 0x0₂₅₆
%ymm5: 0x0₂₅₆
%ymm6: 0x0₂₅₆
%ymm7: 0x0₂₅₆
%ymm8: 0x0₂₅₆
%ymm9: 0x0₂₅₆
%ymm10: 0x0₂₅₆
%ymm11: 0x0₂₅₆
%ymm12: 0x0₂₅₆
%ymm13: 0x0₂₅₆
%ymm14: 0x0₂₅₆
%ymm15: 0x0₂₅₆

-------------------------------------
-------------------------------------
Getting base circuit for callq .move_064_128_r8_r9_xmm1

Final state:
%rax/%rax: %rax_vmovupd_xmm_xmm
%rdx/%rdx: %rdx_vmovupd_xmm_xmm

%xmm0: 0x0₂₅₆[127:0]
%xmm1: (0x0₂₅₆[255:128] ∘ (%ymm2_vmovupd_xmm_xmm[127:0][127:64][63:0] ∘ %ymm2_vmovupd_xmm_xmm[127:0][63:0][63:0]))[127:0]

-------------------------------------
=====================================
Computing circuit for vmovupd %xmm2, %xmm4

.target:
callq .move_128_064_xmm2_r8_r9
vzeroall 
callq .move_064_128_r8_r9_xmm1
retq 

Initial state:
%ymm4: %ymm4_mulsd_xmm_xmm

State for specgen instruction: vmovupd %xmm2, %xmm1:
%ymm1: 0x0₂₅₆[255:128] ∘ (%ymm2_vmovupd_xmm_xmm[127:0][127:64][63:0] ∘ %ymm2_vmovupd_xmm_xmm[127:0][63:0][63:0])

Final state
%ymm4: 0x0₁₂₈ ∘ %ymm2_mulsd_xmm_xmm[127:0]

=====================================
-------------------------------------
Getting base circuit for callq .move_128_64_xmm1_xmm12_xmm13

Final state:
%rax/%rax: %rax_mulsd_xmm_xmm
%rdx/%rdx: %rdx_mulsd_xmm_xmm

%xmm0: %ymm0_mulsd_xmm_xmm[127:0]
%xmm1: %ymm1_mulsd_xmm_xmm[127:0]

-------------------------------------
-------------------------------------
Getting base circuit for callq .move_128_064_xmm2_r12_r13

Final state:
%rax/%rax: %rax_vmovdqa_xmm_xmm
%rdx/%rdx: %rdx_vmovdqa_xmm_xmm

%xmm0: %ymm0_vmovdqa_xmm_xmm[127:0]
%xmm1: %ymm1_vmovdqa_xmm_xmm[127:0]

-------------------------------------
-------------------------------------
Getting base circuit for vzeroall 

Final state:
%ymm0: 0x0₂₅₆
%ymm1: 0x0₂₅₆
%ymm2: 0x0₂₅₆
%ymm3: 0x0₂₅₆
%ymm4: 0x0₂₅₆
%ymm5: 0x0₂₅₆
%ymm6: 0x0₂₅₆
%ymm7: 0x0₂₅₆
%ymm8: 0x0₂₅₆
%ymm9: 0x0₂₅₆
%ymm10: 0x0₂₅₆
%ymm11: 0x0₂₅₆
%ymm12: 0x0₂₅₆
%ymm13: 0x0₂₅₆
%ymm14: 0x0₂₅₆
%ymm15: 0x0₂₅₆

-------------------------------------
-------------------------------------
Getting base circuit for callq .move_064_128_r12_r13_xmm1

Final state:
%rax/%rax: %rax_vmovdqa_xmm_xmm
%rdx/%rdx: %rdx_vmovdqa_xmm_xmm

%xmm0: 0x0₂₅₆[127:0]
%xmm1: (0x0₂₅₆[255:128] ∘ (%ymm2_vmovdqa_xmm_xmm[127:0][127:64][63:0] ∘ %ymm2_vmovdqa_xmm_xmm[127:0][63:0][63:0]))[127:0]

-------------------------------------
=====================================
Computing circuit for vmovdqa %xmm4, %xmm14

.target:
callq .move_128_064_xmm2_r12_r13
vzeroall 
callq .move_064_128_r12_r13_xmm1
retq 

Initial state:
%ymm14: %ymm14_mulsd_xmm_xmm

State for specgen instruction: vmovdqa %xmm2, %xmm1:
%ymm1: 0x0₂₅₆[255:128] ∘ (%ymm2_vmovdqa_xmm_xmm[127:0][127:64][63:0] ∘ %ymm2_vmovdqa_xmm_xmm[127:0][63:0][63:0])

Final state
%ymm14: 0x0₁₂₈ ∘ %ymm2_mulsd_xmm_xmm[127:0]

=====================================
-------------------------------------
Getting base circuit for callq .move_128_256_xmm12_xmm13_ymm3

Final state:
%rax/%rax: %rax_mulsd_xmm_xmm
%rdx/%rdx: %rdx_mulsd_xmm_xmm

%xmm0: %ymm0_mulsd_xmm_xmm[127:0]
%xmm1: %ymm1_mulsd_xmm_xmm[127:0]

-------------------------------------
-------------------------------------
Getting base circuit for vmulpd %ymm14, %ymm3, %ymm12

Final state:
%ymm12: mul_double(((%ymm13_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][127:64]))[127:0][127:0] ∘ (%ymm12_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][63:0]))[127:0][127:0])[255:192], (0x0₁₂₈ ∘ %ymm2_mulsd_xmm_xmm[127:0])[255:192]) ∘ (mul_double(((%ymm13_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][127:64]))[127:0][127:0] ∘ (%ymm12_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][63:0]))[127:0][127:0])[191:128], (0x0₁₂₈ ∘ %ymm2_mulsd_xmm_xmm[127:0])[191:128]) ∘ (mul_double(((%ymm13_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][127:64]))[127:0][127:0] ∘ (%ymm12_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][63:0]))[127:0][127:0])[127:64], (0x0₁₂₈ ∘ %ymm2_mulsd_xmm_xmm[127:0])[127:64]) ∘ mul_double(((%ymm13_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][127:64]))[127:0][127:0] ∘ (%ymm12_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][63:0]))[127:0][127:0])[63:0], (0x0₁₂₈ ∘ %ymm2_mulsd_xmm_xmm[127:0])[63:0])))

-------------------------------------
-------------------------------------
Getting base circuit for callq .move_64_128_xmm12_xmm13_xmm1

Final state:
%rax/%rax: %rax_mulsd_xmm_xmm
%rdx/%rdx: %rdx_mulsd_xmm_xmm

%xmm0: %ymm0_mulsd_xmm_xmm[127:0]
%xmm1: (%ymm1_mulsd_xmm_xmm[255:128] ∘ ((%ymm13_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][127:64]))[127:0][63:0] ∘ (mul_double(((%ymm13_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][127:64]))[127:0][127:0] ∘ (%ymm12_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][63:0]))[127:0][127:0])[255:192], (0x0₁₂₈ ∘ %ymm2_mulsd_xmm_xmm[127:0])[255:192]) ∘ (mul_double(((%ymm13_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][127:64]))[127:0][127:0] ∘ (%ymm12_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][63:0]))[127:0][127:0])[191:128], (0x0₁₂₈ ∘ %ymm2_mulsd_xmm_xmm[127:0])[191:128]) ∘ (mul_double(((%ymm13_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][127:64]))[127:0][127:0] ∘ (%ymm12_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][63:0]))[127:0][127:0])[127:64], (0x0₁₂₈ ∘ %ymm2_mulsd_xmm_xmm[127:0])[127:64]) ∘ mul_double(((%ymm13_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][127:64]))[127:0][127:0] ∘ (%ymm12_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][63:0]))[127:0][127:0])[63:0], (0x0₁₂₈ ∘ %ymm2_mulsd_xmm_xmm[127:0])[63:0]))))[127:0][63:0]))[127:0]

-------------------------------------
=====================================
Computing circuit for mulsd %xmm3, %xmm2

.target:
vmovupd %xmm2, %xmm4
callq .move_128_64_xmm1_xmm12_xmm13
vmovdqa %xmm4, %xmm14
callq .move_128_256_xmm12_xmm13_ymm3
vmulpd %ymm14, %ymm3, %ymm12
callq .move_64_128_xmm12_xmm13_xmm1
retq 

Initial state:
%xmm2: %ymm2_vmulsd_xmm_xmm_xmm[127:0]

State for specgen instruction: mulsd %xmm2, %xmm1:
%xmm1: (%ymm1_mulsd_xmm_xmm[255:128] ∘ ((%ymm13_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][127:64]))[127:0][63:0] ∘ (mul_double(((%ymm13_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][127:64]))[127:0][127:0] ∘ (%ymm12_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][63:0]))[127:0][127:0])[255:192], (0x0₁₂₈ ∘ %ymm2_mulsd_xmm_xmm[127:0])[255:192]) ∘ (mul_double(((%ymm13_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][127:64]))[127:0][127:0] ∘ (%ymm12_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][63:0]))[127:0][127:0])[191:128], (0x0₁₂₈ ∘ %ymm2_mulsd_xmm_xmm[127:0])[191:128]) ∘ (mul_double(((%ymm13_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][127:64]))[127:0][127:0] ∘ (%ymm12_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][63:0]))[127:0][127:0])[127:64], (0x0₁₂₈ ∘ %ymm2_mulsd_xmm_xmm[127:0])[127:64]) ∘ mul_double(((%ymm13_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][127:64]))[127:0][127:0] ∘ (%ymm12_mulsd_xmm_xmm[255:128] ∘ (0x0₆₄ ∘ %ymm1_mulsd_xmm_xmm[127:0][63:0]))[127:0][127:0])[63:0], (0x0₁₂₈ ∘ %ymm2_mulsd_xmm_xmm[127:0])[63:0]))))[127:0][63:0]))[127:0]

Final state
%xmm2: (%ymm2_vmulsd_xmm_xmm_xmm[255:128] ∘ (%ymm2_vmulsd_xmm_xmm_xmm[127:64] ∘ mul_double(%ymm2_vmulsd_xmm_xmm_xmm[63:0], %ymm3_vmulsd_xmm_xmm_xmm[63:0])))[127:0]

=====================================
-------------------------------------
Getting base circuit for callq .move_128_064_xmm2_r12_r13

Final state:
%rax/%rax: %rax_vmovdqa_xmm_xmm
%rdx/%rdx: %rdx_vmovdqa_xmm_xmm

%xmm0: %ymm0_vmovdqa_xmm_xmm[127:0]
%xmm1: %ymm1_vmovdqa_xmm_xmm[127:0]

-------------------------------------
-------------------------------------
Getting base circuit for vzeroall 

Final state:
%ymm0: 0x0₂₅₆
%ymm1: 0x0₂₅₆
%ymm2: 0x0₂₅₆
%ymm3: 0x0₂₅₆
%ymm4: 0x0₂₅₆
%ymm5: 0x0₂₅₆
%ymm6: 0x0₂₅₆
%ymm7: 0x0₂₅₆
%ymm8: 0x0₂₅₆
%ymm9: 0x0₂₅₆
%ymm10: 0x0₂₅₆
%ymm11: 0x0₂₅₆
%ymm12: 0x0₂₅₆
%ymm13: 0x0₂₅₆
%ymm14: 0x0₂₅₆
%ymm15: 0x0₂₅₆

-------------------------------------
-------------------------------------
Getting base circuit for callq .move_064_128_r12_r13_xmm1

Final state:
%rax/%rax: %rax_vmovdqa_xmm_xmm
%rdx/%rdx: %rdx_vmovdqa_xmm_xmm

%xmm0: 0x0₂₅₆[127:0]
%xmm1: (0x0₂₅₆[255:128] ∘ (%ymm2_vmovdqa_xmm_xmm[127:0][127:64][63:0] ∘ %ymm2_vmovdqa_xmm_xmm[127:0][63:0][63:0]))[127:0]

-------------------------------------
=====================================
Computing circuit for vmovdqa %xmm2, %xmm1

.target:
callq .move_128_064_xmm2_r12_r13
vzeroall 
callq .move_064_128_r12_r13_xmm1
retq 

Initial state:
%ymm1: %ymm1_vmulsd_xmm_xmm_xmm

State for specgen instruction: vmovdqa %xmm2, %xmm1:
%ymm1: 0x0₂₅₆[255:128] ∘ (%ymm2_vmovdqa_xmm_xmm[127:0][127:64][63:0] ∘ %ymm2_vmovdqa_xmm_xmm[127:0][63:0][63:0])

Final state
%ymm1: 0x0₁₂₈ ∘ (%ymm2_vmulsd_xmm_xmm_xmm[127:64] ∘ mul_double(%ymm2_vmulsd_xmm_xmm_xmm[63:0], %ymm3_vmulsd_xmm_xmm_xmm[63:0]))

=====================================
=====================================
Computing circuit for vmulsd %xmm3, %xmm2, %xmm1

.target:
mulsd %xmm3, %xmm2
vmovdqa %xmm2, %xmm1
retq 

Initial state:
%ymm1: %ymm1

State for specgen instruction: vmulsd %xmm3, %xmm2, %xmm1:
%ymm1: 0x0₁₂₈ ∘ (%ymm2_vmulsd_xmm_xmm_xmm[127:64] ∘ mul_double(%ymm2_vmulsd_xmm_xmm_xmm[63:0], %ymm3_vmulsd_xmm_xmm_xmm[63:0]))

Final state
%ymm1: 0x0₁₂₈ ∘ (%ymm2[127:64] ∘ mul_double(%ymm2[63:0], %ymm3[63:0]))

=====================================
Circuits:

%ymm1  : 0x0₁₂₈ ∘ (%ymm2[127:64] ∘ mul_double(%ymm2[63:0], %ymm3[63:0]))

sigfpe  : sigfpe
sigbus  : sigbus
sigsegv : sigsegv

*/