{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608137704525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608137704526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 11:54:49 2020 " "Processing started: Wed Dec 16 11:54:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608137704526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608137704526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608137704526 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137715063 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Computer_System:The_System " "Using synthesis netlist for partition \"Computer_System:The_System\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 1221 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137715301 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Using synthesis netlist for partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137715762 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "multi_hier " "Using synthesis netlist for partition \"multi_hier\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 373 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137716010 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137716199 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137716378 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 999 1001 0 0 2 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 999 of its 1001 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 2 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1608137716874 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "6 " "Resolved and merged 6 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1608137716888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "28 0 4 0 0 " "Adding 28 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1608137717575 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137717575 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_DRIVER_CONSTANT" "101 " "Found 101 ports with constant drivers. For more information, refer to the Partition Merger report" {  } {  } 0 35048 "Found %1!d! ports with constant drivers. For more information, refer to the Partition Merger report" 0 0 "Quartus II" 0 -1 1608137718864 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_NO_FANOUT" "56 " "Found 56 ports with no fan-out. For more information, refer to the Partition Merger report" {  } {  } 0 35047 "Found %1!d! ports with no fan-out. For more information, refer to the Partition Merger report" 0 0 "Quartus II" 0 -1 1608137718865 ""}
{ "Warning" "WAMERGE_DANGLING_ATOM_TOP" "" "Found partition port(s) not driving logic, possibly wasting area" { { "Warning" "WAMERGE_DANGLING_ATOM" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a0 Computer_System:The_System\|onchip_sram_s1_readdata\[0\] " "Partition port \"Computer_System:The_System\|onchip_sram_s1_readdata\[0\]\", driven by node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a0\", does not drive logic" {  } { { "db/altsyncram_1k52.tdf" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 46 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1608137718872 "|DE1_SoC_Computer|Computer_System:The_System|onchip_sram_s1_readdata[0]"} { "Warning" "WAMERGE_DANGLING_ATOM" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a1 Computer_System:The_System\|onchip_sram_s1_readdata\[1\] " "Partition port \"Computer_System:The_System\|onchip_sram_s1_readdata\[1\]\", driven by node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a1\", does not drive logic" {  } { { "db/altsyncram_1k52.tdf" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 85 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1608137718872 "|DE1_SoC_Computer|Computer_System:The_System|onchip_sram_s1_readdata[1]"} { "Warning" "WAMERGE_DANGLING_ATOM" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a2 Computer_System:The_System\|onchip_sram_s1_readdata\[2\] " "Partition port \"Computer_System:The_System\|onchip_sram_s1_readdata\[2\]\", driven by node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a2\", does not drive logic" {  } { { "db/altsyncram_1k52.tdf" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 124 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1608137718872 "|DE1_SoC_Computer|Computer_System:The_System|onchip_sram_s1_readdata[2]"} { "Warning" "WAMERGE_DANGLING_ATOM" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a3 Computer_System:The_System\|onchip_sram_s1_readdata\[3\] " "Partition port \"Computer_System:The_System\|onchip_sram_s1_readdata\[3\]\", driven by node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a3\", does not drive logic" {  } { { "db/altsyncram_1k52.tdf" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 163 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1608137718872 "|DE1_SoC_Computer|Computer_System:The_System|onchip_sram_s1_readdata[3]"} { "Warning" "WAMERGE_DANGLING_ATOM" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a4 Computer_System:The_System\|onchip_sram_s1_readdata\[4\] " "Partition port \"Computer_System:The_System\|onchip_sram_s1_readdata\[4\]\", driven by node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a4\", does not drive logic" {  } { { "db/altsyncram_1k52.tdf" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 202 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1608137718872 "|DE1_SoC_Computer|Computer_System:The_System|onchip_sram_s1_readdata[4]"} { "Warning" "WAMERGE_DANGLING_ATOM" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a5 Computer_System:The_System\|onchip_sram_s1_readdata\[5\] " "Partition port \"Computer_System:The_System\|onchip_sram_s1_readdata\[5\]\", driven by node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a5\", does not drive logic" {  } { { "db/altsyncram_1k52.tdf" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 241 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1608137718872 "|DE1_SoC_Computer|Computer_System:The_System|onchip_sram_s1_readdata[5]"} { "Warning" "WAMERGE_DANGLING_ATOM" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a6 Computer_System:The_System\|onchip_sram_s1_readdata\[6\] " "Partition port \"Computer_System:The_System\|onchip_sram_s1_readdata\[6\]\", driven by node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a6\", does not drive logic" {  } { { "db/altsyncram_1k52.tdf" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 280 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1608137718872 "|DE1_SoC_Computer|Computer_System:The_System|onchip_sram_s1_readdata[6]"} { "Warning" "WAMERGE_DANGLING_ATOM" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a7 Computer_System:The_System\|onchip_sram_s1_readdata\[7\] " "Partition port \"Computer_System:The_System\|onchip_sram_s1_readdata\[7\]\", driven by node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a7\", does not drive logic" {  } { { "db/altsyncram_1k52.tdf" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 319 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1608137718872 "|DE1_SoC_Computer|Computer_System:The_System|onchip_sram_s1_readdata[7]"} { "Warning" "WAMERGE_DANGLING_ATOM" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a8 Computer_System:The_System\|onchip_sram_s1_readdata\[8\] " "Partition port \"Computer_System:The_System\|onchip_sram_s1_readdata\[8\]\", driven by node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a8\", does not drive logic" {  } { { "db/altsyncram_1k52.tdf" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 358 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1608137718872 "|DE1_SoC_Computer|Computer_System:The_System|onchip_sram_s1_readdata[8]"} { "Warning" "WAMERGE_DANGLING_ATOM" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a9 Computer_System:The_System\|onchip_sram_s1_readdata\[9\] " "Partition port \"Computer_System:The_System\|onchip_sram_s1_readdata\[9\]\", driven by node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a9\", does not drive logic" {  } { { "db/altsyncram_1k52.tdf" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 397 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1608137718872 "|DE1_SoC_Computer|Computer_System:The_System|onchip_sram_s1_readdata[9]"} { "Warning" "WAMERGE_DANGLING_ATOM" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a10 Computer_System:The_System\|onchip_sram_s1_readdata\[10\] " "Partition port \"Computer_System:The_System\|onchip_sram_s1_readdata\[10\]\", driven by node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a10\", does not drive logic" {  } { { "db/altsyncram_1k52.tdf" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 436 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1608137718872 "|DE1_SoC_Computer|Computer_System:The_System|onchip_sram_s1_readdata[10]"} { "Warning" "WAMERGE_DANGLING_ATOM" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a11 Computer_System:The_System\|onchip_sram_s1_readdata\[11\] " "Partition port \"Computer_System:The_System\|onchip_sram_s1_readdata\[11\]\", driven by node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a11\", does not drive logic" {  } { { "db/altsyncram_1k52.tdf" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 475 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1608137718872 "|DE1_SoC_Computer|Computer_System:The_System|onchip_sram_s1_readdata[11]"} { "Warning" "WAMERGE_DANGLING_ATOM" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a12 Computer_System:The_System\|onchip_sram_s1_readdata\[12\] " "Partition port \"Computer_System:The_System\|onchip_sram_s1_readdata\[12\]\", driven by node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a12\", does not drive logic" {  } { { "db/altsyncram_1k52.tdf" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 514 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1608137718872 "|DE1_SoC_Computer|Computer_System:The_System|onchip_sram_s1_readdata[12]"} { "Warning" "WAMERGE_DANGLING_ATOM" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a13 Computer_System:The_System\|onchip_sram_s1_readdata\[13\] " "Partition port \"Computer_System:The_System\|onchip_sram_s1_readdata\[13\]\", driven by node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a13\", does not drive logic" {  } { { "db/altsyncram_1k52.tdf" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 553 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1608137718872 "|DE1_SoC_Computer|Computer_System:The_System|onchip_sram_s1_readdata[13]"} { "Warning" "WAMERGE_DANGLING_ATOM" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a14 Computer_System:The_System\|onchip_sram_s1_readdata\[14\] " "Partition port \"Computer_System:The_System\|onchip_sram_s1_readdata\[14\]\", driven by node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a14\", does not drive logic" {  } { { "db/altsyncram_1k52.tdf" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 592 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1608137718872 "|DE1_SoC_Computer|Computer_System:The_System|onchip_sram_s1_readdata[14]"} { "Warning" "WAMERGE_DANGLING_ATOM" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a15 Computer_System:The_System\|onchip_sram_s1_readdata\[15\] " "Partition port \"Computer_System:The_System\|onchip_sram_s1_readdata\[15\]\", driven by node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a15\", does not drive logic" {  } { { "db/altsyncram_1k52.tdf" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 631 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1608137718872 "|DE1_SoC_Computer|Computer_System:The_System|onchip_sram_s1_readdata[15]"} { "Warning" "WAMERGE_DANGLING_ATOM" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a16 Computer_System:The_System\|onchip_sram_s1_readdata\[16\] " "Partition port \"Computer_System:The_System\|onchip_sram_s1_readdata\[16\]\", driven by node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a16\", does not drive logic" {  } { { "db/altsyncram_1k52.tdf" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 670 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1608137718872 "|DE1_SoC_Computer|Computer_System:The_System|onchip_sram_s1_readdata[16]"} { "Warning" "WAMERGE_DANGLING_ATOM" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a17 Computer_System:The_System\|onchip_sram_s1_readdata\[17\] " "Partition port \"Computer_System:The_System\|onchip_sram_s1_readdata\[17\]\", driven by node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a17\", does not drive logic" {  } { { "db/altsyncram_1k52.tdf" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 709 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1608137718872 "|DE1_SoC_Computer|Computer_System:The_System|onchip_sram_s1_readdata[17]"} { "Warning" "WAMERGE_DANGLING_ATOM" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a18 Computer_System:The_System\|onchip_sram_s1_readdata\[18\] " "Partition port \"Computer_System:The_System\|onchip_sram_s1_readdata\[18\]\", driven by node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a18\", does not drive logic" {  } { { "db/altsyncram_1k52.tdf" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 748 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1608137718872 "|DE1_SoC_Computer|Computer_System:The_System|onchip_sram_s1_readdata[18]"} { "Warning" "WAMERGE_DANGLING_ATOM" "Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a19 Computer_System:The_System\|onchip_sram_s1_readdata\[19\] " "Partition port \"Computer_System:The_System\|onchip_sram_s1_readdata\[19\]\", driven by node \"Computer_System:The_System\|Computer_System_Onchip_SRAM:onchip_sram\|altsyncram:the_altsyncram\|altsyncram_1k52:auto_generated\|ram_block1a19\", does not drive logic" {  } { { "db/altsyncram_1k52.tdf" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/db/altsyncram_1k52.tdf" 787 2 0 } }  } 0 35017 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Quartus II" 0 -1 1608137718872 "|DE1_SoC_Computer|Computer_System:The_System|onchip_sram_s1_readdata[19]"} { "Warning" "WAMERGE_DANGLING_PORT_FOOTER" "20 " "Only the first 20 ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" {  } {  } 0 35039 "Only the first %1!d! ports are reported. For a full list of ports, refer to the Partition Warnings panel in the Partition Merge report" 0 0 "Quartus II" 0 -1 1608137718872 ""}  } {  } 0 35016 "Found partition port(s) not driving logic, possibly wasting area" 0 0 "Quartus II" 0 -1 1608137718872 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_VGA_Subsystem:vga_subsystem\|Computer_System_VGA_Subsystem_VGA_PLL:vga_pll\|Computer_System_VGA_Subsystem_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Quartus II" 0 -1 1608137718989 ""}  } { { "altera_pll.v" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Quartus II" 0 -1 1608137718989 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 191 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 192 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 201 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 238 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 242 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 258 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 259 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 260 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "F:/final_project/video_sram_master_sram_vga/verilog/DE1_SoC_Computer.v" 262 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608137719269 "|DE1_SoC_Computer|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1608137719269 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18826 " "Implemented 18826 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1608137719324 ""} { "Info" "ICUT_CUT_TM_OPINS" "157 " "Implemented 157 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1608137719324 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "168 " "Implemented 168 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1608137719324 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16900 " "Implemented 16900 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1608137719324 ""} { "Info" "ICUT_CUT_TM_RAMS" "889 " "Implemented 889 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1608137719324 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1608137719324 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Quartus II" 0 -1 1608137719324 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1608137719324 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1608137719324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 55 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5002 " "Peak virtual memory: 5002 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608137720678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 11:55:20 2020 " "Processing ended: Wed Dec 16 11:55:20 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608137720678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608137720678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608137720678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608137720678 ""}
