This folder contains:

- script.do, script necessary to simulate VHDL implementation;

- genera_file_input.py that provides input filr for simulation.