Target Part: A2F200M3F_FBGA484_STD
Report for cell top_level_model.verilog
  Core Cell usage:
              cell count     area count*area
               AO1     1      1.0        1.0
              AO1A     2      1.0        2.0
              AO1D     2      1.0        2.0
              AOI1     1      1.0        1.0
               AX1     1      1.0        1.0
              AX1C     1      1.0        1.0
               GND     4      0.0        0.0
               INV     1      1.0        1.0
              NOR2     4      1.0        4.0
             NOR2A     5      1.0        5.0
             NOR2B     5      1.0        5.0
              NOR3     4      1.0        4.0
             NOR3A     3      1.0        3.0
             NOR3C     1      1.0        1.0
               OA1     2      1.0        2.0
              OA1B     1      1.0        1.0
              OA1C     8      1.0        8.0
               OR2     1      1.0        1.0
              OR2A     4      1.0        4.0
              OR2B     1      1.0        1.0
               OR3     5      1.0        5.0
              OR3A     1      1.0        1.0
               VCC     4      0.0        0.0
              XA1B     5      1.0        5.0
               XO1     4      1.0        4.0
              XOR2    12      1.0       12.0


              DFN1    12      1.0       12.0
            DFN1E1     8      1.0        8.0
              DLN0     1      1.0        1.0
              DLN1    16      1.0       16.0
          DLN1P1C1     3      2.0        6.0
                   -----          ----------
             TOTAL   123               118.0


  IO Cell usage:
              cell count
            CLKBUF     1
             INBUF     2
            OUTBUF     8
                   -----
             TOTAL    11


Core Cells         : 118 of 4608 (3%)
IO Cells           : 11

  RAM/ROM Usage Summary
Block Rams : 0 of 8 (0%)

