22:33:15 DEBUG : Logs will be stored at '/home/subi/codes/FPGA_projects/AXI-DMA/IDE.log'.
22:33:16 INFO  : Launching XSCT server: xsct -n  -interactive /home/subi/codes/FPGA_projects/AXI-DMA/temp_xsdb_launch_script.tcl
22:33:17 INFO  : Registering command handlers for Vitis TCF services
22:33:17 INFO  : Platform repository initialization has completed.
22:33:19 INFO  : XSCT server has started successfully.
22:33:19 INFO  : Successfully done setting XSCT server connection channel  
22:33:20 INFO  : plnx-install-location is set to ''
22:33:20 INFO  : Successfully done setting workspace for the tool. 
22:33:20 INFO  : Successfully done query RDI_DATADIR 
22:34:54 INFO  : Result from executing command 'getProjects': AXI_DMA_wrapper
22:34:54 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
22:34:55 WARN  : An unexpected exception occurred in the module 'platform project logging'
22:34:55 INFO  : Platform 'AXI_DMA_wrapper' is added to custom repositories.
22:35:05 INFO  : Platform 'AXI_DMA_wrapper' is added to custom repositories.
22:36:59 INFO  : Result from executing command 'getProjects': AXI_DMA_wrapper
22:36:59 INFO  : Result from executing command 'getPlatforms': AXI_DMA_wrapper|/home/subi/codes/FPGA_projects/AXI-DMA/AXI_DMA_wrapper/export/AXI_DMA_wrapper/AXI_DMA_wrapper.xpfm;xilinx_vck190_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_202220_1/xilinx_vck190_base_202220_1.xpfm;xilinx_vck190_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vck190_base_dfx_202220_1/xilinx_vck190_base_dfx_202220_1.xpfm;xilinx_vmk180_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_vmk180_base_202220_1/xilinx_vmk180_base_202220_1.xpfm;xilinx_zcu102_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
22:37:02 INFO  : Checking for BSP changes to sync application flags for project 'AXI-DMA'...
22:41:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:41:58 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
22:41:58 INFO  : 'jtag frequency' command is executed.
22:41:58 INFO  : Context for 'APU' is selected.
22:41:58 INFO  : System reset is completed.
22:42:01 INFO  : 'after 3000' command is executed.
22:42:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
22:42:03 INFO  : Device configured successfully with "/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA/_ide/bitstream/AXI_DMA_wrapper.bit"
22:42:03 INFO  : Context for 'APU' is selected.
22:42:03 INFO  : Hardware design and registers information is loaded from '/home/subi/codes/FPGA_projects/AXI-DMA/AXI_DMA_wrapper/export/AXI_DMA_wrapper/hw/AXI_DMA_wrapper.xsa'.
22:42:03 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:03 INFO  : Context for 'APU' is selected.
22:42:03 INFO  : Sourcing of '/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA/_ide/psinit/ps7_init.tcl' is done.
22:42:03 INFO  : 'ps7_init' command is executed.
22:42:03 INFO  : 'ps7_post_config' command is executed.
22:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:03 INFO  : The application '/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA/Debug/AXI-DMA.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:03 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA/_ide/bitstream/AXI_DMA_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/FPGA_projects/AXI-DMA/AXI_DMA_wrapper/export/AXI_DMA_wrapper/hw/AXI_DMA_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA/Debug/AXI-DMA.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:03 INFO  : 'con' command is executed.
22:42:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:42:03 INFO  : Launch script is exported to file '/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA_system/_ide/scripts/systemdebugger_axi-dma_system_standalone.tcl'
22:42:29 INFO  : Disconnected from the channel tcfchan#3.
22:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:42:29 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
22:42:29 INFO  : 'jtag frequency' command is executed.
22:42:29 INFO  : Context for 'APU' is selected.
22:42:29 INFO  : System reset is completed.
22:42:32 INFO  : 'after 3000' command is executed.
22:42:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
22:42:33 INFO  : Device configured successfully with "/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA/_ide/bitstream/AXI_DMA_wrapper.bit"
22:42:33 INFO  : Context for 'APU' is selected.
22:42:33 INFO  : Hardware design and registers information is loaded from '/home/subi/codes/FPGA_projects/AXI-DMA/AXI_DMA_wrapper/export/AXI_DMA_wrapper/hw/AXI_DMA_wrapper.xsa'.
22:42:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:42:33 INFO  : Context for 'APU' is selected.
22:42:33 INFO  : Sourcing of '/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA/_ide/psinit/ps7_init.tcl' is done.
22:42:33 INFO  : 'ps7_init' command is executed.
22:42:33 INFO  : 'ps7_post_config' command is executed.
22:42:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:34 INFO  : The application '/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA/Debug/AXI-DMA.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:42:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:42:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA/_ide/bitstream/AXI_DMA_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/FPGA_projects/AXI-DMA/AXI_DMA_wrapper/export/AXI_DMA_wrapper/hw/AXI_DMA_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA/Debug/AXI-DMA.elf
configparams force-mem-access 0
----------------End of Script----------------

22:42:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:42:34 INFO  : 'con' command is executed.
22:42:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:42:34 INFO  : Launch script is exported to file '/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA_system/_ide/scripts/systemdebugger_axi-dma_system_standalone.tcl'
22:45:19 INFO  : Checking for BSP changes to sync application flags for project 'AXI-DMA'...
22:45:33 INFO  : Disconnected from the channel tcfchan#4.
22:45:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:45:33 INFO  : Jtag cable 'Digilent Zybo 210279545306A' is selected.
22:45:33 INFO  : 'jtag frequency' command is executed.
22:45:33 INFO  : Context for 'APU' is selected.
22:45:33 INFO  : System reset is completed.
22:45:36 INFO  : 'after 3000' command is executed.
22:45:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}' command is executed.
22:45:37 INFO  : Device configured successfully with "/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA/_ide/bitstream/AXI_DMA_wrapper.bit"
22:45:37 INFO  : Context for 'APU' is selected.
22:45:37 INFO  : Hardware design and registers information is loaded from '/home/subi/codes/FPGA_projects/AXI-DMA/AXI_DMA_wrapper/export/AXI_DMA_wrapper/hw/AXI_DMA_wrapper.xsa'.
22:45:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:45:37 INFO  : Context for 'APU' is selected.
22:45:37 INFO  : Sourcing of '/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA/_ide/psinit/ps7_init.tcl' is done.
22:45:38 INFO  : 'ps7_init' command is executed.
22:45:38 INFO  : 'ps7_post_config' command is executed.
22:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:38 INFO  : The application '/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA/Debug/AXI-DMA.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:45:38 INFO  : 'configparams force-mem-access 0' command is executed.
22:45:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279545306A" && level==0 && jtag_device_ctx=="jsn-Zybo-210279545306A-13722093-0"}
fpga -file /home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA/_ide/bitstream/AXI_DMA_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/subi/codes/FPGA_projects/AXI-DMA/AXI_DMA_wrapper/export/AXI_DMA_wrapper/hw/AXI_DMA_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA/Debug/AXI-DMA.elf
configparams force-mem-access 0
----------------End of Script----------------

22:45:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:45:38 INFO  : 'con' command is executed.
22:45:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:45:38 INFO  : Launch script is exported to file '/home/subi/codes/FPGA_projects/AXI-DMA/AXI-DMA_system/_ide/scripts/systemdebugger_axi-dma_system_standalone.tcl'
23:57:56 INFO  : Disconnected from the channel tcfchan#6.
