$INCLUDE = "$VSIMSALIBRARYCFG"
std = "./std/std.lib"
ieee = "./ieee/ieee.lib"
vital2000 = "./ieee/ieee.lib"
aldec = "./aldec/aldec.lib"
synopsys = "./synopsys/synopsys.lib"
assertions = "./assertions/assertions.lib"
exemplar = "./exemplar/exemplar.lib"
ieee_proposed = "./ieee_proposed/ieee_proposed.lib"
osvvm = "./osvvm/osvvm.lib"
synplify = "./synplify/synplify.lib"
vl = "./vl/vl.lib"
vtl = "./vtl/vtl.lib"
vtl_dbg = "./vtl/vtl_dbg.lib"
uvvm_util = "./uvvm_util/uvvm_util.lib"
uvvm_vvc_framework = "./uvvm_vvc_framework/uvvm_vvc_framework.lib"
altera = "./intel_fpgastd/altera/altera.lib"
altera_lnsim = "./intel_fpgastd/altera_lnsim/altera_lnsim.lib"
altera_mf = "./intel_fpgastd/altera_mf/altera_mf.lib"
arriaii = "./intel_fpgastd/arriaii/arriaii.lib"
arriaiigz = "./intel_fpgastd/arriaiigz/arriaiigz.lib"
arriaiigz_hssi = "./intel_fpgastd/arriaiigz_hssi/arriaiigz_hssi.lib"
arriaiigz_pcie_hip = "./intel_fpgastd/arriaiigz_pcie_hip/arriaiigz_pcie_hip.lib"
arriaii_hssi = "./intel_fpgastd/arriaii_hssi/arriaii_hssi.lib"
arriaii_pcie_hip = "./intel_fpgastd/arriaii_pcie_hip/arriaii_pcie_hip.lib"
arriav = "./intel_fpgastd/arriav/arriav.lib"
arriavgz = "./intel_fpgastd/arriavgz/arriavgz.lib"
arriavgz_hssi = "./intel_fpgastd/arriavgz_hssi/arriavgz_hssi.lib"
arriavgz_pcie_hip = "./intel_fpgastd/arriavgz_pcie_hip/arriavgz_pcie_hip.lib"
cycloneiv = "./intel_fpgastd/cycloneiv/cycloneiv.lib"
cycloneive = "./intel_fpgastd/cycloneive/cycloneive.lib"
cycloneiv_hssi = "./intel_fpgastd/cycloneiv_hssi/cycloneiv_hssi.lib"
cycloneiv_pcie_hip = "./intel_fpgastd/cycloneiv_pcie_hip/cycloneiv_pcie_hip.lib"
cyclonev = "./intel_fpgastd/cyclonev/cyclonev.lib"
fiftyfivenm = "./intel_fpgastd/fiftyfivenm/fiftyfivenm.lib"
lpm = "./intel_fpgastd/lpm/lpm.lib"
maxii = "./intel_fpgastd/maxII/maxII.lib"
maxv = "./intel_fpgastd/maxv/maxv.lib"
sgate = "./intel_fpgastd/sgate/sgate.lib"
stratixiv = "./intel_fpgastd/stratixiv/stratixiv.lib"
stratixiv_hssi = "./intel_fpgastd/stratixiv_hssi/stratixiv_hssi.lib"
stratixiv_pcie_hip = "./intel_fpgastd/stratixiv_pcie_hip/stratixiv_pcie_hip.lib"
stratixv = "./intel_fpgastd/stratixv/stratixv.lib"
stratixv_hssi = "./intel_fpgastd/stratixv_hssi/stratixv_hssi.lib"
stratixv_pcie_hip = "./intel_fpgastd/stratixv_pcie_hip/stratixv_pcie_hip.lib"
twentynm = "./intel_fpgastd/twentynm/twentynm.lib"
twentynm_hip = "./intel_fpgastd/twentynm_hip/twentynm_hip.lib"
twentynm_hssi = "./intel_fpgastd/twentynm_hssi/twentynm_hssi.lib"
cyclone10lp = "./intel_fpgastd/cyclone10lp/cyclone10lp.lib"
altera_lnsim_ver = "./intel_fpgastd/altera_lnsim_ver/altera_lnsim_ver.lib"
altera_mf_ver = "./intel_fpgastd/altera_mf_ver/altera_mf_ver.lib"
altera_ver = "./intel_fpgastd/altera_ver/altera_ver.lib"
arriaiigz_hssi_ver = "./intel_fpgastd/arriaiigz_hssi_ver/arriaiigz_hssi_ver.lib"
arriaiigz_pcie_hip_ver = "./intel_fpgastd/arriaiigz_pcie_hip_ver/arriaiigz_pcie_hip_ver.lib"
arriaiigz_ver = "./intel_fpgastd/arriaiigz_ver/arriaiigz_ver.lib"
arriaii_hssi_ver = "./intel_fpgastd/arriaii_hssi_ver/arriaii_hssi_ver.lib"
arriaii_pcie_hip_ver = "./intel_fpgastd/arriaii_pcie_hip_ver/arriaii_pcie_hip_ver.lib"
arriaii_ver = "./intel_fpgastd/arriaii_ver/arriaii_ver.lib"
arriavgz_hssi_ver = "./intel_fpgastd/arriavgz_hssi_ver/arriavgz_hssi_ver.lib"
arriavgz_pcie_hip_ver = "./intel_fpgastd/arriavgz_pcie_hip_ver/arriavgz_pcie_hip_ver.lib"
arriavgz_ver = "./intel_fpgastd/arriavgz_ver/arriavgz_ver.lib"
arriav_hssi_ver = "./intel_fpgastd/arriav_hssi_ver/arriav_hssi_ver.lib"
arriav_pcie_hip_ver = "./intel_fpgastd/arriav_pcie_hip_ver/arriav_pcie_hip_ver.lib"
arriav_ver = "./intel_fpgastd/arriav_ver/arriav_ver.lib"
cycloneive_ver = "./intel_fpgastd/cycloneive_ver/cycloneive_ver.lib"
cycloneiv_hssi_ver = "./intel_fpgastd/cycloneiv_hssi_ver/cycloneiv_hssi_ver.lib"
cycloneiv_pcie_hip_ver = "./intel_fpgastd/cycloneiv_pcie_hip_ver/cycloneiv_pcie_hip_ver.lib"
cycloneiv_ver = "./intel_fpgastd/cycloneiv_ver/cycloneiv_ver.lib"
cyclonev_hssi_ver = "./intel_fpgastd/cyclonev_hssi_ver/cyclonev_hssi_ver.lib"
cyclonev_pcie_hip_ver = "./intel_fpgastd/cyclonev_pcie_hip_ver/cyclonev_pcie_hip_ver.lib"
cyclonev_ver = "./intel_fpgastd/cyclonev_ver/cyclonev_ver.lib"
fiftyfivenm_ver = "./intel_fpgastd/fiftyfivenm_ver/fiftyfivenm_ver.lib"
lpm_ver = "./intel_fpgastd/lpm_ver/lpm_ver.lib"
maxii_ver = "./intel_fpgastd/maxII_ver/maxII_ver.lib"
maxv_ver = "./intel_fpgastd/maxv_ver/maxv_ver.lib"
sgate_ver = "./intel_fpgastd/sgate_ver/sgate_ver.lib"
stratixiv_hssi_ver = "./intel_fpgastd/stratixiv_hssi_ver/stratixiv_hssi_ver.lib"
stratixiv_pcie_hip_ver = "./intel_fpgastd/stratixiv_pcie_hip_ver/stratixiv_pcie_hip_ver.lib"
stratixiv_ver = "./intel_fpgastd/stratixiv_ver/stratixiv_ver.lib"
stratixv_hssi_ver = "./intel_fpgastd/stratixv_hssi_ver/stratixv_hssi_ver.lib"
stratixv_pcie_hip_ver = "./intel_fpgastd/stratixv_pcie_hip_ver/stratixv_pcie_hip_ver.lib"
stratixv_ver = "./intel_fpgastd/stratixv_ver/stratixv_ver.lib"
twentynm_hip_ver = "./intel_fpgastd/twentynm_hip_ver/twentynm_hip_ver.lib"
twentynm_hssi_ver = "./intel_fpgastd/twentynm_hssi_ver/twentynm_hssi_ver.lib"
twentynm_ver = "./intel_fpgastd/twentynm_ver/twentynm_ver.lib"
cyclone10lp_ver = "./intel_fpgastd/cyclone10lp_ver/cyclone10lp_ver.lib"
ec = "./lattice/ec/ec.lib"
ecp = "./lattice/ecp/ecp.lib"
ecp2 = "./lattice/ecp2/ecp2.lib"
ecp2m = "./lattice/ecp2/ecp2.lib"
ecp2s = "./lattice/ecp2/ecp2.lib"
ecp2ms = "./lattice/ecp2/ecp2.lib"
ecp3 = "./lattice/ecp3/ecp3.lib"
ecp5u = "./lattice/ecp5u/ecp5u.lib"
ecp5um = "./lattice/ecp5u/ecp5u.lib"
gdx2 = "./lattice/gdx2/gdx2.lib"
generics = "./lattice/generics/generics.lib"
gen_aux = "./lattice/gen_aux/gen_aux.lib"
ice = "./lattice/ice/ice.lib"
j2svlib = "./lattice/j2svlib/j2svlib.lib"
lattice = "./lattice/lattice/lattice.lib"
lat_vhd = "./lattice/lat_vhd/lat_vhd.lib"
lat_vitl = "./lattice/lat_vitl/lat_vitl.lib"
lava1 = "./lattice/lava1/lava1.lib"
lc4k = "./lattice/lc4k/lc4k.lib"
lc5kb = "./lattice/lc5kb/lc5kb.lib"
lc5kmx = "./lattice/lc5kmx/lc5kmx.lib"
lc5kve = "./lattice/lc5kve/lc5kve.lib"
lc5kvg = "./lattice/lc5kvg/lc5kvg.lib"
lptm = "./lattice/lptm/lptm.lib"
lptm2 = "./lattice/lptm2/lptm2.lib"
mach = "./lattice/mach/mach.lib"
machxo = "./lattice/machxo/machxo.lib"
machxo2 = "./lattice/machxo2/machxo2.lib"
machxo3l = "./lattice/machxo3l/machxo3l.lib"
machxo3h = "./lattice/machxo3h/machxo3h.lib"
neoprims = "./lattice/neoprims/neoprims.lib"
orca2 = "./lattice/orca2/orca2.lib"
orca3 = "./lattice/orca3/orca3.lib"
orca4 = "./lattice/orca4/orca4.lib"
powr = "./lattice/powr/powr.lib"
sc = "./lattice/sc/sc.lib"
scm = "./lattice/sc/sc.lib"
xp = "./lattice/xp/xp.lib"
xp2 = "./lattice/xp2/xp2.lib"
xpga = "./lattice/xpga/xpga.lib"
lifmd = "./lattice/lifmd/lifmd.lib"
lscdr_aldec_work = "./lattice/lscdr_aldec_work/lscdr_aldec_work.lib"
lscdr_work = "./lattice/lscdr_aldec_work/lscdr_aldec_work.lib"
orli10g_work = "./lattice/orli10g_work/orli10g_work.lib"
orso82g5_work = "./lattice/orso82g5_work/orso82g5_work.lib"
orspi4_work = "./lattice/orspi4_work/orspi4_work.lib"
ort82g5_work = "./lattice/ort82g5_work/ort82g5_work.lib"
ort8850_work = "./lattice/ort8850_work/ort8850_work.lib"
ovi_ec = "./lattice/ovi_ec/ovi_ec.lib"
ovi_ecp = "./lattice/ovi_ecp/ovi_ecp.lib"
ovi_ecp2 = "./lattice/ovi_ecp2/ovi_ecp2.lib"
ovi_ecp2m = "./lattice/ovi_ecp2/ovi_ecp2.lib"
ovi_ecp2s = "./lattice/ovi_ecp2/ovi_ecp2.lib"
ovi_ecp2ms = "./lattice/ovi_ecp2/ovi_ecp2.lib"
ovi_ecp3 = "./lattice/ovi_ecp3/ovi_ecp3.lib"
ovi_ecp5u = "./lattice/ovi_ecp5u/ovi_ecp5u.lib"
ovi_ecp5um = "./lattice/ovi_ecp5u/ovi_ecp5u.lib"
ovi_gdx2 = "./lattice/ovi_gdx2/ovi_gdx2.lib"
ovi_ice = "./lattice/ovi_ice/ovi_ice.lib"
ovi_ice_timing = "./lattice/ovi_ice_timing/ovi_ice_timing.lib"
ovi_j2svlib = "./lattice/ovi_j2svlib/ovi_j2svlib.lib"
ovi_lava1 = "./lattice/ovi_lava1/ovi_lava1.lib"
ovi_lc4k = "./lattice/ovi_lc4k/ovi_lc4k.lib"
ovi_lc5kb = "./lattice/ovi_lc5kb/ovi_lc5kb.lib"
ovi_lc5kmx = "./lattice/ovi_lc5kmx/ovi_lc5kmx.lib"
ovi_lc5kva = "./lattice/ovi_lc5kva/ovi_lc5kva.lib"
ovi_lc5kve = "./lattice/ovi_lc5kve/ovi_lc5kve.lib"
ovi_lc5kvg = "./lattice/ovi_lc5kvg/ovi_lc5kvg.lib"
ovi_lptm = "./lattice/ovi_lptm/ovi_lptm.lib"
ovi_lptm2 = "./lattice/ovi_lptm2/ovi_lptm2.lib"
ovi_lsc = "./lattice/ovi_lsc/ovi_lsc.lib"
ovi_lscsub = "./lattice/ovi_lscsub/ovi_lscsub.lib"
ovi_mach = "./lattice/ovi_mach/ovi_mach.lib"
ovi_machxo = "./lattice/ovi_machxo/ovi_machxo.lib"
ovi_machxo2 = "./lattice/ovi_machxo2/ovi_machxo2.lib"
ovi_machxo3l = "./lattice/ovi_machxo3l/ovi_machxo3l.lib"
ovi_machxo3h = "./lattice/ovi_machxo3h/ovi_machxo3h.lib"
ovi_mgen_vlog = "./lattice/ovi_mgen_vlog/ovi_mgen_vlog.lib"
ovi_neoprims = "./lattice/ovi_neoprims/ovi_neoprims.lib"
ovi_orca2 = "./lattice/ovi_orca2/ovi_orca2.lib"
ovi_orca2a = "./lattice/ovi_orca2a/ovi_orca2a.lib"
ovi_orca3 = "./lattice/ovi_orca3/ovi_orca3.lib"
ovi_orca4 = "./lattice/ovi_orca4/ovi_orca4.lib"
ovi_powr = "./lattice/ovi_powr/ovi_powr.lib"
ovi_sc = "./lattice/ovi_sc/ovi_sc.lib"
ovi_scm = "./lattice/ovi_sc/ovi_sc.lib"
ovi_vlog_macro = "./lattice/ovi_vlog_macro/ovi_vlog_macro.lib"
ovi_xp = "./lattice/ovi_xp/ovi_xp.lib"
ovi_xp2 = "./lattice/ovi_xp2/ovi_xp2.lib"
ovi_xpga = "./lattice/ovi_xpga/ovi_xpga.lib"
pcsa_aldec_work = "./lattice/pcsa_aldec_work/pcsa_aldec_work.lib"
pcsa_work = "./lattice/pcsa_aldec_work/pcsa_aldec_work.lib"
pcsc_aldec_work = "./lattice/pcsc_aldec_work/pcsc_aldec_work.lib"
pcsc_work = "./lattice/pcsc_aldec_work/pcsc_aldec_work.lib"
pcsc_aldec_work_reva = "./lattice/pcsc_aldec_work_revA/pcsc_aldec_work_revA.lib"
pcsc_work_reva = "./lattice/pcsc_aldec_work_revA/pcsc_aldec_work_revA.lib"
pcsd_aldec_work = "./lattice/pcsd_aldec_work/pcsd_aldec_work.lib"
pcsd_work = "./lattice/pcsd_aldec_work/pcsd_aldec_work.lib"
pmi_work = "./lattice/pmi_work/pmi_work.lib"
sysbusa_aldec_work = "./lattice/sysbusa_aldec_work/sysbusa_aldec_work.lib"
sysbus_work = "./lattice/sysbus_work/sysbus_work.lib"
ovi_lifmd = "./lattice/ovi_lifmd/ovi_lifmd.lib"
a3200dx = "./microsemi/a3200dx/a3200dx.lib"
a40mx = "./microsemi/a40mx/a40mx.lib"
a42mx = "./microsemi/a42mx/a42mx.lib"
a500k = "./microsemi/a500k/a500k.lib"
a54sx = "./microsemi/a54sx/a54sx.lib"
a54sxa = "./microsemi/a54sxa/a54sxa.lib"
act1 = "./microsemi/act1/act1.lib"
act2 = "./microsemi/act2/act2.lib"
act3 = "./microsemi/act3/act3.lib"
apa = "./microsemi/apa/apa.lib"
axcelerator = "./microsemi/axcelerator/axcelerator.lib"
axcelerator_gclr = "./microsemi/axcelerator_gclr/axcelerator_gclr.lib"
axcelerator_gpset = "./microsemi/axcelerator_gpset/axcelerator_gpset.lib"
ex = "./microsemi/ex/ex.lib"
fusion = "./microsemi/fusion/fusion.lib"
igloo = "./microsemi/igloo/igloo.lib"
iglooe = "./microsemi/iglooe/iglooe.lib"
iglooplus = "./microsemi/iglooplus/iglooplus.lib"
proasic3 = "./microsemi/proasic3/proasic3.lib"
proasic3e = "./microsemi/proasic3e/proasic3e.lib"
proasic3l = "./microsemi/proasic3l/proasic3l.lib"
smartfusion = "./microsemi/smartfusion/smartfusion.lib"
smartfusion2 = "./microsemi/smartfusion2/smartfusion2.lib"
a3200dx_ver = "./microsemi/a3200dx_ver/a3200dx_ver.lib"
a40mx_ver = "./microsemi/a40mx_ver/a40mx_ver.lib"
a42mx_ver = "./microsemi/a42mx_ver/a42mx_ver.lib"
a500k_ver = "./microsemi/a500k_ver/a500k_ver.lib"
a54sxa_ver = "./microsemi/a54sxa_ver/a54sxa_ver.lib"
a54sx_ver = "./microsemi/a54sx_ver/a54sx_ver.lib"
act1_ver = "./microsemi/act1_ver/act1_ver.lib"
act2_ver = "./microsemi/act2_ver/act2_ver.lib"
act3_ver = "./microsemi/act3_ver/act3_ver.lib"
apa_ver = "./microsemi/apa_ver/apa_ver.lib"
axcelerator_gclr_ver = "./microsemi/axcelerator_gclr_ver/axcelerator_gclr_ver.lib"
axcelerator_gpset_ver = "./microsemi/axcelerator_gpset_ver/axcelerator_gpset_ver.lib"
axcelerator_ver = "./microsemi/axcelerator_ver/axcelerator_ver.lib"
ex_ver = "./microsemi/ex_ver/ex_ver.lib"
fusion_ver = "./microsemi/fusion_ver/fusion_ver.lib"
iglooe_ver = "./microsemi/iglooe_ver/iglooe_ver.lib"
iglooplus_ver = "./microsemi/iglooplus_ver/iglooplus_ver.lib"
igloo_ver = "./microsemi/igloo_ver/igloo_ver.lib"
polarfire = "./microsemi/polarfire/polarfire.lib"
proasic3e_ver = "./microsemi/proasic3e_ver/proasic3e_ver.lib"
proasic3l_ver = "./microsemi/proasic3l_ver/proasic3l_ver.lib"
proasic3_ver = "./microsemi/proasic3_ver/proasic3_ver.lib"
rtg4 = "./microsemi/rtg4/rtg4.lib"
smartfusion2_ver = "./microsemi/smartfusion2_ver/smartfusion2_ver.lib"
smartfusion_ver = "./microsemi/smartfusion_ver/smartfusion_ver.lib"
arcticlinkii = "./quicklogic/arcticlinkii/arcticlinkii.lib"
cssp_ppii_platform = "./quicklogic/cssp_ppii_platform/cssp_ppii_platform.lib"
eclipse = "./quicklogic/eclipse/eclipse.lib"
pasic = "./quicklogic/pasic/pasic.lib"
polarpro = "./quicklogic/polarpro/polarpro.lib"
polarproii = "./quicklogic/polarproii/polarproii.lib"
arcticlinkii_ver = "./quicklogic/arcticlinkii_ver/arcticlinkii_ver.lib"
cssp_ppii_platform_ver = "./quicklogic/cssp_ppii_platform_ver/cssp_ppii_platform_ver.lib"
eclipse_ver = "./quicklogic/eclipse_ver/eclipse_ver.lib"
pasic_ver = "./quicklogic/pasic_ver/pasic_ver.lib"
polarproii_ver = "./quicklogic/polarproii_ver/polarproii_ver.lib"
polarpro_ver = "./quicklogic/polarpro_ver/polarpro_ver.lib"
secureip = "../test/test.cache/compile_simlib/activehdl/secureip/secureip.lib" 1580962479805
simprims_ver = "./xilinx_vivado/simprims_ver/simprims_ver.lib"
unifast_ver = "./xilinx_vivado/unifast_ver/unifast_ver.lib"
unimacro_ver = "./xilinx_vivado/unimacro_ver/unimacro_ver.lib"
unisims_ver = "./xilinx_vivado/unisims_ver/unisims_ver.lib"
xpm = "./xilinx_vivado/xpm/xpm.lib"
unifast = "./xilinx_vivado/unifast/unifast.lib"
unimacro = "./xilinx_vivado/unimacro/unimacro.lib"
unisim = "../test/test.cache/compile_simlib/activehdl/unisim/unisim.lib" 1580962871464
xilinx_vip = "./xilinx_vivado/xilinx_vip/xilinx_vip.lib"
test1 = "../../../users/lucas/documents/fpga/lab2/lab2_afterlab/lab2/test/test.sim/sim_1/behav/activehdl/test/test/test.lib" 1580961482835

