INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/new/spi_receive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_receive
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sources_1/imports/new/spi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPI_Slave
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_receive_tbh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_receive_tbh
