$date
	Sat Oct 31 00:35:11 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! q4 [3:0] $end
$var wire 2 " q2 [1:0] $end
$var wire 1 # q1 $end
$var reg 1 $ clk $end
$var reg 1 % d1 $end
$var reg 2 & d2 [1:0] $end
$var reg 4 ' d4 [3:0] $end
$var reg 1 ( enable $end
$var reg 1 ) reset $end
$scope module f1 $end
$var wire 1 $ clk $end
$var wire 1 % d $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 # salida $end
$upscope $end
$scope module f2 $end
$var wire 1 $ clk $end
$var wire 2 * d [1:0] $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 2 + salida [1:0] $end
$upscope $end
$scope module f3 $end
$var wire 1 $ clk $end
$var wire 4 , d [3:0] $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 4 - salida [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx -
bx ,
bx +
bx *
0)
0(
bx '
bx &
x%
0$
x#
bx "
bx !
$end
#1
1#
b10 "
b10 +
b1010 !
b1010 -
0$
1(
b1010 '
b1010 ,
b10 &
b10 *
1%
#2
b1110 !
b1110 -
b0 "
b0 +
0#
1$
b1110 '
b1110 ,
b0 &
b0 *
0%
#3
b0 !
b0 -
0$
1)
#4
1$
0(
b1011 '
b1011 ,
b1 &
b1 *
1%
#5
0$
1(
b1100 '
b1100 ,
b11 &
b11 *
#6
1$
#7
0$
#8
b1100 !
b1100 -
b11 "
b11 +
1#
1$
0)
#9
0$
b1111 '
b1111 ,
b10 &
b10 *
0%
#10
1$
0(
b1 '
b1 ,
b11 &
b11 *
1%
#11
0$
b1110 '
b1110 ,
0%
#12
b1101 !
b1101 -
b10 "
b10 +
1$
1(
b1101 '
b1101 ,
b10 &
b10 *
1%
#13
0$
#14
1$
#15
0$
