
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 4.84

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: error_count[4]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    60    1.39    0.52    0.37    0.57 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.52    0.00    0.57 ^ error_count[4]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.57   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ error_count[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.29    0.29   library removal time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: mem[6][29]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[6][29]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ mem[6][29]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
     2    0.01    0.07    0.34    0.34 ^ mem[6][29]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                         mem[6][29] (net)
                  0.07    0.00    0.34 ^ _1931_/I0 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.05    0.15    0.50 ^ _1931_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _0459_ (net)
                  0.05    0.00    0.50 ^ mem[6][29]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ mem[6][29]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.49   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: last_valid_data_available$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    60    1.39    0.52    0.37    0.57 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.52    0.00    0.57 ^ last_valid_data_available$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.57   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ last_valid_data_available$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.03    9.97   library recovery time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  9.40   slack (MET)


Startpoint: rd_ptr[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[25] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     6    0.15    0.33    0.66    0.66 ^ rd_ptr[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[3] (net)
                  0.33    0.00    0.66 ^ _1089_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.05    0.22    0.18    0.85 v _1089_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1040_ (net)
                  0.22    0.00    0.85 v _2144_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     7    0.32    0.62    0.72    1.57 ^ _2144_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _1042_ (net)
                  0.62    0.00    1.57 ^ _1068_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.10    0.25    1.82 ^ _1068_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0580_ (net)
                  0.10    0.00    1.82 ^ _1069_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.19    0.11    1.93 v _1069_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0581_ (net)
                  0.19    0.00    1.93 v _1070_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_4)
     6    0.32    0.61    0.79    2.73 ^ _1070_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_4)
                                         _0582_ (net)
                  0.61    0.00    2.73 ^ _1083_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     6    0.18    0.36    0.40    3.13 ^ _1083_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _0592_ (net)
                  0.36    0.00    3.13 ^ _1116_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    10    0.74    0.29    0.27    3.40 ^ _1116_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _0611_ (net)
                  0.29    0.00    3.40 ^ _2095_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.20    0.21    0.25    3.65 ^ _2095_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _1012_ (net)
                  0.21    0.00    3.65 ^ _2112_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     1    0.25    0.33    0.52    4.17 v _2112_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         net81 (net)
                  0.33    0.00    4.17 v output80/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.79    4.96 v output80/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         rd_data[25] (net)
                  0.15    0.00    4.96 v rd_data[25] (out)
                                  4.96   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.96   data arrival time
-----------------------------------------------------------------------------
                                  4.84   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: last_valid_data_available$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.07    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    60    1.39    0.52    0.37    0.57 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.52    0.00    0.57 ^ last_valid_data_available$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.57   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ last_valid_data_available$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                         -0.03    9.97   library recovery time
                                  9.97   data required time
-----------------------------------------------------------------------------
                                  9.97   data required time
                                 -0.57   data arrival time
-----------------------------------------------------------------------------
                                  9.40   slack (MET)


Startpoint: rd_ptr[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[25] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     6    0.15    0.33    0.66    0.66 ^ rd_ptr[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         rd_ptr[3] (net)
                  0.33    0.00    0.66 ^ _1089_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.05    0.22    0.18    0.85 v _1089_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _1040_ (net)
                  0.22    0.00    0.85 v _2144_/A (gf180mcu_fd_sc_mcu9t5v0__addh_4)
     7    0.32    0.62    0.72    1.57 ^ _2144_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
                                         _1042_ (net)
                  0.62    0.00    1.57 ^ _1068_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.10    0.25    1.82 ^ _1068_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _0580_ (net)
                  0.10    0.00    1.82 ^ _1069_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.01    0.19    0.11    1.93 v _1069_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _0581_ (net)
                  0.19    0.00    1.93 v _1070_/A3 (gf180mcu_fd_sc_mcu9t5v0__xnor3_4)
     6    0.32    0.61    0.79    2.73 ^ _1070_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_4)
                                         _0582_ (net)
                  0.61    0.00    2.73 ^ _1083_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_4)
     6    0.18    0.36    0.40    3.13 ^ _1083_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_4)
                                         _0592_ (net)
                  0.36    0.00    3.13 ^ _1116_/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    10    0.74    0.29    0.27    3.40 ^ _1116_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         _0611_ (net)
                  0.29    0.00    3.40 ^ _2095_/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
    10    0.20    0.21    0.25    3.65 ^ _2095_/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         _1012_ (net)
                  0.21    0.00    3.65 ^ _2112_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
     1    0.25    0.33    0.52    4.17 v _2112_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_4)
                                         net81 (net)
                  0.33    0.00    4.17 v output80/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.15    0.79    4.96 v output80/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         rd_data[25] (net)
                  0.15    0.00    4.96 v rd_data[25] (out)
                                  4.96   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -4.96   data arrival time
-----------------------------------------------------------------------------
                                  4.84   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.7867913246154785

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.2810

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.16444197297096252

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.5838000178337097

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.2817

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: last_valid_data[14]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[3]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.66    0.66 ^ rd_ptr[3]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.18    0.85 v _1089_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.72    1.57 ^ _2144_/S (gf180mcu_fd_sc_mcu9t5v0__addh_4)
   0.25    1.82 ^ _1068_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.11    1.93 v _1069_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
   0.79    2.73 ^ _1070_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor3_4)
   0.21    2.94 v _1071_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   1.17    4.11 ^ _1157_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_4)
   0.21    4.32 ^ load_slew98/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
   0.28    4.60 ^ _1158_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
   0.24    4.83 v _1201_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    4.83 v last_valid_data[14]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           4.83   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ last_valid_data[14]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.12    9.88   library setup time
           9.88   data required time
---------------------------------------------------------
           9.88   data required time
          -4.83   data arrival time
---------------------------------------------------------
           5.05   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[6][29]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[6][29]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ mem[6][29]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.34    0.34 ^ mem[6][29]$_DFFE_PP_/Q (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.15    0.50 ^ _1931_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    0.50 ^ mem[6][29]$_DFFE_PP_/D (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
           0.50   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ mem[6][29]$_DFFE_PP_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffq_2)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.50   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
4.9614

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
4.8386

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
97.524892

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.94e-02   1.29e-02   3.37e-07   1.12e-01  31.7%
Combinational          1.49e-01   9.36e-02   3.89e-07   2.42e-01  68.3%
Clock                  0.00e+00   0.00e+00   1.17e-06   1.17e-06   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.48e-01   1.06e-01   1.89e-06   3.55e-01 100.0%
                          70.0%      30.0%       0.0%
