# ğŸš€ My RISC-V SoC Tapeout Journey

This repository documents my complete journey in the **VLSI System Design (VSD) RISC-V SoC Tapeout Program**.  
Iâ€™ll be sharing weekly progress, tools installed, experiments, and learnings from **RTL to Tapeout** using open-source EDA tools.

---

## ğŸ“– About the Program
The **RISC-V SoC Tapeout Program** by **VLSI System Design (VSD)** is a unique initiative that teaches students how to design and tape out a RISC-V based SoC using open-source tools.  
Out of 3500+ participants, only the top 50 students get a selected for the 2nd level and further for 3rd level, there will be top 20 students.
This program will help us to learn and motivate us to grow our knowledge and interest in VLSI domain.

---

## ğŸ›ï¸ Key Organizations

### ğŸ”¹ VSD (VLSI System Design)
VSD is an open-source VLSI education platform led by Kunal Ghosh, focused on building accessible and industry-grade VLSI learning ecosystems.

### ğŸ”¹ Efabless
Efabless is a community-driven platform that enables **open-source chip design** and fabrication (tapeout) using the Google/SkyWater 130nm PDK.  
They power the **Open MPW Shuttle Program**, where open-source designs get manufactured for free.

### ğŸ”¹ RISC-V
RISC-V is an **open-source Instruction Set Architecture (ISA)** that is free to use, unlike proprietary ISAs (ARM, x86).  
It is revolutionizing the semiconductor industry by enabling **collaborative innovation**.

---

## ğŸ“‚ Weekly Progress
- [Week 0: Environment Setup](https://github.com/Avinash-gh/RISC-V_SoC_Tapeout_VSD/Week-0) âœ…
- Week 1: TBD  
- Week 2: TBD  
- â€¦  

---

## ğŸ› ï¸ Tools & Technologies
Throughout this program, Iâ€™ll be working with:
- **Icarus Verilog (iverilog)** â€“ RTL Simulation
- **GTKWave** â€“ Waveform Viewing
- **Yosys** â€“ Logic Synthesis
- **OpenSTA** - Static Timing Analysis
- **Ngspice** - Circuit Simulation
- **Magic** â€“ Layout & Physical Verification
- **OpenLane** â€“ RTL to GDSII flow

---

## âœ¨ Goals
- Learn **open-source VLSI flow** end-to-end  
- Design and verify a RISC-V SoC  
- Contribute to open-source hardware community 

---

## ğŸ“Œ Author
ğŸ‘¤ *Avinash Srivastava*  
ğŸ“ B.Tech Electronics Engineering, AKTU  
ğŸŒ Aspiring VLSI Engineer  
ğŸ“« Connect:  
[GitHub](https://github.com/Avinash-gh)  
[LinkedIn](https://linkedin.com/in/avinash-srivastava007)
