Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Dec  4 13:32:12 2020
| Host         : DESKTOP-L84ILBF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TFF_3bits_timing_summary_routed.rpt -pb TFF_3bits_timing_summary_routed.pb -rpx TFF_3bits_timing_summary_routed.rpx -warn_on_violation
| Design       : TFF_3bits
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.579        0.000                      0                    6        0.155        0.000                      0                    6        3.500        0.000                       0                    11  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.579        0.000                      0                    6        0.155        0.000                      0                    6        3.500        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 btnD_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.463ns  (logic 0.779ns (53.255%)  route 0.684ns (46.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.740     5.409    sysclk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  btnD_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.478     5.887 r  btnD_reg[1]/Q
                         net (fo=1, routed)           0.684     6.571    btnD[1]
    SLICE_X42Y53         LUT4 (Prop_lut4_I2_O)        0.301     6.872 r  Q[1]_i_1/O
                         net (fo=1, routed)           0.000     6.872    Q[1]_i_1_n_0
    SLICE_X42Y53         FDRE                                         r  Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.563    12.955    sysclk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  Q_reg[1]/C
                         clock pessimism              0.454    13.409    
                         clock uncertainty           -0.035    13.373    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)        0.077    13.450    Q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.450    
                         arrival time                          -6.872    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.677ns  (required time - arrival time)
  Source:                 btnC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btnD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.250ns  (logic 0.456ns (36.482%)  route 0.794ns (63.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.740     5.409    sysclk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  btnC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  btnC_reg[0]/Q
                         net (fo=2, routed)           0.794     6.659    btnC[0]
    SLICE_X42Y53         FDRE                                         r  btnD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.563    12.955    sysclk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  btnD_reg[0]/C
                         clock pessimism              0.432    13.387    
                         clock uncertainty           -0.035    13.351    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)       -0.016    13.335    btnD_reg[0]
  -------------------------------------------------------------------
                         required time                         13.335    
                         arrival time                          -6.659    
  -------------------------------------------------------------------
                         slack                                  6.677    

Slack (MET) :             6.717ns  (required time - arrival time)
  Source:                 btnC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btnD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.192ns  (logic 0.518ns (43.460%)  route 0.674ns (56.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.741     5.410    sysclk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  btnC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.518     5.928 r  btnC_reg[1]/Q
                         net (fo=2, routed)           0.674     6.602    btnC[1]
    SLICE_X42Y53         FDRE                                         r  btnD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.563    12.955    sysclk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  btnD_reg[1]/C
                         clock pessimism              0.429    13.384    
                         clock uncertainty           -0.035    13.348    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)       -0.030    13.318    btnD_reg[1]
  -------------------------------------------------------------------
                         required time                         13.318    
                         arrival time                          -6.602    
  -------------------------------------------------------------------
                         slack                                  6.717    

Slack (MET) :             6.738ns  (required time - arrival time)
  Source:                 Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.642ns (49.109%)  route 0.665ns (50.891%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 12.955 - 8.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.740     5.409    sysclk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.518     5.927 r  Q_reg[0]/Q
                         net (fo=2, routed)           0.665     6.592    led_OBUF[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.124     6.716 r  Q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.716    Q[0]_i_1_n_0
    SLICE_X42Y53         FDRE                                         r  Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.563    12.955    sysclk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  Q_reg[0]/C
                         clock pessimism              0.454    13.409    
                         clock uncertainty           -0.035    13.373    
    SLICE_X42Y53         FDRE (Setup_fdre_C_D)        0.081    13.454    Q_reg[0]
  -------------------------------------------------------------------
                         required time                         13.454    
                         arrival time                          -6.716    
  -------------------------------------------------------------------
                         slack                                  6.738    

Slack (MET) :             6.758ns  (required time - arrival time)
  Source:                 btnD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.236ns  (logic 0.580ns (46.922%)  route 0.656ns (53.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.741     5.410    sysclk_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  btnD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.456     5.866 r  btnD_reg[2]/Q
                         net (fo=1, routed)           0.656     6.522    btnD[2]
    SLICE_X43Y98         LUT4 (Prop_lut4_I2_O)        0.124     6.646 r  Q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.646    Q[2]_i_1_n_0
    SLICE_X43Y98         FDRE                                         r  Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.564    12.956    sysclk_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  Q_reg[2]/C
                         clock pessimism              0.454    13.410    
                         clock uncertainty           -0.035    13.374    
    SLICE_X43Y98         FDRE (Setup_fdre_C_D)        0.029    13.403    Q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.403    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                  6.758    

Slack (MET) :             6.893ns  (required time - arrival time)
  Source:                 btnC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btnD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.419ns (51.359%)  route 0.397ns (48.641%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 12.956 - 8.000 ) 
    Source Clock Delay      (SCD):    5.410ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.741     5.410    sysclk_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  btnC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.419     5.829 r  btnC_reg[2]/Q
                         net (fo=2, routed)           0.397     6.226    btnC[2]
    SLICE_X43Y98         FDRE                                         r  btnD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          1.564    12.956    sysclk_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  btnD_reg[2]/C
                         clock pessimism              0.454    13.410    
                         clock uncertainty           -0.035    13.374    
    SLICE_X43Y98         FDRE (Setup_fdre_C_D)       -0.256    13.118    btnD_reg[2]
  -------------------------------------------------------------------
                         required time                         13.118    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  6.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 btnC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.293%)  route 0.103ns (35.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.588     1.500    sysclk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  btnC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  btnC_reg[0]/Q
                         net (fo=2, routed)           0.103     1.745    btnC[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.045     1.790 r  Q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.790    Q[0]_i_1_n_0
    SLICE_X42Y53         FDRE                                         r  Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.858     2.017    sysclk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  Q_reg[0]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.121     1.634    Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 btnC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.589     1.501    sysclk_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  btnC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  btnC_reg[2]/Q
                         net (fo=2, routed)           0.069     1.698    btnC[2]
    SLICE_X43Y98         LUT4 (Prop_lut4_I1_O)        0.099     1.797 r  Q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.797    Q[2]_i_1_n_0
    SLICE_X43Y98         FDRE                                         r  Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.859     2.018    sysclk_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  Q_reg[2]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X43Y98         FDRE (Hold_fdre_C_D)         0.091     1.592    Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 btnC_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btnD_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.589     1.501    sysclk_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  btnC_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.128     1.629 r  btnC_reg[2]/Q
                         net (fo=2, routed)           0.134     1.763    btnC[2]
    SLICE_X43Y98         FDRE                                         r  btnD_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.859     2.018    sysclk_IBUF_BUFG
    SLICE_X43Y98         FDRE                                         r  btnD_reg[2]/C
                         clock pessimism             -0.517     1.501    
    SLICE_X43Y98         FDRE (Hold_fdre_C_D)         0.012     1.513    btnD_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.588     1.500    sysclk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y53         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  Q_reg[1]/Q
                         net (fo=2, routed)           0.175     1.840    led_OBUF[1]
    SLICE_X42Y53         LUT4 (Prop_lut4_I0_O)        0.045     1.885 r  Q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.885    Q[1]_i_1_n_0
    SLICE_X42Y53         FDRE                                         r  Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.858     2.017    sysclk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  Q_reg[1]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.120     1.620    Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 btnC_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btnD_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.164ns (40.405%)  route 0.242ns (59.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.589     1.501    sysclk_IBUF_BUFG
    SLICE_X42Y51         FDRE                                         r  btnC_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y51         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  btnC_reg[1]/Q
                         net (fo=2, routed)           0.242     1.907    btnC[1]
    SLICE_X42Y53         FDRE                                         r  btnD_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.858     2.017    sysclk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  btnD_reg[1]/C
                         clock pessimism             -0.501     1.516    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.053     1.569    btnD_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 btnC_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            btnD_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.067%)  route 0.380ns (72.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.588     1.500    sysclk_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  btnC_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  btnC_reg[0]/Q
                         net (fo=2, routed)           0.380     2.021    btnC[0]
    SLICE_X42Y53         FDRE                                         r  btnD_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=10, routed)          0.858     2.017    sysclk_IBUF_BUFG
    SLICE_X42Y53         FDRE                                         r  btnD_reg[0]/C
                         clock pessimism             -0.504     1.513    
    SLICE_X42Y53         FDRE (Hold_fdre_C_D)         0.060     1.573    btnD_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.448    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y53    Q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y53    Q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y98    Q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y53    btnC_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y51    btnC_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y98    btnC_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y53    btnD_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X42Y53    btnD_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X43Y98    btnD_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y98    Q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    btnC_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y98    btnC_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y98    btnD_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    Q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    Q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y98    Q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y53    btnC_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    btnC_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y98    btnC_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    Q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    Q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y98    Q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y53    btnC_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y51    btnC_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y98    btnC_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    btnD_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y53    btnD_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y98    btnD_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y93    resetD_reg/C



