create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20} -waveform {0.000 10.000}
define_attribute {p:led[1]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:led[1]} {PAP_IO_LOC} {L14}
define_attribute {p:led[1]} {PAP_IO_VCCIO} {1.2}
define_attribute {p:led[1]} {PAP_IO_STANDARD} {LVCMOS12}
define_attribute {p:led[1]} {PAP_IO_DRIVE} {2}
define_attribute {p:led[1]} {PAP_IO_NONE} {TRUE}
define_attribute {p:led[1]} {PAP_IO_SLEW} {SLOW}
define_attribute {p:led[0]} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:led[0]} {PAP_IO_LOC} {M14}
define_attribute {p:led[0]} {PAP_IO_VCCIO} {1.2}
define_attribute {p:led[0]} {PAP_IO_STANDARD} {LVCMOS12}
define_attribute {p:led[0]} {PAP_IO_DRIVE} {2}
define_attribute {p:led[0]} {PAP_IO_NONE} {TRUE}
define_attribute {p:led[0]} {PAP_IO_SLEW} {SLOW}
define_attribute {p:eth_mdio} {PAP_IO_DIRECTION} {INOUT}
define_attribute {p:eth_mdio} {PAP_IO_LOC} {B9}
define_attribute {p:eth_mdio} {PAP_IO_VCCIO} {1.2}
define_attribute {p:eth_mdio} {PAP_IO_STANDARD} {LVCMOS12}
define_attribute {p:eth_mdio} {PAP_IO_DRIVE} {2}
define_attribute {p:eth_mdio} {PAP_IO_NONE} {TRUE}
define_attribute {p:eth_mdio} {PAP_IO_SLEW} {SLOW}
define_attribute {p:eth_mdc} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:eth_mdc} {PAP_IO_LOC} {A9}
define_attribute {p:eth_mdc} {PAP_IO_VCCIO} {1.2}
define_attribute {p:eth_mdc} {PAP_IO_STANDARD} {LVCMOS12}
define_attribute {p:eth_mdc} {PAP_IO_DRIVE} {2}
define_attribute {p:eth_mdc} {PAP_IO_NONE} {TRUE}
define_attribute {p:eth_mdc} {PAP_IO_SLEW} {SLOW}
define_attribute {p:eth_rst_n} {PAP_IO_DIRECTION} {OUTPUT}
define_attribute {p:eth_rst_n} {PAP_IO_LOC} {B6}
define_attribute {p:eth_rst_n} {PAP_IO_VCCIO} {1.2}
define_attribute {p:eth_rst_n} {PAP_IO_STANDARD} {LVCMOS12}
define_attribute {p:eth_rst_n} {PAP_IO_DRIVE} {2}
define_attribute {p:eth_rst_n} {PAP_IO_NONE} {TRUE}
define_attribute {p:eth_rst_n} {PAP_IO_SLEW} {SLOW}
define_attribute {p:sys_clk} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:sys_clk} {PAP_IO_LOC} {V9}
define_attribute {p:sys_clk} {PAP_IO_VCCIO} {1.2}
define_attribute {p:sys_clk} {PAP_IO_STANDARD} {LVCMOS12}
define_attribute {p:sys_clk} {PAP_IO_NONE} {TRUE}
define_attribute {p:sys_rst_n} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:sys_rst_n} {PAP_IO_LOC} {C4}
define_attribute {p:sys_rst_n} {PAP_IO_VCCIO} {1.2}
define_attribute {p:sys_rst_n} {PAP_IO_STANDARD} {LVCMOS12}
define_attribute {p:sys_rst_n} {PAP_IO_NONE} {TRUE}
define_attribute {p:touch_key} {PAP_IO_DIRECTION} {INPUT}
define_attribute {p:touch_key} {PAP_IO_LOC} {D9}
define_attribute {p:touch_key} {PAP_IO_VCCIO} {1.2}
define_attribute {p:touch_key} {PAP_IO_STANDARD} {LVCMOS12}
define_attribute {p:touch_key} {PAP_IO_NONE} {TRUE}
