Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Dec  5 11:33:52 2025
| Host         : computerUwU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FloodIt_timing_summary_routed.rpt -pb FloodIt_timing_summary_routed.pb -rpx FloodIt_timing_summary_routed.rpx -warn_on_violation
| Design       : FloodIt
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6948)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9793)
5. checking no_input_delay (21)
6. checking no_output_delay (35)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6948)
---------------------------
 There are 13 register/latch pins with no clock driven by root clock pin: clocks/HZ1000_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clocks/HZ4_reg/Q (HIGH)

 There are 6817 register/latch pins with no clock driven by root clock pin: clocks/HZ500_reg/Q (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: clocks/HZ5K_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clocks/MHZ25_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: select_module/final_COLOR_NUM_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: select_module/final_COLOR_NUM_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: select_module/final_COLOR_NUM_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: select_module/final_COLOR_NUM_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9793)
---------------------------------------------------
 There are 9793 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (35)
--------------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.514        0.000                      0                  325        0.104        0.000                      0                  325        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.514        0.000                      0                  325        0.104        0.000                      0                  325        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.514ns  (required time - arrival time)
  Source:                 clocks/HZ5K_COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ5K_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.372ns  (logic 1.651ns (37.759%)  route 2.721ns (62.241%))
  Logic Levels:           4  (CARRY4=2 LUT2=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.553     5.074    clocks/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  clocks/HZ5K_COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clocks/HZ5K_COUNT_reg[27]/Q
                         net (fo=2, routed)           1.237     6.767    clocks/HZ5K_COUNT_reg[27]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.891 r  clocks/HZ5K_COUNT1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     6.891    clocks/HZ5K_COUNT1_carry__2_i_3_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.441 r  clocks/HZ5K_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.441    clocks/HZ5K_COUNT1
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.663 r  clocks/HZ5K_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.485     9.147    clocks/HZ5K_COUNT1_carry__3_n_7
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.299     9.446 r  clocks/HZ5K_i_1/O
                         net (fo=1, routed)           0.000     9.446    clocks/HZ5K_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clocks/HZ5K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.445    14.786    clocks/clk_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clocks/HZ5K_reg/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    14.960    clocks/HZ5K_reg
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                          -9.446    
  -------------------------------------------------------------------
                         slack                                  5.514    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 clocks/MHZ25_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/MHZ25_COUNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 1.683ns (44.696%)  route 2.082ns (55.304%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.542     5.063    clocks/clk_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  clocks/MHZ25_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456     5.519 f  clocks/MHZ25_COUNT_reg[3]/Q
                         net (fo=2, routed)           0.826     6.344    clocks/MHZ25_COUNT_reg[3]
    SLICE_X52Y79         LUT2 (Prop_lut2_I1_O)        0.124     6.468 r  clocks/MHZ25_COUNT1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.468    clocks/MHZ25_COUNT1_carry_i_4_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.001 r  clocks/MHZ25_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.001    clocks/MHZ25_COUNT1_carry_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  clocks/MHZ25_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.118    clocks/MHZ25_COUNT1_carry__0_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  clocks/MHZ25_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.235    clocks/MHZ25_COUNT1_carry__1_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  clocks/MHZ25_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.352    clocks/MHZ25_COUNT1
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.571 r  clocks/MHZ25_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.257     8.828    clocks/MHZ25_COUNT1_carry__3_n_7
    SLICE_X53Y78         FDRE                                         r  clocks/MHZ25_COUNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.430    14.771    clocks/clk_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  clocks/MHZ25_COUNT_reg[4]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X53Y78         FDRE (Setup_fdre_C_R)       -0.600    14.408    clocks/MHZ25_COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 clocks/MHZ25_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/MHZ25_COUNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 1.683ns (44.696%)  route 2.082ns (55.304%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.542     5.063    clocks/clk_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  clocks/MHZ25_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456     5.519 f  clocks/MHZ25_COUNT_reg[3]/Q
                         net (fo=2, routed)           0.826     6.344    clocks/MHZ25_COUNT_reg[3]
    SLICE_X52Y79         LUT2 (Prop_lut2_I1_O)        0.124     6.468 r  clocks/MHZ25_COUNT1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.468    clocks/MHZ25_COUNT1_carry_i_4_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.001 r  clocks/MHZ25_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.001    clocks/MHZ25_COUNT1_carry_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  clocks/MHZ25_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.118    clocks/MHZ25_COUNT1_carry__0_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  clocks/MHZ25_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.235    clocks/MHZ25_COUNT1_carry__1_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  clocks/MHZ25_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.352    clocks/MHZ25_COUNT1
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.571 r  clocks/MHZ25_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.257     8.828    clocks/MHZ25_COUNT1_carry__3_n_7
    SLICE_X53Y78         FDRE                                         r  clocks/MHZ25_COUNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.430    14.771    clocks/clk_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  clocks/MHZ25_COUNT_reg[5]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X53Y78         FDRE (Setup_fdre_C_R)       -0.600    14.408    clocks/MHZ25_COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 clocks/MHZ25_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/MHZ25_COUNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 1.683ns (44.696%)  route 2.082ns (55.304%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.542     5.063    clocks/clk_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  clocks/MHZ25_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456     5.519 f  clocks/MHZ25_COUNT_reg[3]/Q
                         net (fo=2, routed)           0.826     6.344    clocks/MHZ25_COUNT_reg[3]
    SLICE_X52Y79         LUT2 (Prop_lut2_I1_O)        0.124     6.468 r  clocks/MHZ25_COUNT1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.468    clocks/MHZ25_COUNT1_carry_i_4_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.001 r  clocks/MHZ25_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.001    clocks/MHZ25_COUNT1_carry_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  clocks/MHZ25_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.118    clocks/MHZ25_COUNT1_carry__0_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  clocks/MHZ25_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.235    clocks/MHZ25_COUNT1_carry__1_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  clocks/MHZ25_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.352    clocks/MHZ25_COUNT1
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.571 r  clocks/MHZ25_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.257     8.828    clocks/MHZ25_COUNT1_carry__3_n_7
    SLICE_X53Y78         FDRE                                         r  clocks/MHZ25_COUNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.430    14.771    clocks/clk_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  clocks/MHZ25_COUNT_reg[6]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X53Y78         FDRE (Setup_fdre_C_R)       -0.600    14.408    clocks/MHZ25_COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 clocks/MHZ25_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/MHZ25_COUNT_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 1.683ns (44.696%)  route 2.082ns (55.304%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.063ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.542     5.063    clocks/clk_IBUF_BUFG
    SLICE_X53Y77         FDRE                                         r  clocks/MHZ25_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y77         FDRE (Prop_fdre_C_Q)         0.456     5.519 f  clocks/MHZ25_COUNT_reg[3]/Q
                         net (fo=2, routed)           0.826     6.344    clocks/MHZ25_COUNT_reg[3]
    SLICE_X52Y79         LUT2 (Prop_lut2_I1_O)        0.124     6.468 r  clocks/MHZ25_COUNT1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.468    clocks/MHZ25_COUNT1_carry_i_4_n_0
    SLICE_X52Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.001 r  clocks/MHZ25_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.001    clocks/MHZ25_COUNT1_carry_n_0
    SLICE_X52Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.118 r  clocks/MHZ25_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.118    clocks/MHZ25_COUNT1_carry__0_n_0
    SLICE_X52Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.235 r  clocks/MHZ25_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.235    clocks/MHZ25_COUNT1_carry__1_n_0
    SLICE_X52Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.352 r  clocks/MHZ25_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.352    clocks/MHZ25_COUNT1
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.571 r  clocks/MHZ25_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          1.257     8.828    clocks/MHZ25_COUNT1_carry__3_n_7
    SLICE_X53Y78         FDRE                                         r  clocks/MHZ25_COUNT_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.430    14.771    clocks/clk_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  clocks/MHZ25_COUNT_reg[7]/C
                         clock pessimism              0.272    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X53Y78         FDRE (Setup_fdre_C_R)       -0.600    14.408    clocks/MHZ25_COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 clocks/HZ5K_COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ5K_COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.352ns (37.863%)  route 2.219ns (62.137%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.553     5.074    clocks/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  clocks/HZ5K_COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clocks/HZ5K_COUNT_reg[27]/Q
                         net (fo=2, routed)           1.237     6.767    clocks/HZ5K_COUNT_reg[27]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.891 r  clocks/HZ5K_COUNT1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     6.891    clocks/HZ5K_COUNT1_carry__2_i_3_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.441 r  clocks/HZ5K_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.441    clocks/HZ5K_COUNT1
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.663 r  clocks/HZ5K_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          0.982     8.645    clocks/HZ5K_COUNT1_carry__3_n_7
    SLICE_X36Y47         FDRE                                         r  clocks/HZ5K_COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.446    14.787    clocks/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clocks/HZ5K_COUNT_reg[0]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.604    14.328    clocks/HZ5K_COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 clocks/HZ5K_COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ5K_COUNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.352ns (37.863%)  route 2.219ns (62.137%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.553     5.074    clocks/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  clocks/HZ5K_COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clocks/HZ5K_COUNT_reg[27]/Q
                         net (fo=2, routed)           1.237     6.767    clocks/HZ5K_COUNT_reg[27]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.891 r  clocks/HZ5K_COUNT1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     6.891    clocks/HZ5K_COUNT1_carry__2_i_3_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.441 r  clocks/HZ5K_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.441    clocks/HZ5K_COUNT1
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.663 r  clocks/HZ5K_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          0.982     8.645    clocks/HZ5K_COUNT1_carry__3_n_7
    SLICE_X36Y47         FDRE                                         r  clocks/HZ5K_COUNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.446    14.787    clocks/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clocks/HZ5K_COUNT_reg[1]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.604    14.328    clocks/HZ5K_COUNT_reg[1]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 clocks/HZ5K_COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ5K_COUNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.352ns (37.863%)  route 2.219ns (62.137%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.553     5.074    clocks/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  clocks/HZ5K_COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clocks/HZ5K_COUNT_reg[27]/Q
                         net (fo=2, routed)           1.237     6.767    clocks/HZ5K_COUNT_reg[27]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.891 r  clocks/HZ5K_COUNT1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     6.891    clocks/HZ5K_COUNT1_carry__2_i_3_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.441 r  clocks/HZ5K_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.441    clocks/HZ5K_COUNT1
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.663 r  clocks/HZ5K_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          0.982     8.645    clocks/HZ5K_COUNT1_carry__3_n_7
    SLICE_X36Y47         FDRE                                         r  clocks/HZ5K_COUNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.446    14.787    clocks/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clocks/HZ5K_COUNT_reg[2]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.604    14.328    clocks/HZ5K_COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.683ns  (required time - arrival time)
  Source:                 clocks/HZ5K_COUNT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ5K_COUNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.571ns  (logic 1.352ns (37.863%)  route 2.219ns (62.137%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.553     5.074    clocks/clk_IBUF_BUFG
    SLICE_X36Y53         FDRE                                         r  clocks/HZ5K_COUNT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y53         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  clocks/HZ5K_COUNT_reg[27]/Q
                         net (fo=2, routed)           1.237     6.767    clocks/HZ5K_COUNT_reg[27]
    SLICE_X37Y52         LUT2 (Prop_lut2_I1_O)        0.124     6.891 r  clocks/HZ5K_COUNT1_carry__2_i_3/O
                         net (fo=1, routed)           0.000     6.891    clocks/HZ5K_COUNT1_carry__2_i_3_n_0
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.441 r  clocks/HZ5K_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.441    clocks/HZ5K_COUNT1
    SLICE_X37Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.663 r  clocks/HZ5K_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          0.982     8.645    clocks/HZ5K_COUNT1_carry__3_n_7
    SLICE_X36Y47         FDRE                                         r  clocks/HZ5K_COUNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.446    14.787    clocks/clk_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clocks/HZ5K_COUNT_reg[3]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X36Y47         FDRE (Setup_fdre_C_R)       -0.604    14.328    clocks/HZ5K_COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                  5.683    

Slack (MET) :             5.738ns  (required time - arrival time)
  Source:                 clocks/HZ1000_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ1000_COUNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 1.756ns (49.783%)  route 1.771ns (50.217%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.535     5.056    clocks/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  clocks/HZ1000_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y73         FDRE (Prop_fdre_C_Q)         0.518     5.574 r  clocks/HZ1000_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.851     6.425    clocks/HZ1000_COUNT_reg[3]
    SLICE_X39Y75         LUT2 (Prop_lut2_I1_O)        0.124     6.549 r  clocks/HZ1000_COUNT1_carry_i_6/O
                         net (fo=1, routed)           0.000     6.549    clocks/HZ1000_COUNT1_carry_i_6_n_0
    SLICE_X39Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.099 r  clocks/HZ1000_COUNT1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.099    clocks/HZ1000_COUNT1_carry_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.213 r  clocks/HZ1000_COUNT1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.213    clocks/HZ1000_COUNT1_carry__0_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.327 r  clocks/HZ1000_COUNT1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.327    clocks/HZ1000_COUNT1_carry__1_n_0
    SLICE_X39Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.441 r  clocks/HZ1000_COUNT1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.441    clocks/HZ1000_COUNT1
    SLICE_X39Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.663 r  clocks/HZ1000_COUNT1_carry__3/O[0]
                         net (fo=33, routed)          0.920     8.583    clocks/HZ1000_COUNT1_carry__3_n_7
    SLICE_X38Y73         FDRE                                         r  clocks/HZ1000_COUNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.420    14.761    clocks/clk_IBUF_BUFG
    SLICE_X38Y73         FDRE                                         r  clocks/HZ1000_COUNT_reg[0]/C
                         clock pessimism              0.295    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X38Y73         FDRE (Setup_fdre_C_R)       -0.699    14.322    clocks/HZ1000_COUNT_reg[0]
  -------------------------------------------------------------------
                         required time                         14.322    
                         arrival time                          -8.583    
  -------------------------------------------------------------------
                         slack                                  5.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clocks/HZ500_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    clocks/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clocks/HZ500_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clocks/HZ500_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clocks/HZ500_COUNT_reg[3]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clocks/HZ500_COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clocks/HZ500_COUNT_reg[0]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  clocks/HZ500_COUNT_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    clocks/HZ500_COUNT_reg[4]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  clocks/HZ500_COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    clocks/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clocks/HZ500_COUNT_reg[4]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clocks/HZ500_COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clocks/HZ500_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    clocks/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clocks/HZ500_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clocks/HZ500_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clocks/HZ500_COUNT_reg[3]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clocks/HZ500_COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clocks/HZ500_COUNT_reg[0]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  clocks/HZ500_COUNT_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    clocks/HZ500_COUNT_reg[4]_i_1_n_5
    SLICE_X33Y50         FDRE                                         r  clocks/HZ500_COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    clocks/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clocks/HZ500_COUNT_reg[6]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clocks/HZ500_COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 clocks/HZ5K_COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ5K_COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    clocks/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clocks/HZ5K_COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clocks/HZ5K_COUNT_reg[10]/Q
                         net (fo=3, routed)           0.134     1.722    clocks/HZ5K_COUNT_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  clocks/HZ5K_COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    clocks/HZ5K_COUNT_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  clocks/HZ5K_COUNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.936    clocks/HZ5K_COUNT_reg[12]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  clocks/HZ5K_COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    clocks/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clocks/HZ5K_COUNT_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clocks/HZ5K_COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 clocks/HZ5K_COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ5K_COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.149%)  route 0.134ns (26.851%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    clocks/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clocks/HZ5K_COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clocks/HZ5K_COUNT_reg[10]/Q
                         net (fo=3, routed)           0.134     1.722    clocks/HZ5K_COUNT_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  clocks/HZ5K_COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    clocks/HZ5K_COUNT_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.947 r  clocks/HZ5K_COUNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.947    clocks/HZ5K_COUNT_reg[12]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  clocks/HZ5K_COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    clocks/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clocks/HZ5K_COUNT_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clocks/HZ5K_COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clocks/HZ500_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    clocks/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clocks/HZ500_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clocks/HZ500_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clocks/HZ500_COUNT_reg[3]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clocks/HZ500_COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clocks/HZ500_COUNT_reg[0]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  clocks/HZ500_COUNT_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.959    clocks/HZ500_COUNT_reg[4]_i_1_n_6
    SLICE_X33Y50         FDRE                                         r  clocks/HZ500_COUNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    clocks/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clocks/HZ500_COUNT_reg[5]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clocks/HZ500_COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clocks/HZ500_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    clocks/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clocks/HZ500_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clocks/HZ500_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clocks/HZ500_COUNT_reg[3]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clocks/HZ500_COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clocks/HZ500_COUNT_reg[0]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  clocks/HZ500_COUNT_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.959    clocks/HZ500_COUNT_reg[4]_i_1_n_4
    SLICE_X33Y50         FDRE                                         r  clocks/HZ500_COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    clocks/clk_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clocks/HZ500_COUNT_reg[7]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clocks/HZ500_COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 clocks/HZ500_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    clocks/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clocks/HZ500_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clocks/HZ500_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clocks/HZ500_COUNT_reg[3]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clocks/HZ500_COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clocks/HZ500_COUNT_reg[0]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  clocks/HZ500_COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.908    clocks/HZ500_COUNT_reg[4]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  clocks/HZ500_COUNT_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    clocks/HZ500_COUNT_reg[8]_i_1_n_7
    SLICE_X33Y51         FDRE                                         r  clocks/HZ500_COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    clocks/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  clocks/HZ500_COUNT_reg[8]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clocks/HZ500_COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clocks/HZ5K_COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ5K_COUNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    clocks/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clocks/HZ5K_COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clocks/HZ5K_COUNT_reg[10]/Q
                         net (fo=3, routed)           0.134     1.722    clocks/HZ5K_COUNT_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  clocks/HZ5K_COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    clocks/HZ5K_COUNT_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.972 r  clocks/HZ5K_COUNT_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.972    clocks/HZ5K_COUNT_reg[12]_i_1_n_6
    SLICE_X36Y50         FDRE                                         r  clocks/HZ5K_COUNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    clocks/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clocks/HZ5K_COUNT_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clocks/HZ5K_COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 clocks/HZ5K_COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ5K_COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.427%)  route 0.134ns (25.573%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    clocks/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clocks/HZ5K_COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clocks/HZ5K_COUNT_reg[10]/Q
                         net (fo=3, routed)           0.134     1.722    clocks/HZ5K_COUNT_reg[10]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  clocks/HZ5K_COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.882    clocks/HZ5K_COUNT_reg[8]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.972 r  clocks/HZ5K_COUNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.972    clocks/HZ5K_COUNT_reg[12]_i_1_n_4
    SLICE_X36Y50         FDRE                                         r  clocks/HZ5K_COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    clocks/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clocks/HZ5K_COUNT_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clocks/HZ5K_COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 clocks/HZ500_COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clocks/HZ500_COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.564     1.447    clocks/clk_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clocks/HZ500_COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clocks/HZ500_COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.708    clocks/HZ500_COUNT_reg[3]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clocks/HZ500_COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    clocks/HZ500_COUNT_reg[0]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  clocks/HZ500_COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.908    clocks/HZ500_COUNT_reg[4]_i_1_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  clocks/HZ500_COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.973    clocks/HZ500_COUNT_reg[8]_i_1_n_5
    SLICE_X33Y51         FDRE                                         r  clocks/HZ500_COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.830     1.958    clocks/clk_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  clocks/HZ500_COUNT_reg[10]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clocks/HZ500_COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y73   clocks/HZ1000_COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y75   clocks/HZ1000_COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y75   clocks/HZ1000_COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y76   clocks/HZ1000_COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y76   clocks/HZ1000_COUNT_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y76   clocks/HZ1000_COUNT_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y76   clocks/HZ1000_COUNT_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y77   clocks/HZ1000_COUNT_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y77   clocks/HZ1000_COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y73   clocks/HZ1000_COUNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y73   clocks/HZ1000_COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y75   clocks/HZ1000_COUNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y75   clocks/HZ1000_COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y75   clocks/HZ1000_COUNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y75   clocks/HZ1000_COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y76   clocks/HZ1000_COUNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y76   clocks/HZ1000_COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y76   clocks/HZ1000_COUNT_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y76   clocks/HZ1000_COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y73   clocks/HZ1000_COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y73   clocks/HZ1000_COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y75   clocks/HZ1000_COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y75   clocks/HZ1000_COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y75   clocks/HZ1000_COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y75   clocks/HZ1000_COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y76   clocks/HZ1000_COUNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y76   clocks/HZ1000_COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y76   clocks/HZ1000_COUNT_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y76   clocks/HZ1000_COUNT_reg[13]/C



