Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May 25 11:09:09 2023
| Host         : Gao running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TEST_FOR_SIG_LED_control_sets_placed.rpt
| Design       : TEST_FOR_SIG_LED
| Device       : xc7a100t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              20 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+-----------------------------+-----------------------------+------------------+----------------+
|        Clock Signal       |        Enable Signal        |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------------+-----------------------------+-----------------------------+------------------+----------------+
|  keypad1/p_2_in           |                             |                             |                2 |              4 |
|  keypad1/clk_10_reg__0[7] |                             |                             |                1 |              4 |
|  clk_BUFG                 | pad_decode1/last[3]_i_1_n_0 |                             |                2 |              4 |
|  clk_BUFG                 | pad_decode1/cnt[8]_i_1_n_0  | pad_decode1/last[3]_i_1_n_0 |                3 |              9 |
|  clk_BUFG                 |                             |                             |                8 |             16 |
|  clk_BUFG                 | pad_decode1/o1[3]_i_1_n_0   |                             |                5 |             16 |
|  cpuclk1/inst/uart_clk    |                             |                             |                5 |             18 |
+---------------------------+-----------------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     3 |
| 9      |                     1 |
| 16+    |                     3 |
+--------+-----------------------+


