
BLE_HeartRate.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015680  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00007380  080157c0  080157c0  000167c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801cb40  0801cb40  0001db40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801cb48  0801cb48  0001db48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0801cb4c  0801cb4c  0001db4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000005e4  20000008  0801cb50  0001e008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 BLE_DRIVER_CONTEXT 00000041  200005ec  0801d134  0001e5ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 SYSTEM_DRIVER_CONTEXT 00000011  20000630  0801d175  0001e630  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002200  20000650  0801d186  0001e650  2**4
                  ALLOC
 10 ._user_heap_stack 00001400  20002850  0801d186  0001e850  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001e641  2**0
                  CONTENTS, READONLY
 12 MAPPING_TABLE 00000028  20030000  20030000  0001f000  2**2
                  ALLOC
 13 MB_MEM1       000001bc  20030028  20030028  0001f000  2**2
                  ALLOC
 14 MB_MEM2       00000883  200301e4  200301e4  0001f000  2**2
                  ALLOC
 15 .debug_line   000495dd  00000000  00000000  0001e671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line_str 000000b4  00000000  00000000  00067c4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_info   0003f3bc  00000000  00000000  00067d02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_abbrev 0000920e  00000000  00000000  000a70be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_aranges 000036f8  00000000  00000000  000b02d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    0011110d  00000000  00000000  000b39c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_rnglists 0000299f  00000000  00000000  001c4ad5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_macro  0003486f  00000000  00000000  001c7474  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .comment      00000043  00000000  00000000  001fbce3  2**0
                  CONTENTS, READONLY
 24 .debug_frame  0000f564  00000000  00000000  001fbd28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000650 	.word	0x20000650
 800015c:	00000000 	.word	0x00000000
 8000160:	080157a8 	.word	0x080157a8

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000654 	.word	0x20000654
 800017c:	080157a8 	.word	0x080157a8

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_uldivmod>:
 8000b58:	b953      	cbnz	r3, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5a:	b94a      	cbnz	r2, 8000b70 <__aeabi_uldivmod+0x18>
 8000b5c:	2900      	cmp	r1, #0
 8000b5e:	bf08      	it	eq
 8000b60:	2800      	cmpeq	r0, #0
 8000b62:	bf1c      	itt	ne
 8000b64:	f04f 31ff 	movne.w	r1, #4294967295
 8000b68:	f04f 30ff 	movne.w	r0, #4294967295
 8000b6c:	f000 b96a 	b.w	8000e44 <__aeabi_idiv0>
 8000b70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b78:	f000 f806 	bl	8000b88 <__udivmoddi4>
 8000b7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b84:	b004      	add	sp, #16
 8000b86:	4770      	bx	lr

08000b88 <__udivmoddi4>:
 8000b88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b8c:	9d08      	ldr	r5, [sp, #32]
 8000b8e:	460c      	mov	r4, r1
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d14e      	bne.n	8000c32 <__udivmoddi4+0xaa>
 8000b94:	4694      	mov	ip, r2
 8000b96:	458c      	cmp	ip, r1
 8000b98:	4686      	mov	lr, r0
 8000b9a:	fab2 f282 	clz	r2, r2
 8000b9e:	d962      	bls.n	8000c66 <__udivmoddi4+0xde>
 8000ba0:	b14a      	cbz	r2, 8000bb6 <__udivmoddi4+0x2e>
 8000ba2:	f1c2 0320 	rsb	r3, r2, #32
 8000ba6:	4091      	lsls	r1, r2
 8000ba8:	fa20 f303 	lsr.w	r3, r0, r3
 8000bac:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bb0:	4319      	orrs	r1, r3
 8000bb2:	fa00 fe02 	lsl.w	lr, r0, r2
 8000bb6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bba:	fa1f f68c 	uxth.w	r6, ip
 8000bbe:	fbb1 f4f7 	udiv	r4, r1, r7
 8000bc2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000bc6:	fb07 1114 	mls	r1, r7, r4, r1
 8000bca:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bce:	fb04 f106 	mul.w	r1, r4, r6
 8000bd2:	4299      	cmp	r1, r3
 8000bd4:	d90a      	bls.n	8000bec <__udivmoddi4+0x64>
 8000bd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000bda:	f104 30ff 	add.w	r0, r4, #4294967295
 8000bde:	f080 8112 	bcs.w	8000e06 <__udivmoddi4+0x27e>
 8000be2:	4299      	cmp	r1, r3
 8000be4:	f240 810f 	bls.w	8000e06 <__udivmoddi4+0x27e>
 8000be8:	3c02      	subs	r4, #2
 8000bea:	4463      	add	r3, ip
 8000bec:	1a59      	subs	r1, r3, r1
 8000bee:	fa1f f38e 	uxth.w	r3, lr
 8000bf2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bf6:	fb07 1110 	mls	r1, r7, r0, r1
 8000bfa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000bfe:	fb00 f606 	mul.w	r6, r0, r6
 8000c02:	429e      	cmp	r6, r3
 8000c04:	d90a      	bls.n	8000c1c <__udivmoddi4+0x94>
 8000c06:	eb1c 0303 	adds.w	r3, ip, r3
 8000c0a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c0e:	f080 80fc 	bcs.w	8000e0a <__udivmoddi4+0x282>
 8000c12:	429e      	cmp	r6, r3
 8000c14:	f240 80f9 	bls.w	8000e0a <__udivmoddi4+0x282>
 8000c18:	4463      	add	r3, ip
 8000c1a:	3802      	subs	r0, #2
 8000c1c:	1b9b      	subs	r3, r3, r6
 8000c1e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c22:	2100      	movs	r1, #0
 8000c24:	b11d      	cbz	r5, 8000c2e <__udivmoddi4+0xa6>
 8000c26:	40d3      	lsrs	r3, r2
 8000c28:	2200      	movs	r2, #0
 8000c2a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c32:	428b      	cmp	r3, r1
 8000c34:	d905      	bls.n	8000c42 <__udivmoddi4+0xba>
 8000c36:	b10d      	cbz	r5, 8000c3c <__udivmoddi4+0xb4>
 8000c38:	e9c5 0100 	strd	r0, r1, [r5]
 8000c3c:	2100      	movs	r1, #0
 8000c3e:	4608      	mov	r0, r1
 8000c40:	e7f5      	b.n	8000c2e <__udivmoddi4+0xa6>
 8000c42:	fab3 f183 	clz	r1, r3
 8000c46:	2900      	cmp	r1, #0
 8000c48:	d146      	bne.n	8000cd8 <__udivmoddi4+0x150>
 8000c4a:	42a3      	cmp	r3, r4
 8000c4c:	d302      	bcc.n	8000c54 <__udivmoddi4+0xcc>
 8000c4e:	4290      	cmp	r0, r2
 8000c50:	f0c0 80f0 	bcc.w	8000e34 <__udivmoddi4+0x2ac>
 8000c54:	1a86      	subs	r6, r0, r2
 8000c56:	eb64 0303 	sbc.w	r3, r4, r3
 8000c5a:	2001      	movs	r0, #1
 8000c5c:	2d00      	cmp	r5, #0
 8000c5e:	d0e6      	beq.n	8000c2e <__udivmoddi4+0xa6>
 8000c60:	e9c5 6300 	strd	r6, r3, [r5]
 8000c64:	e7e3      	b.n	8000c2e <__udivmoddi4+0xa6>
 8000c66:	2a00      	cmp	r2, #0
 8000c68:	f040 8090 	bne.w	8000d8c <__udivmoddi4+0x204>
 8000c6c:	eba1 040c 	sub.w	r4, r1, ip
 8000c70:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c74:	fa1f f78c 	uxth.w	r7, ip
 8000c78:	2101      	movs	r1, #1
 8000c7a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000c7e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c82:	fb08 4416 	mls	r4, r8, r6, r4
 8000c86:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000c8a:	fb07 f006 	mul.w	r0, r7, r6
 8000c8e:	4298      	cmp	r0, r3
 8000c90:	d908      	bls.n	8000ca4 <__udivmoddi4+0x11c>
 8000c92:	eb1c 0303 	adds.w	r3, ip, r3
 8000c96:	f106 34ff 	add.w	r4, r6, #4294967295
 8000c9a:	d202      	bcs.n	8000ca2 <__udivmoddi4+0x11a>
 8000c9c:	4298      	cmp	r0, r3
 8000c9e:	f200 80cd 	bhi.w	8000e3c <__udivmoddi4+0x2b4>
 8000ca2:	4626      	mov	r6, r4
 8000ca4:	1a1c      	subs	r4, r3, r0
 8000ca6:	fa1f f38e 	uxth.w	r3, lr
 8000caa:	fbb4 f0f8 	udiv	r0, r4, r8
 8000cae:	fb08 4410 	mls	r4, r8, r0, r4
 8000cb2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cb6:	fb00 f707 	mul.w	r7, r0, r7
 8000cba:	429f      	cmp	r7, r3
 8000cbc:	d908      	bls.n	8000cd0 <__udivmoddi4+0x148>
 8000cbe:	eb1c 0303 	adds.w	r3, ip, r3
 8000cc2:	f100 34ff 	add.w	r4, r0, #4294967295
 8000cc6:	d202      	bcs.n	8000cce <__udivmoddi4+0x146>
 8000cc8:	429f      	cmp	r7, r3
 8000cca:	f200 80b0 	bhi.w	8000e2e <__udivmoddi4+0x2a6>
 8000cce:	4620      	mov	r0, r4
 8000cd0:	1bdb      	subs	r3, r3, r7
 8000cd2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cd6:	e7a5      	b.n	8000c24 <__udivmoddi4+0x9c>
 8000cd8:	f1c1 0620 	rsb	r6, r1, #32
 8000cdc:	408b      	lsls	r3, r1
 8000cde:	fa22 f706 	lsr.w	r7, r2, r6
 8000ce2:	431f      	orrs	r7, r3
 8000ce4:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ce8:	fa04 f301 	lsl.w	r3, r4, r1
 8000cec:	ea43 030c 	orr.w	r3, r3, ip
 8000cf0:	40f4      	lsrs	r4, r6
 8000cf2:	fa00 f801 	lsl.w	r8, r0, r1
 8000cf6:	0c38      	lsrs	r0, r7, #16
 8000cf8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000cfc:	fbb4 fef0 	udiv	lr, r4, r0
 8000d00:	fa1f fc87 	uxth.w	ip, r7
 8000d04:	fb00 441e 	mls	r4, r0, lr, r4
 8000d08:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d0c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d10:	45a1      	cmp	r9, r4
 8000d12:	fa02 f201 	lsl.w	r2, r2, r1
 8000d16:	d90a      	bls.n	8000d2e <__udivmoddi4+0x1a6>
 8000d18:	193c      	adds	r4, r7, r4
 8000d1a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d1e:	f080 8084 	bcs.w	8000e2a <__udivmoddi4+0x2a2>
 8000d22:	45a1      	cmp	r9, r4
 8000d24:	f240 8081 	bls.w	8000e2a <__udivmoddi4+0x2a2>
 8000d28:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d2c:	443c      	add	r4, r7
 8000d2e:	eba4 0409 	sub.w	r4, r4, r9
 8000d32:	fa1f f983 	uxth.w	r9, r3
 8000d36:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d3a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d3e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d42:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d46:	45a4      	cmp	ip, r4
 8000d48:	d907      	bls.n	8000d5a <__udivmoddi4+0x1d2>
 8000d4a:	193c      	adds	r4, r7, r4
 8000d4c:	f103 30ff 	add.w	r0, r3, #4294967295
 8000d50:	d267      	bcs.n	8000e22 <__udivmoddi4+0x29a>
 8000d52:	45a4      	cmp	ip, r4
 8000d54:	d965      	bls.n	8000e22 <__udivmoddi4+0x29a>
 8000d56:	3b02      	subs	r3, #2
 8000d58:	443c      	add	r4, r7
 8000d5a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000d5e:	fba0 9302 	umull	r9, r3, r0, r2
 8000d62:	eba4 040c 	sub.w	r4, r4, ip
 8000d66:	429c      	cmp	r4, r3
 8000d68:	46ce      	mov	lr, r9
 8000d6a:	469c      	mov	ip, r3
 8000d6c:	d351      	bcc.n	8000e12 <__udivmoddi4+0x28a>
 8000d6e:	d04e      	beq.n	8000e0e <__udivmoddi4+0x286>
 8000d70:	b155      	cbz	r5, 8000d88 <__udivmoddi4+0x200>
 8000d72:	ebb8 030e 	subs.w	r3, r8, lr
 8000d76:	eb64 040c 	sbc.w	r4, r4, ip
 8000d7a:	fa04 f606 	lsl.w	r6, r4, r6
 8000d7e:	40cb      	lsrs	r3, r1
 8000d80:	431e      	orrs	r6, r3
 8000d82:	40cc      	lsrs	r4, r1
 8000d84:	e9c5 6400 	strd	r6, r4, [r5]
 8000d88:	2100      	movs	r1, #0
 8000d8a:	e750      	b.n	8000c2e <__udivmoddi4+0xa6>
 8000d8c:	f1c2 0320 	rsb	r3, r2, #32
 8000d90:	fa20 f103 	lsr.w	r1, r0, r3
 8000d94:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d98:	fa24 f303 	lsr.w	r3, r4, r3
 8000d9c:	4094      	lsls	r4, r2
 8000d9e:	430c      	orrs	r4, r1
 8000da0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000da4:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da8:	fa1f f78c 	uxth.w	r7, ip
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3110 	mls	r1, r8, r0, r3
 8000db4:	0c23      	lsrs	r3, r4, #16
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb00 f107 	mul.w	r1, r0, r7
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d908      	bls.n	8000dd4 <__udivmoddi4+0x24c>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f100 36ff 	add.w	r6, r0, #4294967295
 8000dca:	d22c      	bcs.n	8000e26 <__udivmoddi4+0x29e>
 8000dcc:	4299      	cmp	r1, r3
 8000dce:	d92a      	bls.n	8000e26 <__udivmoddi4+0x29e>
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	4463      	add	r3, ip
 8000dd4:	1a5b      	subs	r3, r3, r1
 8000dd6:	b2a4      	uxth	r4, r4
 8000dd8:	fbb3 f1f8 	udiv	r1, r3, r8
 8000ddc:	fb08 3311 	mls	r3, r8, r1, r3
 8000de0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000de4:	fb01 f307 	mul.w	r3, r1, r7
 8000de8:	42a3      	cmp	r3, r4
 8000dea:	d908      	bls.n	8000dfe <__udivmoddi4+0x276>
 8000dec:	eb1c 0404 	adds.w	r4, ip, r4
 8000df0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000df4:	d213      	bcs.n	8000e1e <__udivmoddi4+0x296>
 8000df6:	42a3      	cmp	r3, r4
 8000df8:	d911      	bls.n	8000e1e <__udivmoddi4+0x296>
 8000dfa:	3902      	subs	r1, #2
 8000dfc:	4464      	add	r4, ip
 8000dfe:	1ae4      	subs	r4, r4, r3
 8000e00:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e04:	e739      	b.n	8000c7a <__udivmoddi4+0xf2>
 8000e06:	4604      	mov	r4, r0
 8000e08:	e6f0      	b.n	8000bec <__udivmoddi4+0x64>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e706      	b.n	8000c1c <__udivmoddi4+0x94>
 8000e0e:	45c8      	cmp	r8, r9
 8000e10:	d2ae      	bcs.n	8000d70 <__udivmoddi4+0x1e8>
 8000e12:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e16:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e1a:	3801      	subs	r0, #1
 8000e1c:	e7a8      	b.n	8000d70 <__udivmoddi4+0x1e8>
 8000e1e:	4631      	mov	r1, r6
 8000e20:	e7ed      	b.n	8000dfe <__udivmoddi4+0x276>
 8000e22:	4603      	mov	r3, r0
 8000e24:	e799      	b.n	8000d5a <__udivmoddi4+0x1d2>
 8000e26:	4630      	mov	r0, r6
 8000e28:	e7d4      	b.n	8000dd4 <__udivmoddi4+0x24c>
 8000e2a:	46d6      	mov	lr, sl
 8000e2c:	e77f      	b.n	8000d2e <__udivmoddi4+0x1a6>
 8000e2e:	4463      	add	r3, ip
 8000e30:	3802      	subs	r0, #2
 8000e32:	e74d      	b.n	8000cd0 <__udivmoddi4+0x148>
 8000e34:	4606      	mov	r6, r0
 8000e36:	4623      	mov	r3, r4
 8000e38:	4608      	mov	r0, r1
 8000e3a:	e70f      	b.n	8000c5c <__udivmoddi4+0xd4>
 8000e3c:	3e02      	subs	r6, #2
 8000e3e:	4463      	add	r3, ip
 8000e40:	e730      	b.n	8000ca4 <__udivmoddi4+0x11c>
 8000e42:	bf00      	nop

08000e44 <__aeabi_idiv0>:
 8000e44:	4770      	bx	lr
 8000e46:	bf00      	nop

08000e48 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8000e48:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e4a:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e4c:	3304      	adds	r3, #4

08000e4e <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e4e:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e50:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 8000e52:	d3f9      	bcc.n	8000e48 <CopyDataInit>
  bx lr
 8000e54:	4770      	bx	lr

08000e56 <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 8000e56:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8000e58:	3004      	adds	r0, #4

08000e5a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8000e5a:	4288      	cmp	r0, r1
  bcc FillZerobss
 8000e5c:	d3fb      	bcc.n	8000e56 <FillZerobss>
  bx lr
 8000e5e:	4770      	bx	lr

08000e60 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000e60:	480c      	ldr	r0, [pc, #48]	@ (8000e94 <LoopForever+0x4>)
  mov   sp, r0          /* set stack pointer */
 8000e62:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000e64:	f008 ff14 	bl	8009c90 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8000e68:	480b      	ldr	r0, [pc, #44]	@ (8000e98 <LoopForever+0x8>)
 8000e6a:	490c      	ldr	r1, [pc, #48]	@ (8000e9c <LoopForever+0xc>)
 8000e6c:	4a0c      	ldr	r2, [pc, #48]	@ (8000ea0 <LoopForever+0x10>)
 8000e6e:	2300      	movs	r3, #0
 8000e70:	f7ff ffed 	bl	8000e4e <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8000e74:	480b      	ldr	r0, [pc, #44]	@ (8000ea4 <LoopForever+0x14>)
 8000e76:	490c      	ldr	r1, [pc, #48]	@ (8000ea8 <LoopForever+0x18>)
 8000e78:	2300      	movs	r3, #0
 8000e7a:	f7ff ffee 	bl	8000e5a <LoopFillZerobss>
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000e7e:	480b      	ldr	r0, [pc, #44]	@ (8000eac <LoopForever+0x1c>)
 8000e80:	490b      	ldr	r1, [pc, #44]	@ (8000eb0 <LoopForever+0x20>)
 8000e82:	2300      	movs	r3, #0
 8000e84:	f7ff ffe9 	bl	8000e5a <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000e88:	f012 fd34 	bl	80138f4 <__libc_init_array>
/* Call the application s entry point.*/
	bl	main
 8000e8c:	f001 fd1e 	bl	80028cc <main>

08000e90 <LoopForever>:

LoopForever:
  b LoopForever
 8000e90:	e7fe      	b.n	8000e90 <LoopForever>
 8000e92:	0000      	.short	0x0000
  ldr   r0, =_estack
 8000e94:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8000e98:	20000008 	.word	0x20000008
 8000e9c:	200005ec 	.word	0x200005ec
 8000ea0:	0801cb50 	.word	0x0801cb50
  INIT_BSS _sbss, _ebss
 8000ea4:	20000650 	.word	0x20000650
 8000ea8:	20002850 	.word	0x20002850
  INIT_BSS _sMB_MEM2, _eMB_MEM2
 8000eac:	200301e4 	.word	0x200301e4
 8000eb0:	20030a67 	.word	0x20030a67

08000eb4 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000eb4:	e7fe      	b.n	8000eb4 <ADC1_IRQHandler>
	...

08000eb8 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b083      	sub	sp, #12
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8000ec0:	4b06      	ldr	r3, [pc, #24]	@ (8000edc <LL_EXTI_EnableIT_32_63+0x24>)
 8000ec2:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8000ec6:	4905      	ldr	r1, [pc, #20]	@ (8000edc <LL_EXTI_EnableIT_32_63+0x24>)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8000ed0:	bf00      	nop
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr
 8000edc:	58000800 	.word	0x58000800

08000ee0 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	b085      	sub	sp, #20
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000ee8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000eec:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000eee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4313      	orrs	r3, r2
 8000ef6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000ef8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000efc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4013      	ands	r3, r2
 8000f02:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f04:	68fb      	ldr	r3, [r7, #12]
}
 8000f06:	bf00      	nop
 8000f08:	3714      	adds	r7, #20
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <LL_C2_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f12:	b480      	push	{r7}
 8000f14:	b085      	sub	sp, #20
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB2ENR, Periphs);
 8000f1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f1e:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8000f22:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4313      	orrs	r3, r2
 8000f2a:	f8c1 314c 	str.w	r3, [r1, #332]	@ 0x14c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB2ENR, Periphs);
 8000f2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f32:	f8d3 214c 	ldr.w	r2, [r3, #332]	@ 0x14c
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	4013      	ands	r3, r2
 8000f3a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f3c:	68fb      	ldr	r3, [r7, #12]
}
 8000f3e:	bf00      	nop
 8000f40:	3714      	adds	r7, #20
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <APPD_Init>:
static void APPD_BleDtbCfg( void );
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void APPD_Init( void )
{
 8000f4a:	b580      	push	{r7, lr}
 8000f4c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_Init */
#if (CFG_DEBUGGER_SUPPORTED == 1)
  /**
   * Keep debugger enabled while in any low power mode
   */
  HAL_DBGMCU_EnableDBGSleepMode();
 8000f4e:	f008 ff65 	bl	8009e1c <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 8000f52:	f008 ff69 	bl	8009e28 <HAL_DBGMCU_EnableDBGStopMode>

  /***************** ENABLE DEBUGGER *************************************/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_48);
 8000f56:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8000f5a:	f7ff ffad 	bl	8000eb8 <LL_EXTI_EnableIT_32_63>
  HAL_DBGMCU_DisableDBGStandbyMode();

#endif /* (CFG_DEBUGGER_SUPPORTED == 1) */

#if(CFG_DEBUG_TRACE != 0)
  DbgTraceInit();
 8000f5e:	f00f fca5 	bl	80108ac <DbgTraceInit>
#endif

  APPD_SetCPU2GpioConfig( );
 8000f62:	f000 f821 	bl	8000fa8 <APPD_SetCPU2GpioConfig>
  APPD_BleDtbCfg( );
 8000f66:	f000 f8c1 	bl	80010ec <APPD_BleDtbCfg>

/* USER CODE END APPD_Init */
  return;
 8000f6a:	bf00      	nop
}
 8000f6c:	bd80      	pop	{r7, pc}
	...

08000f70 <APPD_EnableCPU2>:

void APPD_EnableCPU2( void )
{
 8000f70:	b5b0      	push	{r4, r5, r7, lr}
 8000f72:	b088      	sub	sp, #32
 8000f74:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_EnableCPU2 */
  SHCI_C2_DEBUG_Init_Cmd_Packet_t DebugCmdPacket =
 8000f76:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa4 <APPD_EnableCPU2+0x34>)
 8000f78:	1d3c      	adds	r4, r7, #4
 8000f7a:	461d      	mov	r5, r3
 8000f7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f80:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f84:	c403      	stmia	r4!, {r0, r1}
 8000f86:	8022      	strh	r2, [r4, #0]
 8000f88:	3402      	adds	r4, #2
 8000f8a:	0c13      	lsrs	r3, r2, #16
 8000f8c:	7023      	strb	r3, [r4, #0]
    NBR_OF_TRACES_CONFIG_PARAMETERS,
    NBR_OF_GENERAL_CONFIG_PARAMETERS}
  };

  /**< Traces channel initialization */
  TL_TRACES_Init( );
 8000f8e:	f010 fed7 	bl	8011d40 <TL_TRACES_Init>

  /** GPIO DEBUG Initialization */
  SHCI_C2_DEBUG_Init( &DebugCmdPacket  );
 8000f92:	1d3b      	adds	r3, r7, #4
 8000f94:	4618      	mov	r0, r3
 8000f96:	f010 f8fe 	bl	8011196 <SHCI_C2_DEBUG_Init>

/* USER CODE END APPD_EnableCPU2 */
  return;
 8000f9a:	bf00      	nop
}
 8000f9c:	3720      	adds	r7, #32
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bdb0      	pop	{r4, r5, r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	080157c0 	.word	0x080157c0

08000fa8 <APPD_SetCPU2GpioConfig>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void APPD_SetCPU2GpioConfig( void )
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b088      	sub	sp, #32
 8000fac:	af00      	add	r7, sp, #0
/* USER CODE BEGIN APPD_SetCPU2GpioConfig */
  GPIO_InitTypeDef gpio_config = {0};
 8000fae:	1d3b      	adds	r3, r7, #4
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	601a      	str	r2, [r3, #0]
 8000fb4:	605a      	str	r2, [r3, #4]
 8000fb6:	609a      	str	r2, [r3, #8]
 8000fb8:	60da      	str	r2, [r3, #12]
 8000fba:	611a      	str	r2, [r3, #16]
  uint8_t local_loop;
  uint16_t gpioa_pin_list;
  uint16_t gpiob_pin_list;
  uint16_t gpioc_pin_list;

  gpioa_pin_list = 0;
 8000fbc:	2300      	movs	r3, #0
 8000fbe:	83bb      	strh	r3, [r7, #28]
  gpiob_pin_list = 0;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	837b      	strh	r3, [r7, #26]
  gpioc_pin_list = 0;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	833b      	strh	r3, [r7, #24]

  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8000fc8:	2300      	movs	r3, #0
 8000fca:	77fb      	strb	r3, [r7, #31]
 8000fcc:	e036      	b.n	800103c <APPD_SetCPU2GpioConfig+0x94>
  {
    if( aGpioConfigList[local_loop].enable != 0)
 8000fce:	7ffb      	ldrb	r3, [r7, #31]
 8000fd0:	4a43      	ldr	r2, [pc, #268]	@ (80010e0 <APPD_SetCPU2GpioConfig+0x138>)
 8000fd2:	00db      	lsls	r3, r3, #3
 8000fd4:	4413      	add	r3, r2
 8000fd6:	799b      	ldrb	r3, [r3, #6]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d02c      	beq.n	8001036 <APPD_SetCPU2GpioConfig+0x8e>
    {
      switch((uint32_t)aGpioConfigList[local_loop].port)
 8000fdc:	7ffb      	ldrb	r3, [r7, #31]
 8000fde:	4a40      	ldr	r2, [pc, #256]	@ (80010e0 <APPD_SetCPU2GpioConfig+0x138>)
 8000fe0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000fe4:	4a3f      	ldr	r2, [pc, #252]	@ (80010e4 <APPD_SetCPU2GpioConfig+0x13c>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d01b      	beq.n	8001022 <APPD_SetCPU2GpioConfig+0x7a>
 8000fea:	4a3e      	ldr	r2, [pc, #248]	@ (80010e4 <APPD_SetCPU2GpioConfig+0x13c>)
 8000fec:	4293      	cmp	r3, r2
 8000fee:	d821      	bhi.n	8001034 <APPD_SetCPU2GpioConfig+0x8c>
 8000ff0:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000ff4:	d003      	beq.n	8000ffe <APPD_SetCPU2GpioConfig+0x56>
 8000ff6:	4a3c      	ldr	r2, [pc, #240]	@ (80010e8 <APPD_SetCPU2GpioConfig+0x140>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d009      	beq.n	8001010 <APPD_SetCPU2GpioConfig+0x68>
        case (uint32_t)GPIOC:
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
          break;

        default:
          break;
 8000ffc:	e01a      	b.n	8001034 <APPD_SetCPU2GpioConfig+0x8c>
            gpioa_pin_list |= aGpioConfigList[local_loop].pin;
 8000ffe:	7ffb      	ldrb	r3, [r7, #31]
 8001000:	4a37      	ldr	r2, [pc, #220]	@ (80010e0 <APPD_SetCPU2GpioConfig+0x138>)
 8001002:	00db      	lsls	r3, r3, #3
 8001004:	4413      	add	r3, r2
 8001006:	889a      	ldrh	r2, [r3, #4]
 8001008:	8bbb      	ldrh	r3, [r7, #28]
 800100a:	4313      	orrs	r3, r2
 800100c:	83bb      	strh	r3, [r7, #28]
          break;
 800100e:	e012      	b.n	8001036 <APPD_SetCPU2GpioConfig+0x8e>
            gpiob_pin_list |= aGpioConfigList[local_loop].pin;
 8001010:	7ffb      	ldrb	r3, [r7, #31]
 8001012:	4a33      	ldr	r2, [pc, #204]	@ (80010e0 <APPD_SetCPU2GpioConfig+0x138>)
 8001014:	00db      	lsls	r3, r3, #3
 8001016:	4413      	add	r3, r2
 8001018:	889a      	ldrh	r2, [r3, #4]
 800101a:	8b7b      	ldrh	r3, [r7, #26]
 800101c:	4313      	orrs	r3, r2
 800101e:	837b      	strh	r3, [r7, #26]
          break;
 8001020:	e009      	b.n	8001036 <APPD_SetCPU2GpioConfig+0x8e>
            gpioc_pin_list |= aGpioConfigList[local_loop].pin;
 8001022:	7ffb      	ldrb	r3, [r7, #31]
 8001024:	4a2e      	ldr	r2, [pc, #184]	@ (80010e0 <APPD_SetCPU2GpioConfig+0x138>)
 8001026:	00db      	lsls	r3, r3, #3
 8001028:	4413      	add	r3, r2
 800102a:	889a      	ldrh	r2, [r3, #4]
 800102c:	8b3b      	ldrh	r3, [r7, #24]
 800102e:	4313      	orrs	r3, r2
 8001030:	833b      	strh	r3, [r7, #24]
          break;
 8001032:	e000      	b.n	8001036 <APPD_SetCPU2GpioConfig+0x8e>
          break;
 8001034:	bf00      	nop
  for(local_loop = 0 ; local_loop < GPIO_CFG_NBR_OF_FEATURES; local_loop++)
 8001036:	7ffb      	ldrb	r3, [r7, #31]
 8001038:	3301      	adds	r3, #1
 800103a:	77fb      	strb	r3, [r7, #31]
 800103c:	7ffb      	ldrb	r3, [r7, #31]
 800103e:	2b25      	cmp	r3, #37	@ 0x25
 8001040:	d9c5      	bls.n	8000fce <APPD_SetCPU2GpioConfig+0x26>
      }
    }
  }

  gpio_config.Pull = GPIO_NOPULL;
 8001042:	2300      	movs	r3, #0
 8001044:	60fb      	str	r3, [r7, #12]
  gpio_config.Mode = GPIO_MODE_OUTPUT_PP;
 8001046:	2301      	movs	r3, #1
 8001048:	60bb      	str	r3, [r7, #8]
  gpio_config.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800104a:	2303      	movs	r3, #3
 800104c:	613b      	str	r3, [r7, #16]

  if(gpioa_pin_list != 0)
 800104e:	8bbb      	ldrh	r3, [r7, #28]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d014      	beq.n	800107e <APPD_SetCPU2GpioConfig+0xd6>
  {
    gpio_config.Pin = gpioa_pin_list;
 8001054:	8bbb      	ldrh	r3, [r7, #28]
 8001056:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001058:	2001      	movs	r0, #1
 800105a:	f7ff ff41 	bl	8000ee0 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOA_CLK_ENABLE();
 800105e:	2001      	movs	r0, #1
 8001060:	f7ff ff57 	bl	8000f12 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOA, &gpio_config);
 8001064:	1d3b      	adds	r3, r7, #4
 8001066:	4619      	mov	r1, r3
 8001068:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800106c:	f009 fb24 	bl	800a6b8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOA, gpioa_pin_list, GPIO_PIN_RESET);
 8001070:	8bbb      	ldrh	r3, [r7, #28]
 8001072:	2200      	movs	r2, #0
 8001074:	4619      	mov	r1, r3
 8001076:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800107a:	f009 fd83 	bl	800ab84 <HAL_GPIO_WritePin>
  }

  if(gpiob_pin_list != 0)
 800107e:	8b7b      	ldrh	r3, [r7, #26]
 8001080:	2b00      	cmp	r3, #0
 8001082:	d012      	beq.n	80010aa <APPD_SetCPU2GpioConfig+0x102>
  {
    gpio_config.Pin = gpiob_pin_list;
 8001084:	8b7b      	ldrh	r3, [r7, #26]
 8001086:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001088:	2002      	movs	r0, #2
 800108a:	f7ff ff29 	bl	8000ee0 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOB_CLK_ENABLE();
 800108e:	2002      	movs	r0, #2
 8001090:	f7ff ff3f 	bl	8000f12 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOB, &gpio_config);
 8001094:	1d3b      	adds	r3, r7, #4
 8001096:	4619      	mov	r1, r3
 8001098:	4813      	ldr	r0, [pc, #76]	@ (80010e8 <APPD_SetCPU2GpioConfig+0x140>)
 800109a:	f009 fb0d 	bl	800a6b8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOB, gpiob_pin_list, GPIO_PIN_RESET);
 800109e:	8b7b      	ldrh	r3, [r7, #26]
 80010a0:	2200      	movs	r2, #0
 80010a2:	4619      	mov	r1, r3
 80010a4:	4810      	ldr	r0, [pc, #64]	@ (80010e8 <APPD_SetCPU2GpioConfig+0x140>)
 80010a6:	f009 fd6d 	bl	800ab84 <HAL_GPIO_WritePin>
  }

  if(gpioc_pin_list != 0)
 80010aa:	8b3b      	ldrh	r3, [r7, #24]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d013      	beq.n	80010d8 <APPD_SetCPU2GpioConfig+0x130>
  {
    gpio_config.Pin = gpioc_pin_list;
 80010b0:	8b3b      	ldrh	r3, [r7, #24]
 80010b2:	607b      	str	r3, [r7, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80010b4:	2004      	movs	r0, #4
 80010b6:	f7ff ff13 	bl	8000ee0 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_C2GPIOC_CLK_ENABLE();
 80010ba:	2004      	movs	r0, #4
 80010bc:	f7ff ff29 	bl	8000f12 <LL_C2_AHB2_GRP1_EnableClock>
    HAL_GPIO_Init(GPIOC, &gpio_config);
 80010c0:	1d3b      	adds	r3, r7, #4
 80010c2:	4619      	mov	r1, r3
 80010c4:	4807      	ldr	r0, [pc, #28]	@ (80010e4 <APPD_SetCPU2GpioConfig+0x13c>)
 80010c6:	f009 faf7 	bl	800a6b8 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(GPIOC, gpioc_pin_list, GPIO_PIN_RESET);
 80010ca:	8b3b      	ldrh	r3, [r7, #24]
 80010cc:	2200      	movs	r2, #0
 80010ce:	4619      	mov	r1, r3
 80010d0:	4804      	ldr	r0, [pc, #16]	@ (80010e4 <APPD_SetCPU2GpioConfig+0x13c>)
 80010d2:	f009 fd57 	bl	800ab84 <HAL_GPIO_WritePin>
  }

/* USER CODE END APPD_SetCPU2GpioConfig */
  return;
 80010d6:	bf00      	nop
 80010d8:	bf00      	nop
}
 80010da:	3720      	adds	r7, #32
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	080176e0 	.word	0x080176e0
 80010e4:	48000800 	.word	0x48000800
 80010e8:	48000400 	.word	0x48000400

080010ec <APPD_BleDtbCfg>:

static void APPD_BleDtbCfg( void )
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
    HAL_GPIO_Init(GPIOB, &gpio_config);
  }
#endif

/* USER CODE END APPD_BleDtbCfg */
  return;
 80010f0:	bf00      	nop
}
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr

080010fa <DbgOutputInit>:
 * WRAP FUNCTIONS
 *
*************************************************************/
#if(CFG_DEBUG_TRACE != 0)
void DbgOutputInit( void )
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	af00      	add	r7, sp, #0
/* USER CODE BEGIN DbgOutputInit */
#ifdef CFG_DEBUG_TRACE_UART
  if (CFG_DEBUG_TRACE_UART == hw_lpuart1)
  {
#if(CFG_HW_LPUART1_ENABLED == 1)
	  MX_LPUART1_UART_Init();
 80010fe:	f001 fb29 	bl	8002754 <MX_LPUART1_UART_Init>
#endif
  }
#endif

/* USER CODE END DbgOutputInit */
  return;
 8001102:	bf00      	nop
}
 8001104:	bd80      	pop	{r7, pc}
	...

08001108 <LL_C2_PWR_SetPowerMode>:
  *
  *         (*) Not available on devices STM32WB15xx, STM32WB10xx, STM32WB1Mxx
  * @retval None
  */
__STATIC_INLINE void LL_C2_PWR_SetPowerMode(uint32_t LowPowerMode)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, LowPowerMode);
 8001110:	4b07      	ldr	r3, [pc, #28]	@ (8001130 <LL_C2_PWR_SetPowerMode+0x28>)
 8001112:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001116:	f023 0207 	bic.w	r2, r3, #7
 800111a:	4905      	ldr	r1, [pc, #20]	@ (8001130 <LL_C2_PWR_SetPowerMode+0x28>)
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	4313      	orrs	r3, r2
 8001120:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8001124:	bf00      	nop
 8001126:	370c      	adds	r7, #12
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr
 8001130:	58000400 	.word	0x58000400

08001134 <LL_EXTI_EnableIT_32_63>:
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800113c:	4b06      	ldr	r3, [pc, #24]	@ (8001158 <LL_EXTI_EnableIT_32_63+0x24>)
 800113e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8001142:	4905      	ldr	r1, [pc, #20]	@ (8001158 <LL_EXTI_EnableIT_32_63+0x24>)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	4313      	orrs	r3, r2
 8001148:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800114c:	bf00      	nop
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001156:	4770      	bx	lr
 8001158:	58000800 	.word	0x58000800

0800115c <LL_RCC_HSE_SetCapacitorTuning>:
  * @rmtoll HSECR        HSETUNE       LL_RCC_HSE_SetCapacitorTuning
  * @param  Value Between Min_Data = 0 and Max_Data = 63
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_SetCapacitorTuning(uint32_t Value)
{
 800115c:	b480      	push	{r7}
 800115e:	b083      	sub	sp, #12
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  WRITE_REG(RCC->HSECR, HSE_CONTROL_UNLOCK_KEY);
 8001164:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001168:	4a0a      	ldr	r2, [pc, #40]	@ (8001194 <LL_RCC_HSE_SetCapacitorTuning+0x38>)
 800116a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  MODIFY_REG(RCC->HSECR, RCC_HSECR_HSETUNE, Value << RCC_HSECR_HSETUNE_Pos);
 800116e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001172:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001176:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	021b      	lsls	r3, r3, #8
 800117e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001182:	4313      	orrs	r3, r2
 8001184:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
}
 8001188:	bf00      	nop
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr
 8001194:	cafecafe 	.word	0xcafecafe

08001198 <LL_RCC_SetClkAfterWakeFromStop>:
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
  *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
{
 8001198:	b480      	push	{r7}
 800119a:	b083      	sub	sp, #12
 800119c:	af00      	add	r7, sp, #0
 800119e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 80011a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80011a4:	689b      	ldr	r3, [r3, #8]
 80011a6:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80011aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	4313      	orrs	r3, r2
 80011b2:	608b      	str	r3, [r1, #8]
}
 80011b4:	bf00      	nop
 80011b6:	370c      	adds	r7, #12
 80011b8:	46bd      	mov	sp, r7
 80011ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011be:	4770      	bx	lr

080011c0 <LL_DBGMCU_GetDeviceID>:
  * @note   For STM32WBxxxx devices, the device ID is 0x495
  * @rmtoll DBGMCU_IDCODE DEV_ID        LL_DBGMCU_GetDeviceID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFF (ex: device ID is 0x495)
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetDeviceID(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_DEV_ID));
 80011c4:	4b04      	ldr	r3, [pc, #16]	@ (80011d8 <LL_DBGMCU_GetDeviceID+0x18>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
}
 80011cc:	4618      	mov	r0, r3
 80011ce:	46bd      	mov	sp, r7
 80011d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d4:	4770      	bx	lr
 80011d6:	bf00      	nop
 80011d8:	e0042000 	.word	0xe0042000

080011dc <LL_DBGMCU_GetRevisionID>:
  * @note   This field indicates the revision of the device.
  * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_DBGMCU_GetRevisionID(void)
{
 80011dc:	b480      	push	{r7}
 80011de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(DBGMCU->IDCODE, DBGMCU_IDCODE_REV_ID) >> DBGMCU_IDCODE_REV_ID_Pos);
 80011e0:	4b04      	ldr	r3, [pc, #16]	@ (80011f4 <LL_DBGMCU_GetRevisionID+0x18>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	0c1b      	lsrs	r3, r3, #16
 80011e6:	b29b      	uxth	r3, r3
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	e0042000 	.word	0xe0042000

080011f8 <LL_LPM_EnableSleep>:
  * @brief  Processor uses sleep as its low power mode
  * @rmtoll SCB_SCR      SLEEPDEEP     LL_LPM_EnableSleep
  * @retval None
  */
__STATIC_INLINE void LL_LPM_EnableSleep(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80011fc:	4b05      	ldr	r3, [pc, #20]	@ (8001214 <LL_LPM_EnableSleep+0x1c>)
 80011fe:	691b      	ldr	r3, [r3, #16]
 8001200:	4a04      	ldr	r2, [pc, #16]	@ (8001214 <LL_LPM_EnableSleep+0x1c>)
 8001202:	f023 0304 	bic.w	r3, r3, #4
 8001206:	6113      	str	r3, [r2, #16]
}
 8001208:	bf00      	nop
 800120a:	46bd      	mov	sp, r7
 800120c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	e000ed00 	.word	0xe000ed00

08001218 <LL_RTC_EnableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_EnableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_EnableWriteProtection(RTC_TypeDef *RTCx)
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	22ff      	movs	r2, #255	@ 0xff
 8001224:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001226:	bf00      	nop
 8001228:	370c      	adds	r7, #12
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr

08001232 <LL_RTC_DisableWriteProtection>:
  * @rmtoll WPR          KEY           LL_RTC_DisableWriteProtection
  * @param  RTCx RTC Instance
  * @retval None
  */
__STATIC_INLINE void LL_RTC_DisableWriteProtection(RTC_TypeDef *RTCx)
{
 8001232:	b480      	push	{r7}
 8001234:	b083      	sub	sp, #12
 8001236:	af00      	add	r7, sp, #0
 8001238:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	22ca      	movs	r2, #202	@ 0xca
 800123e:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2253      	movs	r2, #83	@ 0x53
 8001244:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001246:	bf00      	nop
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr

08001252 <LL_RTC_WAKEUP_SetClock>:
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE
  *         @arg @ref LL_RTC_WAKEUPCLOCK_CKSPRE_WUT
  * @retval None
  */
__STATIC_INLINE void LL_RTC_WAKEUP_SetClock(RTC_TypeDef *RTCx, uint32_t WakeupClock)
{
 8001252:	b480      	push	{r7}
 8001254:	b083      	sub	sp, #12
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
 800125a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	f023 0207 	bic.w	r2, r3, #7
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	431a      	orrs	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	609a      	str	r2, [r3, #8]
}
 800126c:	bf00      	nop
 800126e:	370c      	adds	r7, #12
 8001270:	46bd      	mov	sp, r7
 8001272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001276:	4770      	bx	lr

08001278 <MX_APPE_Config>:
static void UartCmdExecute(void);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void MX_APPE_Config(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
  /**
   * The OPTVERR flag is wrongly set at power on
   * It shall be cleared before using any HAL_FLASH_xxx() api
   */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800127c:	4b04      	ldr	r3, [pc, #16]	@ (8001290 <MX_APPE_Config+0x18>)
 800127e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001282:	611a      	str	r2, [r3, #16]

  /**
   * Reset some configurations so that the system behave in the same way
   * when either out of nReset or Power On
   */
  Reset_Device();
 8001284:	f000 f860 	bl	8001348 <Reset_Device>

  /* Configure HSE Tuning */
  Config_HSE();
 8001288:	f000 f865 	bl	8001356 <Config_HSE>

  return;
 800128c:	bf00      	nop
}
 800128e:	bd80      	pop	{r7, pc}
 8001290:	58004000 	.word	0x58004000

08001294 <MX_APPE_Init>:

void MX_APPE_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  System_Init();       /**< System initialization */
 8001298:	f000 f871 	bl	800137e <System_Init>

  SystemPower_Config(); /**< Configure the system Power Mode */
 800129c:	f000 f88a 	bl	80013b4 <SystemPower_Config>

  HW_TS_Init(hw_ts_InitMode_Full, &hrtc); /**< Initialize the TimerServer */
 80012a0:	491e      	ldr	r1, [pc, #120]	@ (800131c <MX_APPE_Init+0x88>)
 80012a2:	2000      	movs	r0, #0
 80012a4:	f000 ff54 	bl	8002150 <HW_TS_Init>

/* USER CODE BEGIN APPE_Init_1 */
  APPD_Init();
 80012a8:	f7ff fe4f 	bl	8000f4a <APPD_Init>
  
  /**
   * The Standby mode should not be entered before the initialization is over
   * The default state of the Low Power Manager is to allow the Standby Mode so an request is needed here
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP, UTIL_LPM_DISABLE);
 80012ac:	2101      	movs	r1, #1
 80012ae:	2001      	movs	r0, #1
 80012b0:	f011 f900 	bl	80124b4 <UTIL_LPM_SetOffMode>

  BSP_LCD_Init(0, LCD_ORIENTATION_LANDSCAPE);
 80012b4:	2100      	movs	r1, #0
 80012b6:	2000      	movs	r0, #0
 80012b8:	f008 f8c4 	bl	8009444 <BSP_LCD_Init>
  /* Set LCD Foreground Layer  */
  UTIL_LCD_SetFuncDriver(&LCD_Driver); /* SetFunc before setting device */
 80012bc:	4818      	ldr	r0, [pc, #96]	@ (8001320 <MX_APPE_Init+0x8c>)
 80012be:	f010 fdcb 	bl	8011e58 <UTIL_LCD_SetFuncDriver>
  UTIL_LCD_SetDevice(0);            /* SetDevice after funcDriver is set */
 80012c2:	2000      	movs	r0, #0
 80012c4:	f010 fe1e 	bl	8011f04 <UTIL_LCD_SetDevice>
  BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 80012c8:	2100      	movs	r1, #0
 80012ca:	2000      	movs	r0, #0
 80012cc:	f008 fade 	bl	800988c <BSP_LCD_Clear>
  BSP_LCD_DisplayOn(0);
 80012d0:	2000      	movs	r0, #0
 80012d2:	f008 f987 	bl	80095e4 <BSP_LCD_DisplayOn>
  BSP_LCD_Refresh(0);
 80012d6:	2000      	movs	r0, #0
 80012d8:	f008 f9b0 	bl	800963c <BSP_LCD_Refresh>
  UTIL_LCD_SetFont(&Font12);
 80012dc:	4811      	ldr	r0, [pc, #68]	@ (8001324 <MX_APPE_Init+0x90>)
 80012de:	f010 fe59 	bl	8011f94 <UTIL_LCD_SetFont>
  /* Set the LCD Text Color */
  UTIL_LCD_SetTextColor(SSD1315_COLOR_WHITE);
 80012e2:	20ff      	movs	r0, #255	@ 0xff
 80012e4:	f010 fe2e 	bl	8011f44 <UTIL_LCD_SetTextColor>
  UTIL_LCD_SetBackColor(SSD1315_COLOR_BLACK);
 80012e8:	2000      	movs	r0, #0
 80012ea:	f010 fe3f 	bl	8011f6c <UTIL_LCD_SetBackColor>
  BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 80012ee:	2100      	movs	r1, #0
 80012f0:	2000      	movs	r0, #0
 80012f2:	f008 facb 	bl	800988c <BSP_LCD_Clear>
  BSP_LCD_Refresh(0);
 80012f6:	2000      	movs	r0, #0
 80012f8:	f008 f9a0 	bl	800963c <BSP_LCD_Refresh>
  UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)"ST BLE Heart Rate", CENTER_MODE);
 80012fc:	2301      	movs	r3, #1
 80012fe:	4a0a      	ldr	r2, [pc, #40]	@ (8001328 <MX_APPE_Init+0x94>)
 8001300:	2100      	movs	r1, #0
 8001302:	2000      	movs	r0, #0
 8001304:	f010 febc 	bl	8012080 <UTIL_LCD_DisplayStringAt>
  BSP_LCD_Refresh(0);
 8001308:	2000      	movs	r0, #0
 800130a:	f008 f997 	bl	800963c <BSP_LCD_Refresh>

  //Initialize user buttons
  Button_Init();
 800130e:	f000 fa85 	bl	800181c <Button_Init>

//  RxUART_Init();

/* USER CODE END APPE_Init_1 */
  appe_Tl_Init();	/* Initialize all transport layers */
 8001312:	f000 f85d 	bl	80013d0 <appe_Tl_Init>
   */
/* USER CODE BEGIN APPE_Init_2 */

/* USER CODE END APPE_Init_2 */

   return;
 8001316:	bf00      	nop
}
 8001318:	bd80      	pop	{r7, pc}
 800131a:	bf00      	nop
 800131c:	2000074c 	.word	0x2000074c
 8001320:	0801c240 	.word	0x0801c240
 8001324:	20000414 	.word	0x20000414
 8001328:	080157dc 	.word	0x080157dc

0800132c <Init_Smps>:

void Init_Smps(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0
  LL_PWR_SMPS_SetStartupCurrent(LL_PWR_SMPS_STARTUP_CURRENT_80MA);
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif /* CFG_USE_SMPS != 0 */

  return;
 8001330:	bf00      	nop
}
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr

0800133a <Init_Exti>:

void Init_Exti(void)
{
 800133a:	b580      	push	{r7, lr}
 800133c:	af00      	add	r7, sp, #0
  /* Enable IPCC(36), HSEM(38) wakeup interrupts on CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_36 | LL_EXTI_LINE_38);
 800133e:	2050      	movs	r0, #80	@ 0x50
 8001340:	f7ff fef8 	bl	8001134 <LL_EXTI_EnableIT_32_63>

  return;
 8001344:	bf00      	nop
}
 8001346:	bd80      	pop	{r7, pc}

08001348 <Reset_Device>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Reset_Device(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
  Reset_BackupDomain();

  Reset_IPCC();
#endif /* CFG_HW_RESET_BY_FW == 1 */

  return;
 800134c:	bf00      	nop
}
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr

08001356 <Config_HSE>:
  return;
}
#endif /* CFG_HW_RESET_BY_FW == 1 */

static void Config_HSE(void)
{
 8001356:	b580      	push	{r7, lr}
 8001358:	b082      	sub	sp, #8
 800135a:	af00      	add	r7, sp, #0
    OTP_ID0_t * p_otp;

  /**
   * Read HSE_Tuning from OTP
   */
  p_otp = (OTP_ID0_t *) OTP_Read(0);
 800135c:	2000      	movs	r0, #0
 800135e:	f00f fedb 	bl	8011118 <OTP_Read>
 8001362:	6078      	str	r0, [r7, #4]
  if (p_otp)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d005      	beq.n	8001376 <Config_HSE+0x20>
  {
    LL_RCC_HSE_SetCapacitorTuning(p_otp->hse_tuning);
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	799b      	ldrb	r3, [r3, #6]
 800136e:	4618      	mov	r0, r3
 8001370:	f7ff fef4 	bl	800115c <LL_RCC_HSE_SetCapacitorTuning>
  }

  return;
 8001374:	bf00      	nop
 8001376:	bf00      	nop
}
 8001378:	3708      	adds	r7, #8
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}

0800137e <System_Init>:

static void System_Init(void)
{
 800137e:	b580      	push	{r7, lr}
 8001380:	af00      	add	r7, sp, #0
  Init_Smps();
 8001382:	f7ff ffd3 	bl	800132c <Init_Smps>

  Init_Exti();
 8001386:	f7ff ffd8 	bl	800133a <Init_Exti>

  Init_Rtc();
 800138a:	f000 f803 	bl	8001394 <Init_Rtc>

  return;
 800138e:	bf00      	nop
}
 8001390:	bd80      	pop	{r7, pc}
	...

08001394 <Init_Rtc>:

static void Init_Rtc(void)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	af00      	add	r7, sp, #0
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8001398:	4805      	ldr	r0, [pc, #20]	@ (80013b0 <Init_Rtc+0x1c>)
 800139a:	f7ff ff4a 	bl	8001232 <LL_RTC_DisableWriteProtection>

  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 800139e:	2100      	movs	r1, #0
 80013a0:	4803      	ldr	r0, [pc, #12]	@ (80013b0 <Init_Rtc+0x1c>)
 80013a2:	f7ff ff56 	bl	8001252 <LL_RTC_WAKEUP_SetClock>

  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 80013a6:	4802      	ldr	r0, [pc, #8]	@ (80013b0 <Init_Rtc+0x1c>)
 80013a8:	f7ff ff36 	bl	8001218 <LL_RTC_EnableWriteProtection>

  return;
 80013ac:	bf00      	nop
}
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	40002800 	.word	0x40002800

080013b4 <SystemPower_Config>:
 *
 * @param  None
 * @retval None
 */
static void SystemPower_Config(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	af00      	add	r7, sp, #0
  /**
   * Select HSI as system clock source after Wake Up from Stop mode
   */
  LL_RCC_SetClkAfterWakeFromStop(LL_RCC_STOP_WAKEUPCLOCK_HSI);
 80013b8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 80013bc:	f7ff feec 	bl	8001198 <LL_RCC_SetClkAfterWakeFromStop>

  /* Initialize low power manager */
  UTIL_LPM_Init();
 80013c0:	f011 f866 	bl	8012490 <UTIL_LPM_Init>
  /* Initialize the CPU2 reset value before starting CPU2 with C2BOOT */
  LL_C2_PWR_SetPowerMode(LL_PWR_MODE_SHUTDOWN);
 80013c4:	2004      	movs	r0, #4
 80013c6:	f7ff fe9f 	bl	8001108 <LL_C2_PWR_SetPowerMode>
   *  Enable USB power
   */
  HAL_PWREx_EnableVddUSB();
#endif /* CFG_USB_INTERFACE_ENABLE != 0 */

  return;
 80013ca:	bf00      	nop
}
 80013cc:	bd80      	pop	{r7, pc}
	...

080013d0 <appe_Tl_Init>:

static void appe_Tl_Init(void)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b088      	sub	sp, #32
 80013d4:	af00      	add	r7, sp, #0
  TL_MM_Config_t tl_mm_config;
  SHCI_TL_HciInitConf_t SHci_Tl_Init_Conf;
  /**< Reference table initialization */
  TL_Init();
 80013d6:	f010 fafd 	bl	80119d4 <TL_Init>

  /**< System channel initialization */
  UTIL_SEQ_RegTask(1<< CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, shci_user_evt_proc);
 80013da:	4a11      	ldr	r2, [pc, #68]	@ (8001420 <appe_Tl_Init+0x50>)
 80013dc:	2100      	movs	r1, #0
 80013de:	2010      	movs	r0, #16
 80013e0:	f011 f994 	bl	801270c <UTIL_SEQ_RegTask>
  SHci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&SystemCmdBuffer;
 80013e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001424 <appe_Tl_Init+0x54>)
 80013e6:	603b      	str	r3, [r7, #0]
  SHci_Tl_Init_Conf.StatusNotCallBack = APPE_SysStatusNot;
 80013e8:	4b0f      	ldr	r3, [pc, #60]	@ (8001428 <appe_Tl_Init+0x58>)
 80013ea:	607b      	str	r3, [r7, #4]
  shci_init(APPE_SysUserEvtRx, (void*) &SHci_Tl_Init_Conf);
 80013ec:	463b      	mov	r3, r7
 80013ee:	4619      	mov	r1, r3
 80013f0:	480e      	ldr	r0, [pc, #56]	@ (800142c <appe_Tl_Init+0x5c>)
 80013f2:	f00f ffab 	bl	801134c <shci_init>

  /**< Memory Manager channel initialization */
  tl_mm_config.p_BleSpareEvtBuffer = BleSpareEvtBuffer;
 80013f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001430 <appe_Tl_Init+0x60>)
 80013f8:	60bb      	str	r3, [r7, #8]
  tl_mm_config.p_SystemSpareEvtBuffer = SystemSpareEvtBuffer;
 80013fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001434 <appe_Tl_Init+0x64>)
 80013fc:	60fb      	str	r3, [r7, #12]
  tl_mm_config.p_AsynchEvtPool = EvtPool;
 80013fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001438 <appe_Tl_Init+0x68>)
 8001400:	613b      	str	r3, [r7, #16]
  tl_mm_config.AsynchEvtPoolSize = POOL_SIZE;
 8001402:	f240 533c 	movw	r3, #1340	@ 0x53c
 8001406:	617b      	str	r3, [r7, #20]
  TL_MM_Init(&tl_mm_config);
 8001408:	f107 0308 	add.w	r3, r7, #8
 800140c:	4618      	mov	r0, r3
 800140e:	f010 fc23 	bl	8011c58 <TL_MM_Init>

  TL_Enable();
 8001412:	f010 fad9 	bl	80119c8 <TL_Enable>

  return;
 8001416:	bf00      	nop
}
 8001418:	3720      	adds	r7, #32
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
 800141e:	bf00      	nop
 8001420:	08011385 	.word	0x08011385
 8001424:	20030734 	.word	0x20030734
 8001428:	0800143d 	.word	0x0800143d
 800142c:	08001455 	.word	0x08001455
 8001430:	2003094c 	.word	0x2003094c
 8001434:	20030840 	.word	0x20030840
 8001438:	200301f8 	.word	0x200301f8

0800143c <APPE_SysStatusNot>:

static void APPE_SysStatusNot(SHCI_TL_CmdStatus_t status)
{
 800143c:	b480      	push	{r7}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
 8001442:	4603      	mov	r3, r0
 8001444:	71fb      	strb	r3, [r7, #7]
  UNUSED(status);
  return;
 8001446:	bf00      	nop
}
 8001448:	370c      	adds	r7, #12
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr
	...

08001454 <APPE_SysUserEvtRx>:
 * The buffer shall not be released
 * (eg ((tSHCI_UserEvtRxParam*)pPayload)->status shall be set to SHCI_TL_UserEventFlow_Disable)
 * When the status is not filled, the buffer is released by default
 */
static void APPE_SysUserEvtRx(void * pPayload)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b088      	sub	sp, #32
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  WirelessFwInfo_t WirelessInfo;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	330b      	adds	r3, #11
 8001462:	61fb      	str	r3, [r7, #28]

  switch(p_sys_event->subevtcode)
 8001464:	69fb      	ldr	r3, [r7, #28]
 8001466:	881b      	ldrh	r3, [r3, #0]
 8001468:	b29b      	uxth	r3, r3
 800146a:	f5a3 4312 	sub.w	r3, r3, #37376	@ 0x9200
 800146e:	2b07      	cmp	r3, #7
 8001470:	f200 80d0 	bhi.w	8001614 <APPE_SysUserEvtRx+0x1c0>
 8001474:	a201      	add	r2, pc, #4	@ (adr r2, 800147c <APPE_SysUserEvtRx+0x28>)
 8001476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800147a:	bf00      	nop
 800147c:	0800149d 	.word	0x0800149d
 8001480:	0800152f 	.word	0x0800152f
 8001484:	08001551 	.word	0x08001551
 8001488:	08001615 	.word	0x08001615
 800148c:	08001595 	.word	0x08001595
 8001490:	080015b9 	.word	0x080015b9
 8001494:	080015d5 	.word	0x080015d5
 8001498:	080015f9 	.word	0x080015f9
  {
  case SHCI_SUB_EVT_CODE_READY:
    /* Read the firmware version of both the wireless firmware and the FUS */
    SHCI_GetWirelessFwInfo(&WirelessInfo);
 800149c:	f107 030c 	add.w	r3, r7, #12
 80014a0:	4618      	mov	r0, r3
 80014a2:	f00f fea5 	bl	80111f0 <SHCI_GetWirelessFwInfo>
    APP_DBG_MSG("Wireless Firmware version %d.%d.%d\n", WirelessInfo.VersionMajor, WirelessInfo.VersionMinor, WirelessInfo.VersionSub);
 80014a6:	485e      	ldr	r0, [pc, #376]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80014a8:	f00f f9d8 	bl	801085c <DbgTraceGetFileName>
 80014ac:	4601      	mov	r1, r0
 80014ae:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80014b2:	4a5c      	ldr	r2, [pc, #368]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80014b4:	485c      	ldr	r0, [pc, #368]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80014b6:	f012 f81f 	bl	80134f8 <iprintf>
 80014ba:	7b3b      	ldrb	r3, [r7, #12]
 80014bc:	4619      	mov	r1, r3
 80014be:	7b7b      	ldrb	r3, [r7, #13]
 80014c0:	461a      	mov	r2, r3
 80014c2:	7bbb      	ldrb	r3, [r7, #14]
 80014c4:	4859      	ldr	r0, [pc, #356]	@ (800162c <APPE_SysUserEvtRx+0x1d8>)
 80014c6:	f012 f817 	bl	80134f8 <iprintf>
    APP_DBG_MSG("Wireless Firmware build %d\n", WirelessInfo.VersionReleaseType);
 80014ca:	4855      	ldr	r0, [pc, #340]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80014cc:	f00f f9c6 	bl	801085c <DbgTraceGetFileName>
 80014d0:	4601      	mov	r1, r0
 80014d2:	f240 1391 	movw	r3, #401	@ 0x191
 80014d6:	4a53      	ldr	r2, [pc, #332]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80014d8:	4853      	ldr	r0, [pc, #332]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80014da:	f012 f80d 	bl	80134f8 <iprintf>
 80014de:	7c3b      	ldrb	r3, [r7, #16]
 80014e0:	4619      	mov	r1, r3
 80014e2:	4853      	ldr	r0, [pc, #332]	@ (8001630 <APPE_SysUserEvtRx+0x1dc>)
 80014e4:	f012 f808 	bl	80134f8 <iprintf>
    APP_DBG_MSG("FUS version %d.%d.%d\n", WirelessInfo.FusVersionMajor, WirelessInfo.FusVersionMinor, WirelessInfo.FusVersionSub);
 80014e8:	484d      	ldr	r0, [pc, #308]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80014ea:	f00f f9b7 	bl	801085c <DbgTraceGetFileName>
 80014ee:	4601      	mov	r1, r0
 80014f0:	f44f 73c9 	mov.w	r3, #402	@ 0x192
 80014f4:	4a4b      	ldr	r2, [pc, #300]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80014f6:	484c      	ldr	r0, [pc, #304]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80014f8:	f011 fffe 	bl	80134f8 <iprintf>
 80014fc:	7dbb      	ldrb	r3, [r7, #22]
 80014fe:	4619      	mov	r1, r3
 8001500:	7dfb      	ldrb	r3, [r7, #23]
 8001502:	461a      	mov	r2, r3
 8001504:	7e3b      	ldrb	r3, [r7, #24]
 8001506:	484b      	ldr	r0, [pc, #300]	@ (8001634 <APPE_SysUserEvtRx+0x1e0>)
 8001508:	f011 fff6 	bl	80134f8 <iprintf>

    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY\n\r");
 800150c:	4844      	ldr	r0, [pc, #272]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 800150e:	f00f f9a5 	bl	801085c <DbgTraceGetFileName>
 8001512:	4601      	mov	r1, r0
 8001514:	f44f 73ca 	mov.w	r3, #404	@ 0x194
 8001518:	4a42      	ldr	r2, [pc, #264]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 800151a:	4843      	ldr	r0, [pc, #268]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 800151c:	f011 ffec 	bl	80134f8 <iprintf>
 8001520:	4845      	ldr	r0, [pc, #276]	@ (8001638 <APPE_SysUserEvtRx+0x1e4>)
 8001522:	f012 f859 	bl	80135d8 <puts>
    APPE_SysEvtReadyProcessing(pPayload);
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f000 f8e0 	bl	80016ec <APPE_SysEvtReadyProcessing>
    break;
 800152c:	e073      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_ERROR_NOTIF:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF \n\r");
 800152e:	483c      	ldr	r0, [pc, #240]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 8001530:	f00f f994 	bl	801085c <DbgTraceGetFileName>
 8001534:	4601      	mov	r1, r0
 8001536:	f240 1399 	movw	r3, #409	@ 0x199
 800153a:	4a3a      	ldr	r2, [pc, #232]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 800153c:	483a      	ldr	r0, [pc, #232]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 800153e:	f011 ffdb 	bl	80134f8 <iprintf>
 8001542:	483e      	ldr	r0, [pc, #248]	@ (800163c <APPE_SysUserEvtRx+0x1e8>)
 8001544:	f012 f848 	bl	80135d8 <puts>
    APPE_SysEvtError(pPayload);
 8001548:	6878      	ldr	r0, [r7, #4]
 800154a:	f000 f885 	bl	8001658 <APPE_SysEvtError>
    break;
 800154e:	e062      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_BLE_NVM_RAM_UPDATE -- BLE NVM RAM HAS BEEN UPDATED BY CPU2 \n");
 8001550:	4833      	ldr	r0, [pc, #204]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 8001552:	f00f f983 	bl	801085c <DbgTraceGetFileName>
 8001556:	4601      	mov	r1, r0
 8001558:	f44f 73cf 	mov.w	r3, #414	@ 0x19e
 800155c:	4a31      	ldr	r2, [pc, #196]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 800155e:	4832      	ldr	r0, [pc, #200]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 8001560:	f011 ffca 	bl	80134f8 <iprintf>
 8001564:	4836      	ldr	r0, [pc, #216]	@ (8001640 <APPE_SysUserEvtRx+0x1ec>)
 8001566:	f012 f837 	bl	80135d8 <puts>
    APP_DBG_MSG("     - StartAddress = %lx , Size = %ld\n",
 800156a:	482d      	ldr	r0, [pc, #180]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 800156c:	f00f f976 	bl	801085c <DbgTraceGetFileName>
 8001570:	4601      	mov	r1, r0
 8001572:	f240 139f 	movw	r3, #415	@ 0x19f
 8001576:	4a2b      	ldr	r2, [pc, #172]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 8001578:	482b      	ldr	r0, [pc, #172]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 800157a:	f011 ffbd 	bl	80134f8 <iprintf>
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	3302      	adds	r3, #2
 8001582:	6819      	ldr	r1, [r3, #0]
 8001584:	69fb      	ldr	r3, [r7, #28]
 8001586:	3302      	adds	r3, #2
 8001588:	685b      	ldr	r3, [r3, #4]
 800158a:	461a      	mov	r2, r3
 800158c:	482d      	ldr	r0, [pc, #180]	@ (8001644 <APPE_SysUserEvtRx+0x1f0>)
 800158e:	f011 ffb3 	bl	80134f8 <iprintf>
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->StartAddress,
                ((SHCI_C2_BleNvmRamUpdate_Evt_t*)p_sys_event->payload)->Size);
    break;
 8001592:	e040      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_START_WRITE:
    APP_DBG_MSG("==>> SHCI_SUB_EVT_NVM_START_WRITE : NumberOfWords = %ld\n",
 8001594:	4822      	ldr	r0, [pc, #136]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 8001596:	f00f f961 	bl	801085c <DbgTraceGetFileName>
 800159a:	4601      	mov	r1, r0
 800159c:	f240 13a5 	movw	r3, #421	@ 0x1a5
 80015a0:	4a20      	ldr	r2, [pc, #128]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80015a2:	4821      	ldr	r0, [pc, #132]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80015a4:	f011 ffa8 	bl	80134f8 <iprintf>
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	3302      	adds	r3, #2
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	4619      	mov	r1, r3
 80015b0:	4825      	ldr	r0, [pc, #148]	@ (8001648 <APPE_SysUserEvtRx+0x1f4>)
 80015b2:	f011 ffa1 	bl	80134f8 <iprintf>
                ((SHCI_C2_NvmStartWrite_Evt_t*)p_sys_event->payload)->NumberOfWords);
    break;
 80015b6:	e02e      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_END_WRITE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_WRITE\n\r");
 80015b8:	4819      	ldr	r0, [pc, #100]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80015ba:	f00f f94f 	bl	801085c <DbgTraceGetFileName>
 80015be:	4601      	mov	r1, r0
 80015c0:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 80015c4:	4a17      	ldr	r2, [pc, #92]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80015c6:	4818      	ldr	r0, [pc, #96]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80015c8:	f011 ff96 	bl	80134f8 <iprintf>
 80015cc:	481f      	ldr	r0, [pc, #124]	@ (800164c <APPE_SysUserEvtRx+0x1f8>)
 80015ce:	f012 f803 	bl	80135d8 <puts>
    break;
 80015d2:	e020      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_START_ERASE:
    APP_DBG_MSG("==>>SHCI_SUB_EVT_NVM_START_ERASE : NumberOfSectors = %ld\n",
 80015d4:	4812      	ldr	r0, [pc, #72]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80015d6:	f00f f941 	bl	801085c <DbgTraceGetFileName>
 80015da:	4601      	mov	r1, r0
 80015dc:	f44f 73d7 	mov.w	r3, #430	@ 0x1ae
 80015e0:	4a10      	ldr	r2, [pc, #64]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 80015e2:	4811      	ldr	r0, [pc, #68]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 80015e4:	f011 ff88 	bl	80134f8 <iprintf>
 80015e8:	69fb      	ldr	r3, [r7, #28]
 80015ea:	3302      	adds	r3, #2
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	4619      	mov	r1, r3
 80015f0:	4817      	ldr	r0, [pc, #92]	@ (8001650 <APPE_SysUserEvtRx+0x1fc>)
 80015f2:	f011 ff81 	bl	80134f8 <iprintf>
                ((SHCI_C2_NvmStartErase_Evt_t*)p_sys_event->payload)->NumberOfSectors);
    break;
 80015f6:	e00e      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  case SHCI_SUB_EVT_NVM_END_ERASE:
    APP_DBG_MSG(">>== SHCI_SUB_EVT_NVM_END_ERASE\n\r");
 80015f8:	4809      	ldr	r0, [pc, #36]	@ (8001620 <APPE_SysUserEvtRx+0x1cc>)
 80015fa:	f00f f92f 	bl	801085c <DbgTraceGetFileName>
 80015fe:	4601      	mov	r1, r0
 8001600:	f240 13b3 	movw	r3, #435	@ 0x1b3
 8001604:	4a07      	ldr	r2, [pc, #28]	@ (8001624 <APPE_SysUserEvtRx+0x1d0>)
 8001606:	4808      	ldr	r0, [pc, #32]	@ (8001628 <APPE_SysUserEvtRx+0x1d4>)
 8001608:	f011 ff76 	bl	80134f8 <iprintf>
 800160c:	4811      	ldr	r0, [pc, #68]	@ (8001654 <APPE_SysUserEvtRx+0x200>)
 800160e:	f011 ffe3 	bl	80135d8 <puts>
    break;
 8001612:	e000      	b.n	8001616 <APPE_SysUserEvtRx+0x1c2>

  default:
    break;
 8001614:	bf00      	nop
  }

  return;
 8001616:	bf00      	nop
}
 8001618:	3720      	adds	r7, #32
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	080157f0 	.word	0x080157f0
 8001624:	08017810 	.word	0x08017810
 8001628:	08015878 	.word	0x08015878
 800162c:	08015890 	.word	0x08015890
 8001630:	080158b8 	.word	0x080158b8
 8001634:	080158d8 	.word	0x080158d8
 8001638:	080158f0 	.word	0x080158f0
 800163c:	08015910 	.word	0x08015910
 8001640:	08015934 	.word	0x08015934
 8001644:	08015984 	.word	0x08015984
 8001648:	080159b0 	.word	0x080159b0
 800164c:	080159ec 	.word	0x080159ec
 8001650:	08015a10 	.word	0x08015a10
 8001654:	08015a4c 	.word	0x08015a4c

08001658 <APPE_SysEvtError>:
 * @param  ErrorCode  : errorCode detected by the M0 firmware
 *
 * @retval None
 */
static void APPE_SysEvtError(void * pPayload)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b084      	sub	sp, #16
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SCHI_SystemErrCode_t *p_sys_error_code;

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	330b      	adds	r3, #11
 8001666:	60fb      	str	r3, [r7, #12]
  p_sys_error_code = (SCHI_SystemErrCode_t*) p_sys_event->payload;
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	3302      	adds	r3, #2
 800166c:	60bb      	str	r3, [r7, #8]

  APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON %x \n\r",(*p_sys_error_code));
 800166e:	4819      	ldr	r0, [pc, #100]	@ (80016d4 <APPE_SysEvtError+0x7c>)
 8001670:	f00f f8f4 	bl	801085c <DbgTraceGetFileName>
 8001674:	4601      	mov	r1, r0
 8001676:	f240 13cb 	movw	r3, #459	@ 0x1cb
 800167a:	4a17      	ldr	r2, [pc, #92]	@ (80016d8 <APPE_SysEvtError+0x80>)
 800167c:	4817      	ldr	r0, [pc, #92]	@ (80016dc <APPE_SysEvtError+0x84>)
 800167e:	f011 ff3b 	bl	80134f8 <iprintf>
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	4619      	mov	r1, r3
 8001688:	4815      	ldr	r0, [pc, #84]	@ (80016e0 <APPE_SysEvtError+0x88>)
 800168a:	f011 ff35 	bl	80134f8 <iprintf>

  if ((*p_sys_error_code) == ERR_BLE_INIT)
 800168e:	68bb      	ldr	r3, [r7, #8]
 8001690:	781b      	ldrb	r3, [r3, #0]
 8001692:	2b00      	cmp	r3, #0
 8001694:	d10d      	bne.n	80016b2 <APPE_SysEvtError+0x5a>
  {
    /* Error during BLE stack initialization */
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - ERR_BLE_INIT \n");
 8001696:	480f      	ldr	r0, [pc, #60]	@ (80016d4 <APPE_SysEvtError+0x7c>)
 8001698:	f00f f8e0 	bl	801085c <DbgTraceGetFileName>
 800169c:	4601      	mov	r1, r0
 800169e:	f44f 73e8 	mov.w	r3, #464	@ 0x1d0
 80016a2:	4a0d      	ldr	r2, [pc, #52]	@ (80016d8 <APPE_SysEvtError+0x80>)
 80016a4:	480d      	ldr	r0, [pc, #52]	@ (80016dc <APPE_SysEvtError+0x84>)
 80016a6:	f011 ff27 	bl	80134f8 <iprintf>
 80016aa:	480e      	ldr	r0, [pc, #56]	@ (80016e4 <APPE_SysEvtError+0x8c>)
 80016ac:	f011 ff94 	bl	80135d8 <puts>
  }
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
  }
  return;
 80016b0:	e00d      	b.n	80016ce <APPE_SysEvtError+0x76>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_ERROR_NOTIF WITH REASON - BLE ERROR \n");
 80016b2:	4808      	ldr	r0, [pc, #32]	@ (80016d4 <APPE_SysEvtError+0x7c>)
 80016b4:	f00f f8d2 	bl	801085c <DbgTraceGetFileName>
 80016b8:	4601      	mov	r1, r0
 80016ba:	f44f 73ea 	mov.w	r3, #468	@ 0x1d4
 80016be:	4a06      	ldr	r2, [pc, #24]	@ (80016d8 <APPE_SysEvtError+0x80>)
 80016c0:	4806      	ldr	r0, [pc, #24]	@ (80016dc <APPE_SysEvtError+0x84>)
 80016c2:	f011 ff19 	bl	80134f8 <iprintf>
 80016c6:	4808      	ldr	r0, [pc, #32]	@ (80016e8 <APPE_SysEvtError+0x90>)
 80016c8:	f011 ff86 	bl	80135d8 <puts>
  return;
 80016cc:	bf00      	nop
}
 80016ce:	3710      	adds	r7, #16
 80016d0:	46bd      	mov	sp, r7
 80016d2:	bd80      	pop	{r7, pc}
 80016d4:	080157f0 	.word	0x080157f0
 80016d8:	08017824 	.word	0x08017824
 80016dc:	08015878 	.word	0x08015878
 80016e0:	08015a70 	.word	0x08015a70
 80016e4:	08015aa4 	.word	0x08015aa4
 80016e8:	08015ae0 	.word	0x08015ae0

080016ec <APPE_SysEvtReadyProcessing>:

static void APPE_SysEvtReadyProcessing(void * pPayload)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b08a      	sub	sp, #40	@ 0x28
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  TL_AsynchEvt_t *p_sys_event;
  SHCI_C2_Ready_Evt_t *p_sys_ready_event;

  SHCI_C2_CONFIG_Cmd_Param_t config_param = {0};
 80016f4:	f107 0308 	add.w	r3, r7, #8
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
  uint32_t RevisionID=0;
 8001702:	2300      	movs	r3, #0
 8001704:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t DeviceID=0;
 8001706:	2300      	movs	r3, #0
 8001708:	623b      	str	r3, [r7, #32]

  p_sys_event = (TL_AsynchEvt_t*)(((tSHCI_UserEvtRxParam*)pPayload)->pckt->evtserial.evt.payload);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	330b      	adds	r3, #11
 8001710:	61fb      	str	r3, [r7, #28]
  p_sys_ready_event = (SHCI_C2_Ready_Evt_t*) p_sys_event->payload;
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	3302      	adds	r3, #2
 8001716:	61bb      	str	r3, [r7, #24]

  if (p_sys_ready_event->sysevt_ready_rsp == WIRELESS_FW_RUNNING)
 8001718:	69bb      	ldr	r3, [r7, #24]
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d146      	bne.n	80017ae <APPE_SysEvtReadyProcessing+0xc2>
  {
    /**
    * The wireless firmware is running on the CPU2
    */
    APP_DBG_MSG(">>== WIRELESS_FW_RUNNING \n");
 8001720:	4836      	ldr	r0, [pc, #216]	@ (80017fc <APPE_SysEvtReadyProcessing+0x110>)
 8001722:	f00f f89b 	bl	801085c <DbgTraceGetFileName>
 8001726:	4601      	mov	r1, r0
 8001728:	f44f 73f5 	mov.w	r3, #490	@ 0x1ea
 800172c:	4a34      	ldr	r2, [pc, #208]	@ (8001800 <APPE_SysEvtReadyProcessing+0x114>)
 800172e:	4835      	ldr	r0, [pc, #212]	@ (8001804 <APPE_SysEvtReadyProcessing+0x118>)
 8001730:	f011 fee2 	bl	80134f8 <iprintf>
 8001734:	4834      	ldr	r0, [pc, #208]	@ (8001808 <APPE_SysEvtReadyProcessing+0x11c>)
 8001736:	f011 ff4f 	bl	80135d8 <puts>

    /* Traces channel initialization */
    APPD_EnableCPU2();
 800173a:	f7ff fc19 	bl	8000f70 <APPD_EnableCPU2>

    /* Enable all events Notification */
    config_param.PayloadCmdSize = SHCI_C2_CONFIG_PAYLOAD_CMD_SIZE;
 800173e:	230f      	movs	r3, #15
 8001740:	723b      	strb	r3, [r7, #8]
    config_param.EvtMask1 = SHCI_C2_CONFIG_EVTMASK1_BIT0_ERROR_NOTIF_ENABLE
 8001742:	237f      	movs	r3, #127	@ 0x7f
 8001744:	72bb      	strb	r3, [r7, #10]
    * @brief  Return the device revision identifier
    * @note   This field indicates the revision of the device.
    * @rmtoll DBGMCU_IDCODE REV_ID        LL_DBGMCU_GetRevisionID
    * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
    */
    RevisionID = LL_DBGMCU_GetRevisionID();
 8001746:	f7ff fd49 	bl	80011dc <LL_DBGMCU_GetRevisionID>
 800174a:	6278      	str	r0, [r7, #36]	@ 0x24

    APP_DBG_MSG(">>== DBGMCU_GetRevisionID= %lx \n\r", RevisionID);
 800174c:	482b      	ldr	r0, [pc, #172]	@ (80017fc <APPE_SysEvtReadyProcessing+0x110>)
 800174e:	f00f f885 	bl	801085c <DbgTraceGetFileName>
 8001752:	4601      	mov	r1, r0
 8001754:	f240 2302 	movw	r3, #514	@ 0x202
 8001758:	4a29      	ldr	r2, [pc, #164]	@ (8001800 <APPE_SysEvtReadyProcessing+0x114>)
 800175a:	482a      	ldr	r0, [pc, #168]	@ (8001804 <APPE_SysEvtReadyProcessing+0x118>)
 800175c:	f011 fecc 	bl	80134f8 <iprintf>
 8001760:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001762:	482a      	ldr	r0, [pc, #168]	@ (800180c <APPE_SysEvtReadyProcessing+0x120>)
 8001764:	f011 fec8 	bl	80134f8 <iprintf>

    config_param.RevisionID = (uint16_t)RevisionID;
 8001768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800176a:	b29b      	uxth	r3, r3
 800176c:	82bb      	strh	r3, [r7, #20]

    DeviceID = LL_DBGMCU_GetDeviceID();
 800176e:	f7ff fd27 	bl	80011c0 <LL_DBGMCU_GetDeviceID>
 8001772:	6238      	str	r0, [r7, #32]
    APP_DBG_MSG(">>== DBGMCU_GetDeviceID= %lx \n\r", DeviceID);
 8001774:	4821      	ldr	r0, [pc, #132]	@ (80017fc <APPE_SysEvtReadyProcessing+0x110>)
 8001776:	f00f f871 	bl	801085c <DbgTraceGetFileName>
 800177a:	4601      	mov	r1, r0
 800177c:	f240 2307 	movw	r3, #519	@ 0x207
 8001780:	4a1f      	ldr	r2, [pc, #124]	@ (8001800 <APPE_SysEvtReadyProcessing+0x114>)
 8001782:	4820      	ldr	r0, [pc, #128]	@ (8001804 <APPE_SysEvtReadyProcessing+0x118>)
 8001784:	f011 feb8 	bl	80134f8 <iprintf>
 8001788:	6a39      	ldr	r1, [r7, #32]
 800178a:	4821      	ldr	r0, [pc, #132]	@ (8001810 <APPE_SysEvtReadyProcessing+0x124>)
 800178c:	f011 feb4 	bl	80134f8 <iprintf>
    config_param.DeviceID = (uint16_t)DeviceID;
 8001790:	6a3b      	ldr	r3, [r7, #32]
 8001792:	b29b      	uxth	r3, r3
 8001794:	82fb      	strh	r3, [r7, #22]
    (void)SHCI_C2_Config(&config_param);
 8001796:	f107 0308 	add.w	r3, r7, #8
 800179a:	4618      	mov	r0, r3
 800179c:	f00f fd12 	bl	80111c4 <SHCI_C2_Config>

    APP_BLE_Init();
 80017a0:	f001 ffc8 	bl	8003734 <APP_BLE_Init>
    UTIL_LPM_SetOffMode(1U << CFG_LPM_APP, UTIL_LPM_ENABLE);
 80017a4:	2100      	movs	r1, #0
 80017a6:	2001      	movs	r0, #1
 80017a8:	f010 fe84 	bl	80124b4 <UTIL_LPM_SetOffMode>
  else
  {
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
  }

  return;
 80017ac:	e022      	b.n	80017f4 <APPE_SysEvtReadyProcessing+0x108>
  else if (p_sys_ready_event->sysevt_ready_rsp == FUS_FW_RUNNING)
 80017ae:	69bb      	ldr	r3, [r7, #24]
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d110      	bne.n	80017d8 <APPE_SysEvtReadyProcessing+0xec>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - FUS_FW_RUNNING \n\r");
 80017b6:	4811      	ldr	r0, [pc, #68]	@ (80017fc <APPE_SysEvtReadyProcessing+0x110>)
 80017b8:	f00f f850 	bl	801085c <DbgTraceGetFileName>
 80017bc:	4601      	mov	r1, r0
 80017be:	f44f 7305 	mov.w	r3, #532	@ 0x214
 80017c2:	4a0f      	ldr	r2, [pc, #60]	@ (8001800 <APPE_SysEvtReadyProcessing+0x114>)
 80017c4:	480f      	ldr	r0, [pc, #60]	@ (8001804 <APPE_SysEvtReadyProcessing+0x118>)
 80017c6:	f011 fe97 	bl	80134f8 <iprintf>
 80017ca:	4812      	ldr	r0, [pc, #72]	@ (8001814 <APPE_SysEvtReadyProcessing+0x128>)
 80017cc:	f011 ff04 	bl	80135d8 <puts>
    ((tSHCI_UserEvtRxParam*)pPayload)->status = SHCI_TL_UserEventFlow_Disable;
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2200      	movs	r2, #0
 80017d4:	701a      	strb	r2, [r3, #0]
  return;
 80017d6:	e00d      	b.n	80017f4 <APPE_SysEvtReadyProcessing+0x108>
    APP_DBG_MSG(">>== SHCI_SUB_EVT_CODE_READY - UNEXPECTED CASE \n\r");
 80017d8:	4808      	ldr	r0, [pc, #32]	@ (80017fc <APPE_SysEvtReadyProcessing+0x110>)
 80017da:	f00f f83f 	bl	801085c <DbgTraceGetFileName>
 80017de:	4601      	mov	r1, r0
 80017e0:	f240 231b 	movw	r3, #539	@ 0x21b
 80017e4:	4a06      	ldr	r2, [pc, #24]	@ (8001800 <APPE_SysEvtReadyProcessing+0x114>)
 80017e6:	4807      	ldr	r0, [pc, #28]	@ (8001804 <APPE_SysEvtReadyProcessing+0x118>)
 80017e8:	f011 fe86 	bl	80134f8 <iprintf>
 80017ec:	480a      	ldr	r0, [pc, #40]	@ (8001818 <APPE_SysEvtReadyProcessing+0x12c>)
 80017ee:	f011 fef3 	bl	80135d8 <puts>
  return;
 80017f2:	bf00      	nop
}
 80017f4:	3728      	adds	r7, #40	@ 0x28
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
 80017fa:	bf00      	nop
 80017fc:	080157f0 	.word	0x080157f0
 8001800:	08017838 	.word	0x08017838
 8001804:	08015878 	.word	0x08015878
 8001808:	08015b1c 	.word	0x08015b1c
 800180c:	08015b38 	.word	0x08015b38
 8001810:	08015b5c 	.word	0x08015b5c
 8001814:	08015b80 	.word	0x08015b80
 8001818:	08015bb4 	.word	0x08015bb4

0800181c <Button_Init>:

/* USER CODE BEGIN FD_LOCAL_FUNCTIONS */
static void Button_Init( void )
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
#if (CFG_BUTTON_SUPPORTED == 1)
  /**
   * Button Initialization
   */
  BSP_PB_Init(BUTTON_USER1, BUTTON_MODE_EXTI);    
 8001820:	2101      	movs	r1, #1
 8001822:	2000      	movs	r0, #0
 8001824:	f007 fc22 	bl	800906c <BSP_PB_Init>
  BSP_PB_Init(BUTTON_USER2, BUTTON_MODE_EXTI);
 8001828:	2101      	movs	r1, #1
 800182a:	2001      	movs	r0, #1
 800182c:	f007 fc1e 	bl	800906c <BSP_PB_Init>

#endif

  return;
 8001830:	bf00      	nop
}
 8001832:	bd80      	pop	{r7, pc}

08001834 <HAL_Delay>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void HAL_Delay(uint32_t Delay)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800183c:	f008 faca 	bl	8009dd4 <HAL_GetTick>
 8001840:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800184c:	d00a      	beq.n	8001864 <HAL_Delay+0x30>
  {
    wait += HAL_GetTickFreq();
 800184e:	f008 fad9 	bl	8009e04 <HAL_GetTickFreq>
 8001852:	4603      	mov	r3, r0
 8001854:	461a      	mov	r2, r3
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	4413      	add	r3, r2
 800185a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800185c:	e002      	b.n	8001864 <HAL_Delay+0x30>
  {
    /************************************************************************************
     * ENTER SLEEP MODE
     ***********************************************************************************/
    LL_LPM_EnableSleep(); /**< Clear SLEEPDEEP bit of Cortex System Control Register */
 800185e:	f7ff fccb 	bl	80011f8 <LL_LPM_EnableSleep>
     */
  #if defined (__CC_ARM) || defined (__ARMCC_VERSION)
    __force_stores();
  #endif /* __ARMCC_VERSION */

    __WFI();
 8001862:	bf30      	wfi
  while ((HAL_GetTick() - tickstart) < wait)
 8001864:	f008 fab6 	bl	8009dd4 <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	68fa      	ldr	r2, [r7, #12]
 8001870:	429a      	cmp	r2, r3
 8001872:	d8f4      	bhi.n	800185e <HAL_Delay+0x2a>
  }
}
 8001874:	bf00      	nop
 8001876:	bf00      	nop
 8001878:	3710      	adds	r7, #16
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}

0800187e <MX_APPE_Process>:

void MX_APPE_Process(void)
{
 800187e:	b580      	push	{r7, lr}
 8001880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_APPE_Process_1 */

  /* USER CODE END MX_APPE_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8001882:	f04f 30ff 	mov.w	r0, #4294967295
 8001886:	f010 fe45 	bl	8012514 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_APPE_Process_2 */

  /* USER CODE END MX_APPE_Process_2 */
}
 800188a:	bf00      	nop
 800188c:	bd80      	pop	{r7, pc}

0800188e <UTIL_SEQ_Idle>:

void UTIL_SEQ_Idle(void)
{
 800188e:	b480      	push	{r7}
 8001890:	af00      	add	r7, sp, #0
#if (CFG_LPM_SUPPORTED == 1)
  UTIL_LPM_EnterLowPower();
#endif /* CFG_LPM_SUPPORTED == 1 */
  return;
 8001892:	bf00      	nop
}
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr

0800189c <UTIL_SEQ_EvtIdle>:
  *
  * @param  evt_waited_bm : Event pending.
  * @retval None
  */
void UTIL_SEQ_EvtIdle(UTIL_SEQ_bm_t task_id_bm, UTIL_SEQ_bm_t evt_waited_bm)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 80018a6:	f04f 30ff 	mov.w	r0, #4294967295
 80018aa:	f010 fe33 	bl	8012514 <UTIL_SEQ_Run>
  return;
 80018ae:	bf00      	nop
}
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}

080018b6 <shci_notify_asynch_evt>:

void shci_notify_asynch_evt(void* pdata)
{
 80018b6:	b580      	push	{r7, lr}
 80018b8:	b082      	sub	sp, #8
 80018ba:	af00      	add	r7, sp, #0
 80018bc:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1<<CFG_TASK_SYSTEM_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 80018be:	2100      	movs	r1, #0
 80018c0:	2010      	movs	r0, #16
 80018c2:	f010 ff45 	bl	8012750 <UTIL_SEQ_SetTask>
  return;
 80018c6:	bf00      	nop
}
 80018c8:	3708      	adds	r7, #8
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <shci_cmd_resp_release>:

void shci_cmd_resp_release(uint32_t flag)
{
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b082      	sub	sp, #8
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80018d6:	2002      	movs	r0, #2
 80018d8:	f010 ffa6 	bl	8012828 <UTIL_SEQ_SetEvt>
  return;
 80018dc:	bf00      	nop
}
 80018de:	3708      	adds	r7, #8
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bd80      	pop	{r7, pc}

080018e4 <shci_cmd_resp_wait>:

void shci_cmd_resp_wait(uint32_t timeout)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1<< CFG_IDLEEVT_SYSTEM_HCI_CMD_EVT_RSP_ID);
 80018ec:	2002      	movs	r0, #2
 80018ee:	f010 ffbb 	bl	8012868 <UTIL_SEQ_WaitEvt>
  return;
 80018f2:	bf00      	nop
}
 80018f4:	3708      	adds	r7, #8
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd80      	pop	{r7, pc}

080018fa <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN FD_WRAP_FUNCTIONS */
void HAL_GPIO_EXTI_Callback( uint16_t GPIO_Pin )
{
 80018fa:	b580      	push	{r7, lr}
 80018fc:	b082      	sub	sp, #8
 80018fe:	af00      	add	r7, sp, #0
 8001900:	4603      	mov	r3, r0
 8001902:	80fb      	strh	r3, [r7, #6]
  switch (GPIO_Pin)
 8001904:	88fb      	ldrh	r3, [r7, #6]
 8001906:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800190a:	d003      	beq.n	8001914 <HAL_GPIO_EXTI_Callback+0x1a>
 800190c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001910:	d003      	beq.n	800191a <HAL_GPIO_EXTI_Callback+0x20>
  case GPIO_PIN_13:
    /* SW button 2 */
    APP_BLE_Key_Button2_Action();
    break; 
  default:
    break;
 8001912:	e005      	b.n	8001920 <HAL_GPIO_EXTI_Callback+0x26>
    APP_BLE_Key_Button1_Action();
 8001914:	f002 fcd4 	bl	80042c0 <APP_BLE_Key_Button1_Action>
    break; 
 8001918:	e002      	b.n	8001920 <HAL_GPIO_EXTI_Callback+0x26>
    APP_BLE_Key_Button2_Action();
 800191a:	f002 fd09 	bl	8004330 <APP_BLE_Key_Button2_Action>
    break; 
 800191e:	bf00      	nop
  }
  return;
 8001920:	bf00      	nop
}
 8001922:	3708      	adds	r7, #8
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}

08001928 <LL_EXTI_EnableIT_0_31>:
{
 8001928:	b480      	push	{r7}
 800192a:	b083      	sub	sp, #12
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8001930:	4b06      	ldr	r3, [pc, #24]	@ (800194c <LL_EXTI_EnableIT_0_31+0x24>)
 8001932:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001936:	4905      	ldr	r1, [pc, #20]	@ (800194c <LL_EXTI_EnableIT_0_31+0x24>)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	4313      	orrs	r3, r2
 800193c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr
 800194c:	58000800 	.word	0x58000800

08001950 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_31 (*)
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8001958:	4b05      	ldr	r3, [pc, #20]	@ (8001970 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	4904      	ldr	r1, [pc, #16]	@ (8001970 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	4313      	orrs	r3, r2
 8001962:	600b      	str	r3, [r1, #0]

}
 8001964:	bf00      	nop
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr
 8001970:	58000800 	.word	0x58000800

08001974 <ReadRtcSsrValue>:
 *         reliability of the value
 * @param  None
 * @retval SSR value read
 */
static uint32_t ReadRtcSsrValue(void)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
  uint32_t first_read;
  uint32_t second_read;

  first_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 800197a:	4b0d      	ldr	r3, [pc, #52]	@ (80019b0 <ReadRtcSsrValue+0x3c>)
 800197c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800197e:	b29b      	uxth	r3, r3
 8001980:	607b      	str	r3, [r7, #4]

  second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001982:	4b0b      	ldr	r3, [pc, #44]	@ (80019b0 <ReadRtcSsrValue+0x3c>)
 8001984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001986:	b29b      	uxth	r3, r3
 8001988:	603b      	str	r3, [r7, #0]

  while(first_read != second_read)
 800198a:	e005      	b.n	8001998 <ReadRtcSsrValue+0x24>
  {
    first_read = second_read;
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	607b      	str	r3, [r7, #4]

    second_read = (uint32_t)(READ_BIT(RTC->SSR, RTC_SSR_SS));
 8001990:	4b07      	ldr	r3, [pc, #28]	@ (80019b0 <ReadRtcSsrValue+0x3c>)
 8001992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001994:	b29b      	uxth	r3, r3
 8001996:	603b      	str	r3, [r7, #0]
  while(first_read != second_read)
 8001998:	687a      	ldr	r2, [r7, #4]
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	429a      	cmp	r2, r3
 800199e:	d1f5      	bne.n	800198c <ReadRtcSsrValue+0x18>
  }

  return second_read;
 80019a0:	683b      	ldr	r3, [r7, #0]
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	370c      	adds	r7, #12
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	40002800 	.word	0x40002800

080019b4 <LinkTimerAfter>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked after
 * @retval None
 */
static void LinkTimerAfter(uint8_t TimerID, uint8_t RefTimerID)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	4603      	mov	r3, r0
 80019bc:	460a      	mov	r2, r1
 80019be:	71fb      	strb	r3, [r7, #7]
 80019c0:	4613      	mov	r3, r2
 80019c2:	71bb      	strb	r3, [r7, #6]
  uint8_t next_id;

  next_id = aTimerContext[RefTimerID].NextID;
 80019c4:	79ba      	ldrb	r2, [r7, #6]
 80019c6:	491d      	ldr	r1, [pc, #116]	@ (8001a3c <LinkTimerAfter+0x88>)
 80019c8:	4613      	mov	r3, r2
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	4413      	add	r3, r2
 80019ce:	00db      	lsls	r3, r3, #3
 80019d0:	440b      	add	r3, r1
 80019d2:	3315      	adds	r3, #21
 80019d4:	781b      	ldrb	r3, [r3, #0]
 80019d6:	73fb      	strb	r3, [r7, #15]

  if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 80019d8:	7bfb      	ldrb	r3, [r7, #15]
 80019da:	2b06      	cmp	r3, #6
 80019dc:	d009      	beq.n	80019f2 <LinkTimerAfter+0x3e>
  {
    aTimerContext[next_id].PreviousID = TimerID;
 80019de:	7bfa      	ldrb	r2, [r7, #15]
 80019e0:	4916      	ldr	r1, [pc, #88]	@ (8001a3c <LinkTimerAfter+0x88>)
 80019e2:	4613      	mov	r3, r2
 80019e4:	005b      	lsls	r3, r3, #1
 80019e6:	4413      	add	r3, r2
 80019e8:	00db      	lsls	r3, r3, #3
 80019ea:	440b      	add	r3, r1
 80019ec:	3314      	adds	r3, #20
 80019ee:	79fa      	ldrb	r2, [r7, #7]
 80019f0:	701a      	strb	r2, [r3, #0]
  }
  aTimerContext[TimerID].NextID = next_id;
 80019f2:	79fa      	ldrb	r2, [r7, #7]
 80019f4:	4911      	ldr	r1, [pc, #68]	@ (8001a3c <LinkTimerAfter+0x88>)
 80019f6:	4613      	mov	r3, r2
 80019f8:	005b      	lsls	r3, r3, #1
 80019fa:	4413      	add	r3, r2
 80019fc:	00db      	lsls	r3, r3, #3
 80019fe:	440b      	add	r3, r1
 8001a00:	3315      	adds	r3, #21
 8001a02:	7bfa      	ldrb	r2, [r7, #15]
 8001a04:	701a      	strb	r2, [r3, #0]
  aTimerContext[TimerID].PreviousID = RefTimerID ;
 8001a06:	79fa      	ldrb	r2, [r7, #7]
 8001a08:	490c      	ldr	r1, [pc, #48]	@ (8001a3c <LinkTimerAfter+0x88>)
 8001a0a:	4613      	mov	r3, r2
 8001a0c:	005b      	lsls	r3, r3, #1
 8001a0e:	4413      	add	r3, r2
 8001a10:	00db      	lsls	r3, r3, #3
 8001a12:	440b      	add	r3, r1
 8001a14:	3314      	adds	r3, #20
 8001a16:	79ba      	ldrb	r2, [r7, #6]
 8001a18:	701a      	strb	r2, [r3, #0]
  aTimerContext[RefTimerID].NextID = TimerID;
 8001a1a:	79ba      	ldrb	r2, [r7, #6]
 8001a1c:	4907      	ldr	r1, [pc, #28]	@ (8001a3c <LinkTimerAfter+0x88>)
 8001a1e:	4613      	mov	r3, r2
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	4413      	add	r3, r2
 8001a24:	00db      	lsls	r3, r3, #3
 8001a26:	440b      	add	r3, r1
 8001a28:	3315      	adds	r3, #21
 8001a2a:	79fa      	ldrb	r2, [r7, #7]
 8001a2c:	701a      	strb	r2, [r3, #0]

  return;
 8001a2e:	bf00      	nop
}
 8001a30:	3714      	adds	r7, #20
 8001a32:	46bd      	mov	sp, r7
 8001a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a38:	4770      	bx	lr
 8001a3a:	bf00      	nop
 8001a3c:	2000066c 	.word	0x2000066c

08001a40 <LinkTimerBefore>:
 * @param  TimerID:   The ID of the Timer
 * @param  RefTimerID: The ID of the Timer to be linked before
 * @retval None
 */
static void LinkTimerBefore(uint8_t TimerID, uint8_t RefTimerID)
{
 8001a40:	b480      	push	{r7}
 8001a42:	b085      	sub	sp, #20
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	4603      	mov	r3, r0
 8001a48:	460a      	mov	r2, r1
 8001a4a:	71fb      	strb	r3, [r7, #7]
 8001a4c:	4613      	mov	r3, r2
 8001a4e:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;

  if(RefTimerID != CurrentRunningTimerID)
 8001a50:	4b29      	ldr	r3, [pc, #164]	@ (8001af8 <LinkTimerBefore+0xb8>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	79ba      	ldrb	r2, [r7, #6]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d032      	beq.n	8001ac2 <LinkTimerBefore+0x82>
  {
    previous_id = aTimerContext[RefTimerID].PreviousID;
 8001a5c:	79ba      	ldrb	r2, [r7, #6]
 8001a5e:	4927      	ldr	r1, [pc, #156]	@ (8001afc <LinkTimerBefore+0xbc>)
 8001a60:	4613      	mov	r3, r2
 8001a62:	005b      	lsls	r3, r3, #1
 8001a64:	4413      	add	r3, r2
 8001a66:	00db      	lsls	r3, r3, #3
 8001a68:	440b      	add	r3, r1
 8001a6a:	3314      	adds	r3, #20
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	73fb      	strb	r3, [r7, #15]

    aTimerContext[previous_id].NextID = TimerID;
 8001a70:	7bfa      	ldrb	r2, [r7, #15]
 8001a72:	4922      	ldr	r1, [pc, #136]	@ (8001afc <LinkTimerBefore+0xbc>)
 8001a74:	4613      	mov	r3, r2
 8001a76:	005b      	lsls	r3, r3, #1
 8001a78:	4413      	add	r3, r2
 8001a7a:	00db      	lsls	r3, r3, #3
 8001a7c:	440b      	add	r3, r1
 8001a7e:	3315      	adds	r3, #21
 8001a80:	79fa      	ldrb	r2, [r7, #7]
 8001a82:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].NextID = RefTimerID;
 8001a84:	79fa      	ldrb	r2, [r7, #7]
 8001a86:	491d      	ldr	r1, [pc, #116]	@ (8001afc <LinkTimerBefore+0xbc>)
 8001a88:	4613      	mov	r3, r2
 8001a8a:	005b      	lsls	r3, r3, #1
 8001a8c:	4413      	add	r3, r2
 8001a8e:	00db      	lsls	r3, r3, #3
 8001a90:	440b      	add	r3, r1
 8001a92:	3315      	adds	r3, #21
 8001a94:	79ba      	ldrb	r2, [r7, #6]
 8001a96:	701a      	strb	r2, [r3, #0]
    aTimerContext[TimerID].PreviousID = previous_id ;
 8001a98:	79fa      	ldrb	r2, [r7, #7]
 8001a9a:	4918      	ldr	r1, [pc, #96]	@ (8001afc <LinkTimerBefore+0xbc>)
 8001a9c:	4613      	mov	r3, r2
 8001a9e:	005b      	lsls	r3, r3, #1
 8001aa0:	4413      	add	r3, r2
 8001aa2:	00db      	lsls	r3, r3, #3
 8001aa4:	440b      	add	r3, r1
 8001aa6:	3314      	adds	r3, #20
 8001aa8:	7bfa      	ldrb	r2, [r7, #15]
 8001aaa:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001aac:	79ba      	ldrb	r2, [r7, #6]
 8001aae:	4913      	ldr	r1, [pc, #76]	@ (8001afc <LinkTimerBefore+0xbc>)
 8001ab0:	4613      	mov	r3, r2
 8001ab2:	005b      	lsls	r3, r3, #1
 8001ab4:	4413      	add	r3, r2
 8001ab6:	00db      	lsls	r3, r3, #3
 8001ab8:	440b      	add	r3, r1
 8001aba:	3314      	adds	r3, #20
 8001abc:	79fa      	ldrb	r2, [r7, #7]
 8001abe:	701a      	strb	r2, [r3, #0]
  {
    aTimerContext[TimerID].NextID = RefTimerID;
    aTimerContext[RefTimerID].PreviousID = TimerID;
  }

  return;
 8001ac0:	e014      	b.n	8001aec <LinkTimerBefore+0xac>
    aTimerContext[TimerID].NextID = RefTimerID;
 8001ac2:	79fa      	ldrb	r2, [r7, #7]
 8001ac4:	490d      	ldr	r1, [pc, #52]	@ (8001afc <LinkTimerBefore+0xbc>)
 8001ac6:	4613      	mov	r3, r2
 8001ac8:	005b      	lsls	r3, r3, #1
 8001aca:	4413      	add	r3, r2
 8001acc:	00db      	lsls	r3, r3, #3
 8001ace:	440b      	add	r3, r1
 8001ad0:	3315      	adds	r3, #21
 8001ad2:	79ba      	ldrb	r2, [r7, #6]
 8001ad4:	701a      	strb	r2, [r3, #0]
    aTimerContext[RefTimerID].PreviousID = TimerID;
 8001ad6:	79ba      	ldrb	r2, [r7, #6]
 8001ad8:	4908      	ldr	r1, [pc, #32]	@ (8001afc <LinkTimerBefore+0xbc>)
 8001ada:	4613      	mov	r3, r2
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	4413      	add	r3, r2
 8001ae0:	00db      	lsls	r3, r3, #3
 8001ae2:	440b      	add	r3, r1
 8001ae4:	3314      	adds	r3, #20
 8001ae6:	79fa      	ldrb	r2, [r7, #7]
 8001ae8:	701a      	strb	r2, [r3, #0]
  return;
 8001aea:	bf00      	nop
}
 8001aec:	3714      	adds	r7, #20
 8001aee:	46bd      	mov	sp, r7
 8001af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af4:	4770      	bx	lr
 8001af6:	bf00      	nop
 8001af8:	200006fc 	.word	0x200006fc
 8001afc:	2000066c 	.word	0x2000066c

08001b00 <linkTimer>:
 * @brief  Insert a Timer in the list
 * @param  TimerID:   The ID of the Timer
 * @retval None
 */
static uint16_t linkTimer(uint8_t TimerID)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	4603      	mov	r3, r0
 8001b08:	71fb      	strb	r3, [r7, #7]
  uint32_t time_left;
  uint16_t time_elapsed;
  uint8_t timer_id_lookup;
  uint8_t next_id;

  if(CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001b0a:	4b4e      	ldr	r3, [pc, #312]	@ (8001c44 <linkTimer+0x144>)
 8001b0c:	781b      	ldrb	r3, [r3, #0]
 8001b0e:	b2db      	uxtb	r3, r3
 8001b10:	2b06      	cmp	r3, #6
 8001b12:	d118      	bne.n	8001b46 <linkTimer+0x46>
  {
    /**
     * No timer in the list
     */
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001b14:	4b4b      	ldr	r3, [pc, #300]	@ (8001c44 <linkTimer+0x144>)
 8001b16:	781b      	ldrb	r3, [r3, #0]
 8001b18:	b2da      	uxtb	r2, r3
 8001b1a:	4b4b      	ldr	r3, [pc, #300]	@ (8001c48 <linkTimer+0x148>)
 8001b1c:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = TimerID;
 8001b1e:	4a49      	ldr	r2, [pc, #292]	@ (8001c44 <linkTimer+0x144>)
 8001b20:	79fb      	ldrb	r3, [r7, #7]
 8001b22:	7013      	strb	r3, [r2, #0]
    aTimerContext[TimerID].NextID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;
 8001b24:	79fa      	ldrb	r2, [r7, #7]
 8001b26:	4949      	ldr	r1, [pc, #292]	@ (8001c4c <linkTimer+0x14c>)
 8001b28:	4613      	mov	r3, r2
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	4413      	add	r3, r2
 8001b2e:	00db      	lsls	r3, r3, #3
 8001b30:	440b      	add	r3, r1
 8001b32:	3315      	adds	r3, #21
 8001b34:	2206      	movs	r2, #6
 8001b36:	701a      	strb	r2, [r3, #0]

    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001b38:	4b45      	ldr	r3, [pc, #276]	@ (8001c50 <linkTimer+0x150>)
 8001b3a:	f04f 32ff 	mov.w	r2, #4294967295
 8001b3e:	601a      	str	r2, [r3, #0]
    time_elapsed = 0;
 8001b40:	2300      	movs	r3, #0
 8001b42:	81fb      	strh	r3, [r7, #14]
 8001b44:	e078      	b.n	8001c38 <linkTimer+0x138>
  }
  else
  {
    time_elapsed = ReturnTimeElapsed();
 8001b46:	f000 f909 	bl	8001d5c <ReturnTimeElapsed>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	81fb      	strh	r3, [r7, #14]

    /**
     * update count of the timer to be linked
     */
    aTimerContext[TimerID].CountLeft += time_elapsed;
 8001b4e:	79fa      	ldrb	r2, [r7, #7]
 8001b50:	493e      	ldr	r1, [pc, #248]	@ (8001c4c <linkTimer+0x14c>)
 8001b52:	4613      	mov	r3, r2
 8001b54:	005b      	lsls	r3, r3, #1
 8001b56:	4413      	add	r3, r2
 8001b58:	00db      	lsls	r3, r3, #3
 8001b5a:	440b      	add	r3, r1
 8001b5c:	3308      	adds	r3, #8
 8001b5e:	6819      	ldr	r1, [r3, #0]
 8001b60:	89fb      	ldrh	r3, [r7, #14]
 8001b62:	79fa      	ldrb	r2, [r7, #7]
 8001b64:	4419      	add	r1, r3
 8001b66:	4839      	ldr	r0, [pc, #228]	@ (8001c4c <linkTimer+0x14c>)
 8001b68:	4613      	mov	r3, r2
 8001b6a:	005b      	lsls	r3, r3, #1
 8001b6c:	4413      	add	r3, r2
 8001b6e:	00db      	lsls	r3, r3, #3
 8001b70:	4403      	add	r3, r0
 8001b72:	3308      	adds	r3, #8
 8001b74:	6019      	str	r1, [r3, #0]
    time_left = aTimerContext[TimerID].CountLeft;
 8001b76:	79fa      	ldrb	r2, [r7, #7]
 8001b78:	4934      	ldr	r1, [pc, #208]	@ (8001c4c <linkTimer+0x14c>)
 8001b7a:	4613      	mov	r3, r2
 8001b7c:	005b      	lsls	r3, r3, #1
 8001b7e:	4413      	add	r3, r2
 8001b80:	00db      	lsls	r3, r3, #3
 8001b82:	440b      	add	r3, r1
 8001b84:	3308      	adds	r3, #8
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	60bb      	str	r3, [r7, #8]

    /**
     * Search for index where the new timer shall be linked
     */
    if(aTimerContext[CurrentRunningTimerID].CountLeft <= time_left)
 8001b8a:	4b2e      	ldr	r3, [pc, #184]	@ (8001c44 <linkTimer+0x144>)
 8001b8c:	781b      	ldrb	r3, [r3, #0]
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	4619      	mov	r1, r3
 8001b92:	4a2e      	ldr	r2, [pc, #184]	@ (8001c4c <linkTimer+0x14c>)
 8001b94:	460b      	mov	r3, r1
 8001b96:	005b      	lsls	r3, r3, #1
 8001b98:	440b      	add	r3, r1
 8001b9a:	00db      	lsls	r3, r3, #3
 8001b9c:	4413      	add	r3, r2
 8001b9e:	3308      	adds	r3, #8
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	68ba      	ldr	r2, [r7, #8]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d337      	bcc.n	8001c18 <linkTimer+0x118>
    {
      /**
       * Search for the ID after the first one
       */
      timer_id_lookup = CurrentRunningTimerID;
 8001ba8:	4b26      	ldr	r3, [pc, #152]	@ (8001c44 <linkTimer+0x144>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	737b      	strb	r3, [r7, #13]
      next_id = aTimerContext[timer_id_lookup].NextID;
 8001bae:	7b7a      	ldrb	r2, [r7, #13]
 8001bb0:	4926      	ldr	r1, [pc, #152]	@ (8001c4c <linkTimer+0x14c>)
 8001bb2:	4613      	mov	r3, r2
 8001bb4:	005b      	lsls	r3, r3, #1
 8001bb6:	4413      	add	r3, r2
 8001bb8:	00db      	lsls	r3, r3, #3
 8001bba:	440b      	add	r3, r1
 8001bbc:	3315      	adds	r3, #21
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001bc2:	e013      	b.n	8001bec <linkTimer+0xec>
      {
        timer_id_lookup = aTimerContext[timer_id_lookup].NextID;
 8001bc4:	7b7a      	ldrb	r2, [r7, #13]
 8001bc6:	4921      	ldr	r1, [pc, #132]	@ (8001c4c <linkTimer+0x14c>)
 8001bc8:	4613      	mov	r3, r2
 8001bca:	005b      	lsls	r3, r3, #1
 8001bcc:	4413      	add	r3, r2
 8001bce:	00db      	lsls	r3, r3, #3
 8001bd0:	440b      	add	r3, r1
 8001bd2:	3315      	adds	r3, #21
 8001bd4:	781b      	ldrb	r3, [r3, #0]
 8001bd6:	737b      	strb	r3, [r7, #13]
        next_id = aTimerContext[timer_id_lookup].NextID;
 8001bd8:	7b7a      	ldrb	r2, [r7, #13]
 8001bda:	491c      	ldr	r1, [pc, #112]	@ (8001c4c <linkTimer+0x14c>)
 8001bdc:	4613      	mov	r3, r2
 8001bde:	005b      	lsls	r3, r3, #1
 8001be0:	4413      	add	r3, r2
 8001be2:	00db      	lsls	r3, r3, #3
 8001be4:	440b      	add	r3, r1
 8001be6:	3315      	adds	r3, #21
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	733b      	strb	r3, [r7, #12]
      while((next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[next_id].CountLeft <= time_left))
 8001bec:	7b3b      	ldrb	r3, [r7, #12]
 8001bee:	2b06      	cmp	r3, #6
 8001bf0:	d00b      	beq.n	8001c0a <linkTimer+0x10a>
 8001bf2:	7b3a      	ldrb	r2, [r7, #12]
 8001bf4:	4915      	ldr	r1, [pc, #84]	@ (8001c4c <linkTimer+0x14c>)
 8001bf6:	4613      	mov	r3, r2
 8001bf8:	005b      	lsls	r3, r3, #1
 8001bfa:	4413      	add	r3, r2
 8001bfc:	00db      	lsls	r3, r3, #3
 8001bfe:	440b      	add	r3, r1
 8001c00:	3308      	adds	r3, #8
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	68ba      	ldr	r2, [r7, #8]
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d2dc      	bcs.n	8001bc4 <linkTimer+0xc4>
      }

      /**
       * Link after the ID
       */
      LinkTimerAfter(TimerID, timer_id_lookup);
 8001c0a:	7b7a      	ldrb	r2, [r7, #13]
 8001c0c:	79fb      	ldrb	r3, [r7, #7]
 8001c0e:	4611      	mov	r1, r2
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff fecf 	bl	80019b4 <LinkTimerAfter>
 8001c16:	e00f      	b.n	8001c38 <linkTimer+0x138>
    else
    {
      /**
       * Link before the first ID
       */
      LinkTimerBefore(TimerID, CurrentRunningTimerID);
 8001c18:	4b0a      	ldr	r3, [pc, #40]	@ (8001c44 <linkTimer+0x144>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	b2da      	uxtb	r2, r3
 8001c1e:	79fb      	ldrb	r3, [r7, #7]
 8001c20:	4611      	mov	r1, r2
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7ff ff0c 	bl	8001a40 <LinkTimerBefore>
      PreviousRunningTimerID = CurrentRunningTimerID;
 8001c28:	4b06      	ldr	r3, [pc, #24]	@ (8001c44 <linkTimer+0x144>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	b2da      	uxtb	r2, r3
 8001c2e:	4b06      	ldr	r3, [pc, #24]	@ (8001c48 <linkTimer+0x148>)
 8001c30:	701a      	strb	r2, [r3, #0]
      CurrentRunningTimerID = TimerID;
 8001c32:	4a04      	ldr	r2, [pc, #16]	@ (8001c44 <linkTimer+0x144>)
 8001c34:	79fb      	ldrb	r3, [r7, #7]
 8001c36:	7013      	strb	r3, [r2, #0]
    }
  }

  return time_elapsed;
 8001c38:	89fb      	ldrh	r3, [r7, #14]
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3710      	adds	r7, #16
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	200006fc 	.word	0x200006fc
 8001c48:	200006fd 	.word	0x200006fd
 8001c4c:	2000066c 	.word	0x2000066c
 8001c50:	20000700 	.word	0x20000700

08001c54 <UnlinkTimer>:
 * @param  TimerID:   The ID of the Timer
 * @param  RequestReadSSR: Request to read the SSR register or not
 * @retval None
 */
static void UnlinkTimer(uint8_t TimerID, RequestReadSSR_t RequestReadSSR)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b085      	sub	sp, #20
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	460a      	mov	r2, r1
 8001c5e:	71fb      	strb	r3, [r7, #7]
 8001c60:	4613      	mov	r3, r2
 8001c62:	71bb      	strb	r3, [r7, #6]
  uint8_t previous_id;
  uint8_t next_id;

  if(TimerID == CurrentRunningTimerID)
 8001c64:	4b39      	ldr	r3, [pc, #228]	@ (8001d4c <UnlinkTimer+0xf8>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	b2db      	uxtb	r3, r3
 8001c6a:	79fa      	ldrb	r2, [r7, #7]
 8001c6c:	429a      	cmp	r2, r3
 8001c6e:	d111      	bne.n	8001c94 <UnlinkTimer+0x40>
  {
    PreviousRunningTimerID = CurrentRunningTimerID;
 8001c70:	4b36      	ldr	r3, [pc, #216]	@ (8001d4c <UnlinkTimer+0xf8>)
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	b2da      	uxtb	r2, r3
 8001c76:	4b36      	ldr	r3, [pc, #216]	@ (8001d50 <UnlinkTimer+0xfc>)
 8001c78:	701a      	strb	r2, [r3, #0]
    CurrentRunningTimerID = aTimerContext[TimerID].NextID;
 8001c7a:	79fa      	ldrb	r2, [r7, #7]
 8001c7c:	4935      	ldr	r1, [pc, #212]	@ (8001d54 <UnlinkTimer+0x100>)
 8001c7e:	4613      	mov	r3, r2
 8001c80:	005b      	lsls	r3, r3, #1
 8001c82:	4413      	add	r3, r2
 8001c84:	00db      	lsls	r3, r3, #3
 8001c86:	440b      	add	r3, r1
 8001c88:	3315      	adds	r3, #21
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	b2da      	uxtb	r2, r3
 8001c8e:	4b2f      	ldr	r3, [pc, #188]	@ (8001d4c <UnlinkTimer+0xf8>)
 8001c90:	701a      	strb	r2, [r3, #0]
 8001c92:	e03e      	b.n	8001d12 <UnlinkTimer+0xbe>
  }
  else
  {
    previous_id = aTimerContext[TimerID].PreviousID;
 8001c94:	79fa      	ldrb	r2, [r7, #7]
 8001c96:	492f      	ldr	r1, [pc, #188]	@ (8001d54 <UnlinkTimer+0x100>)
 8001c98:	4613      	mov	r3, r2
 8001c9a:	005b      	lsls	r3, r3, #1
 8001c9c:	4413      	add	r3, r2
 8001c9e:	00db      	lsls	r3, r3, #3
 8001ca0:	440b      	add	r3, r1
 8001ca2:	3314      	adds	r3, #20
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	73fb      	strb	r3, [r7, #15]
    next_id = aTimerContext[TimerID].NextID;
 8001ca8:	79fa      	ldrb	r2, [r7, #7]
 8001caa:	492a      	ldr	r1, [pc, #168]	@ (8001d54 <UnlinkTimer+0x100>)
 8001cac:	4613      	mov	r3, r2
 8001cae:	005b      	lsls	r3, r3, #1
 8001cb0:	4413      	add	r3, r2
 8001cb2:	00db      	lsls	r3, r3, #3
 8001cb4:	440b      	add	r3, r1
 8001cb6:	3315      	adds	r3, #21
 8001cb8:	781b      	ldrb	r3, [r3, #0]
 8001cba:	73bb      	strb	r3, [r7, #14]

    aTimerContext[previous_id].NextID = aTimerContext[TimerID].NextID;
 8001cbc:	79f9      	ldrb	r1, [r7, #7]
 8001cbe:	7bfa      	ldrb	r2, [r7, #15]
 8001cc0:	4824      	ldr	r0, [pc, #144]	@ (8001d54 <UnlinkTimer+0x100>)
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	005b      	lsls	r3, r3, #1
 8001cc6:	440b      	add	r3, r1
 8001cc8:	00db      	lsls	r3, r3, #3
 8001cca:	4403      	add	r3, r0
 8001ccc:	3315      	adds	r3, #21
 8001cce:	781b      	ldrb	r3, [r3, #0]
 8001cd0:	b2d8      	uxtb	r0, r3
 8001cd2:	4920      	ldr	r1, [pc, #128]	@ (8001d54 <UnlinkTimer+0x100>)
 8001cd4:	4613      	mov	r3, r2
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	4413      	add	r3, r2
 8001cda:	00db      	lsls	r3, r3, #3
 8001cdc:	440b      	add	r3, r1
 8001cde:	3315      	adds	r3, #21
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	701a      	strb	r2, [r3, #0]
    if(next_id != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001ce4:	7bbb      	ldrb	r3, [r7, #14]
 8001ce6:	2b06      	cmp	r3, #6
 8001ce8:	d013      	beq.n	8001d12 <UnlinkTimer+0xbe>
    {
      aTimerContext[next_id].PreviousID = aTimerContext[TimerID].PreviousID;
 8001cea:	79f9      	ldrb	r1, [r7, #7]
 8001cec:	7bba      	ldrb	r2, [r7, #14]
 8001cee:	4819      	ldr	r0, [pc, #100]	@ (8001d54 <UnlinkTimer+0x100>)
 8001cf0:	460b      	mov	r3, r1
 8001cf2:	005b      	lsls	r3, r3, #1
 8001cf4:	440b      	add	r3, r1
 8001cf6:	00db      	lsls	r3, r3, #3
 8001cf8:	4403      	add	r3, r0
 8001cfa:	3314      	adds	r3, #20
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	b2d8      	uxtb	r0, r3
 8001d00:	4914      	ldr	r1, [pc, #80]	@ (8001d54 <UnlinkTimer+0x100>)
 8001d02:	4613      	mov	r3, r2
 8001d04:	005b      	lsls	r3, r3, #1
 8001d06:	4413      	add	r3, r2
 8001d08:	00db      	lsls	r3, r3, #3
 8001d0a:	440b      	add	r3, r1
 8001d0c:	3314      	adds	r3, #20
 8001d0e:	4602      	mov	r2, r0
 8001d10:	701a      	strb	r2, [r3, #0]
  }

  /**
   * Timer is out of the list
   */
  aTimerContext[TimerID].TimerIDStatus = TimerID_Created;
 8001d12:	79fa      	ldrb	r2, [r7, #7]
 8001d14:	490f      	ldr	r1, [pc, #60]	@ (8001d54 <UnlinkTimer+0x100>)
 8001d16:	4613      	mov	r3, r2
 8001d18:	005b      	lsls	r3, r3, #1
 8001d1a:	4413      	add	r3, r2
 8001d1c:	00db      	lsls	r3, r3, #3
 8001d1e:	440b      	add	r3, r1
 8001d20:	330c      	adds	r3, #12
 8001d22:	2201      	movs	r2, #1
 8001d24:	701a      	strb	r2, [r3, #0]

  if((CurrentRunningTimerID == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (RequestReadSSR == SSR_Read_Requested))
 8001d26:	4b09      	ldr	r3, [pc, #36]	@ (8001d4c <UnlinkTimer+0xf8>)
 8001d28:	781b      	ldrb	r3, [r3, #0]
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	2b06      	cmp	r3, #6
 8001d2e:	d107      	bne.n	8001d40 <UnlinkTimer+0xec>
 8001d30:	79bb      	ldrb	r3, [r7, #6]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d104      	bne.n	8001d40 <UnlinkTimer+0xec>
  {
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 8001d36:	4b08      	ldr	r3, [pc, #32]	@ (8001d58 <UnlinkTimer+0x104>)
 8001d38:	f04f 32ff 	mov.w	r2, #4294967295
 8001d3c:	601a      	str	r2, [r3, #0]
  }

  return;
 8001d3e:	bf00      	nop
 8001d40:	bf00      	nop
}
 8001d42:	3714      	adds	r7, #20
 8001d44:	46bd      	mov	sp, r7
 8001d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4a:	4770      	bx	lr
 8001d4c:	200006fc 	.word	0x200006fc
 8001d50:	200006fd 	.word	0x200006fd
 8001d54:	2000066c 	.word	0x2000066c
 8001d58:	20000700 	.word	0x20000700

08001d5c <ReturnTimeElapsed>:
 *        since the time the timer has been started
 * @param  None
 * @retval Time expired in Ticks
 */
static uint16_t ReturnTimeElapsed(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
  uint32_t  return_value;
  uint32_t  wrap_counter;

  if(SSRValueOnLastSetup != SSR_FORBIDDEN_VALUE)
 8001d62:	4b1a      	ldr	r3, [pc, #104]	@ (8001dcc <ReturnTimeElapsed+0x70>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d6a:	d026      	beq.n	8001dba <ReturnTimeElapsed+0x5e>
  {
    return_value = ReadRtcSsrValue(); /**< Read SSR register first */
 8001d6c:	f7ff fe02 	bl	8001974 <ReadRtcSsrValue>
 8001d70:	6078      	str	r0, [r7, #4]

    if (SSRValueOnLastSetup >= return_value)
 8001d72:	4b16      	ldr	r3, [pc, #88]	@ (8001dcc <ReturnTimeElapsed+0x70>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	687a      	ldr	r2, [r7, #4]
 8001d78:	429a      	cmp	r2, r3
 8001d7a:	d805      	bhi.n	8001d88 <ReturnTimeElapsed+0x2c>
    {
      return_value = SSRValueOnLastSetup - return_value;
 8001d7c:	4b13      	ldr	r3, [pc, #76]	@ (8001dcc <ReturnTimeElapsed+0x70>)
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	1ad3      	subs	r3, r2, r3
 8001d84:	607b      	str	r3, [r7, #4]
 8001d86:	e00a      	b.n	8001d9e <ReturnTimeElapsed+0x42>
    }
    else
    {
      wrap_counter = SynchPrescalerUserConfig - return_value;
 8001d88:	4b11      	ldr	r3, [pc, #68]	@ (8001dd0 <ReturnTimeElapsed+0x74>)
 8001d8a:	881b      	ldrh	r3, [r3, #0]
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	603b      	str	r3, [r7, #0]
      return_value = SSRValueOnLastSetup + wrap_counter;
 8001d94:	4b0d      	ldr	r3, [pc, #52]	@ (8001dcc <ReturnTimeElapsed+0x70>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	683a      	ldr	r2, [r7, #0]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	607b      	str	r3, [r7, #4]

    /**
     * At this stage, ReturnValue holds the number of ticks counted by SSR
     * Need to translate in number of ticks counted by the Wakeuptimer
     */
    return_value = return_value*AsynchPrescalerUserConfig;
 8001d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001dd4 <ReturnTimeElapsed+0x78>)
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	461a      	mov	r2, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	fb02 f303 	mul.w	r3, r2, r3
 8001daa:	607b      	str	r3, [r7, #4]
    return_value = return_value >> WakeupTimerDivider;
 8001dac:	4b0a      	ldr	r3, [pc, #40]	@ (8001dd8 <ReturnTimeElapsed+0x7c>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	461a      	mov	r2, r3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	40d3      	lsrs	r3, r2
 8001db6:	607b      	str	r3, [r7, #4]
 8001db8:	e001      	b.n	8001dbe <ReturnTimeElapsed+0x62>
  }
  else
  {
    return_value = 0;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	607b      	str	r3, [r7, #4]
  }

  return (uint16_t)return_value;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	b29b      	uxth	r3, r3
}
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}
 8001dca:	bf00      	nop
 8001dcc:	20000700 	.word	0x20000700
 8001dd0:	20000708 	.word	0x20000708
 8001dd4:	20000706 	.word	0x20000706
 8001dd8:	20000705 	.word	0x20000705

08001ddc <RestartWakeupCounter>:
 *    It assumes all condition are met to be allowed to write the wakeup counter
 * @param  Value: Value to be written in the counter
 * @retval None
 */
static void RestartWakeupCounter(uint16_t Value)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	4603      	mov	r3, r0
 8001de4:	80fb      	strh	r3, [r7, #6]
   * The wakeuptimer has been disabled in the calling function to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   *  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
   */

  if(Value == 0)
 8001de6:	88fb      	ldrh	r3, [r7, #6]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d108      	bne.n	8001dfe <RestartWakeupCounter+0x22>
  {
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001dec:	f7ff fdc2 	bl	8001974 <ReadRtcSsrValue>
 8001df0:	4603      	mov	r3, r0
 8001df2:	4a21      	ldr	r2, [pc, #132]	@ (8001e78 <RestartWakeupCounter+0x9c>)
 8001df4:	6013      	str	r3, [r2, #0]

    /**
     * Simulate that the Timer expired
     */
    HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 8001df6:	2003      	movs	r0, #3
 8001df8:	f008 f999 	bl	800a12e <HAL_NVIC_SetPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */

    HW_TS_RTC_CountUpdated_AppNot();
  }

  return ;
 8001dfc:	e039      	b.n	8001e72 <RestartWakeupCounter+0x96>
    if((Value > 1) ||(WakeupTimerDivider != 1))
 8001dfe:	88fb      	ldrh	r3, [r7, #6]
 8001e00:	2b01      	cmp	r3, #1
 8001e02:	d803      	bhi.n	8001e0c <RestartWakeupCounter+0x30>
 8001e04:	4b1d      	ldr	r3, [pc, #116]	@ (8001e7c <RestartWakeupCounter+0xa0>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d002      	beq.n	8001e12 <RestartWakeupCounter+0x36>
      Value -= 1;
 8001e0c:	88fb      	ldrh	r3, [r7, #6]
 8001e0e:	3b01      	subs	r3, #1
 8001e10:	80fb      	strh	r3, [r7, #6]
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8001e12:	bf00      	nop
 8001e14:	4b1a      	ldr	r3, [pc, #104]	@ (8001e80 <RestartWakeupCounter+0xa4>)
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	68db      	ldr	r3, [r3, #12]
 8001e1a:	f003 0304 	and.w	r3, r3, #4
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d0f8      	beq.n	8001e14 <RestartWakeupCounter+0x38>
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8001e22:	4b17      	ldr	r3, [pc, #92]	@ (8001e80 <RestartWakeupCounter+0xa4>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	68db      	ldr	r3, [r3, #12]
 8001e28:	b2da      	uxtb	r2, r3
 8001e2a:	4b15      	ldr	r3, [pc, #84]	@ (8001e80 <RestartWakeupCounter+0xa4>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8001e32:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8001e34:	4b13      	ldr	r3, [pc, #76]	@ (8001e84 <RestartWakeupCounter+0xa8>)
 8001e36:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001e3a:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 8001e3c:	2003      	movs	r0, #3
 8001e3e:	f008 f984 	bl	800a14a <HAL_NVIC_ClearPendingIRQ>
    MODIFY_REG(RTC->WUTR, RTC_WUTR_WUT, Value);
 8001e42:	4b11      	ldr	r3, [pc, #68]	@ (8001e88 <RestartWakeupCounter+0xac>)
 8001e44:	695b      	ldr	r3, [r3, #20]
 8001e46:	0c1b      	lsrs	r3, r3, #16
 8001e48:	041b      	lsls	r3, r3, #16
 8001e4a:	88fa      	ldrh	r2, [r7, #6]
 8001e4c:	490e      	ldr	r1, [pc, #56]	@ (8001e88 <RestartWakeupCounter+0xac>)
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	614b      	str	r3, [r1, #20]
    SSRValueOnLastSetup = ReadRtcSsrValue();
 8001e52:	f7ff fd8f 	bl	8001974 <ReadRtcSsrValue>
 8001e56:	4603      	mov	r3, r0
 8001e58:	4a07      	ldr	r2, [pc, #28]	@ (8001e78 <RestartWakeupCounter+0x9c>)
 8001e5a:	6013      	str	r3, [r2, #0]
    __HAL_RTC_WAKEUPTIMER_ENABLE(&hrtc);    /**<  Enable the Wakeup Timer */
 8001e5c:	4b08      	ldr	r3, [pc, #32]	@ (8001e80 <RestartWakeupCounter+0xa4>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	689a      	ldr	r2, [r3, #8]
 8001e62:	4b07      	ldr	r3, [pc, #28]	@ (8001e80 <RestartWakeupCounter+0xa4>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001e6a:	609a      	str	r2, [r3, #8]
    HW_TS_RTC_CountUpdated_AppNot();
 8001e6c:	f3af 8000 	nop.w
  return ;
 8001e70:	bf00      	nop
}
 8001e72:	3708      	adds	r7, #8
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	20000700 	.word	0x20000700
 8001e7c:	20000705 	.word	0x20000705
 8001e80:	2000074c 	.word	0x2000074c
 8001e84:	58000800 	.word	0x58000800
 8001e88:	40002800 	.word	0x40002800

08001e8c <RescheduleTimerList>:
 *    2) Setup the wakeuptimer
 * @param  None
 * @retval None
 */
static void RescheduleTimerList(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0

  /**
   * The wakeuptimer is disabled now to reduce the time to poll the WUTWF
   * FLAG when the new value will have to be written
   */
  if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8001e92:	4b45      	ldr	r3, [pc, #276]	@ (8001fa8 <RescheduleTimerList+0x11c>)
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e9e:	d107      	bne.n	8001eb0 <RescheduleTimerList+0x24>
  {
    /**
     * Wait for the flag to be back to 0 when the wakeup timer is enabled
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8001ea0:	bf00      	nop
 8001ea2:	4b42      	ldr	r3, [pc, #264]	@ (8001fac <RescheduleTimerList+0x120>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	f003 0304 	and.w	r3, r3, #4
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d1f8      	bne.n	8001ea2 <RescheduleTimerList+0x16>
  }
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8001eb0:	4b3e      	ldr	r3, [pc, #248]	@ (8001fac <RescheduleTimerList+0x120>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	689a      	ldr	r2, [r3, #8]
 8001eb6:	4b3d      	ldr	r3, [pc, #244]	@ (8001fac <RescheduleTimerList+0x120>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ebe:	609a      	str	r2, [r3, #8]

  localTimerID = CurrentRunningTimerID;
 8001ec0:	4b3b      	ldr	r3, [pc, #236]	@ (8001fb0 <RescheduleTimerList+0x124>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	73fb      	strb	r3, [r7, #15]

  /**
   * Calculate what will be the value to write in the wakeuptimer
   */
  timecountleft = aTimerContext[localTimerID].CountLeft;
 8001ec6:	7bfa      	ldrb	r2, [r7, #15]
 8001ec8:	493a      	ldr	r1, [pc, #232]	@ (8001fb4 <RescheduleTimerList+0x128>)
 8001eca:	4613      	mov	r3, r2
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	4413      	add	r3, r2
 8001ed0:	00db      	lsls	r3, r3, #3
 8001ed2:	440b      	add	r3, r1
 8001ed4:	3308      	adds	r3, #8
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	60bb      	str	r3, [r7, #8]

  /**
   * Read how much has been counted
   */
  time_elapsed = ReturnTimeElapsed();
 8001eda:	f7ff ff3f 	bl	8001d5c <ReturnTimeElapsed>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	80fb      	strh	r3, [r7, #6]

  if(timecountleft < time_elapsed )
 8001ee2:	88fb      	ldrh	r3, [r7, #6]
 8001ee4:	68ba      	ldr	r2, [r7, #8]
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	d205      	bcs.n	8001ef6 <RescheduleTimerList+0x6a>
  {
    /**
     * There is no tick left to count
     */
    wakeup_timer_value = 0;
 8001eea:	2300      	movs	r3, #0
 8001eec:	81bb      	strh	r3, [r7, #12]
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001eee:	4b32      	ldr	r3, [pc, #200]	@ (8001fb8 <RescheduleTimerList+0x12c>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	701a      	strb	r2, [r3, #0]
 8001ef4:	e04d      	b.n	8001f92 <RescheduleTimerList+0x106>
  }
  else
  {
    if(timecountleft > (time_elapsed + MaxWakeupTimerSetup))
 8001ef6:	88fb      	ldrh	r3, [r7, #6]
 8001ef8:	4a30      	ldr	r2, [pc, #192]	@ (8001fbc <RescheduleTimerList+0x130>)
 8001efa:	8812      	ldrh	r2, [r2, #0]
 8001efc:	b292      	uxth	r2, r2
 8001efe:	4413      	add	r3, r2
 8001f00:	461a      	mov	r2, r3
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d906      	bls.n	8001f16 <RescheduleTimerList+0x8a>
    {
      /**
       * The number of tick left is greater than the Wakeuptimer maximum value
       */
      wakeup_timer_value = MaxWakeupTimerSetup;
 8001f08:	4b2c      	ldr	r3, [pc, #176]	@ (8001fbc <RescheduleTimerList+0x130>)
 8001f0a:	881b      	ldrh	r3, [r3, #0]
 8001f0c:	81bb      	strh	r3, [r7, #12]

      WakeupTimerLimitation = WakeupTimerValue_Overpassed;
 8001f0e:	4b2a      	ldr	r3, [pc, #168]	@ (8001fb8 <RescheduleTimerList+0x12c>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	701a      	strb	r2, [r3, #0]
 8001f14:	e03d      	b.n	8001f92 <RescheduleTimerList+0x106>
    }
    else
    {
      wakeup_timer_value = timecountleft - time_elapsed;
 8001f16:	68bb      	ldr	r3, [r7, #8]
 8001f18:	b29a      	uxth	r2, r3
 8001f1a:	88fb      	ldrh	r3, [r7, #6]
 8001f1c:	1ad3      	subs	r3, r2, r3
 8001f1e:	81bb      	strh	r3, [r7, #12]
      WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8001f20:	4b25      	ldr	r3, [pc, #148]	@ (8001fb8 <RescheduleTimerList+0x12c>)
 8001f22:	2201      	movs	r2, #1
 8001f24:	701a      	strb	r2, [r3, #0]
  }

  /**
   * update ticks left to be counted for each timer
   */
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001f26:	e034      	b.n	8001f92 <RescheduleTimerList+0x106>
  {
    if (aTimerContext[localTimerID].CountLeft < time_elapsed)
 8001f28:	7bfa      	ldrb	r2, [r7, #15]
 8001f2a:	4922      	ldr	r1, [pc, #136]	@ (8001fb4 <RescheduleTimerList+0x128>)
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	005b      	lsls	r3, r3, #1
 8001f30:	4413      	add	r3, r2
 8001f32:	00db      	lsls	r3, r3, #3
 8001f34:	440b      	add	r3, r1
 8001f36:	3308      	adds	r3, #8
 8001f38:	681a      	ldr	r2, [r3, #0]
 8001f3a:	88fb      	ldrh	r3, [r7, #6]
 8001f3c:	429a      	cmp	r2, r3
 8001f3e:	d20a      	bcs.n	8001f56 <RescheduleTimerList+0xca>
    {
      aTimerContext[localTimerID].CountLeft = 0;
 8001f40:	7bfa      	ldrb	r2, [r7, #15]
 8001f42:	491c      	ldr	r1, [pc, #112]	@ (8001fb4 <RescheduleTimerList+0x128>)
 8001f44:	4613      	mov	r3, r2
 8001f46:	005b      	lsls	r3, r3, #1
 8001f48:	4413      	add	r3, r2
 8001f4a:	00db      	lsls	r3, r3, #3
 8001f4c:	440b      	add	r3, r1
 8001f4e:	3308      	adds	r3, #8
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]
 8001f54:	e013      	b.n	8001f7e <RescheduleTimerList+0xf2>
    }
    else
    {
      aTimerContext[localTimerID].CountLeft -= time_elapsed;
 8001f56:	7bfa      	ldrb	r2, [r7, #15]
 8001f58:	4916      	ldr	r1, [pc, #88]	@ (8001fb4 <RescheduleTimerList+0x128>)
 8001f5a:	4613      	mov	r3, r2
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	4413      	add	r3, r2
 8001f60:	00db      	lsls	r3, r3, #3
 8001f62:	440b      	add	r3, r1
 8001f64:	3308      	adds	r3, #8
 8001f66:	6819      	ldr	r1, [r3, #0]
 8001f68:	88fb      	ldrh	r3, [r7, #6]
 8001f6a:	7bfa      	ldrb	r2, [r7, #15]
 8001f6c:	1ac9      	subs	r1, r1, r3
 8001f6e:	4811      	ldr	r0, [pc, #68]	@ (8001fb4 <RescheduleTimerList+0x128>)
 8001f70:	4613      	mov	r3, r2
 8001f72:	005b      	lsls	r3, r3, #1
 8001f74:	4413      	add	r3, r2
 8001f76:	00db      	lsls	r3, r3, #3
 8001f78:	4403      	add	r3, r0
 8001f7a:	3308      	adds	r3, #8
 8001f7c:	6019      	str	r1, [r3, #0]
    }
    localTimerID = aTimerContext[localTimerID].NextID;
 8001f7e:	7bfa      	ldrb	r2, [r7, #15]
 8001f80:	490c      	ldr	r1, [pc, #48]	@ (8001fb4 <RescheduleTimerList+0x128>)
 8001f82:	4613      	mov	r3, r2
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	4413      	add	r3, r2
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	440b      	add	r3, r1
 8001f8c:	3315      	adds	r3, #21
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	73fb      	strb	r3, [r7, #15]
  while(localTimerID != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8001f92:	7bfb      	ldrb	r3, [r7, #15]
 8001f94:	2b06      	cmp	r3, #6
 8001f96:	d1c7      	bne.n	8001f28 <RescheduleTimerList+0x9c>
  }

  /**
   * Write next count
   */
  RestartWakeupCounter(wakeup_timer_value);
 8001f98:	89bb      	ldrh	r3, [r7, #12]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7ff ff1e 	bl	8001ddc <RestartWakeupCounter>

  return ;
 8001fa0:	bf00      	nop
}
 8001fa2:	3710      	adds	r7, #16
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}
 8001fa8:	40002800 	.word	0x40002800
 8001fac:	2000074c 	.word	0x2000074c
 8001fb0:	200006fc 	.word	0x200006fc
 8001fb4:	2000066c 	.word	0x2000066c
 8001fb8:	20000704 	.word	0x20000704
 8001fbc:	2000070a 	.word	0x2000070a

08001fc0 <HW_TS_RTC_Wakeup_Handler>:
 * In order to ease maintainability, the unlock is done at the top and the lock at then end
 * in case some new implementation is coming in the future
 */

void HW_TS_RTC_Wakeup_Handler(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b08a      	sub	sp, #40	@ 0x28
 8001fc4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001fc6:	f3ef 8310 	mrs	r3, PRIMASK
 8001fca:	617b      	str	r3, [r7, #20]
  return(result);
 8001fcc:	697b      	ldr	r3, [r7, #20]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8001fce:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("cpsid i" : : : "memory");
 8001fd0:	b672      	cpsid	i
}
 8001fd2:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

/* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8001fd4:	4b59      	ldr	r3, [pc, #356]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	22ca      	movs	r2, #202	@ 0xca
 8001fda:	625a      	str	r2, [r3, #36]	@ 0x24
 8001fdc:	4b57      	ldr	r3, [pc, #348]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	2253      	movs	r2, #83	@ 0x53
 8001fe2:	625a      	str	r2, [r3, #36]	@ 0x24
  /**
   * Disable the Wakeup Timer
   * This may speed up a bit the processing to wait the timer to be disabled
   * The timer is still counting 2 RTCCLK
   */
  __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);
 8001fe4:	4b55      	ldr	r3, [pc, #340]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	689a      	ldr	r2, [r3, #8]
 8001fea:	4b54      	ldr	r3, [pc, #336]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001ff2:	609a      	str	r2, [r3, #8]

  local_current_running_timer_id = CurrentRunningTimerID;
 8001ff4:	4b52      	ldr	r3, [pc, #328]	@ (8002140 <HW_TS_RTC_Wakeup_Handler+0x180>)
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  if(aTimerContext[local_current_running_timer_id].TimerIDStatus == TimerID_Running)
 8001ffc:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002000:	4950      	ldr	r1, [pc, #320]	@ (8002144 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002002:	4613      	mov	r3, r2
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	4413      	add	r3, r2
 8002008:	00db      	lsls	r3, r3, #3
 800200a:	440b      	add	r3, r1
 800200c:	330c      	adds	r3, #12
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	b2db      	uxtb	r3, r3
 8002012:	2b02      	cmp	r3, #2
 8002014:	d16e      	bne.n	80020f4 <HW_TS_RTC_Wakeup_Handler+0x134>
  {
    ptimer_callback = aTimerContext[local_current_running_timer_id].pTimerCallBack;
 8002016:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800201a:	494a      	ldr	r1, [pc, #296]	@ (8002144 <HW_TS_RTC_Wakeup_Handler+0x184>)
 800201c:	4613      	mov	r3, r2
 800201e:	005b      	lsls	r3, r3, #1
 8002020:	4413      	add	r3, r2
 8002022:	00db      	lsls	r3, r3, #3
 8002024:	440b      	add	r3, r1
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	61fb      	str	r3, [r7, #28]
    timer_process_id = aTimerContext[local_current_running_timer_id].TimerProcessID;
 800202a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800202e:	4945      	ldr	r1, [pc, #276]	@ (8002144 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002030:	4613      	mov	r3, r2
 8002032:	005b      	lsls	r3, r3, #1
 8002034:	4413      	add	r3, r2
 8002036:	00db      	lsls	r3, r3, #3
 8002038:	440b      	add	r3, r1
 800203a:	3310      	adds	r3, #16
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	61bb      	str	r3, [r7, #24]
     * However, due to the inaccuracy of the reading of the time elapsed, it may return there is 1 tick
     * to be left whereas the count is over
     * A more secure implementation has been done with a flag to state whereas the full count has been written
     * in the wakeuptimer or not
     */
    if(WakeupTimerLimitation != WakeupTimerValue_Overpassed)
 8002040:	4b41      	ldr	r3, [pc, #260]	@ (8002148 <HW_TS_RTC_Wakeup_Handler+0x188>)
 8002042:	781b      	ldrb	r3, [r3, #0]
 8002044:	b2db      	uxtb	r3, r3
 8002046:	2b00      	cmp	r3, #0
 8002048:	d04c      	beq.n	80020e4 <HW_TS_RTC_Wakeup_Handler+0x124>
    {
      if(aTimerContext[local_current_running_timer_id].TimerMode == hw_ts_Repeated)
 800204a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800204e:	493d      	ldr	r1, [pc, #244]	@ (8002144 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002050:	4613      	mov	r3, r2
 8002052:	005b      	lsls	r3, r3, #1
 8002054:	4413      	add	r3, r2
 8002056:	00db      	lsls	r3, r3, #3
 8002058:	440b      	add	r3, r1
 800205a:	330d      	adds	r3, #13
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	b2db      	uxtb	r3, r3
 8002060:	2b01      	cmp	r3, #1
 8002062:	d124      	bne.n	80020ae <HW_TS_RTC_Wakeup_Handler+0xee>
      {
        UnlinkTimer(local_current_running_timer_id, SSR_Read_Not_Requested);
 8002064:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002068:	2101      	movs	r1, #1
 800206a:	4618      	mov	r0, r3
 800206c:	f7ff fdf2 	bl	8001c54 <UnlinkTimer>
 8002070:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002072:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	f383 8810 	msr	PRIMASK, r3
}
 800207a:	bf00      	nop
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Start(local_current_running_timer_id, aTimerContext[local_current_running_timer_id].CounterInit);
 800207c:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8002080:	4930      	ldr	r1, [pc, #192]	@ (8002144 <HW_TS_RTC_Wakeup_Handler+0x184>)
 8002082:	4613      	mov	r3, r2
 8002084:	005b      	lsls	r3, r3, #1
 8002086:	4413      	add	r3, r2
 8002088:	00db      	lsls	r3, r3, #3
 800208a:	440b      	add	r3, r1
 800208c:	3304      	adds	r3, #4
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002094:	4611      	mov	r1, r2
 8002096:	4618      	mov	r0, r3
 8002098:	f000 fa32 	bl	8002500 <HW_TS_Start>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800209c:	4b27      	ldr	r3, [pc, #156]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	22ca      	movs	r2, #202	@ 0xca
 80020a2:	625a      	str	r2, [r3, #36]	@ 0x24
 80020a4:	4b25      	ldr	r3, [pc, #148]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	2253      	movs	r2, #83	@ 0x53
 80020aa:	625a      	str	r2, [r3, #36]	@ 0x24
 80020ac:	e012      	b.n	80020d4 <HW_TS_RTC_Wakeup_Handler+0x114>
 80020ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020b0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	f383 8810 	msr	PRIMASK, r3
}
 80020b8:	bf00      	nop
      else
      {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
        __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
        HW_TS_Stop(local_current_running_timer_id);
 80020ba:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020be:	4618      	mov	r0, r3
 80020c0:	f000 f99a 	bl	80023f8 <HW_TS_Stop>

        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 80020c4:	4b1d      	ldr	r3, [pc, #116]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	22ca      	movs	r2, #202	@ 0xca
 80020ca:	625a      	str	r2, [r3, #36]	@ 0x24
 80020cc:	4b1b      	ldr	r3, [pc, #108]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2253      	movs	r2, #83	@ 0x53
 80020d2:	625a      	str	r2, [r3, #36]	@ 0x24
        }

      HW_TS_RTC_Int_AppNot(timer_process_id, local_current_running_timer_id, ptimer_callback);
 80020d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80020d8:	69fa      	ldr	r2, [r7, #28]
 80020da:	4619      	mov	r1, r3
 80020dc:	69b8      	ldr	r0, [r7, #24]
 80020de:	f000 fa95 	bl	800260c <HW_TS_RTC_Int_AppNot>
 80020e2:	e022      	b.n	800212a <HW_TS_RTC_Wakeup_Handler+0x16a>
    }
    else
    {
      RescheduleTimerList();
 80020e4:	f7ff fed2 	bl	8001e8c <RescheduleTimerList>
 80020e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020ea:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	f383 8810 	msr	PRIMASK, r3
}
 80020f2:	e01a      	b.n	800212a <HW_TS_RTC_Wakeup_Handler+0x16a>
    /**
     * We should never end up in this case
     * However, if due to any bug in the timer server this is the case, the mistake may not impact the user.
     * We could just clean the interrupt flag and get out from this unexpected interrupt
     */
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 80020f4:	bf00      	nop
 80020f6:	4b11      	ldr	r3, [pc, #68]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	f003 0304 	and.w	r3, r3, #4
 8002100:	2b00      	cmp	r3, #0
 8002102:	d0f8      	beq.n	80020f6 <HW_TS_RTC_Wakeup_Handler+0x136>
     * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
     * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
     * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
     * due to the autoreload feature
     */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002104:	4b0d      	ldr	r3, [pc, #52]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	68db      	ldr	r3, [r3, #12]
 800210a:	b2da      	uxtb	r2, r3
 800210c:	4b0b      	ldr	r3, [pc, #44]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002114:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 8002116:	4b0d      	ldr	r3, [pc, #52]	@ (800214c <HW_TS_RTC_Wakeup_Handler+0x18c>)
 8002118:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 800211c:	60da      	str	r2, [r3, #12]
 800211e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002120:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	f383 8810 	msr	PRIMASK, r3
}
 8002128:	bf00      	nop
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 800212a:	4b04      	ldr	r3, [pc, #16]	@ (800213c <HW_TS_RTC_Wakeup_Handler+0x17c>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	22ff      	movs	r2, #255	@ 0xff
 8002130:	625a      	str	r2, [r3, #36]	@ 0x24

  return;
 8002132:	bf00      	nop
}
 8002134:	3728      	adds	r7, #40	@ 0x28
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	2000074c 	.word	0x2000074c
 8002140:	200006fc 	.word	0x200006fc
 8002144:	2000066c 	.word	0x2000066c
 8002148:	20000704 	.word	0x20000704
 800214c:	58000800 	.word	0x58000800

08002150 <HW_TS_Init>:

void HW_TS_Init(HW_TS_InitMode_t TimerInitMode, RTC_HandleTypeDef *phrtc)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b088      	sub	sp, #32
 8002154:	af00      	add	r7, sp, #0
 8002156:	4603      	mov	r3, r0
 8002158:	6039      	str	r1, [r7, #0]
 800215a:	71fb      	strb	r3, [r7, #7]
  uint8_t loop;
  uint32_t localmaxwakeuptimersetup;

 /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 800215c:	4b5e      	ldr	r3, [pc, #376]	@ (80022d8 <HW_TS_Init+0x188>)
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	22ca      	movs	r2, #202	@ 0xca
 8002162:	625a      	str	r2, [r3, #36]	@ 0x24
 8002164:	4b5c      	ldr	r3, [pc, #368]	@ (80022d8 <HW_TS_Init+0x188>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2253      	movs	r2, #83	@ 0x53
 800216a:	625a      	str	r2, [r3, #36]	@ 0x24

  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800216c:	4b5b      	ldr	r3, [pc, #364]	@ (80022dc <HW_TS_Init+0x18c>)
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	4a5a      	ldr	r2, [pc, #360]	@ (80022dc <HW_TS_Init+0x18c>)
 8002172:	f043 0320 	orr.w	r3, r3, #32
 8002176:	6093      	str	r3, [r2, #8]

  /**
   * Readout the user config
   */
  WakeupTimerDivider = (4 - ((uint32_t)(READ_BIT(RTC->CR, RTC_CR_WUCKSEL))));
 8002178:	4b58      	ldr	r3, [pc, #352]	@ (80022dc <HW_TS_Init+0x18c>)
 800217a:	689b      	ldr	r3, [r3, #8]
 800217c:	b2db      	uxtb	r3, r3
 800217e:	f003 0307 	and.w	r3, r3, #7
 8002182:	b2db      	uxtb	r3, r3
 8002184:	f1c3 0304 	rsb	r3, r3, #4
 8002188:	b2da      	uxtb	r2, r3
 800218a:	4b55      	ldr	r3, [pc, #340]	@ (80022e0 <HW_TS_Init+0x190>)
 800218c:	701a      	strb	r2, [r3, #0]

  AsynchPrescalerUserConfig = (uint8_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_A) >> (uint32_t)POSITION_VAL(RTC_PRER_PREDIV_A)) + 1;
 800218e:	4b53      	ldr	r3, [pc, #332]	@ (80022dc <HW_TS_Init+0x18c>)
 8002190:	691b      	ldr	r3, [r3, #16]
 8002192:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002196:	f44f 02fe 	mov.w	r2, #8323072	@ 0x7f0000
 800219a:	613a      	str	r2, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800219c:	693a      	ldr	r2, [r7, #16]
 800219e:	fa92 f2a2 	rbit	r2, r2
 80021a2:	60fa      	str	r2, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80021a4:	68fa      	ldr	r2, [r7, #12]
 80021a6:	617a      	str	r2, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80021a8:	697a      	ldr	r2, [r7, #20]
 80021aa:	2a00      	cmp	r2, #0
 80021ac:	d101      	bne.n	80021b2 <HW_TS_Init+0x62>
  {
    return 32U;
 80021ae:	2220      	movs	r2, #32
 80021b0:	e003      	b.n	80021ba <HW_TS_Init+0x6a>
  }
  return __builtin_clz(value);
 80021b2:	697a      	ldr	r2, [r7, #20]
 80021b4:	fab2 f282 	clz	r2, r2
 80021b8:	b2d2      	uxtb	r2, r2
 80021ba:	40d3      	lsrs	r3, r2
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	3301      	adds	r3, #1
 80021c0:	b2da      	uxtb	r2, r3
 80021c2:	4b48      	ldr	r3, [pc, #288]	@ (80022e4 <HW_TS_Init+0x194>)
 80021c4:	701a      	strb	r2, [r3, #0]

  SynchPrescalerUserConfig = (uint16_t)(READ_BIT(RTC->PRER, RTC_PRER_PREDIV_S)) + 1;
 80021c6:	4b45      	ldr	r3, [pc, #276]	@ (80022dc <HW_TS_Init+0x18c>)
 80021c8:	691b      	ldr	r3, [r3, #16]
 80021ca:	b29b      	uxth	r3, r3
 80021cc:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80021d0:	b29b      	uxth	r3, r3
 80021d2:	3301      	adds	r3, #1
 80021d4:	b29a      	uxth	r2, r3
 80021d6:	4b44      	ldr	r3, [pc, #272]	@ (80022e8 <HW_TS_Init+0x198>)
 80021d8:	801a      	strh	r2, [r3, #0]

  /**
   *  Margin is taken to avoid wrong calculation when the wrap around is there and some
   *  application interrupts may have delayed the reading
   */
  localmaxwakeuptimersetup = ((((SynchPrescalerUserConfig - 1)*AsynchPrescalerUserConfig) - CFG_HW_TS_RTC_HANDLER_MAX_DELAY) >> WakeupTimerDivider);
 80021da:	4b43      	ldr	r3, [pc, #268]	@ (80022e8 <HW_TS_Init+0x198>)
 80021dc:	881b      	ldrh	r3, [r3, #0]
 80021de:	3b01      	subs	r3, #1
 80021e0:	4a40      	ldr	r2, [pc, #256]	@ (80022e4 <HW_TS_Init+0x194>)
 80021e2:	7812      	ldrb	r2, [r2, #0]
 80021e4:	fb02 f303 	mul.w	r3, r2, r3
 80021e8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80021ec:	4a3c      	ldr	r2, [pc, #240]	@ (80022e0 <HW_TS_Init+0x190>)
 80021ee:	7812      	ldrb	r2, [r2, #0]
 80021f0:	40d3      	lsrs	r3, r2
 80021f2:	61bb      	str	r3, [r7, #24]

  if(localmaxwakeuptimersetup >= 0xFFFF)
 80021f4:	69bb      	ldr	r3, [r7, #24]
 80021f6:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d904      	bls.n	8002208 <HW_TS_Init+0xb8>
  {
    MaxWakeupTimerSetup = 0xFFFF;
 80021fe:	4b3b      	ldr	r3, [pc, #236]	@ (80022ec <HW_TS_Init+0x19c>)
 8002200:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002204:	801a      	strh	r2, [r3, #0]
 8002206:	e003      	b.n	8002210 <HW_TS_Init+0xc0>
  }
  else
  {
    MaxWakeupTimerSetup = (uint16_t)localmaxwakeuptimersetup;
 8002208:	69bb      	ldr	r3, [r7, #24]
 800220a:	b29a      	uxth	r2, r3
 800220c:	4b37      	ldr	r3, [pc, #220]	@ (80022ec <HW_TS_Init+0x19c>)
 800220e:	801a      	strh	r2, [r3, #0]
  }

  /**
   * Configure EXTI module
   */
  LL_EXTI_EnableRisingTrig_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002210:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8002214:	f7ff fb9c 	bl	8001950 <LL_EXTI_EnableRisingTrig_0_31>
  LL_EXTI_EnableIT_0_31(RTC_EXTI_LINE_WAKEUPTIMER_EVENT);
 8002218:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800221c:	f7ff fb84 	bl	8001928 <LL_EXTI_EnableIT_0_31>

  if(TimerInitMode == hw_ts_InitMode_Full)
 8002220:	79fb      	ldrb	r3, [r7, #7]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d13d      	bne.n	80022a2 <HW_TS_Init+0x152>
  {
    WakeupTimerLimitation = WakeupTimerValue_LargeEnough;
 8002226:	4b32      	ldr	r3, [pc, #200]	@ (80022f0 <HW_TS_Init+0x1a0>)
 8002228:	2201      	movs	r2, #1
 800222a:	701a      	strb	r2, [r3, #0]
    SSRValueOnLastSetup = SSR_FORBIDDEN_VALUE;
 800222c:	4b31      	ldr	r3, [pc, #196]	@ (80022f4 <HW_TS_Init+0x1a4>)
 800222e:	f04f 32ff 	mov.w	r2, #4294967295
 8002232:	601a      	str	r2, [r3, #0]

    /**
     * Initialize the timer server
     */
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 8002234:	2300      	movs	r3, #0
 8002236:	77fb      	strb	r3, [r7, #31]
 8002238:	e00c      	b.n	8002254 <HW_TS_Init+0x104>
    {
      aTimerContext[loop].TimerIDStatus = TimerID_Free;
 800223a:	7ffa      	ldrb	r2, [r7, #31]
 800223c:	492e      	ldr	r1, [pc, #184]	@ (80022f8 <HW_TS_Init+0x1a8>)
 800223e:	4613      	mov	r3, r2
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	4413      	add	r3, r2
 8002244:	00db      	lsls	r3, r3, #3
 8002246:	440b      	add	r3, r1
 8002248:	330c      	adds	r3, #12
 800224a:	2200      	movs	r2, #0
 800224c:	701a      	strb	r2, [r3, #0]
    for(loop = 0; loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER; loop++)
 800224e:	7ffb      	ldrb	r3, [r7, #31]
 8002250:	3301      	adds	r3, #1
 8002252:	77fb      	strb	r3, [r7, #31]
 8002254:	7ffb      	ldrb	r3, [r7, #31]
 8002256:	2b05      	cmp	r3, #5
 8002258:	d9ef      	bls.n	800223a <HW_TS_Init+0xea>
    }

    CurrentRunningTimerID = CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER;   /**<  Set ID to non valid value */
 800225a:	4b28      	ldr	r3, [pc, #160]	@ (80022fc <HW_TS_Init+0x1ac>)
 800225c:	2206      	movs	r2, #6
 800225e:	701a      	strb	r2, [r3, #0]

    __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);                       /**<  Disable the Wakeup Timer */
 8002260:	4b1d      	ldr	r3, [pc, #116]	@ (80022d8 <HW_TS_Init+0x188>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	689a      	ldr	r2, [r3, #8]
 8002266:	4b1c      	ldr	r3, [pc, #112]	@ (80022d8 <HW_TS_Init+0x188>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800226e:	609a      	str	r2, [r3, #8]
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);     /**<  Clear flag in RTC module */
 8002270:	4b19      	ldr	r3, [pc, #100]	@ (80022d8 <HW_TS_Init+0x188>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	68db      	ldr	r3, [r3, #12]
 8002276:	b2da      	uxtb	r2, r3
 8002278:	4b17      	ldr	r3, [pc, #92]	@ (80022d8 <HW_TS_Init+0x188>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002280:	60da      	str	r2, [r3, #12]
    __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module  */
 8002282:	4b1f      	ldr	r3, [pc, #124]	@ (8002300 <HW_TS_Init+0x1b0>)
 8002284:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002288:	60da      	str	r2, [r3, #12]
    HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);       /**<  Clear pending bit in NVIC  */
 800228a:	2003      	movs	r0, #3
 800228c:	f007 ff5d 	bl	800a14a <HAL_NVIC_ClearPendingIRQ>
    __HAL_RTC_WAKEUPTIMER_ENABLE_IT(&hrtc, RTC_IT_WUT);         /**<  Enable interrupt in RTC module  */
 8002290:	4b11      	ldr	r3, [pc, #68]	@ (80022d8 <HW_TS_Init+0x188>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	689a      	ldr	r2, [r3, #8]
 8002296:	4b10      	ldr	r3, [pc, #64]	@ (80022d8 <HW_TS_Init+0x188>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800229e:	609a      	str	r2, [r3, #8]
 80022a0:	e009      	b.n	80022b6 <HW_TS_Init+0x166>
  }
  else
  {
    if(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTF) != RESET)
 80022a2:	4b0d      	ldr	r3, [pc, #52]	@ (80022d8 <HW_TS_Init+0x188>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	68db      	ldr	r3, [r3, #12]
 80022a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d002      	beq.n	80022b6 <HW_TS_Init+0x166>
    {
      /**
       * Simulate that the Timer expired
       */
      HAL_NVIC_SetPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);
 80022b0:	2003      	movs	r0, #3
 80022b2:	f007 ff3c 	bl	800a12e <HAL_NVIC_SetPendingIRQ>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80022b6:	4b08      	ldr	r3, [pc, #32]	@ (80022d8 <HW_TS_Init+0x188>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	22ff      	movs	r2, #255	@ 0xff
 80022bc:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_SetPriority(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_PREEMPTPRIO, CFG_HW_TS_NVIC_RTC_WAKEUP_IT_SUBPRIO);   /**<  Set NVIC priority */
 80022be:	2200      	movs	r2, #0
 80022c0:	2103      	movs	r1, #3
 80022c2:	2003      	movs	r0, #3
 80022c4:	f007 fef1 	bl	800a0aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80022c8:	2003      	movs	r0, #3
 80022ca:	f007 ff08 	bl	800a0de <HAL_NVIC_EnableIRQ>

  return;
 80022ce:	bf00      	nop
}
 80022d0:	3720      	adds	r7, #32
 80022d2:	46bd      	mov	sp, r7
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	2000074c 	.word	0x2000074c
 80022dc:	40002800 	.word	0x40002800
 80022e0:	20000705 	.word	0x20000705
 80022e4:	20000706 	.word	0x20000706
 80022e8:	20000708 	.word	0x20000708
 80022ec:	2000070a 	.word	0x2000070a
 80022f0:	20000704 	.word	0x20000704
 80022f4:	20000700 	.word	0x20000700
 80022f8:	2000066c 	.word	0x2000066c
 80022fc:	200006fc 	.word	0x200006fc
 8002300:	58000800 	.word	0x58000800

08002304 <HW_TS_Create>:

HW_TS_ReturnStatus_t HW_TS_Create(uint32_t TimerProcessID, uint8_t *pTimerId, HW_TS_Mode_t TimerMode, HW_TS_pTimerCb_t pftimeout_handler)
{
 8002304:	b480      	push	{r7}
 8002306:	b08b      	sub	sp, #44	@ 0x2c
 8002308:	af00      	add	r7, sp, #0
 800230a:	60f8      	str	r0, [r7, #12]
 800230c:	60b9      	str	r1, [r7, #8]
 800230e:	603b      	str	r3, [r7, #0]
 8002310:	4613      	mov	r3, r2
 8002312:	71fb      	strb	r3, [r7, #7]
  HW_TS_ReturnStatus_t localreturnstatus;
  uint8_t loop = 0;
 8002314:	2300      	movs	r3, #0
 8002316:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800231a:	f3ef 8310 	mrs	r3, PRIMASK
 800231e:	61fb      	str	r3, [r7, #28]
  return(result);
 8002320:	69fb      	ldr	r3, [r7, #28]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002322:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8002324:	b672      	cpsid	i
}
 8002326:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002328:	e004      	b.n	8002334 <HW_TS_Create+0x30>
  {
    loop++;
 800232a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800232e:	3301      	adds	r3, #1
 8002330:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  while((loop < CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER) && (aTimerContext[loop].TimerIDStatus != TimerID_Free))
 8002334:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002338:	2b05      	cmp	r3, #5
 800233a:	d80c      	bhi.n	8002356 <HW_TS_Create+0x52>
 800233c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002340:	492c      	ldr	r1, [pc, #176]	@ (80023f4 <HW_TS_Create+0xf0>)
 8002342:	4613      	mov	r3, r2
 8002344:	005b      	lsls	r3, r3, #1
 8002346:	4413      	add	r3, r2
 8002348:	00db      	lsls	r3, r3, #3
 800234a:	440b      	add	r3, r1
 800234c:	330c      	adds	r3, #12
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	b2db      	uxtb	r3, r3
 8002352:	2b00      	cmp	r3, #0
 8002354:	d1e9      	bne.n	800232a <HW_TS_Create+0x26>
  }

  if(loop != CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 8002356:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800235a:	2b06      	cmp	r3, #6
 800235c:	d038      	beq.n	80023d0 <HW_TS_Create+0xcc>
  {
    aTimerContext[loop].TimerIDStatus = TimerID_Created;
 800235e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002362:	4924      	ldr	r1, [pc, #144]	@ (80023f4 <HW_TS_Create+0xf0>)
 8002364:	4613      	mov	r3, r2
 8002366:	005b      	lsls	r3, r3, #1
 8002368:	4413      	add	r3, r2
 800236a:	00db      	lsls	r3, r3, #3
 800236c:	440b      	add	r3, r1
 800236e:	330c      	adds	r3, #12
 8002370:	2201      	movs	r2, #1
 8002372:	701a      	strb	r2, [r3, #0]
 8002374:	6a3b      	ldr	r3, [r7, #32]
 8002376:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002378:	69bb      	ldr	r3, [r7, #24]
 800237a:	f383 8810 	msr	PRIMASK, r3
}
 800237e:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    aTimerContext[loop].TimerProcessID = TimerProcessID;
 8002380:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002384:	491b      	ldr	r1, [pc, #108]	@ (80023f4 <HW_TS_Create+0xf0>)
 8002386:	4613      	mov	r3, r2
 8002388:	005b      	lsls	r3, r3, #1
 800238a:	4413      	add	r3, r2
 800238c:	00db      	lsls	r3, r3, #3
 800238e:	440b      	add	r3, r1
 8002390:	3310      	adds	r3, #16
 8002392:	68fa      	ldr	r2, [r7, #12]
 8002394:	601a      	str	r2, [r3, #0]
    aTimerContext[loop].TimerMode = TimerMode;
 8002396:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800239a:	4916      	ldr	r1, [pc, #88]	@ (80023f4 <HW_TS_Create+0xf0>)
 800239c:	4613      	mov	r3, r2
 800239e:	005b      	lsls	r3, r3, #1
 80023a0:	4413      	add	r3, r2
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	440b      	add	r3, r1
 80023a6:	330d      	adds	r3, #13
 80023a8:	79fa      	ldrb	r2, [r7, #7]
 80023aa:	701a      	strb	r2, [r3, #0]
    aTimerContext[loop].pTimerCallBack = pftimeout_handler;
 80023ac:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80023b0:	4910      	ldr	r1, [pc, #64]	@ (80023f4 <HW_TS_Create+0xf0>)
 80023b2:	4613      	mov	r3, r2
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	4413      	add	r3, r2
 80023b8:	00db      	lsls	r3, r3, #3
 80023ba:	440b      	add	r3, r1
 80023bc:	683a      	ldr	r2, [r7, #0]
 80023be:	601a      	str	r2, [r3, #0]
    *pTimerId = loop;
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80023c6:	701a      	strb	r2, [r3, #0]

    localreturnstatus = hw_ts_Successful;
 80023c8:	2300      	movs	r3, #0
 80023ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80023ce:	e008      	b.n	80023e2 <HW_TS_Create+0xde>
 80023d0:	6a3b      	ldr	r3, [r7, #32]
 80023d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80023d4:	697b      	ldr	r3, [r7, #20]
 80023d6:	f383 8810 	msr	PRIMASK, r3
}
 80023da:	bf00      	nop
  {
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
    __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

    localreturnstatus = hw_ts_Failed;
 80023dc:	2301      	movs	r3, #1
 80023de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  return(localreturnstatus);
 80023e2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	372c      	adds	r7, #44	@ 0x2c
 80023ea:	46bd      	mov	sp, r7
 80023ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f0:	4770      	bx	lr
 80023f2:	bf00      	nop
 80023f4:	2000066c 	.word	0x2000066c

080023f8 <HW_TS_Stop>:

  return;
}

void HW_TS_Stop(uint8_t timer_id)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	4603      	mov	r3, r0
 8002400:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002402:	f3ef 8310 	mrs	r3, PRIMASK
 8002406:	60fb      	str	r3, [r7, #12]
  return(result);
 8002408:	68fb      	ldr	r3, [r7, #12]
#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800240a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800240c:	b672      	cpsid	i
}
 800240e:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 8002410:	2003      	movs	r0, #3
 8002412:	f007 fe72 	bl	800a0fa <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002416:	4b34      	ldr	r3, [pc, #208]	@ (80024e8 <HW_TS_Stop+0xf0>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	22ca      	movs	r2, #202	@ 0xca
 800241c:	625a      	str	r2, [r3, #36]	@ 0x24
 800241e:	4b32      	ldr	r3, [pc, #200]	@ (80024e8 <HW_TS_Stop+0xf0>)
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2253      	movs	r2, #83	@ 0x53
 8002424:	625a      	str	r2, [r3, #36]	@ 0x24

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 8002426:	79fa      	ldrb	r2, [r7, #7]
 8002428:	4930      	ldr	r1, [pc, #192]	@ (80024ec <HW_TS_Stop+0xf4>)
 800242a:	4613      	mov	r3, r2
 800242c:	005b      	lsls	r3, r3, #1
 800242e:	4413      	add	r3, r2
 8002430:	00db      	lsls	r3, r3, #3
 8002432:	440b      	add	r3, r1
 8002434:	330c      	adds	r3, #12
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	b2db      	uxtb	r3, r3
 800243a:	2b02      	cmp	r3, #2
 800243c:	d142      	bne.n	80024c4 <HW_TS_Stop+0xcc>
  {
    UnlinkTimer(timer_id, SSR_Read_Requested);
 800243e:	79fb      	ldrb	r3, [r7, #7]
 8002440:	2100      	movs	r1, #0
 8002442:	4618      	mov	r0, r3
 8002444:	f7ff fc06 	bl	8001c54 <UnlinkTimer>
    localcurrentrunningtimerid = CurrentRunningTimerID;
 8002448:	4b29      	ldr	r3, [pc, #164]	@ (80024f0 <HW_TS_Stop+0xf8>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	74fb      	strb	r3, [r7, #19]

    if(localcurrentrunningtimerid == CFG_HW_TS_MAX_NBR_CONCURRENT_TIMER)
 800244e:	7cfb      	ldrb	r3, [r7, #19]
 8002450:	2b06      	cmp	r3, #6
 8002452:	d12f      	bne.n	80024b4 <HW_TS_Stop+0xbc>
       */

      /**
       * Disable the timer
       */
      if((READ_BIT(RTC->CR, RTC_CR_WUTE) == (RTC_CR_WUTE)) == SET)
 8002454:	4b27      	ldr	r3, [pc, #156]	@ (80024f4 <HW_TS_Stop+0xfc>)
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800245c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002460:	d107      	bne.n	8002472 <HW_TS_Stop+0x7a>
      {
        /**
         * Wait for the flag to be back to 0 when the wakeup timer is enabled
         */
        while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == SET);
 8002462:	bf00      	nop
 8002464:	4b20      	ldr	r3, [pc, #128]	@ (80024e8 <HW_TS_Stop+0xf0>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	68db      	ldr	r3, [r3, #12]
 800246a:	f003 0304 	and.w	r3, r3, #4
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1f8      	bne.n	8002464 <HW_TS_Stop+0x6c>
      }
      __HAL_RTC_WAKEUPTIMER_DISABLE(&hrtc);   /**<  Disable the Wakeup Timer */
 8002472:	4b1d      	ldr	r3, [pc, #116]	@ (80024e8 <HW_TS_Stop+0xf0>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	689a      	ldr	r2, [r3, #8]
 8002478:	4b1b      	ldr	r3, [pc, #108]	@ (80024e8 <HW_TS_Stop+0xf0>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002480:	609a      	str	r2, [r3, #8]

      while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(&hrtc, RTC_FLAG_WUTWF) == RESET);
 8002482:	bf00      	nop
 8002484:	4b18      	ldr	r3, [pc, #96]	@ (80024e8 <HW_TS_Stop+0xf0>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	f003 0304 	and.w	r3, r3, #4
 800248e:	2b00      	cmp	r3, #0
 8002490:	d0f8      	beq.n	8002484 <HW_TS_Stop+0x8c>
       * It takes 2 RTCCLK between the time the WUTE bit is disabled and the
       * time the timer is disabled. The WUTWF bit somehow guarantee the system is stable
       * Otherwise, when the timer is periodic with 1 Tick, it may generate an extra interrupt in between
       * due to the autoreload feature
       */
      __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(&hrtc, RTC_FLAG_WUTF);   /**<  Clear flag in RTC module */
 8002492:	4b15      	ldr	r3, [pc, #84]	@ (80024e8 <HW_TS_Stop+0xf0>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	68db      	ldr	r3, [r3, #12]
 8002498:	b2da      	uxtb	r2, r3
 800249a:	4b13      	ldr	r3, [pc, #76]	@ (80024e8 <HW_TS_Stop+0xf0>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 80024a2:	60da      	str	r2, [r3, #12]
      __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG(); /**<  Clear flag in EXTI module */
 80024a4:	4b14      	ldr	r3, [pc, #80]	@ (80024f8 <HW_TS_Stop+0x100>)
 80024a6:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80024aa:	60da      	str	r2, [r3, #12]
      HAL_NVIC_ClearPendingIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);   /**<  Clear pending bit in NVIC */
 80024ac:	2003      	movs	r0, #3
 80024ae:	f007 fe4c 	bl	800a14a <HAL_NVIC_ClearPendingIRQ>
 80024b2:	e007      	b.n	80024c4 <HW_TS_Stop+0xcc>
    }
    else if(PreviousRunningTimerID != localcurrentrunningtimerid)
 80024b4:	4b11      	ldr	r3, [pc, #68]	@ (80024fc <HW_TS_Stop+0x104>)
 80024b6:	781b      	ldrb	r3, [r3, #0]
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	7cfa      	ldrb	r2, [r7, #19]
 80024bc:	429a      	cmp	r2, r3
 80024be:	d001      	beq.n	80024c4 <HW_TS_Stop+0xcc>
    {
      RescheduleTimerList();
 80024c0:	f7ff fce4 	bl	8001e8c <RescheduleTimerList>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80024c4:	4b08      	ldr	r3, [pc, #32]	@ (80024e8 <HW_TS_Stop+0xf0>)
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	22ff      	movs	r2, #255	@ 0xff
 80024ca:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80024cc:	2003      	movs	r0, #3
 80024ce:	f007 fe06 	bl	800a0de <HAL_NVIC_EnableIRQ>
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80024d6:	68bb      	ldr	r3, [r7, #8]
 80024d8:	f383 8810 	msr	PRIMASK, r3
}
 80024dc:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80024de:	bf00      	nop
}
 80024e0:	3718      	adds	r7, #24
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	2000074c 	.word	0x2000074c
 80024ec:	2000066c 	.word	0x2000066c
 80024f0:	200006fc 	.word	0x200006fc
 80024f4:	40002800 	.word	0x40002800
 80024f8:	58000800 	.word	0x58000800
 80024fc:	200006fd 	.word	0x200006fd

08002500 <HW_TS_Start>:

void HW_TS_Start(uint8_t timer_id, uint32_t timeout_ticks)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b086      	sub	sp, #24
 8002504:	af00      	add	r7, sp, #0
 8002506:	4603      	mov	r3, r0
 8002508:	6039      	str	r1, [r7, #0]
 800250a:	71fb      	strb	r3, [r7, #7]

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  uint32_t primask_bit;
#endif

  if(aTimerContext[timer_id].TimerIDStatus == TimerID_Running)
 800250c:	79fa      	ldrb	r2, [r7, #7]
 800250e:	493b      	ldr	r1, [pc, #236]	@ (80025fc <HW_TS_Start+0xfc>)
 8002510:	4613      	mov	r3, r2
 8002512:	005b      	lsls	r3, r3, #1
 8002514:	4413      	add	r3, r2
 8002516:	00db      	lsls	r3, r3, #3
 8002518:	440b      	add	r3, r1
 800251a:	330c      	adds	r3, #12
 800251c:	781b      	ldrb	r3, [r3, #0]
 800251e:	b2db      	uxtb	r3, r3
 8002520:	2b02      	cmp	r3, #2
 8002522:	d103      	bne.n	800252c <HW_TS_Start+0x2c>
  {
    HW_TS_Stop( timer_id );
 8002524:	79fb      	ldrb	r3, [r7, #7]
 8002526:	4618      	mov	r0, r3
 8002528:	f7ff ff66 	bl	80023f8 <HW_TS_Stop>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800252c:	f3ef 8310 	mrs	r3, PRIMASK
 8002530:	60fb      	str	r3, [r7, #12]
  return(result);
 8002532:	68fb      	ldr	r3, [r7, #12]
  }

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8002534:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8002536:	b672      	cpsid	i
}
 8002538:	bf00      	nop
  __disable_irq();          /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
#endif

  HAL_NVIC_DisableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID);    /**<  Disable NVIC */
 800253a:	2003      	movs	r0, #3
 800253c:	f007 fddd 	bl	800a0fa <HAL_NVIC_DisableIRQ>

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE( &hrtc );
 8002540:	4b2f      	ldr	r3, [pc, #188]	@ (8002600 <HW_TS_Start+0x100>)
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	22ca      	movs	r2, #202	@ 0xca
 8002546:	625a      	str	r2, [r3, #36]	@ 0x24
 8002548:	4b2d      	ldr	r3, [pc, #180]	@ (8002600 <HW_TS_Start+0x100>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	2253      	movs	r2, #83	@ 0x53
 800254e:	625a      	str	r2, [r3, #36]	@ 0x24

  aTimerContext[timer_id].TimerIDStatus = TimerID_Running;
 8002550:	79fa      	ldrb	r2, [r7, #7]
 8002552:	492a      	ldr	r1, [pc, #168]	@ (80025fc <HW_TS_Start+0xfc>)
 8002554:	4613      	mov	r3, r2
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	4413      	add	r3, r2
 800255a:	00db      	lsls	r3, r3, #3
 800255c:	440b      	add	r3, r1
 800255e:	330c      	adds	r3, #12
 8002560:	2202      	movs	r2, #2
 8002562:	701a      	strb	r2, [r3, #0]

  aTimerContext[timer_id].CountLeft = timeout_ticks;
 8002564:	79fa      	ldrb	r2, [r7, #7]
 8002566:	4925      	ldr	r1, [pc, #148]	@ (80025fc <HW_TS_Start+0xfc>)
 8002568:	4613      	mov	r3, r2
 800256a:	005b      	lsls	r3, r3, #1
 800256c:	4413      	add	r3, r2
 800256e:	00db      	lsls	r3, r3, #3
 8002570:	440b      	add	r3, r1
 8002572:	3308      	adds	r3, #8
 8002574:	683a      	ldr	r2, [r7, #0]
 8002576:	601a      	str	r2, [r3, #0]
  aTimerContext[timer_id].CounterInit = timeout_ticks;
 8002578:	79fa      	ldrb	r2, [r7, #7]
 800257a:	4920      	ldr	r1, [pc, #128]	@ (80025fc <HW_TS_Start+0xfc>)
 800257c:	4613      	mov	r3, r2
 800257e:	005b      	lsls	r3, r3, #1
 8002580:	4413      	add	r3, r2
 8002582:	00db      	lsls	r3, r3, #3
 8002584:	440b      	add	r3, r1
 8002586:	3304      	adds	r3, #4
 8002588:	683a      	ldr	r2, [r7, #0]
 800258a:	601a      	str	r2, [r3, #0]

  time_elapsed =  linkTimer(timer_id);
 800258c:	79fb      	ldrb	r3, [r7, #7]
 800258e:	4618      	mov	r0, r3
 8002590:	f7ff fab6 	bl	8001b00 <linkTimer>
 8002594:	4603      	mov	r3, r0
 8002596:	827b      	strh	r3, [r7, #18]

  localcurrentrunningtimerid = CurrentRunningTimerID;
 8002598:	4b1a      	ldr	r3, [pc, #104]	@ (8002604 <HW_TS_Start+0x104>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	747b      	strb	r3, [r7, #17]

  if(PreviousRunningTimerID != localcurrentrunningtimerid)
 800259e:	4b1a      	ldr	r3, [pc, #104]	@ (8002608 <HW_TS_Start+0x108>)
 80025a0:	781b      	ldrb	r3, [r3, #0]
 80025a2:	b2db      	uxtb	r3, r3
 80025a4:	7c7a      	ldrb	r2, [r7, #17]
 80025a6:	429a      	cmp	r2, r3
 80025a8:	d002      	beq.n	80025b0 <HW_TS_Start+0xb0>
  {
    RescheduleTimerList();
 80025aa:	f7ff fc6f 	bl	8001e8c <RescheduleTimerList>
 80025ae:	e013      	b.n	80025d8 <HW_TS_Start+0xd8>
  }
  else
  {
    aTimerContext[timer_id].CountLeft -= time_elapsed;
 80025b0:	79fa      	ldrb	r2, [r7, #7]
 80025b2:	4912      	ldr	r1, [pc, #72]	@ (80025fc <HW_TS_Start+0xfc>)
 80025b4:	4613      	mov	r3, r2
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	4413      	add	r3, r2
 80025ba:	00db      	lsls	r3, r3, #3
 80025bc:	440b      	add	r3, r1
 80025be:	3308      	adds	r3, #8
 80025c0:	6819      	ldr	r1, [r3, #0]
 80025c2:	8a7b      	ldrh	r3, [r7, #18]
 80025c4:	79fa      	ldrb	r2, [r7, #7]
 80025c6:	1ac9      	subs	r1, r1, r3
 80025c8:	480c      	ldr	r0, [pc, #48]	@ (80025fc <HW_TS_Start+0xfc>)
 80025ca:	4613      	mov	r3, r2
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	4413      	add	r3, r2
 80025d0:	00db      	lsls	r3, r3, #3
 80025d2:	4403      	add	r3, r0
 80025d4:	3308      	adds	r3, #8
 80025d6:	6019      	str	r1, [r3, #0]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE( &hrtc );
 80025d8:	4b09      	ldr	r3, [pc, #36]	@ (8002600 <HW_TS_Start+0x100>)
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	22ff      	movs	r2, #255	@ 0xff
 80025de:	625a      	str	r2, [r3, #36]	@ 0x24

  HAL_NVIC_EnableIRQ(CFG_HW_TS_RTC_WAKEUP_HANDLER_ID); /**<  Enable NVIC */
 80025e0:	2003      	movs	r0, #3
 80025e2:	f007 fd7c 	bl	800a0de <HAL_NVIC_EnableIRQ>
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	f383 8810 	msr	PRIMASK, r3
}
 80025f0:	bf00      	nop

#if (CFG_HW_TS_USE_PRIMASK_AS_CRITICAL_SECTION == 1)
  __set_PRIMASK(primask_bit); /**< Restore PRIMASK bit*/
#endif

  return;
 80025f2:	bf00      	nop
}
 80025f4:	3718      	adds	r7, #24
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}
 80025fa:	bf00      	nop
 80025fc:	2000066c 	.word	0x2000066c
 8002600:	2000074c 	.word	0x2000074c
 8002604:	200006fc 	.word	0x200006fc
 8002608:	200006fd 	.word	0x200006fd

0800260c <HW_TS_RTC_Int_AppNot>:

  return (return_value);
}

__weak void HW_TS_RTC_Int_AppNot(uint32_t TimerProcessID, uint8_t TimerID, HW_TS_pTimerCb_t pTimerCallBack)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b084      	sub	sp, #16
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	460b      	mov	r3, r1
 8002616:	607a      	str	r2, [r7, #4]
 8002618:	72fb      	strb	r3, [r7, #11]
  pTimerCallBack();
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4798      	blx	r3

  return;
 800261e:	bf00      	nop
}
 8002620:	3710      	adds	r7, #16
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
	...

08002628 <HAL_UART_TxCpltCallback>:

    return;
}

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	b082      	sub	sp, #8
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
    switch ((uint32_t)huart->Instance)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	461a      	mov	r2, r3
 8002636:	4b09      	ldr	r3, [pc, #36]	@ (800265c <HAL_UART_TxCpltCallback+0x34>)
 8002638:	429a      	cmp	r2, r3
 800263a:	d107      	bne.n	800264c <HAL_UART_TxCpltCallback+0x24>
            break;
#endif

#if (CFG_HW_LPUART1_ENABLED == 1)
        case (uint32_t)LPUART1:
            if(HW_hlpuart1TxCb)
 800263c:	4b08      	ldr	r3, [pc, #32]	@ (8002660 <HAL_UART_TxCpltCallback+0x38>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2b00      	cmp	r3, #0
 8002642:	d005      	beq.n	8002650 <HAL_UART_TxCpltCallback+0x28>
            {
                HW_hlpuart1TxCb();
 8002644:	4b06      	ldr	r3, [pc, #24]	@ (8002660 <HAL_UART_TxCpltCallback+0x38>)
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4798      	blx	r3
            }
            break;
 800264a:	e001      	b.n	8002650 <HAL_UART_TxCpltCallback+0x28>
#endif

        default:
            break;
 800264c:	bf00      	nop
 800264e:	e000      	b.n	8002652 <HAL_UART_TxCpltCallback+0x2a>
            break;
 8002650:	bf00      	nop
    }

    return;
 8002652:	bf00      	nop
}
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	40008000 	.word	0x40008000
 8002660:	2000070c 	.word	0x2000070c

08002664 <LL_RCC_LSE_SetDriveCapability>:
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 800266c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002670:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002674:	f023 0218 	bic.w	r2, r3, #24
 8002678:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	4313      	orrs	r3, r2
 8002680:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8002684:	bf00      	nop
 8002686:	370c      	adds	r7, #12
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <LL_AHB1_GRP1_EnableClock>:
{
 8002690:	b480      	push	{r7}
 8002692:	b085      	sub	sp, #20
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8002698:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800269c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800269e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80026a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4013      	ands	r3, r2
 80026b2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026b4:	68fb      	ldr	r3, [r7, #12]
}
 80026b6:	bf00      	nop
 80026b8:	3714      	adds	r7, #20
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr

080026c2 <LL_AHB2_GRP1_EnableClock>:
{
 80026c2:	b480      	push	{r7}
 80026c4:	b085      	sub	sp, #20
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80026ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026d0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80026da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	4013      	ands	r3, r2
 80026e4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026e6:	68fb      	ldr	r3, [r7, #12]
}
 80026e8:	bf00      	nop
 80026ea:	3714      	adds	r7, #20
 80026ec:	46bd      	mov	sp, r7
 80026ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f2:	4770      	bx	lr

080026f4 <LL_RTC_EnableWriteProtection>:
{
 80026f4:	b480      	push	{r7}
 80026f6:	b083      	sub	sp, #12
 80026f8:	af00      	add	r7, sp, #0
 80026fa:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_DISABLE);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	22ff      	movs	r2, #255	@ 0xff
 8002700:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002702:	bf00      	nop
 8002704:	370c      	adds	r7, #12
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr

0800270e <LL_RTC_DisableWriteProtection>:
{
 800270e:	b480      	push	{r7}
 8002710:	b083      	sub	sp, #12
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_1);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	22ca      	movs	r2, #202	@ 0xca
 800271a:	625a      	str	r2, [r3, #36]	@ 0x24
  WRITE_REG(RTCx->WPR, RTC_WRITE_PROTECTION_ENABLE_2);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2253      	movs	r2, #83	@ 0x53
 8002720:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002722:	bf00      	nop
 8002724:	370c      	adds	r7, #12
 8002726:	46bd      	mov	sp, r7
 8002728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272c:	4770      	bx	lr

0800272e <LL_RTC_WAKEUP_SetClock>:
{
 800272e:	b480      	push	{r7}
 8002730:	b083      	sub	sp, #12
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
 8002736:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RTCx->CR, RTC_CR_WUCKSEL, WakeupClock);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	689b      	ldr	r3, [r3, #8]
 800273c:	f023 0207 	bic.w	r2, r3, #7
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	431a      	orrs	r2, r3
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	609a      	str	r2, [r3, #8]
}
 8002748:	bf00      	nop
 800274a:	370c      	adds	r7, #12
 800274c:	46bd      	mov	sp, r7
 800274e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002752:	4770      	bx	lr

08002754 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
void MX_LPUART1_UART_Init(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8002758:	4b22      	ldr	r3, [pc, #136]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 800275a:	4a23      	ldr	r2, [pc, #140]	@ (80027e8 <MX_LPUART1_UART_Init+0x94>)
 800275c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800275e:	4b21      	ldr	r3, [pc, #132]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 8002760:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002764:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002766:	4b1f      	ldr	r3, [pc, #124]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 8002768:	2200      	movs	r2, #0
 800276a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800276c:	4b1d      	ldr	r3, [pc, #116]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 800276e:	2200      	movs	r2, #0
 8002770:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8002772:	4b1c      	ldr	r3, [pc, #112]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 8002774:	2200      	movs	r2, #0
 8002776:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8002778:	4b1a      	ldr	r3, [pc, #104]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 800277a:	220c      	movs	r2, #12
 800277c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800277e:	4b19      	ldr	r3, [pc, #100]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 8002780:	2200      	movs	r2, #0
 8002782:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002784:	4b17      	ldr	r3, [pc, #92]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 8002786:	2200      	movs	r2, #0
 8002788:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800278a:	4b16      	ldr	r3, [pc, #88]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 800278c:	2200      	movs	r2, #0
 800278e:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002790:	4b14      	ldr	r3, [pc, #80]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 8002792:	2200      	movs	r2, #0
 8002794:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8002796:	4b13      	ldr	r3, [pc, #76]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 8002798:	2200      	movs	r2, #0
 800279a:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800279c:	4811      	ldr	r0, [pc, #68]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 800279e:	f00b fb5d 	bl	800de5c <HAL_UART_Init>
 80027a2:	4603      	mov	r3, r0
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d001      	beq.n	80027ac <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80027a8:	f000 fc17 	bl	8002fda <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027ac:	2100      	movs	r1, #0
 80027ae:	480d      	ldr	r0, [pc, #52]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 80027b0:	f00c fc65 	bl	800f07e <HAL_UARTEx_SetTxFifoThreshold>
 80027b4:	4603      	mov	r3, r0
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d001      	beq.n	80027be <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80027ba:	f000 fc0e 	bl	8002fda <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027be:	2100      	movs	r1, #0
 80027c0:	4808      	ldr	r0, [pc, #32]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 80027c2:	f00c fc9a 	bl	800f0fa <HAL_UARTEx_SetRxFifoThreshold>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d001      	beq.n	80027d0 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80027cc:	f000 fc05 	bl	8002fda <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80027d0:	4804      	ldr	r0, [pc, #16]	@ (80027e4 <MX_LPUART1_UART_Init+0x90>)
 80027d2:	f00c fc1b 	bl	800f00c <HAL_UARTEx_DisableFifoMode>
 80027d6:	4603      	mov	r3, r0
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d001      	beq.n	80027e0 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80027dc:	f000 fbfd 	bl	8002fda <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80027e0:	bf00      	nop
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	20000864 	.word	0x20000864
 80027e8:	40008000 	.word	0x40008000

080027ec <test_flash>:



void test_flash(void){
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b086      	sub	sp, #24
 80027f0:	af02      	add	r7, sp, #8
	int readsize;
	uint32_t size = 336;
 80027f2:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80027f6:	60fb      	str	r3, [r7, #12]

	uint32_t offset = 0;
 80027f8:	2300      	movs	r3, #0
 80027fa:	60bb      	str	r3, [r7, #8]
	uint16_t len = 0;
 80027fc:	2300      	movs	r3, #0
 80027fe:	80fb      	strh	r3, [r7, #6]
	FDS_Ret ret = FDS_OK;
 8002800:	2300      	movs	r3, #0
 8002802:	717b      	strb	r3, [r7, #5]

	W25Q_Init();		 // init the chip
 8002804:	f005 f864 	bl	80078d0 <W25Q_Init>

//	W25Q_WakeUP();
	FDS_Write((uint8_t *)("flash/test"), testbuf, sizeof(testbuf), FDS_PLAIN, NULL);
 8002808:	2300      	movs	r3, #0
 800280a:	9300      	str	r3, [sp, #0]
 800280c:	2300      	movs	r3, #0
 800280e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002812:	4928      	ldr	r1, [pc, #160]	@ (80028b4 <test_flash+0xc8>)
 8002814:	4828      	ldr	r0, [pc, #160]	@ (80028b8 <test_flash+0xcc>)
 8002816:	f004 fe3b 	bl	8007490 <FDS_Write>

	FDS_Write((uint8_t *)("flash/test2"), testbuf, sizeof(testbuf), FDS_PLAIN, NULL);
 800281a:	2300      	movs	r3, #0
 800281c:	9300      	str	r3, [sp, #0]
 800281e:	2300      	movs	r3, #0
 8002820:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002824:	4923      	ldr	r1, [pc, #140]	@ (80028b4 <test_flash+0xc8>)
 8002826:	4825      	ldr	r0, [pc, #148]	@ (80028bc <test_flash+0xd0>)
 8002828:	f004 fe32 	bl	8007490 <FDS_Write>
	FDS_Write((uint8_t *)("flash/test3"), testbuf, sizeof(testbuf), FDS_PLAIN, NULL);
 800282c:	2300      	movs	r3, #0
 800282e:	9300      	str	r3, [sp, #0]
 8002830:	2300      	movs	r3, #0
 8002832:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002836:	491f      	ldr	r1, [pc, #124]	@ (80028b4 <test_flash+0xc8>)
 8002838:	4821      	ldr	r0, [pc, #132]	@ (80028c0 <test_flash+0xd4>)
 800283a:	f004 fe29 	bl	8007490 <FDS_Write>

	ret = FDS_Read((uint8_t *)("flash/test2"), read_testbuf, &readsize);
 800283e:	463b      	mov	r3, r7
 8002840:	461a      	mov	r2, r3
 8002842:	4920      	ldr	r1, [pc, #128]	@ (80028c4 <test_flash+0xd8>)
 8002844:	481d      	ldr	r0, [pc, #116]	@ (80028bc <test_flash+0xd0>)
 8002846:	f004 ff17 	bl	8007678 <FDS_Read>
 800284a:	4603      	mov	r3, r0
 800284c:	717b      	strb	r3, [r7, #5]
	if(ret == FDS_OK){
 800284e:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d105      	bne.n	8002862 <test_flash+0x76>
		DbgTrace_mem_print_bin("-- Flash test ---", read_testbuf, readsize);
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	461a      	mov	r2, r3
 800285a:	491a      	ldr	r1, [pc, #104]	@ (80028c4 <test_flash+0xd8>)
 800285c:	481a      	ldr	r0, [pc, #104]	@ (80028c8 <test_flash+0xdc>)
 800285e:	f00d ffa9 	bl	80107b4 <DbgTrace_mem_print_bin>
	}

	ret = FDS_Read((uint8_t *)("flash/test"), read_testbuf, &readsize);
 8002862:	463b      	mov	r3, r7
 8002864:	461a      	mov	r2, r3
 8002866:	4917      	ldr	r1, [pc, #92]	@ (80028c4 <test_flash+0xd8>)
 8002868:	4813      	ldr	r0, [pc, #76]	@ (80028b8 <test_flash+0xcc>)
 800286a:	f004 ff05 	bl	8007678 <FDS_Read>
 800286e:	4603      	mov	r3, r0
 8002870:	717b      	strb	r3, [r7, #5]
	if(ret == FDS_OK){
 8002872:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d105      	bne.n	8002886 <test_flash+0x9a>
		DbgTrace_mem_print_bin("-- Flash test ---", read_testbuf, readsize);
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	461a      	mov	r2, r3
 800287e:	4911      	ldr	r1, [pc, #68]	@ (80028c4 <test_flash+0xd8>)
 8002880:	4811      	ldr	r0, [pc, #68]	@ (80028c8 <test_flash+0xdc>)
 8002882:	f00d ff97 	bl	80107b4 <DbgTrace_mem_print_bin>
	}

	ret = FDS_Read((uint8_t *)("flash/test3"), read_testbuf, &readsize);
 8002886:	463b      	mov	r3, r7
 8002888:	461a      	mov	r2, r3
 800288a:	490e      	ldr	r1, [pc, #56]	@ (80028c4 <test_flash+0xd8>)
 800288c:	480c      	ldr	r0, [pc, #48]	@ (80028c0 <test_flash+0xd4>)
 800288e:	f004 fef3 	bl	8007678 <FDS_Read>
 8002892:	4603      	mov	r3, r0
 8002894:	717b      	strb	r3, [r7, #5]
	if(ret == FDS_OK){
 8002896:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d105      	bne.n	80028aa <test_flash+0xbe>
		DbgTrace_mem_print_bin("-- Flash test ---", read_testbuf, readsize);
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	461a      	mov	r2, r3
 80028a2:	4908      	ldr	r1, [pc, #32]	@ (80028c4 <test_flash+0xd8>)
 80028a4:	4808      	ldr	r0, [pc, #32]	@ (80028c8 <test_flash+0xdc>)
 80028a6:	f00d ff85 	bl	80107b4 <DbgTrace_mem_print_bin>
	}
}
 80028aa:	bf00      	nop
 80028ac:	3710      	adds	r7, #16
 80028ae:	46bd      	mov	sp, r7
 80028b0:	bd80      	pop	{r7, pc}
 80028b2:	bf00      	nop
 80028b4:	20000008 	.word	0x20000008
 80028b8:	08015c38 	.word	0x08015c38
 80028bc:	08015c44 	.word	0x08015c44
 80028c0:	08015c50 	.word	0x08015c50
 80028c4:	20000a00 	.word	0x20000a00
 80028c8:	08015c5c 	.word	0x08015c5c

080028cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028d0:	f007 fa12 	bl	8009cf8 <HAL_Init>
  /* Config code for STM32_WPAN (HSE Tuning must be done before system clock configuration) */
  MX_APPE_Config();
 80028d4:	f7fe fcd0 	bl	8001278 <MX_APPE_Config>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028d8:	f000 f81e 	bl	8002918 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80028dc:	f000 f878 	bl	80029d0 <PeriphCommonClock_Config>

  /* IPCC initialisation */
  MX_IPCC_Init();
 80028e0:	f000 f896 	bl	8002a10 <MX_IPCC_Init>

  /* USER CODE BEGIN SysInit */

  PeriphClock_Config();
 80028e4:	f000 fb72 	bl	8002fcc <PeriphClock_Config>


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028e8:	f000 f8f4 	bl	8002ad4 <MX_GPIO_Init>
  MX_DMA_Init();
 80028ec:	f000 f8e0 	bl	8002ab0 <MX_DMA_Init>
  MX_RTC_Init();
 80028f0:	f000 f8aa 	bl	8002a48 <MX_RTC_Init>
  MX_LPUART1_UART_Init();
 80028f4:	f7ff ff2e 	bl	8002754 <MX_LPUART1_UART_Init>
  MX_RF_Init();
 80028f8:	f000 f89e 	bl	8002a38 <MX_RF_Init>
  MX_SPI2_Init();
 80028fc:	f000 fb02 	bl	8002f04 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  MX_QUADSPI_Init();
 8002900:	f000 fb3e 	bl	8002f80 <MX_QUADSPI_Init>

  /* USER CODE END 2 */

  /* Init code for STM32_WPAN */
  MX_APPE_Init();
 8002904:	f7fe fcc6 	bl	8001294 <MX_APPE_Init>

	test_flash();
 8002908:	f7ff ff70 	bl	80027ec <test_flash>
	
//  example_spimem();
  EPD_test_2IN9_V2();
 800290c:	f002 ff40 	bl	8005790 <EPD_test_2IN9_V2>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while(1)
  {
    /* USER CODE END WHILE */
    MX_APPE_Process();
 8002910:	f7fe ffb5 	bl	800187e <MX_APPE_Process>
 8002914:	e7fc      	b.n	8002910 <main+0x44>
	...

08002918 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b09a      	sub	sp, #104	@ 0x68
 800291c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800291e:	f107 0320 	add.w	r3, r7, #32
 8002922:	2248      	movs	r2, #72	@ 0x48
 8002924:	2100      	movs	r1, #0
 8002926:	4618      	mov	r0, r3
 8002928:	f010 ff66 	bl	80137f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800292c:	1d3b      	adds	r3, r7, #4
 800292e:	2200      	movs	r2, #0
 8002930:	601a      	str	r2, [r3, #0]
 8002932:	605a      	str	r2, [r3, #4]
 8002934:	609a      	str	r2, [r3, #8]
 8002936:	60da      	str	r2, [r3, #12]
 8002938:	611a      	str	r2, [r3, #16]
 800293a:	615a      	str	r2, [r3, #20]
 800293c:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 800293e:	f008 f9fb 	bl	800ad38 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMHIGH);
 8002942:	2010      	movs	r0, #16
 8002944:	f7ff fe8e 	bl	8002664 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002948:	4b20      	ldr	r3, [pc, #128]	@ (80029cc <SystemClock_Config+0xb4>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002950:	4a1e      	ldr	r2, [pc, #120]	@ (80029cc <SystemClock_Config+0xb4>)
 8002952:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002956:	6013      	str	r3, [r2, #0]
 8002958:	4b1c      	ldr	r3, [pc, #112]	@ (80029cc <SystemClock_Config+0xb4>)
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002960:	603b      	str	r3, [r7, #0]
 8002962:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE
 8002964:	2307      	movs	r3, #7
 8002966:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002968:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800296c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800296e:	2301      	movs	r3, #1
 8002970:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002972:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002976:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002978:	2340      	movs	r3, #64	@ 0x40
 800297a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800297c:	2300      	movs	r3, #0
 800297e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002980:	f107 0320 	add.w	r3, r7, #32
 8002984:	4618      	mov	r0, r3
 8002986:	f009 f931 	bl	800bbec <HAL_RCC_OscConfig>
 800298a:	4603      	mov	r3, r0
 800298c:	2b00      	cmp	r3, #0
 800298e:	d001      	beq.n	8002994 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8002990:	f000 fb23 	bl	8002fda <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 8002994:	236f      	movs	r3, #111	@ 0x6f
 8002996:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8002998:	2302      	movs	r3, #2
 800299a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800299c:	2300      	movs	r3, #0
 800299e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80029a0:	2300      	movs	r3, #0
 80029a2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80029a4:	2300      	movs	r3, #0
 80029a6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV1;
 80029a8:	2300      	movs	r3, #0
 80029aa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80029ac:	2300      	movs	r3, #0
 80029ae:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80029b0:	1d3b      	adds	r3, r7, #4
 80029b2:	2101      	movs	r1, #1
 80029b4:	4618      	mov	r0, r3
 80029b6:	f009 fc8d 	bl	800c2d4 <HAL_RCC_ClockConfig>
 80029ba:	4603      	mov	r3, r0
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d001      	beq.n	80029c4 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80029c0:	f000 fb0b 	bl	8002fda <Error_Handler>
  }
}
 80029c4:	bf00      	nop
 80029c6:	3768      	adds	r7, #104	@ 0x68
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	58000400 	.word	0x58000400

080029d0 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b094      	sub	sp, #80	@ 0x50
 80029d4:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80029d6:	463b      	mov	r3, r7
 80029d8:	2250      	movs	r2, #80	@ 0x50
 80029da:	2100      	movs	r1, #0
 80029dc:	4618      	mov	r0, r3
 80029de:	f010 ff0b 	bl	80137f8 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS|RCC_PERIPHCLK_RFWAKEUP;
 80029e2:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80029e6:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.RFWakeUpClockSelection = RCC_RFWKPCLKSOURCE_LSE;
 80029e8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80029ec:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSE;
 80029ee:	2302      	movs	r3, #2
 80029f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE0;
 80029f2:	2300      	movs	r3, #0
 80029f4:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029f6:	463b      	mov	r3, r7
 80029f8:	4618      	mov	r0, r3
 80029fa:	f00a f8a8 	bl	800cb4e <HAL_RCCEx_PeriphCLKConfig>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d001      	beq.n	8002a08 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 8002a04:	f000 fae9 	bl	8002fda <Error_Handler>
  LL_PWR_SMPS_SetOutputVoltageLevel(LL_PWR_SMPS_OUTPUT_VOLTAGE_1V40);
  LL_PWR_SMPS_Enable();
#endif

  /* USER CODE END Smps */
}
 8002a08:	bf00      	nop
 8002a0a:	3750      	adds	r7, #80	@ 0x50
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <MX_IPCC_Init>:
  * @brief IPCC Initialization Function
  * @param None
  * @retval None
  */
static void MX_IPCC_Init(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	af00      	add	r7, sp, #0
  /* USER CODE END IPCC_Init 0 */

  /* USER CODE BEGIN IPCC_Init 1 */

  /* USER CODE END IPCC_Init 1 */
  hipcc.Instance = IPCC;
 8002a14:	4b06      	ldr	r3, [pc, #24]	@ (8002a30 <MX_IPCC_Init+0x20>)
 8002a16:	4a07      	ldr	r2, [pc, #28]	@ (8002a34 <MX_IPCC_Init+0x24>)
 8002a18:	601a      	str	r2, [r3, #0]
  if (HAL_IPCC_Init(&hipcc) != HAL_OK)
 8002a1a:	4805      	ldr	r0, [pc, #20]	@ (8002a30 <MX_IPCC_Init+0x20>)
 8002a1c:	f008 f906 	bl	800ac2c <HAL_IPCC_Init>
 8002a20:	4603      	mov	r3, r0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d001      	beq.n	8002a2a <MX_IPCC_Init+0x1a>
  {
    Error_Handler();
 8002a26:	f000 fad8 	bl	8002fda <Error_Handler>
  }
  /* USER CODE BEGIN IPCC_Init 2 */

  /* USER CODE END IPCC_Init 2 */

}
 8002a2a:	bf00      	nop
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	bf00      	nop
 8002a30:	20000710 	.word	0x20000710
 8002a34:	58000c00 	.word	0x58000c00

08002a38 <MX_RF_Init>:
  * @brief RF Initialization Function
  * @param None
  * @retval None
  */
static void MX_RF_Init(void)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	af00      	add	r7, sp, #0
  /* USER CODE END RF_Init 1 */
  /* USER CODE BEGIN RF_Init 2 */

  /* USER CODE END RF_Init 2 */

}
 8002a3c:	bf00      	nop
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
	...

08002a48 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002a4c:	4b16      	ldr	r3, [pc, #88]	@ (8002aa8 <MX_RTC_Init+0x60>)
 8002a4e:	4a17      	ldr	r2, [pc, #92]	@ (8002aac <MX_RTC_Init+0x64>)
 8002a50:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002a52:	4b15      	ldr	r3, [pc, #84]	@ (8002aa8 <MX_RTC_Init+0x60>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = CFG_RTC_ASYNCH_PRESCALER;
 8002a58:	4b13      	ldr	r3, [pc, #76]	@ (8002aa8 <MX_RTC_Init+0x60>)
 8002a5a:	220f      	movs	r2, #15
 8002a5c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = CFG_RTC_SYNCH_PRESCALER;
 8002a5e:	4b12      	ldr	r3, [pc, #72]	@ (8002aa8 <MX_RTC_Init+0x60>)
 8002a60:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8002a64:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002a66:	4b10      	ldr	r3, [pc, #64]	@ (8002aa8 <MX_RTC_Init+0x60>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002a6c:	4b0e      	ldr	r3, [pc, #56]	@ (8002aa8 <MX_RTC_Init+0x60>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002a72:	4b0d      	ldr	r3, [pc, #52]	@ (8002aa8 <MX_RTC_Init+0x60>)
 8002a74:	2200      	movs	r2, #0
 8002a76:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002a78:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa8 <MX_RTC_Init+0x60>)
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002a7e:	480a      	ldr	r0, [pc, #40]	@ (8002aa8 <MX_RTC_Init+0x60>)
 8002a80:	f00a faec 	bl	800d05c <HAL_RTC_Init>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d001      	beq.n	8002a8e <MX_RTC_Init+0x46>
  {
    Error_Handler();
 8002a8a:	f000 faa6 	bl	8002fda <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
  /* Disable RTC registers write protection */
  LL_RTC_DisableWriteProtection(RTC);
 8002a8e:	4807      	ldr	r0, [pc, #28]	@ (8002aac <MX_RTC_Init+0x64>)
 8002a90:	f7ff fe3d 	bl	800270e <LL_RTC_DisableWriteProtection>
  
  LL_RTC_WAKEUP_SetClock(RTC, CFG_RTC_WUCKSEL_DIVIDER);
 8002a94:	2100      	movs	r1, #0
 8002a96:	4805      	ldr	r0, [pc, #20]	@ (8002aac <MX_RTC_Init+0x64>)
 8002a98:	f7ff fe49 	bl	800272e <LL_RTC_WAKEUP_SetClock>
  
  /* Enable RTC registers write protection */
  LL_RTC_EnableWriteProtection(RTC);
 8002a9c:	4803      	ldr	r0, [pc, #12]	@ (8002aac <MX_RTC_Init+0x64>)
 8002a9e:	f7ff fe29 	bl	80026f4 <LL_RTC_EnableWriteProtection>
  /* USER CODE END RTC_Init 2 */

}
 8002aa2:	bf00      	nop
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	2000074c 	.word	0x2000074c
 8002aac:	40002800 	.word	0x40002800

08002ab0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8002ab4:	2004      	movs	r0, #4
 8002ab6:	f7ff fdeb 	bl	8002690 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002aba:	2002      	movs	r0, #2
 8002abc:	f7ff fde8 	bl	8002690 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 15, 0);
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	210f      	movs	r1, #15
 8002ac4:	203a      	movs	r0, #58	@ 0x3a
 8002ac6:	f007 faf0 	bl	800a0aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 8002aca:	203a      	movs	r0, #58	@ 0x3a
 8002acc:	f007 fb07 	bl	800a0de <HAL_NVIC_EnableIRQ>

}
 8002ad0:	bf00      	nop
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b086      	sub	sp, #24
 8002ad8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ada:	1d3b      	adds	r3, r7, #4
 8002adc:	2200      	movs	r2, #0
 8002ade:	601a      	str	r2, [r3, #0]
 8002ae0:	605a      	str	r2, [r3, #4]
 8002ae2:	609a      	str	r2, [r3, #8]
 8002ae4:	60da      	str	r2, [r3, #12]
 8002ae6:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ae8:	2001      	movs	r0, #1
 8002aea:	f7ff fdea 	bl	80026c2 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002aee:	2004      	movs	r0, #4
 8002af0:	f7ff fde7 	bl	80026c2 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002af4:	2002      	movs	r0, #2
 8002af6:	f7ff fde4 	bl	80026c2 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002afa:	2008      	movs	r0, #8
 8002afc:	f7ff fde1 	bl	80026c2 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b00:	2010      	movs	r0, #16
 8002b02:	f7ff fdde 	bl	80026c2 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b06:	2080      	movs	r0, #128	@ 0x80
 8002b08:	f7ff fddb 	bl	80026c2 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, CS_DISP_Pin|GPIO_SELECT2_Pin, GPIO_PIN_RESET);
 8002b0c:	2200      	movs	r2, #0
 8002b0e:	2103      	movs	r1, #3
 8002b10:	48bf      	ldr	r0, [pc, #764]	@ (8002e10 <MX_GPIO_Init+0x33c>)
 8002b12:	f008 f837 	bl	800ab84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, D_C_DISP_Pin|RST_DISP_Pin, GPIO_PIN_RESET);
 8002b16:	2200      	movs	r2, #0
 8002b18:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8002b1c:	48bd      	ldr	r0, [pc, #756]	@ (8002e14 <MX_GPIO_Init+0x340>)
 8002b1e:	f008 f831 	bl	800ab84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8, GPIO_PIN_RESET);
 8002b22:	2200      	movs	r2, #0
 8002b24:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002b28:	48bb      	ldr	r0, [pc, #748]	@ (8002e18 <MX_GPIO_Init+0x344>)
 8002b2a:	f008 f82b 	bl	800ab84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_SELECT1_GPIO_Port, GPIO_SELECT1_Pin, GPIO_PIN_RESET);
 8002b2e:	2200      	movs	r2, #0
 8002b30:	2104      	movs	r1, #4
 8002b32:	48ba      	ldr	r0, [pc, #744]	@ (8002e1c <MX_GPIO_Init+0x348>)
 8002b34:	f008 f826 	bl	800ab84 <HAL_GPIO_WritePin>

/*Configure GPIO pin Output Level */
 HAL_GPIO_WritePin(EPD_CS_GPIO_Port, EPD_CS_Pin, GPIO_PIN_RESET);
 8002b38:	2200      	movs	r2, #0
 8002b3a:	2101      	movs	r1, #1
 8002b3c:	48b6      	ldr	r0, [pc, #728]	@ (8002e18 <MX_GPIO_Init+0x344>)
 8002b3e:	f008 f821 	bl	800ab84 <HAL_GPIO_WritePin>

 /*Configure GPIO pin Output Level */
 HAL_GPIO_WritePin(EPD_DC_GPIO_Port, EPD_DC_Pin, GPIO_PIN_RESET);
 8002b42:	2200      	movs	r2, #0
 8002b44:	2140      	movs	r1, #64	@ 0x40
 8002b46:	48b3      	ldr	r0, [pc, #716]	@ (8002e14 <MX_GPIO_Init+0x340>)
 8002b48:	f008 f81c 	bl	800ab84 <HAL_GPIO_WritePin>

 /*Configure GPIO pin Output Level */
 HAL_GPIO_WritePin(EPD_RST_GPIO_Port, EPD_RST_Pin, GPIO_PIN_SET);
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	2140      	movs	r1, #64	@ 0x40
 8002b50:	48b3      	ldr	r0, [pc, #716]	@ (8002e20 <MX_GPIO_Init+0x34c>)
 8002b52:	f008 f817 	bl	800ab84 <HAL_GPIO_WritePin>

 /*Configure GPIO pin Output Level */
 HAL_GPIO_WritePin(LCD_BL_LED_GPIO_Port, LCD_BL_LED_Pin, GPIO_PIN_SET);
 8002b56:	2201      	movs	r2, #1
 8002b58:	2120      	movs	r1, #32
 8002b5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b5e:	f008 f811 	bl	800ab84 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
#endif

  /*Configure GPIO pins : PC3 PC1 PC5 PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_1|GPIO_PIN_5|GPIO_PIN_4;
 8002b62:	233a      	movs	r3, #58	@ 0x3a
 8002b64:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b66:	2303      	movs	r3, #3
 8002b68:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b6e:	1d3b      	adds	r3, r7, #4
 8002b70:	4619      	mov	r1, r3
 8002b72:	48a8      	ldr	r0, [pc, #672]	@ (8002e14 <MX_GPIO_Init+0x340>)
 8002b74:	f007 fda0 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_11;
 8002b78:	f640 4304 	movw	r3, #3076	@ 0xc04
 8002b7c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b82:	2300      	movs	r3, #0
 8002b84:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002b86:	1d3b      	adds	r3, r7, #4
 8002b88:	4619      	mov	r1, r3
 8002b8a:	48a2      	ldr	r0, [pc, #648]	@ (8002e14 <MX_GPIO_Init+0x340>)
 8002b8c:	f007 fd94 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_BK_IO0_Pin */
  GPIO_InitStruct.Pin = QSPI_BK_IO0_Pin;
 8002b90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b94:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b96:	2302      	movs	r3, #2
 8002b98:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002ba2:	230a      	movs	r3, #10
 8002ba4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(QSPI_BK_IO0_GPIO_Port, &GPIO_InitStruct);
 8002ba6:	1d3b      	adds	r3, r7, #4
 8002ba8:	4619      	mov	r1, r3
 8002baa:	489d      	ldr	r0, [pc, #628]	@ (8002e20 <MX_GPIO_Init+0x34c>)
 8002bac:	f007 fd84 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LPUART1_RX_MCU_Pin */
  GPIO_InitStruct.Pin = LPUART1_RX_MCU_Pin;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bb4:	2302      	movs	r3, #2
 8002bb6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb8:	2300      	movs	r3, #0
 8002bba:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002bc0:	2308      	movs	r3, #8
 8002bc2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LPUART1_RX_MCU_GPIO_Port, &GPIO_InitStruct);
 8002bc4:	1d3b      	adds	r3, r7, #4
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	4892      	ldr	r0, [pc, #584]	@ (8002e14 <MX_GPIO_Init+0x340>)
 8002bca:	f007 fd75 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002bce:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002bd2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002bd4:	2312      	movs	r3, #18
 8002bd6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002be0:	2304      	movs	r3, #4
 8002be2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002be4:	1d3b      	adds	r3, r7, #4
 8002be6:	4619      	mov	r1, r3
 8002be8:	488d      	ldr	r0, [pc, #564]	@ (8002e20 <MX_GPIO_Init+0x34c>)
 8002bea:	f007 fd65 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPUART1_TX_MCU_Pin PB12 */
  GPIO_InitStruct.Pin = LPUART1_TX_MCU_Pin|GPIO_PIN_12;
 8002bee:	f44f 5381 	mov.w	r3, #4128	@ 0x1020
 8002bf2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002bf4:	2302      	movs	r3, #2
 8002bf6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002c00:	2308      	movs	r3, #8
 8002c02:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c04:	1d3b      	adds	r3, r7, #4
 8002c06:	4619      	mov	r1, r3
 8002c08:	4885      	ldr	r0, [pc, #532]	@ (8002e20 <MX_GPIO_Init+0x34c>)
 8002c0a:	f007 fd55 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002c0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c12:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c14:	2302      	movs	r3, #2
 8002c16:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c20:	2301      	movs	r3, #1
 8002c22:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c24:	1d3b      	adds	r3, r7, #4
 8002c26:	4619      	mov	r1, r3
 8002c28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c2c:	f007 fd44 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002c30:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c34:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002c36:	2312      	movs	r3, #18
 8002c38:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002c42:	2304      	movs	r3, #4
 8002c44:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c46:	1d3b      	adds	r3, r7, #4
 8002c48:	4619      	mov	r1, r3
 8002c4a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c4e:	f007 fd33 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_P_Pin USB_N_Pin */
  GPIO_InitStruct.Pin = USB_P_Pin|USB_N_Pin;
 8002c52:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8002c56:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c58:	2302      	movs	r3, #2
 8002c5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c60:	2300      	movs	r3, #0
 8002c62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8002c64:	230a      	movs	r3, #10
 8002c66:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c68:	1d3b      	adds	r3, r7, #4
 8002c6a:	4619      	mov	r1, r3
 8002c6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c70:	f007 fd22 	bl	800a6b8 <HAL_GPIO_Init>
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
#endif

  /*Configure GPIO pins : PE4 DRDY_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_4|DRDY_Pin;
 8002c74:	2312      	movs	r3, #18
 8002c76:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c80:	1d3b      	adds	r3, r7, #4
 8002c82:	4619      	mov	r1, r3
 8002c84:	4865      	ldr	r0, [pc, #404]	@ (8002e1c <MX_GPIO_Init+0x348>)
 8002c86:	f007 fd17 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002c8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002c8e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c90:	2302      	movs	r3, #2
 8002c92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c94:	2300      	movs	r3, #0
 8002c96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ca0:	1d3b      	adds	r3, r7, #4
 8002ca2:	4619      	mov	r1, r3
 8002ca4:	485e      	ldr	r0, [pc, #376]	@ (8002e20 <MX_GPIO_Init+0x34c>)
 8002ca6:	f007 fd07 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002caa:	2304      	movs	r3, #4
 8002cac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cb6:	1d3b      	adds	r3, r7, #4
 8002cb8:	4619      	mov	r1, r3
 8002cba:	4859      	ldr	r0, [pc, #356]	@ (8002e20 <MX_GPIO_Init+0x34c>)
 8002cbc:	f007 fcfc 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI1_CK2_Pin SAI1_D2_Pin */
  GPIO_InitStruct.Pin = SAI1_CK2_Pin|SAI1_D2_Pin;
 8002cc0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002cc4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc6:	2302      	movs	r3, #2
 8002cc8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF3_SAI1;
 8002cd2:	2303      	movs	r3, #3
 8002cd4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cd6:	1d3b      	adds	r3, r7, #4
 8002cd8:	4619      	mov	r1, r3
 8002cda:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002cde:	f007 fceb 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002ce2:	2340      	movs	r3, #64	@ 0x40
 8002ce4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ce6:	2302      	movs	r3, #2
 8002ce8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cea:	2300      	movs	r3, #0
 8002cec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cee:	2300      	movs	r3, #0
 8002cf0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002cf2:	2308      	movs	r3, #8
 8002cf4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002cf6:	1d3b      	adds	r3, r7, #4
 8002cf8:	4619      	mov	r1, r3
 8002cfa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002cfe:	f007 fcdb 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : QSPI_BK_SCK_Pin */
  GPIO_InitStruct.Pin = QSPI_BK_SCK_Pin;
 8002d02:	2308      	movs	r3, #8
 8002d04:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d06:	2302      	movs	r3, #2
 8002d08:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002d12:	230a      	movs	r3, #10
 8002d14:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(QSPI_BK_SCK_GPIO_Port, &GPIO_InitStruct);
 8002d16:	1d3b      	adds	r3, r7, #4
 8002d18:	4619      	mov	r1, r3
 8002d1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d1e:	f007 fccb 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_DISP_Pin GPIO_SELECT2_Pin */
  GPIO_InitStruct.Pin = CS_DISP_Pin|GPIO_SELECT2_Pin;
 8002d22:	2303      	movs	r3, #3
 8002d24:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d26:	2301      	movs	r3, #1
 8002d28:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d2e:	2300      	movs	r3, #0
 8002d30:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002d32:	1d3b      	adds	r3, r7, #4
 8002d34:	4619      	mov	r1, r3
 8002d36:	4836      	ldr	r0, [pc, #216]	@ (8002e10 <MX_GPIO_Init+0x33c>)
 8002d38:	f007 fcbe 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002d3c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002d40:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d42:	2302      	movs	r3, #2
 8002d44:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d46:	2300      	movs	r3, #0
 8002d48:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d52:	1d3b      	adds	r3, r7, #4
 8002d54:	4619      	mov	r1, r3
 8002d56:	4830      	ldr	r0, [pc, #192]	@ (8002e18 <MX_GPIO_Init+0x344>)
 8002d58:	f007 fcae 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD13 PD12 PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_12|GPIO_PIN_4;
 8002d5c:	f243 0310 	movw	r3, #12304	@ 0x3010
 8002d60:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002d62:	2300      	movs	r3, #0
 8002d64:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d66:	2300      	movs	r3, #0
 8002d68:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d6a:	1d3b      	adds	r3, r7, #4
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	482a      	ldr	r0, [pc, #168]	@ (8002e18 <MX_GPIO_Init+0x344>)
 8002d70:	f007 fca2 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin;
 8002d74:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8002d78:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002d7a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002d7e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d80:	2300      	movs	r3, #0
 8002d82:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002d84:	1d3b      	adds	r3, r7, #4
 8002d86:	4619      	mov	r1, r3
 8002d88:	4823      	ldr	r0, [pc, #140]	@ (8002e18 <MX_GPIO_Init+0x344>)
 8002d8a:	f007 fc95 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : D_C_DISP_Pin RST_DISP_Pin */
  GPIO_InitStruct.Pin = D_C_DISP_Pin|RST_DISP_Pin;
 8002d8e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002d92:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d94:	2301      	movs	r3, #1
 8002d96:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002da0:	1d3b      	adds	r3, r7, #4
 8002da2:	4619      	mov	r1, r3
 8002da4:	481b      	ldr	r0, [pc, #108]	@ (8002e14 <MX_GPIO_Init+0x340>)
 8002da6:	f007 fc87 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : QSPI_BK_NCS_Pin QSPI_BK_IO1_Pin QSPI_BK_IO2_Pin */
  GPIO_InitStruct.Pin = QSPI_BK_NCS_Pin|QSPI_BK_IO1_Pin|QSPI_BK_IO2_Pin;
 8002daa:	2368      	movs	r3, #104	@ 0x68
 8002dac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dae:	2302      	movs	r3, #2
 8002db0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002db2:	2300      	movs	r3, #0
 8002db4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002db6:	2300      	movs	r3, #0
 8002db8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8002dba:	230a      	movs	r3, #10
 8002dbc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002dbe:	1d3b      	adds	r3, r7, #4
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	4815      	ldr	r0, [pc, #84]	@ (8002e18 <MX_GPIO_Init+0x344>)
 8002dc4:	f007 fc78 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002dc8:	2308      	movs	r3, #8
 8002dca:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002dcc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002dd0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002dd6:	1d3b      	adds	r3, r7, #4
 8002dd8:	4619      	mov	r1, r3
 8002dda:	4810      	ldr	r0, [pc, #64]	@ (8002e1c <MX_GPIO_Init+0x348>)
 8002ddc:	f007 fc6c 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002de0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002de4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002de6:	2301      	movs	r3, #1
 8002de8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dea:	2300      	movs	r3, #0
 8002dec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dee:	2300      	movs	r3, #0
 8002df0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002df2:	1d3b      	adds	r3, r7, #4
 8002df4:	4619      	mov	r1, r3
 8002df6:	4808      	ldr	r0, [pc, #32]	@ (8002e18 <MX_GPIO_Init+0x344>)
 8002df8:	f007 fc5e 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pins : TSC_G6_IO1_Pin TSC_G6_IO2_Pin */
  GPIO_InitStruct.Pin = TSC_G6_IO1_Pin|TSC_G6_IO2_Pin;
 8002dfc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002e00:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e02:	2302      	movs	r3, #2
 8002e04:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e06:	2300      	movs	r3, #0
 8002e08:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	e00a      	b.n	8002e24 <MX_GPIO_Init+0x350>
 8002e0e:	bf00      	nop
 8002e10:	48001c00 	.word	0x48001c00
 8002e14:	48000800 	.word	0x48000800
 8002e18:	48000c00 	.word	0x48000c00
 8002e1c:	48001000 	.word	0x48001000
 8002e20:	48000400 	.word	0x48000400
 8002e24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF9_TSC;
 8002e26:	2309      	movs	r3, #9
 8002e28:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002e2a:	1d3b      	adds	r3, r7, #4
 8002e2c:	4619      	mov	r1, r3
 8002e2e:	4831      	ldr	r0, [pc, #196]	@ (8002ef4 <MX_GPIO_Init+0x420>)
 8002e30:	f007 fc42 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_SELECT1_Pin */
  GPIO_InitStruct.Pin = GPIO_SELECT1_Pin;
 8002e34:	2304      	movs	r3, #4
 8002e36:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e38:	2301      	movs	r3, #1
 8002e3a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e40:	2300      	movs	r3, #0
 8002e42:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIO_SELECT1_GPIO_Port, &GPIO_InitStruct);
 8002e44:	1d3b      	adds	r3, r7, #4
 8002e46:	4619      	mov	r1, r3
 8002e48:	482b      	ldr	r0, [pc, #172]	@ (8002ef8 <MX_GPIO_Init+0x424>)
 8002e4a:	f007 fc35 	bl	800a6b8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e52:	2302      	movs	r3, #2
 8002e54:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e56:	2300      	movs	r3, #0
 8002e58:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM16;
 8002e5e:	230e      	movs	r3, #14
 8002e60:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002e62:	1d3b      	adds	r3, r7, #4
 8002e64:	4619      	mov	r1, r3
 8002e66:	4824      	ldr	r0, [pc, #144]	@ (8002ef8 <MX_GPIO_Init+0x424>)
 8002e68:	f007 fc26 	bl	800a6b8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
  
/*Configure GPIO pin : EPD_CS_Pin */
GPIO_InitStruct.Pin = EPD_CS_Pin;
 8002e6c:	2301      	movs	r3, #1
 8002e6e:	607b      	str	r3, [r7, #4]
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002e70:	2301      	movs	r3, #1
 8002e72:	60bb      	str	r3, [r7, #8]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e74:	2300      	movs	r3, #0
 8002e76:	60fb      	str	r3, [r7, #12]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	613b      	str	r3, [r7, #16]
HAL_GPIO_Init(EPD_CS_GPIO_Port, &GPIO_InitStruct);
 8002e7c:	1d3b      	adds	r3, r7, #4
 8002e7e:	4619      	mov	r1, r3
 8002e80:	481c      	ldr	r0, [pc, #112]	@ (8002ef4 <MX_GPIO_Init+0x420>)
 8002e82:	f007 fc19 	bl	800a6b8 <HAL_GPIO_Init>

/*Configure GPIO pin : EPD_BUSY_Pin */
GPIO_InitStruct.Pin = EPD_BUSY_Pin;
 8002e86:	2302      	movs	r3, #2
 8002e88:	607b      	str	r3, [r7, #4]
GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60bb      	str	r3, [r7, #8]
GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002e8e:	2302      	movs	r3, #2
 8002e90:	60fb      	str	r3, [r7, #12]
HAL_GPIO_Init(EPD_BUSY_GPIO_Port, &GPIO_InitStruct);
 8002e92:	1d3b      	adds	r3, r7, #4
 8002e94:	4619      	mov	r1, r3
 8002e96:	4817      	ldr	r0, [pc, #92]	@ (8002ef4 <MX_GPIO_Init+0x420>)
 8002e98:	f007 fc0e 	bl	800a6b8 <HAL_GPIO_Init>

/*Configure GPIO pin : EPD_DC_Pin */
GPIO_InitStruct.Pin = EPD_DC_Pin;
 8002e9c:	2340      	movs	r3, #64	@ 0x40
 8002e9e:	607b      	str	r3, [r7, #4]
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	60bb      	str	r3, [r7, #8]
GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ea4:	2300      	movs	r3, #0
 8002ea6:	60fb      	str	r3, [r7, #12]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	613b      	str	r3, [r7, #16]
HAL_GPIO_Init(EPD_DC_GPIO_Port, &GPIO_InitStruct);
 8002eac:	1d3b      	adds	r3, r7, #4
 8002eae:	4619      	mov	r1, r3
 8002eb0:	4812      	ldr	r0, [pc, #72]	@ (8002efc <MX_GPIO_Init+0x428>)
 8002eb2:	f007 fc01 	bl	800a6b8 <HAL_GPIO_Init>

/*Configure GPIO pin : EPD_RST_Pin */
GPIO_InitStruct.Pin = EPD_RST_Pin;
 8002eb6:	2340      	movs	r3, #64	@ 0x40
 8002eb8:	607b      	str	r3, [r7, #4]
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	60bb      	str	r3, [r7, #8]
GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	60fb      	str	r3, [r7, #12]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	613b      	str	r3, [r7, #16]
HAL_GPIO_Init(EPD_RST_GPIO_Port, &GPIO_InitStruct);
 8002ec6:	1d3b      	adds	r3, r7, #4
 8002ec8:	4619      	mov	r1, r3
 8002eca:	480d      	ldr	r0, [pc, #52]	@ (8002f00 <MX_GPIO_Init+0x42c>)
 8002ecc:	f007 fbf4 	bl	800a6b8 <HAL_GPIO_Init>

/*Configure GPIO pin : LCD_BL_LED_Pin */
GPIO_InitStruct.Pin = LCD_BL_LED_Pin;
 8002ed0:	2320      	movs	r3, #32
 8002ed2:	607b      	str	r3, [r7, #4]
GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	60bb      	str	r3, [r7, #8]
GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ed8:	2301      	movs	r3, #1
 8002eda:	60fb      	str	r3, [r7, #12]
GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002edc:	2302      	movs	r3, #2
 8002ede:	613b      	str	r3, [r7, #16]
HAL_GPIO_Init(LCD_BL_LED_GPIO_Port, &GPIO_InitStruct);
 8002ee0:	1d3b      	adds	r3, r7, #4
 8002ee2:	4619      	mov	r1, r3
 8002ee4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ee8:	f007 fbe6 	bl	800a6b8 <HAL_GPIO_Init>
  
/* USER CODE END MX_GPIO_Init_2 */
}
 8002eec:	bf00      	nop
 8002eee:	3718      	adds	r7, #24
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	48000c00 	.word	0x48000c00
 8002ef8:	48001000 	.word	0x48001000
 8002efc:	48000800 	.word	0x48000800
 8002f00:	48000400 	.word	0x48000400

08002f04 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002f08:	4b1b      	ldr	r3, [pc, #108]	@ (8002f78 <MX_SPI2_Init+0x74>)
 8002f0a:	4a1c      	ldr	r2, [pc, #112]	@ (8002f7c <MX_SPI2_Init+0x78>)
 8002f0c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002f0e:	4b1a      	ldr	r3, [pc, #104]	@ (8002f78 <MX_SPI2_Init+0x74>)
 8002f10:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002f14:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002f16:	4b18      	ldr	r3, [pc, #96]	@ (8002f78 <MX_SPI2_Init+0x74>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002f1c:	4b16      	ldr	r3, [pc, #88]	@ (8002f78 <MX_SPI2_Init+0x74>)
 8002f1e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002f22:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f24:	4b14      	ldr	r3, [pc, #80]	@ (8002f78 <MX_SPI2_Init+0x74>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f2a:	4b13      	ldr	r3, [pc, #76]	@ (8002f78 <MX_SPI2_Init+0x74>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002f30:	4b11      	ldr	r3, [pc, #68]	@ (8002f78 <MX_SPI2_Init+0x74>)
 8002f32:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f36:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8002f38:	4b0f      	ldr	r3, [pc, #60]	@ (8002f78 <MX_SPI2_Init+0x74>)
 8002f3a:	2220      	movs	r2, #32
 8002f3c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002f3e:	4b0e      	ldr	r3, [pc, #56]	@ (8002f78 <MX_SPI2_Init+0x74>)
 8002f40:	2200      	movs	r2, #0
 8002f42:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002f44:	4b0c      	ldr	r3, [pc, #48]	@ (8002f78 <MX_SPI2_Init+0x74>)
 8002f46:	2200      	movs	r2, #0
 8002f48:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002f78 <MX_SPI2_Init+0x74>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002f50:	4b09      	ldr	r3, [pc, #36]	@ (8002f78 <MX_SPI2_Init+0x74>)
 8002f52:	2207      	movs	r2, #7
 8002f54:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002f56:	4b08      	ldr	r3, [pc, #32]	@ (8002f78 <MX_SPI2_Init+0x74>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002f5c:	4b06      	ldr	r3, [pc, #24]	@ (8002f78 <MX_SPI2_Init+0x74>)
 8002f5e:	2208      	movs	r2, #8
 8002f60:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002f62:	4805      	ldr	r0, [pc, #20]	@ (8002f78 <MX_SPI2_Init+0x74>)
 8002f64:	f00a f9b0 	bl	800d2c8 <HAL_SPI_Init>
 8002f68:	4603      	mov	r3, r0
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d001      	beq.n	8002f72 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002f6e:	f000 f834 	bl	8002fda <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002f72:	bf00      	nop
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	20000958 	.word	0x20000958
 8002f7c:	40003800 	.word	0x40003800

08002f80 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8002f80:	b580      	push	{r7, lr}
 8002f82:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8002f84:	4b0f      	ldr	r3, [pc, #60]	@ (8002fc4 <MX_QUADSPI_Init+0x44>)
 8002f86:	4a10      	ldr	r2, [pc, #64]	@ (8002fc8 <MX_QUADSPI_Init+0x48>)
 8002f88:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 8002f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8002fc4 <MX_QUADSPI_Init+0x44>)
 8002f8c:	2202      	movs	r2, #2
 8002f8e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 8002f90:	4b0c      	ldr	r3, [pc, #48]	@ (8002fc4 <MX_QUADSPI_Init+0x44>)
 8002f92:	2201      	movs	r2, #1
 8002f94:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 8002f96:	4b0b      	ldr	r3, [pc, #44]	@ (8002fc4 <MX_QUADSPI_Init+0x44>)
 8002f98:	2200      	movs	r2, #0
 8002f9a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 23;
 8002f9c:	4b09      	ldr	r3, [pc, #36]	@ (8002fc4 <MX_QUADSPI_Init+0x44>)
 8002f9e:	2217      	movs	r2, #23
 8002fa0:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 8002fa2:	4b08      	ldr	r3, [pc, #32]	@ (8002fc4 <MX_QUADSPI_Init+0x44>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8002fa8:	4b06      	ldr	r3, [pc, #24]	@ (8002fc4 <MX_QUADSPI_Init+0x44>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	619a      	str	r2, [r3, #24]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8002fae:	4805      	ldr	r0, [pc, #20]	@ (8002fc4 <MX_QUADSPI_Init+0x44>)
 8002fb0:	f007 fee0 	bl	800ad74 <HAL_QSPI_Init>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d001      	beq.n	8002fbe <MX_QUADSPI_Init+0x3e>
  {
    Error_Handler();
 8002fba:	f000 f80e 	bl	8002fda <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8002fbe:	bf00      	nop
 8002fc0:	bd80      	pop	{r7, pc}
 8002fc2:	bf00      	nop
 8002fc4:	200009bc 	.word	0x200009bc
 8002fc8:	a0001000 	.word	0xa0001000

08002fcc <PeriphClock_Config>:


void PeriphClock_Config(void)
{
 8002fcc:	b480      	push	{r7}
 8002fce:	af00      	add	r7, sp, #0

	/* Start automatic synchronization */
	HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
#endif

	return;
 8002fd0:	bf00      	nop
}
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd8:	4770      	bx	lr

08002fda <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002fda:	b480      	push	{r7}
 8002fdc:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002fde:	b672      	cpsid	i
}
 8002fe0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002fe2:	bf00      	nop
 8002fe4:	e7fd      	b.n	8002fe2 <Error_Handler+0x8>

08002fe6 <LL_RCC_SetRTCClockSource>:
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
{
 8002fe6:	b480      	push	{r7}
 8002fe8:	b083      	sub	sp, #12
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8002fee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ff2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ff6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002ffa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	4313      	orrs	r3, r2
 8003002:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8003006:	bf00      	nop
 8003008:	370c      	adds	r7, #12
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr

08003012 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8003012:	b480      	push	{r7}
 8003014:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8003016:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800301a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800301e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003022:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003026:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800302a:	bf00      	nop
 800302c:	46bd      	mov	sp, r7
 800302e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003032:	4770      	bx	lr

08003034 <LL_AHB2_GRP1_EnableClock>:
{
 8003034:	b480      	push	{r7}
 8003036:	b085      	sub	sp, #20
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800303c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003040:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003042:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4313      	orrs	r3, r2
 800304a:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 800304c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003050:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4013      	ands	r3, r2
 8003056:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003058:	68fb      	ldr	r3, [r7, #12]
}
 800305a:	bf00      	nop
 800305c:	3714      	adds	r7, #20
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr

08003066 <LL_AHB3_GRP1_EnableClock>:
{
 8003066:	b480      	push	{r7}
 8003068:	b085      	sub	sp, #20
 800306a:	af00      	add	r7, sp, #0
 800306c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 800306e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003072:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003074:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	4313      	orrs	r3, r2
 800307c:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 800307e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003082:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	4013      	ands	r3, r2
 8003088:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800308a:	68fb      	ldr	r3, [r7, #12]
}
 800308c:	bf00      	nop
 800308e:	3714      	adds	r7, #20
 8003090:	46bd      	mov	sp, r7
 8003092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003096:	4770      	bx	lr

08003098 <LL_APB1_GRP1_EnableClock>:
{
 8003098:	b480      	push	{r7}
 800309a:	b085      	sub	sp, #20
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80030a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030a4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80030a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80030b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030b4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4013      	ands	r3, r2
 80030ba:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80030bc:	68fb      	ldr	r3, [r7, #12]
}
 80030be:	bf00      	nop
 80030c0:	3714      	adds	r7, #20
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr

080030ca <LL_APB1_GRP2_EnableClock>:
{
 80030ca:	b480      	push	{r7}
 80030cc:	b085      	sub	sp, #20
 80030ce:	af00      	add	r7, sp, #0
 80030d0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 80030d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030d6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80030d8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	4313      	orrs	r3, r2
 80030e0:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 80030e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80030e6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4013      	ands	r3, r2
 80030ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80030ee:	68fb      	ldr	r3, [r7, #12]
}
 80030f0:	bf00      	nop
 80030f2:	3714      	adds	r7, #20
 80030f4:	46bd      	mov	sp, r7
 80030f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fa:	4770      	bx	lr

080030fc <LL_APB2_GRP1_EnableClock>:
{
 80030fc:	b480      	push	{r7}
 80030fe:	b085      	sub	sp, #20
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8003104:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003108:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800310a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	4313      	orrs	r3, r2
 8003112:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003114:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003118:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	4013      	ands	r3, r2
 800311e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003120:	68fb      	ldr	r3, [r7, #12]
}
 8003122:	bf00      	nop
 8003124:	3714      	adds	r7, #20
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr

0800312e <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800312e:	b580      	push	{r7, lr}
 8003130:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_HSEM_CLK_ENABLE();
 8003132:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8003136:	f7ff ff96 	bl	8003066 <LL_AHB3_GRP1_EnableClock>

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* HSEM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(HSEM_IRQn, 0, 0);
 800313a:	2200      	movs	r2, #0
 800313c:	2100      	movs	r1, #0
 800313e:	202e      	movs	r0, #46	@ 0x2e
 8003140:	f006 ffb3 	bl	800a0aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(HSEM_IRQn);
 8003144:	202e      	movs	r0, #46	@ 0x2e
 8003146:	f006 ffca 	bl	800a0de <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800314a:	bf00      	nop
 800314c:	bd80      	pop	{r7, pc}
	...

08003150 <HAL_IPCC_MspInit>:
* This function configures the hardware resources used in this example
* @param hipcc: IPCC handle pointer
* @retval None
*/
void HAL_IPCC_MspInit(IPCC_HandleTypeDef* hipcc)
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b082      	sub	sp, #8
 8003154:	af00      	add	r7, sp, #0
 8003156:	6078      	str	r0, [r7, #4]
  if(hipcc->Instance==IPCC)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a05      	ldr	r2, [pc, #20]	@ (8003174 <HAL_IPCC_MspInit+0x24>)
 800315e:	4293      	cmp	r3, r2
 8003160:	d103      	bne.n	800316a <HAL_IPCC_MspInit+0x1a>
  {
  /* USER CODE BEGIN IPCC_MspInit 0 */

  /* USER CODE END IPCC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_IPCC_CLK_ENABLE();
 8003162:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8003166:	f7ff ff7e 	bl	8003066 <LL_AHB3_GRP1_EnableClock>
  /* USER CODE BEGIN IPCC_MspInit 1 */

  /* USER CODE END IPCC_MspInit 1 */
  }

}
 800316a:	bf00      	nop
 800316c:	3708      	adds	r7, #8
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	58000c00 	.word	0x58000c00

08003178 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b096      	sub	sp, #88	@ 0x58
 800317c:	af00      	add	r7, sp, #0
 800317e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003180:	f107 0308 	add.w	r3, r7, #8
 8003184:	2250      	movs	r2, #80	@ 0x50
 8003186:	2100      	movs	r1, #0
 8003188:	4618      	mov	r0, r3
 800318a:	f010 fb35 	bl	80137f8 <memset>
  if(hrtc->Instance==RTC)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4a14      	ldr	r2, [pc, #80]	@ (80031e4 <HAL_RTC_MspInit+0x6c>)
 8003194:	4293      	cmp	r3, r2
 8003196:	d120      	bne.n	80031da <HAL_RTC_MspInit+0x62>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */
  HAL_PWR_EnableBkUpAccess(); /**< Enable access to the RTC registers */
 8003198:	f007 fdce 	bl	800ad38 <HAL_PWR_EnableBkUpAccess>

  /**
  *  Write twice the value to flush the APB-AHB bridge
  *  This bit shall be written in the register before writing the next one
  */
  HAL_PWR_EnableBkUpAccess();
 800319c:	f007 fdcc 	bl	800ad38 <HAL_PWR_EnableBkUpAccess>

  __HAL_RCC_RTC_CONFIG(RCC_RTCCLKSOURCE_LSE); /**< Select LSI as RTC Input */
 80031a0:	f44f 7080 	mov.w	r0, #256	@ 0x100
 80031a4:	f7ff ff1f 	bl	8002fe6 <LL_RCC_SetRTCClockSource>
  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80031a8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80031ac:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80031ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80031b2:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80031b4:	f107 0308 	add.w	r3, r7, #8
 80031b8:	4618      	mov	r0, r3
 80031ba:	f009 fcc8 	bl	800cb4e <HAL_RCCEx_PeriphCLKConfig>
 80031be:	4603      	mov	r3, r0
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d001      	beq.n	80031c8 <HAL_RTC_MspInit+0x50>
    {
      Error_Handler();
 80031c4:	f7ff ff09 	bl	8002fda <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80031c8:	f7ff ff23 	bl	8003012 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80031cc:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80031d0:	f7ff ff62 	bl	8003098 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */
  HAL_RTCEx_EnableBypassShadow(hrtc);
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f00a f841 	bl	800d25c <HAL_RTCEx_EnableBypassShadow>
  /* USER CODE END RTC_MspInit 1 */
  }

}
 80031da:	bf00      	nop
 80031dc:	3758      	adds	r7, #88	@ 0x58
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
 80031e2:	bf00      	nop
 80031e4:	40002800 	.word	0x40002800

080031e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80031e8:	b580      	push	{r7, lr}
 80031ea:	b09c      	sub	sp, #112	@ 0x70
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031f0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80031f4:	2200      	movs	r2, #0
 80031f6:	601a      	str	r2, [r3, #0]
 80031f8:	605a      	str	r2, [r3, #4]
 80031fa:	609a      	str	r2, [r3, #8]
 80031fc:	60da      	str	r2, [r3, #12]
 80031fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003200:	f107 030c 	add.w	r3, r7, #12
 8003204:	2250      	movs	r2, #80	@ 0x50
 8003206:	2100      	movs	r1, #0
 8003208:	4618      	mov	r0, r3
 800320a:	f010 faf5 	bl	80137f8 <memset>
  if(huart->Instance==USART1)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4a5c      	ldr	r2, [pc, #368]	@ (8003384 <HAL_UART_MspInit+0x19c>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d156      	bne.n	80032c6 <HAL_UART_MspInit+0xde>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8003218:	2301      	movs	r3, #1
 800321a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800321c:	2300      	movs	r3, #0
 800321e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003220:	f107 030c 	add.w	r3, r7, #12
 8003224:	4618      	mov	r0, r3
 8003226:	f009 fc92 	bl	800cb4e <HAL_RCCEx_PeriphCLKConfig>
 800322a:	4603      	mov	r3, r0
 800322c:	2b00      	cmp	r3, #0
 800322e:	d001      	beq.n	8003234 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8003230:	f7ff fed3 	bl	8002fda <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003234:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8003238:	f7ff ff60 	bl	80030fc <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800323c:	2002      	movs	r0, #2
 800323e:	f7ff fef9 	bl	8003034 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin|VCP_TX_Pin;
 8003242:	23c0      	movs	r3, #192	@ 0xc0
 8003244:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003246:	2302      	movs	r3, #2
 8003248:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800324a:	2301      	movs	r3, #1
 800324c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800324e:	2303      	movs	r3, #3
 8003250:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003252:	2307      	movs	r3, #7
 8003254:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003256:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800325a:	4619      	mov	r1, r3
 800325c:	484a      	ldr	r0, [pc, #296]	@ (8003388 <HAL_UART_MspInit+0x1a0>)
 800325e:	f007 fa2b 	bl	800a6b8 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel4;
 8003262:	4b4a      	ldr	r3, [pc, #296]	@ (800338c <HAL_UART_MspInit+0x1a4>)
 8003264:	4a4a      	ldr	r2, [pc, #296]	@ (8003390 <HAL_UART_MspInit+0x1a8>)
 8003266:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8003268:	4b48      	ldr	r3, [pc, #288]	@ (800338c <HAL_UART_MspInit+0x1a4>)
 800326a:	220f      	movs	r2, #15
 800326c:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800326e:	4b47      	ldr	r3, [pc, #284]	@ (800338c <HAL_UART_MspInit+0x1a4>)
 8003270:	2210      	movs	r2, #16
 8003272:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003274:	4b45      	ldr	r3, [pc, #276]	@ (800338c <HAL_UART_MspInit+0x1a4>)
 8003276:	2200      	movs	r2, #0
 8003278:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800327a:	4b44      	ldr	r3, [pc, #272]	@ (800338c <HAL_UART_MspInit+0x1a4>)
 800327c:	2280      	movs	r2, #128	@ 0x80
 800327e:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003280:	4b42      	ldr	r3, [pc, #264]	@ (800338c <HAL_UART_MspInit+0x1a4>)
 8003282:	2200      	movs	r2, #0
 8003284:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003286:	4b41      	ldr	r3, [pc, #260]	@ (800338c <HAL_UART_MspInit+0x1a4>)
 8003288:	2200      	movs	r2, #0
 800328a:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800328c:	4b3f      	ldr	r3, [pc, #252]	@ (800338c <HAL_UART_MspInit+0x1a4>)
 800328e:	2200      	movs	r2, #0
 8003290:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003292:	4b3e      	ldr	r3, [pc, #248]	@ (800338c <HAL_UART_MspInit+0x1a4>)
 8003294:	2200      	movs	r2, #0
 8003296:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003298:	483c      	ldr	r0, [pc, #240]	@ (800338c <HAL_UART_MspInit+0x1a4>)
 800329a:	f006 ff65 	bl	800a168 <HAL_DMA_Init>
 800329e:	4603      	mov	r3, r0
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d001      	beq.n	80032a8 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 80032a4:	f7ff fe99 	bl	8002fda <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	4a38      	ldr	r2, [pc, #224]	@ (800338c <HAL_UART_MspInit+0x1a4>)
 80032ac:	67da      	str	r2, [r3, #124]	@ 0x7c
 80032ae:	4a37      	ldr	r2, [pc, #220]	@ (800338c <HAL_UART_MspInit+0x1a4>)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80032b4:	2200      	movs	r2, #0
 80032b6:	2100      	movs	r1, #0
 80032b8:	2024      	movs	r0, #36	@ 0x24
 80032ba:	f006 fef6 	bl	800a0aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80032be:	2024      	movs	r0, #36	@ 0x24
 80032c0:	f006 ff0d 	bl	800a0de <HAL_NVIC_EnableIRQ>

  /* USER CODE END LPUART1_MspInit 1 */
  /* USER CODE END USART1_MspInit 1 */
  }

}
 80032c4:	e059      	b.n	800337a <HAL_UART_MspInit+0x192>
  else  if(huart->Instance==LPUART1)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4a32      	ldr	r2, [pc, #200]	@ (8003394 <HAL_UART_MspInit+0x1ac>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d154      	bne.n	800337a <HAL_UART_MspInit+0x192>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80032d0:	2302      	movs	r3, #2
 80032d2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80032d4:	2300      	movs	r3, #0
 80032d6:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80032d8:	f107 030c 	add.w	r3, r7, #12
 80032dc:	4618      	mov	r0, r3
 80032de:	f009 fc36 	bl	800cb4e <HAL_RCCEx_PeriphCLKConfig>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d001      	beq.n	80032ec <HAL_UART_MspInit+0x104>
      Error_Handler();
 80032e8:	f7ff fe77 	bl	8002fda <Error_Handler>
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80032ec:	2001      	movs	r0, #1
 80032ee:	f7ff feec 	bl	80030ca <LL_APB1_GRP2_EnableClock>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80032f2:	2004      	movs	r0, #4
 80032f4:	f7ff fe9e 	bl	8003034 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 80032f8:	2303      	movs	r3, #3
 80032fa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032fc:	2302      	movs	r3, #2
 80032fe:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003300:	2300      	movs	r3, #0
 8003302:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003304:	2300      	movs	r3, #0
 8003306:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8003308:	2308      	movs	r3, #8
 800330a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800330c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8003310:	4619      	mov	r1, r3
 8003312:	4821      	ldr	r0, [pc, #132]	@ (8003398 <HAL_UART_MspInit+0x1b0>)
 8003314:	f007 f9d0 	bl	800a6b8 <HAL_GPIO_Init>
    hdma_lpuart1_tx.Instance = DMA1_Channel4;
 8003318:	4b20      	ldr	r3, [pc, #128]	@ (800339c <HAL_UART_MspInit+0x1b4>)
 800331a:	4a21      	ldr	r2, [pc, #132]	@ (80033a0 <HAL_UART_MspInit+0x1b8>)
 800331c:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_tx.Init.Request = DMA_REQUEST_LPUART1_TX;
 800331e:	4b1f      	ldr	r3, [pc, #124]	@ (800339c <HAL_UART_MspInit+0x1b4>)
 8003320:	2211      	movs	r2, #17
 8003322:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003324:	4b1d      	ldr	r3, [pc, #116]	@ (800339c <HAL_UART_MspInit+0x1b4>)
 8003326:	2210      	movs	r2, #16
 8003328:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800332a:	4b1c      	ldr	r3, [pc, #112]	@ (800339c <HAL_UART_MspInit+0x1b4>)
 800332c:	2200      	movs	r2, #0
 800332e:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003330:	4b1a      	ldr	r3, [pc, #104]	@ (800339c <HAL_UART_MspInit+0x1b4>)
 8003332:	2280      	movs	r2, #128	@ 0x80
 8003334:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003336:	4b19      	ldr	r3, [pc, #100]	@ (800339c <HAL_UART_MspInit+0x1b4>)
 8003338:	2200      	movs	r2, #0
 800333a:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800333c:	4b17      	ldr	r3, [pc, #92]	@ (800339c <HAL_UART_MspInit+0x1b4>)
 800333e:	2200      	movs	r2, #0
 8003340:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_tx.Init.Mode = DMA_NORMAL;
 8003342:	4b16      	ldr	r3, [pc, #88]	@ (800339c <HAL_UART_MspInit+0x1b4>)
 8003344:	2200      	movs	r2, #0
 8003346:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003348:	4b14      	ldr	r3, [pc, #80]	@ (800339c <HAL_UART_MspInit+0x1b4>)
 800334a:	2200      	movs	r2, #0
 800334c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_tx) != HAL_OK)
 800334e:	4813      	ldr	r0, [pc, #76]	@ (800339c <HAL_UART_MspInit+0x1b4>)
 8003350:	f006 ff0a 	bl	800a168 <HAL_DMA_Init>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d001      	beq.n	800335e <HAL_UART_MspInit+0x176>
      Error_Handler();
 800335a:	f7ff fe3e 	bl	8002fda <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_lpuart1_tx);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	4a0e      	ldr	r2, [pc, #56]	@ (800339c <HAL_UART_MspInit+0x1b4>)
 8003362:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003364:	4a0d      	ldr	r2, [pc, #52]	@ (800339c <HAL_UART_MspInit+0x1b4>)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 800336a:	2200      	movs	r2, #0
 800336c:	2100      	movs	r1, #0
 800336e:	2025      	movs	r0, #37	@ 0x25
 8003370:	f006 fe9b 	bl	800a0aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8003374:	2025      	movs	r0, #37	@ 0x25
 8003376:	f006 feb2 	bl	800a0de <HAL_NVIC_EnableIRQ>
}
 800337a:	bf00      	nop
 800337c:	3770      	adds	r7, #112	@ 0x70
 800337e:	46bd      	mov	sp, r7
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	40013800 	.word	0x40013800
 8003388:	48000400 	.word	0x48000400
 800338c:	20000804 	.word	0x20000804
 8003390:	40020444 	.word	0x40020444
 8003394:	40008000 	.word	0x40008000
 8003398:	48000800 	.word	0x48000800
 800339c:	200008f8 	.word	0x200008f8
 80033a0:	40020044 	.word	0x40020044

080033a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b088      	sub	sp, #32
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033ac:	f107 030c 	add.w	r3, r7, #12
 80033b0:	2200      	movs	r2, #0
 80033b2:	601a      	str	r2, [r3, #0]
 80033b4:	605a      	str	r2, [r3, #4]
 80033b6:	609a      	str	r2, [r3, #8]
 80033b8:	60da      	str	r2, [r3, #12]
 80033ba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a0f      	ldr	r2, [pc, #60]	@ (8003400 <HAL_SPI_MspInit+0x5c>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d117      	bne.n	80033f6 <HAL_SPI_MspInit+0x52>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80033c6:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80033ca:	f7ff fe65 	bl	8003098 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033ce:	2002      	movs	r0, #2
 80033d0:	f7ff fe30 	bl	8003034 <LL_AHB2_GRP1_EnableClock>
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80033d4:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80033d8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033da:	2302      	movs	r3, #2
 80033dc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033de:	2300      	movs	r3, #0
 80033e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033e2:	2300      	movs	r3, #0
 80033e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80033e6:	2305      	movs	r3, #5
 80033e8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033ea:	f107 030c 	add.w	r3, r7, #12
 80033ee:	4619      	mov	r1, r3
 80033f0:	4804      	ldr	r0, [pc, #16]	@ (8003404 <HAL_SPI_MspInit+0x60>)
 80033f2:	f007 f961 	bl	800a6b8 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 80033f6:	bf00      	nop
 80033f8:	3720      	adds	r7, #32
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bd80      	pop	{r7, pc}
 80033fe:	bf00      	nop
 8003400:	40003800 	.word	0x40003800
 8003404:	48000400 	.word	0x48000400

08003408 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b088      	sub	sp, #32
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003410:	f107 030c 	add.w	r3, r7, #12
 8003414:	2200      	movs	r2, #0
 8003416:	601a      	str	r2, [r3, #0]
 8003418:	605a      	str	r2, [r3, #4]
 800341a:	609a      	str	r2, [r3, #8]
 800341c:	60da      	str	r2, [r3, #12]
 800341e:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a22      	ldr	r2, [pc, #136]	@ (80034b0 <HAL_QSPI_MspInit+0xa8>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d13e      	bne.n	80034a8 <HAL_QSPI_MspInit+0xa0>
  {
  /* USER CODE BEGIN QUADSPI_MspInit 0 */

  /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 800342a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800342e:	f7ff fe1a 	bl	8003066 <LL_AHB3_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003432:	2002      	movs	r0, #2
 8003434:	f7ff fdfe 	bl	8003034 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003438:	2001      	movs	r0, #1
 800343a:	f7ff fdfb 	bl	8003034 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800343e:	2008      	movs	r0, #8
 8003440:	f7ff fdf8 	bl	8003034 <LL_AHB2_GRP1_EnableClock>
    PD7     ------> QUADSPI_BK1_IO3
    PD3     ------> QUADSPI_BK1_NCS
    PD5     ------> QUADSPI_BK1_IO1
    PD6     ------> QUADSPI_BK1_IO2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003444:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003448:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800344a:	2302      	movs	r3, #2
 800344c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800344e:	2300      	movs	r3, #0
 8003450:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003452:	2300      	movs	r3, #0
 8003454:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003456:	230a      	movs	r3, #10
 8003458:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800345a:	f107 030c 	add.w	r3, r7, #12
 800345e:	4619      	mov	r1, r3
 8003460:	4814      	ldr	r0, [pc, #80]	@ (80034b4 <HAL_QSPI_MspInit+0xac>)
 8003462:	f007 f929 	bl	800a6b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003466:	2308      	movs	r3, #8
 8003468:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800346a:	2302      	movs	r3, #2
 800346c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800346e:	2300      	movs	r3, #0
 8003470:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003472:	2300      	movs	r3, #0
 8003474:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003476:	230a      	movs	r3, #10
 8003478:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800347a:	f107 030c 	add.w	r3, r7, #12
 800347e:	4619      	mov	r1, r3
 8003480:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003484:	f007 f918 	bl	800a6b8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 8003488:	23e8      	movs	r3, #232	@ 0xe8
 800348a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800348c:	2302      	movs	r3, #2
 800348e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003490:	2300      	movs	r3, #0
 8003492:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003494:	2300      	movs	r3, #0
 8003496:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8003498:	230a      	movs	r3, #10
 800349a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800349c:	f107 030c 	add.w	r3, r7, #12
 80034a0:	4619      	mov	r1, r3
 80034a2:	4805      	ldr	r0, [pc, #20]	@ (80034b8 <HAL_QSPI_MspInit+0xb0>)
 80034a4:	f007 f908 	bl	800a6b8 <HAL_GPIO_Init>

  /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80034a8:	bf00      	nop
 80034aa:	3720      	adds	r7, #32
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	a0001000 	.word	0xa0001000
 80034b4:	48000400 	.word	0x48000400
 80034b8:	48000c00 	.word	0x48000c00

080034bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034bc:	b480      	push	{r7}
 80034be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80034c0:	bf00      	nop
 80034c2:	e7fd      	b.n	80034c0 <NMI_Handler+0x4>

080034c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034c4:	b480      	push	{r7}
 80034c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034c8:	bf00      	nop
 80034ca:	e7fd      	b.n	80034c8 <HardFault_Handler+0x4>

080034cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80034cc:	b480      	push	{r7}
 80034ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80034d0:	bf00      	nop
 80034d2:	e7fd      	b.n	80034d0 <MemManage_Handler+0x4>

080034d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80034d8:	bf00      	nop
 80034da:	e7fd      	b.n	80034d8 <BusFault_Handler+0x4>

080034dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80034dc:	b480      	push	{r7}
 80034de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80034e0:	bf00      	nop
 80034e2:	e7fd      	b.n	80034e0 <UsageFault_Handler+0x4>

080034e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034e4:	b480      	push	{r7}
 80034e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80034e8:	bf00      	nop
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr

080034f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80034f2:	b480      	push	{r7}
 80034f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80034f6:	bf00      	nop
 80034f8:	46bd      	mov	sp, r7
 80034fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fe:	4770      	bx	lr

08003500 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003500:	b480      	push	{r7}
 8003502:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003504:	bf00      	nop
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr

0800350e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800350e:	b580      	push	{r7, lr}
 8003510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003512:	f006 fc4b 	bl	8009dac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003516:	bf00      	nop
 8003518:	bd80      	pop	{r7, pc}
	...

0800351c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800351c:	b580      	push	{r7, lr}
 800351e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003520:	4802      	ldr	r0, [pc, #8]	@ (800352c <USART1_IRQHandler+0x10>)
 8003522:	f00a fd79 	bl	800e018 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003526:	bf00      	nop
 8003528:	bd80      	pop	{r7, pc}
 800352a:	bf00      	nop
 800352c:	20000770 	.word	0x20000770

08003530 <HSEM_IRQHandler>:

/**
  * @brief This function handles HSEM global interrupt.
  */
void HSEM_IRQHandler(void)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HSEM_IRQn 0 */

  /* USER CODE END HSEM_IRQn 0 */
  HAL_HSEM_IRQHandler();
 8003534:	f007 fb56 	bl	800abe4 <HAL_HSEM_IRQHandler>
  /* USER CODE BEGIN HSEM_IRQn 1 */

  /* USER CODE END HSEM_IRQn 1 */
}
 8003538:	bf00      	nop
 800353a:	bd80      	pop	{r7, pc}

0800353c <DMA2_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA2 channel4 global interrupt.
  */
void DMA2_Channel4_IRQHandler(void)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003540:	4802      	ldr	r0, [pc, #8]	@ (800354c <DMA2_Channel4_IRQHandler+0x10>)
 8003542:	f006 ff77 	bl	800a434 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel4_IRQn 1 */

  /* USER CODE END DMA2_Channel4_IRQn 1 */
}
 8003546:	bf00      	nop
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	20000804 	.word	0x20000804

08003550 <IPCC_C1_RX_IRQHandler>:

/**
  * @brief This function handles IPCC RX occupied interrupt.
  */
void IPCC_C1_RX_IRQHandler(void)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 0 */

  /* USER CODE END IPCC_C1_RX_IRQn 0 */
  HAL_IPCC_RX_IRQHandler(&hipcc);
 8003554:	f001 fd1a 	bl	8004f8c <HW_IPCC_Rx_Handler>
  /* USER CODE BEGIN IPCC_C1_RX_IRQn 1 */

  /* USER CODE END IPCC_C1_RX_IRQn 1 */
}
 8003558:	bf00      	nop
 800355a:	bd80      	pop	{r7, pc}

0800355c <IPCC_C1_TX_IRQHandler>:

/**
  * @brief This function handles IPCC TX free interrupt.
  */
void IPCC_C1_TX_IRQHandler(void)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 0 */

  /* USER CODE END IPCC_C1_TX_IRQn 0 */
  HAL_IPCC_TX_IRQHandler(&hipcc);
 8003560:	f001 fd4a 	bl	8004ff8 <HW_IPCC_Tx_Handler>
  /* USER CODE BEGIN IPCC_C1_TX_IRQn 1 */

  /* USER CODE END IPCC_C1_TX_IRQn 1 */
}
 8003564:	bf00      	nop
 8003566:	bd80      	pop	{r7, pc}

08003568 <EXTI15_10_IRQHandler>:
 *         interrupt request.
 * @param  None
 * @retval None
 */
void PUSH_BUTTON_SW_EXTI_IRQHandler(void)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 800356c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003570:	f007 fb20 	bl	800abb4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8003574:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003578:	f007 fb1c 	bl	800abb4 <HAL_GPIO_EXTI_IRQHandler>
}
 800357c:	bf00      	nop
 800357e:	bd80      	pop	{r7, pc}

08003580 <RTC_WKUP_IRQHandler>:



void RTC_WKUP_IRQHandler(void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
  HAL_RTCEx_WakeUpTimerIRQHandler();
 8003584:	f7fe fd1c 	bl	8001fc0 <HW_TS_RTC_Wakeup_Handler>
}
 8003588:	bf00      	nop
 800358a:	bd80      	pop	{r7, pc}

0800358c <TIM1_TRG_COM_TIM17_IRQHandler>:
  * @brief  This function handles TIM17 IRQ Handler.
  * @param  None
  * @retval None
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	af00      	add	r7, sp, #0
  BSP_PWM_LED_IRQHandler();
 8003590:	f005 fd56 	bl	8009040 <BSP_PWM_LED_IRQHandler>
}
 8003594:	bf00      	nop
 8003596:	bd80      	pop	{r7, pc}

08003598 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003598:	b480      	push	{r7}
 800359a:	af00      	add	r7, sp, #0
  return 1;
 800359c:	2301      	movs	r3, #1
}
 800359e:	4618      	mov	r0, r3
 80035a0:	46bd      	mov	sp, r7
 80035a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a6:	4770      	bx	lr

080035a8 <_kill>:

int _kill(int pid, int sig)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b082      	sub	sp, #8
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80035b2:	f010 f999 	bl	80138e8 <__errno>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2216      	movs	r2, #22
 80035ba:	601a      	str	r2, [r3, #0]
  return -1;
 80035bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3708      	adds	r7, #8
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}

080035c8 <_exit>:

void _exit (int status)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80035d0:	f04f 31ff 	mov.w	r1, #4294967295
 80035d4:	6878      	ldr	r0, [r7, #4]
 80035d6:	f7ff ffe7 	bl	80035a8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80035da:	bf00      	nop
 80035dc:	e7fd      	b.n	80035da <_exit+0x12>

080035de <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80035de:	b580      	push	{r7, lr}
 80035e0:	b086      	sub	sp, #24
 80035e2:	af00      	add	r7, sp, #0
 80035e4:	60f8      	str	r0, [r7, #12]
 80035e6:	60b9      	str	r1, [r7, #8]
 80035e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035ea:	2300      	movs	r3, #0
 80035ec:	617b      	str	r3, [r7, #20]
 80035ee:	e00a      	b.n	8003606 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80035f0:	f3af 8000 	nop.w
 80035f4:	4601      	mov	r1, r0
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	1c5a      	adds	r2, r3, #1
 80035fa:	60ba      	str	r2, [r7, #8]
 80035fc:	b2ca      	uxtb	r2, r1
 80035fe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	3301      	adds	r3, #1
 8003604:	617b      	str	r3, [r7, #20]
 8003606:	697a      	ldr	r2, [r7, #20]
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	429a      	cmp	r2, r3
 800360c:	dbf0      	blt.n	80035f0 <_read+0x12>
  }

  return len;
 800360e:	687b      	ldr	r3, [r7, #4]
}
 8003610:	4618      	mov	r0, r3
 8003612:	3718      	adds	r7, #24
 8003614:	46bd      	mov	sp, r7
 8003616:	bd80      	pop	{r7, pc}

08003618 <_close>:
  }
  return len;
}

int _close(int file)
{
 8003618:	b480      	push	{r7}
 800361a:	b083      	sub	sp, #12
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003620:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003624:	4618      	mov	r0, r3
 8003626:	370c      	adds	r7, #12
 8003628:	46bd      	mov	sp, r7
 800362a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362e:	4770      	bx	lr

08003630 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
 8003638:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003640:	605a      	str	r2, [r3, #4]
  return 0;
 8003642:	2300      	movs	r3, #0
}
 8003644:	4618      	mov	r0, r3
 8003646:	370c      	adds	r7, #12
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr

08003650 <_isatty>:

int _isatty(int file)
{
 8003650:	b480      	push	{r7}
 8003652:	b083      	sub	sp, #12
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003658:	2301      	movs	r3, #1
}
 800365a:	4618      	mov	r0, r3
 800365c:	370c      	adds	r7, #12
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr

08003666 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003666:	b480      	push	{r7}
 8003668:	b085      	sub	sp, #20
 800366a:	af00      	add	r7, sp, #0
 800366c:	60f8      	str	r0, [r7, #12]
 800366e:	60b9      	str	r1, [r7, #8]
 8003670:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003672:	2300      	movs	r3, #0
}
 8003674:	4618      	mov	r0, r3
 8003676:	3714      	adds	r7, #20
 8003678:	46bd      	mov	sp, r7
 800367a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367e:	4770      	bx	lr

08003680 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b086      	sub	sp, #24
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003688:	4a14      	ldr	r2, [pc, #80]	@ (80036dc <_sbrk+0x5c>)
 800368a:	4b15      	ldr	r3, [pc, #84]	@ (80036e0 <_sbrk+0x60>)
 800368c:	1ad3      	subs	r3, r2, r3
 800368e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003690:	697b      	ldr	r3, [r7, #20]
 8003692:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003694:	4b13      	ldr	r3, [pc, #76]	@ (80036e4 <_sbrk+0x64>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d102      	bne.n	80036a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800369c:	4b11      	ldr	r3, [pc, #68]	@ (80036e4 <_sbrk+0x64>)
 800369e:	4a12      	ldr	r2, [pc, #72]	@ (80036e8 <_sbrk+0x68>)
 80036a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80036a2:	4b10      	ldr	r3, [pc, #64]	@ (80036e4 <_sbrk+0x64>)
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4413      	add	r3, r2
 80036aa:	693a      	ldr	r2, [r7, #16]
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d207      	bcs.n	80036c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80036b0:	f010 f91a 	bl	80138e8 <__errno>
 80036b4:	4603      	mov	r3, r0
 80036b6:	220c      	movs	r2, #12
 80036b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80036ba:	f04f 33ff 	mov.w	r3, #4294967295
 80036be:	e009      	b.n	80036d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80036c0:	4b08      	ldr	r3, [pc, #32]	@ (80036e4 <_sbrk+0x64>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80036c6:	4b07      	ldr	r3, [pc, #28]	@ (80036e4 <_sbrk+0x64>)
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	4413      	add	r3, r2
 80036ce:	4a05      	ldr	r2, [pc, #20]	@ (80036e4 <_sbrk+0x64>)
 80036d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80036d2:	68fb      	ldr	r3, [r7, #12]
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3718      	adds	r7, #24
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	20030000 	.word	0x20030000
 80036e0:	00001000 	.word	0x00001000
 80036e4:	20000e00 	.word	0x20000e00
 80036e8:	20002850 	.word	0x20002850

080036ec <LL_FLASH_GetUDN>:
  * @note   The 64-bit UID64 may be used by Firmware to derive BLE 48-bit Device Address EUI-48 or
  *         802.15.4 64-bit Device Address EUI-64.
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 80036ec:	b480      	push	{r7}
 80036ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_REG(*((uint32_t *)UID64_BASE)));
 80036f0:	4b03      	ldr	r3, [pc, #12]	@ (8003700 <LL_FLASH_GetUDN+0x14>)
 80036f2:	681b      	ldr	r3, [r3, #0]
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	1fff7580 	.word	0x1fff7580

08003704 <LL_FLASH_GetDeviceID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the device ID is 0x26
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x26 for STM32WB55x)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8003704:	b480      	push	{r7}
 8003706:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8003708:	4b03      	ldr	r3, [pc, #12]	@ (8003718 <LL_FLASH_GetDeviceID+0x14>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	b2db      	uxtb	r3, r3
}
 800370e:	4618      	mov	r0, r3
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr
 8003718:	1fff7584 	.word	0x1fff7584

0800371c <LL_FLASH_GetSTCompanyID>:
  *         802.15.4 64-bit Device Address EUI-64.
  *         For STM32WBxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 800371c:	b480      	push	{r7}
 800371e:	af00      	add	r7, sp, #0
  return (uint32_t)(((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8003720:	4b03      	ldr	r3, [pc, #12]	@ (8003730 <LL_FLASH_GetSTCompanyID+0x14>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	0a1b      	lsrs	r3, r3, #8
}
 8003726:	4618      	mov	r0, r3
 8003728:	46bd      	mov	sp, r7
 800372a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372e:	4770      	bx	lr
 8003730:	1fff7584 	.word	0x1fff7584

08003734 <APP_BLE_Init>:

/* USER CODE END EV */

/* Functions Definition ------------------------------------------------------*/
void APP_BLE_Init(void)
{
 8003734:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003736:	b0b1      	sub	sp, #196	@ 0xc4
 8003738:	af04      	add	r7, sp, #16
  SHCI_CmdStatus_t status;
  /* USER CODE BEGIN APP_BLE_Init_1 */
  WirelessFwInfo_t wireless_info_instance;
  WirelessFwInfo_t *p_wireless_info = &wireless_info_instance;  
 800373a:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 800373e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  char StackVersion[23];
  char StackBranch[20];
  char FusVersion[20];
  const uint8_t *bdaddr;  
  /* USER CODE END APP_BLE_Init_1 */
  SHCI_C2_Ble_Init_Cmd_Packet_t ble_init_cmd_packet =
 8003742:	4b9e      	ldr	r3, [pc, #632]	@ (80039bc <APP_BLE_Init+0x288>)
 8003744:	1d3c      	adds	r4, r7, #4
 8003746:	461d      	mov	r5, r3
 8003748:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800374a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800374c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800374e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003750:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003752:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003754:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003758:	c403      	stmia	r4!, {r0, r1}
 800375a:	8022      	strh	r2, [r4, #0]
  };

  /**
   * Initialize Ble Transport Layer
   */
  Ble_Tl_Init();
 800375c:	f000 fe24 	bl	80043a8 <Ble_Tl_Init>

  /**
   * Do not allow standby in the application
   */
  UTIL_LPM_SetOffMode(1 << CFG_LPM_APP_BLE, UTIL_LPM_DISABLE);
 8003760:	2101      	movs	r1, #1
 8003762:	2002      	movs	r0, #2
 8003764:	f00e fea6 	bl	80124b4 <UTIL_LPM_SetOffMode>

  /**
   * Register the hci transport layer to handle BLE User Asynchronous Events
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_HCI_ASYNCH_EVT_ID, UTIL_SEQ_RFU, hci_user_evt_proc);
 8003768:	4a95      	ldr	r2, [pc, #596]	@ (80039c0 <APP_BLE_Init+0x28c>)
 800376a:	2100      	movs	r1, #0
 800376c:	2004      	movs	r0, #4
 800376e:	f00e ffcd 	bl	801270c <UTIL_SEQ_RegTask>

  /**
   * Starts the BLE Stack on CPU2
   */
  status = SHCI_C2_BLE_Init(&ble_init_cmd_packet);
 8003772:	1d3b      	adds	r3, r7, #4
 8003774:	4618      	mov	r0, r3
 8003776:	f00d fcf7 	bl	8011168 <SHCI_C2_BLE_Init>
 800377a:	4603      	mov	r3, r0
 800377c:	f887 30ab 	strb.w	r3, [r7, #171]	@ 0xab
  if (status != SHCI_Success)
 8003780:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 8003784:	2b00      	cmp	r3, #0
 8003786:	d012      	beq.n	80037ae <APP_BLE_Init+0x7a>
  {
    APP_DBG_MSG("  Fail   : SHCI_C2_BLE_Init command, result: 0x%02x\n\r", status);
 8003788:	488e      	ldr	r0, [pc, #568]	@ (80039c4 <APP_BLE_Init+0x290>)
 800378a:	f00d f867 	bl	801085c <DbgTraceGetFileName>
 800378e:	4601      	mov	r1, r0
 8003790:	f240 134f 	movw	r3, #335	@ 0x14f
 8003794:	4a8c      	ldr	r2, [pc, #560]	@ (80039c8 <APP_BLE_Init+0x294>)
 8003796:	488d      	ldr	r0, [pc, #564]	@ (80039cc <APP_BLE_Init+0x298>)
 8003798:	f00f feae 	bl	80134f8 <iprintf>
 800379c:	f897 30ab 	ldrb.w	r3, [r7, #171]	@ 0xab
 80037a0:	4619      	mov	r1, r3
 80037a2:	488b      	ldr	r0, [pc, #556]	@ (80039d0 <APP_BLE_Init+0x29c>)
 80037a4:	f00f fea8 	bl	80134f8 <iprintf>
    /* if you are here, maybe CPU2 doesn't contain STM32WB_Copro_Wireless_Binaries, see Release_Notes.html */
    Error_Handler();
 80037a8:	f7ff fc17 	bl	8002fda <Error_Handler>
 80037ac:	e00c      	b.n	80037c8 <APP_BLE_Init+0x94>
  }
  else
  {
    APP_DBG_MSG("  Success: SHCI_C2_BLE_Init command\n\r");
 80037ae:	4885      	ldr	r0, [pc, #532]	@ (80039c4 <APP_BLE_Init+0x290>)
 80037b0:	f00d f854 	bl	801085c <DbgTraceGetFileName>
 80037b4:	4601      	mov	r1, r0
 80037b6:	f240 1355 	movw	r3, #341	@ 0x155
 80037ba:	4a83      	ldr	r2, [pc, #524]	@ (80039c8 <APP_BLE_Init+0x294>)
 80037bc:	4883      	ldr	r0, [pc, #524]	@ (80039cc <APP_BLE_Init+0x298>)
 80037be:	f00f fe9b 	bl	80134f8 <iprintf>
 80037c2:	4884      	ldr	r0, [pc, #528]	@ (80039d4 <APP_BLE_Init+0x2a0>)
 80037c4:	f00f ff08 	bl	80135d8 <puts>
  }

  /**
   * Initialization of HCI & GATT & GAP layer
   */
  Ble_Hci_Gap_Gatt_Init();
 80037c8:	f000 fe04 	bl	80043d4 <Ble_Hci_Gap_Gatt_Init>

  /**
   * Initialization of the BLE Services
   */
  SVCCTL_Init();
 80037cc:	f00e f856 	bl	801187c <SVCCTL_Init>

  /**
   * Initialization of the BLE App Context
   */
  BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 80037d0:	4b81      	ldr	r3, [pc, #516]	@ (80039d8 <APP_BLE_Init+0x2a4>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
  BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0xFFFF;
 80037d8:	4b7f      	ldr	r3, [pc, #508]	@ (80039d8 <APP_BLE_Init+0x2a4>)
 80037da:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80037de:	82da      	strh	r2, [r3, #22]

  /**
   * From here, all initialization are BLE application specific
   */
  UTIL_SEQ_RegTask(1<<CFG_TASK_ADV_UPDATE_ID, UTIL_SEQ_RFU, Adv_Update);
 80037e0:	4a7e      	ldr	r2, [pc, #504]	@ (80039dc <APP_BLE_Init+0x2a8>)
 80037e2:	2100      	movs	r1, #0
 80037e4:	2001      	movs	r0, #1
 80037e6:	f00e ff91 	bl	801270c <UTIL_SEQ_RegTask>
#endif /* BLE_CFG_OTA_REBOOT_CHAR != 0 */

  /**
   * Initialize DIS Application
   */
  DISAPP_Init();
 80037ea:	f001 fa81 	bl	8004cf0 <DISAPP_Init>
   * Initialize HRS Application
   */
//  HRSAPP_Init();

  /* USER CODE BEGIN APP_BLE_Init_3 */
  a_ManufData[sizeof(a_ManufData)-11] = CFG_DEV_ID_HEARTRATE;
 80037ee:	4b7c      	ldr	r3, [pc, #496]	@ (80039e0 <APP_BLE_Init+0x2ac>)
 80037f0:	2289      	movs	r2, #137	@ 0x89
 80037f2:	70da      	strb	r2, [r3, #3]
  /* USER CODE END APP_BLE_Init_3 */

  /**
   * Create timer to handle the connection state machine
   */
  HW_TS_Create(CFG_TIM_PROC_ID_ISR, &(BleApplicationContext.Advertising_mgr_timer_Id), hw_ts_SingleShot, Adv_Mgr);
 80037f4:	4b7b      	ldr	r3, [pc, #492]	@ (80039e4 <APP_BLE_Init+0x2b0>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	497b      	ldr	r1, [pc, #492]	@ (80039e8 <APP_BLE_Init+0x2b4>)
 80037fa:	2000      	movs	r0, #0
 80037fc:	f7fe fd82 	bl	8002304 <HW_TS_Create>

  /**
   * Make device discoverable
   */
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[0] = AD_TYPE_16_BIT_SERV_UUID;
 8003800:	4b75      	ldr	r3, [pc, #468]	@ (80039d8 <APP_BLE_Init+0x2a4>)
 8003802:	2202      	movs	r2, #2
 8003804:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen = 1;
 8003806:	4b74      	ldr	r3, [pc, #464]	@ (80039d8 <APP_BLE_Init+0x2a4>)
 8003808:	2201      	movs	r2, #1
 800380a:	761a      	strb	r2, [r3, #24]
  Add_Advertisment_Service_UUID(HEART_RATE_SERVICE_UUID);
 800380c:	f641 000d 	movw	r0, #6157	@ 0x180d
 8003810:	f001 f9da 	bl	8004bc8 <Add_Advertisment_Service_UUID>
//  Add_Advertisment_Service_UUID(0x181C);

  /* Initialize intervals for reconnexion without intervals update */
  AdvIntervalMin = CFG_FAST_CONN_ADV_INTERVAL_MIN;
 8003814:	4b75      	ldr	r3, [pc, #468]	@ (80039ec <APP_BLE_Init+0x2b8>)
 8003816:	2280      	movs	r2, #128	@ 0x80
 8003818:	801a      	strh	r2, [r3, #0]
  AdvIntervalMax = CFG_FAST_CONN_ADV_INTERVAL_MAX;
 800381a:	4b75      	ldr	r3, [pc, #468]	@ (80039f0 <APP_BLE_Init+0x2bc>)
 800381c:	22a0      	movs	r2, #160	@ 0xa0
 800381e:	801a      	strh	r2, [r3, #0]

  /**
   * Start to Advertise to be connected by Collector
   */
  Adv_Request(APP_BLE_FAST_ADV);
 8003820:	2001      	movs	r0, #1
 8003822:	f001 f88b 	bl	800493c <Adv_Request>

  /* USER CODE BEGIN APP_BLE_Init_2 */

   /* Displays the board information: MAC Address, Stack version, FUS version*/ 
   if (SHCI_GetWirelessFwInfo(p_wireless_info) != SHCI_Success)
 8003826:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 800382a:	f00d fce1 	bl	80111f0 <SHCI_GetWirelessFwInfo>
 800382e:	4603      	mov	r3, r0
 8003830:	2b00      	cmp	r3, #0
 8003832:	f040 8092 	bne.w	800395a <APP_BLE_Init+0x226>
   {
     // Error
   }
   else
   {
     bdaddr= BleGetBdAddress();
 8003836:	f001 f983 	bl	8004b40 <BleGetBdAddress>
 800383a:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
     sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 800383e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003842:	3305      	adds	r3, #5
 8003844:	781b      	ldrb	r3, [r3, #0]
 8003846:	461d      	mov	r5, r3
 8003848:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800384c:	3304      	adds	r3, #4
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	461e      	mov	r6, r3
 8003852:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003856:	3303      	adds	r3, #3
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	461a      	mov	r2, r3
 800385c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003860:	3302      	adds	r3, #2
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	4619      	mov	r1, r3
 8003866:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800386a:	3301      	adds	r3, #1
 800386c:	781b      	ldrb	r3, [r3, #0]
 800386e:	461c      	mov	r4, r3
 8003870:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003874:	781b      	ldrb	r3, [r3, #0]
 8003876:	f107 0080 	add.w	r0, r7, #128	@ 0x80
 800387a:	9303      	str	r3, [sp, #12]
 800387c:	9402      	str	r4, [sp, #8]
 800387e:	9101      	str	r1, [sp, #4]
 8003880:	9200      	str	r2, [sp, #0]
 8003882:	4633      	mov	r3, r6
 8003884:	462a      	mov	r2, r5
 8003886:	495b      	ldr	r1, [pc, #364]	@ (80039f4 <APP_BLE_Init+0x2c0>)
 8003888:	f00f feae 	bl	80135e8 <siprintf>
     sprintf(StackVersion, "BLE Stack=v%d.%d.%d", p_wireless_info->VersionMajor, p_wireless_info->VersionMinor, p_wireless_info->VersionSub);
 800388c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	461a      	mov	r2, r3
 8003894:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003898:	785b      	ldrb	r3, [r3, #1]
 800389a:	4619      	mov	r1, r3
 800389c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80038a0:	789b      	ldrb	r3, [r3, #2]
 80038a2:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 80038a6:	9300      	str	r3, [sp, #0]
 80038a8:	460b      	mov	r3, r1
 80038aa:	4953      	ldr	r1, [pc, #332]	@ (80039f8 <APP_BLE_Init+0x2c4>)
 80038ac:	f00f fe9c 	bl	80135e8 <siprintf>
     sprintf(StackBranch, "Branch=%d Type=%d", p_wireless_info->VersionBranch, p_wireless_info->VersionReleaseType);
 80038b0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80038b4:	78db      	ldrb	r3, [r3, #3]
 80038b6:	461a      	mov	r2, r3
 80038b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80038bc:	791b      	ldrb	r3, [r3, #4]
 80038be:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 80038c2:	494e      	ldr	r1, [pc, #312]	@ (80039fc <APP_BLE_Init+0x2c8>)
 80038c4:	f00f fe90 	bl	80135e8 <siprintf>
     sprintf(FusVersion, "FUS v%d.%d.%d", p_wireless_info->FusVersionMajor, p_wireless_info->FusVersionMinor, p_wireless_info->FusVersionSub);
 80038c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80038cc:	7a9b      	ldrb	r3, [r3, #10]
 80038ce:	461a      	mov	r2, r3
 80038d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80038d4:	7adb      	ldrb	r3, [r3, #11]
 80038d6:	4619      	mov	r1, r3
 80038d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80038dc:	7b1b      	ldrb	r3, [r3, #12]
 80038de:	f107 0040 	add.w	r0, r7, #64	@ 0x40
 80038e2:	9300      	str	r3, [sp, #0]
 80038e4:	460b      	mov	r3, r1
 80038e6:	4946      	ldr	r1, [pc, #280]	@ (8003a00 <APP_BLE_Init+0x2cc>)
 80038e8:	f00f fe7e 	bl	80135e8 <siprintf>
        
     BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 80038ec:	2100      	movs	r1, #0
 80038ee:	2000      	movs	r0, #0
 80038f0:	f005 ffcc 	bl	800988c <BSP_LCD_Clear>
     BSP_LCD_Refresh(0);
 80038f4:	2000      	movs	r0, #0
 80038f6:	f005 fea1 	bl	800963c <BSP_LCD_Refresh>
     UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)BdAddress, LEFT_MODE);
 80038fa:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 80038fe:	2303      	movs	r3, #3
 8003900:	2100      	movs	r1, #0
 8003902:	2000      	movs	r0, #0
 8003904:	f00e fbbc 	bl	8012080 <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)StackVersion, LEFT_MODE);
 8003908:	f00e fb58 	bl	8011fbc <UTIL_LCD_GetFont>
 800390c:	4603      	mov	r3, r0
 800390e:	88db      	ldrh	r3, [r3, #6]
 8003910:	4619      	mov	r1, r3
 8003912:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8003916:	2303      	movs	r3, #3
 8003918:	2000      	movs	r0, #0
 800391a:	f00e fbb1 	bl	8012080 <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(2), (uint8_t *)StackBranch, LEFT_MODE);
 800391e:	f00e fb4d 	bl	8011fbc <UTIL_LCD_GetFont>
 8003922:	4603      	mov	r3, r0
 8003924:	88db      	ldrh	r3, [r3, #6]
 8003926:	005b      	lsls	r3, r3, #1
 8003928:	4619      	mov	r1, r3
 800392a:	f107 0254 	add.w	r2, r7, #84	@ 0x54
 800392e:	2303      	movs	r3, #3
 8003930:	2000      	movs	r0, #0
 8003932:	f00e fba5 	bl	8012080 <UTIL_LCD_DisplayStringAt>
     UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)FusVersion, LEFT_MODE);
 8003936:	f00e fb41 	bl	8011fbc <UTIL_LCD_GetFont>
 800393a:	4603      	mov	r3, r0
 800393c:	88db      	ldrh	r3, [r3, #6]
 800393e:	461a      	mov	r2, r3
 8003940:	4613      	mov	r3, r2
 8003942:	005b      	lsls	r3, r3, #1
 8003944:	4413      	add	r3, r2
 8003946:	4619      	mov	r1, r3
 8003948:	f107 0240 	add.w	r2, r7, #64	@ 0x40
 800394c:	2303      	movs	r3, #3
 800394e:	2000      	movs	r0, #0
 8003950:	f00e fb96 	bl	8012080 <UTIL_LCD_DisplayStringAt>
     BSP_LCD_Refresh(0);
 8003954:	2000      	movs	r0, #0
 8003956:	f005 fe71 	bl	800963c <BSP_LCD_Refresh>
   }
   HAL_Delay(4000);
 800395a:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 800395e:	f7fd ff69 	bl	8001834 <HAL_Delay>
   /* Displays Application */
   BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 8003962:	2100      	movs	r1, #0
 8003964:	2000      	movs	r0, #0
 8003966:	f005 ff91 	bl	800988c <BSP_LCD_Clear>
   BSP_LCD_Refresh(0);
 800396a:	2000      	movs	r0, #0
 800396c:	f005 fe66 	bl	800963c <BSP_LCD_Refresh>
   UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)"ST BLE Heart Rate", CENTER_MODE);
 8003970:	2301      	movs	r3, #1
 8003972:	4a24      	ldr	r2, [pc, #144]	@ (8003a04 <APP_BLE_Init+0x2d0>)
 8003974:	2100      	movs	r1, #0
 8003976:	2000      	movs	r0, #0
 8003978:	f00e fb82 	bl	8012080 <UTIL_LCD_DisplayStringAt>
   UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)BdAddress, LEFT_MODE);
 800397c:	f00e fb1e 	bl	8011fbc <UTIL_LCD_GetFont>
 8003980:	4603      	mov	r3, r0
 8003982:	88db      	ldrh	r3, [r3, #6]
 8003984:	4619      	mov	r1, r3
 8003986:	f107 0280 	add.w	r2, r7, #128	@ 0x80
 800398a:	2303      	movs	r3, #3
 800398c:	2000      	movs	r0, #0
 800398e:	f00e fb77 	bl	8012080 <UTIL_LCD_DisplayStringAt>
   UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"ADVERTISING", LEFT_MODE);
 8003992:	f00e fb13 	bl	8011fbc <UTIL_LCD_GetFont>
 8003996:	4603      	mov	r3, r0
 8003998:	88db      	ldrh	r3, [r3, #6]
 800399a:	461a      	mov	r2, r3
 800399c:	4613      	mov	r3, r2
 800399e:	005b      	lsls	r3, r3, #1
 80039a0:	4413      	add	r3, r2
 80039a2:	4619      	mov	r1, r3
 80039a4:	2303      	movs	r3, #3
 80039a6:	4a18      	ldr	r2, [pc, #96]	@ (8003a08 <APP_BLE_Init+0x2d4>)
 80039a8:	2000      	movs	r0, #0
 80039aa:	f00e fb69 	bl	8012080 <UTIL_LCD_DisplayStringAt>
   BSP_LCD_Refresh(0);
 80039ae:	2000      	movs	r0, #0
 80039b0:	f005 fe44 	bl	800963c <BSP_LCD_Refresh>
  /* USER CODE END APP_BLE_Init_2 */

  return;
 80039b4:	bf00      	nop
}
 80039b6:	37b4      	adds	r7, #180	@ 0xb4
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80039bc:	08015dec 	.word	0x08015dec
 80039c0:	080109f5 	.word	0x080109f5
 80039c4:	08015c70 	.word	0x08015c70
 80039c8:	08017884 	.word	0x08017884
 80039cc:	08015cfc 	.word	0x08015cfc
 80039d0:	08015d14 	.word	0x08015d14
 80039d4:	08015d4c 	.word	0x08015d4c
 80039d8:	20000e0c 	.word	0x20000e0c
 80039dc:	08004c31 	.word	0x08004c31
 80039e0:	20000208 	.word	0x20000208
 80039e4:	08004c21 	.word	0x08004c21
 80039e8:	20000e8d 	.word	0x20000e8d
 80039ec:	20000e90 	.word	0x20000e90
 80039f0:	20000e92 	.word	0x20000e92
 80039f4:	08015d74 	.word	0x08015d74
 80039f8:	08015d94 	.word	0x08015d94
 80039fc:	08015da8 	.word	0x08015da8
 8003a00:	08015dbc 	.word	0x08015dbc
 8003a04:	08015dcc 	.word	0x08015dcc
 8003a08:	08015de0 	.word	0x08015de0

08003a0c <SVCCTL_App_Notification>:

SVCCTL_UserEvtFlowStatus_t SVCCTL_App_Notification(void *p_Pckt)
{
 8003a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a0e:	b097      	sub	sp, #92	@ 0x5c
 8003a10:	af04      	add	r7, sp, #16
 8003a12:	6078      	str	r0, [r7, #4]
  hci_event_pckt    *p_event_pckt;
  evt_le_meta_event *p_meta_evt;
  evt_blecore_aci   *p_blecore_evt;
  uint8_t           Tx_phy, Rx_phy;
  tBleStatus        ret = BLE_STATUS_INVALID_PARAMS;
 8003a14:	2392      	movs	r3, #146	@ 0x92
 8003a16:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  /* USER CODE BEGIN SVCCTL_App_Notification */
  char BdAddress[20];
  const uint8_t *bdaddr;  
  /* USER CODE END SVCCTL_App_Notification */

  p_event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) p_Pckt)->data;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	3301      	adds	r3, #1
 8003a1e:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (p_event_pckt->evt)
 8003a20:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	2bff      	cmp	r3, #255	@ 0xff
 8003a26:	f000 824c 	beq.w	8003ec2 <SVCCTL_App_Notification+0x4b6>
 8003a2a:	2bff      	cmp	r3, #255	@ 0xff
 8003a2c:	f300 8418 	bgt.w	8004260 <SVCCTL_App_Notification+0x854>
 8003a30:	2b05      	cmp	r3, #5
 8003a32:	d004      	beq.n	8003a3e <SVCCTL_App_Notification+0x32>
 8003a34:	2b3e      	cmp	r3, #62	@ 0x3e
 8003a36:	f000 8087 	beq.w	8003b48 <SVCCTL_App_Notification+0x13c>

    default:
      /* USER CODE BEGIN ECODE_DEFAULT*/

      /* USER CODE END ECODE_DEFAULT*/
      break;
 8003a3a:	f000 bc11 	b.w	8004260 <SVCCTL_App_Notification+0x854>
      p_disconnection_complete_event = (hci_disconnection_complete_event_rp0 *) p_event_pckt->data;
 8003a3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003a40:	3302      	adds	r3, #2
 8003a42:	623b      	str	r3, [r7, #32]
      if (p_disconnection_complete_event->Connection_Handle == BleApplicationContext.BleApplicationContext_legacy.connectionHandle)
 8003a44:	6a3b      	ldr	r3, [r7, #32]
 8003a46:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003a4a:	b29a      	uxth	r2, r3
 8003a4c:	4ba8      	ldr	r3, [pc, #672]	@ (8003cf0 <SVCCTL_App_Notification+0x2e4>)
 8003a4e:	8adb      	ldrh	r3, [r3, #22]
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d128      	bne.n	8003aa6 <SVCCTL_App_Notification+0x9a>
        BleApplicationContext.BleApplicationContext_legacy.connectionHandle = 0;
 8003a54:	4ba6      	ldr	r3, [pc, #664]	@ (8003cf0 <SVCCTL_App_Notification+0x2e4>)
 8003a56:	2200      	movs	r2, #0
 8003a58:	82da      	strh	r2, [r3, #22]
        BleApplicationContext.Device_Connection_Status = APP_BLE_IDLE;
 8003a5a:	4ba5      	ldr	r3, [pc, #660]	@ (8003cf0 <SVCCTL_App_Notification+0x2e4>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
        APP_DBG_MSG(">>== HCI_DISCONNECTION_COMPLETE_EVT_CODE\n");
 8003a62:	48a4      	ldr	r0, [pc, #656]	@ (8003cf4 <SVCCTL_App_Notification+0x2e8>)
 8003a64:	f00c fefa 	bl	801085c <DbgTraceGetFileName>
 8003a68:	4601      	mov	r1, r0
 8003a6a:	f240 13db 	movw	r3, #475	@ 0x1db
 8003a6e:	4aa2      	ldr	r2, [pc, #648]	@ (8003cf8 <SVCCTL_App_Notification+0x2ec>)
 8003a70:	48a2      	ldr	r0, [pc, #648]	@ (8003cfc <SVCCTL_App_Notification+0x2f0>)
 8003a72:	f00f fd41 	bl	80134f8 <iprintf>
 8003a76:	48a2      	ldr	r0, [pc, #648]	@ (8003d00 <SVCCTL_App_Notification+0x2f4>)
 8003a78:	f00f fdae 	bl	80135d8 <puts>
        APP_DBG_MSG("     - Connection Handle:   0x%x\n     - Reason:    0x%x\n\r",
 8003a7c:	489d      	ldr	r0, [pc, #628]	@ (8003cf4 <SVCCTL_App_Notification+0x2e8>)
 8003a7e:	f00c feed 	bl	801085c <DbgTraceGetFileName>
 8003a82:	4601      	mov	r1, r0
 8003a84:	f44f 73ee 	mov.w	r3, #476	@ 0x1dc
 8003a88:	4a9b      	ldr	r2, [pc, #620]	@ (8003cf8 <SVCCTL_App_Notification+0x2ec>)
 8003a8a:	489c      	ldr	r0, [pc, #624]	@ (8003cfc <SVCCTL_App_Notification+0x2f0>)
 8003a8c:	f00f fd34 	bl	80134f8 <iprintf>
 8003a90:	6a3b      	ldr	r3, [r7, #32]
 8003a92:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	4619      	mov	r1, r3
 8003a9a:	6a3b      	ldr	r3, [r7, #32]
 8003a9c:	78db      	ldrb	r3, [r3, #3]
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	4898      	ldr	r0, [pc, #608]	@ (8003d04 <SVCCTL_App_Notification+0x2f8>)
 8003aa2:	f00f fd29 	bl	80134f8 <iprintf>
      bdaddr= BleGetBdAddress();
 8003aa6:	f001 f84b 	bl	8004b40 <BleGetBdAddress>
 8003aaa:	6278      	str	r0, [r7, #36]	@ 0x24
      sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5], bdaddr[4], bdaddr[3], bdaddr[2], bdaddr[1], bdaddr[0]);
 8003aac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003aae:	3305      	adds	r3, #5
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	461d      	mov	r5, r3
 8003ab4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ab6:	3304      	adds	r3, #4
 8003ab8:	781b      	ldrb	r3, [r3, #0]
 8003aba:	461e      	mov	r6, r3
 8003abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003abe:	3303      	adds	r3, #3
 8003ac0:	781b      	ldrb	r3, [r3, #0]
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ac6:	3302      	adds	r3, #2
 8003ac8:	781b      	ldrb	r3, [r3, #0]
 8003aca:	4619      	mov	r1, r3
 8003acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ace:	3301      	adds	r3, #1
 8003ad0:	781b      	ldrb	r3, [r3, #0]
 8003ad2:	461c      	mov	r4, r3
 8003ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ad6:	781b      	ldrb	r3, [r3, #0]
 8003ad8:	f107 0008 	add.w	r0, r7, #8
 8003adc:	9303      	str	r3, [sp, #12]
 8003ade:	9402      	str	r4, [sp, #8]
 8003ae0:	9101      	str	r1, [sp, #4]
 8003ae2:	9200      	str	r2, [sp, #0]
 8003ae4:	4633      	mov	r3, r6
 8003ae6:	462a      	mov	r2, r5
 8003ae8:	4987      	ldr	r1, [pc, #540]	@ (8003d08 <SVCCTL_App_Notification+0x2fc>)
 8003aea:	f00f fd7d 	bl	80135e8 <siprintf>
      BSP_LCD_Clear(0,SSD1315_COLOR_BLACK);
 8003aee:	2100      	movs	r1, #0
 8003af0:	2000      	movs	r0, #0
 8003af2:	f005 fecb 	bl	800988c <BSP_LCD_Clear>
      BSP_LCD_Refresh(0);
 8003af6:	2000      	movs	r0, #0
 8003af8:	f005 fda0 	bl	800963c <BSP_LCD_Refresh>
      UTIL_LCD_DisplayStringAt(0, 0, (uint8_t *)"ST BLE Heart Rate", CENTER_MODE);
 8003afc:	2301      	movs	r3, #1
 8003afe:	4a83      	ldr	r2, [pc, #524]	@ (8003d0c <SVCCTL_App_Notification+0x300>)
 8003b00:	2100      	movs	r1, #0
 8003b02:	2000      	movs	r0, #0
 8003b04:	f00e fabc 	bl	8012080 <UTIL_LCD_DisplayStringAt>
      UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)BdAddress, LEFT_MODE);
 8003b08:	f00e fa58 	bl	8011fbc <UTIL_LCD_GetFont>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	88db      	ldrh	r3, [r3, #6]
 8003b10:	4619      	mov	r1, r3
 8003b12:	f107 0208 	add.w	r2, r7, #8
 8003b16:	2303      	movs	r3, #3
 8003b18:	2000      	movs	r0, #0
 8003b1a:	f00e fab1 	bl	8012080 <UTIL_LCD_DisplayStringAt>
      UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"ADVERTISING", LEFT_MODE);
 8003b1e:	f00e fa4d 	bl	8011fbc <UTIL_LCD_GetFont>
 8003b22:	4603      	mov	r3, r0
 8003b24:	88db      	ldrh	r3, [r3, #6]
 8003b26:	461a      	mov	r2, r3
 8003b28:	4613      	mov	r3, r2
 8003b2a:	005b      	lsls	r3, r3, #1
 8003b2c:	4413      	add	r3, r2
 8003b2e:	4619      	mov	r1, r3
 8003b30:	2303      	movs	r3, #3
 8003b32:	4a77      	ldr	r2, [pc, #476]	@ (8003d10 <SVCCTL_App_Notification+0x304>)
 8003b34:	2000      	movs	r0, #0
 8003b36:	f00e faa3 	bl	8012080 <UTIL_LCD_DisplayStringAt>
      BSP_LCD_Refresh(0);
 8003b3a:	2000      	movs	r0, #0
 8003b3c:	f005 fd7e 	bl	800963c <BSP_LCD_Refresh>
      Adv_Request(APP_BLE_FAST_ADV);
 8003b40:	2001      	movs	r0, #1
 8003b42:	f000 fefb 	bl	800493c <Adv_Request>
      break; /* HCI_DISCONNECTION_COMPLETE_EVT_CODE */
 8003b46:	e38e      	b.n	8004266 <SVCCTL_App_Notification+0x85a>
      p_meta_evt = (evt_le_meta_event*) p_event_pckt->data;
 8003b48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b4a:	3302      	adds	r3, #2
 8003b4c:	637b      	str	r3, [r7, #52]	@ 0x34
      switch (p_meta_evt->subevent)
 8003b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b50:	781b      	ldrb	r3, [r3, #0]
 8003b52:	2b0c      	cmp	r3, #12
 8003b54:	d048      	beq.n	8003be8 <SVCCTL_App_Notification+0x1dc>
 8003b56:	2b0c      	cmp	r3, #12
 8003b58:	f300 81b1 	bgt.w	8003ebe <SVCCTL_App_Notification+0x4b2>
 8003b5c:	2b01      	cmp	r3, #1
 8003b5e:	f000 80eb 	beq.w	8003d38 <SVCCTL_App_Notification+0x32c>
 8003b62:	2b03      	cmp	r3, #3
 8003b64:	f040 81ab 	bne.w	8003ebe <SVCCTL_App_Notification+0x4b2>
          p_connection_update_complete_event = (hci_le_connection_update_complete_event_rp0 *) p_meta_evt->data;
 8003b68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_UPDATE_COMPLETE_SUBEVT_CODE\r\n");
 8003b6e:	4861      	ldr	r0, [pc, #388]	@ (8003cf4 <SVCCTL_App_Notification+0x2e8>)
 8003b70:	f00c fe74 	bl	801085c <DbgTraceGetFileName>
 8003b74:	4601      	mov	r1, r0
 8003b76:	f240 2305 	movw	r3, #517	@ 0x205
 8003b7a:	4a5f      	ldr	r2, [pc, #380]	@ (8003cf8 <SVCCTL_App_Notification+0x2ec>)
 8003b7c:	485f      	ldr	r0, [pc, #380]	@ (8003cfc <SVCCTL_App_Notification+0x2f0>)
 8003b7e:	f00f fcbb 	bl	80134f8 <iprintf>
 8003b82:	4864      	ldr	r0, [pc, #400]	@ (8003d14 <SVCCTL_App_Notification+0x308>)
 8003b84:	f00f fd28 	bl	80135d8 <puts>
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\r\n     - Connection latency:    %d\r\n     - Supervision Timeout: %d ms\n\r",
 8003b88:	485a      	ldr	r0, [pc, #360]	@ (8003cf4 <SVCCTL_App_Notification+0x2e8>)
 8003b8a:	f00c fe67 	bl	801085c <DbgTraceGetFileName>
 8003b8e:	4601      	mov	r1, r0
 8003b90:	f240 2306 	movw	r3, #518	@ 0x206
 8003b94:	4a58      	ldr	r2, [pc, #352]	@ (8003cf8 <SVCCTL_App_Notification+0x2ec>)
 8003b96:	4859      	ldr	r0, [pc, #356]	@ (8003cfc <SVCCTL_App_Notification+0x2f0>)
 8003b98:	f00f fcae 	bl	80134f8 <iprintf>
 8003b9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b9e:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	f7fc fc95 	bl	80004d4 <__aeabi_i2d>
 8003baa:	f04f 0200 	mov.w	r2, #0
 8003bae:	4b5a      	ldr	r3, [pc, #360]	@ (8003d18 <SVCCTL_App_Notification+0x30c>)
 8003bb0:	f7fc fcfa 	bl	80005a8 <__aeabi_dmul>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	460b      	mov	r3, r1
 8003bb8:	4610      	mov	r0, r2
 8003bba:	4619      	mov	r1, r3
 8003bbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bbe:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	461c      	mov	r4, r3
 8003bc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003bc8:	f8b3 3007 	ldrh.w	r3, [r3, #7]
 8003bcc:	b29b      	uxth	r3, r3
 8003bce:	461a      	mov	r2, r3
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	4413      	add	r3, r2
 8003bd6:	005b      	lsls	r3, r3, #1
 8003bd8:	9301      	str	r3, [sp, #4]
 8003bda:	9400      	str	r4, [sp, #0]
 8003bdc:	4602      	mov	r2, r0
 8003bde:	460b      	mov	r3, r1
 8003be0:	484e      	ldr	r0, [pc, #312]	@ (8003d1c <SVCCTL_App_Notification+0x310>)
 8003be2:	f00f fc89 	bl	80134f8 <iprintf>
          break;
 8003be6:	e16b      	b.n	8003ec0 <SVCCTL_App_Notification+0x4b4>
          p_evt_le_phy_update_complete = (hci_le_phy_update_complete_event_rp0*)p_meta_evt->data;
 8003be8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003bea:	3301      	adds	r3, #1
 8003bec:	633b      	str	r3, [r7, #48]	@ 0x30
          APP_DBG_MSG("==>> HCI_LE_PHY_UPDATE_COMPLETE_SUBEVT_CODE - ");
 8003bee:	4841      	ldr	r0, [pc, #260]	@ (8003cf4 <SVCCTL_App_Notification+0x2e8>)
 8003bf0:	f00c fe34 	bl	801085c <DbgTraceGetFileName>
 8003bf4:	4601      	mov	r1, r0
 8003bf6:	f240 2313 	movw	r3, #531	@ 0x213
 8003bfa:	4a3f      	ldr	r2, [pc, #252]	@ (8003cf8 <SVCCTL_App_Notification+0x2ec>)
 8003bfc:	483f      	ldr	r0, [pc, #252]	@ (8003cfc <SVCCTL_App_Notification+0x2f0>)
 8003bfe:	f00f fc7b 	bl	80134f8 <iprintf>
 8003c02:	4847      	ldr	r0, [pc, #284]	@ (8003d20 <SVCCTL_App_Notification+0x314>)
 8003c04:	f00f fce8 	bl	80135d8 <puts>
          if (p_evt_le_phy_update_complete->Status == 0)
 8003c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c0a:	781b      	ldrb	r3, [r3, #0]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d10d      	bne.n	8003c2c <SVCCTL_App_Notification+0x220>
            APP_DBG_MSG("status ok \r\n");
 8003c10:	4838      	ldr	r0, [pc, #224]	@ (8003cf4 <SVCCTL_App_Notification+0x2e8>)
 8003c12:	f00c fe23 	bl	801085c <DbgTraceGetFileName>
 8003c16:	4601      	mov	r1, r0
 8003c18:	f240 2316 	movw	r3, #534	@ 0x216
 8003c1c:	4a36      	ldr	r2, [pc, #216]	@ (8003cf8 <SVCCTL_App_Notification+0x2ec>)
 8003c1e:	4837      	ldr	r0, [pc, #220]	@ (8003cfc <SVCCTL_App_Notification+0x2f0>)
 8003c20:	f00f fc6a 	bl	80134f8 <iprintf>
 8003c24:	483f      	ldr	r0, [pc, #252]	@ (8003d24 <SVCCTL_App_Notification+0x318>)
 8003c26:	f00f fcd7 	bl	80135d8 <puts>
 8003c2a:	e00c      	b.n	8003c46 <SVCCTL_App_Notification+0x23a>
            APP_DBG_MSG("status nok \r\n");
 8003c2c:	4831      	ldr	r0, [pc, #196]	@ (8003cf4 <SVCCTL_App_Notification+0x2e8>)
 8003c2e:	f00c fe15 	bl	801085c <DbgTraceGetFileName>
 8003c32:	4601      	mov	r1, r0
 8003c34:	f240 231a 	movw	r3, #538	@ 0x21a
 8003c38:	4a2f      	ldr	r2, [pc, #188]	@ (8003cf8 <SVCCTL_App_Notification+0x2ec>)
 8003c3a:	4830      	ldr	r0, [pc, #192]	@ (8003cfc <SVCCTL_App_Notification+0x2f0>)
 8003c3c:	f00f fc5c 	bl	80134f8 <iprintf>
 8003c40:	4839      	ldr	r0, [pc, #228]	@ (8003d28 <SVCCTL_App_Notification+0x31c>)
 8003c42:	f00f fcc9 	bl	80135d8 <puts>
          ret = hci_le_read_phy(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, &Tx_phy, &Rx_phy);
 8003c46:	4b2a      	ldr	r3, [pc, #168]	@ (8003cf0 <SVCCTL_App_Notification+0x2e4>)
 8003c48:	8adb      	ldrh	r3, [r3, #22]
 8003c4a:	f107 021e 	add.w	r2, r7, #30
 8003c4e:	f107 011f 	add.w	r1, r7, #31
 8003c52:	4618      	mov	r0, r3
 8003c54:	f00c fcb2 	bl	80105bc <hci_le_read_phy>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 8003c5e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d00d      	beq.n	8003c82 <SVCCTL_App_Notification+0x276>
            APP_DBG_MSG("==>> hci_le_read_phy : fail\n\r");
 8003c66:	4823      	ldr	r0, [pc, #140]	@ (8003cf4 <SVCCTL_App_Notification+0x2e8>)
 8003c68:	f00c fdf8 	bl	801085c <DbgTraceGetFileName>
 8003c6c:	4601      	mov	r1, r0
 8003c6e:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8003c72:	4a21      	ldr	r2, [pc, #132]	@ (8003cf8 <SVCCTL_App_Notification+0x2ec>)
 8003c74:	4821      	ldr	r0, [pc, #132]	@ (8003cfc <SVCCTL_App_Notification+0x2f0>)
 8003c76:	f00f fc3f 	bl	80134f8 <iprintf>
 8003c7a:	482c      	ldr	r0, [pc, #176]	@ (8003d2c <SVCCTL_App_Notification+0x320>)
 8003c7c:	f00f fcac 	bl	80135d8 <puts>
          break;
 8003c80:	e11e      	b.n	8003ec0 <SVCCTL_App_Notification+0x4b4>
            APP_DBG_MSG("==>> hci_le_read_phy - Success \r\n");
 8003c82:	481c      	ldr	r0, [pc, #112]	@ (8003cf4 <SVCCTL_App_Notification+0x2e8>)
 8003c84:	f00c fdea 	bl	801085c <DbgTraceGetFileName>
 8003c88:	4601      	mov	r1, r0
 8003c8a:	f44f 7309 	mov.w	r3, #548	@ 0x224
 8003c8e:	4a1a      	ldr	r2, [pc, #104]	@ (8003cf8 <SVCCTL_App_Notification+0x2ec>)
 8003c90:	481a      	ldr	r0, [pc, #104]	@ (8003cfc <SVCCTL_App_Notification+0x2f0>)
 8003c92:	f00f fc31 	bl	80134f8 <iprintf>
 8003c96:	4826      	ldr	r0, [pc, #152]	@ (8003d30 <SVCCTL_App_Notification+0x324>)
 8003c98:	f00f fc9e 	bl	80135d8 <puts>
            if ((Tx_phy == TX_2M) && (Rx_phy == RX_2M))
 8003c9c:	7ffb      	ldrb	r3, [r7, #31]
 8003c9e:	2b02      	cmp	r3, #2
 8003ca0:	d114      	bne.n	8003ccc <SVCCTL_App_Notification+0x2c0>
 8003ca2:	7fbb      	ldrb	r3, [r7, #30]
 8003ca4:	2b02      	cmp	r3, #2
 8003ca6:	d111      	bne.n	8003ccc <SVCCTL_App_Notification+0x2c0>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 8003ca8:	4812      	ldr	r0, [pc, #72]	@ (8003cf4 <SVCCTL_App_Notification+0x2e8>)
 8003caa:	f00c fdd7 	bl	801085c <DbgTraceGetFileName>
 8003cae:	4601      	mov	r1, r0
 8003cb0:	f44f 730a 	mov.w	r3, #552	@ 0x228
 8003cb4:	4a10      	ldr	r2, [pc, #64]	@ (8003cf8 <SVCCTL_App_Notification+0x2ec>)
 8003cb6:	4811      	ldr	r0, [pc, #68]	@ (8003cfc <SVCCTL_App_Notification+0x2f0>)
 8003cb8:	f00f fc1e 	bl	80134f8 <iprintf>
 8003cbc:	7ffb      	ldrb	r3, [r7, #31]
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	7fbb      	ldrb	r3, [r7, #30]
 8003cc2:	461a      	mov	r2, r3
 8003cc4:	481b      	ldr	r0, [pc, #108]	@ (8003d34 <SVCCTL_App_Notification+0x328>)
 8003cc6:	f00f fc17 	bl	80134f8 <iprintf>
          break;
 8003cca:	e0f9      	b.n	8003ec0 <SVCCTL_App_Notification+0x4b4>
              APP_DBG_MSG("==>> PHY Param  TX= %d, RX= %d \n\r", Tx_phy, Rx_phy);
 8003ccc:	4809      	ldr	r0, [pc, #36]	@ (8003cf4 <SVCCTL_App_Notification+0x2e8>)
 8003cce:	f00c fdc5 	bl	801085c <DbgTraceGetFileName>
 8003cd2:	4601      	mov	r1, r0
 8003cd4:	f44f 730b 	mov.w	r3, #556	@ 0x22c
 8003cd8:	4a07      	ldr	r2, [pc, #28]	@ (8003cf8 <SVCCTL_App_Notification+0x2ec>)
 8003cda:	4808      	ldr	r0, [pc, #32]	@ (8003cfc <SVCCTL_App_Notification+0x2f0>)
 8003cdc:	f00f fc0c 	bl	80134f8 <iprintf>
 8003ce0:	7ffb      	ldrb	r3, [r7, #31]
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	7fbb      	ldrb	r3, [r7, #30]
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	4812      	ldr	r0, [pc, #72]	@ (8003d34 <SVCCTL_App_Notification+0x328>)
 8003cea:	f00f fc05 	bl	80134f8 <iprintf>
          break;
 8003cee:	e0e7      	b.n	8003ec0 <SVCCTL_App_Notification+0x4b4>
 8003cf0:	20000e0c 	.word	0x20000e0c
 8003cf4:	08015c70 	.word	0x08015c70
 8003cf8:	08017894 	.word	0x08017894
 8003cfc:	08015cfc 	.word	0x08015cfc
 8003d00:	08015e28 	.word	0x08015e28
 8003d04:	08015e54 	.word	0x08015e54
 8003d08:	08015d74 	.word	0x08015d74
 8003d0c:	08015dcc 	.word	0x08015dcc
 8003d10:	08015de0 	.word	0x08015de0
 8003d14:	08015e90 	.word	0x08015e90
 8003d18:	3ff40000 	.word	0x3ff40000
 8003d1c:	08015ec8 	.word	0x08015ec8
 8003d20:	08015f38 	.word	0x08015f38
 8003d24:	08015f68 	.word	0x08015f68
 8003d28:	08015f78 	.word	0x08015f78
 8003d2c:	08015f88 	.word	0x08015f88
 8003d30:	08015fa8 	.word	0x08015fa8
 8003d34:	08015fcc 	.word	0x08015fcc
          p_connection_complete_event = (hci_le_connection_complete_event_rp0 *) p_meta_evt->data;
 8003d38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d3a:	3301      	adds	r3, #1
 8003d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
          HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 8003d3e:	4bac      	ldr	r3, [pc, #688]	@ (8003ff0 <SVCCTL_App_Notification+0x5e4>)
 8003d40:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8003d44:	4618      	mov	r0, r3
 8003d46:	f7fe fb57 	bl	80023f8 <HW_TS_Stop>
          APP_DBG_MSG(">>== HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE - Connection handle: 0x%x\n", p_connection_complete_event->Connection_Handle);
 8003d4a:	48aa      	ldr	r0, [pc, #680]	@ (8003ff4 <SVCCTL_App_Notification+0x5e8>)
 8003d4c:	f00c fd86 	bl	801085c <DbgTraceGetFileName>
 8003d50:	4601      	mov	r1, r0
 8003d52:	f240 233d 	movw	r3, #573	@ 0x23d
 8003d56:	4aa8      	ldr	r2, [pc, #672]	@ (8003ff8 <SVCCTL_App_Notification+0x5ec>)
 8003d58:	48a8      	ldr	r0, [pc, #672]	@ (8003ffc <SVCCTL_App_Notification+0x5f0>)
 8003d5a:	f00f fbcd 	bl	80134f8 <iprintf>
 8003d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d60:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003d64:	b29b      	uxth	r3, r3
 8003d66:	4619      	mov	r1, r3
 8003d68:	48a5      	ldr	r0, [pc, #660]	@ (8004000 <SVCCTL_App_Notification+0x5f4>)
 8003d6a:	f00f fbc5 	bl	80134f8 <iprintf>
          APP_DBG_MSG("     - Connection established with Central: @:%02x:%02x:%02x:%02x:%02x:%02x\n",
 8003d6e:	48a1      	ldr	r0, [pc, #644]	@ (8003ff4 <SVCCTL_App_Notification+0x5e8>)
 8003d70:	f00c fd74 	bl	801085c <DbgTraceGetFileName>
 8003d74:	4601      	mov	r1, r0
 8003d76:	f240 233e 	movw	r3, #574	@ 0x23e
 8003d7a:	4a9f      	ldr	r2, [pc, #636]	@ (8003ff8 <SVCCTL_App_Notification+0x5ec>)
 8003d7c:	489f      	ldr	r0, [pc, #636]	@ (8003ffc <SVCCTL_App_Notification+0x5f0>)
 8003d7e:	f00f fbbb 	bl	80134f8 <iprintf>
 8003d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d84:	7a9b      	ldrb	r3, [r3, #10]
 8003d86:	4618      	mov	r0, r3
 8003d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d8a:	7a5b      	ldrb	r3, [r3, #9]
 8003d8c:	461c      	mov	r4, r3
 8003d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d90:	7a1b      	ldrb	r3, [r3, #8]
 8003d92:	461d      	mov	r5, r3
 8003d94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d96:	79db      	ldrb	r3, [r3, #7]
 8003d98:	461a      	mov	r2, r3
 8003d9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d9c:	799b      	ldrb	r3, [r3, #6]
 8003d9e:	4619      	mov	r1, r3
 8003da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003da2:	795b      	ldrb	r3, [r3, #5]
 8003da4:	9302      	str	r3, [sp, #8]
 8003da6:	9101      	str	r1, [sp, #4]
 8003da8:	9200      	str	r2, [sp, #0]
 8003daa:	462b      	mov	r3, r5
 8003dac:	4622      	mov	r2, r4
 8003dae:	4601      	mov	r1, r0
 8003db0:	4894      	ldr	r0, [pc, #592]	@ (8004004 <SVCCTL_App_Notification+0x5f8>)
 8003db2:	f00f fba1 	bl	80134f8 <iprintf>
          APP_DBG_MSG("     - Connection Interval:   %.2f ms\r\n     - Connection latency:    %d\r\n     - Supervision Timeout: %d ms\n\r",
 8003db6:	488f      	ldr	r0, [pc, #572]	@ (8003ff4 <SVCCTL_App_Notification+0x5e8>)
 8003db8:	f00c fd50 	bl	801085c <DbgTraceGetFileName>
 8003dbc:	4601      	mov	r1, r0
 8003dbe:	f240 2345 	movw	r3, #581	@ 0x245
 8003dc2:	4a8d      	ldr	r2, [pc, #564]	@ (8003ff8 <SVCCTL_App_Notification+0x5ec>)
 8003dc4:	488d      	ldr	r0, [pc, #564]	@ (8003ffc <SVCCTL_App_Notification+0x5f0>)
 8003dc6:	f00f fb97 	bl	80134f8 <iprintf>
 8003dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dcc:	f8b3 300b 	ldrh.w	r3, [r3, #11]
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f7fc fb7e 	bl	80004d4 <__aeabi_i2d>
 8003dd8:	f04f 0200 	mov.w	r2, #0
 8003ddc:	4b8a      	ldr	r3, [pc, #552]	@ (8004008 <SVCCTL_App_Notification+0x5fc>)
 8003dde:	f7fc fbe3 	bl	80005a8 <__aeabi_dmul>
 8003de2:	4602      	mov	r2, r0
 8003de4:	460b      	mov	r3, r1
 8003de6:	4610      	mov	r0, r2
 8003de8:	4619      	mov	r1, r3
 8003dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003dec:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 8003df0:	b29b      	uxth	r3, r3
 8003df2:	461c      	mov	r4, r3
 8003df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003df6:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 8003dfa:	b29b      	uxth	r3, r3
 8003dfc:	461a      	mov	r2, r3
 8003dfe:	4613      	mov	r3, r2
 8003e00:	009b      	lsls	r3, r3, #2
 8003e02:	4413      	add	r3, r2
 8003e04:	005b      	lsls	r3, r3, #1
 8003e06:	9301      	str	r3, [sp, #4]
 8003e08:	9400      	str	r4, [sp, #0]
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	460b      	mov	r3, r1
 8003e0e:	487f      	ldr	r0, [pc, #508]	@ (800400c <SVCCTL_App_Notification+0x600>)
 8003e10:	f00f fb72 	bl	80134f8 <iprintf>
          if (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_CONNECTING)
 8003e14:	4b76      	ldr	r3, [pc, #472]	@ (8003ff0 <SVCCTL_App_Notification+0x5e4>)
 8003e16:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8003e1a:	2b04      	cmp	r3, #4
 8003e1c:	d104      	bne.n	8003e28 <SVCCTL_App_Notification+0x41c>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_CLIENT;
 8003e1e:	4b74      	ldr	r3, [pc, #464]	@ (8003ff0 <SVCCTL_App_Notification+0x5e4>)
 8003e20:	2206      	movs	r2, #6
 8003e22:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
 8003e26:	e003      	b.n	8003e30 <SVCCTL_App_Notification+0x424>
            BleApplicationContext.Device_Connection_Status = APP_BLE_CONNECTED_SERVER;
 8003e28:	4b71      	ldr	r3, [pc, #452]	@ (8003ff0 <SVCCTL_App_Notification+0x5e4>)
 8003e2a:	2205      	movs	r2, #5
 8003e2c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
          BleApplicationContext.BleApplicationContext_legacy.connectionHandle = p_connection_complete_event->Connection_Handle;
 8003e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e32:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003e36:	b29a      	uxth	r2, r3
 8003e38:	4b6d      	ldr	r3, [pc, #436]	@ (8003ff0 <SVCCTL_App_Notification+0x5e4>)
 8003e3a:	82da      	strh	r2, [r3, #22]
          bdaddr= BleGetBdAddress();
 8003e3c:	f000 fe80 	bl	8004b40 <BleGetBdAddress>
 8003e40:	6278      	str	r0, [r7, #36]	@ 0x24
          sprintf(BdAddress, "BD_ad=%02x%02x%02x%02x%02x%02x", bdaddr[5],bdaddr[4],bdaddr[3],bdaddr[2],bdaddr[1],bdaddr[0]);
 8003e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e44:	3305      	adds	r3, #5
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	461d      	mov	r5, r3
 8003e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e4c:	3304      	adds	r3, #4
 8003e4e:	781b      	ldrb	r3, [r3, #0]
 8003e50:	461e      	mov	r6, r3
 8003e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e54:	3303      	adds	r3, #3
 8003e56:	781b      	ldrb	r3, [r3, #0]
 8003e58:	461a      	mov	r2, r3
 8003e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e5c:	3302      	adds	r3, #2
 8003e5e:	781b      	ldrb	r3, [r3, #0]
 8003e60:	4619      	mov	r1, r3
 8003e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e64:	3301      	adds	r3, #1
 8003e66:	781b      	ldrb	r3, [r3, #0]
 8003e68:	461c      	mov	r4, r3
 8003e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e6c:	781b      	ldrb	r3, [r3, #0]
 8003e6e:	f107 0008 	add.w	r0, r7, #8
 8003e72:	9303      	str	r3, [sp, #12]
 8003e74:	9402      	str	r4, [sp, #8]
 8003e76:	9101      	str	r1, [sp, #4]
 8003e78:	9200      	str	r2, [sp, #0]
 8003e7a:	4633      	mov	r3, r6
 8003e7c:	462a      	mov	r2, r5
 8003e7e:	4964      	ldr	r1, [pc, #400]	@ (8004010 <SVCCTL_App_Notification+0x604>)
 8003e80:	f00f fbb2 	bl	80135e8 <siprintf>
          UTIL_LCD_DisplayStringAt(0, LINE(1), (uint8_t *)BdAddress, LEFT_MODE);
 8003e84:	f00e f89a 	bl	8011fbc <UTIL_LCD_GetFont>
 8003e88:	4603      	mov	r3, r0
 8003e8a:	88db      	ldrh	r3, [r3, #6]
 8003e8c:	4619      	mov	r1, r3
 8003e8e:	f107 0208 	add.w	r2, r7, #8
 8003e92:	2303      	movs	r3, #3
 8003e94:	2000      	movs	r0, #0
 8003e96:	f00e f8f3 	bl	8012080 <UTIL_LCD_DisplayStringAt>
          UTIL_LCD_DisplayStringAt(0, LINE(3), (uint8_t *)"CONNECTED  ", LEFT_MODE);
 8003e9a:	f00e f88f 	bl	8011fbc <UTIL_LCD_GetFont>
 8003e9e:	4603      	mov	r3, r0
 8003ea0:	88db      	ldrh	r3, [r3, #6]
 8003ea2:	461a      	mov	r2, r3
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	005b      	lsls	r3, r3, #1
 8003ea8:	4413      	add	r3, r2
 8003eaa:	4619      	mov	r1, r3
 8003eac:	2303      	movs	r3, #3
 8003eae:	4a59      	ldr	r2, [pc, #356]	@ (8004014 <SVCCTL_App_Notification+0x608>)
 8003eb0:	2000      	movs	r0, #0
 8003eb2:	f00e f8e5 	bl	8012080 <UTIL_LCD_DisplayStringAt>
          BSP_LCD_Refresh(0);
 8003eb6:	2000      	movs	r0, #0
 8003eb8:	f005 fbc0 	bl	800963c <BSP_LCD_Refresh>
          break; /* HCI_LE_CONNECTION_COMPLETE_SUBEVT_CODE */
 8003ebc:	e000      	b.n	8003ec0 <SVCCTL_App_Notification+0x4b4>
          break;
 8003ebe:	bf00      	nop
      break; /* HCI_LE_META_EVT_CODE */
 8003ec0:	e1d1      	b.n	8004266 <SVCCTL_App_Notification+0x85a>
      p_blecore_evt = (evt_blecore_aci*) p_event_pckt->data;
 8003ec2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ec4:	3302      	adds	r3, #2
 8003ec6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      switch (p_blecore_evt->ecode)
 8003ec8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003eca:	881b      	ldrh	r3, [r3, #0]
 8003ecc:	b29b      	uxth	r3, r3
 8003ece:	f240 420a 	movw	r2, #1034	@ 0x40a
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	dc22      	bgt.n	8003f1c <SVCCTL_App_Notification+0x510>
 8003ed6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003eda:	f2c0 81c3 	blt.w	8004264 <SVCCTL_App_Notification+0x858>
 8003ede:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8003ee2:	2b0a      	cmp	r3, #10
 8003ee4:	f200 81be 	bhi.w	8004264 <SVCCTL_App_Notification+0x858>
 8003ee8:	a201      	add	r2, pc, #4	@ (adr r2, 8003ef0 <SVCCTL_App_Notification+0x4e4>)
 8003eea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003eee:	bf00      	nop
 8003ef0:	08003f29 	.word	0x08003f29
 8003ef4:	08004197 	.word	0x08004197
 8003ef8:	08003f45 	.word	0x08003f45
 8003efc:	08003fb7 	.word	0x08003fb7
 8003f00:	08003fd3 	.word	0x08003fd3
 8003f04:	08004035 	.word	0x08004035
 8003f08:	08004265 	.word	0x08004265
 8003f0c:	0800421d 	.word	0x0800421d
 8003f10:	080040a5 	.word	0x080040a5
 8003f14:	080040dd 	.word	0x080040dd
 8003f18:	080040c1 	.word	0x080040c1
 8003f1c:	f640 420e 	movw	r2, #3086	@ 0xc0e
 8003f20:	4293      	cmp	r3, r2
 8003f22:	f000 8189 	beq.w	8004238 <SVCCTL_App_Notification+0x82c>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8003f26:	e19d      	b.n	8004264 <SVCCTL_App_Notification+0x858>
          APP_DBG_MSG(">>== ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE \n");
 8003f28:	4832      	ldr	r0, [pc, #200]	@ (8003ff4 <SVCCTL_App_Notification+0x5e8>)
 8003f2a:	f00c fc97 	bl	801085c <DbgTraceGetFileName>
 8003f2e:	4601      	mov	r1, r0
 8003f30:	f44f 731e 	mov.w	r3, #632	@ 0x278
 8003f34:	4a30      	ldr	r2, [pc, #192]	@ (8003ff8 <SVCCTL_App_Notification+0x5ec>)
 8003f36:	4831      	ldr	r0, [pc, #196]	@ (8003ffc <SVCCTL_App_Notification+0x5f0>)
 8003f38:	f00f fade 	bl	80134f8 <iprintf>
 8003f3c:	4836      	ldr	r0, [pc, #216]	@ (8004018 <SVCCTL_App_Notification+0x60c>)
 8003f3e:	f00f fb4b 	bl	80135d8 <puts>
          break; /* ACI_GAP_LIMITED_DISCOVERABLE_VSEVT_CODE */
 8003f42:	e18c      	b.n	800425e <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_PASS_KEY_REQ_VSEVT_CODE \n");
 8003f44:	482b      	ldr	r0, [pc, #172]	@ (8003ff4 <SVCCTL_App_Notification+0x5e8>)
 8003f46:	f00c fc89 	bl	801085c <DbgTraceGetFileName>
 8003f4a:	4601      	mov	r1, r0
 8003f4c:	f44f 731f 	mov.w	r3, #636	@ 0x27c
 8003f50:	4a29      	ldr	r2, [pc, #164]	@ (8003ff8 <SVCCTL_App_Notification+0x5ec>)
 8003f52:	482a      	ldr	r0, [pc, #168]	@ (8003ffc <SVCCTL_App_Notification+0x5f0>)
 8003f54:	f00f fad0 	bl	80134f8 <iprintf>
 8003f58:	4830      	ldr	r0, [pc, #192]	@ (800401c <SVCCTL_App_Notification+0x610>)
 8003f5a:	f00f fb3d 	bl	80135d8 <puts>
          ret = aci_gap_pass_key_resp(BleApplicationContext.BleApplicationContext_legacy.connectionHandle,123456);
 8003f5e:	4b24      	ldr	r3, [pc, #144]	@ (8003ff0 <SVCCTL_App_Notification+0x5e4>)
 8003f60:	8adb      	ldrh	r3, [r3, #22]
 8003f62:	492f      	ldr	r1, [pc, #188]	@ (8004020 <SVCCTL_App_Notification+0x614>)
 8003f64:	4618      	mov	r0, r3
 8003f66:	f00b fb8b 	bl	800f680 <aci_gap_pass_key_resp>
 8003f6a:	4603      	mov	r3, r0
 8003f6c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 8003f70:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d010      	beq.n	8003f9a <SVCCTL_App_Notification+0x58e>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Fail, reason: 0x%x\n", ret);
 8003f78:	481e      	ldr	r0, [pc, #120]	@ (8003ff4 <SVCCTL_App_Notification+0x5e8>)
 8003f7a:	f00c fc6f 	bl	801085c <DbgTraceGetFileName>
 8003f7e:	4601      	mov	r1, r0
 8003f80:	f240 2381 	movw	r3, #641	@ 0x281
 8003f84:	4a1c      	ldr	r2, [pc, #112]	@ (8003ff8 <SVCCTL_App_Notification+0x5ec>)
 8003f86:	481d      	ldr	r0, [pc, #116]	@ (8003ffc <SVCCTL_App_Notification+0x5f0>)
 8003f88:	f00f fab6 	bl	80134f8 <iprintf>
 8003f8c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003f90:	4619      	mov	r1, r3
 8003f92:	4824      	ldr	r0, [pc, #144]	@ (8004024 <SVCCTL_App_Notification+0x618>)
 8003f94:	f00f fab0 	bl	80134f8 <iprintf>
          break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 8003f98:	e161      	b.n	800425e <SVCCTL_App_Notification+0x852>
            APP_DBG_MSG("==>> aci_gap_pass_key_resp : Success \n");
 8003f9a:	4816      	ldr	r0, [pc, #88]	@ (8003ff4 <SVCCTL_App_Notification+0x5e8>)
 8003f9c:	f00c fc5e 	bl	801085c <DbgTraceGetFileName>
 8003fa0:	4601      	mov	r1, r0
 8003fa2:	f240 2385 	movw	r3, #645	@ 0x285
 8003fa6:	4a14      	ldr	r2, [pc, #80]	@ (8003ff8 <SVCCTL_App_Notification+0x5ec>)
 8003fa8:	4814      	ldr	r0, [pc, #80]	@ (8003ffc <SVCCTL_App_Notification+0x5f0>)
 8003faa:	f00f faa5 	bl	80134f8 <iprintf>
 8003fae:	481e      	ldr	r0, [pc, #120]	@ (8004028 <SVCCTL_App_Notification+0x61c>)
 8003fb0:	f00f fb12 	bl	80135d8 <puts>
          break; /* ACI_GAP_PASS_KEY_REQ_VSEVT_CODE */
 8003fb4:	e153      	b.n	800425e <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE\n");
 8003fb6:	480f      	ldr	r0, [pc, #60]	@ (8003ff4 <SVCCTL_App_Notification+0x5e8>)
 8003fb8:	f00c fc50 	bl	801085c <DbgTraceGetFileName>
 8003fbc:	4601      	mov	r1, r0
 8003fbe:	f240 238a 	movw	r3, #650	@ 0x28a
 8003fc2:	4a0d      	ldr	r2, [pc, #52]	@ (8003ff8 <SVCCTL_App_Notification+0x5ec>)
 8003fc4:	480d      	ldr	r0, [pc, #52]	@ (8003ffc <SVCCTL_App_Notification+0x5f0>)
 8003fc6:	f00f fa97 	bl	80134f8 <iprintf>
 8003fca:	4818      	ldr	r0, [pc, #96]	@ (800402c <SVCCTL_App_Notification+0x620>)
 8003fcc:	f00f fb04 	bl	80135d8 <puts>
          break; /* ACI_GAP_AUTHORIZATION_REQ_VSEVT_CODE */
 8003fd0:	e145      	b.n	800425e <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG("==>> ACI_GAP_PERIPHERAL_SECURITY_INITIATED_VSEVT_CODE \n");
 8003fd2:	4808      	ldr	r0, [pc, #32]	@ (8003ff4 <SVCCTL_App_Notification+0x5e8>)
 8003fd4:	f00c fc42 	bl	801085c <DbgTraceGetFileName>
 8003fd8:	4601      	mov	r1, r0
 8003fda:	f240 238e 	movw	r3, #654	@ 0x28e
 8003fde:	4a06      	ldr	r2, [pc, #24]	@ (8003ff8 <SVCCTL_App_Notification+0x5ec>)
 8003fe0:	4806      	ldr	r0, [pc, #24]	@ (8003ffc <SVCCTL_App_Notification+0x5f0>)
 8003fe2:	f00f fa89 	bl	80134f8 <iprintf>
 8003fe6:	4812      	ldr	r0, [pc, #72]	@ (8004030 <SVCCTL_App_Notification+0x624>)
 8003fe8:	f00f faf6 	bl	80135d8 <puts>
          break; /* ACI_GAP_PERIPHERAL_SECURITY_INITIATED_VSEVT_CODE */
 8003fec:	e137      	b.n	800425e <SVCCTL_App_Notification+0x852>
 8003fee:	bf00      	nop
 8003ff0:	20000e0c 	.word	0x20000e0c
 8003ff4:	08015c70 	.word	0x08015c70
 8003ff8:	08017894 	.word	0x08017894
 8003ffc:	08015cfc 	.word	0x08015cfc
 8004000:	08015ff0 	.word	0x08015ff0
 8004004:	0801603c 	.word	0x0801603c
 8004008:	3ff40000 	.word	0x3ff40000
 800400c:	08015ec8 	.word	0x08015ec8
 8004010:	08015d74 	.word	0x08015d74
 8004014:	0801608c 	.word	0x0801608c
 8004018:	08016098 	.word	0x08016098
 800401c:	080160c8 	.word	0x080160c8
 8004020:	0001e240 	.word	0x0001e240
 8004024:	080160f0 	.word	0x080160f0
 8004028:	08016124 	.word	0x08016124
 800402c:	0801614c 	.word	0x0801614c
 8004030:	08016178 	.word	0x08016178
          APP_DBG_MSG("==>> ACI_GAP_BOND_LOST_VSEVT_CODE \n");
 8004034:	488e      	ldr	r0, [pc, #568]	@ (8004270 <SVCCTL_App_Notification+0x864>)
 8004036:	f00c fc11 	bl	801085c <DbgTraceGetFileName>
 800403a:	4601      	mov	r1, r0
 800403c:	f240 2392 	movw	r3, #658	@ 0x292
 8004040:	4a8c      	ldr	r2, [pc, #560]	@ (8004274 <SVCCTL_App_Notification+0x868>)
 8004042:	488d      	ldr	r0, [pc, #564]	@ (8004278 <SVCCTL_App_Notification+0x86c>)
 8004044:	f00f fa58 	bl	80134f8 <iprintf>
 8004048:	488c      	ldr	r0, [pc, #560]	@ (800427c <SVCCTL_App_Notification+0x870>)
 800404a:	f00f fac5 	bl	80135d8 <puts>
          ret = aci_gap_allow_rebond(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 800404e:	4b8c      	ldr	r3, [pc, #560]	@ (8004280 <SVCCTL_App_Notification+0x874>)
 8004050:	8adb      	ldrh	r3, [r3, #22]
 8004052:	4618      	mov	r0, r3
 8004054:	f00b fd39 	bl	800faca <aci_gap_allow_rebond>
 8004058:	4603      	mov	r3, r0
 800405a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 800405e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004062:	2b00      	cmp	r3, #0
 8004064:	d010      	beq.n	8004088 <SVCCTL_App_Notification+0x67c>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Fail, reason: 0x%x\n", ret);
 8004066:	4882      	ldr	r0, [pc, #520]	@ (8004270 <SVCCTL_App_Notification+0x864>)
 8004068:	f00c fbf8 	bl	801085c <DbgTraceGetFileName>
 800406c:	4601      	mov	r1, r0
 800406e:	f240 2396 	movw	r3, #662	@ 0x296
 8004072:	4a80      	ldr	r2, [pc, #512]	@ (8004274 <SVCCTL_App_Notification+0x868>)
 8004074:	4880      	ldr	r0, [pc, #512]	@ (8004278 <SVCCTL_App_Notification+0x86c>)
 8004076:	f00f fa3f 	bl	80134f8 <iprintf>
 800407a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800407e:	4619      	mov	r1, r3
 8004080:	4880      	ldr	r0, [pc, #512]	@ (8004284 <SVCCTL_App_Notification+0x878>)
 8004082:	f00f fa39 	bl	80134f8 <iprintf>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 8004086:	e0ea      	b.n	800425e <SVCCTL_App_Notification+0x852>
            APP_DBG_MSG("==>> aci_gap_allow_rebond : Success \n");
 8004088:	4879      	ldr	r0, [pc, #484]	@ (8004270 <SVCCTL_App_Notification+0x864>)
 800408a:	f00c fbe7 	bl	801085c <DbgTraceGetFileName>
 800408e:	4601      	mov	r1, r0
 8004090:	f240 239a 	movw	r3, #666	@ 0x29a
 8004094:	4a77      	ldr	r2, [pc, #476]	@ (8004274 <SVCCTL_App_Notification+0x868>)
 8004096:	4878      	ldr	r0, [pc, #480]	@ (8004278 <SVCCTL_App_Notification+0x86c>)
 8004098:	f00f fa2e 	bl	80134f8 <iprintf>
 800409c:	487a      	ldr	r0, [pc, #488]	@ (8004288 <SVCCTL_App_Notification+0x87c>)
 800409e:	f00f fa9b 	bl	80135d8 <puts>
          break; /* ACI_GAP_BOND_LOST_VSEVT_CODE */
 80040a2:	e0dc      	b.n	800425e <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE \n");
 80040a4:	4872      	ldr	r0, [pc, #456]	@ (8004270 <SVCCTL_App_Notification+0x864>)
 80040a6:	f00c fbd9 	bl	801085c <DbgTraceGetFileName>
 80040aa:	4601      	mov	r1, r0
 80040ac:	f240 239f 	movw	r3, #671	@ 0x29f
 80040b0:	4a70      	ldr	r2, [pc, #448]	@ (8004274 <SVCCTL_App_Notification+0x868>)
 80040b2:	4871      	ldr	r0, [pc, #452]	@ (8004278 <SVCCTL_App_Notification+0x86c>)
 80040b4:	f00f fa20 	bl	80134f8 <iprintf>
 80040b8:	4874      	ldr	r0, [pc, #464]	@ (800428c <SVCCTL_App_Notification+0x880>)
 80040ba:	f00f fa8d 	bl	80135d8 <puts>
          break; /* ACI_GAP_ADDR_NOT_RESOLVED_VSEVT_CODE */
 80040be:	e0ce      	b.n	800425e <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE\n");
 80040c0:	486b      	ldr	r0, [pc, #428]	@ (8004270 <SVCCTL_App_Notification+0x864>)
 80040c2:	f00c fbcb 	bl	801085c <DbgTraceGetFileName>
 80040c6:	4601      	mov	r1, r0
 80040c8:	f240 23a3 	movw	r3, #675	@ 0x2a3
 80040cc:	4a69      	ldr	r2, [pc, #420]	@ (8004274 <SVCCTL_App_Notification+0x868>)
 80040ce:	486a      	ldr	r0, [pc, #424]	@ (8004278 <SVCCTL_App_Notification+0x86c>)
 80040d0:	f00f fa12 	bl	80134f8 <iprintf>
 80040d4:	486e      	ldr	r0, [pc, #440]	@ (8004290 <SVCCTL_App_Notification+0x884>)
 80040d6:	f00f fa7f 	bl	80135d8 <puts>
          break; /* ACI_GAP_KEYPRESS_NOTIFICATION_VSEVT_CODE */    
 80040da:	e0c0      	b.n	800425e <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_NUMERIC_COMPARISON_VALUE_VSEVT_CODE\n");
 80040dc:	4864      	ldr	r0, [pc, #400]	@ (8004270 <SVCCTL_App_Notification+0x864>)
 80040de:	f00c fbbd 	bl	801085c <DbgTraceGetFileName>
 80040e2:	4601      	mov	r1, r0
 80040e4:	f240 23a7 	movw	r3, #679	@ 0x2a7
 80040e8:	4a62      	ldr	r2, [pc, #392]	@ (8004274 <SVCCTL_App_Notification+0x868>)
 80040ea:	4863      	ldr	r0, [pc, #396]	@ (8004278 <SVCCTL_App_Notification+0x86c>)
 80040ec:	f00f fa04 	bl	80134f8 <iprintf>
 80040f0:	4868      	ldr	r0, [pc, #416]	@ (8004294 <SVCCTL_App_Notification+0x888>)
 80040f2:	f00f fa71 	bl	80135d8 <puts>
          APP_DBG_MSG("     - numeric_value = %ld\n",
 80040f6:	485e      	ldr	r0, [pc, #376]	@ (8004270 <SVCCTL_App_Notification+0x864>)
 80040f8:	f00c fbb0 	bl	801085c <DbgTraceGetFileName>
 80040fc:	4601      	mov	r1, r0
 80040fe:	f44f 732a 	mov.w	r3, #680	@ 0x2a8
 8004102:	4a5c      	ldr	r2, [pc, #368]	@ (8004274 <SVCCTL_App_Notification+0x868>)
 8004104:	485c      	ldr	r0, [pc, #368]	@ (8004278 <SVCCTL_App_Notification+0x86c>)
 8004106:	f00f f9f7 	bl	80134f8 <iprintf>
 800410a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800410c:	3302      	adds	r3, #2
 800410e:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8004112:	4619      	mov	r1, r3
 8004114:	4860      	ldr	r0, [pc, #384]	@ (8004298 <SVCCTL_App_Notification+0x88c>)
 8004116:	f00f f9ef 	bl	80134f8 <iprintf>
          APP_DBG_MSG("     - Hex_value = %lx\n",
 800411a:	4855      	ldr	r0, [pc, #340]	@ (8004270 <SVCCTL_App_Notification+0x864>)
 800411c:	f00c fb9e 	bl	801085c <DbgTraceGetFileName>
 8004120:	4601      	mov	r1, r0
 8004122:	f240 23aa 	movw	r3, #682	@ 0x2aa
 8004126:	4a53      	ldr	r2, [pc, #332]	@ (8004274 <SVCCTL_App_Notification+0x868>)
 8004128:	4853      	ldr	r0, [pc, #332]	@ (8004278 <SVCCTL_App_Notification+0x86c>)
 800412a:	f00f f9e5 	bl	80134f8 <iprintf>
 800412e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004130:	3302      	adds	r3, #2
 8004132:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8004136:	4619      	mov	r1, r3
 8004138:	4858      	ldr	r0, [pc, #352]	@ (800429c <SVCCTL_App_Notification+0x890>)
 800413a:	f00f f9dd 	bl	80134f8 <iprintf>
          ret = aci_gap_numeric_comparison_value_confirm_yesno(BleApplicationContext.BleApplicationContext_legacy.connectionHandle, YES); /* CONFIRM_YES = 1 */
 800413e:	4b50      	ldr	r3, [pc, #320]	@ (8004280 <SVCCTL_App_Notification+0x874>)
 8004140:	8adb      	ldrh	r3, [r3, #22]
 8004142:	2101      	movs	r1, #1
 8004144:	4618      	mov	r0, r3
 8004146:	f00b fd14 	bl	800fb72 <aci_gap_numeric_comparison_value_confirm_yesno>
 800414a:	4603      	mov	r3, r0
 800414c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
          if (ret != BLE_STATUS_SUCCESS)
 8004150:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004154:	2b00      	cmp	r3, #0
 8004156:	d010      	beq.n	800417a <SVCCTL_App_Notification+0x76e>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Fail, reason: 0x%x\n", ret);
 8004158:	4845      	ldr	r0, [pc, #276]	@ (8004270 <SVCCTL_App_Notification+0x864>)
 800415a:	f00c fb7f 	bl	801085c <DbgTraceGetFileName>
 800415e:	4601      	mov	r1, r0
 8004160:	f240 23af 	movw	r3, #687	@ 0x2af
 8004164:	4a43      	ldr	r2, [pc, #268]	@ (8004274 <SVCCTL_App_Notification+0x868>)
 8004166:	4844      	ldr	r0, [pc, #272]	@ (8004278 <SVCCTL_App_Notification+0x86c>)
 8004168:	f00f f9c6 	bl	80134f8 <iprintf>
 800416c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004170:	4619      	mov	r1, r3
 8004172:	484b      	ldr	r0, [pc, #300]	@ (80042a0 <SVCCTL_App_Notification+0x894>)
 8004174:	f00f f9c0 	bl	80134f8 <iprintf>
          break;
 8004178:	e071      	b.n	800425e <SVCCTL_App_Notification+0x852>
            APP_DBG_MSG("==>> aci_gap_numeric_comparison_value_confirm_yesno-->YES : Success \n");
 800417a:	483d      	ldr	r0, [pc, #244]	@ (8004270 <SVCCTL_App_Notification+0x864>)
 800417c:	f00c fb6e 	bl	801085c <DbgTraceGetFileName>
 8004180:	4601      	mov	r1, r0
 8004182:	f240 23b3 	movw	r3, #691	@ 0x2b3
 8004186:	4a3b      	ldr	r2, [pc, #236]	@ (8004274 <SVCCTL_App_Notification+0x868>)
 8004188:	483b      	ldr	r0, [pc, #236]	@ (8004278 <SVCCTL_App_Notification+0x86c>)
 800418a:	f00f f9b5 	bl	80134f8 <iprintf>
 800418e:	4845      	ldr	r0, [pc, #276]	@ (80042a4 <SVCCTL_App_Notification+0x898>)
 8004190:	f00f fa22 	bl	80135d8 <puts>
          break;
 8004194:	e063      	b.n	800425e <SVCCTL_App_Notification+0x852>
          pairing_complete = (aci_gap_pairing_complete_event_rp0*)p_blecore_evt->data;
 8004196:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004198:	3302      	adds	r3, #2
 800419a:	63bb      	str	r3, [r7, #56]	@ 0x38
          APP_DBG_MSG(">>== ACI_GAP_PAIRING_COMPLETE_VSEVT_CODE\n");
 800419c:	4834      	ldr	r0, [pc, #208]	@ (8004270 <SVCCTL_App_Notification+0x864>)
 800419e:	f00c fb5d 	bl	801085c <DbgTraceGetFileName>
 80041a2:	4601      	mov	r1, r0
 80041a4:	f240 23bb 	movw	r3, #699	@ 0x2bb
 80041a8:	4a32      	ldr	r2, [pc, #200]	@ (8004274 <SVCCTL_App_Notification+0x868>)
 80041aa:	4833      	ldr	r0, [pc, #204]	@ (8004278 <SVCCTL_App_Notification+0x86c>)
 80041ac:	f00f f9a4 	bl	80134f8 <iprintf>
 80041b0:	483d      	ldr	r0, [pc, #244]	@ (80042a8 <SVCCTL_App_Notification+0x89c>)
 80041b2:	f00f fa11 	bl	80135d8 <puts>
          if (pairing_complete->Status == 0)
 80041b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041b8:	789b      	ldrb	r3, [r3, #2]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d10d      	bne.n	80041da <SVCCTL_App_Notification+0x7ce>
            APP_DBG_MSG("     - Pairing Success\n");
 80041be:	482c      	ldr	r0, [pc, #176]	@ (8004270 <SVCCTL_App_Notification+0x864>)
 80041c0:	f00c fb4c 	bl	801085c <DbgTraceGetFileName>
 80041c4:	4601      	mov	r1, r0
 80041c6:	f240 23be 	movw	r3, #702	@ 0x2be
 80041ca:	4a2a      	ldr	r2, [pc, #168]	@ (8004274 <SVCCTL_App_Notification+0x868>)
 80041cc:	482a      	ldr	r0, [pc, #168]	@ (8004278 <SVCCTL_App_Notification+0x86c>)
 80041ce:	f00f f993 	bl	80134f8 <iprintf>
 80041d2:	4836      	ldr	r0, [pc, #216]	@ (80042ac <SVCCTL_App_Notification+0x8a0>)
 80041d4:	f00f fa00 	bl	80135d8 <puts>
 80041d8:	e012      	b.n	8004200 <SVCCTL_App_Notification+0x7f4>
            APP_DBG_MSG("     - Pairing KO \r\n     - Status: 0x%x\r\n     - Reason: 0x%x\n",pairing_complete->Status, pairing_complete->Reason);
 80041da:	4825      	ldr	r0, [pc, #148]	@ (8004270 <SVCCTL_App_Notification+0x864>)
 80041dc:	f00c fb3e 	bl	801085c <DbgTraceGetFileName>
 80041e0:	4601      	mov	r1, r0
 80041e2:	f240 23c2 	movw	r3, #706	@ 0x2c2
 80041e6:	4a23      	ldr	r2, [pc, #140]	@ (8004274 <SVCCTL_App_Notification+0x868>)
 80041e8:	4823      	ldr	r0, [pc, #140]	@ (8004278 <SVCCTL_App_Notification+0x86c>)
 80041ea:	f00f f985 	bl	80134f8 <iprintf>
 80041ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041f0:	789b      	ldrb	r3, [r3, #2]
 80041f2:	4619      	mov	r1, r3
 80041f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80041f6:	78db      	ldrb	r3, [r3, #3]
 80041f8:	461a      	mov	r2, r3
 80041fa:	482d      	ldr	r0, [pc, #180]	@ (80042b0 <SVCCTL_App_Notification+0x8a4>)
 80041fc:	f00f f97c 	bl	80134f8 <iprintf>
          APP_DBG_MSG("\n");
 8004200:	481b      	ldr	r0, [pc, #108]	@ (8004270 <SVCCTL_App_Notification+0x864>)
 8004202:	f00c fb2b 	bl	801085c <DbgTraceGetFileName>
 8004206:	4601      	mov	r1, r0
 8004208:	f44f 7331 	mov.w	r3, #708	@ 0x2c4
 800420c:	4a19      	ldr	r2, [pc, #100]	@ (8004274 <SVCCTL_App_Notification+0x868>)
 800420e:	481a      	ldr	r0, [pc, #104]	@ (8004278 <SVCCTL_App_Notification+0x86c>)
 8004210:	f00f f972 	bl	80134f8 <iprintf>
 8004214:	4827      	ldr	r0, [pc, #156]	@ (80042b4 <SVCCTL_App_Notification+0x8a8>)
 8004216:	f00f f9df 	bl	80135d8 <puts>
          break;    
 800421a:	e020      	b.n	800425e <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GAP_PROC_COMPLETE_VSEVT_CODE \r");
 800421c:	4814      	ldr	r0, [pc, #80]	@ (8004270 <SVCCTL_App_Notification+0x864>)
 800421e:	f00c fb1d 	bl	801085c <DbgTraceGetFileName>
 8004222:	4601      	mov	r1, r0
 8004224:	f240 23ca 	movw	r3, #714	@ 0x2ca
 8004228:	4a12      	ldr	r2, [pc, #72]	@ (8004274 <SVCCTL_App_Notification+0x868>)
 800422a:	4813      	ldr	r0, [pc, #76]	@ (8004278 <SVCCTL_App_Notification+0x86c>)
 800422c:	f00f f964 	bl	80134f8 <iprintf>
 8004230:	4821      	ldr	r0, [pc, #132]	@ (80042b8 <SVCCTL_App_Notification+0x8ac>)
 8004232:	f00f f9d1 	bl	80135d8 <puts>
          break; /* ACI_GAP_PROC_COMPLETE_VSEVT_CODE */
 8004236:	e012      	b.n	800425e <SVCCTL_App_Notification+0x852>
          APP_DBG_MSG(">>== ACI_GATT_INDICATION_VSEVT_CODE \r");
 8004238:	480d      	ldr	r0, [pc, #52]	@ (8004270 <SVCCTL_App_Notification+0x864>)
 800423a:	f00c fb0f 	bl	801085c <DbgTraceGetFileName>
 800423e:	4601      	mov	r1, r0
 8004240:	f240 23d2 	movw	r3, #722	@ 0x2d2
 8004244:	4a0b      	ldr	r2, [pc, #44]	@ (8004274 <SVCCTL_App_Notification+0x868>)
 8004246:	480c      	ldr	r0, [pc, #48]	@ (8004278 <SVCCTL_App_Notification+0x86c>)
 8004248:	f00f f956 	bl	80134f8 <iprintf>
 800424c:	481b      	ldr	r0, [pc, #108]	@ (80042bc <SVCCTL_App_Notification+0x8b0>)
 800424e:	f00f f9c3 	bl	80135d8 <puts>
          aci_gatt_confirm_indication(BleApplicationContext.BleApplicationContext_legacy.connectionHandle);
 8004252:	4b0b      	ldr	r3, [pc, #44]	@ (8004280 <SVCCTL_App_Notification+0x874>)
 8004254:	8adb      	ldrh	r3, [r3, #22]
 8004256:	4618      	mov	r0, r3
 8004258:	f00b ff9e 	bl	8010198 <aci_gatt_confirm_indication>
        break;
 800425c:	bf00      	nop
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 800425e:	e001      	b.n	8004264 <SVCCTL_App_Notification+0x858>
      break;
 8004260:	bf00      	nop
 8004262:	e000      	b.n	8004266 <SVCCTL_App_Notification+0x85a>
      break; /* HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE */
 8004264:	bf00      	nop
  }

  return (SVCCTL_UserEvtFlowEnable);
 8004266:	2301      	movs	r3, #1
}
 8004268:	4618      	mov	r0, r3
 800426a:	374c      	adds	r7, #76	@ 0x4c
 800426c:	46bd      	mov	sp, r7
 800426e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004270:	08015c70 	.word	0x08015c70
 8004274:	08017894 	.word	0x08017894
 8004278:	08015cfc 	.word	0x08015cfc
 800427c:	080161b4 	.word	0x080161b4
 8004280:	20000e0c 	.word	0x20000e0c
 8004284:	080161dc 	.word	0x080161dc
 8004288:	08016210 	.word	0x08016210
 800428c:	08016238 	.word	0x08016238
 8004290:	08016268 	.word	0x08016268
 8004294:	08016298 	.word	0x08016298
 8004298:	080162cc 	.word	0x080162cc
 800429c:	080162ec 	.word	0x080162ec
 80042a0:	08016308 	.word	0x08016308
 80042a4:	0801635c 	.word	0x0801635c
 80042a8:	080163a4 	.word	0x080163a4
 80042ac:	080163d0 	.word	0x080163d0
 80042b0:	080163ec 	.word	0x080163ec
 80042b4:	0801642c 	.word	0x0801642c
 80042b8:	08016430 	.word	0x08016430
 80042bc:	0801645c 	.word	0x0801645c

080042c0 <APP_BLE_Key_Button1_Action>:
  return BleApplicationContext.Device_Connection_Status;
}

/* USER CODE BEGIN FD*/
void APP_BLE_Key_Button1_Action(void)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b082      	sub	sp, #8
 80042c4:	af00      	add	r7, sp, #0
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80042c6:	2392      	movs	r3, #146	@ 0x92
 80042c8:	71fb      	strb	r3, [r7, #7]

  ret = aci_gap_clear_security_db();
 80042ca:	f00b fbda 	bl	800fa82 <aci_gap_clear_security_db>
 80042ce:	4603      	mov	r3, r0
 80042d0:	71fb      	strb	r3, [r7, #7]
  if (ret != BLE_STATUS_SUCCESS)
 80042d2:	79fb      	ldrb	r3, [r7, #7]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d00f      	beq.n	80042f8 <APP_BLE_Key_Button1_Action+0x38>
  {
    APP_DBG_MSG("==>> aci_gap_clear_security_db - Fail, result: %d \n", ret);
 80042d8:	4810      	ldr	r0, [pc, #64]	@ (800431c <APP_BLE_Key_Button1_Action+0x5c>)
 80042da:	f00c fabf 	bl	801085c <DbgTraceGetFileName>
 80042de:	4601      	mov	r1, r0
 80042e0:	f44f 733e 	mov.w	r3, #760	@ 0x2f8
 80042e4:	4a0e      	ldr	r2, [pc, #56]	@ (8004320 <APP_BLE_Key_Button1_Action+0x60>)
 80042e6:	480f      	ldr	r0, [pc, #60]	@ (8004324 <APP_BLE_Key_Button1_Action+0x64>)
 80042e8:	f00f f906 	bl	80134f8 <iprintf>
 80042ec:	79fb      	ldrb	r3, [r7, #7]
 80042ee:	4619      	mov	r1, r3
 80042f0:	480d      	ldr	r0, [pc, #52]	@ (8004328 <APP_BLE_Key_Button1_Action+0x68>)
 80042f2:	f00f f901 	bl	80134f8 <iprintf>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_clear_security_db - Success\n");
  }
}
 80042f6:	e00c      	b.n	8004312 <APP_BLE_Key_Button1_Action+0x52>
    APP_DBG_MSG("==>> aci_gap_clear_security_db - Success\n");
 80042f8:	4808      	ldr	r0, [pc, #32]	@ (800431c <APP_BLE_Key_Button1_Action+0x5c>)
 80042fa:	f00c faaf 	bl	801085c <DbgTraceGetFileName>
 80042fe:	4601      	mov	r1, r0
 8004300:	f44f 733f 	mov.w	r3, #764	@ 0x2fc
 8004304:	4a06      	ldr	r2, [pc, #24]	@ (8004320 <APP_BLE_Key_Button1_Action+0x60>)
 8004306:	4807      	ldr	r0, [pc, #28]	@ (8004324 <APP_BLE_Key_Button1_Action+0x64>)
 8004308:	f00f f8f6 	bl	80134f8 <iprintf>
 800430c:	4807      	ldr	r0, [pc, #28]	@ (800432c <APP_BLE_Key_Button1_Action+0x6c>)
 800430e:	f00f f963 	bl	80135d8 <puts>
}
 8004312:	bf00      	nop
 8004314:	3708      	adds	r7, #8
 8004316:	46bd      	mov	sp, r7
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	08015c70 	.word	0x08015c70
 8004320:	080178ac 	.word	0x080178ac
 8004324:	08015cfc 	.word	0x08015cfc
 8004328:	08016484 	.word	0x08016484
 800432c:	080164bc 	.word	0x080164bc

08004330 <APP_BLE_Key_Button2_Action>:

void APP_BLE_Key_Button2_Action(void)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b082      	sub	sp, #8
 8004334:	af00      	add	r7, sp, #0
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8004336:	2392      	movs	r3, #146	@ 0x92
 8004338:	71fb      	strb	r3, [r7, #7]
  
  ret = aci_gap_slave_security_req(BleApplicationContext.BleApplicationContext_legacy.connectionHandle); 
 800433a:	4b15      	ldr	r3, [pc, #84]	@ (8004390 <APP_BLE_Key_Button2_Action+0x60>)
 800433c:	8adb      	ldrh	r3, [r3, #22]
 800433e:	4618      	mov	r0, r3
 8004340:	f00b fab2 	bl	800f8a8 <aci_gap_peripheral_security_req>
 8004344:	4603      	mov	r3, r0
 8004346:	71fb      	strb	r3, [r7, #7]

  if (ret != BLE_STATUS_SUCCESS)
 8004348:	79fb      	ldrb	r3, [r7, #7]
 800434a:	2b00      	cmp	r3, #0
 800434c:	d00f      	beq.n	800436e <APP_BLE_Key_Button2_Action+0x3e>
  {
    APP_DBG_MSG("==>> aci_gap_slave_security_req() Fail , result: %d \n", ret);
 800434e:	4811      	ldr	r0, [pc, #68]	@ (8004394 <APP_BLE_Key_Button2_Action+0x64>)
 8004350:	f00c fa84 	bl	801085c <DbgTraceGetFileName>
 8004354:	4601      	mov	r1, r0
 8004356:	f44f 7342 	mov.w	r3, #776	@ 0x308
 800435a:	4a0f      	ldr	r2, [pc, #60]	@ (8004398 <APP_BLE_Key_Button2_Action+0x68>)
 800435c:	480f      	ldr	r0, [pc, #60]	@ (800439c <APP_BLE_Key_Button2_Action+0x6c>)
 800435e:	f00f f8cb 	bl	80134f8 <iprintf>
 8004362:	79fb      	ldrb	r3, [r7, #7]
 8004364:	4619      	mov	r1, r3
 8004366:	480e      	ldr	r0, [pc, #56]	@ (80043a0 <APP_BLE_Key_Button2_Action+0x70>)
 8004368:	f00f f8c6 	bl	80134f8 <iprintf>
  }
  else
  {
    APP_DBG_MSG("===>> aci_gap_slave_security_req - Success\n");
  }
}
 800436c:	e00c      	b.n	8004388 <APP_BLE_Key_Button2_Action+0x58>
    APP_DBG_MSG("===>> aci_gap_slave_security_req - Success\n");
 800436e:	4809      	ldr	r0, [pc, #36]	@ (8004394 <APP_BLE_Key_Button2_Action+0x64>)
 8004370:	f00c fa74 	bl	801085c <DbgTraceGetFileName>
 8004374:	4601      	mov	r1, r0
 8004376:	f44f 7343 	mov.w	r3, #780	@ 0x30c
 800437a:	4a07      	ldr	r2, [pc, #28]	@ (8004398 <APP_BLE_Key_Button2_Action+0x68>)
 800437c:	4807      	ldr	r0, [pc, #28]	@ (800439c <APP_BLE_Key_Button2_Action+0x6c>)
 800437e:	f00f f8bb 	bl	80134f8 <iprintf>
 8004382:	4808      	ldr	r0, [pc, #32]	@ (80043a4 <APP_BLE_Key_Button2_Action+0x74>)
 8004384:	f00f f928 	bl	80135d8 <puts>
}
 8004388:	bf00      	nop
 800438a:	3708      	adds	r7, #8
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}
 8004390:	20000e0c 	.word	0x20000e0c
 8004394:	08015c70 	.word	0x08015c70
 8004398:	080178c8 	.word	0x080178c8
 800439c:	08015cfc 	.word	0x08015cfc
 80043a0:	080164e8 	.word	0x080164e8
 80043a4:	08016520 	.word	0x08016520

080043a8 <Ble_Tl_Init>:
 *
 * LOCAL FUNCTIONS
 *
 *************************************************************/
static void Ble_Tl_Init(void)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b082      	sub	sp, #8
 80043ac:	af00      	add	r7, sp, #0
  HCI_TL_HciInitConf_t Hci_Tl_Init_Conf;

  Hci_Tl_Init_Conf.p_cmdbuffer = (uint8_t*)&BleCmdBuffer;
 80043ae:	4b06      	ldr	r3, [pc, #24]	@ (80043c8 <Ble_Tl_Init+0x20>)
 80043b0:	603b      	str	r3, [r7, #0]
  Hci_Tl_Init_Conf.StatusNotCallBack = BLE_StatusNot;
 80043b2:	4b06      	ldr	r3, [pc, #24]	@ (80043cc <Ble_Tl_Init+0x24>)
 80043b4:	607b      	str	r3, [r7, #4]
  hci_init(BLE_UserEvtRx, (void*) &Hci_Tl_Init_Conf);
 80043b6:	463b      	mov	r3, r7
 80043b8:	4619      	mov	r1, r3
 80043ba:	4805      	ldr	r0, [pc, #20]	@ (80043d0 <Ble_Tl_Init+0x28>)
 80043bc:	f00c fafe 	bl	80109bc <hci_init>

  return;
 80043c0:	bf00      	nop
}
 80043c2:	3708      	adds	r7, #8
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	20030028 	.word	0x20030028
 80043cc:	08004cbb 	.word	0x08004cbb
 80043d0:	08004c83 	.word	0x08004c83

080043d4 <Ble_Hci_Gap_Gatt_Init>:

static void Ble_Hci_Gap_Gatt_Init(void)
{
 80043d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80043d6:	b08d      	sub	sp, #52	@ 0x34
 80043d8:	af06      	add	r7, sp, #24
  uint8_t role;
  uint16_t gap_service_handle, gap_dev_name_char_handle, gap_appearance_char_handle;
  const uint8_t *p_bd_addr;
  uint16_t a_appearance[1] = {BLE_CFG_GAP_APPEARANCE};
 80043da:	f44f 7350 	mov.w	r3, #832	@ 0x340
 80043de:	803b      	strh	r3, [r7, #0]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 80043e0:	2392      	movs	r3, #146	@ 0x92
 80043e2:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init*/

  APP_DBG_MSG("==>> Start Ble_Hci_Gap_Gatt_Init function\n");
 80043e4:	48b1      	ldr	r0, [pc, #708]	@ (80046ac <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 80043e6:	f00c fa39 	bl	801085c <DbgTraceGetFileName>
 80043ea:	4601      	mov	r1, r0
 80043ec:	f240 332d 	movw	r3, #813	@ 0x32d
 80043f0:	4aaf      	ldr	r2, [pc, #700]	@ (80046b0 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 80043f2:	48b0      	ldr	r0, [pc, #704]	@ (80046b4 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 80043f4:	f00f f880 	bl	80134f8 <iprintf>
 80043f8:	48af      	ldr	r0, [pc, #700]	@ (80046b8 <Ble_Hci_Gap_Gatt_Init+0x2e4>)
 80043fa:	f00f f8ed 	bl	80135d8 <puts>

  /**
   * Initialize HCI layer
   */
  /*HCI Reset to synchronise BLE Stack*/
  ret = hci_reset();
 80043fe:	f00c f8b9 	bl	8010574 <hci_reset>
 8004402:	4603      	mov	r3, r0
 8004404:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004406:	7dfb      	ldrb	r3, [r7, #23]
 8004408:	2b00      	cmp	r3, #0
 800440a:	d00f      	beq.n	800442c <Ble_Hci_Gap_Gatt_Init+0x58>
  {
    APP_DBG_MSG("  Fail   : hci_reset command, result: 0x%x \n", ret);
 800440c:	48a7      	ldr	r0, [pc, #668]	@ (80046ac <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800440e:	f00c fa25 	bl	801085c <DbgTraceGetFileName>
 8004412:	4601      	mov	r1, r0
 8004414:	f240 3336 	movw	r3, #822	@ 0x336
 8004418:	4aa5      	ldr	r2, [pc, #660]	@ (80046b0 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800441a:	48a6      	ldr	r0, [pc, #664]	@ (80046b4 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800441c:	f00f f86c 	bl	80134f8 <iprintf>
 8004420:	7dfb      	ldrb	r3, [r7, #23]
 8004422:	4619      	mov	r1, r3
 8004424:	48a5      	ldr	r0, [pc, #660]	@ (80046bc <Ble_Hci_Gap_Gatt_Init+0x2e8>)
 8004426:	f00f f867 	bl	80134f8 <iprintf>
 800442a:	e00c      	b.n	8004446 <Ble_Hci_Gap_Gatt_Init+0x72>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_reset command\n");
 800442c:	489f      	ldr	r0, [pc, #636]	@ (80046ac <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800442e:	f00c fa15 	bl	801085c <DbgTraceGetFileName>
 8004432:	4601      	mov	r1, r0
 8004434:	f240 333a 	movw	r3, #826	@ 0x33a
 8004438:	4a9d      	ldr	r2, [pc, #628]	@ (80046b0 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800443a:	489e      	ldr	r0, [pc, #632]	@ (80046b4 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800443c:	f00f f85c 	bl	80134f8 <iprintf>
 8004440:	489f      	ldr	r0, [pc, #636]	@ (80046c0 <Ble_Hci_Gap_Gatt_Init+0x2ec>)
 8004442:	f00f f8c9 	bl	80135d8 <puts>
  }

  /**
   * Write the BD Address
   */
  p_bd_addr = BleGetBdAddress();
 8004446:	f000 fb7b 	bl	8004b40 <BleGetBdAddress>
 800444a:	6138      	str	r0, [r7, #16]
  ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, (uint8_t*) p_bd_addr);
 800444c:	693a      	ldr	r2, [r7, #16]
 800444e:	2106      	movs	r1, #6
 8004450:	2000      	movs	r0, #0
 8004452:	f00b ffa3 	bl	801039c <aci_hal_write_config_data>
 8004456:	4603      	mov	r3, r0
 8004458:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 800445a:	7dfb      	ldrb	r3, [r7, #23]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d00f      	beq.n	8004480 <Ble_Hci_Gap_Gatt_Init+0xac>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_PUBADDR_OFFSET, result: 0x%x \n", ret);
 8004460:	4892      	ldr	r0, [pc, #584]	@ (80046ac <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004462:	f00c f9fb 	bl	801085c <DbgTraceGetFileName>
 8004466:	4601      	mov	r1, r0
 8004468:	f44f 7351 	mov.w	r3, #836	@ 0x344
 800446c:	4a90      	ldr	r2, [pc, #576]	@ (80046b0 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800446e:	4891      	ldr	r0, [pc, #580]	@ (80046b4 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004470:	f00f f842 	bl	80134f8 <iprintf>
 8004474:	7dfb      	ldrb	r3, [r7, #23]
 8004476:	4619      	mov	r1, r3
 8004478:	4892      	ldr	r0, [pc, #584]	@ (80046c4 <Ble_Hci_Gap_Gatt_Init+0x2f0>)
 800447a:	f00f f83d 	bl	80134f8 <iprintf>
 800447e:	e035      	b.n	80044ec <Ble_Hci_Gap_Gatt_Init+0x118>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_PUBADDR_OFFSET\n");
 8004480:	488a      	ldr	r0, [pc, #552]	@ (80046ac <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 8004482:	f00c f9eb 	bl	801085c <DbgTraceGetFileName>
 8004486:	4601      	mov	r1, r0
 8004488:	f44f 7352 	mov.w	r3, #840	@ 0x348
 800448c:	4a88      	ldr	r2, [pc, #544]	@ (80046b0 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800448e:	4889      	ldr	r0, [pc, #548]	@ (80046b4 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004490:	f00f f832 	bl	80134f8 <iprintf>
 8004494:	488c      	ldr	r0, [pc, #560]	@ (80046c8 <Ble_Hci_Gap_Gatt_Init+0x2f4>)
 8004496:	f00f f89f 	bl	80135d8 <puts>
    APP_DBG_MSG("  Public Bluetooth Address: %02x:%02x:%02x:%02x:%02x:%02x\n",p_bd_addr[5],p_bd_addr[4],p_bd_addr[3],p_bd_addr[2],p_bd_addr[1],p_bd_addr[0]);
 800449a:	4884      	ldr	r0, [pc, #528]	@ (80046ac <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800449c:	f00c f9de 	bl	801085c <DbgTraceGetFileName>
 80044a0:	4601      	mov	r1, r0
 80044a2:	f240 3349 	movw	r3, #841	@ 0x349
 80044a6:	4a82      	ldr	r2, [pc, #520]	@ (80046b0 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 80044a8:	4882      	ldr	r0, [pc, #520]	@ (80046b4 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 80044aa:	f00f f825 	bl	80134f8 <iprintf>
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	3305      	adds	r3, #5
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	4618      	mov	r0, r3
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	3304      	adds	r3, #4
 80044ba:	781b      	ldrb	r3, [r3, #0]
 80044bc:	461c      	mov	r4, r3
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	3303      	adds	r3, #3
 80044c2:	781b      	ldrb	r3, [r3, #0]
 80044c4:	461d      	mov	r5, r3
 80044c6:	693b      	ldr	r3, [r7, #16]
 80044c8:	3302      	adds	r3, #2
 80044ca:	781b      	ldrb	r3, [r3, #0]
 80044cc:	461a      	mov	r2, r3
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	3301      	adds	r3, #1
 80044d2:	781b      	ldrb	r3, [r3, #0]
 80044d4:	4619      	mov	r1, r3
 80044d6:	693b      	ldr	r3, [r7, #16]
 80044d8:	781b      	ldrb	r3, [r3, #0]
 80044da:	9302      	str	r3, [sp, #8]
 80044dc:	9101      	str	r1, [sp, #4]
 80044de:	9200      	str	r2, [sp, #0]
 80044e0:	462b      	mov	r3, r5
 80044e2:	4622      	mov	r2, r4
 80044e4:	4601      	mov	r1, r0
 80044e6:	4879      	ldr	r0, [pc, #484]	@ (80046cc <Ble_Hci_Gap_Gatt_Init+0x2f8>)
 80044e8:	f00f f806 	bl	80134f8 <iprintf>
  }

#if (CFG_BLE_ADDRESS_TYPE == GAP_PUBLIC_ADDR)
  /* BLE MAC in ADV Packet */
  a_ManufData[ sizeof(a_ManufData)-6] = p_bd_addr[5];
 80044ec:	693b      	ldr	r3, [r7, #16]
 80044ee:	3305      	adds	r3, #5
 80044f0:	781a      	ldrb	r2, [r3, #0]
 80044f2:	4b77      	ldr	r3, [pc, #476]	@ (80046d0 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 80044f4:	721a      	strb	r2, [r3, #8]
  a_ManufData[ sizeof(a_ManufData)-5] = p_bd_addr[4];
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	3304      	adds	r3, #4
 80044fa:	781a      	ldrb	r2, [r3, #0]
 80044fc:	4b74      	ldr	r3, [pc, #464]	@ (80046d0 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 80044fe:	725a      	strb	r2, [r3, #9]
  a_ManufData[ sizeof(a_ManufData)-4] = p_bd_addr[3];
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	3303      	adds	r3, #3
 8004504:	781a      	ldrb	r2, [r3, #0]
 8004506:	4b72      	ldr	r3, [pc, #456]	@ (80046d0 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004508:	729a      	strb	r2, [r3, #10]
  a_ManufData[ sizeof(a_ManufData)-3] = p_bd_addr[2];
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	3302      	adds	r3, #2
 800450e:	781a      	ldrb	r2, [r3, #0]
 8004510:	4b6f      	ldr	r3, [pc, #444]	@ (80046d0 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004512:	72da      	strb	r2, [r3, #11]
  a_ManufData[ sizeof(a_ManufData)-2] = p_bd_addr[1];
 8004514:	693b      	ldr	r3, [r7, #16]
 8004516:	3301      	adds	r3, #1
 8004518:	781a      	ldrb	r2, [r3, #0]
 800451a:	4b6d      	ldr	r3, [pc, #436]	@ (80046d0 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 800451c:	731a      	strb	r2, [r3, #12]
  a_ManufData[ sizeof(a_ManufData)-1] = p_bd_addr[0];
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	781a      	ldrb	r2, [r3, #0]
 8004522:	4b6b      	ldr	r3, [pc, #428]	@ (80046d0 <Ble_Hci_Gap_Gatt_Init+0x2fc>)
 8004524:	735a      	strb	r2, [r3, #13]
#endif /* CFG_BLE_ADDRESS_TYPE != GAP_PUBLIC_ADDR */

  /**
   * Write Identity root key used to derive IRK and DHK(Legacy)
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_IR_OFFSET, CONFIG_DATA_IR_LEN, (uint8_t*)a_BLE_CfgIrValue);
 8004526:	4a6b      	ldr	r2, [pc, #428]	@ (80046d4 <Ble_Hci_Gap_Gatt_Init+0x300>)
 8004528:	2110      	movs	r1, #16
 800452a:	2018      	movs	r0, #24
 800452c:	f00b ff36 	bl	801039c <aci_hal_write_config_data>
 8004530:	4603      	mov	r3, r0
 8004532:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004534:	7dfb      	ldrb	r3, [r7, #23]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d00f      	beq.n	800455a <Ble_Hci_Gap_Gatt_Init+0x186>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET, result: 0x%x \n", ret);
 800453a:	485c      	ldr	r0, [pc, #368]	@ (80046ac <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800453c:	f00c f98e 	bl	801085c <DbgTraceGetFileName>
 8004540:	4601      	mov	r1, r0
 8004542:	f240 337d 	movw	r3, #893	@ 0x37d
 8004546:	4a5a      	ldr	r2, [pc, #360]	@ (80046b0 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8004548:	485a      	ldr	r0, [pc, #360]	@ (80046b4 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800454a:	f00e ffd5 	bl	80134f8 <iprintf>
 800454e:	7dfb      	ldrb	r3, [r7, #23]
 8004550:	4619      	mov	r1, r3
 8004552:	4861      	ldr	r0, [pc, #388]	@ (80046d8 <Ble_Hci_Gap_Gatt_Init+0x304>)
 8004554:	f00e ffd0 	bl	80134f8 <iprintf>
 8004558:	e00c      	b.n	8004574 <Ble_Hci_Gap_Gatt_Init+0x1a0>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_IR_OFFSET\n");
 800455a:	4854      	ldr	r0, [pc, #336]	@ (80046ac <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800455c:	f00c f97e 	bl	801085c <DbgTraceGetFileName>
 8004560:	4601      	mov	r1, r0
 8004562:	f240 3381 	movw	r3, #897	@ 0x381
 8004566:	4a52      	ldr	r2, [pc, #328]	@ (80046b0 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8004568:	4852      	ldr	r0, [pc, #328]	@ (80046b4 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800456a:	f00e ffc5 	bl	80134f8 <iprintf>
 800456e:	485b      	ldr	r0, [pc, #364]	@ (80046dc <Ble_Hci_Gap_Gatt_Init+0x308>)
 8004570:	f00f f832 	bl	80135d8 <puts>
  }

  /**
   * Write Encryption root key used to derive LTK and CSRK
   */
  ret = aci_hal_write_config_data(CONFIG_DATA_ER_OFFSET, CONFIG_DATA_ER_LEN, (uint8_t*)a_BLE_CfgErValue);
 8004574:	4a5a      	ldr	r2, [pc, #360]	@ (80046e0 <Ble_Hci_Gap_Gatt_Init+0x30c>)
 8004576:	2110      	movs	r1, #16
 8004578:	2008      	movs	r0, #8
 800457a:	f00b ff0f 	bl	801039c <aci_hal_write_config_data>
 800457e:	4603      	mov	r3, r0
 8004580:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004582:	7dfb      	ldrb	r3, [r7, #23]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d00f      	beq.n	80045a8 <Ble_Hci_Gap_Gatt_Init+0x1d4>
  {
    APP_DBG_MSG("  Fail   : aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET, result: 0x%x \n", ret);
 8004588:	4848      	ldr	r0, [pc, #288]	@ (80046ac <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800458a:	f00c f967 	bl	801085c <DbgTraceGetFileName>
 800458e:	4601      	mov	r1, r0
 8004590:	f240 338a 	movw	r3, #906	@ 0x38a
 8004594:	4a46      	ldr	r2, [pc, #280]	@ (80046b0 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8004596:	4847      	ldr	r0, [pc, #284]	@ (80046b4 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004598:	f00e ffae 	bl	80134f8 <iprintf>
 800459c:	7dfb      	ldrb	r3, [r7, #23]
 800459e:	4619      	mov	r1, r3
 80045a0:	4850      	ldr	r0, [pc, #320]	@ (80046e4 <Ble_Hci_Gap_Gatt_Init+0x310>)
 80045a2:	f00e ffa9 	bl	80134f8 <iprintf>
 80045a6:	e00c      	b.n	80045c2 <Ble_Hci_Gap_Gatt_Init+0x1ee>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_write_config_data command - CONFIG_DATA_ER_OFFSET\n");
 80045a8:	4840      	ldr	r0, [pc, #256]	@ (80046ac <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 80045aa:	f00c f957 	bl	801085c <DbgTraceGetFileName>
 80045ae:	4601      	mov	r1, r0
 80045b0:	f240 338e 	movw	r3, #910	@ 0x38e
 80045b4:	4a3e      	ldr	r2, [pc, #248]	@ (80046b0 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 80045b6:	483f      	ldr	r0, [pc, #252]	@ (80046b4 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 80045b8:	f00e ff9e 	bl	80134f8 <iprintf>
 80045bc:	484a      	ldr	r0, [pc, #296]	@ (80046e8 <Ble_Hci_Gap_Gatt_Init+0x314>)
 80045be:	f00f f80b 	bl	80135d8 <puts>
  }

  /**
   * Set TX Power.
   */
  ret = aci_hal_set_tx_power_level(1, CFG_TX_POWER);
 80045c2:	2118      	movs	r1, #24
 80045c4:	2001      	movs	r0, #1
 80045c6:	f00b ff6e 	bl	80104a6 <aci_hal_set_tx_power_level>
 80045ca:	4603      	mov	r3, r0
 80045cc:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 80045ce:	7dfb      	ldrb	r3, [r7, #23]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d00f      	beq.n	80045f4 <Ble_Hci_Gap_Gatt_Init+0x220>
  {
    APP_DBG_MSG("  Fail   : aci_hal_set_tx_power_level command, result: 0x%x \n", ret);
 80045d4:	4835      	ldr	r0, [pc, #212]	@ (80046ac <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 80045d6:	f00c f941 	bl	801085c <DbgTraceGetFileName>
 80045da:	4601      	mov	r1, r0
 80045dc:	f240 3397 	movw	r3, #919	@ 0x397
 80045e0:	4a33      	ldr	r2, [pc, #204]	@ (80046b0 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 80045e2:	4834      	ldr	r0, [pc, #208]	@ (80046b4 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 80045e4:	f00e ff88 	bl	80134f8 <iprintf>
 80045e8:	7dfb      	ldrb	r3, [r7, #23]
 80045ea:	4619      	mov	r1, r3
 80045ec:	483f      	ldr	r0, [pc, #252]	@ (80046ec <Ble_Hci_Gap_Gatt_Init+0x318>)
 80045ee:	f00e ff83 	bl	80134f8 <iprintf>
 80045f2:	e00c      	b.n	800460e <Ble_Hci_Gap_Gatt_Init+0x23a>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_hal_set_tx_power_level command\n");
 80045f4:	482d      	ldr	r0, [pc, #180]	@ (80046ac <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 80045f6:	f00c f931 	bl	801085c <DbgTraceGetFileName>
 80045fa:	4601      	mov	r1, r0
 80045fc:	f240 339b 	movw	r3, #923	@ 0x39b
 8004600:	4a2b      	ldr	r2, [pc, #172]	@ (80046b0 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 8004602:	482c      	ldr	r0, [pc, #176]	@ (80046b4 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 8004604:	f00e ff78 	bl	80134f8 <iprintf>
 8004608:	4839      	ldr	r0, [pc, #228]	@ (80046f0 <Ble_Hci_Gap_Gatt_Init+0x31c>)
 800460a:	f00e ffe5 	bl	80135d8 <puts>
  }

  /**
   * Initialize GATT interface
   */
  ret = aci_gatt_init();
 800460e:	f00b fb17 	bl	800fc40 <aci_gatt_init>
 8004612:	4603      	mov	r3, r0
 8004614:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004616:	7dfb      	ldrb	r3, [r7, #23]
 8004618:	2b00      	cmp	r3, #0
 800461a:	d00f      	beq.n	800463c <Ble_Hci_Gap_Gatt_Init+0x268>
  {
    APP_DBG_MSG("  Fail   : aci_gatt_init command, result: 0x%x \n", ret);
 800461c:	4823      	ldr	r0, [pc, #140]	@ (80046ac <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800461e:	f00c f91d 	bl	801085c <DbgTraceGetFileName>
 8004622:	4601      	mov	r1, r0
 8004624:	f44f 7369 	mov.w	r3, #932	@ 0x3a4
 8004628:	4a21      	ldr	r2, [pc, #132]	@ (80046b0 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800462a:	4822      	ldr	r0, [pc, #136]	@ (80046b4 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800462c:	f00e ff64 	bl	80134f8 <iprintf>
 8004630:	7dfb      	ldrb	r3, [r7, #23]
 8004632:	4619      	mov	r1, r3
 8004634:	482f      	ldr	r0, [pc, #188]	@ (80046f4 <Ble_Hci_Gap_Gatt_Init+0x320>)
 8004636:	f00e ff5f 	bl	80134f8 <iprintf>
 800463a:	e00c      	b.n	8004656 <Ble_Hci_Gap_Gatt_Init+0x282>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gatt_init command\n");
 800463c:	481b      	ldr	r0, [pc, #108]	@ (80046ac <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800463e:	f00c f90d 	bl	801085c <DbgTraceGetFileName>
 8004642:	4601      	mov	r1, r0
 8004644:	f44f 736a 	mov.w	r3, #936	@ 0x3a8
 8004648:	4a19      	ldr	r2, [pc, #100]	@ (80046b0 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800464a:	481a      	ldr	r0, [pc, #104]	@ (80046b4 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800464c:	f00e ff54 	bl	80134f8 <iprintf>
 8004650:	4829      	ldr	r0, [pc, #164]	@ (80046f8 <Ble_Hci_Gap_Gatt_Init+0x324>)
 8004652:	f00e ffc1 	bl	80135d8 <puts>
  }

  /**
   * Initialize GAP interface
   */
  role = 0;
 8004656:	2300      	movs	r3, #0
 8004658:	73fb      	strb	r3, [r7, #15]

#if (BLE_CFG_PERIPHERAL == 1)
  role |= GAP_PERIPHERAL_ROLE;
 800465a:	7bfb      	ldrb	r3, [r7, #15]
 800465c:	f043 0301 	orr.w	r3, r3, #1
 8004660:	73fb      	strb	r3, [r7, #15]

/* USER CODE BEGIN Role_Mngt*/

/* USER CODE END Role_Mngt */

  if (role > 0)
 8004662:	7bfb      	ldrb	r3, [r7, #15]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d06b      	beq.n	8004740 <Ble_Hci_Gap_Gatt_Init+0x36c>
  {
    const char *name = "HRSTM";
 8004668:	4b24      	ldr	r3, [pc, #144]	@ (80046fc <Ble_Hci_Gap_Gatt_Init+0x328>)
 800466a:	60bb      	str	r3, [r7, #8]
    ret = aci_gap_init(role,
 800466c:	1dba      	adds	r2, r7, #6
 800466e:	7bf8      	ldrb	r0, [r7, #15]
 8004670:	1cbb      	adds	r3, r7, #2
 8004672:	9301      	str	r3, [sp, #4]
 8004674:	1d3b      	adds	r3, r7, #4
 8004676:	9300      	str	r3, [sp, #0]
 8004678:	4613      	mov	r3, r2
 800467a:	2207      	movs	r2, #7
 800467c:	2100      	movs	r1, #0
 800467e:	f00b f866 	bl	800f74e <aci_gap_init>
 8004682:	4603      	mov	r3, r0
 8004684:	75fb      	strb	r3, [r7, #23]
                       APPBLE_GAP_DEVICE_NAME_LENGTH,
                       &gap_service_handle,
                       &gap_dev_name_char_handle,
                       &gap_appearance_char_handle);

    if (ret != BLE_STATUS_SUCCESS)
 8004686:	7dfb      	ldrb	r3, [r7, #23]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d03b      	beq.n	8004704 <Ble_Hci_Gap_Gatt_Init+0x330>
    {
      APP_DBG_MSG("  Fail   : aci_gap_init command, result: 0x%x \n", ret);
 800468c:	4807      	ldr	r0, [pc, #28]	@ (80046ac <Ble_Hci_Gap_Gatt_Init+0x2d8>)
 800468e:	f00c f8e5 	bl	801085c <DbgTraceGetFileName>
 8004692:	4601      	mov	r1, r0
 8004694:	f44f 7372 	mov.w	r3, #968	@ 0x3c8
 8004698:	4a05      	ldr	r2, [pc, #20]	@ (80046b0 <Ble_Hci_Gap_Gatt_Init+0x2dc>)
 800469a:	4806      	ldr	r0, [pc, #24]	@ (80046b4 <Ble_Hci_Gap_Gatt_Init+0x2e0>)
 800469c:	f00e ff2c 	bl	80134f8 <iprintf>
 80046a0:	7dfb      	ldrb	r3, [r7, #23]
 80046a2:	4619      	mov	r1, r3
 80046a4:	4816      	ldr	r0, [pc, #88]	@ (8004700 <Ble_Hci_Gap_Gatt_Init+0x32c>)
 80046a6:	f00e ff27 	bl	80134f8 <iprintf>
 80046aa:	e038      	b.n	800471e <Ble_Hci_Gap_Gatt_Init+0x34a>
 80046ac:	08015c70 	.word	0x08015c70
 80046b0:	080178e4 	.word	0x080178e4
 80046b4:	08015cfc 	.word	0x08015cfc
 80046b8:	08016550 	.word	0x08016550
 80046bc:	0801657c 	.word	0x0801657c
 80046c0:	080165ac 	.word	0x080165ac
 80046c4:	080165cc 	.word	0x080165cc
 80046c8:	08016628 	.word	0x08016628
 80046cc:	08016674 	.word	0x08016674
 80046d0:	20000208 	.word	0x20000208
 80046d4:	0801785c 	.word	0x0801785c
 80046d8:	080166b4 	.word	0x080166b4
 80046dc:	0801670c 	.word	0x0801670c
 80046e0:	0801786c 	.word	0x0801786c
 80046e4:	08016754 	.word	0x08016754
 80046e8:	080167ac 	.word	0x080167ac
 80046ec:	080167f4 	.word	0x080167f4
 80046f0:	08016834 	.word	0x08016834
 80046f4:	08016864 	.word	0x08016864
 80046f8:	08016898 	.word	0x08016898
 80046fc:	080168bc 	.word	0x080168bc
 8004700:	080168c4 	.word	0x080168c4
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_init command\n");
 8004704:	487e      	ldr	r0, [pc, #504]	@ (8004900 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 8004706:	f00c f8a9 	bl	801085c <DbgTraceGetFileName>
 800470a:	4601      	mov	r1, r0
 800470c:	f44f 7373 	mov.w	r3, #972	@ 0x3cc
 8004710:	4a7c      	ldr	r2, [pc, #496]	@ (8004904 <Ble_Hci_Gap_Gatt_Init+0x530>)
 8004712:	487d      	ldr	r0, [pc, #500]	@ (8004908 <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004714:	f00e fef0 	bl	80134f8 <iprintf>
 8004718:	487c      	ldr	r0, [pc, #496]	@ (800490c <Ble_Hci_Gap_Gatt_Init+0x538>)
 800471a:	f00e ff5d 	bl	80135d8 <puts>
    }

    ret = aci_gatt_update_char_value(gap_service_handle, gap_dev_name_char_handle, 0, strlen(name), (uint8_t *) name);
 800471e:	88fc      	ldrh	r4, [r7, #6]
 8004720:	88bd      	ldrh	r5, [r7, #4]
 8004722:	68b8      	ldr	r0, [r7, #8]
 8004724:	f7fb fd7c 	bl	8000220 <strlen>
 8004728:	4603      	mov	r3, r0
 800472a:	b2da      	uxtb	r2, r3
 800472c:	68bb      	ldr	r3, [r7, #8]
 800472e:	9300      	str	r3, [sp, #0]
 8004730:	4613      	mov	r3, r2
 8004732:	2200      	movs	r2, #0
 8004734:	4629      	mov	r1, r5
 8004736:	4620      	mov	r0, r4
 8004738:	f00b fc85 	bl	8010046 <aci_gatt_update_char_value>
 800473c:	4603      	mov	r3, r0
 800473e:	75fb      	strb	r3, [r7, #23]
    {
      BLE_DBG_SVCCTL_MSG("  Success: aci_gatt_update_char_value - Device Name\n");
    }
  }

  ret = aci_gatt_update_char_value(gap_service_handle,
 8004740:	88f8      	ldrh	r0, [r7, #6]
 8004742:	8879      	ldrh	r1, [r7, #2]
 8004744:	463b      	mov	r3, r7
 8004746:	9300      	str	r3, [sp, #0]
 8004748:	2302      	movs	r3, #2
 800474a:	2200      	movs	r2, #0
 800474c:	f00b fc7b 	bl	8010046 <aci_gatt_update_char_value>
 8004750:	4603      	mov	r3, r0
 8004752:	75fb      	strb	r3, [r7, #23]
  }

  /**
   * Initialize Default PHY
   */
  ret = hci_le_set_default_phy(ALL_PHYS_PREFERENCE,TX_2M_PREFERRED,RX_2M_PREFERRED);
 8004754:	2202      	movs	r2, #2
 8004756:	2102      	movs	r1, #2
 8004758:	2000      	movs	r0, #0
 800475a:	f00b ffad 	bl	80106b8 <hci_le_set_default_phy>
 800475e:	4603      	mov	r3, r0
 8004760:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 8004762:	7dfb      	ldrb	r3, [r7, #23]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d00f      	beq.n	8004788 <Ble_Hci_Gap_Gatt_Init+0x3b4>
  {
    APP_DBG_MSG("  Fail   : hci_le_set_default_phy command, result: 0x%x \n", ret);
 8004768:	4865      	ldr	r0, [pc, #404]	@ (8004900 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 800476a:	f00c f877 	bl	801085c <DbgTraceGetFileName>
 800476e:	4601      	mov	r1, r0
 8004770:	f240 33ee 	movw	r3, #1006	@ 0x3ee
 8004774:	4a63      	ldr	r2, [pc, #396]	@ (8004904 <Ble_Hci_Gap_Gatt_Init+0x530>)
 8004776:	4864      	ldr	r0, [pc, #400]	@ (8004908 <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004778:	f00e febe 	bl	80134f8 <iprintf>
 800477c:	7dfb      	ldrb	r3, [r7, #23]
 800477e:	4619      	mov	r1, r3
 8004780:	4863      	ldr	r0, [pc, #396]	@ (8004910 <Ble_Hci_Gap_Gatt_Init+0x53c>)
 8004782:	f00e feb9 	bl	80134f8 <iprintf>
 8004786:	e00c      	b.n	80047a2 <Ble_Hci_Gap_Gatt_Init+0x3ce>
  }
  else
  {
    APP_DBG_MSG("  Success: hci_le_set_default_phy command\n");
 8004788:	485d      	ldr	r0, [pc, #372]	@ (8004900 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 800478a:	f00c f867 	bl	801085c <DbgTraceGetFileName>
 800478e:	4601      	mov	r1, r0
 8004790:	f240 33f2 	movw	r3, #1010	@ 0x3f2
 8004794:	4a5b      	ldr	r2, [pc, #364]	@ (8004904 <Ble_Hci_Gap_Gatt_Init+0x530>)
 8004796:	485c      	ldr	r0, [pc, #368]	@ (8004908 <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004798:	f00e feae 	bl	80134f8 <iprintf>
 800479c:	485d      	ldr	r0, [pc, #372]	@ (8004914 <Ble_Hci_Gap_Gatt_Init+0x540>)
 800479e:	f00e ff1b 	bl	80135d8 <puts>
  }

  /**
   * Initialize IO capability
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability = CFG_IO_CAPABILITY;
 80047a2:	4b5d      	ldr	r3, [pc, #372]	@ (8004918 <Ble_Hci_Gap_Gatt_Init+0x544>)
 80047a4:	2201      	movs	r2, #1
 80047a6:	701a      	strb	r2, [r3, #0]
  ret = aci_gap_set_io_capability(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.ioCapability);
 80047a8:	4b5b      	ldr	r3, [pc, #364]	@ (8004918 <Ble_Hci_Gap_Gatt_Init+0x544>)
 80047aa:	781b      	ldrb	r3, [r3, #0]
 80047ac:	4618      	mov	r0, r3
 80047ae:	f00a fe4f 	bl	800f450 <aci_gap_set_io_capability>
 80047b2:	4603      	mov	r3, r0
 80047b4:	75fb      	strb	r3, [r7, #23]
  if (ret != BLE_STATUS_SUCCESS)
 80047b6:	7dfb      	ldrb	r3, [r7, #23]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d00f      	beq.n	80047dc <Ble_Hci_Gap_Gatt_Init+0x408>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_io_capability command, result: 0x%x \n", ret);
 80047bc:	4850      	ldr	r0, [pc, #320]	@ (8004900 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 80047be:	f00c f84d 	bl	801085c <DbgTraceGetFileName>
 80047c2:	4601      	mov	r1, r0
 80047c4:	f44f 737f 	mov.w	r3, #1020	@ 0x3fc
 80047c8:	4a4e      	ldr	r2, [pc, #312]	@ (8004904 <Ble_Hci_Gap_Gatt_Init+0x530>)
 80047ca:	484f      	ldr	r0, [pc, #316]	@ (8004908 <Ble_Hci_Gap_Gatt_Init+0x534>)
 80047cc:	f00e fe94 	bl	80134f8 <iprintf>
 80047d0:	7dfb      	ldrb	r3, [r7, #23]
 80047d2:	4619      	mov	r1, r3
 80047d4:	4851      	ldr	r0, [pc, #324]	@ (800491c <Ble_Hci_Gap_Gatt_Init+0x548>)
 80047d6:	f00e fe8f 	bl	80134f8 <iprintf>
 80047da:	e00c      	b.n	80047f6 <Ble_Hci_Gap_Gatt_Init+0x422>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_io_capability command\n");
 80047dc:	4848      	ldr	r0, [pc, #288]	@ (8004900 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 80047de:	f00c f83d 	bl	801085c <DbgTraceGetFileName>
 80047e2:	4601      	mov	r1, r0
 80047e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80047e8:	4a46      	ldr	r2, [pc, #280]	@ (8004904 <Ble_Hci_Gap_Gatt_Init+0x530>)
 80047ea:	4847      	ldr	r0, [pc, #284]	@ (8004908 <Ble_Hci_Gap_Gatt_Init+0x534>)
 80047ec:	f00e fe84 	bl	80134f8 <iprintf>
 80047f0:	484b      	ldr	r0, [pc, #300]	@ (8004920 <Ble_Hci_Gap_Gatt_Init+0x54c>)
 80047f2:	f00e fef1 	bl	80135d8 <puts>
  }

  /**
   * Initialize authentication
   */
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.mitm_mode = CFG_MITM_PROTECTION;
 80047f6:	4b48      	ldr	r3, [pc, #288]	@ (8004918 <Ble_Hci_Gap_Gatt_Init+0x544>)
 80047f8:	2201      	movs	r2, #1
 80047fa:	705a      	strb	r2, [r3, #1]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin = CFG_ENCRYPTION_KEY_SIZE_MIN;
 80047fc:	4b46      	ldr	r3, [pc, #280]	@ (8004918 <Ble_Hci_Gap_Gatt_Init+0x544>)
 80047fe:	2208      	movs	r2, #8
 8004800:	711a      	strb	r2, [r3, #4]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax = CFG_ENCRYPTION_KEY_SIZE_MAX;
 8004802:	4b45      	ldr	r3, [pc, #276]	@ (8004918 <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004804:	2210      	movs	r2, #16
 8004806:	715a      	strb	r2, [r3, #5]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin = CFG_USED_FIXED_PIN;
 8004808:	4b43      	ldr	r3, [pc, #268]	@ (8004918 <Ble_Hci_Gap_Gatt_Init+0x544>)
 800480a:	2200      	movs	r2, #0
 800480c:	70da      	strb	r2, [r3, #3]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin = CFG_FIXED_PIN;
 800480e:	4b42      	ldr	r3, [pc, #264]	@ (8004918 <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004810:	4a44      	ldr	r2, [pc, #272]	@ (8004924 <Ble_Hci_Gap_Gatt_Init+0x550>)
 8004812:	609a      	str	r2, [r3, #8]
  BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode = CFG_BONDING_MODE;
 8004814:	4b40      	ldr	r3, [pc, #256]	@ (8004918 <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004816:	2201      	movs	r2, #1
 8004818:	709a      	strb	r2, [r3, #2]
  /* USER CODE BEGIN Ble_Hci_Gap_Gatt_Init_1*/

  /* USER CODE END Ble_Hci_Gap_Gatt_Init_1*/

  ret = aci_gap_set_authentication_requirement(BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode,
 800481a:	4b3f      	ldr	r3, [pc, #252]	@ (8004918 <Ble_Hci_Gap_Gatt_Init+0x544>)
 800481c:	789c      	ldrb	r4, [r3, #2]
 800481e:	4b3e      	ldr	r3, [pc, #248]	@ (8004918 <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004820:	785d      	ldrb	r5, [r3, #1]
 8004822:	4b3d      	ldr	r3, [pc, #244]	@ (8004918 <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004824:	791b      	ldrb	r3, [r3, #4]
 8004826:	4a3c      	ldr	r2, [pc, #240]	@ (8004918 <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004828:	7952      	ldrb	r2, [r2, #5]
 800482a:	493b      	ldr	r1, [pc, #236]	@ (8004918 <Ble_Hci_Gap_Gatt_Init+0x544>)
 800482c:	78c9      	ldrb	r1, [r1, #3]
 800482e:	483a      	ldr	r0, [pc, #232]	@ (8004918 <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004830:	6880      	ldr	r0, [r0, #8]
 8004832:	2600      	movs	r6, #0
 8004834:	9604      	str	r6, [sp, #16]
 8004836:	9003      	str	r0, [sp, #12]
 8004838:	9102      	str	r1, [sp, #8]
 800483a:	9201      	str	r2, [sp, #4]
 800483c:	9300      	str	r3, [sp, #0]
 800483e:	2300      	movs	r3, #0
 8004840:	2201      	movs	r2, #1
 8004842:	4629      	mov	r1, r5
 8004844:	4620      	mov	r0, r4
 8004846:	f00a fe57 	bl	800f4f8 <aci_gap_set_authentication_requirement>
 800484a:	4603      	mov	r3, r0
 800484c:	75fb      	strb	r3, [r7, #23]
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.encryptionKeySizeMax,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Use_Fixed_Pin,
                                               BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.Fixed_Pin,
                                               CFG_IDENTITY_ADDRESS);
  if (ret != BLE_STATUS_SUCCESS)
 800484e:	7dfb      	ldrb	r3, [r7, #23]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d00f      	beq.n	8004874 <Ble_Hci_Gap_Gatt_Init+0x4a0>
  {
    APP_DBG_MSG("  Fail   : aci_gap_set_authentication_requirement command, result: 0x%x \n", ret);
 8004854:	482a      	ldr	r0, [pc, #168]	@ (8004900 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 8004856:	f00c f801 	bl	801085c <DbgTraceGetFileName>
 800485a:	4601      	mov	r1, r0
 800485c:	f240 431b 	movw	r3, #1051	@ 0x41b
 8004860:	4a28      	ldr	r2, [pc, #160]	@ (8004904 <Ble_Hci_Gap_Gatt_Init+0x530>)
 8004862:	4829      	ldr	r0, [pc, #164]	@ (8004908 <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004864:	f00e fe48 	bl	80134f8 <iprintf>
 8004868:	7dfb      	ldrb	r3, [r7, #23]
 800486a:	4619      	mov	r1, r3
 800486c:	482e      	ldr	r0, [pc, #184]	@ (8004928 <Ble_Hci_Gap_Gatt_Init+0x554>)
 800486e:	f00e fe43 	bl	80134f8 <iprintf>
 8004872:	e00c      	b.n	800488e <Ble_Hci_Gap_Gatt_Init+0x4ba>
  }
  else
  {
    APP_DBG_MSG("  Success: aci_gap_set_authentication_requirement command\n");
 8004874:	4822      	ldr	r0, [pc, #136]	@ (8004900 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 8004876:	f00b fff1 	bl	801085c <DbgTraceGetFileName>
 800487a:	4601      	mov	r1, r0
 800487c:	f240 431f 	movw	r3, #1055	@ 0x41f
 8004880:	4a20      	ldr	r2, [pc, #128]	@ (8004904 <Ble_Hci_Gap_Gatt_Init+0x530>)
 8004882:	4821      	ldr	r0, [pc, #132]	@ (8004908 <Ble_Hci_Gap_Gatt_Init+0x534>)
 8004884:	f00e fe38 	bl	80134f8 <iprintf>
 8004888:	4828      	ldr	r0, [pc, #160]	@ (800492c <Ble_Hci_Gap_Gatt_Init+0x558>)
 800488a:	f00e fea5 	bl	80135d8 <puts>
  }

  /**
   * Initialize whitelist
   */
  if (BleApplicationContext.BleApplicationContext_legacy.bleSecurityParam.bonding_mode)
 800488e:	4b22      	ldr	r3, [pc, #136]	@ (8004918 <Ble_Hci_Gap_Gatt_Init+0x544>)
 8004890:	789b      	ldrb	r3, [r3, #2]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d023      	beq.n	80048de <Ble_Hci_Gap_Gatt_Init+0x50a>
  {
    ret = aci_gap_configure_whitelist();
 8004896:	f00b f8d0 	bl	800fa3a <aci_gap_configure_filter_accept_list>
 800489a:	4603      	mov	r3, r0
 800489c:	75fb      	strb	r3, [r7, #23]
    if (ret != BLE_STATUS_SUCCESS)
 800489e:	7dfb      	ldrb	r3, [r7, #23]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d00f      	beq.n	80048c4 <Ble_Hci_Gap_Gatt_Init+0x4f0>
    {
      APP_DBG_MSG("  Fail   : aci_gap_configure_whitelist command, result: 0x%x \n", ret);
 80048a4:	4816      	ldr	r0, [pc, #88]	@ (8004900 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 80048a6:	f00b ffd9 	bl	801085c <DbgTraceGetFileName>
 80048aa:	4601      	mov	r1, r0
 80048ac:	f240 432a 	movw	r3, #1066	@ 0x42a
 80048b0:	4a14      	ldr	r2, [pc, #80]	@ (8004904 <Ble_Hci_Gap_Gatt_Init+0x530>)
 80048b2:	4815      	ldr	r0, [pc, #84]	@ (8004908 <Ble_Hci_Gap_Gatt_Init+0x534>)
 80048b4:	f00e fe20 	bl	80134f8 <iprintf>
 80048b8:	7dfb      	ldrb	r3, [r7, #23]
 80048ba:	4619      	mov	r1, r3
 80048bc:	481c      	ldr	r0, [pc, #112]	@ (8004930 <Ble_Hci_Gap_Gatt_Init+0x55c>)
 80048be:	f00e fe1b 	bl	80134f8 <iprintf>
 80048c2:	e00c      	b.n	80048de <Ble_Hci_Gap_Gatt_Init+0x50a>
    }
    else
    {
      APP_DBG_MSG("  Success: aci_gap_configure_whitelist command\n");
 80048c4:	480e      	ldr	r0, [pc, #56]	@ (8004900 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 80048c6:	f00b ffc9 	bl	801085c <DbgTraceGetFileName>
 80048ca:	4601      	mov	r1, r0
 80048cc:	f240 432e 	movw	r3, #1070	@ 0x42e
 80048d0:	4a0c      	ldr	r2, [pc, #48]	@ (8004904 <Ble_Hci_Gap_Gatt_Init+0x530>)
 80048d2:	480d      	ldr	r0, [pc, #52]	@ (8004908 <Ble_Hci_Gap_Gatt_Init+0x534>)
 80048d4:	f00e fe10 	bl	80134f8 <iprintf>
 80048d8:	4816      	ldr	r0, [pc, #88]	@ (8004934 <Ble_Hci_Gap_Gatt_Init+0x560>)
 80048da:	f00e fe7d 	bl	80135d8 <puts>
    }
  }
  APP_DBG_MSG("==>> End Ble_Hci_Gap_Gatt_Init function\n\r");
 80048de:	4808      	ldr	r0, [pc, #32]	@ (8004900 <Ble_Hci_Gap_Gatt_Init+0x52c>)
 80048e0:	f00b ffbc 	bl	801085c <DbgTraceGetFileName>
 80048e4:	4601      	mov	r1, r0
 80048e6:	f240 4331 	movw	r3, #1073	@ 0x431
 80048ea:	4a06      	ldr	r2, [pc, #24]	@ (8004904 <Ble_Hci_Gap_Gatt_Init+0x530>)
 80048ec:	4806      	ldr	r0, [pc, #24]	@ (8004908 <Ble_Hci_Gap_Gatt_Init+0x534>)
 80048ee:	f00e fe03 	bl	80134f8 <iprintf>
 80048f2:	4811      	ldr	r0, [pc, #68]	@ (8004938 <Ble_Hci_Gap_Gatt_Init+0x564>)
 80048f4:	f00e fe70 	bl	80135d8 <puts>
}
 80048f8:	bf00      	nop
 80048fa:	371c      	adds	r7, #28
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004900:	08015c70 	.word	0x08015c70
 8004904:	080178e4 	.word	0x080178e4
 8004908:	08015cfc 	.word	0x08015cfc
 800490c:	080168f8 	.word	0x080168f8
 8004910:	0801691c 	.word	0x0801691c
 8004914:	08016958 	.word	0x08016958
 8004918:	20000e0c 	.word	0x20000e0c
 800491c:	08016984 	.word	0x08016984
 8004920:	080169c4 	.word	0x080169c4
 8004924:	0001b207 	.word	0x0001b207
 8004928:	080169f4 	.word	0x080169f4
 800492c:	08016a40 	.word	0x08016a40
 8004930:	08016a7c 	.word	0x08016a7c
 8004934:	08016ac0 	.word	0x08016ac0
 8004938:	08016af4 	.word	0x08016af4

0800493c <Adv_Request>:

static void Adv_Request(APP_BLE_ConnStatus_t NewStatus)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b08c      	sub	sp, #48	@ 0x30
 8004940:	af08      	add	r7, sp, #32
 8004942:	4603      	mov	r3, r0
 8004944:	71fb      	strb	r3, [r7, #7]
  tBleStatus ret = BLE_STATUS_INVALID_PARAMS;
 8004946:	2392      	movs	r3, #146	@ 0x92
 8004948:	72fb      	strb	r3, [r7, #11]
  uint16_t Min_Inter, Max_Inter;

  if (NewStatus == APP_BLE_FAST_ADV)
 800494a:	79fb      	ldrb	r3, [r7, #7]
 800494c:	2b01      	cmp	r3, #1
 800494e:	d106      	bne.n	800495e <Adv_Request+0x22>
  {
    Min_Inter = AdvIntervalMin;
 8004950:	4b69      	ldr	r3, [pc, #420]	@ (8004af8 <Adv_Request+0x1bc>)
 8004952:	881b      	ldrh	r3, [r3, #0]
 8004954:	81fb      	strh	r3, [r7, #14]
    Max_Inter = AdvIntervalMax;
 8004956:	4b69      	ldr	r3, [pc, #420]	@ (8004afc <Adv_Request+0x1c0>)
 8004958:	881b      	ldrh	r3, [r3, #0]
 800495a:	81bb      	strh	r3, [r7, #12]
 800495c:	e005      	b.n	800496a <Adv_Request+0x2e>
  }
  else
  {
    Min_Inter = CFG_LP_CONN_ADV_INTERVAL_MIN;
 800495e:	f44f 63c8 	mov.w	r3, #1600	@ 0x640
 8004962:	81fb      	strh	r3, [r7, #14]
    Max_Inter = CFG_LP_CONN_ADV_INTERVAL_MAX;
 8004964:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8004968:	81bb      	strh	r3, [r7, #12]

  /**
   * Stop the timer, it will be restarted for a new shot
   * It does not hurt if the timer was not running
   */
  HW_TS_Stop(BleApplicationContext.Advertising_mgr_timer_Id);
 800496a:	4b65      	ldr	r3, [pc, #404]	@ (8004b00 <Adv_Request+0x1c4>)
 800496c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004970:	4618      	mov	r0, r3
 8004972:	f7fd fd41 	bl	80023f8 <HW_TS_Stop>

  if ((NewStatus == APP_BLE_LP_ADV)
 8004976:	79fb      	ldrb	r3, [r7, #7]
 8004978:	2b02      	cmp	r3, #2
 800497a:	d12d      	bne.n	80049d8 <Adv_Request+0x9c>
      && ((BleApplicationContext.Device_Connection_Status == APP_BLE_FAST_ADV)
 800497c:	4b60      	ldr	r3, [pc, #384]	@ (8004b00 <Adv_Request+0x1c4>)
 800497e:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8004982:	2b01      	cmp	r3, #1
 8004984:	d004      	beq.n	8004990 <Adv_Request+0x54>
          || (BleApplicationContext.Device_Connection_Status == APP_BLE_LP_ADV)))
 8004986:	4b5e      	ldr	r3, [pc, #376]	@ (8004b00 <Adv_Request+0x1c4>)
 8004988:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800498c:	2b02      	cmp	r3, #2
 800498e:	d123      	bne.n	80049d8 <Adv_Request+0x9c>
  {
    /* Connection in ADVERTISE mode have to stop the current advertising */
    ret = aci_gap_set_non_discoverable();
 8004990:	f00a fc40 	bl	800f214 <aci_gap_set_non_discoverable>
 8004994:	4603      	mov	r3, r0
 8004996:	72fb      	strb	r3, [r7, #11]
    if (ret != BLE_STATUS_SUCCESS)
 8004998:	7afb      	ldrb	r3, [r7, #11]
 800499a:	2b00      	cmp	r3, #0
 800499c:	d00f      	beq.n	80049be <Adv_Request+0x82>
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Stop Advertising Failed , result: %d \n", ret);
 800499e:	4859      	ldr	r0, [pc, #356]	@ (8004b04 <Adv_Request+0x1c8>)
 80049a0:	f00b ff5c 	bl	801085c <DbgTraceGetFileName>
 80049a4:	4601      	mov	r1, r0
 80049a6:	f240 4352 	movw	r3, #1106	@ 0x452
 80049aa:	4a57      	ldr	r2, [pc, #348]	@ (8004b08 <Adv_Request+0x1cc>)
 80049ac:	4857      	ldr	r0, [pc, #348]	@ (8004b0c <Adv_Request+0x1d0>)
 80049ae:	f00e fda3 	bl	80134f8 <iprintf>
 80049b2:	7afb      	ldrb	r3, [r7, #11]
 80049b4:	4619      	mov	r1, r3
 80049b6:	4856      	ldr	r0, [pc, #344]	@ (8004b10 <Adv_Request+0x1d4>)
 80049b8:	f00e fd9e 	bl	80134f8 <iprintf>
 80049bc:	e00c      	b.n	80049d8 <Adv_Request+0x9c>
    }
    else
    {
      APP_DBG_MSG("==>> aci_gap_set_non_discoverable - Successfully Stopped Advertising \n");
 80049be:	4851      	ldr	r0, [pc, #324]	@ (8004b04 <Adv_Request+0x1c8>)
 80049c0:	f00b ff4c 	bl	801085c <DbgTraceGetFileName>
 80049c4:	4601      	mov	r1, r0
 80049c6:	f240 4356 	movw	r3, #1110	@ 0x456
 80049ca:	4a4f      	ldr	r2, [pc, #316]	@ (8004b08 <Adv_Request+0x1cc>)
 80049cc:	484f      	ldr	r0, [pc, #316]	@ (8004b0c <Adv_Request+0x1d0>)
 80049ce:	f00e fd93 	bl	80134f8 <iprintf>
 80049d2:	4850      	ldr	r0, [pc, #320]	@ (8004b14 <Adv_Request+0x1d8>)
 80049d4:	f00e fe00 	bl	80135d8 <puts>
    }
  }

  BleApplicationContext.Device_Connection_Status = NewStatus;
 80049d8:	4a49      	ldr	r2, [pc, #292]	@ (8004b00 <Adv_Request+0x1c4>)
 80049da:	79fb      	ldrb	r3, [r7, #7]
 80049dc:	f882 3080 	strb.w	r3, [r2, #128]	@ 0x80
  /* Start Fast or Low Power Advertising */
  ret = aci_gap_set_discoverable(ADV_IND,
 80049e0:	4b47      	ldr	r3, [pc, #284]	@ (8004b00 <Adv_Request+0x1c4>)
 80049e2:	7e1b      	ldrb	r3, [r3, #24]
 80049e4:	89ba      	ldrh	r2, [r7, #12]
 80049e6:	89f9      	ldrh	r1, [r7, #14]
 80049e8:	2000      	movs	r0, #0
 80049ea:	9006      	str	r0, [sp, #24]
 80049ec:	2000      	movs	r0, #0
 80049ee:	9005      	str	r0, [sp, #20]
 80049f0:	4849      	ldr	r0, [pc, #292]	@ (8004b18 <Adv_Request+0x1dc>)
 80049f2:	9004      	str	r0, [sp, #16]
 80049f4:	9303      	str	r3, [sp, #12]
 80049f6:	4b49      	ldr	r3, [pc, #292]	@ (8004b1c <Adv_Request+0x1e0>)
 80049f8:	9302      	str	r3, [sp, #8]
 80049fa:	2307      	movs	r3, #7
 80049fc:	9301      	str	r3, [sp, #4]
 80049fe:	2300      	movs	r3, #0
 8004a00:	9300      	str	r3, [sp, #0]
 8004a02:	2300      	movs	r3, #0
 8004a04:	2000      	movs	r0, #0
 8004a06:	f00a fc29 	bl	800f25c <aci_gap_set_discoverable>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	72fb      	strb	r3, [r7, #11]
                                 (uint8_t*) &a_LocalName,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen,
                                 BleApplicationContext.BleApplicationContext_legacy.advtServUUID,
                                 0,
                                 0);
  if (ret != BLE_STATUS_SUCCESS)
 8004a0e:	7afb      	ldrb	r3, [r7, #11]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d00f      	beq.n	8004a34 <Adv_Request+0xf8>
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - fail, result: 0x%x \n", ret);
 8004a14:	483b      	ldr	r0, [pc, #236]	@ (8004b04 <Adv_Request+0x1c8>)
 8004a16:	f00b ff21 	bl	801085c <DbgTraceGetFileName>
 8004a1a:	4601      	mov	r1, r0
 8004a1c:	f240 4369 	movw	r3, #1129	@ 0x469
 8004a20:	4a39      	ldr	r2, [pc, #228]	@ (8004b08 <Adv_Request+0x1cc>)
 8004a22:	483a      	ldr	r0, [pc, #232]	@ (8004b0c <Adv_Request+0x1d0>)
 8004a24:	f00e fd68 	bl	80134f8 <iprintf>
 8004a28:	7afb      	ldrb	r3, [r7, #11]
 8004a2a:	4619      	mov	r1, r3
 8004a2c:	483c      	ldr	r0, [pc, #240]	@ (8004b20 <Adv_Request+0x1e4>)
 8004a2e:	f00e fd63 	bl	80134f8 <iprintf>
 8004a32:	e00c      	b.n	8004a4e <Adv_Request+0x112>
  }
  else
  {
    APP_DBG_MSG("==>> aci_gap_set_discoverable - Success\n");
 8004a34:	4833      	ldr	r0, [pc, #204]	@ (8004b04 <Adv_Request+0x1c8>)
 8004a36:	f00b ff11 	bl	801085c <DbgTraceGetFileName>
 8004a3a:	4601      	mov	r1, r0
 8004a3c:	f240 436d 	movw	r3, #1133	@ 0x46d
 8004a40:	4a31      	ldr	r2, [pc, #196]	@ (8004b08 <Adv_Request+0x1cc>)
 8004a42:	4832      	ldr	r0, [pc, #200]	@ (8004b0c <Adv_Request+0x1d0>)
 8004a44:	f00e fd58 	bl	80134f8 <iprintf>
 8004a48:	4836      	ldr	r0, [pc, #216]	@ (8004b24 <Adv_Request+0x1e8>)
 8004a4a:	f00e fdc5 	bl	80135d8 <puts>
  }

  /* Update Advertising data */
  ret = aci_gap_update_adv_data(sizeof(a_ManufData), (uint8_t*) a_ManufData);
 8004a4e:	4936      	ldr	r1, [pc, #216]	@ (8004b28 <Adv_Request+0x1ec>)
 8004a50:	200e      	movs	r0, #14
 8004a52:	f00a ff80 	bl	800f956 <aci_gap_update_adv_data>
 8004a56:	4603      	mov	r3, r0
 8004a58:	72fb      	strb	r3, [r7, #11]
  if (ret != BLE_STATUS_SUCCESS)
 8004a5a:	7afb      	ldrb	r3, [r7, #11]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d022      	beq.n	8004aa6 <Adv_Request+0x16a>
  {
    if (NewStatus == APP_BLE_FAST_ADV)
 8004a60:	79fb      	ldrb	r3, [r7, #7]
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d10f      	bne.n	8004a86 <Adv_Request+0x14a>
    {
      APP_DBG_MSG("==>> Start Fast Advertising Failed , result: %d \n\r", ret);
 8004a66:	4827      	ldr	r0, [pc, #156]	@ (8004b04 <Adv_Request+0x1c8>)
 8004a68:	f00b fef8 	bl	801085c <DbgTraceGetFileName>
 8004a6c:	4601      	mov	r1, r0
 8004a6e:	f240 4376 	movw	r3, #1142	@ 0x476
 8004a72:	4a25      	ldr	r2, [pc, #148]	@ (8004b08 <Adv_Request+0x1cc>)
 8004a74:	4825      	ldr	r0, [pc, #148]	@ (8004b0c <Adv_Request+0x1d0>)
 8004a76:	f00e fd3f 	bl	80134f8 <iprintf>
 8004a7a:	7afb      	ldrb	r3, [r7, #11]
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	482b      	ldr	r0, [pc, #172]	@ (8004b2c <Adv_Request+0x1f0>)
 8004a80:	f00e fd3a 	bl	80134f8 <iprintf>
    {
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
    }
  }

  return;
 8004a84:	e035      	b.n	8004af2 <Adv_Request+0x1b6>
      APP_DBG_MSG("==>> Start Low Power Advertising Failed , result: %d \n\r", ret);
 8004a86:	481f      	ldr	r0, [pc, #124]	@ (8004b04 <Adv_Request+0x1c8>)
 8004a88:	f00b fee8 	bl	801085c <DbgTraceGetFileName>
 8004a8c:	4601      	mov	r1, r0
 8004a8e:	f240 437a 	movw	r3, #1146	@ 0x47a
 8004a92:	4a1d      	ldr	r2, [pc, #116]	@ (8004b08 <Adv_Request+0x1cc>)
 8004a94:	481d      	ldr	r0, [pc, #116]	@ (8004b0c <Adv_Request+0x1d0>)
 8004a96:	f00e fd2f 	bl	80134f8 <iprintf>
 8004a9a:	7afb      	ldrb	r3, [r7, #11]
 8004a9c:	4619      	mov	r1, r3
 8004a9e:	4824      	ldr	r0, [pc, #144]	@ (8004b30 <Adv_Request+0x1f4>)
 8004aa0:	f00e fd2a 	bl	80134f8 <iprintf>
  return;
 8004aa4:	e025      	b.n	8004af2 <Adv_Request+0x1b6>
    if (NewStatus == APP_BLE_FAST_ADV)
 8004aa6:	79fb      	ldrb	r3, [r7, #7]
 8004aa8:	2b01      	cmp	r3, #1
 8004aaa:	d114      	bne.n	8004ad6 <Adv_Request+0x19a>
      APP_DBG_MSG("==>> Success: Start Fast Advertising \n\r");
 8004aac:	4815      	ldr	r0, [pc, #84]	@ (8004b04 <Adv_Request+0x1c8>)
 8004aae:	f00b fed5 	bl	801085c <DbgTraceGetFileName>
 8004ab2:	4601      	mov	r1, r0
 8004ab4:	f240 4381 	movw	r3, #1153	@ 0x481
 8004ab8:	4a13      	ldr	r2, [pc, #76]	@ (8004b08 <Adv_Request+0x1cc>)
 8004aba:	4814      	ldr	r0, [pc, #80]	@ (8004b0c <Adv_Request+0x1d0>)
 8004abc:	f00e fd1c 	bl	80134f8 <iprintf>
 8004ac0:	481c      	ldr	r0, [pc, #112]	@ (8004b34 <Adv_Request+0x1f8>)
 8004ac2:	f00e fd89 	bl	80135d8 <puts>
      HW_TS_Start(BleApplicationContext.Advertising_mgr_timer_Id, INITIAL_ADV_TIMEOUT);
 8004ac6:	4b0e      	ldr	r3, [pc, #56]	@ (8004b00 <Adv_Request+0x1c4>)
 8004ac8:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004acc:	491a      	ldr	r1, [pc, #104]	@ (8004b38 <Adv_Request+0x1fc>)
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f7fd fd16 	bl	8002500 <HW_TS_Start>
  return;
 8004ad4:	e00d      	b.n	8004af2 <Adv_Request+0x1b6>
      APP_DBG_MSG("==>> Success: Start Low Power Advertising \n\r");
 8004ad6:	480b      	ldr	r0, [pc, #44]	@ (8004b04 <Adv_Request+0x1c8>)
 8004ad8:	f00b fec0 	bl	801085c <DbgTraceGetFileName>
 8004adc:	4601      	mov	r1, r0
 8004ade:	f240 4387 	movw	r3, #1159	@ 0x487
 8004ae2:	4a09      	ldr	r2, [pc, #36]	@ (8004b08 <Adv_Request+0x1cc>)
 8004ae4:	4809      	ldr	r0, [pc, #36]	@ (8004b0c <Adv_Request+0x1d0>)
 8004ae6:	f00e fd07 	bl	80134f8 <iprintf>
 8004aea:	4814      	ldr	r0, [pc, #80]	@ (8004b3c <Adv_Request+0x200>)
 8004aec:	f00e fd74 	bl	80135d8 <puts>
  return;
 8004af0:	bf00      	nop
}
 8004af2:	3710      	adds	r7, #16
 8004af4:	46bd      	mov	sp, r7
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	20000e90 	.word	0x20000e90
 8004afc:	20000e92 	.word	0x20000e92
 8004b00:	20000e0c 	.word	0x20000e0c
 8004b04:	08015c70 	.word	0x08015c70
 8004b08:	080178fc 	.word	0x080178fc
 8004b0c:	08015cfc 	.word	0x08015cfc
 8004b10:	08016b20 	.word	0x08016b20
 8004b14:	08016b70 	.word	0x08016b70
 8004b18:	20000e25 	.word	0x20000e25
 8004b1c:	0801787c 	.word	0x0801787c
 8004b20:	08016bb8 	.word	0x08016bb8
 8004b24:	08016bf0 	.word	0x08016bf0
 8004b28:	20000208 	.word	0x20000208
 8004b2c:	08016c1c 	.word	0x08016c1c
 8004b30:	08016c54 	.word	0x08016c54
 8004b34:	08016c90 	.word	0x08016c90
 8004b38:	0001e046 	.word	0x0001e046
 8004b3c:	08016cbc 	.word	0x08016cbc

08004b40 <BleGetBdAddress>:

const uint8_t* BleGetBdAddress(void)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b086      	sub	sp, #24
 8004b44:	af00      	add	r7, sp, #0
  const uint8_t *p_bd_addr;
  uint32_t udn;
  uint32_t company_id;
  uint32_t device_id;

  udn = LL_FLASH_GetUDN();
 8004b46:	f7fe fdd1 	bl	80036ec <LL_FLASH_GetUDN>
 8004b4a:	6138      	str	r0, [r7, #16]

  if (udn != 0xFFFFFFFF)
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b52:	d023      	beq.n	8004b9c <BleGetBdAddress+0x5c>
  {
    company_id = LL_FLASH_GetSTCompanyID();
 8004b54:	f7fe fde2 	bl	800371c <LL_FLASH_GetSTCompanyID>
 8004b58:	60b8      	str	r0, [r7, #8]
    device_id = LL_FLASH_GetDeviceID();
 8004b5a:	f7fe fdd3 	bl	8003704 <LL_FLASH_GetDeviceID>
 8004b5e:	6078      	str	r0, [r7, #4]
     * bit[23:16] : Device ID.
     * bit[15:0] : The last 16bits from the UDN
     * Note: In order to use the Public Address in a final product, a dedicated
     * 24bits company ID (OUI) shall be bought.
     */
    a_BdAddrUdn[0] = (uint8_t)(udn & 0x000000FF);
 8004b60:	693b      	ldr	r3, [r7, #16]
 8004b62:	b2da      	uxtb	r2, r3
 8004b64:	4b16      	ldr	r3, [pc, #88]	@ (8004bc0 <BleGetBdAddress+0x80>)
 8004b66:	701a      	strb	r2, [r3, #0]
    a_BdAddrUdn[1] = (uint8_t)((udn & 0x0000FF00) >> 8);
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	0a1b      	lsrs	r3, r3, #8
 8004b6c:	b2da      	uxtb	r2, r3
 8004b6e:	4b14      	ldr	r3, [pc, #80]	@ (8004bc0 <BleGetBdAddress+0x80>)
 8004b70:	705a      	strb	r2, [r3, #1]
    a_BdAddrUdn[2] = (uint8_t)device_id;
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	b2da      	uxtb	r2, r3
 8004b76:	4b12      	ldr	r3, [pc, #72]	@ (8004bc0 <BleGetBdAddress+0x80>)
 8004b78:	709a      	strb	r2, [r3, #2]
    a_BdAddrUdn[3] = (uint8_t)(company_id & 0x000000FF);
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	b2da      	uxtb	r2, r3
 8004b7e:	4b10      	ldr	r3, [pc, #64]	@ (8004bc0 <BleGetBdAddress+0x80>)
 8004b80:	70da      	strb	r2, [r3, #3]
    a_BdAddrUdn[4] = (uint8_t)((company_id & 0x0000FF00) >> 8);
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	0a1b      	lsrs	r3, r3, #8
 8004b86:	b2da      	uxtb	r2, r3
 8004b88:	4b0d      	ldr	r3, [pc, #52]	@ (8004bc0 <BleGetBdAddress+0x80>)
 8004b8a:	711a      	strb	r2, [r3, #4]
    a_BdAddrUdn[5] = (uint8_t)((company_id & 0x00FF0000) >> 16);
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	0c1b      	lsrs	r3, r3, #16
 8004b90:	b2da      	uxtb	r2, r3
 8004b92:	4b0b      	ldr	r3, [pc, #44]	@ (8004bc0 <BleGetBdAddress+0x80>)
 8004b94:	715a      	strb	r2, [r3, #5]

    p_bd_addr = (const uint8_t *)a_BdAddrUdn;
 8004b96:	4b0a      	ldr	r3, [pc, #40]	@ (8004bc0 <BleGetBdAddress+0x80>)
 8004b98:	617b      	str	r3, [r7, #20]
 8004b9a:	e00b      	b.n	8004bb4 <BleGetBdAddress+0x74>
  }
  else
  {
    p_otp_addr = OTP_Read(0);
 8004b9c:	2000      	movs	r0, #0
 8004b9e:	f00c fabb 	bl	8011118 <OTP_Read>
 8004ba2:	60f8      	str	r0, [r7, #12]
    if (p_otp_addr)
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d002      	beq.n	8004bb0 <BleGetBdAddress+0x70>
    {
      p_bd_addr = ((OTP_ID0_t*)p_otp_addr)->bd_address;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	617b      	str	r3, [r7, #20]
 8004bae:	e001      	b.n	8004bb4 <BleGetBdAddress+0x74>
    }
    else
    {
      p_bd_addr = a_MBdAddr;
 8004bb0:	4b04      	ldr	r3, [pc, #16]	@ (8004bc4 <BleGetBdAddress+0x84>)
 8004bb2:	617b      	str	r3, [r7, #20]
    }
  }

  return p_bd_addr;
 8004bb4:	697b      	ldr	r3, [r7, #20]
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	3718      	adds	r7, #24
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	20000e04 	.word	0x20000e04
 8004bc4:	08017854 	.word	0x08017854

08004bc8 <Add_Advertisment_Service_UUID>:
 *
 *SPECIFIC FUNCTIONS
 *
 *************************************************************/
static void Add_Advertisment_Service_UUID(uint16_t servUUID)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b083      	sub	sp, #12
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	4603      	mov	r3, r0
 8004bd0:	80fb      	strh	r3, [r7, #6]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
 8004bd2:	4b12      	ldr	r3, [pc, #72]	@ (8004c1c <Add_Advertisment_Service_UUID+0x54>)
 8004bd4:	7e1b      	ldrb	r3, [r3, #24]
 8004bd6:	4619      	mov	r1, r3
      (uint8_t) (servUUID & 0xFF);
 8004bd8:	88fb      	ldrh	r3, [r7, #6]
 8004bda:	b2da      	uxtb	r2, r3
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
 8004bdc:	4b0f      	ldr	r3, [pc, #60]	@ (8004c1c <Add_Advertisment_Service_UUID+0x54>)
 8004bde:	440b      	add	r3, r1
 8004be0:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen++;
 8004be2:	4b0e      	ldr	r3, [pc, #56]	@ (8004c1c <Add_Advertisment_Service_UUID+0x54>)
 8004be4:	7e1b      	ldrb	r3, [r3, #24]
 8004be6:	3301      	adds	r3, #1
 8004be8:	b2da      	uxtb	r2, r3
 8004bea:	4b0c      	ldr	r3, [pc, #48]	@ (8004c1c <Add_Advertisment_Service_UUID+0x54>)
 8004bec:	761a      	strb	r2, [r3, #24]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
      (uint8_t) (servUUID >> 8) & 0xFF;
 8004bee:	88fb      	ldrh	r3, [r7, #6]
 8004bf0:	0a1b      	lsrs	r3, r3, #8
 8004bf2:	b29a      	uxth	r2, r3
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
 8004bf4:	4b09      	ldr	r3, [pc, #36]	@ (8004c1c <Add_Advertisment_Service_UUID+0x54>)
 8004bf6:	7e1b      	ldrb	r3, [r3, #24]
 8004bf8:	4619      	mov	r1, r3
      (uint8_t) (servUUID >> 8) & 0xFF;
 8004bfa:	b2d2      	uxtb	r2, r2
  BleApplicationContext.BleApplicationContext_legacy.advtServUUID[BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen] =
 8004bfc:	4b07      	ldr	r3, [pc, #28]	@ (8004c1c <Add_Advertisment_Service_UUID+0x54>)
 8004bfe:	440b      	add	r3, r1
 8004c00:	765a      	strb	r2, [r3, #25]
  BleApplicationContext.BleApplicationContext_legacy.advtServUUIDlen++;
 8004c02:	4b06      	ldr	r3, [pc, #24]	@ (8004c1c <Add_Advertisment_Service_UUID+0x54>)
 8004c04:	7e1b      	ldrb	r3, [r3, #24]
 8004c06:	3301      	adds	r3, #1
 8004c08:	b2da      	uxtb	r2, r3
 8004c0a:	4b04      	ldr	r3, [pc, #16]	@ (8004c1c <Add_Advertisment_Service_UUID+0x54>)
 8004c0c:	761a      	strb	r2, [r3, #24]

  return;
 8004c0e:	bf00      	nop
}
 8004c10:	370c      	adds	r7, #12
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop
 8004c1c:	20000e0c 	.word	0x20000e0c

08004c20 <Adv_Mgr>:

static void Adv_Mgr(void)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	af00      	add	r7, sp, #0
  /**
   * The code shall be executed in the background as an aci command may be sent
   * The background is the only place where the application can make sure a new aci command
   * is not sent if there is a pending one
   */
  UTIL_SEQ_SetTask(1 << CFG_TASK_ADV_UPDATE_ID, CFG_SCH_PRIO_0);
 8004c24:	2100      	movs	r1, #0
 8004c26:	2001      	movs	r0, #1
 8004c28:	f00d fd92 	bl	8012750 <UTIL_SEQ_SetTask>

  return;
 8004c2c:	bf00      	nop
}
 8004c2e:	bd80      	pop	{r7, pc}

08004c30 <Adv_Update>:

static void Adv_Update(void)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	af00      	add	r7, sp, #0
  Adv_Request(APP_BLE_LP_ADV);
 8004c34:	2002      	movs	r0, #2
 8004c36:	f7ff fe81 	bl	800493c <Adv_Request>

  return;
 8004c3a:	bf00      	nop
}
 8004c3c:	bd80      	pop	{r7, pc}

08004c3e <hci_notify_asynch_evt>:
 *
 * WRAP FUNCTIONS
 *
 *************************************************************/
void hci_notify_asynch_evt(void* p_Data)
{
 8004c3e:	b580      	push	{r7, lr}
 8004c40:	b082      	sub	sp, #8
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetTask(1 << CFG_TASK_HCI_ASYNCH_EVT_ID, CFG_SCH_PRIO_0);
 8004c46:	2100      	movs	r1, #0
 8004c48:	2004      	movs	r0, #4
 8004c4a:	f00d fd81 	bl	8012750 <UTIL_SEQ_SetTask>

  return;
 8004c4e:	bf00      	nop
}
 8004c50:	3708      	adds	r7, #8
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}

08004c56 <hci_cmd_resp_release>:

void hci_cmd_resp_release(uint32_t Flag)
{
 8004c56:	b580      	push	{r7, lr}
 8004c58:	b082      	sub	sp, #8
 8004c5a:	af00      	add	r7, sp, #0
 8004c5c:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_SetEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8004c5e:	2001      	movs	r0, #1
 8004c60:	f00d fde2 	bl	8012828 <UTIL_SEQ_SetEvt>

  return;
 8004c64:	bf00      	nop
}
 8004c66:	3708      	adds	r7, #8
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}

08004c6c <hci_cmd_resp_wait>:

void hci_cmd_resp_wait(uint32_t Timeout)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b082      	sub	sp, #8
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_WaitEvt(1 << CFG_IDLEEVT_HCI_CMD_EVT_RSP_ID);
 8004c74:	2001      	movs	r0, #1
 8004c76:	f00d fdf7 	bl	8012868 <UTIL_SEQ_WaitEvt>

  return;
 8004c7a:	bf00      	nop
}
 8004c7c:	3708      	adds	r7, #8
 8004c7e:	46bd      	mov	sp, r7
 8004c80:	bd80      	pop	{r7, pc}

08004c82 <BLE_UserEvtRx>:

static void BLE_UserEvtRx(void *p_Payload)
{
 8004c82:	b580      	push	{r7, lr}
 8004c84:	b084      	sub	sp, #16
 8004c86:	af00      	add	r7, sp, #0
 8004c88:	6078      	str	r0, [r7, #4]
  SVCCTL_UserEvtFlowStatus_t svctl_return_status;
  tHCI_UserEvtRxParam *p_param;

  p_param = (tHCI_UserEvtRxParam *)p_Payload;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	60fb      	str	r3, [r7, #12]

  svctl_return_status = SVCCTL_UserEvtRx((void *)&(p_param->pckt->evtserial));
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	685b      	ldr	r3, [r3, #4]
 8004c92:	3308      	adds	r3, #8
 8004c94:	4618      	mov	r0, r3
 8004c96:	f00c fe43 	bl	8011920 <SVCCTL_UserEvtRx>
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	72fb      	strb	r3, [r7, #11]
  if (svctl_return_status != SVCCTL_UserEvtFlowDisable)
 8004c9e:	7afb      	ldrb	r3, [r7, #11]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d003      	beq.n	8004cac <BLE_UserEvtRx+0x2a>
  {
    p_param->status = HCI_TL_UserEventFlow_Enable;
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2201      	movs	r2, #1
 8004ca8:	701a      	strb	r2, [r3, #0]
  else
  {
    p_param->status = HCI_TL_UserEventFlow_Disable;
  }

  return;
 8004caa:	e003      	b.n	8004cb4 <BLE_UserEvtRx+0x32>
    p_param->status = HCI_TL_UserEventFlow_Disable;
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	2200      	movs	r2, #0
 8004cb0:	701a      	strb	r2, [r3, #0]
  return;
 8004cb2:	bf00      	nop
}
 8004cb4:	3710      	adds	r7, #16
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}

08004cba <BLE_StatusNot>:

static void BLE_StatusNot(HCI_TL_CmdStatus_t Status)
{
 8004cba:	b580      	push	{r7, lr}
 8004cbc:	b084      	sub	sp, #16
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	4603      	mov	r3, r0
 8004cc2:	71fb      	strb	r3, [r7, #7]
  uint32_t task_id_list;
  switch (Status)
 8004cc4:	79fb      	ldrb	r3, [r7, #7]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d002      	beq.n	8004cd0 <BLE_StatusNot+0x16>
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d006      	beq.n	8004cdc <BLE_StatusNot+0x22>

    default:
      /* USER CODE BEGIN Status */

      /* USER CODE END Status */
      break;
 8004cce:	e00b      	b.n	8004ce8 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8004cd0:	230f      	movs	r3, #15
 8004cd2:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_PauseTask(task_id_list);
 8004cd4:	68f8      	ldr	r0, [r7, #12]
 8004cd6:	f00d fd67 	bl	80127a8 <UTIL_SEQ_PauseTask>
      break;
 8004cda:	e005      	b.n	8004ce8 <BLE_StatusNot+0x2e>
      task_id_list = (1 << CFG_LAST_TASK_ID_WITH_HCICMD) - 1;
 8004cdc:	230f      	movs	r3, #15
 8004cde:	60fb      	str	r3, [r7, #12]
      UTIL_SEQ_ResumeTask(task_id_list);
 8004ce0:	68f8      	ldr	r0, [r7, #12]
 8004ce2:	f00d fd81 	bl	80127e8 <UTIL_SEQ_ResumeTask>
      break;
 8004ce6:	bf00      	nop
  }

  return;
 8004ce8:	bf00      	nop
}
 8004cea:	3710      	adds	r7, #16
 8004cec:	46bd      	mov	sp, r7
 8004cee:	bd80      	pop	{r7, pc}

08004cf0 <DISAPP_Init>:

/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void DISAPP_Init(void)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b082      	sub	sp, #8
 8004cf4:	af00      	add	r7, sp, #0
   *
   * @param UUID
   * @param pPData
   * @return
   */
  dis_information_data.pPayload = (uint8_t*)DISAPP_MANUFACTURER_NAME;
 8004cf6:	4b07      	ldr	r3, [pc, #28]	@ (8004d14 <DISAPP_Init+0x24>)
 8004cf8:	603b      	str	r3, [r7, #0]
  dis_information_data.Length = sizeof(DISAPP_MANUFACTURER_NAME);
 8004cfa:	2304      	movs	r3, #4
 8004cfc:	713b      	strb	r3, [r7, #4]
  DIS_UpdateChar(MANUFACTURER_NAME_UUID, &dis_information_data);
 8004cfe:	463b      	mov	r3, r7
 8004d00:	4619      	mov	r1, r3
 8004d02:	f642 2029 	movw	r0, #10793	@ 0x2a29
 8004d06:	f00b fe33 	bl	8010970 <DIS_UpdateChar>
  dis_information_data.pPayload = (uint8_t *)pnp_id;
  dis_information_data.Length = BLE_CFG_DIS_PNP_ID_LEN_MAX;
  DIS_UpdateChar(PNP_ID_UUID, &dis_information_data);
#endif
/* USER CODE END DISAPP_Init */
}
 8004d0a:	bf00      	nop
 8004d0c:	3708      	adds	r7, #8
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
 8004d12:	bf00      	nop
 8004d14:	08016cec 	.word	0x08016cec

08004d18 <HRS_Notification>:
void LCD_DrawIcon(uint16_t Xpos, uint16_t Ypos, uint16_t width, uint16_t height, const uint8_t *pIcon);
/* USER CODE END PFP */

/* Functions Definition ------------------------------------------------------*/
void HRS_Notification(HRS_App_Notification_evt_t *pNotification)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b082      	sub	sp, #8
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HRS_Notification_1 */

/* USER CODE END HRS_Notification_1 */
  switch(pNotification->HRS_Evt_Opcode)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	781b      	ldrb	r3, [r3, #0]
 8004d24:	2b02      	cmp	r3, #2
 8004d26:	d01a      	beq.n	8004d5e <HRS_Notification+0x46>
 8004d28:	2b02      	cmp	r3, #2
 8004d2a:	dc1e      	bgt.n	8004d6a <HRS_Notification+0x52>
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d002      	beq.n	8004d36 <HRS_Notification+0x1e>
 8004d30:	2b01      	cmp	r3, #1
 8004d32:	d007      	beq.n	8004d44 <HRS_Notification+0x2c>

   default:
/* USER CODE BEGIN HRS_Notification_Default */

/* USER CODE END HRS_Notification_Default */
      break;
 8004d34:	e019      	b.n	8004d6a <HRS_Notification+0x52>
      HRSAPP_Context.MeasurementvalueChar.EnergyExpended = 0;
 8004d36:	4b0f      	ldr	r3, [pc, #60]	@ (8004d74 <HRS_Notification+0x5c>)
 8004d38:	2200      	movs	r2, #0
 8004d3a:	809a      	strh	r2, [r3, #4]
      HRSAPP_Context.ResetEnergyExpended = 1;
 8004d3c:	4b0d      	ldr	r3, [pc, #52]	@ (8004d74 <HRS_Notification+0x5c>)
 8004d3e:	2201      	movs	r2, #1
 8004d40:	731a      	strb	r2, [r3, #12]
      break;
 8004d42:	e013      	b.n	8004d6c <HRS_Notification+0x54>
      HW_TS_Stop(HRSAPP_Context.TimerMeasurement_Id);
 8004d44:	4b0b      	ldr	r3, [pc, #44]	@ (8004d74 <HRS_Notification+0x5c>)
 8004d46:	7b5b      	ldrb	r3, [r3, #13]
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f7fd fb55 	bl	80023f8 <HW_TS_Stop>
      HW_TS_Start(HRSAPP_Context.TimerMeasurement_Id, HRSAPP_MEASUREMENT_INTERVAL);
 8004d4e:	4b09      	ldr	r3, [pc, #36]	@ (8004d74 <HRS_Notification+0x5c>)
 8004d50:	7b5b      	ldrb	r3, [r3, #13]
 8004d52:	f640 0101 	movw	r1, #2049	@ 0x801
 8004d56:	4618      	mov	r0, r3
 8004d58:	f7fd fbd2 	bl	8002500 <HW_TS_Start>
      break;
 8004d5c:	e006      	b.n	8004d6c <HRS_Notification+0x54>
      HW_TS_Stop(HRSAPP_Context.TimerMeasurement_Id);
 8004d5e:	4b05      	ldr	r3, [pc, #20]	@ (8004d74 <HRS_Notification+0x5c>)
 8004d60:	7b5b      	ldrb	r3, [r3, #13]
 8004d62:	4618      	mov	r0, r3
 8004d64:	f7fd fb48 	bl	80023f8 <HW_TS_Stop>
      break;
 8004d68:	e000      	b.n	8004d6c <HRS_Notification+0x54>
      break;
 8004d6a:	bf00      	nop
  }
/* USER CODE BEGIN HRS_Notification_2 */

/* USER CODE END HRS_Notification_2 */
  return;
 8004d6c:	bf00      	nop
}
 8004d6e:	3708      	adds	r7, #8
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}
 8004d74:	20000e94 	.word	0x20000e94

08004d78 <LL_PWR_EnableBootC2>:
{
 8004d78:	b480      	push	{r7}
 8004d7a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR4, PWR_CR4_C2BOOT);
 8004d7c:	4b05      	ldr	r3, [pc, #20]	@ (8004d94 <LL_PWR_EnableBootC2+0x1c>)
 8004d7e:	68db      	ldr	r3, [r3, #12]
 8004d80:	4a04      	ldr	r2, [pc, #16]	@ (8004d94 <LL_PWR_EnableBootC2+0x1c>)
 8004d82:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004d86:	60d3      	str	r3, [r2, #12]
}
 8004d88:	bf00      	nop
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d90:	4770      	bx	lr
 8004d92:	bf00      	nop
 8004d94:	58000400 	.word	0x58000400

08004d98 <LL_C2_EXTI_EnableEvent_32_63>:
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b083      	sub	sp, #12
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->C2EMR2, ExtiLine);
 8004da0:	4b06      	ldr	r3, [pc, #24]	@ (8004dbc <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8004da2:	f8d3 20d4 	ldr.w	r2, [r3, #212]	@ 0xd4
 8004da6:	4905      	ldr	r1, [pc, #20]	@ (8004dbc <LL_C2_EXTI_EnableEvent_32_63+0x24>)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	4313      	orrs	r3, r2
 8004dac:	f8c1 30d4 	str.w	r3, [r1, #212]	@ 0xd4
}
 8004db0:	bf00      	nop
 8004db2:	370c      	adds	r7, #12
 8004db4:	46bd      	mov	sp, r7
 8004db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dba:	4770      	bx	lr
 8004dbc:	58000800 	.word	0x58000800

08004dc0 <LL_EXTI_EnableRisingTrig_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
 8004dc0:	b480      	push	{r7}
 8004dc2:	b083      	sub	sp, #12
 8004dc4:	af00      	add	r7, sp, #0
 8004dc6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8004dc8:	4b05      	ldr	r3, [pc, #20]	@ (8004de0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8004dca:	6a1a      	ldr	r2, [r3, #32]
 8004dcc:	4904      	ldr	r1, [pc, #16]	@ (8004de0 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	620b      	str	r3, [r1, #32]
}
 8004dd4:	bf00      	nop
 8004dd6:	370c      	adds	r7, #12
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dde:	4770      	bx	lr
 8004de0:	58000800 	.word	0x58000800

08004de4 <LL_AHB3_GRP1_EnableClock>:
{
 8004de4:	b480      	push	{r7}
 8004de6:	b085      	sub	sp, #20
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3ENR, Periphs);
 8004dec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004df0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004df2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	650b      	str	r3, [r1, #80]	@ 0x50
  tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 8004dfc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	4013      	ands	r3, r2
 8004e06:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004e08:	68fb      	ldr	r3, [r7, #12]
}
 8004e0a:	bf00      	nop
 8004e0c:	3714      	adds	r7, #20
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e14:	4770      	bx	lr

08004e16 <LL_C2_AHB3_GRP1_EnableClock>:
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_IPCC
  *         @arg @ref LL_C2_AHB3_GRP1_PERIPH_FLASH
  * @retval None
  */
__STATIC_INLINE void LL_C2_AHB3_GRP1_EnableClock(uint32_t Periphs)
{
 8004e16:	b480      	push	{r7}
 8004e18:	b085      	sub	sp, #20
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->C2AHB3ENR, Periphs);
 8004e1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e22:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8004e26:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	f8c1 3150 	str.w	r3, [r1, #336]	@ 0x150
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->C2AHB3ENR, Periphs);
 8004e32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e36:	f8d3 2150 	ldr.w	r2, [r3, #336]	@ 0x150
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4013      	ands	r3, r2
 8004e3e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004e40:	68fb      	ldr	r3, [r7, #12]
}
 8004e42:	bf00      	nop
 8004e44:	3714      	adds	r7, #20
 8004e46:	46bd      	mov	sp, r7
 8004e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4c:	4770      	bx	lr

08004e4e <LL_C1_IPCC_EnableIT_TXF>:
  * @rmtoll C1CR          TXFIE         LL_C1_IPCC_EnableIT_TXF
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_TXF(IPCC_TypeDef *IPCCx)
{
 8004e4e:	b480      	push	{r7}
 8004e50:	b083      	sub	sp, #12
 8004e52:	af00      	add	r7, sp, #0
 8004e54:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_TXFIE);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	601a      	str	r2, [r3, #0]
}
 8004e62:	bf00      	nop
 8004e64:	370c      	adds	r7, #12
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr

08004e6e <LL_C1_IPCC_EnableIT_RXO>:
  * @rmtoll C1CR          RXOIE         LL_C1_IPCC_EnableIT_RXO
  * @param  IPCCx IPCC Instance.
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableIT_RXO(IPCC_TypeDef *IPCCx)
{
 8004e6e:	b480      	push	{r7}
 8004e70:	b083      	sub	sp, #12
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	6078      	str	r0, [r7, #4]
  SET_BIT(IPCCx->C1CR, IPCC_C1CR_RXOIE);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f043 0201 	orr.w	r2, r3, #1
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	601a      	str	r2, [r3, #0]
}
 8004e82:	bf00      	nop
 8004e84:	370c      	adds	r7, #12
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr

08004e8e <LL_C1_IPCC_EnableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8004e8e:	b480      	push	{r7}
 8004e90:	b083      	sub	sp, #12
 8004e92:	af00      	add	r7, sp, #0
 8004e94:	6078      	str	r0, [r7, #4]
 8004e96:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	685a      	ldr	r2, [r3, #4]
 8004e9c:	683b      	ldr	r3, [r7, #0]
 8004e9e:	041b      	lsls	r3, r3, #16
 8004ea0:	43db      	mvns	r3, r3
 8004ea2:	401a      	ands	r2, r3
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	605a      	str	r2, [r3, #4]
}
 8004ea8:	bf00      	nop
 8004eaa:	370c      	adds	r7, #12
 8004eac:	46bd      	mov	sp, r7
 8004eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eb2:	4770      	bx	lr

08004eb4 <LL_C1_IPCC_DisableTransmitChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_DisableTransmitChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b083      	sub	sp, #12
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	6039      	str	r1, [r7, #0]
  SET_BIT(IPCCx->C1MR, Channel << IPCC_C1MR_CH1FM_Pos);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	685a      	ldr	r2, [r3, #4]
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	041b      	lsls	r3, r3, #16
 8004ec6:	431a      	orrs	r2, r3
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	605a      	str	r2, [r3, #4]
}
 8004ecc:	bf00      	nop
 8004ece:	370c      	adds	r7, #12
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed6:	4770      	bx	lr

08004ed8 <LL_C1_IPCC_EnableReceiveChannel>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_EnableReceiveChannel(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	b083      	sub	sp, #12
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(IPCCx->C1MR, Channel);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	685a      	ldr	r2, [r3, #4]
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	43db      	mvns	r3, r3
 8004eea:	401a      	ands	r2, r3
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	605a      	str	r2, [r3, #4]
}
 8004ef0:	bf00      	nop
 8004ef2:	370c      	adds	r7, #12
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efa:	4770      	bx	lr

08004efc <LL_C1_IPCC_ClearFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_ClearFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8004efc:	b480      	push	{r7}
 8004efe:	b083      	sub	sp, #12
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	683a      	ldr	r2, [r7, #0]
 8004f0a:	609a      	str	r2, [r3, #8]
}
 8004f0c:	bf00      	nop
 8004f0e:	370c      	adds	r7, #12
 8004f10:	46bd      	mov	sp, r7
 8004f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f16:	4770      	bx	lr

08004f18 <LL_C1_IPCC_SetFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval None
  */
__STATIC_INLINE void LL_C1_IPCC_SetFlag_CHx(IPCC_TypeDef *IPCCx, uint32_t Channel)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b083      	sub	sp, #12
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]
  WRITE_REG(IPCCx->C1SCR, Channel << IPCC_C1SCR_CH1S_Pos);
 8004f22:	683b      	ldr	r3, [r7, #0]
 8004f24:	041a      	lsls	r2, r3, #16
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	609a      	str	r2, [r3, #8]
}
 8004f2a:	bf00      	nop
 8004f2c:	370c      	adds	r7, #12
 8004f2e:	46bd      	mov	sp, r7
 8004f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f34:	4770      	bx	lr

08004f36 <LL_C1_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C1_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8004f36:	b480      	push	{r7}
 8004f38:	b083      	sub	sp, #12
 8004f3a:	af00      	add	r7, sp, #0
 8004f3c:	6078      	str	r0, [r7, #4]
 8004f3e:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C1TOC2SR, Channel) == (Channel)) ? 1UL : 0UL);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	68da      	ldr	r2, [r3, #12]
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	4013      	ands	r3, r2
 8004f48:	683a      	ldr	r2, [r7, #0]
 8004f4a:	429a      	cmp	r2, r3
 8004f4c:	d101      	bne.n	8004f52 <LL_C1_IPCC_IsActiveFlag_CHx+0x1c>
 8004f4e:	2301      	movs	r3, #1
 8004f50:	e000      	b.n	8004f54 <LL_C1_IPCC_IsActiveFlag_CHx+0x1e>
 8004f52:	2300      	movs	r3, #0
}
 8004f54:	4618      	mov	r0, r3
 8004f56:	370c      	adds	r7, #12
 8004f58:	46bd      	mov	sp, r7
 8004f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f5e:	4770      	bx	lr

08004f60 <LL_C2_IPCC_IsActiveFlag_CHx>:
  *         @arg @ref LL_IPCC_CHANNEL_5
  *         @arg @ref LL_IPCC_CHANNEL_6
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_C2_IPCC_IsActiveFlag_CHx(IPCC_TypeDef  const *const IPCCx, uint32_t Channel)
{
 8004f60:	b480      	push	{r7}
 8004f62:	b083      	sub	sp, #12
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
 8004f68:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(IPCCx->C2TOC1SR, Channel) == (Channel)) ? 1UL : 0UL);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	69da      	ldr	r2, [r3, #28]
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	4013      	ands	r3, r2
 8004f72:	683a      	ldr	r2, [r7, #0]
 8004f74:	429a      	cmp	r2, r3
 8004f76:	d101      	bne.n	8004f7c <LL_C2_IPCC_IsActiveFlag_CHx+0x1c>
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e000      	b.n	8004f7e <LL_C2_IPCC_IsActiveFlag_CHx+0x1e>
 8004f7c:	2300      	movs	r3, #0
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	370c      	adds	r7, #12
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr
	...

08004f8c <HW_IPCC_Rx_Handler>:

/******************************************************************************
 * INTERRUPT HANDLER
 ******************************************************************************/
void HW_IPCC_Rx_Handler( void )
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	af00      	add	r7, sp, #0
  if (HW_IPCC_RX_PENDING( HW_IPCC_SYSTEM_EVENT_CHANNEL ))
 8004f90:	2102      	movs	r1, #2
 8004f92:	4818      	ldr	r0, [pc, #96]	@ (8004ff4 <HW_IPCC_Rx_Handler+0x68>)
 8004f94:	f7ff ffe4 	bl	8004f60 <LL_C2_IPCC_IsActiveFlag_CHx>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d008      	beq.n	8004fb0 <HW_IPCC_Rx_Handler+0x24>
 8004f9e:	4b15      	ldr	r3, [pc, #84]	@ (8004ff4 <HW_IPCC_Rx_Handler+0x68>)
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	f003 0302 	and.w	r3, r3, #2
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d102      	bne.n	8004fb0 <HW_IPCC_Rx_Handler+0x24>
  {
      HW_IPCC_SYS_EvtHandler();
 8004faa:	f000 f8d5 	bl	8005158 <HW_IPCC_SYS_EvtHandler>
 8004fae:	e01e      	b.n	8004fee <HW_IPCC_Rx_Handler+0x62>
  else if (HW_IPCC_RX_PENDING( HW_IPCC_ZIGBEE_M0_REQUEST_CHANNEL ))
  {
    HW_IPCC_ZIGBEE_StackM0RequestHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_RX_PENDING( HW_IPCC_BLE_EVENT_CHANNEL ))
 8004fb0:	2101      	movs	r1, #1
 8004fb2:	4810      	ldr	r0, [pc, #64]	@ (8004ff4 <HW_IPCC_Rx_Handler+0x68>)
 8004fb4:	f7ff ffd4 	bl	8004f60 <LL_C2_IPCC_IsActiveFlag_CHx>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d008      	beq.n	8004fd0 <HW_IPCC_Rx_Handler+0x44>
 8004fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8004ff4 <HW_IPCC_Rx_Handler+0x68>)
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	f003 0301 	and.w	r3, r3, #1
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d102      	bne.n	8004fd0 <HW_IPCC_Rx_Handler+0x44>
  {
    HW_IPCC_BLE_EvtHandler();
 8004fca:	f000 f889 	bl	80050e0 <HW_IPCC_BLE_EvtHandler>
 8004fce:	e00e      	b.n	8004fee <HW_IPCC_Rx_Handler+0x62>
  }
  else if (HW_IPCC_RX_PENDING( HW_IPCC_TRACES_CHANNEL ))
 8004fd0:	2108      	movs	r1, #8
 8004fd2:	4808      	ldr	r0, [pc, #32]	@ (8004ff4 <HW_IPCC_Rx_Handler+0x68>)
 8004fd4:	f7ff ffc4 	bl	8004f60 <LL_C2_IPCC_IsActiveFlag_CHx>
 8004fd8:	4603      	mov	r3, r0
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d008      	beq.n	8004ff0 <HW_IPCC_Rx_Handler+0x64>
 8004fde:	4b05      	ldr	r3, [pc, #20]	@ (8004ff4 <HW_IPCC_Rx_Handler+0x68>)
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	f003 0308 	and.w	r3, r3, #8
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d102      	bne.n	8004ff0 <HW_IPCC_Rx_Handler+0x64>
  {
    HW_IPCC_TRACES_EvtHandler();
 8004fea:	f000 f901 	bl	80051f0 <HW_IPCC_TRACES_EvtHandler>
  }

  return;
 8004fee:	bf00      	nop
 8004ff0:	bf00      	nop
}
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	58000c00 	.word	0x58000c00

08004ff8 <HW_IPCC_Tx_Handler>:

void HW_IPCC_Tx_Handler( void )
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	af00      	add	r7, sp, #0
  if (HW_IPCC_TX_PENDING( HW_IPCC_SYSTEM_CMD_RSP_CHANNEL ))
 8004ffc:	2102      	movs	r1, #2
 8004ffe:	4818      	ldr	r0, [pc, #96]	@ (8005060 <HW_IPCC_Tx_Handler+0x68>)
 8005000:	f7ff ff99 	bl	8004f36 <LL_C1_IPCC_IsActiveFlag_CHx>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d108      	bne.n	800501c <HW_IPCC_Tx_Handler+0x24>
 800500a:	4b15      	ldr	r3, [pc, #84]	@ (8005060 <HW_IPCC_Tx_Handler+0x68>)
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005012:	2b00      	cmp	r3, #0
 8005014:	d102      	bne.n	800501c <HW_IPCC_Tx_Handler+0x24>
  {
    HW_IPCC_SYS_CmdEvtHandler();
 8005016:	f000 f893 	bl	8005140 <HW_IPCC_SYS_CmdEvtHandler>
 800501a:	e01e      	b.n	800505a <HW_IPCC_Tx_Handler+0x62>
  if (HW_IPCC_TX_PENDING( HW_IPCC_ZIGBEE_CMD_APPLI_CHANNEL ))
  {
      HW_IPCC_ZIGBEE_CmdEvtHandler();
  }
#endif /* ZIGBEE_WB */
  else if (HW_IPCC_TX_PENDING( HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ))
 800501c:	2108      	movs	r1, #8
 800501e:	4810      	ldr	r0, [pc, #64]	@ (8005060 <HW_IPCC_Tx_Handler+0x68>)
 8005020:	f7ff ff89 	bl	8004f36 <LL_C1_IPCC_IsActiveFlag_CHx>
 8005024:	4603      	mov	r3, r0
 8005026:	2b00      	cmp	r3, #0
 8005028:	d108      	bne.n	800503c <HW_IPCC_Tx_Handler+0x44>
 800502a:	4b0d      	ldr	r3, [pc, #52]	@ (8005060 <HW_IPCC_Tx_Handler+0x68>)
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005032:	2b00      	cmp	r3, #0
 8005034:	d102      	bne.n	800503c <HW_IPCC_Tx_Handler+0x44>
  {
    HW_IPCC_MM_FreeBufHandler();
 8005036:	f000 f8bd 	bl	80051b4 <HW_IPCC_MM_FreeBufHandler>
 800503a:	e00e      	b.n	800505a <HW_IPCC_Tx_Handler+0x62>
  }
  else if (HW_IPCC_TX_PENDING( HW_IPCC_HCI_ACL_DATA_CHANNEL ))
 800503c:	2120      	movs	r1, #32
 800503e:	4808      	ldr	r0, [pc, #32]	@ (8005060 <HW_IPCC_Tx_Handler+0x68>)
 8005040:	f7ff ff79 	bl	8004f36 <LL_C1_IPCC_IsActiveFlag_CHx>
 8005044:	4603      	mov	r3, r0
 8005046:	2b00      	cmp	r3, #0
 8005048:	d108      	bne.n	800505c <HW_IPCC_Tx_Handler+0x64>
 800504a:	4b05      	ldr	r3, [pc, #20]	@ (8005060 <HW_IPCC_Tx_Handler+0x68>)
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005052:	2b00      	cmp	r3, #0
 8005054:	d102      	bne.n	800505c <HW_IPCC_Tx_Handler+0x64>
  {
    HW_IPCC_BLE_AclDataEvtHandler();
 8005056:	f000 f84f 	bl	80050f8 <HW_IPCC_BLE_AclDataEvtHandler>
  }

  return;
 800505a:	bf00      	nop
 800505c:	bf00      	nop
}
 800505e:	bd80      	pop	{r7, pc}
 8005060:	58000c00 	.word	0x58000c00

08005064 <HW_IPCC_Enable>:
/******************************************************************************
 * GENERAL
 ******************************************************************************/
void HW_IPCC_Enable( void )
{
 8005064:	b580      	push	{r7, lr}
 8005066:	af00      	add	r7, sp, #0
  /**
  * Such as IPCC IP available to the CPU2, it is required to keep the IPCC clock running
  * when FUS is running on CPU2 and CPU1 enters deep sleep mode
  */
  LL_C2_AHB3_GRP1_EnableClock(LL_C2_AHB3_GRP1_PERIPH_IPCC);
 8005068:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800506c:	f7ff fed3 	bl	8004e16 <LL_C2_AHB3_GRP1_EnableClock>

  /**
  * When the device is out of standby, it is required to use the EXTI mechanism to wakeup CPU2
  */
  LL_EXTI_EnableRisingTrig_32_63( LL_EXTI_LINE_41 );
 8005070:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8005074:	f7ff fea4 	bl	8004dc0 <LL_EXTI_EnableRisingTrig_32_63>
  /* It is required to have at least a system clock cycle before a SEV after LL_EXTI_EnableRisingTrig_32_63() */
  LL_C2_EXTI_EnableEvent_32_63( LL_EXTI_LINE_41 );
 8005078:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800507c:	f7ff fe8c 	bl	8004d98 <LL_C2_EXTI_EnableEvent_32_63>
   * When the CPU2 receives that command, it waits for its event input to be set to restart the CPU2 firmware.
   * This is required because once C2BOOT has been set once, a clear/set on C2BOOT has no effect.
   * When SHCI_C2_Reinit( ) is not called, generating an event to the CPU2 does not have any effect
   * So, by default, the application shall both set the event flag and set the C2BOOT bit.
   */
  __SEV( );       /* Set the internal event flag and send an event to the CPU2 */
 8005080:	bf40      	sev
  __WFE( );       /* Clear the internal event flag */
 8005082:	bf20      	wfe
  LL_PWR_EnableBootC2( );
 8005084:	f7ff fe78 	bl	8004d78 <LL_PWR_EnableBootC2>

  return;
 8005088:	bf00      	nop
}
 800508a:	bd80      	pop	{r7, pc}

0800508c <HW_IPCC_Init>:

void HW_IPCC_Init( void )
{
 800508c:	b580      	push	{r7, lr}
 800508e:	af00      	add	r7, sp, #0
  LL_AHB3_GRP1_EnableClock( LL_AHB3_GRP1_PERIPH_IPCC );
 8005090:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8005094:	f7ff fea6 	bl	8004de4 <LL_AHB3_GRP1_EnableClock>

  LL_C1_IPCC_EnableIT_RXO( IPCC );
 8005098:	4806      	ldr	r0, [pc, #24]	@ (80050b4 <HW_IPCC_Init+0x28>)
 800509a:	f7ff fee8 	bl	8004e6e <LL_C1_IPCC_EnableIT_RXO>
  LL_C1_IPCC_EnableIT_TXF( IPCC );
 800509e:	4805      	ldr	r0, [pc, #20]	@ (80050b4 <HW_IPCC_Init+0x28>)
 80050a0:	f7ff fed5 	bl	8004e4e <LL_C1_IPCC_EnableIT_TXF>

  HAL_NVIC_EnableIRQ(IPCC_C1_RX_IRQn);
 80050a4:	202c      	movs	r0, #44	@ 0x2c
 80050a6:	f005 f81a 	bl	800a0de <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(IPCC_C1_TX_IRQn);
 80050aa:	202d      	movs	r0, #45	@ 0x2d
 80050ac:	f005 f817 	bl	800a0de <HAL_NVIC_EnableIRQ>

  return;
 80050b0:	bf00      	nop
}
 80050b2:	bd80      	pop	{r7, pc}
 80050b4:	58000c00 	.word	0x58000c00

080050b8 <HW_IPCC_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
void HW_IPCC_BLE_Init( void )
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80050bc:	2101      	movs	r1, #1
 80050be:	4802      	ldr	r0, [pc, #8]	@ (80050c8 <HW_IPCC_BLE_Init+0x10>)
 80050c0:	f7ff ff0a 	bl	8004ed8 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80050c4:	bf00      	nop
}
 80050c6:	bd80      	pop	{r7, pc}
 80050c8:	58000c00 	.word	0x58000c00

080050cc <HW_IPCC_BLE_SendCmd>:

void HW_IPCC_BLE_SendCmd( void )
{
 80050cc:	b580      	push	{r7, lr}
 80050ce:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_BLE_CMD_CHANNEL );
 80050d0:	2101      	movs	r1, #1
 80050d2:	4802      	ldr	r0, [pc, #8]	@ (80050dc <HW_IPCC_BLE_SendCmd+0x10>)
 80050d4:	f7ff ff20 	bl	8004f18 <LL_C1_IPCC_SetFlag_CHx>

  return;
 80050d8:	bf00      	nop
}
 80050da:	bd80      	pop	{r7, pc}
 80050dc:	58000c00 	.word	0x58000c00

080050e0 <HW_IPCC_BLE_EvtHandler>:

static void HW_IPCC_BLE_EvtHandler( void )
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	af00      	add	r7, sp, #0
  HW_IPCC_BLE_RxEvtNot();
 80050e4:	f00c fd00 	bl	8011ae8 <HW_IPCC_BLE_RxEvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_BLE_EVENT_CHANNEL );
 80050e8:	2101      	movs	r1, #1
 80050ea:	4802      	ldr	r0, [pc, #8]	@ (80050f4 <HW_IPCC_BLE_EvtHandler+0x14>)
 80050ec:	f7ff ff06 	bl	8004efc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 80050f0:	bf00      	nop
}
 80050f2:	bd80      	pop	{r7, pc}
 80050f4:	58000c00 	.word	0x58000c00

080050f8 <HW_IPCC_BLE_AclDataEvtHandler>:

  return;
}

static void HW_IPCC_BLE_AclDataEvtHandler( void )
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_HCI_ACL_DATA_CHANNEL );
 80050fc:	2120      	movs	r1, #32
 80050fe:	4803      	ldr	r0, [pc, #12]	@ (800510c <HW_IPCC_BLE_AclDataEvtHandler+0x14>)
 8005100:	f7ff fed8 	bl	8004eb4 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_BLE_AclDataAckNot();
 8005104:	f00c fd20 	bl	8011b48 <HW_IPCC_BLE_AclDataAckNot>

  return;
 8005108:	bf00      	nop
}
 800510a:	bd80      	pop	{r7, pc}
 800510c:	58000c00 	.word	0x58000c00

08005110 <HW_IPCC_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
void HW_IPCC_SYS_Init( void )
{
 8005110:	b580      	push	{r7, lr}
 8005112:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8005114:	2102      	movs	r1, #2
 8005116:	4802      	ldr	r0, [pc, #8]	@ (8005120 <HW_IPCC_SYS_Init+0x10>)
 8005118:	f7ff fede 	bl	8004ed8 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 800511c:	bf00      	nop
}
 800511e:	bd80      	pop	{r7, pc}
 8005120:	58000c00 	.word	0x58000c00

08005124 <HW_IPCC_SYS_SendCmd>:

void HW_IPCC_SYS_SendCmd( void )
{
 8005124:	b580      	push	{r7, lr}
 8005126:	af00      	add	r7, sp, #0
  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8005128:	2102      	movs	r1, #2
 800512a:	4804      	ldr	r0, [pc, #16]	@ (800513c <HW_IPCC_SYS_SendCmd+0x18>)
 800512c:	f7ff fef4 	bl	8004f18 <LL_C1_IPCC_SetFlag_CHx>
  LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8005130:	2102      	movs	r1, #2
 8005132:	4802      	ldr	r0, [pc, #8]	@ (800513c <HW_IPCC_SYS_SendCmd+0x18>)
 8005134:	f7ff feab 	bl	8004e8e <LL_C1_IPCC_EnableTransmitChannel>

  return;
 8005138:	bf00      	nop
}
 800513a:	bd80      	pop	{r7, pc}
 800513c:	58000c00 	.word	0x58000c00

08005140 <HW_IPCC_SYS_CmdEvtHandler>:

static void HW_IPCC_SYS_CmdEvtHandler( void )
{
 8005140:	b580      	push	{r7, lr}
 8005142:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_SYSTEM_CMD_RSP_CHANNEL );
 8005144:	2102      	movs	r1, #2
 8005146:	4803      	ldr	r0, [pc, #12]	@ (8005154 <HW_IPCC_SYS_CmdEvtHandler+0x14>)
 8005148:	f7ff feb4 	bl	8004eb4 <LL_C1_IPCC_DisableTransmitChannel>

  HW_IPCC_SYS_CmdEvtNot();
 800514c:	f00c fd4c 	bl	8011be8 <HW_IPCC_SYS_CmdEvtNot>

  return;
 8005150:	bf00      	nop
}
 8005152:	bd80      	pop	{r7, pc}
 8005154:	58000c00 	.word	0x58000c00

08005158 <HW_IPCC_SYS_EvtHandler>:

static void HW_IPCC_SYS_EvtHandler( void )
{
 8005158:	b580      	push	{r7, lr}
 800515a:	af00      	add	r7, sp, #0
  HW_IPCC_SYS_EvtNot();
 800515c:	f00c fd5a 	bl	8011c14 <HW_IPCC_SYS_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_SYSTEM_EVENT_CHANNEL );
 8005160:	2102      	movs	r1, #2
 8005162:	4802      	ldr	r0, [pc, #8]	@ (800516c <HW_IPCC_SYS_EvtHandler+0x14>)
 8005164:	f7ff feca 	bl	8004efc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8005168:	bf00      	nop
}
 800516a:	bd80      	pop	{r7, pc}
 800516c:	58000c00 	.word	0x58000c00

08005170 <HW_IPCC_MM_SendFreeBuf>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void HW_IPCC_MM_SendFreeBuf( void (*cb)( void ) )
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b082      	sub	sp, #8
 8005174:	af00      	add	r7, sp, #0
 8005176:	6078      	str	r0, [r7, #4]
  if ( LL_C1_IPCC_IsActiveFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL ) )
 8005178:	2108      	movs	r1, #8
 800517a:	480c      	ldr	r0, [pc, #48]	@ (80051ac <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800517c:	f7ff fedb 	bl	8004f36 <LL_C1_IPCC_IsActiveFlag_CHx>
 8005180:	4603      	mov	r3, r0
 8005182:	2b00      	cmp	r3, #0
 8005184:	d007      	beq.n	8005196 <HW_IPCC_MM_SendFreeBuf+0x26>
  {
    FreeBufCb = cb;
 8005186:	4a0a      	ldr	r2, [pc, #40]	@ (80051b0 <HW_IPCC_MM_SendFreeBuf+0x40>)
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6013      	str	r3, [r2, #0]
    LL_C1_IPCC_EnableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800518c:	2108      	movs	r1, #8
 800518e:	4807      	ldr	r0, [pc, #28]	@ (80051ac <HW_IPCC_MM_SendFreeBuf+0x3c>)
 8005190:	f7ff fe7d 	bl	8004e8e <LL_C1_IPCC_EnableTransmitChannel>
    cb();

    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
  }

  return;
 8005194:	e006      	b.n	80051a4 <HW_IPCC_MM_SendFreeBuf+0x34>
    cb();
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4798      	blx	r3
    LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 800519a:	2108      	movs	r1, #8
 800519c:	4803      	ldr	r0, [pc, #12]	@ (80051ac <HW_IPCC_MM_SendFreeBuf+0x3c>)
 800519e:	f7ff febb 	bl	8004f18 <LL_C1_IPCC_SetFlag_CHx>
  return;
 80051a2:	bf00      	nop
}
 80051a4:	3708      	adds	r7, #8
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bd80      	pop	{r7, pc}
 80051aa:	bf00      	nop
 80051ac:	58000c00 	.word	0x58000c00
 80051b0:	20000ea4 	.word	0x20000ea4

080051b4 <HW_IPCC_MM_FreeBufHandler>:

static void HW_IPCC_MM_FreeBufHandler( void )
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	af00      	add	r7, sp, #0
  LL_C1_IPCC_DisableTransmitChannel( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80051b8:	2108      	movs	r1, #8
 80051ba:	4806      	ldr	r0, [pc, #24]	@ (80051d4 <HW_IPCC_MM_FreeBufHandler+0x20>)
 80051bc:	f7ff fe7a 	bl	8004eb4 <LL_C1_IPCC_DisableTransmitChannel>

  FreeBufCb();
 80051c0:	4b05      	ldr	r3, [pc, #20]	@ (80051d8 <HW_IPCC_MM_FreeBufHandler+0x24>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4798      	blx	r3

  LL_C1_IPCC_SetFlag_CHx( IPCC, HW_IPCC_MM_RELEASE_BUFFER_CHANNEL );
 80051c6:	2108      	movs	r1, #8
 80051c8:	4802      	ldr	r0, [pc, #8]	@ (80051d4 <HW_IPCC_MM_FreeBufHandler+0x20>)
 80051ca:	f7ff fea5 	bl	8004f18 <LL_C1_IPCC_SetFlag_CHx>

  return;
 80051ce:	bf00      	nop
}
 80051d0:	bd80      	pop	{r7, pc}
 80051d2:	bf00      	nop
 80051d4:	58000c00 	.word	0x58000c00
 80051d8:	20000ea4 	.word	0x20000ea4

080051dc <HW_IPCC_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void HW_IPCC_TRACES_Init( void )
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	af00      	add	r7, sp, #0
  LL_C1_IPCC_EnableReceiveChannel( IPCC, HW_IPCC_TRACES_CHANNEL );
 80051e0:	2108      	movs	r1, #8
 80051e2:	4802      	ldr	r0, [pc, #8]	@ (80051ec <HW_IPCC_TRACES_Init+0x10>)
 80051e4:	f7ff fe78 	bl	8004ed8 <LL_C1_IPCC_EnableReceiveChannel>

  return;
 80051e8:	bf00      	nop
}
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	58000c00 	.word	0x58000c00

080051f0 <HW_IPCC_TRACES_EvtHandler>:

static void HW_IPCC_TRACES_EvtHandler( void )
{
 80051f0:	b580      	push	{r7, lr}
 80051f2:	af00      	add	r7, sp, #0
  HW_IPCC_TRACES_EvtNot();
 80051f4:	f00c fdb6 	bl	8011d64 <HW_IPCC_TRACES_EvtNot>

  LL_C1_IPCC_ClearFlag_CHx( IPCC, HW_IPCC_TRACES_CHANNEL );
 80051f8:	2108      	movs	r1, #8
 80051fa:	4802      	ldr	r0, [pc, #8]	@ (8005204 <HW_IPCC_TRACES_EvtHandler+0x14>)
 80051fc:	f7ff fe7e 	bl	8004efc <LL_C1_IPCC_ClearFlag_CHx>

  return;
 8005200:	bf00      	nop
}
 8005202:	bd80      	pop	{r7, pc}
 8005204:	58000c00 	.word	0x58000c00

08005208 <DEV_SPI_WriteByte>:
#include "DEV_Config.h"
//#include "stm32f1xx_hal_spi.h"

extern SPI_HandleTypeDef hspi1;
void DEV_SPI_WriteByte(UBYTE value)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b082      	sub	sp, #8
 800520c:	af00      	add	r7, sp, #0
 800520e:	4603      	mov	r3, r0
 8005210:	71fb      	strb	r3, [r7, #7]
    HAL_SPI_Transmit(&hspi2, &value, 1, 1000);
 8005212:	1df9      	adds	r1, r7, #7
 8005214:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005218:	2201      	movs	r2, #1
 800521a:	4803      	ldr	r0, [pc, #12]	@ (8005228 <DEV_SPI_WriteByte+0x20>)
 800521c:	f008 f8f7 	bl	800d40e <HAL_SPI_Transmit>
}
 8005220:	bf00      	nop
 8005222:	3708      	adds	r7, #8
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}
 8005228:	20000958 	.word	0x20000958

0800522c <DEV_Module_Init>:

int DEV_Module_Init(void)
{
 800522c:	b580      	push	{r7, lr}
 800522e:	af00      	add	r7, sp, #0
    DEV_Digital_Write(EPD_DC_PIN, 0);
 8005230:	2200      	movs	r2, #0
 8005232:	2140      	movs	r1, #64	@ 0x40
 8005234:	4807      	ldr	r0, [pc, #28]	@ (8005254 <DEV_Module_Init+0x28>)
 8005236:	f005 fca5 	bl	800ab84 <HAL_GPIO_WritePin>
    DEV_Digital_Write(EPD_CS_PIN, 0);
 800523a:	2200      	movs	r2, #0
 800523c:	2101      	movs	r1, #1
 800523e:	4806      	ldr	r0, [pc, #24]	@ (8005258 <DEV_Module_Init+0x2c>)
 8005240:	f005 fca0 	bl	800ab84 <HAL_GPIO_WritePin>
//		DEV_Digital_Write(EPD_PWR_PIN, 1);
    DEV_Digital_Write(EPD_RST_PIN, 1);
 8005244:	2201      	movs	r2, #1
 8005246:	2140      	movs	r1, #64	@ 0x40
 8005248:	4804      	ldr	r0, [pc, #16]	@ (800525c <DEV_Module_Init+0x30>)
 800524a:	f005 fc9b 	bl	800ab84 <HAL_GPIO_WritePin>
		return 0;
 800524e:	2300      	movs	r3, #0
}
 8005250:	4618      	mov	r0, r3
 8005252:	bd80      	pop	{r7, pc}
 8005254:	48000800 	.word	0x48000800
 8005258:	48000c00 	.word	0x48000c00
 800525c:	48000400 	.word	0x48000400

08005260 <DEV_Module_Exit>:

void DEV_Module_Exit(void)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	af00      	add	r7, sp, #0
    DEV_Digital_Write(EPD_DC_PIN, 0);
 8005264:	2200      	movs	r2, #0
 8005266:	2140      	movs	r1, #64	@ 0x40
 8005268:	4807      	ldr	r0, [pc, #28]	@ (8005288 <DEV_Module_Exit+0x28>)
 800526a:	f005 fc8b 	bl	800ab84 <HAL_GPIO_WritePin>
    DEV_Digital_Write(EPD_CS_PIN, 0);
 800526e:	2200      	movs	r2, #0
 8005270:	2101      	movs	r1, #1
 8005272:	4806      	ldr	r0, [pc, #24]	@ (800528c <DEV_Module_Exit+0x2c>)
 8005274:	f005 fc86 	bl	800ab84 <HAL_GPIO_WritePin>

    //close 5V
//		DEV_Digital_Write(EPD_PWR_PIN, 0);
    DEV_Digital_Write(EPD_RST_PIN, 0);
 8005278:	2200      	movs	r2, #0
 800527a:	2140      	movs	r1, #64	@ 0x40
 800527c:	4804      	ldr	r0, [pc, #16]	@ (8005290 <DEV_Module_Exit+0x30>)
 800527e:	f005 fc81 	bl	800ab84 <HAL_GPIO_WritePin>
}
 8005282:	bf00      	nop
 8005284:	bd80      	pop	{r7, pc}
 8005286:	bf00      	nop
 8005288:	48000800 	.word	0x48000800
 800528c:	48000c00 	.word	0x48000c00
 8005290:	48000400 	.word	0x48000400

08005294 <EPD_2IN9_V2_Reset>:
/******************************************************************************
function :	Software reset
parameter:
******************************************************************************/
static void EPD_2IN9_V2_Reset(void)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	af00      	add	r7, sp, #0
    DEV_Digital_Write(EPD_RST_PIN, 1);
 8005298:	2201      	movs	r2, #1
 800529a:	2140      	movs	r1, #64	@ 0x40
 800529c:	480b      	ldr	r0, [pc, #44]	@ (80052cc <EPD_2IN9_V2_Reset+0x38>)
 800529e:	f005 fc71 	bl	800ab84 <HAL_GPIO_WritePin>
    DEV_Delay_ms(100);
 80052a2:	2064      	movs	r0, #100	@ 0x64
 80052a4:	f7fc fac6 	bl	8001834 <HAL_Delay>
    DEV_Digital_Write(EPD_RST_PIN, 0);
 80052a8:	2200      	movs	r2, #0
 80052aa:	2140      	movs	r1, #64	@ 0x40
 80052ac:	4807      	ldr	r0, [pc, #28]	@ (80052cc <EPD_2IN9_V2_Reset+0x38>)
 80052ae:	f005 fc69 	bl	800ab84 <HAL_GPIO_WritePin>
    DEV_Delay_ms(2);
 80052b2:	2002      	movs	r0, #2
 80052b4:	f7fc fabe 	bl	8001834 <HAL_Delay>
    DEV_Digital_Write(EPD_RST_PIN, 1);
 80052b8:	2201      	movs	r2, #1
 80052ba:	2140      	movs	r1, #64	@ 0x40
 80052bc:	4803      	ldr	r0, [pc, #12]	@ (80052cc <EPD_2IN9_V2_Reset+0x38>)
 80052be:	f005 fc61 	bl	800ab84 <HAL_GPIO_WritePin>
    DEV_Delay_ms(100);
 80052c2:	2064      	movs	r0, #100	@ 0x64
 80052c4:	f7fc fab6 	bl	8001834 <HAL_Delay>
}
 80052c8:	bf00      	nop
 80052ca:	bd80      	pop	{r7, pc}
 80052cc:	48000400 	.word	0x48000400

080052d0 <EPD_2IN9_V2_SendCommand>:
function :	send command
parameter:
     Reg : Command register
******************************************************************************/
static void EPD_2IN9_V2_SendCommand(UBYTE Reg)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b082      	sub	sp, #8
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	4603      	mov	r3, r0
 80052d8:	71fb      	strb	r3, [r7, #7]
    DEV_Digital_Write(EPD_DC_PIN, 0);
 80052da:	2200      	movs	r2, #0
 80052dc:	2140      	movs	r1, #64	@ 0x40
 80052de:	480a      	ldr	r0, [pc, #40]	@ (8005308 <EPD_2IN9_V2_SendCommand+0x38>)
 80052e0:	f005 fc50 	bl	800ab84 <HAL_GPIO_WritePin>
    DEV_Digital_Write(EPD_CS_PIN, 0);
 80052e4:	2200      	movs	r2, #0
 80052e6:	2101      	movs	r1, #1
 80052e8:	4808      	ldr	r0, [pc, #32]	@ (800530c <EPD_2IN9_V2_SendCommand+0x3c>)
 80052ea:	f005 fc4b 	bl	800ab84 <HAL_GPIO_WritePin>
    DEV_SPI_WriteByte(Reg);
 80052ee:	79fb      	ldrb	r3, [r7, #7]
 80052f0:	4618      	mov	r0, r3
 80052f2:	f7ff ff89 	bl	8005208 <DEV_SPI_WriteByte>
    DEV_Digital_Write(EPD_CS_PIN, 1);
 80052f6:	2201      	movs	r2, #1
 80052f8:	2101      	movs	r1, #1
 80052fa:	4804      	ldr	r0, [pc, #16]	@ (800530c <EPD_2IN9_V2_SendCommand+0x3c>)
 80052fc:	f005 fc42 	bl	800ab84 <HAL_GPIO_WritePin>
}
 8005300:	bf00      	nop
 8005302:	3708      	adds	r7, #8
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}
 8005308:	48000800 	.word	0x48000800
 800530c:	48000c00 	.word	0x48000c00

08005310 <EPD_2IN9_V2_SendData>:
function :	send data
parameter:
    Data : Write data
******************************************************************************/
static void EPD_2IN9_V2_SendData(UBYTE Data)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b082      	sub	sp, #8
 8005314:	af00      	add	r7, sp, #0
 8005316:	4603      	mov	r3, r0
 8005318:	71fb      	strb	r3, [r7, #7]
    DEV_Digital_Write(EPD_DC_PIN, 1);
 800531a:	2201      	movs	r2, #1
 800531c:	2140      	movs	r1, #64	@ 0x40
 800531e:	480a      	ldr	r0, [pc, #40]	@ (8005348 <EPD_2IN9_V2_SendData+0x38>)
 8005320:	f005 fc30 	bl	800ab84 <HAL_GPIO_WritePin>
    DEV_Digital_Write(EPD_CS_PIN, 0);
 8005324:	2200      	movs	r2, #0
 8005326:	2101      	movs	r1, #1
 8005328:	4808      	ldr	r0, [pc, #32]	@ (800534c <EPD_2IN9_V2_SendData+0x3c>)
 800532a:	f005 fc2b 	bl	800ab84 <HAL_GPIO_WritePin>
    DEV_SPI_WriteByte(Data);
 800532e:	79fb      	ldrb	r3, [r7, #7]
 8005330:	4618      	mov	r0, r3
 8005332:	f7ff ff69 	bl	8005208 <DEV_SPI_WriteByte>
    DEV_Digital_Write(EPD_CS_PIN, 1);
 8005336:	2201      	movs	r2, #1
 8005338:	2101      	movs	r1, #1
 800533a:	4804      	ldr	r0, [pc, #16]	@ (800534c <EPD_2IN9_V2_SendData+0x3c>)
 800533c:	f005 fc22 	bl	800ab84 <HAL_GPIO_WritePin>
}
 8005340:	bf00      	nop
 8005342:	3708      	adds	r7, #8
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}
 8005348:	48000800 	.word	0x48000800
 800534c:	48000c00 	.word	0x48000c00

08005350 <EPD_2IN9_V2_ReadBusy>:
/******************************************************************************
function :	Wait until the busy_pin goes LOW
parameter:
******************************************************************************/
void EPD_2IN9_V2_ReadBusy(void)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	af00      	add	r7, sp, #0
    Debug("e-Paper busy\r\n");
 8005354:	480b      	ldr	r0, [pc, #44]	@ (8005384 <EPD_2IN9_V2_ReadBusy+0x34>)
 8005356:	f00e f93f 	bl	80135d8 <puts>
	while(1)
	{	 //=1 BUSY
		if(DEV_Digital_Read(EPD_BUSY_PIN)==0) 
 800535a:	2102      	movs	r1, #2
 800535c:	480a      	ldr	r0, [pc, #40]	@ (8005388 <EPD_2IN9_V2_ReadBusy+0x38>)
 800535e:	f005 fbf9 	bl	800ab54 <HAL_GPIO_ReadPin>
 8005362:	4603      	mov	r3, r0
 8005364:	2b00      	cmp	r3, #0
 8005366:	d003      	beq.n	8005370 <EPD_2IN9_V2_ReadBusy+0x20>
			break;
		DEV_Delay_ms(50);
 8005368:	2032      	movs	r0, #50	@ 0x32
 800536a:	f7fc fa63 	bl	8001834 <HAL_Delay>
		if(DEV_Digital_Read(EPD_BUSY_PIN)==0) 
 800536e:	e7f4      	b.n	800535a <EPD_2IN9_V2_ReadBusy+0xa>
			break;
 8005370:	bf00      	nop
	}
	DEV_Delay_ms(50);
 8005372:	2032      	movs	r0, #50	@ 0x32
 8005374:	f7fc fa5e 	bl	8001834 <HAL_Delay>
    Debug("e-Paper busy release\r\n");
 8005378:	4804      	ldr	r0, [pc, #16]	@ (800538c <EPD_2IN9_V2_ReadBusy+0x3c>)
 800537a:	f00e f92d 	bl	80135d8 <puts>
}
 800537e:	bf00      	nop
 8005380:	bd80      	pop	{r7, pc}
 8005382:	bf00      	nop
 8005384:	08016cf0 	.word	0x08016cf0
 8005388:	48000c00 	.word	0x48000c00
 800538c:	08016d08 	.word	0x08016d08

08005390 <EPD_2IN9_V2_LUT>:

static void EPD_2IN9_V2_LUT(UBYTE *lut)
{       
 8005390:	b580      	push	{r7, lr}
 8005392:	b084      	sub	sp, #16
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
	UBYTE count;
	EPD_2IN9_V2_SendCommand(0x32);
 8005398:	2032      	movs	r0, #50	@ 0x32
 800539a:	f7ff ff99 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	for(count=0; count<153; count++) 
 800539e:	2300      	movs	r3, #0
 80053a0:	73fb      	strb	r3, [r7, #15]
 80053a2:	e009      	b.n	80053b8 <EPD_2IN9_V2_LUT+0x28>
		EPD_2IN9_V2_SendData(lut[count]); 
 80053a4:	7bfb      	ldrb	r3, [r7, #15]
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	4413      	add	r3, r2
 80053aa:	781b      	ldrb	r3, [r3, #0]
 80053ac:	4618      	mov	r0, r3
 80053ae:	f7ff ffaf 	bl	8005310 <EPD_2IN9_V2_SendData>
	for(count=0; count<153; count++) 
 80053b2:	7bfb      	ldrb	r3, [r7, #15]
 80053b4:	3301      	adds	r3, #1
 80053b6:	73fb      	strb	r3, [r7, #15]
 80053b8:	7bfb      	ldrb	r3, [r7, #15]
 80053ba:	2b98      	cmp	r3, #152	@ 0x98
 80053bc:	d9f2      	bls.n	80053a4 <EPD_2IN9_V2_LUT+0x14>
	EPD_2IN9_V2_ReadBusy();
 80053be:	f7ff ffc7 	bl	8005350 <EPD_2IN9_V2_ReadBusy>
}
 80053c2:	bf00      	nop
 80053c4:	3710      	adds	r7, #16
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bd80      	pop	{r7, pc}

080053ca <EPD_2IN9_V2_LUT_by_host>:

static void EPD_2IN9_V2_LUT_by_host(UBYTE *lut)
{
 80053ca:	b580      	push	{r7, lr}
 80053cc:	b082      	sub	sp, #8
 80053ce:	af00      	add	r7, sp, #0
 80053d0:	6078      	str	r0, [r7, #4]
	EPD_2IN9_V2_LUT((UBYTE *)lut);			//lut
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f7ff ffdc 	bl	8005390 <EPD_2IN9_V2_LUT>
	EPD_2IN9_V2_SendCommand(0x3f);
 80053d8:	203f      	movs	r0, #63	@ 0x3f
 80053da:	f7ff ff79 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(*(lut+153));
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	3399      	adds	r3, #153	@ 0x99
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	4618      	mov	r0, r3
 80053e6:	f7ff ff93 	bl	8005310 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x03);	// gate voltage
 80053ea:	2003      	movs	r0, #3
 80053ec:	f7ff ff70 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(*(lut+154));
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	339a      	adds	r3, #154	@ 0x9a
 80053f4:	781b      	ldrb	r3, [r3, #0]
 80053f6:	4618      	mov	r0, r3
 80053f8:	f7ff ff8a 	bl	8005310 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x04);	// source voltage
 80053fc:	2004      	movs	r0, #4
 80053fe:	f7ff ff67 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(*(lut+155));	// VSH
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	339b      	adds	r3, #155	@ 0x9b
 8005406:	781b      	ldrb	r3, [r3, #0]
 8005408:	4618      	mov	r0, r3
 800540a:	f7ff ff81 	bl	8005310 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(*(lut+156));	// VSH2
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	339c      	adds	r3, #156	@ 0x9c
 8005412:	781b      	ldrb	r3, [r3, #0]
 8005414:	4618      	mov	r0, r3
 8005416:	f7ff ff7b 	bl	8005310 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(*(lut+157));	// VSL
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	339d      	adds	r3, #157	@ 0x9d
 800541e:	781b      	ldrb	r3, [r3, #0]
 8005420:	4618      	mov	r0, r3
 8005422:	f7ff ff75 	bl	8005310 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x2c);		// VCOM
 8005426:	202c      	movs	r0, #44	@ 0x2c
 8005428:	f7ff ff52 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(*(lut+158));
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	339e      	adds	r3, #158	@ 0x9e
 8005430:	781b      	ldrb	r3, [r3, #0]
 8005432:	4618      	mov	r0, r3
 8005434:	f7ff ff6c 	bl	8005310 <EPD_2IN9_V2_SendData>
	
}
 8005438:	bf00      	nop
 800543a:	3708      	adds	r7, #8
 800543c:	46bd      	mov	sp, r7
 800543e:	bd80      	pop	{r7, pc}

08005440 <EPD_2IN9_V2_TurnOnDisplay>:
/******************************************************************************
function :	Turn On Display
parameter:
******************************************************************************/
static void EPD_2IN9_V2_TurnOnDisplay(void)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	af00      	add	r7, sp, #0
	EPD_2IN9_V2_SendCommand(0x22); //Display Update Control
 8005444:	2022      	movs	r0, #34	@ 0x22
 8005446:	f7ff ff43 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0xc7);
 800544a:	20c7      	movs	r0, #199	@ 0xc7
 800544c:	f7ff ff60 	bl	8005310 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x20); //Activate Display Update Sequence
 8005450:	2020      	movs	r0, #32
 8005452:	f7ff ff3d 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_ReadBusy();
 8005456:	f7ff ff7b 	bl	8005350 <EPD_2IN9_V2_ReadBusy>
}
 800545a:	bf00      	nop
 800545c:	bd80      	pop	{r7, pc}

0800545e <EPD_2IN9_V2_TurnOnDisplay_Partial>:

static void EPD_2IN9_V2_TurnOnDisplay_Partial(void)
{
 800545e:	b580      	push	{r7, lr}
 8005460:	af00      	add	r7, sp, #0
	EPD_2IN9_V2_SendCommand(0x22); //Display Update Control
 8005462:	2022      	movs	r0, #34	@ 0x22
 8005464:	f7ff ff34 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x0F);   
 8005468:	200f      	movs	r0, #15
 800546a:	f7ff ff51 	bl	8005310 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x20); //Activate Display Update Sequence
 800546e:	2020      	movs	r0, #32
 8005470:	f7ff ff2e 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_ReadBusy();
 8005474:	f7ff ff6c 	bl	8005350 <EPD_2IN9_V2_ReadBusy>
}
 8005478:	bf00      	nop
 800547a:	bd80      	pop	{r7, pc}

0800547c <EPD_2IN9_V2_SetWindows>:
/******************************************************************************
function :	Setting the display window
parameter:
******************************************************************************/
static void EPD_2IN9_V2_SetWindows(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend)
{
 800547c:	b590      	push	{r4, r7, lr}
 800547e:	b083      	sub	sp, #12
 8005480:	af00      	add	r7, sp, #0
 8005482:	4604      	mov	r4, r0
 8005484:	4608      	mov	r0, r1
 8005486:	4611      	mov	r1, r2
 8005488:	461a      	mov	r2, r3
 800548a:	4623      	mov	r3, r4
 800548c:	80fb      	strh	r3, [r7, #6]
 800548e:	4603      	mov	r3, r0
 8005490:	80bb      	strh	r3, [r7, #4]
 8005492:	460b      	mov	r3, r1
 8005494:	807b      	strh	r3, [r7, #2]
 8005496:	4613      	mov	r3, r2
 8005498:	803b      	strh	r3, [r7, #0]
    EPD_2IN9_V2_SendCommand(0x44); // SET_RAM_X_ADDRESS_START_END_POSITION
 800549a:	2044      	movs	r0, #68	@ 0x44
 800549c:	f7ff ff18 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
    EPD_2IN9_V2_SendData((Xstart>>3) & 0xFF);
 80054a0:	88fb      	ldrh	r3, [r7, #6]
 80054a2:	08db      	lsrs	r3, r3, #3
 80054a4:	b29b      	uxth	r3, r3
 80054a6:	b2db      	uxtb	r3, r3
 80054a8:	4618      	mov	r0, r3
 80054aa:	f7ff ff31 	bl	8005310 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData((Xend>>3) & 0xFF);
 80054ae:	887b      	ldrh	r3, [r7, #2]
 80054b0:	08db      	lsrs	r3, r3, #3
 80054b2:	b29b      	uxth	r3, r3
 80054b4:	b2db      	uxtb	r3, r3
 80054b6:	4618      	mov	r0, r3
 80054b8:	f7ff ff2a 	bl	8005310 <EPD_2IN9_V2_SendData>
	
    EPD_2IN9_V2_SendCommand(0x45); // SET_RAM_Y_ADDRESS_START_END_POSITION
 80054bc:	2045      	movs	r0, #69	@ 0x45
 80054be:	f7ff ff07 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
    EPD_2IN9_V2_SendData(Ystart & 0xFF);
 80054c2:	88bb      	ldrh	r3, [r7, #4]
 80054c4:	b2db      	uxtb	r3, r3
 80054c6:	4618      	mov	r0, r3
 80054c8:	f7ff ff22 	bl	8005310 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData((Ystart >> 8) & 0xFF);
 80054cc:	88bb      	ldrh	r3, [r7, #4]
 80054ce:	0a1b      	lsrs	r3, r3, #8
 80054d0:	b29b      	uxth	r3, r3
 80054d2:	b2db      	uxtb	r3, r3
 80054d4:	4618      	mov	r0, r3
 80054d6:	f7ff ff1b 	bl	8005310 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData(Yend & 0xFF);
 80054da:	883b      	ldrh	r3, [r7, #0]
 80054dc:	b2db      	uxtb	r3, r3
 80054de:	4618      	mov	r0, r3
 80054e0:	f7ff ff16 	bl	8005310 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData((Yend >> 8) & 0xFF);
 80054e4:	883b      	ldrh	r3, [r7, #0]
 80054e6:	0a1b      	lsrs	r3, r3, #8
 80054e8:	b29b      	uxth	r3, r3
 80054ea:	b2db      	uxtb	r3, r3
 80054ec:	4618      	mov	r0, r3
 80054ee:	f7ff ff0f 	bl	8005310 <EPD_2IN9_V2_SendData>
}
 80054f2:	bf00      	nop
 80054f4:	370c      	adds	r7, #12
 80054f6:	46bd      	mov	sp, r7
 80054f8:	bd90      	pop	{r4, r7, pc}

080054fa <EPD_2IN9_V2_SetCursor>:
/******************************************************************************
function :	Set Cursor
parameter:
******************************************************************************/
static void EPD_2IN9_V2_SetCursor(UWORD Xstart, UWORD Ystart)
{
 80054fa:	b580      	push	{r7, lr}
 80054fc:	b082      	sub	sp, #8
 80054fe:	af00      	add	r7, sp, #0
 8005500:	4603      	mov	r3, r0
 8005502:	460a      	mov	r2, r1
 8005504:	80fb      	strh	r3, [r7, #6]
 8005506:	4613      	mov	r3, r2
 8005508:	80bb      	strh	r3, [r7, #4]
    EPD_2IN9_V2_SendCommand(0x4E); // SET_RAM_X_ADDRESS_COUNTER
 800550a:	204e      	movs	r0, #78	@ 0x4e
 800550c:	f7ff fee0 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
    EPD_2IN9_V2_SendData(Xstart & 0xFF);
 8005510:	88fb      	ldrh	r3, [r7, #6]
 8005512:	b2db      	uxtb	r3, r3
 8005514:	4618      	mov	r0, r3
 8005516:	f7ff fefb 	bl	8005310 <EPD_2IN9_V2_SendData>

    EPD_2IN9_V2_SendCommand(0x4F); // SET_RAM_Y_ADDRESS_COUNTER
 800551a:	204f      	movs	r0, #79	@ 0x4f
 800551c:	f7ff fed8 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
    EPD_2IN9_V2_SendData(Ystart & 0xFF);
 8005520:	88bb      	ldrh	r3, [r7, #4]
 8005522:	b2db      	uxtb	r3, r3
 8005524:	4618      	mov	r0, r3
 8005526:	f7ff fef3 	bl	8005310 <EPD_2IN9_V2_SendData>
    EPD_2IN9_V2_SendData((Ystart >> 8) & 0xFF);
 800552a:	88bb      	ldrh	r3, [r7, #4]
 800552c:	0a1b      	lsrs	r3, r3, #8
 800552e:	b29b      	uxth	r3, r3
 8005530:	b2db      	uxtb	r3, r3
 8005532:	4618      	mov	r0, r3
 8005534:	f7ff feec 	bl	8005310 <EPD_2IN9_V2_SendData>
}
 8005538:	bf00      	nop
 800553a:	3708      	adds	r7, #8
 800553c:	46bd      	mov	sp, r7
 800553e:	bd80      	pop	{r7, pc}

08005540 <EPD_2IN9_V2_Init>:
/******************************************************************************
function :	Initialize the e-Paper register
parameter:
******************************************************************************/
void EPD_2IN9_V2_Init(void)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	af00      	add	r7, sp, #0
	EPD_2IN9_V2_Reset();
 8005544:	f7ff fea6 	bl	8005294 <EPD_2IN9_V2_Reset>
	DEV_Delay_ms(100);
 8005548:	2064      	movs	r0, #100	@ 0x64
 800554a:	f7fc f973 	bl	8001834 <HAL_Delay>

	EPD_2IN9_V2_ReadBusy();   
 800554e:	f7ff feff 	bl	8005350 <EPD_2IN9_V2_ReadBusy>
	EPD_2IN9_V2_SendCommand(0x12);  //SWRESET
 8005552:	2012      	movs	r0, #18
 8005554:	f7ff febc 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_ReadBusy();   
 8005558:	f7ff fefa 	bl	8005350 <EPD_2IN9_V2_ReadBusy>

	EPD_2IN9_V2_SendCommand(0x01); //Driver output control      
 800555c:	2001      	movs	r0, #1
 800555e:	f7ff feb7 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x27);
 8005562:	2027      	movs	r0, #39	@ 0x27
 8005564:	f7ff fed4 	bl	8005310 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x01);
 8005568:	2001      	movs	r0, #1
 800556a:	f7ff fed1 	bl	8005310 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);
 800556e:	2000      	movs	r0, #0
 8005570:	f7ff fece 	bl	8005310 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SendCommand(0x11); //data entry mode       
 8005574:	2011      	movs	r0, #17
 8005576:	f7ff feab 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x03);
 800557a:	2003      	movs	r0, #3
 800557c:	f7ff fec8 	bl	8005310 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SetWindows(0, 0, EPD_2IN9_V2_WIDTH-1, EPD_2IN9_V2_HEIGHT-1);
 8005580:	f240 1327 	movw	r3, #295	@ 0x127
 8005584:	227f      	movs	r2, #127	@ 0x7f
 8005586:	2100      	movs	r1, #0
 8005588:	2000      	movs	r0, #0
 800558a:	f7ff ff77 	bl	800547c <EPD_2IN9_V2_SetWindows>

	// EPD_2IN9_V2_SendCommand(0x3C); //BorderWavefrom
	// EPD_2IN9_V2_SendData(0x05);	

	EPD_2IN9_V2_SendCommand(0x21); //  Display update control
 800558e:	2021      	movs	r0, #33	@ 0x21
 8005590:	f7ff fe9e 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x00);
 8005594:	2000      	movs	r0, #0
 8005596:	f7ff febb 	bl	8005310 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x80);	
 800559a:	2080      	movs	r0, #128	@ 0x80
 800559c:	f7ff feb8 	bl	8005310 <EPD_2IN9_V2_SendData>

	// EPD_2IN9_V2_SendCommand(0x18); //Read built-in temperature sensor
	// EPD_2IN9_V2_SendData(0x80);	

	EPD_2IN9_V2_SetCursor(0, 0);
 80055a0:	2100      	movs	r1, #0
 80055a2:	2000      	movs	r0, #0
 80055a4:	f7ff ffa9 	bl	80054fa <EPD_2IN9_V2_SetCursor>
	EPD_2IN9_V2_ReadBusy();
 80055a8:	f7ff fed2 	bl	8005350 <EPD_2IN9_V2_ReadBusy>

	EPD_2IN9_V2_LUT_by_host(WS_20_30);
 80055ac:	4802      	ldr	r0, [pc, #8]	@ (80055b8 <EPD_2IN9_V2_Init+0x78>)
 80055ae:	f7ff ff0c 	bl	80053ca <EPD_2IN9_V2_LUT_by_host>
}
 80055b2:	bf00      	nop
 80055b4:	bd80      	pop	{r7, pc}
 80055b6:	bf00      	nop
 80055b8:	200002b8 	.word	0x200002b8

080055bc <EPD_2IN9_V2_Clear>:
/******************************************************************************
function :	Clear screen
parameter:
******************************************************************************/
void EPD_2IN9_V2_Clear(void)
{
 80055bc:	b580      	push	{r7, lr}
 80055be:	b082      	sub	sp, #8
 80055c0:	af00      	add	r7, sp, #0
	UWORD i;
	EPD_2IN9_V2_SendCommand(0x24);   //write RAM for black(0)/white (1)
 80055c2:	2024      	movs	r0, #36	@ 0x24
 80055c4:	f7ff fe84 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 80055c8:	2300      	movs	r3, #0
 80055ca:	80fb      	strh	r3, [r7, #6]
 80055cc:	e005      	b.n	80055da <EPD_2IN9_V2_Clear+0x1e>
	{
		EPD_2IN9_V2_SendData(0xff);
 80055ce:	20ff      	movs	r0, #255	@ 0xff
 80055d0:	f7ff fe9e 	bl	8005310 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 80055d4:	88fb      	ldrh	r3, [r7, #6]
 80055d6:	3301      	adds	r3, #1
 80055d8:	80fb      	strh	r3, [r7, #6]
 80055da:	88fb      	ldrh	r3, [r7, #6]
 80055dc:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 80055e0:	d3f5      	bcc.n	80055ce <EPD_2IN9_V2_Clear+0x12>
	}
	EPD_2IN9_V2_TurnOnDisplay();
 80055e2:	f7ff ff2d 	bl	8005440 <EPD_2IN9_V2_TurnOnDisplay>
}
 80055e6:	bf00      	nop
 80055e8:	3708      	adds	r7, #8
 80055ea:	46bd      	mov	sp, r7
 80055ec:	bd80      	pop	{r7, pc}

080055ee <EPD_2IN9_V2_Display>:
/******************************************************************************
function :	Sends the image buffer in RAM to e-Paper and displays
parameter:
******************************************************************************/
void EPD_2IN9_V2_Display(UBYTE *Image)
{
 80055ee:	b580      	push	{r7, lr}
 80055f0:	b084      	sub	sp, #16
 80055f2:	af00      	add	r7, sp, #0
 80055f4:	6078      	str	r0, [r7, #4]
	UWORD i;	
	EPD_2IN9_V2_SendCommand(0x24);   //write RAM for black(0)/white (1)
 80055f6:	2024      	movs	r0, #36	@ 0x24
 80055f8:	f7ff fe6a 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 80055fc:	2300      	movs	r3, #0
 80055fe:	81fb      	strh	r3, [r7, #14]
 8005600:	e009      	b.n	8005616 <EPD_2IN9_V2_Display+0x28>
	{
		EPD_2IN9_V2_SendData(Image[i]);
 8005602:	89fb      	ldrh	r3, [r7, #14]
 8005604:	687a      	ldr	r2, [r7, #4]
 8005606:	4413      	add	r3, r2
 8005608:	781b      	ldrb	r3, [r3, #0]
 800560a:	4618      	mov	r0, r3
 800560c:	f7ff fe80 	bl	8005310 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 8005610:	89fb      	ldrh	r3, [r7, #14]
 8005612:	3301      	adds	r3, #1
 8005614:	81fb      	strh	r3, [r7, #14]
 8005616:	89fb      	ldrh	r3, [r7, #14]
 8005618:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 800561c:	d3f1      	bcc.n	8005602 <EPD_2IN9_V2_Display+0x14>
	}
	EPD_2IN9_V2_TurnOnDisplay();	
 800561e:	f7ff ff0f 	bl	8005440 <EPD_2IN9_V2_TurnOnDisplay>
}
 8005622:	bf00      	nop
 8005624:	3710      	adds	r7, #16
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}

0800562a <EPD_2IN9_V2_Display_Base>:

void EPD_2IN9_V2_Display_Base(UBYTE *Image)
{
 800562a:	b580      	push	{r7, lr}
 800562c:	b084      	sub	sp, #16
 800562e:	af00      	add	r7, sp, #0
 8005630:	6078      	str	r0, [r7, #4]
	UWORD i;   

	EPD_2IN9_V2_SendCommand(0x24);   //Write Black and White image to RAM
 8005632:	2024      	movs	r0, #36	@ 0x24
 8005634:	f7ff fe4c 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 8005638:	2300      	movs	r3, #0
 800563a:	81fb      	strh	r3, [r7, #14]
 800563c:	e009      	b.n	8005652 <EPD_2IN9_V2_Display_Base+0x28>
	{               
		EPD_2IN9_V2_SendData(Image[i]);
 800563e:	89fb      	ldrh	r3, [r7, #14]
 8005640:	687a      	ldr	r2, [r7, #4]
 8005642:	4413      	add	r3, r2
 8005644:	781b      	ldrb	r3, [r3, #0]
 8005646:	4618      	mov	r0, r3
 8005648:	f7ff fe62 	bl	8005310 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 800564c:	89fb      	ldrh	r3, [r7, #14]
 800564e:	3301      	adds	r3, #1
 8005650:	81fb      	strh	r3, [r7, #14]
 8005652:	89fb      	ldrh	r3, [r7, #14]
 8005654:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 8005658:	d3f1      	bcc.n	800563e <EPD_2IN9_V2_Display_Base+0x14>
	}
	EPD_2IN9_V2_SendCommand(0x26);   //Write Black and White image to RAM
 800565a:	2026      	movs	r0, #38	@ 0x26
 800565c:	f7ff fe38 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 8005660:	2300      	movs	r3, #0
 8005662:	81fb      	strh	r3, [r7, #14]
 8005664:	e009      	b.n	800567a <EPD_2IN9_V2_Display_Base+0x50>
	{               
		EPD_2IN9_V2_SendData(Image[i]);
 8005666:	89fb      	ldrh	r3, [r7, #14]
 8005668:	687a      	ldr	r2, [r7, #4]
 800566a:	4413      	add	r3, r2
 800566c:	781b      	ldrb	r3, [r3, #0]
 800566e:	4618      	mov	r0, r3
 8005670:	f7ff fe4e 	bl	8005310 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 8005674:	89fb      	ldrh	r3, [r7, #14]
 8005676:	3301      	adds	r3, #1
 8005678:	81fb      	strh	r3, [r7, #14]
 800567a:	89fb      	ldrh	r3, [r7, #14]
 800567c:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 8005680:	d3f1      	bcc.n	8005666 <EPD_2IN9_V2_Display_Base+0x3c>
	}
	EPD_2IN9_V2_TurnOnDisplay();	
 8005682:	f7ff fedd 	bl	8005440 <EPD_2IN9_V2_TurnOnDisplay>
}
 8005686:	bf00      	nop
 8005688:	3710      	adds	r7, #16
 800568a:	46bd      	mov	sp, r7
 800568c:	bd80      	pop	{r7, pc}
	...

08005690 <EPD_2IN9_V2_Display_Partial>:

void EPD_2IN9_V2_Display_Partial(UBYTE *Image)
{
 8005690:	b580      	push	{r7, lr}
 8005692:	b084      	sub	sp, #16
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
	UWORD i;

//Reset
    DEV_Digital_Write(EPD_RST_PIN, 0);
 8005698:	2200      	movs	r2, #0
 800569a:	2140      	movs	r1, #64	@ 0x40
 800569c:	4833      	ldr	r0, [pc, #204]	@ (800576c <EPD_2IN9_V2_Display_Partial+0xdc>)
 800569e:	f005 fa71 	bl	800ab84 <HAL_GPIO_WritePin>
    DEV_Delay_ms(2);
 80056a2:	2002      	movs	r0, #2
 80056a4:	f7fc f8c6 	bl	8001834 <HAL_Delay>
    DEV_Digital_Write(EPD_RST_PIN, 1);
 80056a8:	2201      	movs	r2, #1
 80056aa:	2140      	movs	r1, #64	@ 0x40
 80056ac:	482f      	ldr	r0, [pc, #188]	@ (800576c <EPD_2IN9_V2_Display_Partial+0xdc>)
 80056ae:	f005 fa69 	bl	800ab84 <HAL_GPIO_WritePin>
    DEV_Delay_ms(2);
 80056b2:	2002      	movs	r0, #2
 80056b4:	f7fc f8be 	bl	8001834 <HAL_Delay>

	EPD_2IN9_V2_LUT(_WF_PARTIAL_2IN9);
 80056b8:	482d      	ldr	r0, [pc, #180]	@ (8005770 <EPD_2IN9_V2_Display_Partial+0xe0>)
 80056ba:	f7ff fe69 	bl	8005390 <EPD_2IN9_V2_LUT>
	EPD_2IN9_V2_SendCommand(0x37); 
 80056be:	2037      	movs	r0, #55	@ 0x37
 80056c0:	f7ff fe06 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x00);  
 80056c4:	2000      	movs	r0, #0
 80056c6:	f7ff fe23 	bl	8005310 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);  
 80056ca:	2000      	movs	r0, #0
 80056cc:	f7ff fe20 	bl	8005310 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);  
 80056d0:	2000      	movs	r0, #0
 80056d2:	f7ff fe1d 	bl	8005310 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00); 
 80056d6:	2000      	movs	r0, #0
 80056d8:	f7ff fe1a 	bl	8005310 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);  	
 80056dc:	2000      	movs	r0, #0
 80056de:	f7ff fe17 	bl	8005310 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x40);  
 80056e2:	2040      	movs	r0, #64	@ 0x40
 80056e4:	f7ff fe14 	bl	8005310 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);  
 80056e8:	2000      	movs	r0, #0
 80056ea:	f7ff fe11 	bl	8005310 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);   
 80056ee:	2000      	movs	r0, #0
 80056f0:	f7ff fe0e 	bl	8005310 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);  
 80056f4:	2000      	movs	r0, #0
 80056f6:	f7ff fe0b 	bl	8005310 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendData(0x00);
 80056fa:	2000      	movs	r0, #0
 80056fc:	f7ff fe08 	bl	8005310 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SendCommand(0x3C); //BorderWavefrom
 8005700:	203c      	movs	r0, #60	@ 0x3c
 8005702:	f7ff fde5 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x80);	
 8005706:	2080      	movs	r0, #128	@ 0x80
 8005708:	f7ff fe02 	bl	8005310 <EPD_2IN9_V2_SendData>

	EPD_2IN9_V2_SendCommand(0x22); 
 800570c:	2022      	movs	r0, #34	@ 0x22
 800570e:	f7ff fddf 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0xC0);   
 8005712:	20c0      	movs	r0, #192	@ 0xc0
 8005714:	f7ff fdfc 	bl	8005310 <EPD_2IN9_V2_SendData>
	EPD_2IN9_V2_SendCommand(0x20); 
 8005718:	2020      	movs	r0, #32
 800571a:	f7ff fdd9 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_ReadBusy();  
 800571e:	f7ff fe17 	bl	8005350 <EPD_2IN9_V2_ReadBusy>
	
	EPD_2IN9_V2_SetWindows(0, 0, EPD_2IN9_V2_WIDTH-1, EPD_2IN9_V2_HEIGHT-1);
 8005722:	f240 1327 	movw	r3, #295	@ 0x127
 8005726:	227f      	movs	r2, #127	@ 0x7f
 8005728:	2100      	movs	r1, #0
 800572a:	2000      	movs	r0, #0
 800572c:	f7ff fea6 	bl	800547c <EPD_2IN9_V2_SetWindows>
	EPD_2IN9_V2_SetCursor(0, 0);
 8005730:	2100      	movs	r1, #0
 8005732:	2000      	movs	r0, #0
 8005734:	f7ff fee1 	bl	80054fa <EPD_2IN9_V2_SetCursor>

	EPD_2IN9_V2_SendCommand(0x24);   //Write Black and White image to RAM
 8005738:	2024      	movs	r0, #36	@ 0x24
 800573a:	f7ff fdc9 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	for(i=0;i<4736;i++)
 800573e:	2300      	movs	r3, #0
 8005740:	81fb      	strh	r3, [r7, #14]
 8005742:	e009      	b.n	8005758 <EPD_2IN9_V2_Display_Partial+0xc8>
	{
		EPD_2IN9_V2_SendData(Image[i]);
 8005744:	89fb      	ldrh	r3, [r7, #14]
 8005746:	687a      	ldr	r2, [r7, #4]
 8005748:	4413      	add	r3, r2
 800574a:	781b      	ldrb	r3, [r3, #0]
 800574c:	4618      	mov	r0, r3
 800574e:	f7ff fddf 	bl	8005310 <EPD_2IN9_V2_SendData>
	for(i=0;i<4736;i++)
 8005752:	89fb      	ldrh	r3, [r7, #14]
 8005754:	3301      	adds	r3, #1
 8005756:	81fb      	strh	r3, [r7, #14]
 8005758:	89fb      	ldrh	r3, [r7, #14]
 800575a:	f5b3 5f94 	cmp.w	r3, #4736	@ 0x1280
 800575e:	d3f1      	bcc.n	8005744 <EPD_2IN9_V2_Display_Partial+0xb4>
	} 
	EPD_2IN9_V2_TurnOnDisplay_Partial();
 8005760:	f7ff fe7d 	bl	800545e <EPD_2IN9_V2_TurnOnDisplay_Partial>
}
 8005764:	bf00      	nop
 8005766:	3710      	adds	r7, #16
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}
 800576c:	48000400 	.word	0x48000400
 8005770:	20000218 	.word	0x20000218

08005774 <EPD_2IN9_V2_Sleep>:
/******************************************************************************
function :	Enter sleep mode
parameter:
******************************************************************************/
void EPD_2IN9_V2_Sleep(void)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	af00      	add	r7, sp, #0
	EPD_2IN9_V2_SendCommand(0x10); //enter deep sleep
 8005778:	2010      	movs	r0, #16
 800577a:	f7ff fda9 	bl	80052d0 <EPD_2IN9_V2_SendCommand>
	EPD_2IN9_V2_SendData(0x01); 
 800577e:	2001      	movs	r0, #1
 8005780:	f7ff fdc6 	bl	8005310 <EPD_2IN9_V2_SendData>
	DEV_Delay_ms(100);
 8005784:	2064      	movs	r0, #100	@ 0x64
 8005786:	f7fc f855 	bl	8001834 <HAL_Delay>
}
 800578a:	bf00      	nop
 800578c:	bd80      	pop	{r7, pc}
	...

08005790 <EPD_test_2IN9_V2>:
******************************************************************************/
#include "EPD_Test.h"
#include "EPD_2in9_V2.h"

int EPD_test_2IN9_V2(void)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b088      	sub	sp, #32
 8005794:	af04      	add	r7, sp, #16
    printf("EPD_2IN9_V2_test Demo\r\n");
 8005796:	48bd      	ldr	r0, [pc, #756]	@ (8005a8c <EPD_test_2IN9_V2+0x2fc>)
 8005798:	f00d ff1e 	bl	80135d8 <puts>
    if(DEV_Module_Init()!=0){
 800579c:	f7ff fd46 	bl	800522c <DEV_Module_Init>
 80057a0:	4603      	mov	r3, r0
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d002      	beq.n	80057ac <EPD_test_2IN9_V2+0x1c>
        return -1;
 80057a6:	f04f 33ff 	mov.w	r3, #4294967295
 80057aa:	e1b3      	b.n	8005b14 <EPD_test_2IN9_V2+0x384>
    }

    printf("e-Paper Init and Clear...\r\n");
 80057ac:	48b8      	ldr	r0, [pc, #736]	@ (8005a90 <EPD_test_2IN9_V2+0x300>)
 80057ae:	f00d ff13 	bl	80135d8 <puts>
	EPD_2IN9_V2_Init();
 80057b2:	f7ff fec5 	bl	8005540 <EPD_2IN9_V2_Init>
    EPD_2IN9_V2_Clear();
 80057b6:	f7ff ff01 	bl	80055bc <EPD_2IN9_V2_Clear>

    //Create a new image cache
    UBYTE *BlackImage;
    UWORD Imagesize = ((EPD_2IN9_V2_WIDTH % 8 == 0)? (EPD_2IN9_V2_WIDTH / 8 ): (EPD_2IN9_V2_WIDTH / 8 + 1)) * EPD_2IN9_V2_HEIGHT;
 80057ba:	f44f 5394 	mov.w	r3, #4736	@ 0x1280
 80057be:	81bb      	strh	r3, [r7, #12]
    if((BlackImage = (UBYTE *)malloc(Imagesize)) == NULL) {
 80057c0:	89bb      	ldrh	r3, [r7, #12]
 80057c2:	4618      	mov	r0, r3
 80057c4:	f00d f8c0 	bl	8012948 <malloc>
 80057c8:	4603      	mov	r3, r0
 80057ca:	60bb      	str	r3, [r7, #8]
 80057cc:	68bb      	ldr	r3, [r7, #8]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d105      	bne.n	80057de <EPD_test_2IN9_V2+0x4e>
        printf("Failed to apply for black memory...\r\n");
 80057d2:	48b0      	ldr	r0, [pc, #704]	@ (8005a94 <EPD_test_2IN9_V2+0x304>)
 80057d4:	f00d ff00 	bl	80135d8 <puts>
        return -1;
 80057d8:	f04f 33ff 	mov.w	r3, #4294967295
 80057dc:	e19a      	b.n	8005b14 <EPD_test_2IN9_V2+0x384>
    }
    printf("Paint_NewImage\r\n");
 80057de:	48ae      	ldr	r0, [pc, #696]	@ (8005a98 <EPD_test_2IN9_V2+0x308>)
 80057e0:	f00d fefa 	bl	80135d8 <puts>
    Paint_NewImage(BlackImage, EPD_2IN9_V2_WIDTH, EPD_2IN9_V2_HEIGHT, 90, WHITE);
 80057e4:	23ff      	movs	r3, #255	@ 0xff
 80057e6:	9300      	str	r3, [sp, #0]
 80057e8:	235a      	movs	r3, #90	@ 0x5a
 80057ea:	f44f 7294 	mov.w	r2, #296	@ 0x128
 80057ee:	2180      	movs	r1, #128	@ 0x80
 80057f0:	68b8      	ldr	r0, [r7, #8]
 80057f2:	f000 f999 	bl	8005b28 <Paint_NewImage>
	Paint_Clear(WHITE);
 80057f6:	20ff      	movs	r0, #255	@ 0xff
 80057f8:	f000 fb48 	bl	8005e8c <Paint_Clear>

#if 1  //show image for array  
    Paint_NewImage(BlackImage, EPD_2IN9_V2_WIDTH, EPD_2IN9_V2_HEIGHT, 90, WHITE);  
 80057fc:	23ff      	movs	r3, #255	@ 0xff
 80057fe:	9300      	str	r3, [sp, #0]
 8005800:	235a      	movs	r3, #90	@ 0x5a
 8005802:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8005806:	2180      	movs	r1, #128	@ 0x80
 8005808:	68b8      	ldr	r0, [r7, #8]
 800580a:	f000 f98d 	bl	8005b28 <Paint_NewImage>
    printf("show image for array\r\n");
 800580e:	48a3      	ldr	r0, [pc, #652]	@ (8005a9c <EPD_test_2IN9_V2+0x30c>)
 8005810:	f00d fee2 	bl	80135d8 <puts>
    Paint_SelectImage(BlackImage);
 8005814:	68b8      	ldr	r0, [r7, #8]
 8005816:	f000 f9dd 	bl	8005bd4 <Paint_SelectImage>
    Paint_Clear(WHITE);
 800581a:	20ff      	movs	r0, #255	@ 0xff
 800581c:	f000 fb36 	bl	8005e8c <Paint_Clear>
    Paint_DrawBitMap(gImage_2in9);
 8005820:	489f      	ldr	r0, [pc, #636]	@ (8005aa0 <EPD_test_2IN9_V2+0x310>)
 8005822:	f001 fbb3 	bl	8006f8c <Paint_DrawBitMap>

    EPD_2IN9_V2_Display(BlackImage);
 8005826:	68b8      	ldr	r0, [r7, #8]
 8005828:	f7ff fee1 	bl	80055ee <EPD_2IN9_V2_Display>
    DEV_Delay_ms(3000);
 800582c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8005830:	f7fc f800 	bl	8001834 <HAL_Delay>
#endif

#if 1  // Drawing on the image
	Paint_NewImage(BlackImage, EPD_2IN9_V2_WIDTH, EPD_2IN9_V2_HEIGHT, 90, WHITE);  	
 8005834:	23ff      	movs	r3, #255	@ 0xff
 8005836:	9300      	str	r3, [sp, #0]
 8005838:	235a      	movs	r3, #90	@ 0x5a
 800583a:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800583e:	2180      	movs	r1, #128	@ 0x80
 8005840:	68b8      	ldr	r0, [r7, #8]
 8005842:	f000 f971 	bl	8005b28 <Paint_NewImage>
    printf("Drawing\r\n");
 8005846:	4897      	ldr	r0, [pc, #604]	@ (8005aa4 <EPD_test_2IN9_V2+0x314>)
 8005848:	f00d fec6 	bl	80135d8 <puts>
    //1.Select Image
    Paint_SelectImage(BlackImage);
 800584c:	68b8      	ldr	r0, [r7, #8]
 800584e:	f000 f9c1 	bl	8005bd4 <Paint_SelectImage>
    Paint_Clear(WHITE);
 8005852:	20ff      	movs	r0, #255	@ 0xff
 8005854:	f000 fb1a 	bl	8005e8c <Paint_Clear>
	
    // 2.Drawing on the image
    printf("Drawing:BlackImage\r\n");
 8005858:	4893      	ldr	r0, [pc, #588]	@ (8005aa8 <EPD_test_2IN9_V2+0x318>)
 800585a:	f00d febd 	bl	80135d8 <puts>
    Paint_DrawPoint(10, 80, BLACK, DOT_PIXEL_1X1, DOT_STYLE_DFT);
 800585e:	2301      	movs	r3, #1
 8005860:	9300      	str	r3, [sp, #0]
 8005862:	2301      	movs	r3, #1
 8005864:	2200      	movs	r2, #0
 8005866:	2150      	movs	r1, #80	@ 0x50
 8005868:	200a      	movs	r0, #10
 800586a:	f000 fbdd 	bl	8006028 <Paint_DrawPoint>
    Paint_DrawPoint(10, 90, BLACK, DOT_PIXEL_2X2, DOT_STYLE_DFT);
 800586e:	2301      	movs	r3, #1
 8005870:	9300      	str	r3, [sp, #0]
 8005872:	2302      	movs	r3, #2
 8005874:	2200      	movs	r2, #0
 8005876:	215a      	movs	r1, #90	@ 0x5a
 8005878:	200a      	movs	r0, #10
 800587a:	f000 fbd5 	bl	8006028 <Paint_DrawPoint>
    Paint_DrawPoint(10, 100, BLACK, DOT_PIXEL_3X3, DOT_STYLE_DFT);
 800587e:	2301      	movs	r3, #1
 8005880:	9300      	str	r3, [sp, #0]
 8005882:	2303      	movs	r3, #3
 8005884:	2200      	movs	r2, #0
 8005886:	2164      	movs	r1, #100	@ 0x64
 8005888:	200a      	movs	r0, #10
 800588a:	f000 fbcd 	bl	8006028 <Paint_DrawPoint>

    Paint_DrawLine(20, 70, 70, 120, BLACK, DOT_PIXEL_1X1, LINE_STYLE_SOLID);
 800588e:	2300      	movs	r3, #0
 8005890:	9302      	str	r3, [sp, #8]
 8005892:	2301      	movs	r3, #1
 8005894:	9301      	str	r3, [sp, #4]
 8005896:	2300      	movs	r3, #0
 8005898:	9300      	str	r3, [sp, #0]
 800589a:	2378      	movs	r3, #120	@ 0x78
 800589c:	2246      	movs	r2, #70	@ 0x46
 800589e:	2146      	movs	r1, #70	@ 0x46
 80058a0:	2014      	movs	r0, #20
 80058a2:	f000 fc6d 	bl	8006180 <Paint_DrawLine>
    Paint_DrawLine(70, 70, 20, 120, BLACK, DOT_PIXEL_1X1, LINE_STYLE_SOLID);
 80058a6:	2300      	movs	r3, #0
 80058a8:	9302      	str	r3, [sp, #8]
 80058aa:	2301      	movs	r3, #1
 80058ac:	9301      	str	r3, [sp, #4]
 80058ae:	2300      	movs	r3, #0
 80058b0:	9300      	str	r3, [sp, #0]
 80058b2:	2378      	movs	r3, #120	@ 0x78
 80058b4:	2214      	movs	r2, #20
 80058b6:	2146      	movs	r1, #70	@ 0x46
 80058b8:	2046      	movs	r0, #70	@ 0x46
 80058ba:	f000 fc61 	bl	8006180 <Paint_DrawLine>

    Paint_DrawRectangle(20, 70, 70, 120, BLACK, DOT_PIXEL_1X1, DRAW_FILL_EMPTY);
 80058be:	2300      	movs	r3, #0
 80058c0:	9302      	str	r3, [sp, #8]
 80058c2:	2301      	movs	r3, #1
 80058c4:	9301      	str	r3, [sp, #4]
 80058c6:	2300      	movs	r3, #0
 80058c8:	9300      	str	r3, [sp, #0]
 80058ca:	2378      	movs	r3, #120	@ 0x78
 80058cc:	2246      	movs	r2, #70	@ 0x46
 80058ce:	2146      	movs	r1, #70	@ 0x46
 80058d0:	2014      	movs	r0, #20
 80058d2:	f000 fd01 	bl	80062d8 <Paint_DrawRectangle>
    Paint_DrawRectangle(80, 70, 130, 120, BLACK, DOT_PIXEL_1X1, DRAW_FILL_FULL);
 80058d6:	2301      	movs	r3, #1
 80058d8:	9302      	str	r3, [sp, #8]
 80058da:	2301      	movs	r3, #1
 80058dc:	9301      	str	r3, [sp, #4]
 80058de:	2300      	movs	r3, #0
 80058e0:	9300      	str	r3, [sp, #0]
 80058e2:	2378      	movs	r3, #120	@ 0x78
 80058e4:	2282      	movs	r2, #130	@ 0x82
 80058e6:	2146      	movs	r1, #70	@ 0x46
 80058e8:	2050      	movs	r0, #80	@ 0x50
 80058ea:	f000 fcf5 	bl	80062d8 <Paint_DrawRectangle>

    Paint_DrawCircle(45, 95, 20, BLACK, DOT_PIXEL_1X1, DRAW_FILL_EMPTY);
 80058ee:	2300      	movs	r3, #0
 80058f0:	9301      	str	r3, [sp, #4]
 80058f2:	2301      	movs	r3, #1
 80058f4:	9300      	str	r3, [sp, #0]
 80058f6:	2300      	movs	r3, #0
 80058f8:	2214      	movs	r2, #20
 80058fa:	215f      	movs	r1, #95	@ 0x5f
 80058fc:	202d      	movs	r0, #45	@ 0x2d
 80058fe:	f000 fd6f 	bl	80063e0 <Paint_DrawCircle>
    Paint_DrawCircle(105, 95, 20, WHITE, DOT_PIXEL_1X1, DRAW_FILL_FULL);
 8005902:	2301      	movs	r3, #1
 8005904:	9301      	str	r3, [sp, #4]
 8005906:	2301      	movs	r3, #1
 8005908:	9300      	str	r3, [sp, #0]
 800590a:	23ff      	movs	r3, #255	@ 0xff
 800590c:	2214      	movs	r2, #20
 800590e:	215f      	movs	r1, #95	@ 0x5f
 8005910:	2069      	movs	r0, #105	@ 0x69
 8005912:	f000 fd65 	bl	80063e0 <Paint_DrawCircle>

    Paint_DrawLine(85, 95, 125, 95, BLACK, DOT_PIXEL_1X1, LINE_STYLE_DOTTED);
 8005916:	2301      	movs	r3, #1
 8005918:	9302      	str	r3, [sp, #8]
 800591a:	2301      	movs	r3, #1
 800591c:	9301      	str	r3, [sp, #4]
 800591e:	2300      	movs	r3, #0
 8005920:	9300      	str	r3, [sp, #0]
 8005922:	235f      	movs	r3, #95	@ 0x5f
 8005924:	227d      	movs	r2, #125	@ 0x7d
 8005926:	215f      	movs	r1, #95	@ 0x5f
 8005928:	2055      	movs	r0, #85	@ 0x55
 800592a:	f000 fc29 	bl	8006180 <Paint_DrawLine>
    Paint_DrawLine(105, 75, 105, 115, BLACK, DOT_PIXEL_1X1, LINE_STYLE_DOTTED);
 800592e:	2301      	movs	r3, #1
 8005930:	9302      	str	r3, [sp, #8]
 8005932:	2301      	movs	r3, #1
 8005934:	9301      	str	r3, [sp, #4]
 8005936:	2300      	movs	r3, #0
 8005938:	9300      	str	r3, [sp, #0]
 800593a:	2373      	movs	r3, #115	@ 0x73
 800593c:	2269      	movs	r2, #105	@ 0x69
 800593e:	214b      	movs	r1, #75	@ 0x4b
 8005940:	2069      	movs	r0, #105	@ 0x69
 8005942:	f000 fc1d 	bl	8006180 <Paint_DrawLine>

    Paint_DrawString_EN(10, 0, "waveshare", &EpdFont16, BLACK, WHITE);
 8005946:	23ff      	movs	r3, #255	@ 0xff
 8005948:	9301      	str	r3, [sp, #4]
 800594a:	2300      	movs	r3, #0
 800594c:	9300      	str	r3, [sp, #0]
 800594e:	4b57      	ldr	r3, [pc, #348]	@ (8005aac <EPD_test_2IN9_V2+0x31c>)
 8005950:	4a57      	ldr	r2, [pc, #348]	@ (8005ab0 <EPD_test_2IN9_V2+0x320>)
 8005952:	2100      	movs	r1, #0
 8005954:	200a      	movs	r0, #10
 8005956:	f000 ff77 	bl	8006848 <Paint_DrawString_EN>
    Paint_DrawString_EN(10, 20, "hello world", &EpdFont12, WHITE, BLACK);
 800595a:	2300      	movs	r3, #0
 800595c:	9301      	str	r3, [sp, #4]
 800595e:	23ff      	movs	r3, #255	@ 0xff
 8005960:	9300      	str	r3, [sp, #0]
 8005962:	4b54      	ldr	r3, [pc, #336]	@ (8005ab4 <EPD_test_2IN9_V2+0x324>)
 8005964:	4a54      	ldr	r2, [pc, #336]	@ (8005ab8 <EPD_test_2IN9_V2+0x328>)
 8005966:	2114      	movs	r1, #20
 8005968:	200a      	movs	r0, #10
 800596a:	f000 ff6d 	bl	8006848 <Paint_DrawString_EN>

    Paint_DrawNum(10, 33, 123456789, &EpdFont12, BLACK, WHITE);
 800596e:	23ff      	movs	r3, #255	@ 0xff
 8005970:	9301      	str	r3, [sp, #4]
 8005972:	2300      	movs	r3, #0
 8005974:	9300      	str	r3, [sp, #0]
 8005976:	4b4f      	ldr	r3, [pc, #316]	@ (8005ab4 <EPD_test_2IN9_V2+0x324>)
 8005978:	4a50      	ldr	r2, [pc, #320]	@ (8005abc <EPD_test_2IN9_V2+0x32c>)
 800597a:	2121      	movs	r1, #33	@ 0x21
 800597c:	200a      	movs	r0, #10
 800597e:	f001 f939 	bl	8006bf4 <Paint_DrawNum>
    Paint_DrawNum(10, 50, 987654321, &EpdFont16, WHITE, BLACK);
 8005982:	2300      	movs	r3, #0
 8005984:	9301      	str	r3, [sp, #4]
 8005986:	23ff      	movs	r3, #255	@ 0xff
 8005988:	9300      	str	r3, [sp, #0]
 800598a:	4b48      	ldr	r3, [pc, #288]	@ (8005aac <EPD_test_2IN9_V2+0x31c>)
 800598c:	4a4c      	ldr	r2, [pc, #304]	@ (8005ac0 <EPD_test_2IN9_V2+0x330>)
 800598e:	2132      	movs	r1, #50	@ 0x32
 8005990:	200a      	movs	r0, #10
 8005992:	f001 f92f 	bl	8006bf4 <Paint_DrawNum>

    Paint_DrawString_CN(130, 0, "abc", &Epd_Font12CN, BLACK, WHITE);
 8005996:	23ff      	movs	r3, #255	@ 0xff
 8005998:	9301      	str	r3, [sp, #4]
 800599a:	2300      	movs	r3, #0
 800599c:	9300      	str	r3, [sp, #0]
 800599e:	4b49      	ldr	r3, [pc, #292]	@ (8005ac4 <EPD_test_2IN9_V2+0x334>)
 80059a0:	4a49      	ldr	r2, [pc, #292]	@ (8005ac8 <EPD_test_2IN9_V2+0x338>)
 80059a2:	2100      	movs	r1, #0
 80059a4:	2082      	movs	r0, #130	@ 0x82
 80059a6:	f000 ffa3 	bl	80068f0 <Paint_DrawString_CN>
    Paint_DrawString_CN(130, 20, "", &Epd_Font24CN, WHITE, BLACK);
 80059aa:	2300      	movs	r3, #0
 80059ac:	9301      	str	r3, [sp, #4]
 80059ae:	23ff      	movs	r3, #255	@ 0xff
 80059b0:	9300      	str	r3, [sp, #0]
 80059b2:	4b46      	ldr	r3, [pc, #280]	@ (8005acc <EPD_test_2IN9_V2+0x33c>)
 80059b4:	4a46      	ldr	r2, [pc, #280]	@ (8005ad0 <EPD_test_2IN9_V2+0x340>)
 80059b6:	2114      	movs	r1, #20
 80059b8:	2082      	movs	r0, #130	@ 0x82
 80059ba:	f000 ff99 	bl	80068f0 <Paint_DrawString_CN>

    EPD_2IN9_V2_Display_Base(BlackImage);
 80059be:	68b8      	ldr	r0, [r7, #8]
 80059c0:	f7ff fe33 	bl	800562a <EPD_2IN9_V2_Display_Base>
    DEV_Delay_ms(3000);
 80059c4:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80059c8:	f7fb ff34 	bl	8001834 <HAL_Delay>
#endif

#if 1   //Partial refresh, example shows time    		
	Paint_NewImage(BlackImage, EPD_2IN9_V2_WIDTH, EPD_2IN9_V2_HEIGHT, 90, WHITE);  
 80059cc:	23ff      	movs	r3, #255	@ 0xff
 80059ce:	9300      	str	r3, [sp, #0]
 80059d0:	235a      	movs	r3, #90	@ 0x5a
 80059d2:	f44f 7294 	mov.w	r2, #296	@ 0x128
 80059d6:	2180      	movs	r1, #128	@ 0x80
 80059d8:	68b8      	ldr	r0, [r7, #8]
 80059da:	f000 f8a5 	bl	8005b28 <Paint_NewImage>
    printf("Partial refresh\r\n");
 80059de:	483d      	ldr	r0, [pc, #244]	@ (8005ad4 <EPD_test_2IN9_V2+0x344>)
 80059e0:	f00d fdfa 	bl	80135d8 <puts>
    Paint_SelectImage(BlackImage);
 80059e4:	68b8      	ldr	r0, [r7, #8]
 80059e6:	f000 f8f5 	bl	8005bd4 <Paint_SelectImage>
	
    PAINT_TIME sPaint_time;
    sPaint_time.Hour = 12;
 80059ea:	230c      	movs	r3, #12
 80059ec:	713b      	strb	r3, [r7, #4]
    sPaint_time.Min = 34;
 80059ee:	2322      	movs	r3, #34	@ 0x22
 80059f0:	717b      	strb	r3, [r7, #5]
    sPaint_time.Sec = 56;
 80059f2:	2338      	movs	r3, #56	@ 0x38
 80059f4:	71bb      	strb	r3, [r7, #6]
    UBYTE num = 10;
 80059f6:	230a      	movs	r3, #10
 80059f8:	73fb      	strb	r3, [r7, #15]
    for (;;) {
        sPaint_time.Sec = sPaint_time.Sec + 1;
 80059fa:	79bb      	ldrb	r3, [r7, #6]
 80059fc:	3301      	adds	r3, #1
 80059fe:	b2db      	uxtb	r3, r3
 8005a00:	71bb      	strb	r3, [r7, #6]
        if (sPaint_time.Sec == 60) {
 8005a02:	79bb      	ldrb	r3, [r7, #6]
 8005a04:	2b3c      	cmp	r3, #60	@ 0x3c
 8005a06:	d117      	bne.n	8005a38 <EPD_test_2IN9_V2+0x2a8>
            sPaint_time.Min = sPaint_time.Min + 1;
 8005a08:	797b      	ldrb	r3, [r7, #5]
 8005a0a:	3301      	adds	r3, #1
 8005a0c:	b2db      	uxtb	r3, r3
 8005a0e:	717b      	strb	r3, [r7, #5]
            sPaint_time.Sec = 0;
 8005a10:	2300      	movs	r3, #0
 8005a12:	71bb      	strb	r3, [r7, #6]
            if (sPaint_time.Min == 60) {
 8005a14:	797b      	ldrb	r3, [r7, #5]
 8005a16:	2b3c      	cmp	r3, #60	@ 0x3c
 8005a18:	d10e      	bne.n	8005a38 <EPD_test_2IN9_V2+0x2a8>
                sPaint_time.Hour =  sPaint_time.Hour + 1;
 8005a1a:	793b      	ldrb	r3, [r7, #4]
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	b2db      	uxtb	r3, r3
 8005a20:	713b      	strb	r3, [r7, #4]
                sPaint_time.Min = 0;
 8005a22:	2300      	movs	r3, #0
 8005a24:	717b      	strb	r3, [r7, #5]
                if (sPaint_time.Hour == 24) {
 8005a26:	793b      	ldrb	r3, [r7, #4]
 8005a28:	2b18      	cmp	r3, #24
 8005a2a:	d105      	bne.n	8005a38 <EPD_test_2IN9_V2+0x2a8>
                    sPaint_time.Hour = 0;
 8005a2c:	2300      	movs	r3, #0
 8005a2e:	713b      	strb	r3, [r7, #4]
                    sPaint_time.Min = 0;
 8005a30:	2300      	movs	r3, #0
 8005a32:	717b      	strb	r3, [r7, #5]
                    sPaint_time.Sec = 0;
 8005a34:	2300      	movs	r3, #0
 8005a36:	71bb      	strb	r3, [r7, #6]
                }
            }
        }
        Paint_ClearWindows(150, 80, 150 + EpdFont20.Width * 7, 80 + EpdFont20.Height, WHITE);
 8005a38:	4b27      	ldr	r3, [pc, #156]	@ (8005ad8 <EPD_test_2IN9_V2+0x348>)
 8005a3a:	889b      	ldrh	r3, [r3, #4]
 8005a3c:	461a      	mov	r2, r3
 8005a3e:	00d2      	lsls	r2, r2, #3
 8005a40:	1ad3      	subs	r3, r2, r3
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	3396      	adds	r3, #150	@ 0x96
 8005a46:	b29a      	uxth	r2, r3
 8005a48:	4b23      	ldr	r3, [pc, #140]	@ (8005ad8 <EPD_test_2IN9_V2+0x348>)
 8005a4a:	88db      	ldrh	r3, [r3, #6]
 8005a4c:	3350      	adds	r3, #80	@ 0x50
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	21ff      	movs	r1, #255	@ 0xff
 8005a52:	9100      	str	r1, [sp, #0]
 8005a54:	2150      	movs	r1, #80	@ 0x50
 8005a56:	2096      	movs	r0, #150	@ 0x96
 8005a58:	f000 fab8 	bl	8005fcc <Paint_ClearWindows>
        Paint_DrawTime(150, 80, &sPaint_time, &EpdFont20, WHITE, BLACK);
 8005a5c:	463a      	mov	r2, r7
 8005a5e:	2300      	movs	r3, #0
 8005a60:	9301      	str	r3, [sp, #4]
 8005a62:	23ff      	movs	r3, #255	@ 0xff
 8005a64:	9300      	str	r3, [sp, #0]
 8005a66:	4b1c      	ldr	r3, [pc, #112]	@ (8005ad8 <EPD_test_2IN9_V2+0x348>)
 8005a68:	2150      	movs	r1, #80	@ 0x50
 8005a6a:	2096      	movs	r0, #150	@ 0x96
 8005a6c:	f001 f994 	bl	8006d98 <Paint_DrawTime>

        num = num - 1;
 8005a70:	7bfb      	ldrb	r3, [r7, #15]
 8005a72:	3b01      	subs	r3, #1
 8005a74:	73fb      	strb	r3, [r7, #15]
        if(num == 0) {
 8005a76:	7bfb      	ldrb	r3, [r7, #15]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d02f      	beq.n	8005adc <EPD_test_2IN9_V2+0x34c>
            break;
        }
		EPD_2IN9_V2_Display_Partial(BlackImage);
 8005a7c:	68b8      	ldr	r0, [r7, #8]
 8005a7e:	f7ff fe07 	bl	8005690 <EPD_2IN9_V2_Display_Partial>
        DEV_Delay_ms(500);//Analog clock 1s
 8005a82:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005a86:	f7fb fed5 	bl	8001834 <HAL_Delay>
        sPaint_time.Sec = sPaint_time.Sec + 1;
 8005a8a:	e7b6      	b.n	80059fa <EPD_test_2IN9_V2+0x26a>
 8005a8c:	08016d28 	.word	0x08016d28
 8005a90:	08016d40 	.word	0x08016d40
 8005a94:	08016d5c 	.word	0x08016d5c
 8005a98:	08016d84 	.word	0x08016d84
 8005a9c:	08016d94 	.word	0x08016d94
 8005aa0:	08017908 	.word	0x08017908
 8005aa4:	08016dac 	.word	0x08016dac
 8005aa8:	08016db8 	.word	0x08016db8
 8005aac:	2000036c 	.word	0x2000036c
 8005ab0:	08016dcc 	.word	0x08016dcc
 8005ab4:	20000358 	.word	0x20000358
 8005ab8:	08016dd8 	.word	0x08016dd8
 8005abc:	075bcd15 	.word	0x075bcd15
 8005ac0:	3ade68b1 	.word	0x3ade68b1
 8005ac4:	20000360 	.word	0x20000360
 8005ac8:	08016de4 	.word	0x08016de4
 8005acc:	2000037c 	.word	0x2000037c
 8005ad0:	08016dec 	.word	0x08016dec
 8005ad4:	08016df8 	.word	0x08016df8
 8005ad8:	20000374 	.word	0x20000374
            break;
 8005adc:	bf00      	nop
    }
#endif

	printf("Clear...\r\n");
 8005ade:	480f      	ldr	r0, [pc, #60]	@ (8005b1c <EPD_test_2IN9_V2+0x38c>)
 8005ae0:	f00d fd7a 	bl	80135d8 <puts>
	EPD_2IN9_V2_Init();
 8005ae4:	f7ff fd2c 	bl	8005540 <EPD_2IN9_V2_Init>
    EPD_2IN9_V2_Clear();
 8005ae8:	f7ff fd68 	bl	80055bc <EPD_2IN9_V2_Clear>
	
    printf("Goto Sleep...\r\n");
 8005aec:	480c      	ldr	r0, [pc, #48]	@ (8005b20 <EPD_test_2IN9_V2+0x390>)
 8005aee:	f00d fd73 	bl	80135d8 <puts>
    EPD_2IN9_V2_Sleep();
 8005af2:	f7ff fe3f 	bl	8005774 <EPD_2IN9_V2_Sleep>
    free(BlackImage);
 8005af6:	68b8      	ldr	r0, [r7, #8]
 8005af8:	f00c ff2e 	bl	8012958 <free>
    BlackImage = NULL;
 8005afc:	2300      	movs	r3, #0
 8005afe:	60bb      	str	r3, [r7, #8]
    DEV_Delay_ms(2000);//important, at least 2s
 8005b00:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8005b04:	f7fb fe96 	bl	8001834 <HAL_Delay>
    // close 5V
    printf("close 5V, Module enters 0 power consumption ...\r\n");
 8005b08:	4806      	ldr	r0, [pc, #24]	@ (8005b24 <EPD_test_2IN9_V2+0x394>)
 8005b0a:	f00d fd65 	bl	80135d8 <puts>
    DEV_Module_Exit();
 8005b0e:	f7ff fba7 	bl	8005260 <DEV_Module_Exit>
    return 0;
 8005b12:	2300      	movs	r3, #0
}
 8005b14:	4618      	mov	r0, r3
 8005b16:	3710      	adds	r7, #16
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	bd80      	pop	{r7, pc}
 8005b1c:	08016e0c 	.word	0x08016e0c
 8005b20:	08016e18 	.word	0x08016e18
 8005b24:	08016e28 	.word	0x08016e28

08005b28 <Paint_NewImage>:
    width   :   The width of the picture
    Height  :   The height of the picture
    Color   :   Whether the picture is inverted
******************************************************************************/
void Paint_NewImage(UBYTE *image, UWORD Width, UWORD Height, UWORD Rotate, UWORD Color)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b085      	sub	sp, #20
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	60f8      	str	r0, [r7, #12]
 8005b30:	4608      	mov	r0, r1
 8005b32:	4611      	mov	r1, r2
 8005b34:	461a      	mov	r2, r3
 8005b36:	4603      	mov	r3, r0
 8005b38:	817b      	strh	r3, [r7, #10]
 8005b3a:	460b      	mov	r3, r1
 8005b3c:	813b      	strh	r3, [r7, #8]
 8005b3e:	4613      	mov	r3, r2
 8005b40:	80fb      	strh	r3, [r7, #6]
    Paint.Image = NULL;
 8005b42:	4b23      	ldr	r3, [pc, #140]	@ (8005bd0 <Paint_NewImage+0xa8>)
 8005b44:	2200      	movs	r2, #0
 8005b46:	601a      	str	r2, [r3, #0]
    Paint.Image = image;
 8005b48:	4a21      	ldr	r2, [pc, #132]	@ (8005bd0 <Paint_NewImage+0xa8>)
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	6013      	str	r3, [r2, #0]

    Paint.WidthMemory = Width;
 8005b4e:	4a20      	ldr	r2, [pc, #128]	@ (8005bd0 <Paint_NewImage+0xa8>)
 8005b50:	897b      	ldrh	r3, [r7, #10]
 8005b52:	8113      	strh	r3, [r2, #8]
    Paint.HeightMemory = Height;
 8005b54:	4a1e      	ldr	r2, [pc, #120]	@ (8005bd0 <Paint_NewImage+0xa8>)
 8005b56:	893b      	ldrh	r3, [r7, #8]
 8005b58:	8153      	strh	r3, [r2, #10]
    Paint.Color = Color;    
 8005b5a:	4a1d      	ldr	r2, [pc, #116]	@ (8005bd0 <Paint_NewImage+0xa8>)
 8005b5c:	8b3b      	ldrh	r3, [r7, #24]
 8005b5e:	8193      	strh	r3, [r2, #12]
	Paint.Scale = 2;
 8005b60:	4b1b      	ldr	r3, [pc, #108]	@ (8005bd0 <Paint_NewImage+0xa8>)
 8005b62:	2202      	movs	r2, #2
 8005b64:	82da      	strh	r2, [r3, #22]
		
    Paint.WidthByte = (Width % 8 == 0)? (Width / 8 ): (Width / 8 + 1);
 8005b66:	897b      	ldrh	r3, [r7, #10]
 8005b68:	f003 0307 	and.w	r3, r3, #7
 8005b6c:	b29b      	uxth	r3, r3
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d103      	bne.n	8005b7a <Paint_NewImage+0x52>
 8005b72:	897b      	ldrh	r3, [r7, #10]
 8005b74:	08db      	lsrs	r3, r3, #3
 8005b76:	b29b      	uxth	r3, r3
 8005b78:	e004      	b.n	8005b84 <Paint_NewImage+0x5c>
 8005b7a:	897b      	ldrh	r3, [r7, #10]
 8005b7c:	08db      	lsrs	r3, r3, #3
 8005b7e:	b29b      	uxth	r3, r3
 8005b80:	3301      	adds	r3, #1
 8005b82:	b29b      	uxth	r3, r3
 8005b84:	4a12      	ldr	r2, [pc, #72]	@ (8005bd0 <Paint_NewImage+0xa8>)
 8005b86:	8253      	strh	r3, [r2, #18]
    Paint.HeightByte = Height;    
 8005b88:	4a11      	ldr	r2, [pc, #68]	@ (8005bd0 <Paint_NewImage+0xa8>)
 8005b8a:	893b      	ldrh	r3, [r7, #8]
 8005b8c:	8293      	strh	r3, [r2, #20]
//    printf("WidthByte = %d, HeightByte = %d\r\n", Paint.WidthByte, Paint.HeightByte);
//    printf(" EPD_WIDTH / 8 = %d\r\n",  122 / 8);
   
    Paint.Rotate = Rotate;
 8005b8e:	4a10      	ldr	r2, [pc, #64]	@ (8005bd0 <Paint_NewImage+0xa8>)
 8005b90:	88fb      	ldrh	r3, [r7, #6]
 8005b92:	81d3      	strh	r3, [r2, #14]
    Paint.Mirror = MIRROR_NONE;
 8005b94:	4b0e      	ldr	r3, [pc, #56]	@ (8005bd0 <Paint_NewImage+0xa8>)
 8005b96:	2200      	movs	r2, #0
 8005b98:	821a      	strh	r2, [r3, #16]
    
    if(Rotate == ROTATE_0 || Rotate == ROTATE_180) {
 8005b9a:	88fb      	ldrh	r3, [r7, #6]
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d002      	beq.n	8005ba6 <Paint_NewImage+0x7e>
 8005ba0:	88fb      	ldrh	r3, [r7, #6]
 8005ba2:	2bb4      	cmp	r3, #180	@ 0xb4
 8005ba4:	d106      	bne.n	8005bb4 <Paint_NewImage+0x8c>
        Paint.Width = Width;
 8005ba6:	4a0a      	ldr	r2, [pc, #40]	@ (8005bd0 <Paint_NewImage+0xa8>)
 8005ba8:	897b      	ldrh	r3, [r7, #10]
 8005baa:	8093      	strh	r3, [r2, #4]
        Paint.Height = Height;
 8005bac:	4a08      	ldr	r2, [pc, #32]	@ (8005bd0 <Paint_NewImage+0xa8>)
 8005bae:	893b      	ldrh	r3, [r7, #8]
 8005bb0:	80d3      	strh	r3, [r2, #6]
 8005bb2:	e006      	b.n	8005bc2 <Paint_NewImage+0x9a>
    } else {
        Paint.Width = Height;
 8005bb4:	4a06      	ldr	r2, [pc, #24]	@ (8005bd0 <Paint_NewImage+0xa8>)
 8005bb6:	893b      	ldrh	r3, [r7, #8]
 8005bb8:	8093      	strh	r3, [r2, #4]
        Paint.Height = Width;
 8005bba:	4a05      	ldr	r2, [pc, #20]	@ (8005bd0 <Paint_NewImage+0xa8>)
 8005bbc:	897b      	ldrh	r3, [r7, #10]
 8005bbe:	80d3      	strh	r3, [r2, #6]
    }
}
 8005bc0:	bf00      	nop
 8005bc2:	bf00      	nop
 8005bc4:	3714      	adds	r7, #20
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bcc:	4770      	bx	lr
 8005bce:	bf00      	nop
 8005bd0:	20000ea8 	.word	0x20000ea8

08005bd4 <Paint_SelectImage>:
function: Select Image
parameter:
    image : Pointer to the image cache
******************************************************************************/
void Paint_SelectImage(UBYTE *image)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b083      	sub	sp, #12
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
    Paint.Image = image;
 8005bdc:	4a04      	ldr	r2, [pc, #16]	@ (8005bf0 <Paint_SelectImage+0x1c>)
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	6013      	str	r3, [r2, #0]
}
 8005be2:	bf00      	nop
 8005be4:	370c      	adds	r7, #12
 8005be6:	46bd      	mov	sp, r7
 8005be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bec:	4770      	bx	lr
 8005bee:	bf00      	nop
 8005bf0:	20000ea8 	.word	0x20000ea8

08005bf4 <Paint_SetPixel>:
    Xpoint : At point X
    Ypoint : At point Y
    Color  : Painted colors
******************************************************************************/
void Paint_SetPixel(UWORD Xpoint, UWORD Ypoint, UWORD Color)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b08a      	sub	sp, #40	@ 0x28
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	80fb      	strh	r3, [r7, #6]
 8005bfe:	460b      	mov	r3, r1
 8005c00:	80bb      	strh	r3, [r7, #4]
 8005c02:	4613      	mov	r3, r2
 8005c04:	807b      	strh	r3, [r7, #2]
    if(Xpoint > Paint.Width || Ypoint > Paint.Height){
 8005c06:	4b9f      	ldr	r3, [pc, #636]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005c08:	889b      	ldrh	r3, [r3, #4]
 8005c0a:	88fa      	ldrh	r2, [r7, #6]
 8005c0c:	429a      	cmp	r2, r3
 8005c0e:	d804      	bhi.n	8005c1a <Paint_SetPixel+0x26>
 8005c10:	4b9c      	ldr	r3, [pc, #624]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005c12:	88db      	ldrh	r3, [r3, #6]
 8005c14:	88ba      	ldrh	r2, [r7, #4]
 8005c16:	429a      	cmp	r2, r3
 8005c18:	d903      	bls.n	8005c22 <Paint_SetPixel+0x2e>
        Debug("Exceeding display boundaries\r\n");
 8005c1a:	489b      	ldr	r0, [pc, #620]	@ (8005e88 <Paint_SetPixel+0x294>)
 8005c1c:	f00d fcdc 	bl	80135d8 <puts>
        return;
 8005c20:	e12d      	b.n	8005e7e <Paint_SetPixel+0x28a>
    }      
    UWORD X, Y;

    switch(Paint.Rotate) {
 8005c22:	4b98      	ldr	r3, [pc, #608]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005c24:	89db      	ldrh	r3, [r3, #14]
 8005c26:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8005c2a:	d02b      	beq.n	8005c84 <Paint_SetPixel+0x90>
 8005c2c:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8005c30:	f300 8122 	bgt.w	8005e78 <Paint_SetPixel+0x284>
 8005c34:	2bb4      	cmp	r3, #180	@ 0xb4
 8005c36:	d016      	beq.n	8005c66 <Paint_SetPixel+0x72>
 8005c38:	2bb4      	cmp	r3, #180	@ 0xb4
 8005c3a:	f300 811d 	bgt.w	8005e78 <Paint_SetPixel+0x284>
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d002      	beq.n	8005c48 <Paint_SetPixel+0x54>
 8005c42:	2b5a      	cmp	r3, #90	@ 0x5a
 8005c44:	d005      	beq.n	8005c52 <Paint_SetPixel+0x5e>
    case 270:
        X = Ypoint;
        Y = Paint.HeightMemory - Xpoint - 1;
        break;
    default:
        return;
 8005c46:	e117      	b.n	8005e78 <Paint_SetPixel+0x284>
        X = Xpoint;
 8005c48:	88fb      	ldrh	r3, [r7, #6]
 8005c4a:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Ypoint;  
 8005c4c:	88bb      	ldrh	r3, [r7, #4]
 8005c4e:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005c50:	e022      	b.n	8005c98 <Paint_SetPixel+0xa4>
        X = Paint.WidthMemory - Ypoint - 1;
 8005c52:	4b8c      	ldr	r3, [pc, #560]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005c54:	891a      	ldrh	r2, [r3, #8]
 8005c56:	88bb      	ldrh	r3, [r7, #4]
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	b29b      	uxth	r3, r3
 8005c5c:	3b01      	subs	r3, #1
 8005c5e:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Xpoint;
 8005c60:	88fb      	ldrh	r3, [r7, #6]
 8005c62:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005c64:	e018      	b.n	8005c98 <Paint_SetPixel+0xa4>
        X = Paint.WidthMemory - Xpoint - 1;
 8005c66:	4b87      	ldr	r3, [pc, #540]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005c68:	891a      	ldrh	r2, [r3, #8]
 8005c6a:	88fb      	ldrh	r3, [r7, #6]
 8005c6c:	1ad3      	subs	r3, r2, r3
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	3b01      	subs	r3, #1
 8005c72:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Ypoint - 1;
 8005c74:	4b83      	ldr	r3, [pc, #524]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005c76:	895a      	ldrh	r2, [r3, #10]
 8005c78:	88bb      	ldrh	r3, [r7, #4]
 8005c7a:	1ad3      	subs	r3, r2, r3
 8005c7c:	b29b      	uxth	r3, r3
 8005c7e:	3b01      	subs	r3, #1
 8005c80:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005c82:	e009      	b.n	8005c98 <Paint_SetPixel+0xa4>
        X = Ypoint;
 8005c84:	88bb      	ldrh	r3, [r7, #4]
 8005c86:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Xpoint - 1;
 8005c88:	4b7e      	ldr	r3, [pc, #504]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005c8a:	895a      	ldrh	r2, [r3, #10]
 8005c8c:	88fb      	ldrh	r3, [r7, #6]
 8005c8e:	1ad3      	subs	r3, r2, r3
 8005c90:	b29b      	uxth	r3, r3
 8005c92:	3b01      	subs	r3, #1
 8005c94:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005c96:	bf00      	nop
    }
    
    switch(Paint.Mirror) {
 8005c98:	4b7a      	ldr	r3, [pc, #488]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005c9a:	8a1b      	ldrh	r3, [r3, #16]
 8005c9c:	2b03      	cmp	r3, #3
 8005c9e:	f200 80ed 	bhi.w	8005e7c <Paint_SetPixel+0x288>
 8005ca2:	a201      	add	r2, pc, #4	@ (adr r2, 8005ca8 <Paint_SetPixel+0xb4>)
 8005ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ca8:	08005cf7 	.word	0x08005cf7
 8005cac:	08005cb9 	.word	0x08005cb9
 8005cb0:	08005cc9 	.word	0x08005cc9
 8005cb4:	08005cd9 	.word	0x08005cd9
    case MIRROR_NONE:
        break;
    case MIRROR_HORIZONTAL:
        X = Paint.WidthMemory - X - 1;
 8005cb8:	4b72      	ldr	r3, [pc, #456]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005cba:	891a      	ldrh	r2, [r3, #8]
 8005cbc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005cbe:	1ad3      	subs	r3, r2, r3
 8005cc0:	b29b      	uxth	r3, r3
 8005cc2:	3b01      	subs	r3, #1
 8005cc4:	84fb      	strh	r3, [r7, #38]	@ 0x26
        break;
 8005cc6:	e017      	b.n	8005cf8 <Paint_SetPixel+0x104>
    case MIRROR_VERTICAL:
        Y = Paint.HeightMemory - Y - 1;
 8005cc8:	4b6e      	ldr	r3, [pc, #440]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005cca:	895a      	ldrh	r2, [r3, #10]
 8005ccc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005cce:	1ad3      	subs	r3, r2, r3
 8005cd0:	b29b      	uxth	r3, r3
 8005cd2:	3b01      	subs	r3, #1
 8005cd4:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005cd6:	e00f      	b.n	8005cf8 <Paint_SetPixel+0x104>
    case MIRROR_ORIGIN:
        X = Paint.WidthMemory - X - 1;
 8005cd8:	4b6a      	ldr	r3, [pc, #424]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005cda:	891a      	ldrh	r2, [r3, #8]
 8005cdc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005cde:	1ad3      	subs	r3, r2, r3
 8005ce0:	b29b      	uxth	r3, r3
 8005ce2:	3b01      	subs	r3, #1
 8005ce4:	84fb      	strh	r3, [r7, #38]	@ 0x26
        Y = Paint.HeightMemory - Y - 1;
 8005ce6:	4b67      	ldr	r3, [pc, #412]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005ce8:	895a      	ldrh	r2, [r3, #10]
 8005cea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005cec:	1ad3      	subs	r3, r2, r3
 8005cee:	b29b      	uxth	r3, r3
 8005cf0:	3b01      	subs	r3, #1
 8005cf2:	84bb      	strh	r3, [r7, #36]	@ 0x24
        break;
 8005cf4:	e000      	b.n	8005cf8 <Paint_SetPixel+0x104>
        break;
 8005cf6:	bf00      	nop
    default:
        return;
    }

    if(X > Paint.WidthMemory || Y > Paint.HeightMemory){
 8005cf8:	4b62      	ldr	r3, [pc, #392]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005cfa:	891b      	ldrh	r3, [r3, #8]
 8005cfc:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8005cfe:	429a      	cmp	r2, r3
 8005d00:	d804      	bhi.n	8005d0c <Paint_SetPixel+0x118>
 8005d02:	4b60      	ldr	r3, [pc, #384]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005d04:	895b      	ldrh	r3, [r3, #10]
 8005d06:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d903      	bls.n	8005d14 <Paint_SetPixel+0x120>
        Debug("Exceeding display boundaries\r\n");
 8005d0c:	485e      	ldr	r0, [pc, #376]	@ (8005e88 <Paint_SetPixel+0x294>)
 8005d0e:	f00d fc63 	bl	80135d8 <puts>
        return;
 8005d12:	e0b4      	b.n	8005e7e <Paint_SetPixel+0x28a>
    }
    
    if(Paint.Scale == 2){
 8005d14:	4b5b      	ldr	r3, [pc, #364]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005d16:	8adb      	ldrh	r3, [r3, #22]
 8005d18:	2b02      	cmp	r3, #2
 8005d1a:	d139      	bne.n	8005d90 <Paint_SetPixel+0x19c>
        UDOUBLE Addr = X / 8 + Y * Paint.WidthByte;
 8005d1c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005d1e:	08db      	lsrs	r3, r3, #3
 8005d20:	b29b      	uxth	r3, r3
 8005d22:	4619      	mov	r1, r3
 8005d24:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005d26:	4a57      	ldr	r2, [pc, #348]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005d28:	8a52      	ldrh	r2, [r2, #18]
 8005d2a:	fb02 f303 	mul.w	r3, r2, r3
 8005d2e:	440b      	add	r3, r1
 8005d30:	613b      	str	r3, [r7, #16]
        UBYTE Rdata = Paint.Image[Addr];
 8005d32:	4b54      	ldr	r3, [pc, #336]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	693b      	ldr	r3, [r7, #16]
 8005d38:	4413      	add	r3, r2
 8005d3a:	781b      	ldrb	r3, [r3, #0]
 8005d3c:	73fb      	strb	r3, [r7, #15]
        if(Color == BLACK)
 8005d3e:	887b      	ldrh	r3, [r7, #2]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d113      	bne.n	8005d6c <Paint_SetPixel+0x178>
            Paint.Image[Addr] = Rdata & ~(0x80 >> (X % 8));
 8005d44:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005d46:	f003 0307 	and.w	r3, r3, #7
 8005d4a:	2280      	movs	r2, #128	@ 0x80
 8005d4c:	fa42 f303 	asr.w	r3, r2, r3
 8005d50:	b25b      	sxtb	r3, r3
 8005d52:	43db      	mvns	r3, r3
 8005d54:	b25a      	sxtb	r2, r3
 8005d56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d5a:	4013      	ands	r3, r2
 8005d5c:	b259      	sxtb	r1, r3
 8005d5e:	4b49      	ldr	r3, [pc, #292]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005d60:	681a      	ldr	r2, [r3, #0]
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	4413      	add	r3, r2
 8005d66:	b2ca      	uxtb	r2, r1
 8005d68:	701a      	strb	r2, [r3, #0]
 8005d6a:	e088      	b.n	8005e7e <Paint_SetPixel+0x28a>
        else
            Paint.Image[Addr] = Rdata | (0x80 >> (X % 8));
 8005d6c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005d6e:	f003 0307 	and.w	r3, r3, #7
 8005d72:	2280      	movs	r2, #128	@ 0x80
 8005d74:	fa42 f303 	asr.w	r3, r2, r3
 8005d78:	b25a      	sxtb	r2, r3
 8005d7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005d7e:	4313      	orrs	r3, r2
 8005d80:	b259      	sxtb	r1, r3
 8005d82:	4b40      	ldr	r3, [pc, #256]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	693b      	ldr	r3, [r7, #16]
 8005d88:	4413      	add	r3, r2
 8005d8a:	b2ca      	uxtb	r2, r1
 8005d8c:	701a      	strb	r2, [r3, #0]
 8005d8e:	e076      	b.n	8005e7e <Paint_SetPixel+0x28a>
    }else if(Paint.Scale == 4){
 8005d90:	4b3c      	ldr	r3, [pc, #240]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005d92:	8adb      	ldrh	r3, [r3, #22]
 8005d94:	2b04      	cmp	r3, #4
 8005d96:	d137      	bne.n	8005e08 <Paint_SetPixel+0x214>
        UDOUBLE Addr = X / 4 + Y * Paint.WidthByte;
 8005d98:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005d9a:	089b      	lsrs	r3, r3, #2
 8005d9c:	b29b      	uxth	r3, r3
 8005d9e:	4619      	mov	r1, r3
 8005da0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005da2:	4a38      	ldr	r2, [pc, #224]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005da4:	8a52      	ldrh	r2, [r2, #18]
 8005da6:	fb02 f303 	mul.w	r3, r2, r3
 8005daa:	440b      	add	r3, r1
 8005dac:	61bb      	str	r3, [r7, #24]
        Color = Color % 4;//Guaranteed color scale is 4  --- 0~3
 8005dae:	887b      	ldrh	r3, [r7, #2]
 8005db0:	f003 0303 	and.w	r3, r3, #3
 8005db4:	807b      	strh	r3, [r7, #2]
        UBYTE Rdata = Paint.Image[Addr];
 8005db6:	4b33      	ldr	r3, [pc, #204]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005db8:	681a      	ldr	r2, [r3, #0]
 8005dba:	69bb      	ldr	r3, [r7, #24]
 8005dbc:	4413      	add	r3, r2
 8005dbe:	781b      	ldrb	r3, [r3, #0]
 8005dc0:	75fb      	strb	r3, [r7, #23]
        
        Rdata = Rdata & (~(0xC0 >> ((X % 4)*2)));
 8005dc2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005dc4:	f003 0303 	and.w	r3, r3, #3
 8005dc8:	005b      	lsls	r3, r3, #1
 8005dca:	22c0      	movs	r2, #192	@ 0xc0
 8005dcc:	fa42 f303 	asr.w	r3, r2, r3
 8005dd0:	b25b      	sxtb	r3, r3
 8005dd2:	43db      	mvns	r3, r3
 8005dd4:	b25a      	sxtb	r2, r3
 8005dd6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005dda:	4013      	ands	r3, r2
 8005ddc:	b25b      	sxtb	r3, r3
 8005dde:	75fb      	strb	r3, [r7, #23]
        Paint.Image[Addr] = Rdata | ((Color << 6) >> ((X % 4)*2));
 8005de0:	887b      	ldrh	r3, [r7, #2]
 8005de2:	019a      	lsls	r2, r3, #6
 8005de4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005de6:	f003 0303 	and.w	r3, r3, #3
 8005dea:	005b      	lsls	r3, r3, #1
 8005dec:	fa42 f303 	asr.w	r3, r2, r3
 8005df0:	b25a      	sxtb	r2, r3
 8005df2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8005df6:	4313      	orrs	r3, r2
 8005df8:	b259      	sxtb	r1, r3
 8005dfa:	4b22      	ldr	r3, [pc, #136]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	69bb      	ldr	r3, [r7, #24]
 8005e00:	4413      	add	r3, r2
 8005e02:	b2ca      	uxtb	r2, r1
 8005e04:	701a      	strb	r2, [r3, #0]
 8005e06:	e03a      	b.n	8005e7e <Paint_SetPixel+0x28a>
    }else if(Paint.Scale == 7){
 8005e08:	4b1e      	ldr	r3, [pc, #120]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005e0a:	8adb      	ldrh	r3, [r3, #22]
 8005e0c:	2b07      	cmp	r3, #7
 8005e0e:	d136      	bne.n	8005e7e <Paint_SetPixel+0x28a>
		UDOUBLE Addr = X / 2  + Y * Paint.WidthByte;
 8005e10:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e12:	085b      	lsrs	r3, r3, #1
 8005e14:	b29b      	uxth	r3, r3
 8005e16:	4619      	mov	r1, r3
 8005e18:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005e1a:	4a1a      	ldr	r2, [pc, #104]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005e1c:	8a52      	ldrh	r2, [r2, #18]
 8005e1e:	fb02 f303 	mul.w	r3, r2, r3
 8005e22:	440b      	add	r3, r1
 8005e24:	623b      	str	r3, [r7, #32]
		UBYTE Rdata = Paint.Image[Addr];
 8005e26:	4b17      	ldr	r3, [pc, #92]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005e28:	681a      	ldr	r2, [r3, #0]
 8005e2a:	6a3b      	ldr	r3, [r7, #32]
 8005e2c:	4413      	add	r3, r2
 8005e2e:	781b      	ldrb	r3, [r3, #0]
 8005e30:	77fb      	strb	r3, [r7, #31]
		Rdata = Rdata & (~(0xF0 >> ((X % 2)*4)));//Clear first, then set value
 8005e32:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e34:	f003 0301 	and.w	r3, r3, #1
 8005e38:	009b      	lsls	r3, r3, #2
 8005e3a:	22f0      	movs	r2, #240	@ 0xf0
 8005e3c:	fa42 f303 	asr.w	r3, r2, r3
 8005e40:	b25b      	sxtb	r3, r3
 8005e42:	43db      	mvns	r3, r3
 8005e44:	b25a      	sxtb	r2, r3
 8005e46:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005e4a:	4013      	ands	r3, r2
 8005e4c:	b25b      	sxtb	r3, r3
 8005e4e:	77fb      	strb	r3, [r7, #31]
		Paint.Image[Addr] = Rdata | ((Color << 4) >> ((X % 2)*4));
 8005e50:	887b      	ldrh	r3, [r7, #2]
 8005e52:	011a      	lsls	r2, r3, #4
 8005e54:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8005e56:	f003 0301 	and.w	r3, r3, #1
 8005e5a:	009b      	lsls	r3, r3, #2
 8005e5c:	fa42 f303 	asr.w	r3, r2, r3
 8005e60:	b25a      	sxtb	r2, r3
 8005e62:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	b259      	sxtb	r1, r3
 8005e6a:	4b06      	ldr	r3, [pc, #24]	@ (8005e84 <Paint_SetPixel+0x290>)
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	6a3b      	ldr	r3, [r7, #32]
 8005e70:	4413      	add	r3, r2
 8005e72:	b2ca      	uxtb	r2, r1
 8005e74:	701a      	strb	r2, [r3, #0]
 8005e76:	e002      	b.n	8005e7e <Paint_SetPixel+0x28a>
        return;
 8005e78:	bf00      	nop
 8005e7a:	e000      	b.n	8005e7e <Paint_SetPixel+0x28a>
        return;
 8005e7c:	bf00      	nop
		//printf("Add =  %d ,data = %d\r\n",Addr,Rdata);
		}
}
 8005e7e:	3728      	adds	r7, #40	@ 0x28
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}
 8005e84:	20000ea8 	.word	0x20000ea8
 8005e88:	08016f84 	.word	0x08016f84

08005e8c <Paint_Clear>:
function: Clear the color of the picture
parameter:
    Color : Painted colors
******************************************************************************/
void Paint_Clear(UWORD Color)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	b089      	sub	sp, #36	@ 0x24
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	4603      	mov	r3, r0
 8005e94:	80fb      	strh	r3, [r7, #6]
	if(Paint.Scale == 2) {
 8005e96:	4b4c      	ldr	r3, [pc, #304]	@ (8005fc8 <Paint_Clear+0x13c>)
 8005e98:	8adb      	ldrh	r3, [r3, #22]
 8005e9a:	2b02      	cmp	r3, #2
 8005e9c:	d125      	bne.n	8005eea <Paint_Clear+0x5e>
		for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	83fb      	strh	r3, [r7, #30]
 8005ea2:	e01c      	b.n	8005ede <Paint_Clear+0x52>
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	83bb      	strh	r3, [r7, #28]
 8005ea8:	e011      	b.n	8005ece <Paint_Clear+0x42>
				UDOUBLE Addr = X + Y*Paint.WidthByte;
 8005eaa:	8bba      	ldrh	r2, [r7, #28]
 8005eac:	8bfb      	ldrh	r3, [r7, #30]
 8005eae:	4946      	ldr	r1, [pc, #280]	@ (8005fc8 <Paint_Clear+0x13c>)
 8005eb0:	8a49      	ldrh	r1, [r1, #18]
 8005eb2:	fb01 f303 	mul.w	r3, r1, r3
 8005eb6:	4413      	add	r3, r2
 8005eb8:	60bb      	str	r3, [r7, #8]
				Paint.Image[Addr] = Color;
 8005eba:	4b43      	ldr	r3, [pc, #268]	@ (8005fc8 <Paint_Clear+0x13c>)
 8005ebc:	681a      	ldr	r2, [r3, #0]
 8005ebe:	68bb      	ldr	r3, [r7, #8]
 8005ec0:	4413      	add	r3, r2
 8005ec2:	88fa      	ldrh	r2, [r7, #6]
 8005ec4:	b2d2      	uxtb	r2, r2
 8005ec6:	701a      	strb	r2, [r3, #0]
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {//8 pixel =  1 byte
 8005ec8:	8bbb      	ldrh	r3, [r7, #28]
 8005eca:	3301      	adds	r3, #1
 8005ecc:	83bb      	strh	r3, [r7, #28]
 8005ece:	4b3e      	ldr	r3, [pc, #248]	@ (8005fc8 <Paint_Clear+0x13c>)
 8005ed0:	8a5b      	ldrh	r3, [r3, #18]
 8005ed2:	8bba      	ldrh	r2, [r7, #28]
 8005ed4:	429a      	cmp	r2, r3
 8005ed6:	d3e8      	bcc.n	8005eaa <Paint_Clear+0x1e>
		for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8005ed8:	8bfb      	ldrh	r3, [r7, #30]
 8005eda:	3301      	adds	r3, #1
 8005edc:	83fb      	strh	r3, [r7, #30]
 8005ede:	4b3a      	ldr	r3, [pc, #232]	@ (8005fc8 <Paint_Clear+0x13c>)
 8005ee0:	8a9b      	ldrh	r3, [r3, #20]
 8005ee2:	8bfa      	ldrh	r2, [r7, #30]
 8005ee4:	429a      	cmp	r2, r3
 8005ee6:	d3dd      	bcc.n	8005ea4 <Paint_Clear+0x18>
				UDOUBLE Addr = X + Y*Paint.WidthByte;
				Paint.Image[Addr] = (Color<<4)|Color;
			}
		}		
	}
}
 8005ee8:	e068      	b.n	8005fbc <Paint_Clear+0x130>
    }else if(Paint.Scale == 4) {
 8005eea:	4b37      	ldr	r3, [pc, #220]	@ (8005fc8 <Paint_Clear+0x13c>)
 8005eec:	8adb      	ldrh	r3, [r3, #22]
 8005eee:	2b04      	cmp	r3, #4
 8005ef0:	d135      	bne.n	8005f5e <Paint_Clear+0xd2>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8005ef2:	2300      	movs	r3, #0
 8005ef4:	837b      	strh	r3, [r7, #26]
 8005ef6:	e02c      	b.n	8005f52 <Paint_Clear+0xc6>
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {
 8005ef8:	2300      	movs	r3, #0
 8005efa:	833b      	strh	r3, [r7, #24]
 8005efc:	e021      	b.n	8005f42 <Paint_Clear+0xb6>
				UDOUBLE Addr = X + Y*Paint.WidthByte;
 8005efe:	8b3a      	ldrh	r2, [r7, #24]
 8005f00:	8b7b      	ldrh	r3, [r7, #26]
 8005f02:	4931      	ldr	r1, [pc, #196]	@ (8005fc8 <Paint_Clear+0x13c>)
 8005f04:	8a49      	ldrh	r1, [r1, #18]
 8005f06:	fb01 f303 	mul.w	r3, r1, r3
 8005f0a:	4413      	add	r3, r2
 8005f0c:	60fb      	str	r3, [r7, #12]
				Paint.Image[Addr] = (Color<<6)|(Color<<4)|(Color<<2)|Color;
 8005f0e:	88fb      	ldrh	r3, [r7, #6]
 8005f10:	019b      	lsls	r3, r3, #6
 8005f12:	b25a      	sxtb	r2, r3
 8005f14:	88fb      	ldrh	r3, [r7, #6]
 8005f16:	011b      	lsls	r3, r3, #4
 8005f18:	b25b      	sxtb	r3, r3
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	b25a      	sxtb	r2, r3
 8005f1e:	88fb      	ldrh	r3, [r7, #6]
 8005f20:	009b      	lsls	r3, r3, #2
 8005f22:	b25b      	sxtb	r3, r3
 8005f24:	4313      	orrs	r3, r2
 8005f26:	b25a      	sxtb	r2, r3
 8005f28:	88fb      	ldrh	r3, [r7, #6]
 8005f2a:	b25b      	sxtb	r3, r3
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	b259      	sxtb	r1, r3
 8005f30:	4b25      	ldr	r3, [pc, #148]	@ (8005fc8 <Paint_Clear+0x13c>)
 8005f32:	681a      	ldr	r2, [r3, #0]
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	4413      	add	r3, r2
 8005f38:	b2ca      	uxtb	r2, r1
 8005f3a:	701a      	strb	r2, [r3, #0]
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {
 8005f3c:	8b3b      	ldrh	r3, [r7, #24]
 8005f3e:	3301      	adds	r3, #1
 8005f40:	833b      	strh	r3, [r7, #24]
 8005f42:	4b21      	ldr	r3, [pc, #132]	@ (8005fc8 <Paint_Clear+0x13c>)
 8005f44:	8a5b      	ldrh	r3, [r3, #18]
 8005f46:	8b3a      	ldrh	r2, [r7, #24]
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	d3d8      	bcc.n	8005efe <Paint_Clear+0x72>
        for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8005f4c:	8b7b      	ldrh	r3, [r7, #26]
 8005f4e:	3301      	adds	r3, #1
 8005f50:	837b      	strh	r3, [r7, #26]
 8005f52:	4b1d      	ldr	r3, [pc, #116]	@ (8005fc8 <Paint_Clear+0x13c>)
 8005f54:	8a9b      	ldrh	r3, [r3, #20]
 8005f56:	8b7a      	ldrh	r2, [r7, #26]
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d3cd      	bcc.n	8005ef8 <Paint_Clear+0x6c>
}
 8005f5c:	e02e      	b.n	8005fbc <Paint_Clear+0x130>
	}else if(Paint.Scale == 7) {
 8005f5e:	4b1a      	ldr	r3, [pc, #104]	@ (8005fc8 <Paint_Clear+0x13c>)
 8005f60:	8adb      	ldrh	r3, [r3, #22]
 8005f62:	2b07      	cmp	r3, #7
 8005f64:	d12a      	bne.n	8005fbc <Paint_Clear+0x130>
		for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8005f66:	2300      	movs	r3, #0
 8005f68:	82fb      	strh	r3, [r7, #22]
 8005f6a:	e022      	b.n	8005fb2 <Paint_Clear+0x126>
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {
 8005f6c:	2300      	movs	r3, #0
 8005f6e:	82bb      	strh	r3, [r7, #20]
 8005f70:	e017      	b.n	8005fa2 <Paint_Clear+0x116>
				UDOUBLE Addr = X + Y*Paint.WidthByte;
 8005f72:	8aba      	ldrh	r2, [r7, #20]
 8005f74:	8afb      	ldrh	r3, [r7, #22]
 8005f76:	4914      	ldr	r1, [pc, #80]	@ (8005fc8 <Paint_Clear+0x13c>)
 8005f78:	8a49      	ldrh	r1, [r1, #18]
 8005f7a:	fb01 f303 	mul.w	r3, r1, r3
 8005f7e:	4413      	add	r3, r2
 8005f80:	613b      	str	r3, [r7, #16]
				Paint.Image[Addr] = (Color<<4)|Color;
 8005f82:	88fb      	ldrh	r3, [r7, #6]
 8005f84:	011b      	lsls	r3, r3, #4
 8005f86:	b25a      	sxtb	r2, r3
 8005f88:	88fb      	ldrh	r3, [r7, #6]
 8005f8a:	b25b      	sxtb	r3, r3
 8005f8c:	4313      	orrs	r3, r2
 8005f8e:	b259      	sxtb	r1, r3
 8005f90:	4b0d      	ldr	r3, [pc, #52]	@ (8005fc8 <Paint_Clear+0x13c>)
 8005f92:	681a      	ldr	r2, [r3, #0]
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	4413      	add	r3, r2
 8005f98:	b2ca      	uxtb	r2, r1
 8005f9a:	701a      	strb	r2, [r3, #0]
			for (UWORD X = 0; X < Paint.WidthByte; X++ ) {
 8005f9c:	8abb      	ldrh	r3, [r7, #20]
 8005f9e:	3301      	adds	r3, #1
 8005fa0:	82bb      	strh	r3, [r7, #20]
 8005fa2:	4b09      	ldr	r3, [pc, #36]	@ (8005fc8 <Paint_Clear+0x13c>)
 8005fa4:	8a5b      	ldrh	r3, [r3, #18]
 8005fa6:	8aba      	ldrh	r2, [r7, #20]
 8005fa8:	429a      	cmp	r2, r3
 8005faa:	d3e2      	bcc.n	8005f72 <Paint_Clear+0xe6>
		for (UWORD Y = 0; Y < Paint.HeightByte; Y++) {
 8005fac:	8afb      	ldrh	r3, [r7, #22]
 8005fae:	3301      	adds	r3, #1
 8005fb0:	82fb      	strh	r3, [r7, #22]
 8005fb2:	4b05      	ldr	r3, [pc, #20]	@ (8005fc8 <Paint_Clear+0x13c>)
 8005fb4:	8a9b      	ldrh	r3, [r3, #20]
 8005fb6:	8afa      	ldrh	r2, [r7, #22]
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d3d7      	bcc.n	8005f6c <Paint_Clear+0xe0>
}
 8005fbc:	bf00      	nop
 8005fbe:	3724      	adds	r7, #36	@ 0x24
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr
 8005fc8:	20000ea8 	.word	0x20000ea8

08005fcc <Paint_ClearWindows>:
    Xend   : x end point
    Yend   : y end point
    Color  : Painted colors
******************************************************************************/
void Paint_ClearWindows(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend, UWORD Color)
{
 8005fcc:	b590      	push	{r4, r7, lr}
 8005fce:	b085      	sub	sp, #20
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	4604      	mov	r4, r0
 8005fd4:	4608      	mov	r0, r1
 8005fd6:	4611      	mov	r1, r2
 8005fd8:	461a      	mov	r2, r3
 8005fda:	4623      	mov	r3, r4
 8005fdc:	80fb      	strh	r3, [r7, #6]
 8005fde:	4603      	mov	r3, r0
 8005fe0:	80bb      	strh	r3, [r7, #4]
 8005fe2:	460b      	mov	r3, r1
 8005fe4:	807b      	strh	r3, [r7, #2]
 8005fe6:	4613      	mov	r3, r2
 8005fe8:	803b      	strh	r3, [r7, #0]
    UWORD X, Y;
    for (Y = Ystart; Y < Yend; Y++) {
 8005fea:	88bb      	ldrh	r3, [r7, #4]
 8005fec:	81bb      	strh	r3, [r7, #12]
 8005fee:	e012      	b.n	8006016 <Paint_ClearWindows+0x4a>
        for (X = Xstart; X < Xend; X++) {//8 pixel =  1 byte
 8005ff0:	88fb      	ldrh	r3, [r7, #6]
 8005ff2:	81fb      	strh	r3, [r7, #14]
 8005ff4:	e008      	b.n	8006008 <Paint_ClearWindows+0x3c>
            Paint_SetPixel(X, Y, Color);
 8005ff6:	8c3a      	ldrh	r2, [r7, #32]
 8005ff8:	89b9      	ldrh	r1, [r7, #12]
 8005ffa:	89fb      	ldrh	r3, [r7, #14]
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f7ff fdf9 	bl	8005bf4 <Paint_SetPixel>
        for (X = Xstart; X < Xend; X++) {//8 pixel =  1 byte
 8006002:	89fb      	ldrh	r3, [r7, #14]
 8006004:	3301      	adds	r3, #1
 8006006:	81fb      	strh	r3, [r7, #14]
 8006008:	89fa      	ldrh	r2, [r7, #14]
 800600a:	887b      	ldrh	r3, [r7, #2]
 800600c:	429a      	cmp	r2, r3
 800600e:	d3f2      	bcc.n	8005ff6 <Paint_ClearWindows+0x2a>
    for (Y = Ystart; Y < Yend; Y++) {
 8006010:	89bb      	ldrh	r3, [r7, #12]
 8006012:	3301      	adds	r3, #1
 8006014:	81bb      	strh	r3, [r7, #12]
 8006016:	89ba      	ldrh	r2, [r7, #12]
 8006018:	883b      	ldrh	r3, [r7, #0]
 800601a:	429a      	cmp	r2, r3
 800601c:	d3e8      	bcc.n	8005ff0 <Paint_ClearWindows+0x24>
        }
    }
}
 800601e:	bf00      	nop
 8006020:	bf00      	nop
 8006022:	3714      	adds	r7, #20
 8006024:	46bd      	mov	sp, r7
 8006026:	bd90      	pop	{r4, r7, pc}

08006028 <Paint_DrawPoint>:
    Dot_Pixel	: point size
    Dot_Style	: point Style
******************************************************************************/
void Paint_DrawPoint(UWORD Xpoint, UWORD Ypoint, UWORD Color,
                     DOT_PIXEL Dot_Pixel, DOT_STYLE Dot_Style)
{
 8006028:	b590      	push	{r4, r7, lr}
 800602a:	b085      	sub	sp, #20
 800602c:	af00      	add	r7, sp, #0
 800602e:	4604      	mov	r4, r0
 8006030:	4608      	mov	r0, r1
 8006032:	4611      	mov	r1, r2
 8006034:	461a      	mov	r2, r3
 8006036:	4623      	mov	r3, r4
 8006038:	80fb      	strh	r3, [r7, #6]
 800603a:	4603      	mov	r3, r0
 800603c:	80bb      	strh	r3, [r7, #4]
 800603e:	460b      	mov	r3, r1
 8006040:	807b      	strh	r3, [r7, #2]
 8006042:	4613      	mov	r3, r2
 8006044:	707b      	strb	r3, [r7, #1]
    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 8006046:	4b4a      	ldr	r3, [pc, #296]	@ (8006170 <Paint_DrawPoint+0x148>)
 8006048:	889b      	ldrh	r3, [r3, #4]
 800604a:	88fa      	ldrh	r2, [r7, #6]
 800604c:	429a      	cmp	r2, r3
 800604e:	d804      	bhi.n	800605a <Paint_DrawPoint+0x32>
 8006050:	4b47      	ldr	r3, [pc, #284]	@ (8006170 <Paint_DrawPoint+0x148>)
 8006052:	88db      	ldrh	r3, [r3, #6]
 8006054:	88ba      	ldrh	r2, [r7, #4]
 8006056:	429a      	cmp	r2, r3
 8006058:	d911      	bls.n	800607e <Paint_DrawPoint+0x56>
        Debug("Paint_DrawPoint Input exceeds the normal display range\r\n");
 800605a:	4846      	ldr	r0, [pc, #280]	@ (8006174 <Paint_DrawPoint+0x14c>)
 800605c:	f00d fabc 	bl	80135d8 <puts>
				printf("Xpoint = %d , Paint.Width = %d  \r\n ",Xpoint,Paint.Width);
 8006060:	88fb      	ldrh	r3, [r7, #6]
 8006062:	4a43      	ldr	r2, [pc, #268]	@ (8006170 <Paint_DrawPoint+0x148>)
 8006064:	8892      	ldrh	r2, [r2, #4]
 8006066:	4619      	mov	r1, r3
 8006068:	4843      	ldr	r0, [pc, #268]	@ (8006178 <Paint_DrawPoint+0x150>)
 800606a:	f00d fa45 	bl	80134f8 <iprintf>
				printf("Ypoint = %d , Paint.Height = %d  \r\n ",Ypoint,Paint.Height);
 800606e:	88bb      	ldrh	r3, [r7, #4]
 8006070:	4a3f      	ldr	r2, [pc, #252]	@ (8006170 <Paint_DrawPoint+0x148>)
 8006072:	88d2      	ldrh	r2, [r2, #6]
 8006074:	4619      	mov	r1, r3
 8006076:	4841      	ldr	r0, [pc, #260]	@ (800617c <Paint_DrawPoint+0x154>)
 8006078:	f00d fa3e 	bl	80134f8 <iprintf>
        return;
 800607c:	e074      	b.n	8006168 <Paint_DrawPoint+0x140>
    }

    int16_t XDir_Num , YDir_Num;
    if (Dot_Style == DOT_FILL_AROUND) {
 800607e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006082:	2b01      	cmp	r3, #1
 8006084:	d144      	bne.n	8006110 <Paint_DrawPoint+0xe8>
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++) {
 8006086:	2300      	movs	r3, #0
 8006088:	81fb      	strh	r3, [r7, #14]
 800608a:	e039      	b.n	8006100 <Paint_DrawPoint+0xd8>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++) {
 800608c:	2300      	movs	r3, #0
 800608e:	81bb      	strh	r3, [r7, #12]
 8006090:	e029      	b.n	80060e6 <Paint_DrawPoint+0xbe>
                if(Xpoint + XDir_Num - Dot_Pixel < 0 || Ypoint + YDir_Num - Dot_Pixel < 0)
 8006092:	88fa      	ldrh	r2, [r7, #6]
 8006094:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006098:	441a      	add	r2, r3
 800609a:	787b      	ldrb	r3, [r7, #1]
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	2b00      	cmp	r3, #0
 80060a0:	db28      	blt.n	80060f4 <Paint_DrawPoint+0xcc>
 80060a2:	88ba      	ldrh	r2, [r7, #4]
 80060a4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80060a8:	441a      	add	r2, r3
 80060aa:	787b      	ldrb	r3, [r7, #1]
 80060ac:	1ad3      	subs	r3, r2, r3
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	db20      	blt.n	80060f4 <Paint_DrawPoint+0xcc>
                    break;
                // printf("x = %d, y = %d\r\n", Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel);
                Paint_SetPixel(Xpoint + XDir_Num - Dot_Pixel, Ypoint + YDir_Num - Dot_Pixel, Color);
 80060b2:	89fa      	ldrh	r2, [r7, #14]
 80060b4:	88fb      	ldrh	r3, [r7, #6]
 80060b6:	4413      	add	r3, r2
 80060b8:	b29a      	uxth	r2, r3
 80060ba:	787b      	ldrb	r3, [r7, #1]
 80060bc:	b29b      	uxth	r3, r3
 80060be:	1ad3      	subs	r3, r2, r3
 80060c0:	b298      	uxth	r0, r3
 80060c2:	89ba      	ldrh	r2, [r7, #12]
 80060c4:	88bb      	ldrh	r3, [r7, #4]
 80060c6:	4413      	add	r3, r2
 80060c8:	b29a      	uxth	r2, r3
 80060ca:	787b      	ldrb	r3, [r7, #1]
 80060cc:	b29b      	uxth	r3, r3
 80060ce:	1ad3      	subs	r3, r2, r3
 80060d0:	b29b      	uxth	r3, r3
 80060d2:	887a      	ldrh	r2, [r7, #2]
 80060d4:	4619      	mov	r1, r3
 80060d6:	f7ff fd8d 	bl	8005bf4 <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num < 2 * Dot_Pixel - 1; YDir_Num++) {
 80060da:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80060de:	b29b      	uxth	r3, r3
 80060e0:	3301      	adds	r3, #1
 80060e2:	b29b      	uxth	r3, r3
 80060e4:	81bb      	strh	r3, [r7, #12]
 80060e6:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80060ea:	787b      	ldrb	r3, [r7, #1]
 80060ec:	005b      	lsls	r3, r3, #1
 80060ee:	3b01      	subs	r3, #1
 80060f0:	429a      	cmp	r2, r3
 80060f2:	dbce      	blt.n	8006092 <Paint_DrawPoint+0x6a>
        for (XDir_Num = 0; XDir_Num < 2 * Dot_Pixel - 1; XDir_Num++) {
 80060f4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80060f8:	b29b      	uxth	r3, r3
 80060fa:	3301      	adds	r3, #1
 80060fc:	b29b      	uxth	r3, r3
 80060fe:	81fb      	strh	r3, [r7, #14]
 8006100:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8006104:	787b      	ldrb	r3, [r7, #1]
 8006106:	005b      	lsls	r3, r3, #1
 8006108:	3b01      	subs	r3, #1
 800610a:	429a      	cmp	r2, r3
 800610c:	dbbe      	blt.n	800608c <Paint_DrawPoint+0x64>
 800610e:	e02b      	b.n	8006168 <Paint_DrawPoint+0x140>
            }
        }
    } else {
        for (XDir_Num = 0; XDir_Num <  Dot_Pixel; XDir_Num++) {
 8006110:	2300      	movs	r3, #0
 8006112:	81fb      	strh	r3, [r7, #14]
 8006114:	e023      	b.n	800615e <Paint_DrawPoint+0x136>
            for (YDir_Num = 0; YDir_Num <  Dot_Pixel; YDir_Num++) {
 8006116:	2300      	movs	r3, #0
 8006118:	81bb      	strh	r3, [r7, #12]
 800611a:	e015      	b.n	8006148 <Paint_DrawPoint+0x120>
                Paint_SetPixel(Xpoint + XDir_Num - 1, Ypoint + YDir_Num - 1, Color);
 800611c:	89fa      	ldrh	r2, [r7, #14]
 800611e:	88fb      	ldrh	r3, [r7, #6]
 8006120:	4413      	add	r3, r2
 8006122:	b29b      	uxth	r3, r3
 8006124:	3b01      	subs	r3, #1
 8006126:	b298      	uxth	r0, r3
 8006128:	89ba      	ldrh	r2, [r7, #12]
 800612a:	88bb      	ldrh	r3, [r7, #4]
 800612c:	4413      	add	r3, r2
 800612e:	b29b      	uxth	r3, r3
 8006130:	3b01      	subs	r3, #1
 8006132:	b29b      	uxth	r3, r3
 8006134:	887a      	ldrh	r2, [r7, #2]
 8006136:	4619      	mov	r1, r3
 8006138:	f7ff fd5c 	bl	8005bf4 <Paint_SetPixel>
            for (YDir_Num = 0; YDir_Num <  Dot_Pixel; YDir_Num++) {
 800613c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006140:	b29b      	uxth	r3, r3
 8006142:	3301      	adds	r3, #1
 8006144:	b29b      	uxth	r3, r3
 8006146:	81bb      	strh	r3, [r7, #12]
 8006148:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800614c:	787b      	ldrb	r3, [r7, #1]
 800614e:	429a      	cmp	r2, r3
 8006150:	dbe4      	blt.n	800611c <Paint_DrawPoint+0xf4>
        for (XDir_Num = 0; XDir_Num <  Dot_Pixel; XDir_Num++) {
 8006152:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006156:	b29b      	uxth	r3, r3
 8006158:	3301      	adds	r3, #1
 800615a:	b29b      	uxth	r3, r3
 800615c:	81fb      	strh	r3, [r7, #14]
 800615e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8006162:	787b      	ldrb	r3, [r7, #1]
 8006164:	429a      	cmp	r2, r3
 8006166:	dbd6      	blt.n	8006116 <Paint_DrawPoint+0xee>
            }
        }
    }
}
 8006168:	3714      	adds	r7, #20
 800616a:	46bd      	mov	sp, r7
 800616c:	bd90      	pop	{r4, r7, pc}
 800616e:	bf00      	nop
 8006170:	20000ea8 	.word	0x20000ea8
 8006174:	08016fac 	.word	0x08016fac
 8006178:	08016fec 	.word	0x08016fec
 800617c:	08017010 	.word	0x08017010

08006180 <Paint_DrawLine>:
    Line_width : Line width
    Line_Style: Solid and dotted lines
******************************************************************************/
void Paint_DrawLine(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend,
                    UWORD Color, DOT_PIXEL Line_width, LINE_STYLE Line_Style)
{
 8006180:	b590      	push	{r4, r7, lr}
 8006182:	b08d      	sub	sp, #52	@ 0x34
 8006184:	af02      	add	r7, sp, #8
 8006186:	4604      	mov	r4, r0
 8006188:	4608      	mov	r0, r1
 800618a:	4611      	mov	r1, r2
 800618c:	461a      	mov	r2, r3
 800618e:	4623      	mov	r3, r4
 8006190:	80fb      	strh	r3, [r7, #6]
 8006192:	4603      	mov	r3, r0
 8006194:	80bb      	strh	r3, [r7, #4]
 8006196:	460b      	mov	r3, r1
 8006198:	807b      	strh	r3, [r7, #2]
 800619a:	4613      	mov	r3, r2
 800619c:	803b      	strh	r3, [r7, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800619e:	4b4b      	ldr	r3, [pc, #300]	@ (80062cc <Paint_DrawLine+0x14c>)
 80061a0:	889b      	ldrh	r3, [r3, #4]
 80061a2:	88fa      	ldrh	r2, [r7, #6]
 80061a4:	429a      	cmp	r2, r3
 80061a6:	d80e      	bhi.n	80061c6 <Paint_DrawLine+0x46>
 80061a8:	4b48      	ldr	r3, [pc, #288]	@ (80062cc <Paint_DrawLine+0x14c>)
 80061aa:	88db      	ldrh	r3, [r3, #6]
 80061ac:	88ba      	ldrh	r2, [r7, #4]
 80061ae:	429a      	cmp	r2, r3
 80061b0:	d809      	bhi.n	80061c6 <Paint_DrawLine+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 80061b2:	4b46      	ldr	r3, [pc, #280]	@ (80062cc <Paint_DrawLine+0x14c>)
 80061b4:	889b      	ldrh	r3, [r3, #4]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 80061b6:	887a      	ldrh	r2, [r7, #2]
 80061b8:	429a      	cmp	r2, r3
 80061ba:	d804      	bhi.n	80061c6 <Paint_DrawLine+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 80061bc:	4b43      	ldr	r3, [pc, #268]	@ (80062cc <Paint_DrawLine+0x14c>)
 80061be:	88db      	ldrh	r3, [r3, #6]
 80061c0:	883a      	ldrh	r2, [r7, #0]
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d903      	bls.n	80061ce <Paint_DrawLine+0x4e>
        Debug("Paint_DrawLine Input exceeds the normal display range\r\n");
 80061c6:	4842      	ldr	r0, [pc, #264]	@ (80062d0 <Paint_DrawLine+0x150>)
 80061c8:	f00d fa06 	bl	80135d8 <puts>
        return;
 80061cc:	e07a      	b.n	80062c4 <Paint_DrawLine+0x144>
    }

    UWORD Xpoint = Xstart;
 80061ce:	88fb      	ldrh	r3, [r7, #6]
 80061d0:	84fb      	strh	r3, [r7, #38]	@ 0x26
    UWORD Ypoint = Ystart;
 80061d2:	88bb      	ldrh	r3, [r7, #4]
 80061d4:	84bb      	strh	r3, [r7, #36]	@ 0x24
    int dx = (int)Xend - (int)Xstart >= 0 ? Xend - Xstart : Xstart - Xend;
 80061d6:	887a      	ldrh	r2, [r7, #2]
 80061d8:	88fb      	ldrh	r3, [r7, #6]
 80061da:	1ad3      	subs	r3, r2, r3
 80061dc:	2b00      	cmp	r3, #0
 80061de:	bfb8      	it	lt
 80061e0:	425b      	neglt	r3, r3
 80061e2:	61bb      	str	r3, [r7, #24]
    int dy = (int)Yend - (int)Ystart <= 0 ? Yend - Ystart : Ystart - Yend;
 80061e4:	883a      	ldrh	r2, [r7, #0]
 80061e6:	88bb      	ldrh	r3, [r7, #4]
 80061e8:	1ad3      	subs	r3, r2, r3
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	bfb8      	it	lt
 80061ee:	425b      	neglt	r3, r3
 80061f0:	425b      	negs	r3, r3
 80061f2:	617b      	str	r3, [r7, #20]

    // Increment direction, 1 is positive, -1 is counter;
    int XAddway = Xstart < Xend ? 1 : -1;
 80061f4:	88fa      	ldrh	r2, [r7, #6]
 80061f6:	887b      	ldrh	r3, [r7, #2]
 80061f8:	429a      	cmp	r2, r3
 80061fa:	d201      	bcs.n	8006200 <Paint_DrawLine+0x80>
 80061fc:	2301      	movs	r3, #1
 80061fe:	e001      	b.n	8006204 <Paint_DrawLine+0x84>
 8006200:	f04f 33ff 	mov.w	r3, #4294967295
 8006204:	613b      	str	r3, [r7, #16]
    int YAddway = Ystart < Yend ? 1 : -1;
 8006206:	88ba      	ldrh	r2, [r7, #4]
 8006208:	883b      	ldrh	r3, [r7, #0]
 800620a:	429a      	cmp	r2, r3
 800620c:	d201      	bcs.n	8006212 <Paint_DrawLine+0x92>
 800620e:	2301      	movs	r3, #1
 8006210:	e001      	b.n	8006216 <Paint_DrawLine+0x96>
 8006212:	f04f 33ff 	mov.w	r3, #4294967295
 8006216:	60fb      	str	r3, [r7, #12]

    //Cumulative error
    int Esp = dx + dy;
 8006218:	69ba      	ldr	r2, [r7, #24]
 800621a:	697b      	ldr	r3, [r7, #20]
 800621c:	4413      	add	r3, r2
 800621e:	623b      	str	r3, [r7, #32]
    char Dotted_Len = 0;
 8006220:	2300      	movs	r3, #0
 8006222:	77fb      	strb	r3, [r7, #31]

    for (;;) {
        Dotted_Len++;
 8006224:	7ffb      	ldrb	r3, [r7, #31]
 8006226:	3301      	adds	r3, #1
 8006228:	77fb      	strb	r3, [r7, #31]
        //Painted dotted line, 2 point is really virtual
        if (Line_Style == LINE_STYLE_DOTTED && Dotted_Len % 3 == 0) {
 800622a:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800622e:	2b01      	cmp	r3, #1
 8006230:	d117      	bne.n	8006262 <Paint_DrawLine+0xe2>
 8006232:	7ffa      	ldrb	r2, [r7, #31]
 8006234:	4b27      	ldr	r3, [pc, #156]	@ (80062d4 <Paint_DrawLine+0x154>)
 8006236:	fba3 1302 	umull	r1, r3, r3, r2
 800623a:	0859      	lsrs	r1, r3, #1
 800623c:	460b      	mov	r3, r1
 800623e:	005b      	lsls	r3, r3, #1
 8006240:	440b      	add	r3, r1
 8006242:	1ad3      	subs	r3, r2, r3
 8006244:	b2db      	uxtb	r3, r3
 8006246:	2b00      	cmp	r3, #0
 8006248:	d10b      	bne.n	8006262 <Paint_DrawLine+0xe2>
            //Debug("LINE_DOTTED\r\n");
            Paint_DrawPoint(Xpoint, Ypoint, IMAGE_BACKGROUND, Line_width, DOT_STYLE_DFT);
 800624a:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 800624e:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8006250:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 8006252:	2201      	movs	r2, #1
 8006254:	9200      	str	r2, [sp, #0]
 8006256:	22ff      	movs	r2, #255	@ 0xff
 8006258:	f7ff fee6 	bl	8006028 <Paint_DrawPoint>
            Dotted_Len = 0;
 800625c:	2300      	movs	r3, #0
 800625e:	77fb      	strb	r3, [r7, #31]
 8006260:	e008      	b.n	8006274 <Paint_DrawLine+0xf4>
        } else {
            Paint_DrawPoint(Xpoint, Ypoint, Color, Line_width, DOT_STYLE_DFT);
 8006262:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8006266:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8006268:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 800626a:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 800626c:	2401      	movs	r4, #1
 800626e:	9400      	str	r4, [sp, #0]
 8006270:	f7ff feda 	bl	8006028 <Paint_DrawPoint>
        }
        if (2 * Esp >= dy) {
 8006274:	6a3b      	ldr	r3, [r7, #32]
 8006276:	005b      	lsls	r3, r3, #1
 8006278:	697a      	ldr	r2, [r7, #20]
 800627a:	429a      	cmp	r2, r3
 800627c:	dc0c      	bgt.n	8006298 <Paint_DrawLine+0x118>
            if (Xpoint == Xend)
 800627e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006280:	887b      	ldrh	r3, [r7, #2]
 8006282:	429a      	cmp	r2, r3
 8006284:	d01b      	beq.n	80062be <Paint_DrawLine+0x13e>
                break;
            Esp += dy;
 8006286:	6a3a      	ldr	r2, [r7, #32]
 8006288:	697b      	ldr	r3, [r7, #20]
 800628a:	4413      	add	r3, r2
 800628c:	623b      	str	r3, [r7, #32]
            Xpoint += XAddway;
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	b29a      	uxth	r2, r3
 8006292:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006294:	4413      	add	r3, r2
 8006296:	84fb      	strh	r3, [r7, #38]	@ 0x26
        }
        if (2 * Esp <= dx) {
 8006298:	6a3b      	ldr	r3, [r7, #32]
 800629a:	005b      	lsls	r3, r3, #1
 800629c:	69ba      	ldr	r2, [r7, #24]
 800629e:	429a      	cmp	r2, r3
 80062a0:	dbc0      	blt.n	8006224 <Paint_DrawLine+0xa4>
            if (Ypoint == Yend)
 80062a2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80062a4:	883b      	ldrh	r3, [r7, #0]
 80062a6:	429a      	cmp	r2, r3
 80062a8:	d00b      	beq.n	80062c2 <Paint_DrawLine+0x142>
                break;
            Esp += dx;
 80062aa:	6a3a      	ldr	r2, [r7, #32]
 80062ac:	69bb      	ldr	r3, [r7, #24]
 80062ae:	4413      	add	r3, r2
 80062b0:	623b      	str	r3, [r7, #32]
            Ypoint += YAddway;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	b29a      	uxth	r2, r3
 80062b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80062b8:	4413      	add	r3, r2
 80062ba:	84bb      	strh	r3, [r7, #36]	@ 0x24
        Dotted_Len++;
 80062bc:	e7b2      	b.n	8006224 <Paint_DrawLine+0xa4>
                break;
 80062be:	bf00      	nop
 80062c0:	e000      	b.n	80062c4 <Paint_DrawLine+0x144>
                break;
 80062c2:	bf00      	nop
        }
    }
}
 80062c4:	372c      	adds	r7, #44	@ 0x2c
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd90      	pop	{r4, r7, pc}
 80062ca:	bf00      	nop
 80062cc:	20000ea8 	.word	0x20000ea8
 80062d0:	08017038 	.word	0x08017038
 80062d4:	aaaaaaab 	.word	0xaaaaaaab

080062d8 <Paint_DrawRectangle>:
    Line_width: Line width
    Draw_Fill : Whether to fill the inside of the rectangle
******************************************************************************/
void Paint_DrawRectangle(UWORD Xstart, UWORD Ystart, UWORD Xend, UWORD Yend,
                         UWORD Color, DOT_PIXEL Line_width, DRAW_FILL Draw_Fill)
{
 80062d8:	b590      	push	{r4, r7, lr}
 80062da:	b089      	sub	sp, #36	@ 0x24
 80062dc:	af04      	add	r7, sp, #16
 80062de:	4604      	mov	r4, r0
 80062e0:	4608      	mov	r0, r1
 80062e2:	4611      	mov	r1, r2
 80062e4:	461a      	mov	r2, r3
 80062e6:	4623      	mov	r3, r4
 80062e8:	80fb      	strh	r3, [r7, #6]
 80062ea:	4603      	mov	r3, r0
 80062ec:	80bb      	strh	r3, [r7, #4]
 80062ee:	460b      	mov	r3, r1
 80062f0:	807b      	strh	r3, [r7, #2]
 80062f2:	4613      	mov	r3, r2
 80062f4:	803b      	strh	r3, [r7, #0]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 80062f6:	4b38      	ldr	r3, [pc, #224]	@ (80063d8 <Paint_DrawRectangle+0x100>)
 80062f8:	889b      	ldrh	r3, [r3, #4]
 80062fa:	88fa      	ldrh	r2, [r7, #6]
 80062fc:	429a      	cmp	r2, r3
 80062fe:	d80e      	bhi.n	800631e <Paint_DrawRectangle+0x46>
 8006300:	4b35      	ldr	r3, [pc, #212]	@ (80063d8 <Paint_DrawRectangle+0x100>)
 8006302:	88db      	ldrh	r3, [r3, #6]
 8006304:	88ba      	ldrh	r2, [r7, #4]
 8006306:	429a      	cmp	r2, r3
 8006308:	d809      	bhi.n	800631e <Paint_DrawRectangle+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 800630a:	4b33      	ldr	r3, [pc, #204]	@ (80063d8 <Paint_DrawRectangle+0x100>)
 800630c:	889b      	ldrh	r3, [r3, #4]
    if (Xstart > Paint.Width || Ystart > Paint.Height ||
 800630e:	887a      	ldrh	r2, [r7, #2]
 8006310:	429a      	cmp	r2, r3
 8006312:	d804      	bhi.n	800631e <Paint_DrawRectangle+0x46>
        Xend > Paint.Width || Yend > Paint.Height) {
 8006314:	4b30      	ldr	r3, [pc, #192]	@ (80063d8 <Paint_DrawRectangle+0x100>)
 8006316:	88db      	ldrh	r3, [r3, #6]
 8006318:	883a      	ldrh	r2, [r7, #0]
 800631a:	429a      	cmp	r2, r3
 800631c:	d903      	bls.n	8006326 <Paint_DrawRectangle+0x4e>
        Debug("Input exceeds the normal display range\r\n");
 800631e:	482f      	ldr	r0, [pc, #188]	@ (80063dc <Paint_DrawRectangle+0x104>)
 8006320:	f00d f95a 	bl	80135d8 <puts>
        return;
 8006324:	e054      	b.n	80063d0 <Paint_DrawRectangle+0xf8>
    }

    if (Draw_Fill) {
 8006326:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800632a:	2b00      	cmp	r3, #0
 800632c:	d018      	beq.n	8006360 <Paint_DrawRectangle+0x88>
        UWORD Ypoint;
        for(Ypoint = Ystart; Ypoint < Yend; Ypoint++) {
 800632e:	88bb      	ldrh	r3, [r7, #4]
 8006330:	81fb      	strh	r3, [r7, #14]
 8006332:	e010      	b.n	8006356 <Paint_DrawRectangle+0x7e>
            Paint_DrawLine(Xstart, Ypoint, Xend, Ypoint, Color , Line_width, LINE_STYLE_SOLID);
 8006334:	89fc      	ldrh	r4, [r7, #14]
 8006336:	887a      	ldrh	r2, [r7, #2]
 8006338:	89f9      	ldrh	r1, [r7, #14]
 800633a:	88f8      	ldrh	r0, [r7, #6]
 800633c:	2300      	movs	r3, #0
 800633e:	9302      	str	r3, [sp, #8]
 8006340:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006344:	9301      	str	r3, [sp, #4]
 8006346:	8c3b      	ldrh	r3, [r7, #32]
 8006348:	9300      	str	r3, [sp, #0]
 800634a:	4623      	mov	r3, r4
 800634c:	f7ff ff18 	bl	8006180 <Paint_DrawLine>
        for(Ypoint = Ystart; Ypoint < Yend; Ypoint++) {
 8006350:	89fb      	ldrh	r3, [r7, #14]
 8006352:	3301      	adds	r3, #1
 8006354:	81fb      	strh	r3, [r7, #14]
 8006356:	89fa      	ldrh	r2, [r7, #14]
 8006358:	883b      	ldrh	r3, [r7, #0]
 800635a:	429a      	cmp	r2, r3
 800635c:	d3ea      	bcc.n	8006334 <Paint_DrawRectangle+0x5c>
 800635e:	e037      	b.n	80063d0 <Paint_DrawRectangle+0xf8>
        }
    } else {
        Paint_DrawLine(Xstart, Ystart, Xend, Ystart, Color, Line_width, LINE_STYLE_SOLID);
 8006360:	88bc      	ldrh	r4, [r7, #4]
 8006362:	887a      	ldrh	r2, [r7, #2]
 8006364:	88b9      	ldrh	r1, [r7, #4]
 8006366:	88f8      	ldrh	r0, [r7, #6]
 8006368:	2300      	movs	r3, #0
 800636a:	9302      	str	r3, [sp, #8]
 800636c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006370:	9301      	str	r3, [sp, #4]
 8006372:	8c3b      	ldrh	r3, [r7, #32]
 8006374:	9300      	str	r3, [sp, #0]
 8006376:	4623      	mov	r3, r4
 8006378:	f7ff ff02 	bl	8006180 <Paint_DrawLine>
        Paint_DrawLine(Xstart, Ystart, Xstart, Yend, Color, Line_width, LINE_STYLE_SOLID);
 800637c:	883c      	ldrh	r4, [r7, #0]
 800637e:	88fa      	ldrh	r2, [r7, #6]
 8006380:	88b9      	ldrh	r1, [r7, #4]
 8006382:	88f8      	ldrh	r0, [r7, #6]
 8006384:	2300      	movs	r3, #0
 8006386:	9302      	str	r3, [sp, #8]
 8006388:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800638c:	9301      	str	r3, [sp, #4]
 800638e:	8c3b      	ldrh	r3, [r7, #32]
 8006390:	9300      	str	r3, [sp, #0]
 8006392:	4623      	mov	r3, r4
 8006394:	f7ff fef4 	bl	8006180 <Paint_DrawLine>
        Paint_DrawLine(Xend, Yend, Xend, Ystart, Color, Line_width, LINE_STYLE_SOLID);
 8006398:	88bc      	ldrh	r4, [r7, #4]
 800639a:	887a      	ldrh	r2, [r7, #2]
 800639c:	8839      	ldrh	r1, [r7, #0]
 800639e:	8878      	ldrh	r0, [r7, #2]
 80063a0:	2300      	movs	r3, #0
 80063a2:	9302      	str	r3, [sp, #8]
 80063a4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80063a8:	9301      	str	r3, [sp, #4]
 80063aa:	8c3b      	ldrh	r3, [r7, #32]
 80063ac:	9300      	str	r3, [sp, #0]
 80063ae:	4623      	mov	r3, r4
 80063b0:	f7ff fee6 	bl	8006180 <Paint_DrawLine>
        Paint_DrawLine(Xend, Yend, Xstart, Yend, Color, Line_width, LINE_STYLE_SOLID);
 80063b4:	883c      	ldrh	r4, [r7, #0]
 80063b6:	88fa      	ldrh	r2, [r7, #6]
 80063b8:	8839      	ldrh	r1, [r7, #0]
 80063ba:	8878      	ldrh	r0, [r7, #2]
 80063bc:	2300      	movs	r3, #0
 80063be:	9302      	str	r3, [sp, #8]
 80063c0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80063c4:	9301      	str	r3, [sp, #4]
 80063c6:	8c3b      	ldrh	r3, [r7, #32]
 80063c8:	9300      	str	r3, [sp, #0]
 80063ca:	4623      	mov	r3, r4
 80063cc:	f7ff fed8 	bl	8006180 <Paint_DrawLine>
    }
}
 80063d0:	3714      	adds	r7, #20
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bd90      	pop	{r4, r7, pc}
 80063d6:	bf00      	nop
 80063d8:	20000ea8 	.word	0x20000ea8
 80063dc:	08017078 	.word	0x08017078

080063e0 <Paint_DrawCircle>:
    Line_width: Line width
    Draw_Fill : Whether to fill the inside of the Circle
******************************************************************************/
void Paint_DrawCircle(UWORD X_Center, UWORD Y_Center, UWORD Radius,
                      UWORD Color, DOT_PIXEL Line_width, DRAW_FILL Draw_Fill)
{
 80063e0:	b590      	push	{r4, r7, lr}
 80063e2:	b087      	sub	sp, #28
 80063e4:	af02      	add	r7, sp, #8
 80063e6:	4604      	mov	r4, r0
 80063e8:	4608      	mov	r0, r1
 80063ea:	4611      	mov	r1, r2
 80063ec:	461a      	mov	r2, r3
 80063ee:	4623      	mov	r3, r4
 80063f0:	80fb      	strh	r3, [r7, #6]
 80063f2:	4603      	mov	r3, r0
 80063f4:	80bb      	strh	r3, [r7, #4]
 80063f6:	460b      	mov	r3, r1
 80063f8:	807b      	strh	r3, [r7, #2]
 80063fa:	4613      	mov	r3, r2
 80063fc:	803b      	strh	r3, [r7, #0]
    if (X_Center > Paint.Width || Y_Center >= Paint.Height) {
 80063fe:	4b67      	ldr	r3, [pc, #412]	@ (800659c <Paint_DrawCircle+0x1bc>)
 8006400:	889b      	ldrh	r3, [r3, #4]
 8006402:	88fa      	ldrh	r2, [r7, #6]
 8006404:	429a      	cmp	r2, r3
 8006406:	d804      	bhi.n	8006412 <Paint_DrawCircle+0x32>
 8006408:	4b64      	ldr	r3, [pc, #400]	@ (800659c <Paint_DrawCircle+0x1bc>)
 800640a:	88db      	ldrh	r3, [r3, #6]
 800640c:	88ba      	ldrh	r2, [r7, #4]
 800640e:	429a      	cmp	r2, r3
 8006410:	d303      	bcc.n	800641a <Paint_DrawCircle+0x3a>
        Debug("Paint_DrawCircle Input exceeds the normal display range\r\n");
 8006412:	4863      	ldr	r0, [pc, #396]	@ (80065a0 <Paint_DrawCircle+0x1c0>)
 8006414:	f00d f8e0 	bl	80135d8 <puts>
        return;
 8006418:	e16b      	b.n	80066f2 <Paint_DrawCircle+0x312>
    }

    //Draw a circle from(0, R) as a starting point
    int16_t XCurrent, YCurrent;
    XCurrent = 0;
 800641a:	2300      	movs	r3, #0
 800641c:	81fb      	strh	r3, [r7, #14]
    YCurrent = Radius;
 800641e:	887b      	ldrh	r3, [r7, #2]
 8006420:	81bb      	strh	r3, [r7, #12]

    //Cumulative error,judge the next point of the logo
    int16_t Esp = 3 - (Radius << 1 );
 8006422:	887b      	ldrh	r3, [r7, #2]
 8006424:	005b      	lsls	r3, r3, #1
 8006426:	b29b      	uxth	r3, r3
 8006428:	f1c3 0303 	rsb	r3, r3, #3
 800642c:	b29b      	uxth	r3, r3
 800642e:	817b      	strh	r3, [r7, #10]

    int16_t sCountY;
    if (Draw_Fill == DRAW_FILL_FULL) {
 8006430:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006434:	2b01      	cmp	r3, #1
 8006436:	f040 8155 	bne.w	80066e4 <Paint_DrawCircle+0x304>
        while (XCurrent <= YCurrent ) { //Realistic circles
 800643a:	e0a6      	b.n	800658a <Paint_DrawCircle+0x1aa>
            for (sCountY = XCurrent; sCountY <= YCurrent; sCountY ++ ) {
 800643c:	89fb      	ldrh	r3, [r7, #14]
 800643e:	813b      	strh	r3, [r7, #8]
 8006440:	e075      	b.n	800652e <Paint_DrawCircle+0x14e>
                Paint_DrawPoint(X_Center + XCurrent, Y_Center + sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//1
 8006442:	89fa      	ldrh	r2, [r7, #14]
 8006444:	88fb      	ldrh	r3, [r7, #6]
 8006446:	4413      	add	r3, r2
 8006448:	b298      	uxth	r0, r3
 800644a:	893a      	ldrh	r2, [r7, #8]
 800644c:	88bb      	ldrh	r3, [r7, #4]
 800644e:	4413      	add	r3, r2
 8006450:	b299      	uxth	r1, r3
 8006452:	883a      	ldrh	r2, [r7, #0]
 8006454:	2301      	movs	r3, #1
 8006456:	9300      	str	r3, [sp, #0]
 8006458:	2301      	movs	r3, #1
 800645a:	f7ff fde5 	bl	8006028 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - XCurrent, Y_Center + sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//2
 800645e:	89fb      	ldrh	r3, [r7, #14]
 8006460:	88fa      	ldrh	r2, [r7, #6]
 8006462:	1ad3      	subs	r3, r2, r3
 8006464:	b298      	uxth	r0, r3
 8006466:	893a      	ldrh	r2, [r7, #8]
 8006468:	88bb      	ldrh	r3, [r7, #4]
 800646a:	4413      	add	r3, r2
 800646c:	b299      	uxth	r1, r3
 800646e:	883a      	ldrh	r2, [r7, #0]
 8006470:	2301      	movs	r3, #1
 8006472:	9300      	str	r3, [sp, #0]
 8006474:	2301      	movs	r3, #1
 8006476:	f7ff fdd7 	bl	8006028 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - sCountY, Y_Center + XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//3
 800647a:	893b      	ldrh	r3, [r7, #8]
 800647c:	88fa      	ldrh	r2, [r7, #6]
 800647e:	1ad3      	subs	r3, r2, r3
 8006480:	b298      	uxth	r0, r3
 8006482:	89fa      	ldrh	r2, [r7, #14]
 8006484:	88bb      	ldrh	r3, [r7, #4]
 8006486:	4413      	add	r3, r2
 8006488:	b299      	uxth	r1, r3
 800648a:	883a      	ldrh	r2, [r7, #0]
 800648c:	2301      	movs	r3, #1
 800648e:	9300      	str	r3, [sp, #0]
 8006490:	2301      	movs	r3, #1
 8006492:	f7ff fdc9 	bl	8006028 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - sCountY, Y_Center - XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//4
 8006496:	893b      	ldrh	r3, [r7, #8]
 8006498:	88fa      	ldrh	r2, [r7, #6]
 800649a:	1ad3      	subs	r3, r2, r3
 800649c:	b298      	uxth	r0, r3
 800649e:	89fb      	ldrh	r3, [r7, #14]
 80064a0:	88ba      	ldrh	r2, [r7, #4]
 80064a2:	1ad3      	subs	r3, r2, r3
 80064a4:	b299      	uxth	r1, r3
 80064a6:	883a      	ldrh	r2, [r7, #0]
 80064a8:	2301      	movs	r3, #1
 80064aa:	9300      	str	r3, [sp, #0]
 80064ac:	2301      	movs	r3, #1
 80064ae:	f7ff fdbb 	bl	8006028 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center - XCurrent, Y_Center - sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//5
 80064b2:	89fb      	ldrh	r3, [r7, #14]
 80064b4:	88fa      	ldrh	r2, [r7, #6]
 80064b6:	1ad3      	subs	r3, r2, r3
 80064b8:	b298      	uxth	r0, r3
 80064ba:	893b      	ldrh	r3, [r7, #8]
 80064bc:	88ba      	ldrh	r2, [r7, #4]
 80064be:	1ad3      	subs	r3, r2, r3
 80064c0:	b299      	uxth	r1, r3
 80064c2:	883a      	ldrh	r2, [r7, #0]
 80064c4:	2301      	movs	r3, #1
 80064c6:	9300      	str	r3, [sp, #0]
 80064c8:	2301      	movs	r3, #1
 80064ca:	f7ff fdad 	bl	8006028 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + XCurrent, Y_Center - sCountY, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//6
 80064ce:	89fa      	ldrh	r2, [r7, #14]
 80064d0:	88fb      	ldrh	r3, [r7, #6]
 80064d2:	4413      	add	r3, r2
 80064d4:	b298      	uxth	r0, r3
 80064d6:	893b      	ldrh	r3, [r7, #8]
 80064d8:	88ba      	ldrh	r2, [r7, #4]
 80064da:	1ad3      	subs	r3, r2, r3
 80064dc:	b299      	uxth	r1, r3
 80064de:	883a      	ldrh	r2, [r7, #0]
 80064e0:	2301      	movs	r3, #1
 80064e2:	9300      	str	r3, [sp, #0]
 80064e4:	2301      	movs	r3, #1
 80064e6:	f7ff fd9f 	bl	8006028 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + sCountY, Y_Center - XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);//7
 80064ea:	893a      	ldrh	r2, [r7, #8]
 80064ec:	88fb      	ldrh	r3, [r7, #6]
 80064ee:	4413      	add	r3, r2
 80064f0:	b298      	uxth	r0, r3
 80064f2:	89fb      	ldrh	r3, [r7, #14]
 80064f4:	88ba      	ldrh	r2, [r7, #4]
 80064f6:	1ad3      	subs	r3, r2, r3
 80064f8:	b299      	uxth	r1, r3
 80064fa:	883a      	ldrh	r2, [r7, #0]
 80064fc:	2301      	movs	r3, #1
 80064fe:	9300      	str	r3, [sp, #0]
 8006500:	2301      	movs	r3, #1
 8006502:	f7ff fd91 	bl	8006028 <Paint_DrawPoint>
                Paint_DrawPoint(X_Center + sCountY, Y_Center + XCurrent, Color, DOT_PIXEL_DFT, DOT_STYLE_DFT);
 8006506:	893a      	ldrh	r2, [r7, #8]
 8006508:	88fb      	ldrh	r3, [r7, #6]
 800650a:	4413      	add	r3, r2
 800650c:	b298      	uxth	r0, r3
 800650e:	89fa      	ldrh	r2, [r7, #14]
 8006510:	88bb      	ldrh	r3, [r7, #4]
 8006512:	4413      	add	r3, r2
 8006514:	b299      	uxth	r1, r3
 8006516:	883a      	ldrh	r2, [r7, #0]
 8006518:	2301      	movs	r3, #1
 800651a:	9300      	str	r3, [sp, #0]
 800651c:	2301      	movs	r3, #1
 800651e:	f7ff fd83 	bl	8006028 <Paint_DrawPoint>
            for (sCountY = XCurrent; sCountY <= YCurrent; sCountY ++ ) {
 8006522:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8006526:	b29b      	uxth	r3, r3
 8006528:	3301      	adds	r3, #1
 800652a:	b29b      	uxth	r3, r3
 800652c:	813b      	strh	r3, [r7, #8]
 800652e:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 8006532:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006536:	429a      	cmp	r2, r3
 8006538:	dd83      	ble.n	8006442 <Paint_DrawCircle+0x62>
            }
            if (Esp < 0 )
 800653a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800653e:	2b00      	cmp	r3, #0
 8006540:	da09      	bge.n	8006556 <Paint_DrawCircle+0x176>
                Esp += 4 * XCurrent + 6;
 8006542:	89fb      	ldrh	r3, [r7, #14]
 8006544:	009b      	lsls	r3, r3, #2
 8006546:	b29a      	uxth	r2, r3
 8006548:	897b      	ldrh	r3, [r7, #10]
 800654a:	4413      	add	r3, r2
 800654c:	b29b      	uxth	r3, r3
 800654e:	3306      	adds	r3, #6
 8006550:	b29b      	uxth	r3, r3
 8006552:	817b      	strh	r3, [r7, #10]
 8006554:	e013      	b.n	800657e <Paint_DrawCircle+0x19e>
            else {
                Esp += 10 + 4 * (XCurrent - YCurrent );
 8006556:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800655a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800655e:	1ad3      	subs	r3, r2, r3
 8006560:	b29b      	uxth	r3, r3
 8006562:	009b      	lsls	r3, r3, #2
 8006564:	b29a      	uxth	r2, r3
 8006566:	897b      	ldrh	r3, [r7, #10]
 8006568:	4413      	add	r3, r2
 800656a:	b29b      	uxth	r3, r3
 800656c:	330a      	adds	r3, #10
 800656e:	b29b      	uxth	r3, r3
 8006570:	817b      	strh	r3, [r7, #10]
                YCurrent --;
 8006572:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006576:	b29b      	uxth	r3, r3
 8006578:	3b01      	subs	r3, #1
 800657a:	b29b      	uxth	r3, r3
 800657c:	81bb      	strh	r3, [r7, #12]
            }
            XCurrent ++;
 800657e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006582:	b29b      	uxth	r3, r3
 8006584:	3301      	adds	r3, #1
 8006586:	b29b      	uxth	r3, r3
 8006588:	81fb      	strh	r3, [r7, #14]
        while (XCurrent <= YCurrent ) { //Realistic circles
 800658a:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800658e:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8006592:	429a      	cmp	r2, r3
 8006594:	f77f af52 	ble.w	800643c <Paint_DrawCircle+0x5c>
 8006598:	e0ab      	b.n	80066f2 <Paint_DrawCircle+0x312>
 800659a:	bf00      	nop
 800659c:	20000ea8 	.word	0x20000ea8
 80065a0:	080170a8 	.word	0x080170a8
        }
    } else { //Draw a hollow circle
        while (XCurrent <= YCurrent ) {
            Paint_DrawPoint(X_Center + XCurrent, Y_Center + YCurrent, Color, Line_width, DOT_STYLE_DFT);//1
 80065a4:	89fa      	ldrh	r2, [r7, #14]
 80065a6:	88fb      	ldrh	r3, [r7, #6]
 80065a8:	4413      	add	r3, r2
 80065aa:	b298      	uxth	r0, r3
 80065ac:	89ba      	ldrh	r2, [r7, #12]
 80065ae:	88bb      	ldrh	r3, [r7, #4]
 80065b0:	4413      	add	r3, r2
 80065b2:	b299      	uxth	r1, r3
 80065b4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80065b8:	883a      	ldrh	r2, [r7, #0]
 80065ba:	2401      	movs	r4, #1
 80065bc:	9400      	str	r4, [sp, #0]
 80065be:	f7ff fd33 	bl	8006028 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - XCurrent, Y_Center + YCurrent, Color, Line_width, DOT_STYLE_DFT);//2
 80065c2:	89fb      	ldrh	r3, [r7, #14]
 80065c4:	88fa      	ldrh	r2, [r7, #6]
 80065c6:	1ad3      	subs	r3, r2, r3
 80065c8:	b298      	uxth	r0, r3
 80065ca:	89ba      	ldrh	r2, [r7, #12]
 80065cc:	88bb      	ldrh	r3, [r7, #4]
 80065ce:	4413      	add	r3, r2
 80065d0:	b299      	uxth	r1, r3
 80065d2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80065d6:	883a      	ldrh	r2, [r7, #0]
 80065d8:	2401      	movs	r4, #1
 80065da:	9400      	str	r4, [sp, #0]
 80065dc:	f7ff fd24 	bl	8006028 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - YCurrent, Y_Center + XCurrent, Color, Line_width, DOT_STYLE_DFT);//3
 80065e0:	89bb      	ldrh	r3, [r7, #12]
 80065e2:	88fa      	ldrh	r2, [r7, #6]
 80065e4:	1ad3      	subs	r3, r2, r3
 80065e6:	b298      	uxth	r0, r3
 80065e8:	89fa      	ldrh	r2, [r7, #14]
 80065ea:	88bb      	ldrh	r3, [r7, #4]
 80065ec:	4413      	add	r3, r2
 80065ee:	b299      	uxth	r1, r3
 80065f0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80065f4:	883a      	ldrh	r2, [r7, #0]
 80065f6:	2401      	movs	r4, #1
 80065f8:	9400      	str	r4, [sp, #0]
 80065fa:	f7ff fd15 	bl	8006028 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - YCurrent, Y_Center - XCurrent, Color, Line_width, DOT_STYLE_DFT);//4
 80065fe:	89bb      	ldrh	r3, [r7, #12]
 8006600:	88fa      	ldrh	r2, [r7, #6]
 8006602:	1ad3      	subs	r3, r2, r3
 8006604:	b298      	uxth	r0, r3
 8006606:	89fb      	ldrh	r3, [r7, #14]
 8006608:	88ba      	ldrh	r2, [r7, #4]
 800660a:	1ad3      	subs	r3, r2, r3
 800660c:	b299      	uxth	r1, r3
 800660e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006612:	883a      	ldrh	r2, [r7, #0]
 8006614:	2401      	movs	r4, #1
 8006616:	9400      	str	r4, [sp, #0]
 8006618:	f7ff fd06 	bl	8006028 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center - XCurrent, Y_Center - YCurrent, Color, Line_width, DOT_STYLE_DFT);//5
 800661c:	89fb      	ldrh	r3, [r7, #14]
 800661e:	88fa      	ldrh	r2, [r7, #6]
 8006620:	1ad3      	subs	r3, r2, r3
 8006622:	b298      	uxth	r0, r3
 8006624:	89bb      	ldrh	r3, [r7, #12]
 8006626:	88ba      	ldrh	r2, [r7, #4]
 8006628:	1ad3      	subs	r3, r2, r3
 800662a:	b299      	uxth	r1, r3
 800662c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006630:	883a      	ldrh	r2, [r7, #0]
 8006632:	2401      	movs	r4, #1
 8006634:	9400      	str	r4, [sp, #0]
 8006636:	f7ff fcf7 	bl	8006028 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + XCurrent, Y_Center - YCurrent, Color, Line_width, DOT_STYLE_DFT);//6
 800663a:	89fa      	ldrh	r2, [r7, #14]
 800663c:	88fb      	ldrh	r3, [r7, #6]
 800663e:	4413      	add	r3, r2
 8006640:	b298      	uxth	r0, r3
 8006642:	89bb      	ldrh	r3, [r7, #12]
 8006644:	88ba      	ldrh	r2, [r7, #4]
 8006646:	1ad3      	subs	r3, r2, r3
 8006648:	b299      	uxth	r1, r3
 800664a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800664e:	883a      	ldrh	r2, [r7, #0]
 8006650:	2401      	movs	r4, #1
 8006652:	9400      	str	r4, [sp, #0]
 8006654:	f7ff fce8 	bl	8006028 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + YCurrent, Y_Center - XCurrent, Color, Line_width, DOT_STYLE_DFT);//7
 8006658:	89ba      	ldrh	r2, [r7, #12]
 800665a:	88fb      	ldrh	r3, [r7, #6]
 800665c:	4413      	add	r3, r2
 800665e:	b298      	uxth	r0, r3
 8006660:	89fb      	ldrh	r3, [r7, #14]
 8006662:	88ba      	ldrh	r2, [r7, #4]
 8006664:	1ad3      	subs	r3, r2, r3
 8006666:	b299      	uxth	r1, r3
 8006668:	f897 3020 	ldrb.w	r3, [r7, #32]
 800666c:	883a      	ldrh	r2, [r7, #0]
 800666e:	2401      	movs	r4, #1
 8006670:	9400      	str	r4, [sp, #0]
 8006672:	f7ff fcd9 	bl	8006028 <Paint_DrawPoint>
            Paint_DrawPoint(X_Center + YCurrent, Y_Center + XCurrent, Color, Line_width, DOT_STYLE_DFT);//0
 8006676:	89ba      	ldrh	r2, [r7, #12]
 8006678:	88fb      	ldrh	r3, [r7, #6]
 800667a:	4413      	add	r3, r2
 800667c:	b298      	uxth	r0, r3
 800667e:	89fa      	ldrh	r2, [r7, #14]
 8006680:	88bb      	ldrh	r3, [r7, #4]
 8006682:	4413      	add	r3, r2
 8006684:	b299      	uxth	r1, r3
 8006686:	f897 3020 	ldrb.w	r3, [r7, #32]
 800668a:	883a      	ldrh	r2, [r7, #0]
 800668c:	2401      	movs	r4, #1
 800668e:	9400      	str	r4, [sp, #0]
 8006690:	f7ff fcca 	bl	8006028 <Paint_DrawPoint>

            if (Esp < 0 )
 8006694:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8006698:	2b00      	cmp	r3, #0
 800669a:	da09      	bge.n	80066b0 <Paint_DrawCircle+0x2d0>
                Esp += 4 * XCurrent + 6;
 800669c:	89fb      	ldrh	r3, [r7, #14]
 800669e:	009b      	lsls	r3, r3, #2
 80066a0:	b29a      	uxth	r2, r3
 80066a2:	897b      	ldrh	r3, [r7, #10]
 80066a4:	4413      	add	r3, r2
 80066a6:	b29b      	uxth	r3, r3
 80066a8:	3306      	adds	r3, #6
 80066aa:	b29b      	uxth	r3, r3
 80066ac:	817b      	strh	r3, [r7, #10]
 80066ae:	e013      	b.n	80066d8 <Paint_DrawCircle+0x2f8>
            else {
                Esp += 10 + 4 * (XCurrent - YCurrent );
 80066b0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80066b4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80066b8:	1ad3      	subs	r3, r2, r3
 80066ba:	b29b      	uxth	r3, r3
 80066bc:	009b      	lsls	r3, r3, #2
 80066be:	b29a      	uxth	r2, r3
 80066c0:	897b      	ldrh	r3, [r7, #10]
 80066c2:	4413      	add	r3, r2
 80066c4:	b29b      	uxth	r3, r3
 80066c6:	330a      	adds	r3, #10
 80066c8:	b29b      	uxth	r3, r3
 80066ca:	817b      	strh	r3, [r7, #10]
                YCurrent --;
 80066cc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	3b01      	subs	r3, #1
 80066d4:	b29b      	uxth	r3, r3
 80066d6:	81bb      	strh	r3, [r7, #12]
            }
            XCurrent ++;
 80066d8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80066dc:	b29b      	uxth	r3, r3
 80066de:	3301      	adds	r3, #1
 80066e0:	b29b      	uxth	r3, r3
 80066e2:	81fb      	strh	r3, [r7, #14]
        while (XCurrent <= YCurrent ) {
 80066e4:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80066e8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80066ec:	429a      	cmp	r2, r3
 80066ee:	f77f af59 	ble.w	80065a4 <Paint_DrawCircle+0x1c4>
        }
    }
}
 80066f2:	3714      	adds	r7, #20
 80066f4:	46bd      	mov	sp, r7
 80066f6:	bd90      	pop	{r4, r7, pc}

080066f8 <Paint_DrawChar>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawChar(UWORD Xpoint, UWORD Ypoint, const char Acsii_Char,
                    sEpdFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 80066f8:	b580      	push	{r7, lr}
 80066fa:	b088      	sub	sp, #32
 80066fc:	af00      	add	r7, sp, #0
 80066fe:	607b      	str	r3, [r7, #4]
 8006700:	4603      	mov	r3, r0
 8006702:	81fb      	strh	r3, [r7, #14]
 8006704:	460b      	mov	r3, r1
 8006706:	81bb      	strh	r3, [r7, #12]
 8006708:	4613      	mov	r3, r2
 800670a:	72fb      	strb	r3, [r7, #11]
    UWORD Page, Column;

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 800670c:	4b4c      	ldr	r3, [pc, #304]	@ (8006840 <Paint_DrawChar+0x148>)
 800670e:	889b      	ldrh	r3, [r3, #4]
 8006710:	89fa      	ldrh	r2, [r7, #14]
 8006712:	429a      	cmp	r2, r3
 8006714:	d804      	bhi.n	8006720 <Paint_DrawChar+0x28>
 8006716:	4b4a      	ldr	r3, [pc, #296]	@ (8006840 <Paint_DrawChar+0x148>)
 8006718:	88db      	ldrh	r3, [r3, #6]
 800671a:	89ba      	ldrh	r2, [r7, #12]
 800671c:	429a      	cmp	r2, r3
 800671e:	d903      	bls.n	8006728 <Paint_DrawChar+0x30>
        Debug("Paint_DrawChar Input exceeds the normal display range\r\n");
 8006720:	4848      	ldr	r0, [pc, #288]	@ (8006844 <Paint_DrawChar+0x14c>)
 8006722:	f00c ff59 	bl	80135d8 <puts>
        return;
 8006726:	e087      	b.n	8006838 <Paint_DrawChar+0x140>
    }

    uint32_t Char_Offset = (Acsii_Char - ' ') * Font->Height * (Font->Width / 8 + (Font->Width % 8 ? 1 : 0));
 8006728:	7afb      	ldrb	r3, [r7, #11]
 800672a:	3b20      	subs	r3, #32
 800672c:	687a      	ldr	r2, [r7, #4]
 800672e:	88d2      	ldrh	r2, [r2, #6]
 8006730:	fb02 f303 	mul.w	r3, r2, r3
 8006734:	687a      	ldr	r2, [r7, #4]
 8006736:	8892      	ldrh	r2, [r2, #4]
 8006738:	08d2      	lsrs	r2, r2, #3
 800673a:	b292      	uxth	r2, r2
 800673c:	4611      	mov	r1, r2
 800673e:	687a      	ldr	r2, [r7, #4]
 8006740:	8892      	ldrh	r2, [r2, #4]
 8006742:	f002 0207 	and.w	r2, r2, #7
 8006746:	b292      	uxth	r2, r2
 8006748:	2a00      	cmp	r2, #0
 800674a:	bf14      	ite	ne
 800674c:	2201      	movne	r2, #1
 800674e:	2200      	moveq	r2, #0
 8006750:	b2d2      	uxtb	r2, r2
 8006752:	440a      	add	r2, r1
 8006754:	fb02 f303 	mul.w	r3, r2, r3
 8006758:	617b      	str	r3, [r7, #20]
    const unsigned char *ptr = &Font->table[Char_Offset];
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681a      	ldr	r2, [r3, #0]
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	4413      	add	r3, r2
 8006762:	61bb      	str	r3, [r7, #24]

    for (Page = 0; Page < Font->Height; Page ++ ) {
 8006764:	2300      	movs	r3, #0
 8006766:	83fb      	strh	r3, [r7, #30]
 8006768:	e061      	b.n	800682e <Paint_DrawChar+0x136>
        for (Column = 0; Column < Font->Width; Column ++ ) {
 800676a:	2300      	movs	r3, #0
 800676c:	83bb      	strh	r3, [r7, #28]
 800676e:	e04c      	b.n	800680a <Paint_DrawChar+0x112>

            //To determine whether the font background color and screen background color is consistent
            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 8006770:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006772:	2bff      	cmp	r3, #255	@ 0xff
 8006774:	d118      	bne.n	80067a8 <Paint_DrawChar+0xb0>
                if (*ptr & (0x80 >> (Column % 8)))
 8006776:	69bb      	ldr	r3, [r7, #24]
 8006778:	781b      	ldrb	r3, [r3, #0]
 800677a:	4619      	mov	r1, r3
 800677c:	8bbb      	ldrh	r3, [r7, #28]
 800677e:	f003 0307 	and.w	r3, r3, #7
 8006782:	2280      	movs	r2, #128	@ 0x80
 8006784:	fa42 f303 	asr.w	r3, r2, r3
 8006788:	400b      	ands	r3, r1
 800678a:	2b00      	cmp	r3, #0
 800678c:	d031      	beq.n	80067f2 <Paint_DrawChar+0xfa>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 800678e:	89fa      	ldrh	r2, [r7, #14]
 8006790:	8bbb      	ldrh	r3, [r7, #28]
 8006792:	4413      	add	r3, r2
 8006794:	b298      	uxth	r0, r3
 8006796:	89ba      	ldrh	r2, [r7, #12]
 8006798:	8bfb      	ldrh	r3, [r7, #30]
 800679a:	4413      	add	r3, r2
 800679c:	b29b      	uxth	r3, r3
 800679e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80067a0:	4619      	mov	r1, r3
 80067a2:	f7ff fa27 	bl	8005bf4 <Paint_SetPixel>
 80067a6:	e024      	b.n	80067f2 <Paint_DrawChar+0xfa>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
            } else {
                if (*ptr & (0x80 >> (Column % 8))) {
 80067a8:	69bb      	ldr	r3, [r7, #24]
 80067aa:	781b      	ldrb	r3, [r3, #0]
 80067ac:	4619      	mov	r1, r3
 80067ae:	8bbb      	ldrh	r3, [r7, #28]
 80067b0:	f003 0307 	and.w	r3, r3, #7
 80067b4:	2280      	movs	r2, #128	@ 0x80
 80067b6:	fa42 f303 	asr.w	r3, r2, r3
 80067ba:	400b      	ands	r3, r1
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d00c      	beq.n	80067da <Paint_DrawChar+0xe2>
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Foreground);
 80067c0:	89fa      	ldrh	r2, [r7, #14]
 80067c2:	8bbb      	ldrh	r3, [r7, #28]
 80067c4:	4413      	add	r3, r2
 80067c6:	b298      	uxth	r0, r3
 80067c8:	89ba      	ldrh	r2, [r7, #12]
 80067ca:	8bfb      	ldrh	r3, [r7, #30]
 80067cc:	4413      	add	r3, r2
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80067d2:	4619      	mov	r1, r3
 80067d4:	f7ff fa0e 	bl	8005bf4 <Paint_SetPixel>
 80067d8:	e00b      	b.n	80067f2 <Paint_DrawChar+0xfa>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                } else {
                    Paint_SetPixel(Xpoint + Column, Ypoint + Page, Color_Background);
 80067da:	89fa      	ldrh	r2, [r7, #14]
 80067dc:	8bbb      	ldrh	r3, [r7, #28]
 80067de:	4413      	add	r3, r2
 80067e0:	b298      	uxth	r0, r3
 80067e2:	89ba      	ldrh	r2, [r7, #12]
 80067e4:	8bfb      	ldrh	r3, [r7, #30]
 80067e6:	4413      	add	r3, r2
 80067e8:	b29b      	uxth	r3, r3
 80067ea:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 80067ec:	4619      	mov	r1, r3
 80067ee:	f7ff fa01 	bl	8005bf4 <Paint_SetPixel>
                    // Paint_DrawPoint(Xpoint + Column, Ypoint + Page, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                }
            }
            //One pixel is 8 bits
            if (Column % 8 == 7)
 80067f2:	8bbb      	ldrh	r3, [r7, #28]
 80067f4:	f003 0307 	and.w	r3, r3, #7
 80067f8:	b29b      	uxth	r3, r3
 80067fa:	2b07      	cmp	r3, #7
 80067fc:	d102      	bne.n	8006804 <Paint_DrawChar+0x10c>
                ptr++;
 80067fe:	69bb      	ldr	r3, [r7, #24]
 8006800:	3301      	adds	r3, #1
 8006802:	61bb      	str	r3, [r7, #24]
        for (Column = 0; Column < Font->Width; Column ++ ) {
 8006804:	8bbb      	ldrh	r3, [r7, #28]
 8006806:	3301      	adds	r3, #1
 8006808:	83bb      	strh	r3, [r7, #28]
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	889b      	ldrh	r3, [r3, #4]
 800680e:	8bba      	ldrh	r2, [r7, #28]
 8006810:	429a      	cmp	r2, r3
 8006812:	d3ad      	bcc.n	8006770 <Paint_DrawChar+0x78>
        }// Write a line
        if (Font->Width % 8 != 0)
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	889b      	ldrh	r3, [r3, #4]
 8006818:	f003 0307 	and.w	r3, r3, #7
 800681c:	b29b      	uxth	r3, r3
 800681e:	2b00      	cmp	r3, #0
 8006820:	d002      	beq.n	8006828 <Paint_DrawChar+0x130>
            ptr++;
 8006822:	69bb      	ldr	r3, [r7, #24]
 8006824:	3301      	adds	r3, #1
 8006826:	61bb      	str	r3, [r7, #24]
    for (Page = 0; Page < Font->Height; Page ++ ) {
 8006828:	8bfb      	ldrh	r3, [r7, #30]
 800682a:	3301      	adds	r3, #1
 800682c:	83fb      	strh	r3, [r7, #30]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	88db      	ldrh	r3, [r3, #6]
 8006832:	8bfa      	ldrh	r2, [r7, #30]
 8006834:	429a      	cmp	r2, r3
 8006836:	d398      	bcc.n	800676a <Paint_DrawChar+0x72>
    }// Write all
}
 8006838:	3720      	adds	r7, #32
 800683a:	46bd      	mov	sp, r7
 800683c:	bd80      	pop	{r7, pc}
 800683e:	bf00      	nop
 8006840:	20000ea8 	.word	0x20000ea8
 8006844:	080170e8 	.word	0x080170e8

08006848 <Paint_DrawString_EN>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawString_EN(UWORD Xstart, UWORD Ystart, const char * pString,
                         sEpdFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b088      	sub	sp, #32
 800684c:	af02      	add	r7, sp, #8
 800684e:	60ba      	str	r2, [r7, #8]
 8006850:	607b      	str	r3, [r7, #4]
 8006852:	4603      	mov	r3, r0
 8006854:	81fb      	strh	r3, [r7, #14]
 8006856:	460b      	mov	r3, r1
 8006858:	81bb      	strh	r3, [r7, #12]
    UWORD Xpoint = Xstart;
 800685a:	89fb      	ldrh	r3, [r7, #14]
 800685c:	82fb      	strh	r3, [r7, #22]
    UWORD Ypoint = Ystart;
 800685e:	89bb      	ldrh	r3, [r7, #12]
 8006860:	82bb      	strh	r3, [r7, #20]

    if (Xstart > Paint.Width || Ystart > Paint.Height) {
 8006862:	4b21      	ldr	r3, [pc, #132]	@ (80068e8 <Paint_DrawString_EN+0xa0>)
 8006864:	889b      	ldrh	r3, [r3, #4]
 8006866:	89fa      	ldrh	r2, [r7, #14]
 8006868:	429a      	cmp	r2, r3
 800686a:	d804      	bhi.n	8006876 <Paint_DrawString_EN+0x2e>
 800686c:	4b1e      	ldr	r3, [pc, #120]	@ (80068e8 <Paint_DrawString_EN+0xa0>)
 800686e:	88db      	ldrh	r3, [r3, #6]
 8006870:	89ba      	ldrh	r2, [r7, #12]
 8006872:	429a      	cmp	r2, r3
 8006874:	d931      	bls.n	80068da <Paint_DrawString_EN+0x92>
        Debug("Paint_DrawString_EN Input exceeds the normal display range\r\n");
 8006876:	481d      	ldr	r0, [pc, #116]	@ (80068ec <Paint_DrawString_EN+0xa4>)
 8006878:	f00c feae 	bl	80135d8 <puts>
        return;
 800687c:	e031      	b.n	80068e2 <Paint_DrawString_EN+0x9a>
    }

    while (* pString != '\0') {
        //if X direction filled , reposition to(Xstart,Ypoint),Ypoint is Y direction plus the Height of the character
        if ((Xpoint + Font->Width ) > Paint.Width ) {
 800687e:	8afb      	ldrh	r3, [r7, #22]
 8006880:	687a      	ldr	r2, [r7, #4]
 8006882:	8892      	ldrh	r2, [r2, #4]
 8006884:	4413      	add	r3, r2
 8006886:	4a18      	ldr	r2, [pc, #96]	@ (80068e8 <Paint_DrawString_EN+0xa0>)
 8006888:	8892      	ldrh	r2, [r2, #4]
 800688a:	4293      	cmp	r3, r2
 800688c:	dd06      	ble.n	800689c <Paint_DrawString_EN+0x54>
            Xpoint = Xstart;
 800688e:	89fb      	ldrh	r3, [r7, #14]
 8006890:	82fb      	strh	r3, [r7, #22]
            Ypoint += Font->Height;
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	88da      	ldrh	r2, [r3, #6]
 8006896:	8abb      	ldrh	r3, [r7, #20]
 8006898:	4413      	add	r3, r2
 800689a:	82bb      	strh	r3, [r7, #20]
        }

        // If the Y direction is full, reposition to(Xstart, Ystart)
        if ((Ypoint  + Font->Height ) > Paint.Height ) {
 800689c:	8abb      	ldrh	r3, [r7, #20]
 800689e:	687a      	ldr	r2, [r7, #4]
 80068a0:	88d2      	ldrh	r2, [r2, #6]
 80068a2:	4413      	add	r3, r2
 80068a4:	4a10      	ldr	r2, [pc, #64]	@ (80068e8 <Paint_DrawString_EN+0xa0>)
 80068a6:	88d2      	ldrh	r2, [r2, #6]
 80068a8:	4293      	cmp	r3, r2
 80068aa:	dd03      	ble.n	80068b4 <Paint_DrawString_EN+0x6c>
            Xpoint = Xstart;
 80068ac:	89fb      	ldrh	r3, [r7, #14]
 80068ae:	82fb      	strh	r3, [r7, #22]
            Ypoint = Ystart;
 80068b0:	89bb      	ldrh	r3, [r7, #12]
 80068b2:	82bb      	strh	r3, [r7, #20]
        }
        Paint_DrawChar(Xpoint, Ypoint, * pString, Font, Color_Background, Color_Foreground);
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	781a      	ldrb	r2, [r3, #0]
 80068b8:	8ab9      	ldrh	r1, [r7, #20]
 80068ba:	8af8      	ldrh	r0, [r7, #22]
 80068bc:	8c3b      	ldrh	r3, [r7, #32]
 80068be:	9301      	str	r3, [sp, #4]
 80068c0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80068c2:	9300      	str	r3, [sp, #0]
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	f7ff ff17 	bl	80066f8 <Paint_DrawChar>

        //The next character of the address
        pString ++;
 80068ca:	68bb      	ldr	r3, [r7, #8]
 80068cc:	3301      	adds	r3, #1
 80068ce:	60bb      	str	r3, [r7, #8]

        //The next word of the abscissa increases the font of the broadband
        Xpoint += Font->Width;
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	889a      	ldrh	r2, [r3, #4]
 80068d4:	8afb      	ldrh	r3, [r7, #22]
 80068d6:	4413      	add	r3, r2
 80068d8:	82fb      	strh	r3, [r7, #22]
    while (* pString != '\0') {
 80068da:	68bb      	ldr	r3, [r7, #8]
 80068dc:	781b      	ldrb	r3, [r3, #0]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d1cd      	bne.n	800687e <Paint_DrawString_EN+0x36>
    }
}
 80068e2:	3718      	adds	r7, #24
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}
 80068e8:	20000ea8 	.word	0x20000ea8
 80068ec:	08017128 	.word	0x08017128

080068f0 <Paint_DrawString_CN>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawString_CN(UWORD Xstart, UWORD Ystart, const char * pString, cFONT* font,
                        UWORD Color_Foreground, UWORD Color_Background)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b08c      	sub	sp, #48	@ 0x30
 80068f4:	af00      	add	r7, sp, #0
 80068f6:	60ba      	str	r2, [r7, #8]
 80068f8:	607b      	str	r3, [r7, #4]
 80068fa:	4603      	mov	r3, r0
 80068fc:	81fb      	strh	r3, [r7, #14]
 80068fe:	460b      	mov	r3, r1
 8006900:	81bb      	strh	r3, [r7, #12]
    const char* p_text = pString;
 8006902:	68bb      	ldr	r3, [r7, #8]
 8006904:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int x = Xstart, y = Ystart;
 8006906:	89fb      	ldrh	r3, [r7, #14]
 8006908:	62bb      	str	r3, [r7, #40]	@ 0x28
 800690a:	89bb      	ldrh	r3, [r7, #12]
 800690c:	613b      	str	r3, [r7, #16]
    int i, j,Num;

    /* Send the string character by character on EPD */
    while (*p_text != 0) {
 800690e:	e166      	b.n	8006bde <Paint_DrawString_CN+0x2ee>
        if(*p_text <= 0x7F) {  //ASCII < 126
 8006910:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006912:	781b      	ldrb	r3, [r3, #0]
 8006914:	b25b      	sxtb	r3, r3
 8006916:	2b00      	cmp	r3, #0
 8006918:	f2c0 80aa 	blt.w	8006a70 <Paint_DrawString_CN+0x180>
            for(Num = 0; Num < font->size; Num++) {
 800691c:	2300      	movs	r3, #0
 800691e:	61fb      	str	r3, [r7, #28]
 8006920:	e095      	b.n	8006a4e <Paint_DrawString_CN+0x15e>
                if(*p_text== font->table[Num].index[0]) {
 8006922:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006924:	781a      	ldrb	r2, [r3, #0]
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	6819      	ldr	r1, [r3, #0]
 800692a:	69fb      	ldr	r3, [r7, #28]
 800692c:	20a6      	movs	r0, #166	@ 0xa6
 800692e:	fb00 f303 	mul.w	r3, r0, r3
 8006932:	440b      	add	r3, r1
 8006934:	781b      	ldrb	r3, [r3, #0]
 8006936:	429a      	cmp	r2, r3
 8006938:	f040 8086 	bne.w	8006a48 <Paint_DrawString_CN+0x158>
                    const char* ptr = &font->table[Num].matrix[0];
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	681a      	ldr	r2, [r3, #0]
 8006940:	69fb      	ldr	r3, [r7, #28]
 8006942:	21a6      	movs	r1, #166	@ 0xa6
 8006944:	fb01 f303 	mul.w	r3, r1, r3
 8006948:	4413      	add	r3, r2
 800694a:	3302      	adds	r3, #2
 800694c:	61bb      	str	r3, [r7, #24]

                    for (j = 0; j < font->Height; j++) {
 800694e:	2300      	movs	r3, #0
 8006950:	623b      	str	r3, [r7, #32]
 8006952:	e072      	b.n	8006a3a <Paint_DrawString_CN+0x14a>
                        for (i = 0; i < font->Width; i++) {
 8006954:	2300      	movs	r3, #0
 8006956:	627b      	str	r3, [r7, #36]	@ 0x24
 8006958:	e05c      	b.n	8006a14 <Paint_DrawString_CN+0x124>
                            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 800695a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800695c:	2bff      	cmp	r3, #255	@ 0xff
 800695e:	d11c      	bne.n	800699a <Paint_DrawString_CN+0xaa>
                                if (*ptr & (0x80 >> (i % 8))) {
 8006960:	69bb      	ldr	r3, [r7, #24]
 8006962:	781b      	ldrb	r3, [r3, #0]
 8006964:	4619      	mov	r1, r3
 8006966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006968:	f003 0307 	and.w	r3, r3, #7
 800696c:	2280      	movs	r2, #128	@ 0x80
 800696e:	fa42 f303 	asr.w	r3, r2, r3
 8006972:	400b      	ands	r3, r1
 8006974:	2b00      	cmp	r3, #0
 8006976:	d03d      	beq.n	80069f4 <Paint_DrawString_CN+0x104>
                                    Paint_SetPixel(x + i, y + j, Color_Foreground);
 8006978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800697a:	b29a      	uxth	r2, r3
 800697c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800697e:	b29b      	uxth	r3, r3
 8006980:	4413      	add	r3, r2
 8006982:	b298      	uxth	r0, r3
 8006984:	693b      	ldr	r3, [r7, #16]
 8006986:	b29a      	uxth	r2, r3
 8006988:	6a3b      	ldr	r3, [r7, #32]
 800698a:	b29b      	uxth	r3, r3
 800698c:	4413      	add	r3, r2
 800698e:	b29b      	uxth	r3, r3
 8006990:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8006992:	4619      	mov	r1, r3
 8006994:	f7ff f92e 	bl	8005bf4 <Paint_SetPixel>
 8006998:	e02c      	b.n	80069f4 <Paint_DrawString_CN+0x104>
                                    // Paint_DrawPoint(x + i, y + j, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                }
                            } else {
                                if (*ptr & (0x80 >> (i % 8))) {
 800699a:	69bb      	ldr	r3, [r7, #24]
 800699c:	781b      	ldrb	r3, [r3, #0]
 800699e:	4619      	mov	r1, r3
 80069a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069a2:	f003 0307 	and.w	r3, r3, #7
 80069a6:	2280      	movs	r2, #128	@ 0x80
 80069a8:	fa42 f303 	asr.w	r3, r2, r3
 80069ac:	400b      	ands	r3, r1
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d010      	beq.n	80069d4 <Paint_DrawString_CN+0xe4>
                                    Paint_SetPixel(x + i, y + j, Color_Foreground);
 80069b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069b4:	b29a      	uxth	r2, r3
 80069b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069b8:	b29b      	uxth	r3, r3
 80069ba:	4413      	add	r3, r2
 80069bc:	b298      	uxth	r0, r3
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	b29a      	uxth	r2, r3
 80069c2:	6a3b      	ldr	r3, [r7, #32]
 80069c4:	b29b      	uxth	r3, r3
 80069c6:	4413      	add	r3, r2
 80069c8:	b29b      	uxth	r3, r3
 80069ca:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 80069cc:	4619      	mov	r1, r3
 80069ce:	f7ff f911 	bl	8005bf4 <Paint_SetPixel>
 80069d2:	e00f      	b.n	80069f4 <Paint_DrawString_CN+0x104>
                                    // Paint_DrawPoint(x + i, y + j, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                } else {
                                    Paint_SetPixel(x + i, y + j, Color_Background);
 80069d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069d6:	b29a      	uxth	r2, r3
 80069d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069da:	b29b      	uxth	r3, r3
 80069dc:	4413      	add	r3, r2
 80069de:	b298      	uxth	r0, r3
 80069e0:	693b      	ldr	r3, [r7, #16]
 80069e2:	b29a      	uxth	r2, r3
 80069e4:	6a3b      	ldr	r3, [r7, #32]
 80069e6:	b29b      	uxth	r3, r3
 80069e8:	4413      	add	r3, r2
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80069ee:	4619      	mov	r1, r3
 80069f0:	f7ff f900 	bl	8005bf4 <Paint_SetPixel>
                                    // Paint_DrawPoint(x + i, y + j, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                }
                            }
                            if (i % 8 == 7) {
 80069f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069f6:	425a      	negs	r2, r3
 80069f8:	f003 0307 	and.w	r3, r3, #7
 80069fc:	f002 0207 	and.w	r2, r2, #7
 8006a00:	bf58      	it	pl
 8006a02:	4253      	negpl	r3, r2
 8006a04:	2b07      	cmp	r3, #7
 8006a06:	d102      	bne.n	8006a0e <Paint_DrawString_CN+0x11e>
                                ptr++;
 8006a08:	69bb      	ldr	r3, [r7, #24]
 8006a0a:	3301      	adds	r3, #1
 8006a0c:	61bb      	str	r3, [r7, #24]
                        for (i = 0; i < font->Width; i++) {
 8006a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a10:	3301      	adds	r3, #1
 8006a12:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	891b      	ldrh	r3, [r3, #8]
 8006a18:	461a      	mov	r2, r3
 8006a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	db9c      	blt.n	800695a <Paint_DrawString_CN+0x6a>
                            }
                        }
                        if (font->Width % 8 != 0) {
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	891b      	ldrh	r3, [r3, #8]
 8006a24:	f003 0307 	and.w	r3, r3, #7
 8006a28:	b29b      	uxth	r3, r3
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d002      	beq.n	8006a34 <Paint_DrawString_CN+0x144>
                            ptr++;
 8006a2e:	69bb      	ldr	r3, [r7, #24]
 8006a30:	3301      	adds	r3, #1
 8006a32:	61bb      	str	r3, [r7, #24]
                    for (j = 0; j < font->Height; j++) {
 8006a34:	6a3b      	ldr	r3, [r7, #32]
 8006a36:	3301      	adds	r3, #1
 8006a38:	623b      	str	r3, [r7, #32]
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	895b      	ldrh	r3, [r3, #10]
 8006a3e:	461a      	mov	r2, r3
 8006a40:	6a3b      	ldr	r3, [r7, #32]
 8006a42:	4293      	cmp	r3, r2
 8006a44:	db86      	blt.n	8006954 <Paint_DrawString_CN+0x64>
                        }
                    }
                    break;
 8006a46:	e009      	b.n	8006a5c <Paint_DrawString_CN+0x16c>
            for(Num = 0; Num < font->size; Num++) {
 8006a48:	69fb      	ldr	r3, [r7, #28]
 8006a4a:	3301      	adds	r3, #1
 8006a4c:	61fb      	str	r3, [r7, #28]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	889b      	ldrh	r3, [r3, #4]
 8006a52:	461a      	mov	r2, r3
 8006a54:	69fb      	ldr	r3, [r7, #28]
 8006a56:	4293      	cmp	r3, r2
 8006a58:	f6ff af63 	blt.w	8006922 <Paint_DrawString_CN+0x32>
                }
            }
            /* Point on the next character */
            p_text += 1;
 8006a5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a5e:	3301      	adds	r3, #1
 8006a60:	62fb      	str	r3, [r7, #44]	@ 0x2c
            /* Decrement the column position by 16 */
            x += font->ASCII_Width;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	88db      	ldrh	r3, [r3, #6]
 8006a66:	461a      	mov	r2, r3
 8006a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a6a:	4413      	add	r3, r2
 8006a6c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006a6e:	e0b6      	b.n	8006bde <Paint_DrawString_CN+0x2ee>
        } else {        //Chinese
            for(Num = 0; Num < font->size; Num++) {
 8006a70:	2300      	movs	r3, #0
 8006a72:	61fb      	str	r3, [r7, #28]
 8006a74:	e0a3      	b.n	8006bbe <Paint_DrawString_CN+0x2ce>
                if((*p_text== font->table[Num].index[0]) && (*(p_text+1) == font->table[Num].index[1])) {
 8006a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a78:	781a      	ldrb	r2, [r3, #0]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	6819      	ldr	r1, [r3, #0]
 8006a7e:	69fb      	ldr	r3, [r7, #28]
 8006a80:	20a6      	movs	r0, #166	@ 0xa6
 8006a82:	fb00 f303 	mul.w	r3, r0, r3
 8006a86:	440b      	add	r3, r1
 8006a88:	781b      	ldrb	r3, [r3, #0]
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	f040 8094 	bne.w	8006bb8 <Paint_DrawString_CN+0x2c8>
 8006a90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a92:	3301      	adds	r3, #1
 8006a94:	781a      	ldrb	r2, [r3, #0]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6819      	ldr	r1, [r3, #0]
 8006a9a:	69fb      	ldr	r3, [r7, #28]
 8006a9c:	20a6      	movs	r0, #166	@ 0xa6
 8006a9e:	fb00 f303 	mul.w	r3, r0, r3
 8006aa2:	440b      	add	r3, r1
 8006aa4:	785b      	ldrb	r3, [r3, #1]
 8006aa6:	429a      	cmp	r2, r3
 8006aa8:	f040 8086 	bne.w	8006bb8 <Paint_DrawString_CN+0x2c8>
                    const char* ptr = &font->table[Num].matrix[0];
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681a      	ldr	r2, [r3, #0]
 8006ab0:	69fb      	ldr	r3, [r7, #28]
 8006ab2:	21a6      	movs	r1, #166	@ 0xa6
 8006ab4:	fb01 f303 	mul.w	r3, r1, r3
 8006ab8:	4413      	add	r3, r2
 8006aba:	3302      	adds	r3, #2
 8006abc:	617b      	str	r3, [r7, #20]

                    for (j = 0; j < font->Height; j++) {
 8006abe:	2300      	movs	r3, #0
 8006ac0:	623b      	str	r3, [r7, #32]
 8006ac2:	e072      	b.n	8006baa <Paint_DrawString_CN+0x2ba>
                        for (i = 0; i < font->Width; i++) {
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ac8:	e05c      	b.n	8006b84 <Paint_DrawString_CN+0x294>
                            if (FONT_BACKGROUND == Color_Background) { //this process is to speed up the scan
 8006aca:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006acc:	2bff      	cmp	r3, #255	@ 0xff
 8006ace:	d11c      	bne.n	8006b0a <Paint_DrawString_CN+0x21a>
                                if (*ptr & (0x80 >> (i % 8))) {
 8006ad0:	697b      	ldr	r3, [r7, #20]
 8006ad2:	781b      	ldrb	r3, [r3, #0]
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ad8:	f003 0307 	and.w	r3, r3, #7
 8006adc:	2280      	movs	r2, #128	@ 0x80
 8006ade:	fa42 f303 	asr.w	r3, r2, r3
 8006ae2:	400b      	ands	r3, r1
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d03d      	beq.n	8006b64 <Paint_DrawString_CN+0x274>
                                    Paint_SetPixel(x + i, y + j, Color_Foreground);
 8006ae8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006aea:	b29a      	uxth	r2, r3
 8006aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	4413      	add	r3, r2
 8006af2:	b298      	uxth	r0, r3
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	b29a      	uxth	r2, r3
 8006af8:	6a3b      	ldr	r3, [r7, #32]
 8006afa:	b29b      	uxth	r3, r3
 8006afc:	4413      	add	r3, r2
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8006b02:	4619      	mov	r1, r3
 8006b04:	f7ff f876 	bl	8005bf4 <Paint_SetPixel>
 8006b08:	e02c      	b.n	8006b64 <Paint_DrawString_CN+0x274>
                                    // Paint_DrawPoint(x + i, y + j, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                }
                            } else {
                                if (*ptr & (0x80 >> (i % 8))) {
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	781b      	ldrb	r3, [r3, #0]
 8006b0e:	4619      	mov	r1, r3
 8006b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b12:	f003 0307 	and.w	r3, r3, #7
 8006b16:	2280      	movs	r2, #128	@ 0x80
 8006b18:	fa42 f303 	asr.w	r3, r2, r3
 8006b1c:	400b      	ands	r3, r1
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d010      	beq.n	8006b44 <Paint_DrawString_CN+0x254>
                                    Paint_SetPixel(x + i, y + j, Color_Foreground);
 8006b22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b24:	b29a      	uxth	r2, r3
 8006b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b28:	b29b      	uxth	r3, r3
 8006b2a:	4413      	add	r3, r2
 8006b2c:	b298      	uxth	r0, r3
 8006b2e:	693b      	ldr	r3, [r7, #16]
 8006b30:	b29a      	uxth	r2, r3
 8006b32:	6a3b      	ldr	r3, [r7, #32]
 8006b34:	b29b      	uxth	r3, r3
 8006b36:	4413      	add	r3, r2
 8006b38:	b29b      	uxth	r3, r3
 8006b3a:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8006b3c:	4619      	mov	r1, r3
 8006b3e:	f7ff f859 	bl	8005bf4 <Paint_SetPixel>
 8006b42:	e00f      	b.n	8006b64 <Paint_DrawString_CN+0x274>
                                    // Paint_DrawPoint(x + i, y + j, Color_Foreground, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                } else {
                                    Paint_SetPixel(x + i, y + j, Color_Background);
 8006b44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b46:	b29a      	uxth	r2, r3
 8006b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b4a:	b29b      	uxth	r3, r3
 8006b4c:	4413      	add	r3, r2
 8006b4e:	b298      	uxth	r0, r3
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	b29a      	uxth	r2, r3
 8006b54:	6a3b      	ldr	r3, [r7, #32]
 8006b56:	b29b      	uxth	r3, r3
 8006b58:	4413      	add	r3, r2
 8006b5a:	b29b      	uxth	r3, r3
 8006b5c:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8006b5e:	4619      	mov	r1, r3
 8006b60:	f7ff f848 	bl	8005bf4 <Paint_SetPixel>
                                    // Paint_DrawPoint(x + i, y + j, Color_Background, DOT_PIXEL_DFT, DOT_STYLE_DFT);
                                }
                            }
                            if (i % 8 == 7) {
 8006b64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b66:	425a      	negs	r2, r3
 8006b68:	f003 0307 	and.w	r3, r3, #7
 8006b6c:	f002 0207 	and.w	r2, r2, #7
 8006b70:	bf58      	it	pl
 8006b72:	4253      	negpl	r3, r2
 8006b74:	2b07      	cmp	r3, #7
 8006b76:	d102      	bne.n	8006b7e <Paint_DrawString_CN+0x28e>
                                ptr++;
 8006b78:	697b      	ldr	r3, [r7, #20]
 8006b7a:	3301      	adds	r3, #1
 8006b7c:	617b      	str	r3, [r7, #20]
                        for (i = 0; i < font->Width; i++) {
 8006b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b80:	3301      	adds	r3, #1
 8006b82:	627b      	str	r3, [r7, #36]	@ 0x24
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	891b      	ldrh	r3, [r3, #8]
 8006b88:	461a      	mov	r2, r3
 8006b8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b8c:	4293      	cmp	r3, r2
 8006b8e:	db9c      	blt.n	8006aca <Paint_DrawString_CN+0x1da>
                            }
                        }
                        if (font->Width % 8 != 0) {
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	891b      	ldrh	r3, [r3, #8]
 8006b94:	f003 0307 	and.w	r3, r3, #7
 8006b98:	b29b      	uxth	r3, r3
 8006b9a:	2b00      	cmp	r3, #0
 8006b9c:	d002      	beq.n	8006ba4 <Paint_DrawString_CN+0x2b4>
                            ptr++;
 8006b9e:	697b      	ldr	r3, [r7, #20]
 8006ba0:	3301      	adds	r3, #1
 8006ba2:	617b      	str	r3, [r7, #20]
                    for (j = 0; j < font->Height; j++) {
 8006ba4:	6a3b      	ldr	r3, [r7, #32]
 8006ba6:	3301      	adds	r3, #1
 8006ba8:	623b      	str	r3, [r7, #32]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	895b      	ldrh	r3, [r3, #10]
 8006bae:	461a      	mov	r2, r3
 8006bb0:	6a3b      	ldr	r3, [r7, #32]
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	db86      	blt.n	8006ac4 <Paint_DrawString_CN+0x1d4>
                        }
                    }
                    break;
 8006bb6:	e009      	b.n	8006bcc <Paint_DrawString_CN+0x2dc>
            for(Num = 0; Num < font->size; Num++) {
 8006bb8:	69fb      	ldr	r3, [r7, #28]
 8006bba:	3301      	adds	r3, #1
 8006bbc:	61fb      	str	r3, [r7, #28]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	889b      	ldrh	r3, [r3, #4]
 8006bc2:	461a      	mov	r2, r3
 8006bc4:	69fb      	ldr	r3, [r7, #28]
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	f6ff af55 	blt.w	8006a76 <Paint_DrawString_CN+0x186>
                }
            }
            /* Point on the next character */
            p_text += 2;
 8006bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bce:	3302      	adds	r3, #2
 8006bd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
            /* Decrement the column position by 16 */
            x += font->Width;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	891b      	ldrh	r3, [r3, #8]
 8006bd6:	461a      	mov	r2, r3
 8006bd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bda:	4413      	add	r3, r2
 8006bdc:	62bb      	str	r3, [r7, #40]	@ 0x28
    while (*p_text != 0) {
 8006bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006be0:	781b      	ldrb	r3, [r3, #0]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	f47f ae94 	bne.w	8006910 <Paint_DrawString_CN+0x20>
        }
    }
}
 8006be8:	bf00      	nop
 8006bea:	bf00      	nop
 8006bec:	3730      	adds	r7, #48	@ 0x30
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	bd80      	pop	{r7, pc}
	...

08006bf4 <Paint_DrawNum>:
    Color_Background : Select the background color
******************************************************************************/
#define  ARRAY_LEN 255
void Paint_DrawNum(UWORD Xpoint, UWORD Ypoint, int32_t Nummber,
                   sEpdFONT* Font, UWORD Color_Foreground, UWORD Color_Background)
{
 8006bf4:	b590      	push	{r4, r7, lr}
 8006bf6:	f5ad 7d09 	sub.w	sp, sp, #548	@ 0x224
 8006bfa:	af02      	add	r7, sp, #8
 8006bfc:	4604      	mov	r4, r0
 8006bfe:	4608      	mov	r0, r1
 8006c00:	f507 7106 	add.w	r1, r7, #536	@ 0x218
 8006c04:	f5a1 7104 	sub.w	r1, r1, #528	@ 0x210
 8006c08:	600a      	str	r2, [r1, #0]
 8006c0a:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006c0e:	f5a2 7205 	sub.w	r2, r2, #532	@ 0x214
 8006c12:	6013      	str	r3, [r2, #0]
 8006c14:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006c18:	f2a3 230a 	subw	r3, r3, #522	@ 0x20a
 8006c1c:	4622      	mov	r2, r4
 8006c1e:	801a      	strh	r2, [r3, #0]
 8006c20:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006c24:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 8006c28:	4602      	mov	r2, r0
 8006c2a:	801a      	strh	r2, [r3, #0]

    int16_t Num_Bit = 0, Str_Bit = 0;
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
 8006c32:	2300      	movs	r3, #0
 8006c34:	f8a7 3214 	strh.w	r3, [r7, #532]	@ 0x214
    uint8_t Str_Array[ARRAY_LEN] = {0}, Num_Array[ARRAY_LEN] = {0};
 8006c38:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006c3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006c40:	2200      	movs	r2, #0
 8006c42:	601a      	str	r2, [r3, #0]
 8006c44:	3304      	adds	r3, #4
 8006c46:	22fb      	movs	r2, #251	@ 0xfb
 8006c48:	2100      	movs	r1, #0
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	f00c fdd4 	bl	80137f8 <memset>
 8006c50:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006c54:	f5a3 7302 	sub.w	r3, r3, #520	@ 0x208
 8006c58:	2200      	movs	r2, #0
 8006c5a:	601a      	str	r2, [r3, #0]
 8006c5c:	3304      	adds	r3, #4
 8006c5e:	22fb      	movs	r2, #251	@ 0xfb
 8006c60:	2100      	movs	r1, #0
 8006c62:	4618      	mov	r0, r3
 8006c64:	f00c fdc8 	bl	80137f8 <memset>
    uint8_t *pStr = Str_Array;
 8006c68:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8006c6c:	f8c7 3210 	str.w	r3, [r7, #528]	@ 0x210

    if (Xpoint > Paint.Width || Ypoint > Paint.Height) {
 8006c70:	4b46      	ldr	r3, [pc, #280]	@ (8006d8c <Paint_DrawNum+0x198>)
 8006c72:	889b      	ldrh	r3, [r3, #4]
 8006c74:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006c78:	f2a2 220a 	subw	r2, r2, #522	@ 0x20a
 8006c7c:	8812      	ldrh	r2, [r2, #0]
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	d808      	bhi.n	8006c94 <Paint_DrawNum+0xa0>
 8006c82:	4b42      	ldr	r3, [pc, #264]	@ (8006d8c <Paint_DrawNum+0x198>)
 8006c84:	88db      	ldrh	r3, [r3, #6]
 8006c86:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006c8a:	f5a2 7203 	sub.w	r2, r2, #524	@ 0x20c
 8006c8e:	8812      	ldrh	r2, [r2, #0]
 8006c90:	429a      	cmp	r2, r3
 8006c92:	d903      	bls.n	8006c9c <Paint_DrawNum+0xa8>
        Debug("Paint_DisNum Input exceeds the normal display range\r\n");
 8006c94:	483e      	ldr	r0, [pc, #248]	@ (8006d90 <Paint_DrawNum+0x19c>)
 8006c96:	f00c fc9f 	bl	80135d8 <puts>
 8006c9a:	e072      	b.n	8006d82 <Paint_DrawNum+0x18e>
        return;
    }

    //Converts a number to a string
    do {
        Num_Array[Num_Bit] = Nummber % 10 + '0';
 8006c9c:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006ca0:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8006ca4:	681a      	ldr	r2, [r3, #0]
 8006ca6:	4b3b      	ldr	r3, [pc, #236]	@ (8006d94 <Paint_DrawNum+0x1a0>)
 8006ca8:	fb83 1302 	smull	r1, r3, r3, r2
 8006cac:	1099      	asrs	r1, r3, #2
 8006cae:	17d3      	asrs	r3, r2, #31
 8006cb0:	1ac9      	subs	r1, r1, r3
 8006cb2:	460b      	mov	r3, r1
 8006cb4:	009b      	lsls	r3, r3, #2
 8006cb6:	440b      	add	r3, r1
 8006cb8:	005b      	lsls	r3, r3, #1
 8006cba:	1ad1      	subs	r1, r2, r3
 8006cbc:	b2ca      	uxtb	r2, r1
 8006cbe:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 8006cc2:	3230      	adds	r2, #48	@ 0x30
 8006cc4:	b2d1      	uxtb	r1, r2
 8006cc6:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006cca:	f5a2 7202 	sub.w	r2, r2, #520	@ 0x208
 8006cce:	54d1      	strb	r1, [r2, r3]
        Num_Bit++;
 8006cd0:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 8006cd4:	b29b      	uxth	r3, r3
 8006cd6:	3301      	adds	r3, #1
 8006cd8:	b29b      	uxth	r3, r3
 8006cda:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
        Nummber /= 10;
 8006cde:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006ce2:	f5a3 7204 	sub.w	r2, r3, #528	@ 0x210
 8006ce6:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006cea:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4928      	ldr	r1, [pc, #160]	@ (8006d94 <Paint_DrawNum+0x1a0>)
 8006cf2:	fb81 0103 	smull	r0, r1, r1, r3
 8006cf6:	1089      	asrs	r1, r1, #2
 8006cf8:	17db      	asrs	r3, r3, #31
 8006cfa:	1acb      	subs	r3, r1, r3
 8006cfc:	6013      	str	r3, [r2, #0]
    } while(Nummber);
 8006cfe:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006d02:	f5a3 7304 	sub.w	r3, r3, #528	@ 0x210
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d1c7      	bne.n	8006c9c <Paint_DrawNum+0xa8>
    

    //The string is inverted
    while (Num_Bit > 0) {
 8006d0c:	e01c      	b.n	8006d48 <Paint_DrawNum+0x154>
        Str_Array[Str_Bit] = Num_Array[Num_Bit - 1];
 8006d0e:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 8006d12:	1e5a      	subs	r2, r3, #1
 8006d14:	f9b7 3214 	ldrsh.w	r3, [r7, #532]	@ 0x214
 8006d18:	f507 7106 	add.w	r1, r7, #536	@ 0x218
 8006d1c:	f5a1 7102 	sub.w	r1, r1, #520	@ 0x208
 8006d20:	5c89      	ldrb	r1, [r1, r2]
 8006d22:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006d26:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 8006d2a:	54d1      	strb	r1, [r2, r3]
        Str_Bit ++;
 8006d2c:	f9b7 3214 	ldrsh.w	r3, [r7, #532]	@ 0x214
 8006d30:	b29b      	uxth	r3, r3
 8006d32:	3301      	adds	r3, #1
 8006d34:	b29b      	uxth	r3, r3
 8006d36:	f8a7 3214 	strh.w	r3, [r7, #532]	@ 0x214
        Num_Bit --;
 8006d3a:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	3b01      	subs	r3, #1
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	f8a7 3216 	strh.w	r3, [r7, #534]	@ 0x216
    while (Num_Bit > 0) {
 8006d48:	f9b7 3216 	ldrsh.w	r3, [r7, #534]	@ 0x216
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	dcde      	bgt.n	8006d0e <Paint_DrawNum+0x11a>
    }

    //show
    Paint_DrawString_EN(Xpoint, Ypoint, (const char*)pStr, Font, Color_Background, Color_Foreground);
 8006d50:	f507 7306 	add.w	r3, r7, #536	@ 0x218
 8006d54:	f5a3 7305 	sub.w	r3, r3, #532	@ 0x214
 8006d58:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006d5c:	f5a2 7203 	sub.w	r2, r2, #524	@ 0x20c
 8006d60:	8811      	ldrh	r1, [r2, #0]
 8006d62:	f507 7206 	add.w	r2, r7, #536	@ 0x218
 8006d66:	f2a2 220a 	subw	r2, r2, #522	@ 0x20a
 8006d6a:	8810      	ldrh	r0, [r2, #0]
 8006d6c:	f8b7 2228 	ldrh.w	r2, [r7, #552]	@ 0x228
 8006d70:	9201      	str	r2, [sp, #4]
 8006d72:	f8b7 222c 	ldrh.w	r2, [r7, #556]	@ 0x22c
 8006d76:	9200      	str	r2, [sp, #0]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f8d7 2210 	ldr.w	r2, [r7, #528]	@ 0x210
 8006d7e:	f7ff fd63 	bl	8006848 <Paint_DrawString_EN>
}
 8006d82:	f507 7707 	add.w	r7, r7, #540	@ 0x21c
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd90      	pop	{r4, r7, pc}
 8006d8a:	bf00      	nop
 8006d8c:	20000ea8 	.word	0x20000ea8
 8006d90:	0801716c 	.word	0x0801716c
 8006d94:	66666667 	.word	0x66666667

08006d98 <Paint_DrawTime>:
    Color_Foreground : Select the foreground color
    Color_Background : Select the background color
******************************************************************************/
void Paint_DrawTime(UWORD Xstart, UWORD Ystart, PAINT_TIME *pTime, sEpdFONT* Font,
                    UWORD Color_Foreground, UWORD Color_Background)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b08a      	sub	sp, #40	@ 0x28
 8006d9c:	af02      	add	r7, sp, #8
 8006d9e:	60ba      	str	r2, [r7, #8]
 8006da0:	607b      	str	r3, [r7, #4]
 8006da2:	4603      	mov	r3, r0
 8006da4:	81fb      	strh	r3, [r7, #14]
 8006da6:	460b      	mov	r3, r1
 8006da8:	81bb      	strh	r3, [r7, #12]
    uint8_t value[10] = {'0', '1', '2', '3', '4', '5', '6', '7', '8', '9'};
 8006daa:	4a76      	ldr	r2, [pc, #472]	@ (8006f84 <Paint_DrawTime+0x1ec>)
 8006dac:	f107 0314 	add.w	r3, r7, #20
 8006db0:	ca07      	ldmia	r2, {r0, r1, r2}
 8006db2:	c303      	stmia	r3!, {r0, r1}
 8006db4:	801a      	strh	r2, [r3, #0]

    UWORD Dx = Font->Width;
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	889b      	ldrh	r3, [r3, #4]
 8006dba:	83fb      	strh	r3, [r7, #30]

    //Write data into the cache
    Paint_DrawChar(Xstart                           , Ystart, value[pTime->Hour / 10], Font, Color_Background, Color_Foreground);
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	791b      	ldrb	r3, [r3, #4]
 8006dc0:	4a71      	ldr	r2, [pc, #452]	@ (8006f88 <Paint_DrawTime+0x1f0>)
 8006dc2:	fba2 2303 	umull	r2, r3, r2, r3
 8006dc6:	08db      	lsrs	r3, r3, #3
 8006dc8:	b2db      	uxtb	r3, r3
 8006dca:	3320      	adds	r3, #32
 8006dcc:	443b      	add	r3, r7
 8006dce:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8006dd2:	89b9      	ldrh	r1, [r7, #12]
 8006dd4:	89f8      	ldrh	r0, [r7, #14]
 8006dd6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006dd8:	9301      	str	r3, [sp, #4]
 8006dda:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006ddc:	9300      	str	r3, [sp, #0]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f7ff fc8a 	bl	80066f8 <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx                      , Ystart, value[pTime->Hour % 10], Font, Color_Background, Color_Foreground);
 8006de4:	89fa      	ldrh	r2, [r7, #14]
 8006de6:	8bfb      	ldrh	r3, [r7, #30]
 8006de8:	4413      	add	r3, r2
 8006dea:	b298      	uxth	r0, r3
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	791a      	ldrb	r2, [r3, #4]
 8006df0:	4b65      	ldr	r3, [pc, #404]	@ (8006f88 <Paint_DrawTime+0x1f0>)
 8006df2:	fba3 1302 	umull	r1, r3, r3, r2
 8006df6:	08d9      	lsrs	r1, r3, #3
 8006df8:	460b      	mov	r3, r1
 8006dfa:	009b      	lsls	r3, r3, #2
 8006dfc:	440b      	add	r3, r1
 8006dfe:	005b      	lsls	r3, r3, #1
 8006e00:	1ad3      	subs	r3, r2, r3
 8006e02:	b2db      	uxtb	r3, r3
 8006e04:	3320      	adds	r3, #32
 8006e06:	443b      	add	r3, r7
 8006e08:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8006e0c:	89b9      	ldrh	r1, [r7, #12]
 8006e0e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006e10:	9301      	str	r3, [sp, #4]
 8006e12:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006e14:	9300      	str	r3, [sp, #0]
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	f7ff fc6e 	bl	80066f8 <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx  + Dx / 4 + Dx / 2   , Ystart, ':'                    , Font, Color_Background, Color_Foreground);
 8006e1c:	89fa      	ldrh	r2, [r7, #14]
 8006e1e:	8bfb      	ldrh	r3, [r7, #30]
 8006e20:	4413      	add	r3, r2
 8006e22:	b29a      	uxth	r2, r3
 8006e24:	8bfb      	ldrh	r3, [r7, #30]
 8006e26:	089b      	lsrs	r3, r3, #2
 8006e28:	b29b      	uxth	r3, r3
 8006e2a:	4413      	add	r3, r2
 8006e2c:	b29a      	uxth	r2, r3
 8006e2e:	8bfb      	ldrh	r3, [r7, #30]
 8006e30:	085b      	lsrs	r3, r3, #1
 8006e32:	b29b      	uxth	r3, r3
 8006e34:	4413      	add	r3, r2
 8006e36:	b298      	uxth	r0, r3
 8006e38:	89b9      	ldrh	r1, [r7, #12]
 8006e3a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006e3c:	9301      	str	r3, [sp, #4]
 8006e3e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006e40:	9300      	str	r3, [sp, #0]
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	223a      	movs	r2, #58	@ 0x3a
 8006e46:	f7ff fc57 	bl	80066f8 <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx * 2 + Dx / 2         , Ystart, value[pTime->Min / 10] , Font, Color_Background, Color_Foreground);
 8006e4a:	8bfb      	ldrh	r3, [r7, #30]
 8006e4c:	005b      	lsls	r3, r3, #1
 8006e4e:	b29a      	uxth	r2, r3
 8006e50:	89fb      	ldrh	r3, [r7, #14]
 8006e52:	4413      	add	r3, r2
 8006e54:	b29a      	uxth	r2, r3
 8006e56:	8bfb      	ldrh	r3, [r7, #30]
 8006e58:	085b      	lsrs	r3, r3, #1
 8006e5a:	b29b      	uxth	r3, r3
 8006e5c:	4413      	add	r3, r2
 8006e5e:	b298      	uxth	r0, r3
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	795b      	ldrb	r3, [r3, #5]
 8006e64:	4a48      	ldr	r2, [pc, #288]	@ (8006f88 <Paint_DrawTime+0x1f0>)
 8006e66:	fba2 2303 	umull	r2, r3, r2, r3
 8006e6a:	08db      	lsrs	r3, r3, #3
 8006e6c:	b2db      	uxtb	r3, r3
 8006e6e:	3320      	adds	r3, #32
 8006e70:	443b      	add	r3, r7
 8006e72:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8006e76:	89b9      	ldrh	r1, [r7, #12]
 8006e78:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006e7a:	9301      	str	r3, [sp, #4]
 8006e7c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006e7e:	9300      	str	r3, [sp, #0]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	f7ff fc39 	bl	80066f8 <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx * 3 + Dx / 2         , Ystart, value[pTime->Min % 10] , Font, Color_Background, Color_Foreground);
 8006e86:	8bfb      	ldrh	r3, [r7, #30]
 8006e88:	461a      	mov	r2, r3
 8006e8a:	0052      	lsls	r2, r2, #1
 8006e8c:	4413      	add	r3, r2
 8006e8e:	b29a      	uxth	r2, r3
 8006e90:	89fb      	ldrh	r3, [r7, #14]
 8006e92:	4413      	add	r3, r2
 8006e94:	b29a      	uxth	r2, r3
 8006e96:	8bfb      	ldrh	r3, [r7, #30]
 8006e98:	085b      	lsrs	r3, r3, #1
 8006e9a:	b29b      	uxth	r3, r3
 8006e9c:	4413      	add	r3, r2
 8006e9e:	b298      	uxth	r0, r3
 8006ea0:	68bb      	ldr	r3, [r7, #8]
 8006ea2:	795a      	ldrb	r2, [r3, #5]
 8006ea4:	4b38      	ldr	r3, [pc, #224]	@ (8006f88 <Paint_DrawTime+0x1f0>)
 8006ea6:	fba3 1302 	umull	r1, r3, r3, r2
 8006eaa:	08d9      	lsrs	r1, r3, #3
 8006eac:	460b      	mov	r3, r1
 8006eae:	009b      	lsls	r3, r3, #2
 8006eb0:	440b      	add	r3, r1
 8006eb2:	005b      	lsls	r3, r3, #1
 8006eb4:	1ad3      	subs	r3, r2, r3
 8006eb6:	b2db      	uxtb	r3, r3
 8006eb8:	3320      	adds	r3, #32
 8006eba:	443b      	add	r3, r7
 8006ebc:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8006ec0:	89b9      	ldrh	r1, [r7, #12]
 8006ec2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006ec4:	9301      	str	r3, [sp, #4]
 8006ec6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006ec8:	9300      	str	r3, [sp, #0]
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	f7ff fc14 	bl	80066f8 <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx * 4 + Dx / 2 - Dx / 4, Ystart, ':'                    , Font, Color_Background, Color_Foreground);
 8006ed0:	8bfb      	ldrh	r3, [r7, #30]
 8006ed2:	009b      	lsls	r3, r3, #2
 8006ed4:	b29a      	uxth	r2, r3
 8006ed6:	89fb      	ldrh	r3, [r7, #14]
 8006ed8:	4413      	add	r3, r2
 8006eda:	b29a      	uxth	r2, r3
 8006edc:	8bfb      	ldrh	r3, [r7, #30]
 8006ede:	085b      	lsrs	r3, r3, #1
 8006ee0:	b29b      	uxth	r3, r3
 8006ee2:	4413      	add	r3, r2
 8006ee4:	b29a      	uxth	r2, r3
 8006ee6:	8bfb      	ldrh	r3, [r7, #30]
 8006ee8:	089b      	lsrs	r3, r3, #2
 8006eea:	b29b      	uxth	r3, r3
 8006eec:	1ad3      	subs	r3, r2, r3
 8006eee:	b298      	uxth	r0, r3
 8006ef0:	89b9      	ldrh	r1, [r7, #12]
 8006ef2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006ef4:	9301      	str	r3, [sp, #4]
 8006ef6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006ef8:	9300      	str	r3, [sp, #0]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	223a      	movs	r2, #58	@ 0x3a
 8006efe:	f7ff fbfb 	bl	80066f8 <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx * 5                  , Ystart, value[pTime->Sec / 10] , Font, Color_Background, Color_Foreground);
 8006f02:	8bfb      	ldrh	r3, [r7, #30]
 8006f04:	461a      	mov	r2, r3
 8006f06:	0092      	lsls	r2, r2, #2
 8006f08:	4413      	add	r3, r2
 8006f0a:	b29a      	uxth	r2, r3
 8006f0c:	89fb      	ldrh	r3, [r7, #14]
 8006f0e:	4413      	add	r3, r2
 8006f10:	b298      	uxth	r0, r3
 8006f12:	68bb      	ldr	r3, [r7, #8]
 8006f14:	799b      	ldrb	r3, [r3, #6]
 8006f16:	4a1c      	ldr	r2, [pc, #112]	@ (8006f88 <Paint_DrawTime+0x1f0>)
 8006f18:	fba2 2303 	umull	r2, r3, r2, r3
 8006f1c:	08db      	lsrs	r3, r3, #3
 8006f1e:	b2db      	uxtb	r3, r3
 8006f20:	3320      	adds	r3, #32
 8006f22:	443b      	add	r3, r7
 8006f24:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8006f28:	89b9      	ldrh	r1, [r7, #12]
 8006f2a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006f2c:	9301      	str	r3, [sp, #4]
 8006f2e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006f30:	9300      	str	r3, [sp, #0]
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	f7ff fbe0 	bl	80066f8 <Paint_DrawChar>
    Paint_DrawChar(Xstart + Dx * 6                  , Ystart, value[pTime->Sec % 10] , Font, Color_Background, Color_Foreground);
 8006f38:	8bfb      	ldrh	r3, [r7, #30]
 8006f3a:	461a      	mov	r2, r3
 8006f3c:	0052      	lsls	r2, r2, #1
 8006f3e:	4413      	add	r3, r2
 8006f40:	005b      	lsls	r3, r3, #1
 8006f42:	b29a      	uxth	r2, r3
 8006f44:	89fb      	ldrh	r3, [r7, #14]
 8006f46:	4413      	add	r3, r2
 8006f48:	b298      	uxth	r0, r3
 8006f4a:	68bb      	ldr	r3, [r7, #8]
 8006f4c:	799a      	ldrb	r2, [r3, #6]
 8006f4e:	4b0e      	ldr	r3, [pc, #56]	@ (8006f88 <Paint_DrawTime+0x1f0>)
 8006f50:	fba3 1302 	umull	r1, r3, r3, r2
 8006f54:	08d9      	lsrs	r1, r3, #3
 8006f56:	460b      	mov	r3, r1
 8006f58:	009b      	lsls	r3, r3, #2
 8006f5a:	440b      	add	r3, r1
 8006f5c:	005b      	lsls	r3, r3, #1
 8006f5e:	1ad3      	subs	r3, r2, r3
 8006f60:	b2db      	uxtb	r3, r3
 8006f62:	3320      	adds	r3, #32
 8006f64:	443b      	add	r3, r7
 8006f66:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 8006f6a:	89b9      	ldrh	r1, [r7, #12]
 8006f6c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006f6e:	9301      	str	r3, [sp, #4]
 8006f70:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006f72:	9300      	str	r3, [sp, #0]
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f7ff fbbf 	bl	80066f8 <Paint_DrawChar>
}
 8006f7a:	bf00      	nop
 8006f7c:	3720      	adds	r7, #32
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}
 8006f82:	bf00      	nop
 8006f84:	080171a8 	.word	0x080171a8
 8006f88:	cccccccd 	.word	0xcccccccd

08006f8c <Paint_DrawBitMap>:
info:
    Use a computer to convert the image into a corresponding array,
    and then embed the array directly into Imagedata.cpp as a .c file.
******************************************************************************/
void Paint_DrawBitMap(const unsigned char* image_buffer)
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b085      	sub	sp, #20
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
    UWORD x, y;
    UDOUBLE Addr = 0;
 8006f94:	2300      	movs	r3, #0
 8006f96:	60bb      	str	r3, [r7, #8]

    for (y = 0; y < Paint.HeightByte; y++) {
 8006f98:	2300      	movs	r3, #0
 8006f9a:	81bb      	strh	r3, [r7, #12]
 8006f9c:	e01e      	b.n	8006fdc <Paint_DrawBitMap+0x50>
        for (x = 0; x < Paint.WidthByte; x++) {//8 pixel =  1 byte
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	81fb      	strh	r3, [r7, #14]
 8006fa2:	e013      	b.n	8006fcc <Paint_DrawBitMap+0x40>
            Addr = x + y * Paint.WidthByte;
 8006fa4:	89fa      	ldrh	r2, [r7, #14]
 8006fa6:	89bb      	ldrh	r3, [r7, #12]
 8006fa8:	4912      	ldr	r1, [pc, #72]	@ (8006ff4 <Paint_DrawBitMap+0x68>)
 8006faa:	8a49      	ldrh	r1, [r1, #18]
 8006fac:	fb01 f303 	mul.w	r3, r1, r3
 8006fb0:	4413      	add	r3, r2
 8006fb2:	60bb      	str	r3, [r7, #8]
            Paint.Image[Addr] = (unsigned char)image_buffer[Addr];
 8006fb4:	687a      	ldr	r2, [r7, #4]
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	441a      	add	r2, r3
 8006fba:	4b0e      	ldr	r3, [pc, #56]	@ (8006ff4 <Paint_DrawBitMap+0x68>)
 8006fbc:	6819      	ldr	r1, [r3, #0]
 8006fbe:	68bb      	ldr	r3, [r7, #8]
 8006fc0:	440b      	add	r3, r1
 8006fc2:	7812      	ldrb	r2, [r2, #0]
 8006fc4:	701a      	strb	r2, [r3, #0]
        for (x = 0; x < Paint.WidthByte; x++) {//8 pixel =  1 byte
 8006fc6:	89fb      	ldrh	r3, [r7, #14]
 8006fc8:	3301      	adds	r3, #1
 8006fca:	81fb      	strh	r3, [r7, #14]
 8006fcc:	4b09      	ldr	r3, [pc, #36]	@ (8006ff4 <Paint_DrawBitMap+0x68>)
 8006fce:	8a5b      	ldrh	r3, [r3, #18]
 8006fd0:	89fa      	ldrh	r2, [r7, #14]
 8006fd2:	429a      	cmp	r2, r3
 8006fd4:	d3e6      	bcc.n	8006fa4 <Paint_DrawBitMap+0x18>
    for (y = 0; y < Paint.HeightByte; y++) {
 8006fd6:	89bb      	ldrh	r3, [r7, #12]
 8006fd8:	3301      	adds	r3, #1
 8006fda:	81bb      	strh	r3, [r7, #12]
 8006fdc:	4b05      	ldr	r3, [pc, #20]	@ (8006ff4 <Paint_DrawBitMap+0x68>)
 8006fde:	8a9b      	ldrh	r3, [r3, #20]
 8006fe0:	89ba      	ldrh	r2, [r7, #12]
 8006fe2:	429a      	cmp	r2, r3
 8006fe4:	d3db      	bcc.n	8006f9e <Paint_DrawBitMap+0x12>
        }
    }
}
 8006fe6:	bf00      	nop
 8006fe8:	bf00      	nop
 8006fea:	3714      	adds	r7, #20
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr
 8006ff4:	20000ea8 	.word	0x20000ea8

08006ff8 <ErasePageFlash>:
    uint16_t   secure;
    uint32_t   blkCnt;
    uint32_t   size;
} FDS_Header_t;

void ErasePageFlash(uint32_t addr){
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b084      	sub	sp, #16
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
	
	uint32_t SectAddr;

	if(addr < FDS_BLOCK_SIZE)
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007006:	d202      	bcs.n	800700e <ErasePageFlash+0x16>
	{
		SectAddr = 0;
 8007008:	2300      	movs	r3, #0
 800700a:	60fb      	str	r3, [r7, #12]
 800700c:	e002      	b.n	8007014 <ErasePageFlash+0x1c>
	}
	else{
		SectAddr = addr / FDS_BLOCK_SIZE;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	0b1b      	lsrs	r3, r3, #12
 8007012:	60fb      	str	r3, [r7, #12]
	}
	
	W25Q_EraseSector(SectAddr);
 8007014:	68f8      	ldr	r0, [r7, #12]
 8007016:	f000 fee9 	bl	8007dec <W25Q_EraseSector>

}
 800701a:	bf00      	nop
 800701c:	3710      	adds	r7, #16
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}

08007022 <ReadFlash>:

void ReadFlash(uint8_t *buf, uint32_t addr, uint32_t size){
 8007022:	b580      	push	{r7, lr}
 8007024:	b086      	sub	sp, #24
 8007026:	af00      	add	r7, sp, #0
 8007028:	60f8      	str	r0, [r7, #12]
 800702a:	60b9      	str	r1, [r7, #8]
 800702c:	607a      	str	r2, [r7, #4]
	uint32_t offset = 0;
 800702e:	2300      	movs	r3, #0
 8007030:	617b      	str	r3, [r7, #20]
	uint16_t len = 0;
 8007032:	2300      	movs	r3, #0
 8007034:	827b      	strh	r3, [r7, #18]

	while(offset < size){
 8007036:	e01c      	b.n	8007072 <ReadFlash+0x50>
		if(size - offset > (FDS_PAGE_SIZE-1)){
 8007038:	687a      	ldr	r2, [r7, #4]
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	1ad3      	subs	r3, r2, r3
 800703e:	2bff      	cmp	r3, #255	@ 0xff
 8007040:	d903      	bls.n	800704a <ReadFlash+0x28>
			len = 256;
 8007042:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007046:	827b      	strh	r3, [r7, #18]
 8007048:	e005      	b.n	8007056 <ReadFlash+0x34>
		}
		else {
			len = size - offset;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	b29a      	uxth	r2, r3
 800704e:	697b      	ldr	r3, [r7, #20]
 8007050:	b29b      	uxth	r3, r3
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	827b      	strh	r3, [r7, #18]
		}
		
		W25Q_ReadRaw((uint8_t*)&buf[offset], len, addr + offset);
 8007056:	68fa      	ldr	r2, [r7, #12]
 8007058:	697b      	ldr	r3, [r7, #20]
 800705a:	18d0      	adds	r0, r2, r3
 800705c:	68ba      	ldr	r2, [r7, #8]
 800705e:	697b      	ldr	r3, [r7, #20]
 8007060:	441a      	add	r2, r3
 8007062:	8a7b      	ldrh	r3, [r7, #18]
 8007064:	4619      	mov	r1, r3
 8007066:	f000 fe01 	bl	8007c6c <W25Q_ReadRaw>
//		W25Q_ReadRaw((uint8_t*)&read_buf[offset], len, addr + offset);
		offset += len;
 800706a:	8a7b      	ldrh	r3, [r7, #18]
 800706c:	697a      	ldr	r2, [r7, #20]
 800706e:	4413      	add	r3, r2
 8007070:	617b      	str	r3, [r7, #20]
	while(offset < size){
 8007072:	697a      	ldr	r2, [r7, #20]
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	429a      	cmp	r2, r3
 8007078:	d3de      	bcc.n	8007038 <ReadFlash+0x16>
	};
}
 800707a:	bf00      	nop
 800707c:	bf00      	nop
 800707e:	3718      	adds	r7, #24
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}

08007084 <WriteFlash>:

uint8_t w25qRead_buf[400];

void WriteFlash(uint8_t *buf, uint32_t addr, uint32_t size){
 8007084:	b580      	push	{r7, lr}
 8007086:	b086      	sub	sp, #24
 8007088:	af00      	add	r7, sp, #0
 800708a:	60f8      	str	r0, [r7, #12]
 800708c:	60b9      	str	r1, [r7, #8]
 800708e:	607a      	str	r2, [r7, #4]
	uint32_t offset = 0;
 8007090:	2300      	movs	r3, #0
 8007092:	617b      	str	r3, [r7, #20]
	uint16_t len = 0;
 8007094:	2300      	movs	r3, #0
 8007096:	827b      	strh	r3, [r7, #18]

	
	W25Q_WakeUP();
 8007098:	f000 ff04 	bl	8007ea4 <W25Q_WakeUP>

	while(offset < size){
 800709c:	e01c      	b.n	80070d8 <WriteFlash+0x54>
		if(size - offset > (FDS_PAGE_SIZE-1)){
 800709e:	687a      	ldr	r2, [r7, #4]
 80070a0:	697b      	ldr	r3, [r7, #20]
 80070a2:	1ad3      	subs	r3, r2, r3
 80070a4:	2bff      	cmp	r3, #255	@ 0xff
 80070a6:	d903      	bls.n	80070b0 <WriteFlash+0x2c>
			len = 256;
 80070a8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80070ac:	827b      	strh	r3, [r7, #18]
 80070ae:	e005      	b.n	80070bc <WriteFlash+0x38>
		}
		else {
			len = size - offset;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	b29a      	uxth	r2, r3
 80070b4:	697b      	ldr	r3, [r7, #20]
 80070b6:	b29b      	uxth	r3, r3
 80070b8:	1ad3      	subs	r3, r2, r3
 80070ba:	827b      	strh	r3, [r7, #18]
		}
		W25Q_ProgramRaw((uint8_t*)&buf[offset], len, addr + offset);
 80070bc:	68fa      	ldr	r2, [r7, #12]
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	18d0      	adds	r0, r2, r3
 80070c2:	68ba      	ldr	r2, [r7, #8]
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	441a      	add	r2, r3
 80070c8:	8a7b      	ldrh	r3, [r7, #18]
 80070ca:	4619      	mov	r1, r3
 80070cc:	f000 fe24 	bl	8007d18 <W25Q_ProgramRaw>
//		W25Q_ProgramRaw((uint8_t*)testbuf, 160, 0);
//		W25Q_ReadRaw((uint8_t*)w25qRead_buf, 160, 0);
		
//		DbgTrace_mem_print_bin("-- write W25Q ---", w25qRead_buf, 400);

		offset += len;
 80070d0:	8a7b      	ldrh	r3, [r7, #18]
 80070d2:	697a      	ldr	r2, [r7, #20]
 80070d4:	4413      	add	r3, r2
 80070d6:	617b      	str	r3, [r7, #20]
	while(offset < size){
 80070d8:	697a      	ldr	r2, [r7, #20]
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	429a      	cmp	r2, r3
 80070de:	d3de      	bcc.n	800709e <WriteFlash+0x1a>
	};
}
 80070e0:	bf00      	nop
 80070e2:	bf00      	nop
 80070e4:	3718      	adds	r7, #24
 80070e6:	46bd      	mov	sp, r7
 80070e8:	bd80      	pop	{r7, pc}
	...

080070ec <findEmptyBlockAddr>:
static int FDS_makeFilePathInfo(uint8_t* filepath, FDS_Path_t* path){

}

static int findEmptyBlockAddr(uint32_t* addr, int size)
{
 80070ec:	b580      	push	{r7, lr}
 80070ee:	b0da      	sub	sp, #360	@ 0x168
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80070f6:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80070fa:	6018      	str	r0, [r3, #0]
 80070fc:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8007100:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8007104:	6019      	str	r1, [r3, #0]
    int      found    = 0;
 8007106:	2300      	movs	r3, #0
 8007108:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
    int      blkCnt   = 0;
 800710c:	2300      	movs	r3, #0
 800710e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
    uint32_t nodeAddr = (*addr != 0 ? *addr : FDS_START_ADDR);
 8007112:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8007116:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
	FDS_Header_t nodeHeader;
    FDS_Header_t* header = NULL;
 8007122:	2300      	movs	r3, #0
 8007124:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158

    blkCnt  = size / FDS_BLOCK_SIZE;
 8007128:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800712c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	2b00      	cmp	r3, #0
 8007134:	da01      	bge.n	800713a <findEmptyBlockAddr+0x4e>
 8007136:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800713a:	131b      	asrs	r3, r3, #12
 800713c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
    blkCnt += ((size & FDS_BLOCK_SIZE_MASK) != 0 ? 1 : 0);
 8007140:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8007144:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800714e:	2b00      	cmp	r3, #0
 8007150:	bf14      	ite	ne
 8007152:	2301      	movne	r3, #1
 8007154:	2300      	moveq	r3, #0
 8007156:	b2db      	uxtb	r3, r3
 8007158:	461a      	mov	r2, r3
 800715a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800715e:	4413      	add	r3, r2
 8007160:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

    while ( nodeAddr < FDS_END_ADDR )
 8007164:	e063      	b.n	800722e <findEmptyBlockAddr+0x142>
    {
		ReadFlash((uint8_t *)&nodeHeader, nodeAddr, sizeof(FDS_Header_t));
 8007166:	f107 030c 	add.w	r3, r7, #12
 800716a:	f44f 72a6 	mov.w	r2, #332	@ 0x14c
 800716e:	f8d7 1160 	ldr.w	r1, [r7, #352]	@ 0x160
 8007172:	4618      	mov	r0, r3
 8007174:	f7ff ff55 	bl	8007022 <ReadFlash>
        header = &nodeHeader;
 8007178:	f107 030c 	add.w	r3, r7, #12
 800717c:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158

        if ( header->status == FDS_STATUS_FULL )
 8007180:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8007184:	f8b3 3140 	ldrh.w	r3, [r3, #320]	@ 0x140
 8007188:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800718c:	4293      	cmp	r3, r2
 800718e:	d120      	bne.n	80071d2 <findEmptyBlockAddr+0xe6>
        {
            found = 0;
 8007190:	2300      	movs	r3, #0
 8007192:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
            if (( header->blkCnt == 0 ) || ( header->blkCnt >= FDS_BLOCK_MAX_COUNT ))
 8007196:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800719a:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d005      	beq.n	80071ae <findEmptyBlockAddr+0xc2>
 80071a2:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80071a6:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 80071aa:	2b07      	cmp	r3, #7
 80071ac:	d906      	bls.n	80071bc <findEmptyBlockAddr+0xd0>
                nodeAddr += FDS_BLOCK_SIZE;
 80071ae:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80071b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80071b6:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80071ba:	e038      	b.n	800722e <findEmptyBlockAddr+0x142>
            else
                nodeAddr += (FDS_BLOCK_SIZE * header->blkCnt);
 80071bc:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80071c0:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 80071c4:	031b      	lsls	r3, r3, #12
 80071c6:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 80071ca:	4413      	add	r3, r2
 80071cc:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 80071d0:	e02d      	b.n	800722e <findEmptyBlockAddr+0x142>
        }
        else
        {
            ErasePageFlash(nodeAddr);
 80071d2:	f8d7 0160 	ldr.w	r0, [r7, #352]	@ 0x160
 80071d6:	f7ff ff0f 	bl	8006ff8 <ErasePageFlash>

            if ( header->status == FDS_STATUS_EMPTY )
 80071da:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80071de:	f8b3 3140 	ldrh.w	r3, [r3, #320]	@ 0x140
 80071e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d11b      	bne.n	8007222 <findEmptyBlockAddr+0x136>
            {
                found++;
 80071ea:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80071ee:	3301      	adds	r3, #1
 80071f0:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
                if ( found == blkCnt )
 80071f4:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 80071f8:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80071fc:	429a      	cmp	r2, r3
 80071fe:	d110      	bne.n	8007222 <findEmptyBlockAddr+0x136>
                {
                    *addr = nodeAddr - (FDS_BLOCK_SIZE * (found-1));
 8007200:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8007204:	3b01      	subs	r3, #1
 8007206:	031b      	lsls	r3, r3, #12
 8007208:	461a      	mov	r2, r3
 800720a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800720e:	1a9a      	subs	r2, r3, r2
 8007210:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8007214:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	601a      	str	r2, [r3, #0]
                    return blkCnt;
 800721c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007220:	e012      	b.n	8007248 <findEmptyBlockAddr+0x15c>
                }
            }

            nodeAddr += FDS_BLOCK_SIZE;
 8007222:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8007226:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800722a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
    while ( nodeAddr < FDS_END_ADDR )
 800722e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8007232:	4a08      	ldr	r2, [pc, #32]	@ (8007254 <findEmptyBlockAddr+0x168>)
 8007234:	4293      	cmp	r3, r2
 8007236:	d996      	bls.n	8007166 <findEmptyBlockAddr+0x7a>
        }
    }

    *addr = 0;
 8007238:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800723c:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	2200      	movs	r2, #0
 8007244:	601a      	str	r2, [r3, #0]
    return 0;
 8007246:	2300      	movs	r3, #0
}
 8007248:	4618      	mov	r0, r3
 800724a:	f507 77b4 	add.w	r7, r7, #360	@ 0x168
 800724e:	46bd      	mov	sp, r7
 8007250:	bd80      	pop	{r7, pc}
 8007252:	bf00      	nop
 8007254:	0080fffe 	.word	0x0080fffe

08007258 <findBlockAddr>:

static FDS_Ret findBlockAddr(FDS_Path_t* path, uint32_t* addr)
{
 8007258:	b590      	push	{r4, r7, lr}
 800725a:	b0db      	sub	sp, #364	@ 0x16c
 800725c:	af00      	add	r7, sp, #0
 800725e:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8007262:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8007266:	6018      	str	r0, [r3, #0]
 8007268:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800726c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8007270:	6019      	str	r1, [r3, #0]
    int i =0;
 8007272:	2300      	movs	r3, #0
 8007274:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
    uint32_t nodeAddr = FDS_START_ADDR;
 8007278:	2300      	movs	r3, #0
 800727a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
	FDS_Header_t nodeHeader;
    FDS_Header_t* header = NULL;
 800727e:	2300      	movs	r3, #0
 8007280:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158

    while ( nodeAddr < FDS_END_ADDR )
 8007284:	e085      	b.n	8007392 <findBlockAddr+0x13a>
    {
		ReadFlash((uint8_t *)&nodeHeader, nodeAddr, sizeof(FDS_Header_t));
 8007286:	f107 030c 	add.w	r3, r7, #12
 800728a:	f44f 72a6 	mov.w	r2, #332	@ 0x14c
 800728e:	f8d7 1160 	ldr.w	r1, [r7, #352]	@ 0x160
 8007292:	4618      	mov	r0, r3
 8007294:	f7ff fec5 	bl	8007022 <ReadFlash>
        header = &nodeHeader;
 8007298:	f107 030c 	add.w	r3, r7, #12
 800729c:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158

        if ( header->status == FDS_STATUS_FULL )
 80072a0:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80072a4:	f8b3 3140 	ldrh.w	r3, [r3, #320]	@ 0x140
 80072a8:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d16a      	bne.n	8007386 <findBlockAddr+0x12e>
        {
            int compare = 0;
 80072b0:	2300      	movs	r3, #0
 80072b2:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

            for ( i=0; i<FDS_MAX_PATH_NUM; i++ )
 80072b6:	2300      	movs	r3, #0
 80072b8:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 80072bc:	e041      	b.n	8007342 <findBlockAddr+0xea>
            {
                if ( path->info[i].used == 1 )
 80072be:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80072c2:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80072c6:	6819      	ldr	r1, [r3, #0]
 80072c8:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 80072cc:	4613      	mov	r3, r2
 80072ce:	009b      	lsls	r3, r3, #2
 80072d0:	4413      	add	r3, r2
 80072d2:	00db      	lsls	r3, r3, #3
 80072d4:	440b      	add	r3, r1
 80072d6:	3324      	adds	r3, #36	@ 0x24
 80072d8:	781b      	ldrb	r3, [r3, #0]
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d12c      	bne.n	8007338 <findBlockAddr+0xe0>
                {
                    compare |= memcmp(header->path.info[i].data, path->info[i].data, path->info[i].size);
 80072de:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 80072e2:	4613      	mov	r3, r2
 80072e4:	009b      	lsls	r3, r3, #2
 80072e6:	4413      	add	r3, r2
 80072e8:	00db      	lsls	r3, r3, #3
 80072ea:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 80072ee:	18d0      	adds	r0, r2, r3
 80072f0:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80072f4:	f5a3 71b2 	sub.w	r1, r3, #356	@ 0x164
 80072f8:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 80072fc:	4613      	mov	r3, r2
 80072fe:	009b      	lsls	r3, r3, #2
 8007300:	4413      	add	r3, r2
 8007302:	00db      	lsls	r3, r3, #3
 8007304:	680a      	ldr	r2, [r1, #0]
 8007306:	18d4      	adds	r4, r2, r3
 8007308:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800730c:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8007310:	6819      	ldr	r1, [r3, #0]
 8007312:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 8007316:	4613      	mov	r3, r2
 8007318:	009b      	lsls	r3, r3, #2
 800731a:	4413      	add	r3, r2
 800731c:	00db      	lsls	r3, r3, #3
 800731e:	440b      	add	r3, r1
 8007320:	3320      	adds	r3, #32
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	461a      	mov	r2, r3
 8007326:	4621      	mov	r1, r4
 8007328:	f00c fa56 	bl	80137d8 <memcmp>
 800732c:	4602      	mov	r2, r0
 800732e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007332:	4313      	orrs	r3, r2
 8007334:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
            for ( i=0; i<FDS_MAX_PATH_NUM; i++ )
 8007338:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800733c:	3301      	adds	r3, #1
 800733e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8007342:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8007346:	2b07      	cmp	r3, #7
 8007348:	ddb9      	ble.n	80072be <findBlockAddr+0x66>
                }
            }

            if ( compare == 0 )
 800734a:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800734e:	2b00      	cmp	r3, #0
 8007350:	d10e      	bne.n	8007370 <findBlockAddr+0x118>
            {
				printf("file find: success, address : 0x%x\r\n", nodeAddr);
 8007352:	f8d7 1160 	ldr.w	r1, [r7, #352]	@ 0x160
 8007356:	481e      	ldr	r0, [pc, #120]	@ (80073d0 <findBlockAddr+0x178>)
 8007358:	f00c f8ce 	bl	80134f8 <iprintf>
                *addr = nodeAddr;
 800735c:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8007360:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 800736a:	601a      	str	r2, [r3, #0]
                return FDS_OK;
 800736c:	2300      	movs	r3, #0
 800736e:	e029      	b.n	80073c4 <findBlockAddr+0x16c>
            }

            nodeAddr += (FDS_BLOCK_SIZE * header->blkCnt);
 8007370:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8007374:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 8007378:	031b      	lsls	r3, r3, #12
 800737a:	f8d7 2160 	ldr.w	r2, [r7, #352]	@ 0x160
 800737e:	4413      	add	r3, r2
 8007380:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8007384:	e005      	b.n	8007392 <findBlockAddr+0x13a>
        }
        else
        {
            nodeAddr += FDS_BLOCK_SIZE;
 8007386:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800738a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800738e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
    while ( nodeAddr < FDS_END_ADDR )
 8007392:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 8007396:	4a0f      	ldr	r2, [pc, #60]	@ (80073d4 <findBlockAddr+0x17c>)
 8007398:	4293      	cmp	r3, r2
 800739a:	f67f af74 	bls.w	8007286 <findBlockAddr+0x2e>
        }
    }

    *addr = FDS_START_ADDR;
 800739e:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80073a2:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	2200      	movs	r2, #0
 80073aa:	601a      	str	r2, [r3, #0]

	printf("file not found. start addr : 0x%0x\r\n", *addr);
 80073ac:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 80073b0:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4619      	mov	r1, r3
 80073ba:	4807      	ldr	r0, [pc, #28]	@ (80073d8 <findBlockAddr+0x180>)
 80073bc:	f00c f89c 	bl	80134f8 <iprintf>
	return FDS_FAIL;
 80073c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80073c4:	4618      	mov	r0, r3
 80073c6:	f507 77b6 	add.w	r7, r7, #364	@ 0x16c
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bd90      	pop	{r4, r7, pc}
 80073ce:	bf00      	nop
 80073d0:	080171b4 	.word	0x080171b4
 80073d4:	0080fffe 	.word	0x0080fffe
 80073d8:	080171dc 	.word	0x080171dc

080073dc <FDS_MakePath>:
  * @param[in]  data    Path data to add
  * @param[in]  size    Path size to add
  * @return     Secure database result value
  */
int FDS_MakePath(FDS_Path_t* path, int index, const void* data, int size)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b084      	sub	sp, #16
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	60f8      	str	r0, [r7, #12]
 80073e4:	60b9      	str	r1, [r7, #8]
 80073e6:	607a      	str	r2, [r7, #4]
 80073e8:	603b      	str	r3, [r7, #0]
    if ( index > FDS_MAX_PATH_NUM )
 80073ea:	68bb      	ldr	r3, [r7, #8]
 80073ec:	2b08      	cmp	r3, #8
 80073ee:	dd02      	ble.n	80073f6 <FDS_MakePath+0x1a>
        return FDS_PATH_INDEX;
 80073f0:	f06f 0301 	mvn.w	r3, #1
 80073f4:	e026      	b.n	8007444 <FDS_MakePath+0x68>

    if ( size > FDS_MAX_PATH_SIZE )
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	2b20      	cmp	r3, #32
 80073fa:	dd02      	ble.n	8007402 <FDS_MakePath+0x26>
        return FDS_MEMORY;
 80073fc:	f06f 0303 	mvn.w	r3, #3
 8007400:	e020      	b.n	8007444 <FDS_MakePath+0x68>

    memcpy(path->info[index].data, data, size);
 8007402:	68ba      	ldr	r2, [r7, #8]
 8007404:	4613      	mov	r3, r2
 8007406:	009b      	lsls	r3, r3, #2
 8007408:	4413      	add	r3, r2
 800740a:	00db      	lsls	r3, r3, #3
 800740c:	68fa      	ldr	r2, [r7, #12]
 800740e:	4413      	add	r3, r2
 8007410:	683a      	ldr	r2, [r7, #0]
 8007412:	6879      	ldr	r1, [r7, #4]
 8007414:	4618      	mov	r0, r3
 8007416:	f00c fa94 	bl	8013942 <memcpy>
    path->info[index].size = size;
 800741a:	6839      	ldr	r1, [r7, #0]
 800741c:	68f8      	ldr	r0, [r7, #12]
 800741e:	68ba      	ldr	r2, [r7, #8]
 8007420:	4613      	mov	r3, r2
 8007422:	009b      	lsls	r3, r3, #2
 8007424:	4413      	add	r3, r2
 8007426:	00db      	lsls	r3, r3, #3
 8007428:	4403      	add	r3, r0
 800742a:	3320      	adds	r3, #32
 800742c:	6019      	str	r1, [r3, #0]
    path->info[index].used = 1;
 800742e:	68f9      	ldr	r1, [r7, #12]
 8007430:	68ba      	ldr	r2, [r7, #8]
 8007432:	4613      	mov	r3, r2
 8007434:	009b      	lsls	r3, r3, #2
 8007436:	4413      	add	r3, r2
 8007438:	00db      	lsls	r3, r3, #3
 800743a:	440b      	add	r3, r1
 800743c:	3324      	adds	r3, #36	@ 0x24
 800743e:	2201      	movs	r2, #1
 8007440:	701a      	strb	r2, [r3, #0]

    return FDS_OK;
 8007442:	2300      	movs	r3, #0
}
 8007444:	4618      	mov	r0, r3
 8007446:	3710      	adds	r7, #16
 8007448:	46bd      	mov	sp, r7
 800744a:	bd80      	pop	{r7, pc}

0800744c <FDS_GetFileAddress>:
  * @param[in]  filePaht    Path + filename
  * @param[out] addr    Data address
  * @return     Secure database result value
  */

FDS_Ret FDS_GetFileAddress(uint8_t* filepath, FDS_Path_t* path,  uint32_t* addr){
 800744c:	b580      	push	{r7, lr}
 800744e:	b086      	sub	sp, #24
 8007450:	af00      	add	r7, sp, #0
 8007452:	60f8      	str	r0, [r7, #12]
 8007454:	60b9      	str	r1, [r7, #8]
 8007456:	607a      	str	r2, [r7, #4]
	FDS_Ret ret;

	FDS_MakePath(path, 0, filepath, strlen(filepath));
 8007458:	68f8      	ldr	r0, [r7, #12]
 800745a:	f7f8 fee1 	bl	8000220 <strlen>
 800745e:	4603      	mov	r3, r0
 8007460:	68fa      	ldr	r2, [r7, #12]
 8007462:	2100      	movs	r1, #0
 8007464:	68b8      	ldr	r0, [r7, #8]
 8007466:	f7ff ffb9 	bl	80073dc <FDS_MakePath>

	printf("get file path : %s\r\n", path->info[0].data);
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	4619      	mov	r1, r3
 800746e:	4807      	ldr	r0, [pc, #28]	@ (800748c <FDS_GetFileAddress+0x40>)
 8007470:	f00c f842 	bl	80134f8 <iprintf>
	ret = findBlockAddr(path, addr);
 8007474:	6879      	ldr	r1, [r7, #4]
 8007476:	68b8      	ldr	r0, [r7, #8]
 8007478:	f7ff feee 	bl	8007258 <findBlockAddr>
 800747c:	4603      	mov	r3, r0
 800747e:	75fb      	strb	r3, [r7, #23]
	return ret;
 8007480:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8007484:	4618      	mov	r0, r3
 8007486:	3718      	adds	r7, #24
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}
 800748c:	08017204 	.word	0x08017204

08007490 <FDS_Write>:
  * @param[in]  mode    Secure database mode
  * @param[out] addr    Data stored address
  * @return     Secure database result value
  */
FDS_Ret FDS_Write(uint8_t* filepath, uint8_t* data, int size, FDS_Mode mode, uint32_t* addr)
{
 8007490:	b590      	push	{r4, r7, lr}
 8007492:	f5ad 7d2d 	sub.w	sp, sp, #692	@ 0x2b4
 8007496:	af00      	add	r7, sp, #0
 8007498:	f507 742c 	add.w	r4, r7, #688	@ 0x2b0
 800749c:	f5a4 7429 	sub.w	r4, r4, #676	@ 0x2a4
 80074a0:	6020      	str	r0, [r4, #0]
 80074a2:	f507 702c 	add.w	r0, r7, #688	@ 0x2b0
 80074a6:	f5a0 702a 	sub.w	r0, r0, #680	@ 0x2a8
 80074aa:	6001      	str	r1, [r0, #0]
 80074ac:	f507 712c 	add.w	r1, r7, #688	@ 0x2b0
 80074b0:	f5a1 712b 	sub.w	r1, r1, #684	@ 0x2ac
 80074b4:	600a      	str	r2, [r1, #0]
 80074b6:	461a      	mov	r2, r3
 80074b8:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80074bc:	f2a3 23ad 	subw	r3, r3, #685	@ 0x2ad
 80074c0:	701a      	strb	r2, [r3, #0]
    int      blkCnt   = 0;
 80074c2:	2300      	movs	r3, #0
 80074c4:	f8c7 32ac 	str.w	r3, [r7, #684]	@ 0x2ac
    int      reqSize  = 0;
 80074c8:	2300      	movs	r3, #0
 80074ca:	f8c7 32a8 	str.w	r3, [r7, #680]	@ 0x2a8
    uint32_t nodeAddr = 0;
 80074ce:	2300      	movs	r3, #0
 80074d0:	f8c7 32a0 	str.w	r3, [r7, #672]	@ 0x2a0
    FDS_Header_t header;
	FDS_Path_t path = {0,};
 80074d4:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80074d8:	f5a3 7327 	sub.w	r3, r3, #668	@ 0x29c
 80074dc:	4618      	mov	r0, r3
 80074de:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80074e2:	461a      	mov	r2, r3
 80074e4:	2100      	movs	r1, #0
 80074e6:	f00c f987 	bl	80137f8 <memset>
	FDS_Ret ret;
	uint16_t	dataStart;

	ret = FDS_GetFileAddress(filepath, &path, &nodeAddr);
 80074ea:	f507 7228 	add.w	r2, r7, #672	@ 0x2a0
 80074ee:	f107 0114 	add.w	r1, r7, #20
 80074f2:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80074f6:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 80074fa:	6818      	ldr	r0, [r3, #0]
 80074fc:	f7ff ffa6 	bl	800744c <FDS_GetFileAddress>
 8007500:	4603      	mov	r3, r0
 8007502:	f887 32a7 	strb.w	r3, [r7, #679]	@ 0x2a7
	
//	printf("Write address : 0x%x\r\n", nodeAddr);
	if(ret == FDS_OK){
 8007506:	f997 32a7 	ldrsb.w	r3, [r7, #679]	@ 0x2a7
 800750a:	2b00      	cmp	r3, #0
 800750c:	d104      	bne.n	8007518 <FDS_Write+0x88>
		FDS_Delete(&path);
 800750e:	f107 0314 	add.w	r3, r7, #20
 8007512:	4618      	mov	r0, r3
 8007514:	f000 f974 	bl	8007800 <FDS_Delete>
    if ( nodeAddr != 0 )
    {
        return FDS_DUPLICATE;
    }
*/
	dataStart = 256*2;
 8007518:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800751c:	f8a7 32a4 	strh.w	r3, [r7, #676]	@ 0x2a4
//	reqSize = sizeof(FDS_Header_t) + size;
	reqSize = dataStart + size;
 8007520:	f8b7 32a4 	ldrh.w	r3, [r7, #676]	@ 0x2a4
 8007524:	f507 722c 	add.w	r2, r7, #688	@ 0x2b0
 8007528:	f5a2 722b 	sub.w	r2, r2, #684	@ 0x2ac
 800752c:	6812      	ldr	r2, [r2, #0]
 800752e:	4413      	add	r3, r2
 8007530:	f8c7 32a8 	str.w	r3, [r7, #680]	@ 0x2a8

    blkCnt = findEmptyBlockAddr(&nodeAddr, reqSize);
 8007534:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8007538:	f8d7 12a8 	ldr.w	r1, [r7, #680]	@ 0x2a8
 800753c:	4618      	mov	r0, r3
 800753e:	f7ff fdd5 	bl	80070ec <findEmptyBlockAddr>
 8007542:	f8c7 02ac 	str.w	r0, [r7, #684]	@ 0x2ac
//    if (( nodeAddr == 0 ) || ( blkCnt == 0 )){
	
	if (blkCnt == 0){
 8007546:	f8d7 32ac 	ldr.w	r3, [r7, #684]	@ 0x2ac
 800754a:	2b00      	cmp	r3, #0
 800754c:	d105      	bne.n	800755a <FDS_Write+0xca>
		printf("File write failed. Not found Empty Block\r\n");
 800754e:	4847      	ldr	r0, [pc, #284]	@ (800766c <FDS_Write+0x1dc>)
 8007550:	f00c f842 	bl	80135d8 <puts>
		return FDS_FAIL;
 8007554:	f04f 33ff 	mov.w	r3, #4294967295
 8007558:	e082      	b.n	8007660 <FDS_Write+0x1d0>
    }

	printf("Write address : 0x%x\r\n", nodeAddr);
 800755a:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 800755e:	4619      	mov	r1, r3
 8007560:	4843      	ldr	r0, [pc, #268]	@ (8007670 <FDS_Write+0x1e0>)
 8007562:	f00b ffc9 	bl	80134f8 <iprintf>

	header.status = FDS_STATUS_FULL;
 8007566:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800756a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800756e:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8007572:	f8a3 2140 	strh.w	r2, [r3, #320]	@ 0x140
    header.secure = mode;
 8007576:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800757a:	f2a3 23ad 	subw	r3, r3, #685	@ 0x2ad
 800757e:	781b      	ldrb	r3, [r3, #0]
 8007580:	b29a      	uxth	r2, r3
 8007582:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 8007586:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800758a:	f8a3 2142 	strh.w	r2, [r3, #322]	@ 0x142
    header.blkCnt = blkCnt;
 800758e:	f8d7 22ac 	ldr.w	r2, [r7, #684]	@ 0x2ac
 8007592:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 8007596:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800759a:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144
    header.size   = size;
 800759e:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80075a2:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 80075a6:	681a      	ldr	r2, [r3, #0]
 80075a8:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80075ac:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 80075b0:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
	
    memcpy(&header.path, &path, sizeof(FDS_Path_t));
 80075b4:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80075b8:	f5a3 72ae 	sub.w	r2, r3, #348	@ 0x15c
 80075bc:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 80075c0:	f5a3 7327 	sub.w	r3, r3, #668	@ 0x29c
 80075c4:	4610      	mov	r0, r2
 80075c6:	4619      	mov	r1, r3
 80075c8:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80075cc:	461a      	mov	r2, r3
 80075ce:	f00c f9b8 	bl	8013942 <memcpy>

    if ( addr != NULL )
 80075d2:	f8d7 32c0 	ldr.w	r3, [r7, #704]	@ 0x2c0
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d004      	beq.n	80075e4 <FDS_Write+0x154>
        memcpy(addr, &nodeAddr, 4);
 80075da:	f8d7 22a0 	ldr.w	r2, [r7, #672]	@ 0x2a0
 80075de:	f8d7 32c0 	ldr.w	r3, [r7, #704]	@ 0x2c0
 80075e2:	601a      	str	r2, [r3, #0]

    WriteFlash((uint8_t*)&header, nodeAddr,  sizeof(FDS_Header_t));
 80075e4:	f8d7 12a0 	ldr.w	r1, [r7, #672]	@ 0x2a0
 80075e8:	f507 73aa 	add.w	r3, r7, #340	@ 0x154
 80075ec:	f44f 72a6 	mov.w	r2, #332	@ 0x14c
 80075f0:	4618      	mov	r0, r3
 80075f2:	f7ff fd47 	bl	8007084 <WriteFlash>
 //   nodeAddr += sizeof(FDS_Header_t);
    nodeAddr += dataStart;
 80075f6:	f8b7 22a4 	ldrh.w	r2, [r7, #676]	@ 0x2a4
 80075fa:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 80075fe:	4413      	add	r3, r2
 8007600:	f8c7 32a0 	str.w	r3, [r7, #672]	@ 0x2a0

	
	if(dataStart % 8){
 8007604:	f8b7 32a4 	ldrh.w	r3, [r7, #676]	@ 0x2a4
 8007608:	f003 0307 	and.w	r3, r3, #7
 800760c:	b29b      	uxth	r3, r3
 800760e:	2b00      	cmp	r3, #0
 8007610:	d009      	beq.n	8007626 <FDS_Write+0x196>
		nodeAddr  += 8 - (dataStart % 8);
 8007612:	f8d7 22a0 	ldr.w	r2, [r7, #672]	@ 0x2a0
 8007616:	f8b7 32a4 	ldrh.w	r3, [r7, #676]	@ 0x2a4
 800761a:	f003 0307 	and.w	r3, r3, #7
 800761e:	1ad3      	subs	r3, r2, r3
 8007620:	3308      	adds	r3, #8
 8007622:	f8c7 32a0 	str.w	r3, [r7, #672]	@ 0x2a0
	}

    if ( header.secure == FDS_ENCRYPT )
 8007626:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800762a:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 800762e:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 8007632:	2b01      	cmp	r3, #1
 8007634:	d00d      	beq.n	8007652 <FDS_Write+0x1c2>
//        writeEncryptData(nodeAddr, data, size);
    }
    else
    {
		
       	WriteFlash(data, nodeAddr, size);
 8007636:	f8d7 12a0 	ldr.w	r1, [r7, #672]	@ 0x2a0
 800763a:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 800763e:	f5a3 732b 	sub.w	r3, r3, #684	@ 0x2ac
 8007642:	681a      	ldr	r2, [r3, #0]
 8007644:	f507 732c 	add.w	r3, r7, #688	@ 0x2b0
 8007648:	f5a3 732a 	sub.w	r3, r3, #680	@ 0x2a8
 800764c:	6818      	ldr	r0, [r3, #0]
 800764e:	f7ff fd19 	bl	8007084 <WriteFlash>
    }
	printf("Write success, address: 0x%x. \r\n\n", nodeAddr);
 8007652:	f8d7 32a0 	ldr.w	r3, [r7, #672]	@ 0x2a0
 8007656:	4619      	mov	r1, r3
 8007658:	4806      	ldr	r0, [pc, #24]	@ (8007674 <FDS_Write+0x1e4>)
 800765a:	f00b ff4d 	bl	80134f8 <iprintf>

    return FDS_OK;
 800765e:	2300      	movs	r3, #0
}
 8007660:	4618      	mov	r0, r3
 8007662:	f507 772d 	add.w	r7, r7, #692	@ 0x2b4
 8007666:	46bd      	mov	sp, r7
 8007668:	bd90      	pop	{r4, r7, pc}
 800766a:	bf00      	nop
 800766c:	0801721c 	.word	0x0801721c
 8007670:	08017248 	.word	0x08017248
 8007674:	08017260 	.word	0x08017260

08007678 <FDS_Read>:
  * @param[out] data    Data buffer to read
  * @param[in]  size    Data buffer size to read
  * @return     Secure database result value
  */
FDS_Ret FDS_Read(uint8_t* filepath, void* data, int* size)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	f5ad 7d2a 	sub.w	sp, sp, #680	@ 0x2a8
 800767e:	af00      	add	r7, sp, #0
 8007680:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8007684:	f5a3 7327 	sub.w	r3, r3, #668	@ 0x29c
 8007688:	6018      	str	r0, [r3, #0]
 800768a:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 800768e:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 8007692:	6019      	str	r1, [r3, #0]
 8007694:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 8007698:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 800769c:	601a      	str	r2, [r3, #0]
    uint32_t nodeAddr = 0;
 800769e:	2300      	movs	r3, #0
 80076a0:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
	uint16_t	dataStart;

	FDS_Header_t nodeHeader;
    FDS_Header_t* header = NULL;
 80076a4:	2300      	movs	r3, #0
 80076a6:	f8c7 32a4 	str.w	r3, [r7, #676]	@ 0x2a4
	FDS_Path_t path = {0,};
 80076aa:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 80076ae:	f5a3 7326 	sub.w	r3, r3, #664	@ 0x298
 80076b2:	4618      	mov	r0, r3
 80076b4:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80076b8:	461a      	mov	r2, r3
 80076ba:	2100      	movs	r1, #0
 80076bc:	f00c f89c 	bl	80137f8 <memset>
	FDS_Ret ret;

	memset(read_buf, 0, 400);
 80076c0:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80076c4:	2100      	movs	r1, #0
 80076c6:	4847      	ldr	r0, [pc, #284]	@ (80077e4 <FDS_Read+0x16c>)
 80076c8:	f00c f896 	bl	80137f8 <memset>


	printf("FDS Read!\r\n");
 80076cc:	4846      	ldr	r0, [pc, #280]	@ (80077e8 <FDS_Read+0x170>)
 80076ce:	f00b ff83 	bl	80135d8 <puts>

	ret = FDS_GetFileAddress(filepath, &path, &nodeAddr);
 80076d2:	f507 7227 	add.w	r2, r7, #668	@ 0x29c
 80076d6:	f107 0110 	add.w	r1, r7, #16
 80076da:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 80076de:	f5a3 7327 	sub.w	r3, r3, #668	@ 0x29c
 80076e2:	6818      	ldr	r0, [r3, #0]
 80076e4:	f7ff feb2 	bl	800744c <FDS_GetFileAddress>
 80076e8:	4603      	mov	r3, r0
 80076ea:	f887 32a3 	strb.w	r3, [r7, #675]	@ 0x2a3
	
	if(ret != FDS_OK){
 80076ee:	f997 32a3 	ldrsb.w	r3, [r7, #675]	@ 0x2a3
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d005      	beq.n	8007702 <FDS_Read+0x8a>
		printf("file not found!\r\n");
 80076f6:	483d      	ldr	r0, [pc, #244]	@ (80077ec <FDS_Read+0x174>)
 80076f8:	f00b ff6e 	bl	80135d8 <puts>
		return FDS_FAIL;
 80076fc:	f04f 33ff 	mov.w	r3, #4294967295
 8007700:	e06a      	b.n	80077d8 <FDS_Read+0x160>
	}
	
	dataStart = 256*2;
 8007702:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007706:	f8a7 32a0 	strh.w	r3, [r7, #672]	@ 0x2a0
/*
    findBlockAddr(path, &nodeAddr);
    if ( nodeAddr == 0 )
        return FDS_FAIL;
*/
    if ( data == NULL )
 800770a:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 800770e:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d101      	bne.n	800771c <FDS_Read+0xa4>
        return FDS_OK;
 8007718:	2300      	movs	r3, #0
 800771a:	e05d      	b.n	80077d8 <FDS_Read+0x160>

	printf("File read address : 0x%x\r\n", nodeAddr);
 800771c:	f8d7 329c 	ldr.w	r3, [r7, #668]	@ 0x29c
 8007720:	4619      	mov	r1, r3
 8007722:	4833      	ldr	r0, [pc, #204]	@ (80077f0 <FDS_Read+0x178>)
 8007724:	f00b fee8 	bl	80134f8 <iprintf>

	ReadFlash((uint8_t *)&nodeHeader, nodeAddr, sizeof(FDS_Header_t));
 8007728:	f8d7 129c 	ldr.w	r1, [r7, #668]	@ 0x29c
 800772c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8007730:	f44f 72a6 	mov.w	r2, #332	@ 0x14c
 8007734:	4618      	mov	r0, r3
 8007736:	f7ff fc74 	bl	8007022 <ReadFlash>
	header = &nodeHeader;
 800773a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800773e:	f8c7 32a4 	str.w	r3, [r7, #676]	@ 0x2a4
//    header = (FDS_Header_t*)nodeAddr;		//del timothy
    nodeAddr += dataStart;
 8007742:	f8b7 22a0 	ldrh.w	r2, [r7, #672]	@ 0x2a0
 8007746:	f8d7 329c 	ldr.w	r3, [r7, #668]	@ 0x29c
 800774a:	4413      	add	r3, r2
 800774c:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
	
	if(dataStart % 8){
 8007750:	f8b7 32a0 	ldrh.w	r3, [r7, #672]	@ 0x2a0
 8007754:	f003 0307 	and.w	r3, r3, #7
 8007758:	b29b      	uxth	r3, r3
 800775a:	2b00      	cmp	r3, #0
 800775c:	d009      	beq.n	8007772 <FDS_Read+0xfa>
		nodeAddr  += 8 - (dataStart % 8);
 800775e:	f8d7 229c 	ldr.w	r2, [r7, #668]	@ 0x29c
 8007762:	f8b7 32a0 	ldrh.w	r3, [r7, #672]	@ 0x2a0
 8007766:	f003 0307 	and.w	r3, r3, #7
 800776a:	1ad3      	subs	r3, r2, r3
 800776c:	3308      	adds	r3, #8
 800776e:	f8c7 329c 	str.w	r3, [r7, #668]	@ 0x29c
	}

	printf("file size : 0x%x\r\n", header->size);
 8007772:	f8d7 32a4 	ldr.w	r3, [r7, #676]	@ 0x2a4
 8007776:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 800777a:	4619      	mov	r1, r3
 800777c:	481d      	ldr	r0, [pc, #116]	@ (80077f4 <FDS_Read+0x17c>)
 800777e:	f00b febb 	bl	80134f8 <iprintf>
/*
    if ( header->size > size )
        return FDS_MEMORY;
*/
    if ( header->secure == FDS_ENCRYPT )
 8007782:	f8d7 32a4 	ldr.w	r3, [r7, #676]	@ 0x2a4
 8007786:	f8b3 3142 	ldrh.w	r3, [r3, #322]	@ 0x142
 800778a:	2b01      	cmp	r3, #1
 800778c:	d012      	beq.n	80077b4 <FDS_Read+0x13c>
//        readEncryptData(nodeAddr, data, header->size);
    }
    else
    {
		
		printf("File read data address : 0x%x\r\n", nodeAddr);
 800778e:	f8d7 329c 	ldr.w	r3, [r7, #668]	@ 0x29c
 8007792:	4619      	mov	r1, r3
 8007794:	4818      	ldr	r0, [pc, #96]	@ (80077f8 <FDS_Read+0x180>)
 8007796:	f00b feaf 	bl	80134f8 <iprintf>

		ReadFlash((uint8_t *)data, nodeAddr, header->size);
 800779a:	f8d7 129c 	ldr.w	r1, [r7, #668]	@ 0x29c
 800779e:	f8d7 32a4 	ldr.w	r3, [r7, #676]	@ 0x2a4
 80077a2:	f8d3 2148 	ldr.w	r2, [r3, #328]	@ 0x148
 80077a6:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 80077aa:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 80077ae:	6818      	ldr	r0, [r3, #0]
 80077b0:	f7ff fc37 	bl	8007022 <ReadFlash>
//        memcpy(data, (uint8_t*)nodeAddr, header->size);		//del timothy
    }

	*size = header->size;
 80077b4:	f8d7 32a4 	ldr.w	r3, [r7, #676]	@ 0x2a4
 80077b8:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80077bc:	461a      	mov	r2, r3
 80077be:	f507 732a 	add.w	r3, r7, #680	@ 0x2a8
 80077c2:	f5a3 7329 	sub.w	r3, r3, #676	@ 0x2a4
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	601a      	str	r2, [r3, #0]

	printf("Read success, address: 0x%x. \r\n\n", nodeAddr);
 80077ca:	f8d7 329c 	ldr.w	r3, [r7, #668]	@ 0x29c
 80077ce:	4619      	mov	r1, r3
 80077d0:	480a      	ldr	r0, [pc, #40]	@ (80077fc <FDS_Read+0x184>)
 80077d2:	f00b fe91 	bl	80134f8 <iprintf>

    return FDS_OK;
 80077d6:	2300      	movs	r3, #0
}
 80077d8:	4618      	mov	r0, r3
 80077da:	f507 772a 	add.w	r7, r7, #680	@ 0x2a8
 80077de:	46bd      	mov	sp, r7
 80077e0:	bd80      	pop	{r7, pc}
 80077e2:	bf00      	nop
 80077e4:	20000ec0 	.word	0x20000ec0
 80077e8:	08017284 	.word	0x08017284
 80077ec:	08017290 	.word	0x08017290
 80077f0:	080172a4 	.word	0x080172a4
 80077f4:	080172c0 	.word	0x080172c0
 80077f8:	080172d4 	.word	0x080172d4
 80077fc:	080172f4 	.word	0x080172f4

08007800 <FDS_Delete>:
  * @brief      The function deletes the data of path.
  * @param[in]  path    Path structure
  * @return     Secure database result value
  */
FDS_Ret FDS_Delete(FDS_Path_t* path)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b0da      	sub	sp, #360	@ 0x168
 8007804:	af00      	add	r7, sp, #0
 8007806:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800780a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800780e:	6018      	str	r0, [r3, #0]
    int i = 0;
 8007810:	2300      	movs	r3, #0
 8007812:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
    int      blkCnt   = 0;
 8007816:	2300      	movs	r3, #0
 8007818:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
    uint32_t nodeAddr = 0;
 800781c:	2300      	movs	r3, #0
 800781e:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
	FDS_Header_t nodeHeader;
    FDS_Header_t* header = NULL;
 8007822:	2300      	movs	r3, #0
 8007824:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c

	FDS_Ret ret = 0;
 8007828:	2300      	movs	r3, #0
 800782a:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

    ret = findBlockAddr(path, &nodeAddr);
 800782e:	f507 72aa 	add.w	r2, r7, #340	@ 0x154
 8007832:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 8007836:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800783a:	4611      	mov	r1, r2
 800783c:	6818      	ldr	r0, [r3, #0]
 800783e:	f7ff fd0b 	bl	8007258 <findBlockAddr>
 8007842:	4603      	mov	r3, r0
 8007844:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
    if ( (nodeAddr == 0) && (ret != FDS_OK)){
 8007848:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800784c:	2b00      	cmp	r3, #0
 800784e:	d109      	bne.n	8007864 <FDS_Delete+0x64>
 8007850:	f997 315b 	ldrsb.w	r3, [r7, #347]	@ 0x15b
 8007854:	2b00      	cmp	r3, #0
 8007856:	d005      	beq.n	8007864 <FDS_Delete+0x64>
		printf("Flash Delete fail.\r\n");
 8007858:	481c      	ldr	r0, [pc, #112]	@ (80078cc <FDS_Delete+0xcc>)
 800785a:	f00b febd 	bl	80135d8 <puts>
		return FDS_FAIL;
 800785e:	f04f 33ff 	mov.w	r3, #4294967295
 8007862:	e02d      	b.n	80078c0 <FDS_Delete+0xc0>
    }

	ReadFlash((uint8_t *)&nodeHeader, nodeAddr, sizeof(FDS_Header_t));
 8007864:	f8d7 1154 	ldr.w	r1, [r7, #340]	@ 0x154
 8007868:	f107 0308 	add.w	r3, r7, #8
 800786c:	f44f 72a6 	mov.w	r2, #332	@ 0x14c
 8007870:	4618      	mov	r0, r3
 8007872:	f7ff fbd6 	bl	8007022 <ReadFlash>
	header = &nodeHeader;	
 8007876:	f107 0308 	add.w	r3, r7, #8
 800787a:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
//    header = (FDS_Header_t*)nodeAddr;		//del timothy
    blkCnt = header->blkCnt;
 800787e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8007882:	f8d3 3144 	ldr.w	r3, [r3, #324]	@ 0x144
 8007886:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160

    for ( i=0; i<blkCnt; i++ )
 800788a:	2300      	movs	r3, #0
 800788c:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 8007890:	e00f      	b.n	80078b2 <FDS_Delete+0xb2>
    {
        ErasePageFlash(nodeAddr);
 8007892:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8007896:	4618      	mov	r0, r3
 8007898:	f7ff fbae 	bl	8006ff8 <ErasePageFlash>
        nodeAddr += FDS_BLOCK_SIZE;
 800789c:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80078a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80078a4:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
    for ( i=0; i<blkCnt; i++ )
 80078a8:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80078ac:	3301      	adds	r3, #1
 80078ae:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
 80078b2:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 80078b6:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 80078ba:	429a      	cmp	r2, r3
 80078bc:	dbe9      	blt.n	8007892 <FDS_Delete+0x92>
    }

    return FDS_OK;
 80078be:	2300      	movs	r3, #0
}
 80078c0:	4618      	mov	r0, r3
 80078c2:	f507 77b4 	add.w	r7, r7, #360	@ 0x168
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}
 80078ca:	bf00      	nop
 80078cc:	08017318 	.word	0x08017318

080078d0 <W25Q_Init>:
 * @brief W25Q Init function
 *
 * @param none
 * @return W25Q_STATE enum
 */
W25Q_STATE W25Q_Init(void) {
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b082      	sub	sp, #8
 80078d4:	af00      	add	r7, sp, #0
	W25Q_STATE state;		// temp status variable

	// read id
	u8_t id = 0;
 80078d6:	2300      	movs	r3, #0
 80078d8:	71bb      	strb	r3, [r7, #6]
	state = W25Q_ReadID(&id);
 80078da:	1dbb      	adds	r3, r7, #6
 80078dc:	4618      	mov	r0, r3
 80078de:	f000 fb15 	bl	8007f0c <W25Q_ReadID>
 80078e2:	4603      	mov	r3, r0
 80078e4:	71fb      	strb	r3, [r7, #7]
	if (state != W25Q_OK)
 80078e6:	79fb      	ldrb	r3, [r7, #7]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d001      	beq.n	80078f0 <W25Q_Init+0x20>
		return state;
 80078ec:	79fb      	ldrb	r3, [r7, #7]
 80078ee:	e035      	b.n	800795c <W25Q_Init+0x8c>
	// u can check id here

	// read chip's state to private lib's struct
	state = W25Q_ReadStatusStruct(NULL);
 80078f0:	2000      	movs	r0, #0
 80078f2:	f000 f8f9 	bl	8007ae8 <W25Q_ReadStatusStruct>
 80078f6:	4603      	mov	r3, r0
 80078f8:	71fb      	strb	r3, [r7, #7]
	if (state != W25Q_OK)
 80078fa:	79fb      	ldrb	r3, [r7, #7]
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d001      	beq.n	8007904 <W25Q_Init+0x34>
		return state;
 8007900:	79fb      	ldrb	r3, [r7, #7]
 8007902:	e02b      	b.n	800795c <W25Q_Init+0x8c>
			return state;
	}
#endif

	/* If Quad-SPI mode disabled */
	if (!w25q_status.QE) {
 8007904:	4b17      	ldr	r3, [pc, #92]	@ (8007964 <W25Q_Init+0x94>)
 8007906:	789b      	ldrb	r3, [r3, #2]
 8007908:	f083 0301 	eor.w	r3, r3, #1
 800790c:	b2db      	uxtb	r3, r3
 800790e:	2b00      	cmp	r3, #0
 8007910:	d01e      	beq.n	8007950 <W25Q_Init+0x80>
		u8_t buf_reg = 0;
 8007912:	2300      	movs	r3, #0
 8007914:	717b      	strb	r3, [r7, #5]
		state = W25Q_ReadStatusReg(&buf_reg, 2);
 8007916:	1d7b      	adds	r3, r7, #5
 8007918:	2102      	movs	r1, #2
 800791a:	4618      	mov	r0, r3
 800791c:	f000 f824 	bl	8007968 <W25Q_ReadStatusReg>
 8007920:	4603      	mov	r3, r0
 8007922:	71fb      	strb	r3, [r7, #7]
		if (state != W25Q_OK)
 8007924:	79fb      	ldrb	r3, [r7, #7]
 8007926:	2b00      	cmp	r3, #0
 8007928:	d001      	beq.n	800792e <W25Q_Init+0x5e>
			return state;
 800792a:	79fb      	ldrb	r3, [r7, #7]
 800792c:	e016      	b.n	800795c <W25Q_Init+0x8c>
		buf_reg |= 0b10;
 800792e:	797b      	ldrb	r3, [r7, #5]
 8007930:	f043 0302 	orr.w	r3, r3, #2
 8007934:	b2db      	uxtb	r3, r3
 8007936:	717b      	strb	r3, [r7, #5]
		state = W25Q_WriteStatusReg(buf_reg, 2);
 8007938:	797b      	ldrb	r3, [r7, #5]
 800793a:	2102      	movs	r1, #2
 800793c:	4618      	mov	r0, r3
 800793e:	f000 f867 	bl	8007a10 <W25Q_WriteStatusReg>
 8007942:	4603      	mov	r3, r0
 8007944:	71fb      	strb	r3, [r7, #7]
		if (state != W25Q_OK)
 8007946:	79fb      	ldrb	r3, [r7, #7]
 8007948:	2b00      	cmp	r3, #0
 800794a:	d001      	beq.n	8007950 <W25Q_Init+0x80>
			return state;
 800794c:	79fb      	ldrb	r3, [r7, #7]
 800794e:	e005      	b.n	800795c <W25Q_Init+0x8c>
	}

	// make another read
	state = W25Q_ReadStatusStruct(NULL);
 8007950:	2000      	movs	r0, #0
 8007952:	f000 f8c9 	bl	8007ae8 <W25Q_ReadStatusStruct>
 8007956:	4603      	mov	r3, r0
 8007958:	71fb      	strb	r3, [r7, #7]
	// return communication status
	return state;
 800795a:	79fb      	ldrb	r3, [r7, #7]
}
 800795c:	4618      	mov	r0, r3
 800795e:	3708      	adds	r7, #8
 8007960:	46bd      	mov	sp, r7
 8007962:	bd80      	pop	{r7, pc}
 8007964:	20001050 	.word	0x20001050

08007968 <W25Q_ReadStatusReg>:
 *
 * @param[out] reg_data 1 byte
 * @param[in] reg_num Desired register 1..3
 * @return W25Q_STATE enum
 */
W25Q_STATE W25Q_ReadStatusReg(u8_t *reg_data, u8_t reg_num) {
 8007968:	b580      	push	{r7, lr}
 800796a:	b090      	sub	sp, #64	@ 0x40
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
 8007970:	460b      	mov	r3, r1
 8007972:	70fb      	strb	r3, [r7, #3]
	QSPI_CommandTypeDef com;

	com.InstructionMode = QSPI_INSTRUCTION_1_LINE; // QSPI_INSTRUCTION_...
 8007974:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007978:	627b      	str	r3, [r7, #36]	@ 0x24

	if (reg_num == 1)
 800797a:	78fb      	ldrb	r3, [r7, #3]
 800797c:	2b01      	cmp	r3, #1
 800797e:	d102      	bne.n	8007986 <W25Q_ReadStatusReg+0x1e>
		com.Instruction = W25Q_READ_SR1;
 8007980:	2305      	movs	r3, #5
 8007982:	60fb      	str	r3, [r7, #12]
 8007984:	e00d      	b.n	80079a2 <W25Q_ReadStatusReg+0x3a>
	else if (reg_num == 2)
 8007986:	78fb      	ldrb	r3, [r7, #3]
 8007988:	2b02      	cmp	r3, #2
 800798a:	d102      	bne.n	8007992 <W25Q_ReadStatusReg+0x2a>
		com.Instruction = W25Q_READ_SR2;
 800798c:	2335      	movs	r3, #53	@ 0x35
 800798e:	60fb      	str	r3, [r7, #12]
 8007990:	e007      	b.n	80079a2 <W25Q_ReadStatusReg+0x3a>
	else if (reg_num == 3)
 8007992:	78fb      	ldrb	r3, [r7, #3]
 8007994:	2b03      	cmp	r3, #3
 8007996:	d102      	bne.n	800799e <W25Q_ReadStatusReg+0x36>
		com.Instruction = W25Q_READ_SR3;
 8007998:	2315      	movs	r3, #21
 800799a:	60fb      	str	r3, [r7, #12]
 800799c:	e001      	b.n	80079a2 <W25Q_ReadStatusReg+0x3a>
	else
		return W25Q_PARAM_ERR;
 800799e:	2302      	movs	r3, #2
 80079a0:	e02f      	b.n	8007a02 <W25Q_ReadStatusReg+0x9a>

	com.AddressMode = QSPI_ADDRESS_NONE;
 80079a2:	2300      	movs	r3, #0
 80079a4:	62bb      	str	r3, [r7, #40]	@ 0x28
	com.AddressSize = QSPI_ADDRESS_NONE;
 80079a6:	2300      	movs	r3, #0
 80079a8:	61bb      	str	r3, [r7, #24]
	com.Address = 0x0U;
 80079aa:	2300      	movs	r3, #0
 80079ac:	613b      	str	r3, [r7, #16]

	com.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80079ae:	2300      	movs	r3, #0
 80079b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	com.AlternateBytes = QSPI_ALTERNATE_BYTES_NONE;
 80079b2:	2300      	movs	r3, #0
 80079b4:	617b      	str	r3, [r7, #20]
	com.AlternateBytesSize = QSPI_ALTERNATE_BYTES_NONE;
 80079b6:	2300      	movs	r3, #0
 80079b8:	61fb      	str	r3, [r7, #28]

	com.DummyCycles = 0;
 80079ba:	2300      	movs	r3, #0
 80079bc:	623b      	str	r3, [r7, #32]
	com.DataMode = QSPI_DATA_1_LINE;
 80079be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80079c2:	633b      	str	r3, [r7, #48]	@ 0x30
	com.NbData = 1;
 80079c4:	2301      	movs	r3, #1
 80079c6:	637b      	str	r3, [r7, #52]	@ 0x34

	com.DdrMode = QSPI_DDR_MODE_DISABLE;
 80079c8:	2300      	movs	r3, #0
 80079ca:	63bb      	str	r3, [r7, #56]	@ 0x38
	//timothy del com.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
	com.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 80079cc:	2300      	movs	r3, #0
 80079ce:	63fb      	str	r3, [r7, #60]	@ 0x3c

	if (HAL_QSPI_Command(&hqspi, &com, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 80079d0:	f107 030c 	add.w	r3, r7, #12
 80079d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80079d8:	4619      	mov	r1, r3
 80079da:	480c      	ldr	r0, [pc, #48]	@ (8007a0c <W25Q_ReadStatusReg+0xa4>)
 80079dc:	f003 fa40 	bl	800ae60 <HAL_QSPI_Command>
 80079e0:	4603      	mov	r3, r0
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d001      	beq.n	80079ea <W25Q_ReadStatusReg+0x82>
			!= HAL_OK) {
		return W25Q_SPI_ERR;
 80079e6:	2304      	movs	r3, #4
 80079e8:	e00b      	b.n	8007a02 <W25Q_ReadStatusReg+0x9a>
	}
	if (HAL_QSPI_Receive(&hqspi, reg_data, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 80079ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80079ee:	6879      	ldr	r1, [r7, #4]
 80079f0:	4806      	ldr	r0, [pc, #24]	@ (8007a0c <W25Q_ReadStatusReg+0xa4>)
 80079f2:	f003 fb25 	bl	800b040 <HAL_QSPI_Receive>
 80079f6:	4603      	mov	r3, r0
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d001      	beq.n	8007a00 <W25Q_ReadStatusReg+0x98>
			!= HAL_OK) {
		return W25Q_SPI_ERR;
 80079fc:	2304      	movs	r3, #4
 80079fe:	e000      	b.n	8007a02 <W25Q_ReadStatusReg+0x9a>
	}

	return W25Q_OK;
 8007a00:	2300      	movs	r3, #0
}
 8007a02:	4618      	mov	r0, r3
 8007a04:	3740      	adds	r7, #64	@ 0x40
 8007a06:	46bd      	mov	sp, r7
 8007a08:	bd80      	pop	{r7, pc}
 8007a0a:	bf00      	nop
 8007a0c:	200009bc 	.word	0x200009bc

08007a10 <W25Q_WriteStatusReg>:
 *
 * @param[in] reg_data 1 byte
 * @param[in] reg_num Desired register 1..3
 * @return W25Q_STATE enum
 */
W25Q_STATE W25Q_WriteStatusReg(u8_t reg_data, u8_t reg_num) {
 8007a10:	b580      	push	{r7, lr}
 8007a12:	b090      	sub	sp, #64	@ 0x40
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	4603      	mov	r3, r0
 8007a18:	460a      	mov	r2, r1
 8007a1a:	71fb      	strb	r3, [r7, #7]
 8007a1c:	4613      	mov	r3, r2
 8007a1e:	71bb      	strb	r3, [r7, #6]
	while (W25Q_IsBusy() == W25Q_BUSY)
 8007a20:	e002      	b.n	8007a28 <W25Q_WriteStatusReg+0x18>
		w25q_delay(1);
 8007a22:	2001      	movs	r0, #1
 8007a24:	f7f9 ff06 	bl	8001834 <HAL_Delay>
	while (W25Q_IsBusy() == W25Q_BUSY)
 8007a28:	f000 f8fc 	bl	8007c24 <W25Q_IsBusy>
 8007a2c:	4603      	mov	r3, r0
 8007a2e:	2b01      	cmp	r3, #1
 8007a30:	d0f7      	beq.n	8007a22 <W25Q_WriteStatusReg+0x12>

	W25Q_STATE state = W25Q_WriteEnable(1);
 8007a32:	2001      	movs	r0, #1
 8007a34:	f000 faac 	bl	8007f90 <W25Q_WriteEnable>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (state != W25Q_OK)
 8007a3e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d002      	beq.n	8007a4c <W25Q_WriteStatusReg+0x3c>
		return state;
 8007a46:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8007a4a:	e047      	b.n	8007adc <W25Q_WriteStatusReg+0xcc>

	QSPI_CommandTypeDef com;

	com.InstructionMode = QSPI_INSTRUCTION_1_LINE; // QSPI_INSTRUCTION_...
 8007a4c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007a50:	623b      	str	r3, [r7, #32]

	if (reg_num == 1)
 8007a52:	79bb      	ldrb	r3, [r7, #6]
 8007a54:	2b01      	cmp	r3, #1
 8007a56:	d102      	bne.n	8007a5e <W25Q_WriteStatusReg+0x4e>
		com.Instruction = W25Q_WRITE_SR1;
 8007a58:	2301      	movs	r3, #1
 8007a5a:	60bb      	str	r3, [r7, #8]
 8007a5c:	e00d      	b.n	8007a7a <W25Q_WriteStatusReg+0x6a>
	else if (reg_num == 2)
 8007a5e:	79bb      	ldrb	r3, [r7, #6]
 8007a60:	2b02      	cmp	r3, #2
 8007a62:	d102      	bne.n	8007a6a <W25Q_WriteStatusReg+0x5a>
		com.Instruction = W25Q_WRITE_SR2;
 8007a64:	2331      	movs	r3, #49	@ 0x31
 8007a66:	60bb      	str	r3, [r7, #8]
 8007a68:	e007      	b.n	8007a7a <W25Q_WriteStatusReg+0x6a>
	else if (reg_num == 3)
 8007a6a:	79bb      	ldrb	r3, [r7, #6]
 8007a6c:	2b03      	cmp	r3, #3
 8007a6e:	d102      	bne.n	8007a76 <W25Q_WriteStatusReg+0x66>
		com.Instruction = W25Q_WRITE_SR3;
 8007a70:	2311      	movs	r3, #17
 8007a72:	60bb      	str	r3, [r7, #8]
 8007a74:	e001      	b.n	8007a7a <W25Q_WriteStatusReg+0x6a>
	else
		return W25Q_PARAM_ERR;
 8007a76:	2302      	movs	r3, #2
 8007a78:	e030      	b.n	8007adc <W25Q_WriteStatusReg+0xcc>

	com.AddressMode = QSPI_ADDRESS_NONE;
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	627b      	str	r3, [r7, #36]	@ 0x24
	com.AddressSize = QSPI_ADDRESS_NONE;
 8007a7e:	2300      	movs	r3, #0
 8007a80:	617b      	str	r3, [r7, #20]
	com.Address = 0x0U;
 8007a82:	2300      	movs	r3, #0
 8007a84:	60fb      	str	r3, [r7, #12]

	com.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8007a86:	2300      	movs	r3, #0
 8007a88:	62bb      	str	r3, [r7, #40]	@ 0x28
	com.AlternateBytes = QSPI_ALTERNATE_BYTES_NONE;
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	613b      	str	r3, [r7, #16]
	com.AlternateBytesSize = QSPI_ALTERNATE_BYTES_NONE;
 8007a8e:	2300      	movs	r3, #0
 8007a90:	61bb      	str	r3, [r7, #24]

	com.DummyCycles = 0;
 8007a92:	2300      	movs	r3, #0
 8007a94:	61fb      	str	r3, [r7, #28]
	com.DataMode = QSPI_DATA_1_LINE;
 8007a96:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007a9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	com.NbData = 1;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	633b      	str	r3, [r7, #48]	@ 0x30

	com.DdrMode = QSPI_DDR_MODE_DISABLE;
 8007aa0:	2300      	movs	r3, #0
 8007aa2:	637b      	str	r3, [r7, #52]	@ 0x34
	//timothy del com.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
	com.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	63bb      	str	r3, [r7, #56]	@ 0x38

	if (HAL_QSPI_Command(&hqspi, &com, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 8007aa8:	f107 0308 	add.w	r3, r7, #8
 8007aac:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ab0:	4619      	mov	r1, r3
 8007ab2:	480c      	ldr	r0, [pc, #48]	@ (8007ae4 <W25Q_WriteStatusReg+0xd4>)
 8007ab4:	f003 f9d4 	bl	800ae60 <HAL_QSPI_Command>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d001      	beq.n	8007ac2 <W25Q_WriteStatusReg+0xb2>
			!= HAL_OK) {
		return W25Q_SPI_ERR;
 8007abe:	2304      	movs	r3, #4
 8007ac0:	e00c      	b.n	8007adc <W25Q_WriteStatusReg+0xcc>
	}
	if (HAL_QSPI_Transmit(&hqspi, &reg_data, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 8007ac2:	1dfb      	adds	r3, r7, #7
 8007ac4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ac8:	4619      	mov	r1, r3
 8007aca:	4806      	ldr	r0, [pc, #24]	@ (8007ae4 <W25Q_WriteStatusReg+0xd4>)
 8007acc:	f003 fa26 	bl	800af1c <HAL_QSPI_Transmit>
 8007ad0:	4603      	mov	r3, r0
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d001      	beq.n	8007ada <W25Q_WriteStatusReg+0xca>
			!= HAL_OK) {
		return W25Q_SPI_ERR;
 8007ad6:	2304      	movs	r3, #4
 8007ad8:	e000      	b.n	8007adc <W25Q_WriteStatusReg+0xcc>
	}

	return W25Q_OK;
 8007ada:	2300      	movs	r3, #0
}
 8007adc:	4618      	mov	r0, r3
 8007ade:	3740      	adds	r7, #64	@ 0x40
 8007ae0:	46bd      	mov	sp, r7
 8007ae2:	bd80      	pop	{r7, pc}
 8007ae4:	200009bc 	.word	0x200009bc

08007ae8 <W25Q_ReadStatusStruct>:
 * Read all status registers to struct
 *
 * @param[out] status W25Q_STATUS_REG Pointer
 * @return W25Q_STATE enum
 */
W25Q_STATE W25Q_ReadStatusStruct(W25Q_STATUS_REG *status) {
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b084      	sub	sp, #16
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	6078      	str	r0, [r7, #4]
	// buffer enum-variable
	W25Q_STATE state;

	// buffer register variables
	u8_t SRs[3] = { 0, };
 8007af0:	4b4a      	ldr	r3, [pc, #296]	@ (8007c1c <W25Q_ReadStatusStruct+0x134>)
 8007af2:	881b      	ldrh	r3, [r3, #0]
 8007af4:	81bb      	strh	r3, [r7, #12]
 8007af6:	2300      	movs	r3, #0
 8007af8:	73bb      	strb	r3, [r7, #14]

	// first portion
	state = W25Q_ReadStatusReg(&SRs[0], 1);
 8007afa:	f107 030c 	add.w	r3, r7, #12
 8007afe:	2101      	movs	r1, #1
 8007b00:	4618      	mov	r0, r3
 8007b02:	f7ff ff31 	bl	8007968 <W25Q_ReadStatusReg>
 8007b06:	4603      	mov	r3, r0
 8007b08:	73fb      	strb	r3, [r7, #15]
	if (state != W25Q_OK)
 8007b0a:	7bfb      	ldrb	r3, [r7, #15]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d001      	beq.n	8007b14 <W25Q_ReadStatusStruct+0x2c>
		return state;
 8007b10:	7bfb      	ldrb	r3, [r7, #15]
 8007b12:	e07f      	b.n	8007c14 <W25Q_ReadStatusStruct+0x12c>

	// second portion
	state = W25Q_ReadStatusReg(&SRs[1], 2);
 8007b14:	f107 030c 	add.w	r3, r7, #12
 8007b18:	3301      	adds	r3, #1
 8007b1a:	2102      	movs	r1, #2
 8007b1c:	4618      	mov	r0, r3
 8007b1e:	f7ff ff23 	bl	8007968 <W25Q_ReadStatusReg>
 8007b22:	4603      	mov	r3, r0
 8007b24:	73fb      	strb	r3, [r7, #15]
	if (state != W25Q_OK)
 8007b26:	7bfb      	ldrb	r3, [r7, #15]
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d001      	beq.n	8007b30 <W25Q_ReadStatusStruct+0x48>
		return state;
 8007b2c:	7bfb      	ldrb	r3, [r7, #15]
 8007b2e:	e071      	b.n	8007c14 <W25Q_ReadStatusStruct+0x12c>

	// third portion
	state = W25Q_ReadStatusReg(&SRs[2], 3);
 8007b30:	f107 030c 	add.w	r3, r7, #12
 8007b34:	3302      	adds	r3, #2
 8007b36:	2103      	movs	r1, #3
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f7ff ff15 	bl	8007968 <W25Q_ReadStatusReg>
 8007b3e:	4603      	mov	r3, r0
 8007b40:	73fb      	strb	r3, [r7, #15]
	if (state != W25Q_OK)
 8007b42:	7bfb      	ldrb	r3, [r7, #15]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d001      	beq.n	8007b4c <W25Q_ReadStatusStruct+0x64>
		return state;
 8007b48:	7bfb      	ldrb	r3, [r7, #15]
 8007b4a:	e063      	b.n	8007c14 <W25Q_ReadStatusStruct+0x12c>
	if(status){
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d05f      	beq.n	8007c12 <W25Q_ReadStatusStruct+0x12a>
		status->BUSY = w25q_status.BUSY = SRs[0] & 0b1;
 8007b52:	7b3b      	ldrb	r3, [r7, #12]
 8007b54:	f003 0301 	and.w	r3, r3, #1
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	bf14      	ite	ne
 8007b5c:	2301      	movne	r3, #1
 8007b5e:	2300      	moveq	r3, #0
 8007b60:	b2da      	uxtb	r2, r3
 8007b62:	4b2f      	ldr	r3, [pc, #188]	@ (8007c20 <W25Q_ReadStatusStruct+0x138>)
 8007b64:	701a      	strb	r2, [r3, #0]
 8007b66:	4b2e      	ldr	r3, [pc, #184]	@ (8007c20 <W25Q_ReadStatusStruct+0x138>)
 8007b68:	781a      	ldrb	r2, [r3, #0]
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	701a      	strb	r2, [r3, #0]
		status->WEL = w25q_status.WEL = (SRs[0] >> 1) & 0b1;
 8007b6e:	7b3b      	ldrb	r3, [r7, #12]
 8007b70:	085b      	lsrs	r3, r3, #1
 8007b72:	b2db      	uxtb	r3, r3
 8007b74:	f003 0301 	and.w	r3, r3, #1
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	bf14      	ite	ne
 8007b7c:	2301      	movne	r3, #1
 8007b7e:	2300      	moveq	r3, #0
 8007b80:	b2da      	uxtb	r2, r3
 8007b82:	4b27      	ldr	r3, [pc, #156]	@ (8007c20 <W25Q_ReadStatusStruct+0x138>)
 8007b84:	705a      	strb	r2, [r3, #1]
 8007b86:	4b26      	ldr	r3, [pc, #152]	@ (8007c20 <W25Q_ReadStatusStruct+0x138>)
 8007b88:	785a      	ldrb	r2, [r3, #1]
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	705a      	strb	r2, [r3, #1]
		status->QE = w25q_status.QE = (SRs[1] >> 1) & 0b1;
 8007b8e:	7b7b      	ldrb	r3, [r7, #13]
 8007b90:	085b      	lsrs	r3, r3, #1
 8007b92:	b2db      	uxtb	r3, r3
 8007b94:	f003 0301 	and.w	r3, r3, #1
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	bf14      	ite	ne
 8007b9c:	2301      	movne	r3, #1
 8007b9e:	2300      	moveq	r3, #0
 8007ba0:	b2da      	uxtb	r2, r3
 8007ba2:	4b1f      	ldr	r3, [pc, #124]	@ (8007c20 <W25Q_ReadStatusStruct+0x138>)
 8007ba4:	709a      	strb	r2, [r3, #2]
 8007ba6:	4b1e      	ldr	r3, [pc, #120]	@ (8007c20 <W25Q_ReadStatusStruct+0x138>)
 8007ba8:	789a      	ldrb	r2, [r3, #2]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	709a      	strb	r2, [r3, #2]
		status->SUS = w25q_status.SUS = (SRs[1] >> 7) & 0b1;
 8007bae:	7b7b      	ldrb	r3, [r7, #13]
 8007bb0:	09db      	lsrs	r3, r3, #7
 8007bb2:	b2db      	uxtb	r3, r3
 8007bb4:	f003 0301 	and.w	r3, r3, #1
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	bf14      	ite	ne
 8007bbc:	2301      	movne	r3, #1
 8007bbe:	2300      	moveq	r3, #0
 8007bc0:	b2da      	uxtb	r2, r3
 8007bc2:	4b17      	ldr	r3, [pc, #92]	@ (8007c20 <W25Q_ReadStatusStruct+0x138>)
 8007bc4:	70da      	strb	r2, [r3, #3]
 8007bc6:	4b16      	ldr	r3, [pc, #88]	@ (8007c20 <W25Q_ReadStatusStruct+0x138>)
 8007bc8:	78da      	ldrb	r2, [r3, #3]
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	70da      	strb	r2, [r3, #3]
		status->ADS = w25q_status.ADS = SRs[2] & 0b1;
 8007bce:	7bbb      	ldrb	r3, [r7, #14]
 8007bd0:	f003 0301 	and.w	r3, r3, #1
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	bf14      	ite	ne
 8007bd8:	2301      	movne	r3, #1
 8007bda:	2300      	moveq	r3, #0
 8007bdc:	b2da      	uxtb	r2, r3
 8007bde:	4b10      	ldr	r3, [pc, #64]	@ (8007c20 <W25Q_ReadStatusStruct+0x138>)
 8007be0:	711a      	strb	r2, [r3, #4]
 8007be2:	4b0f      	ldr	r3, [pc, #60]	@ (8007c20 <W25Q_ReadStatusStruct+0x138>)
 8007be4:	791a      	ldrb	r2, [r3, #4]
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	711a      	strb	r2, [r3, #4]
		status->ADP = w25q_status.ADP = (SRs[2] >> 1) & 0b1;
 8007bea:	7bbb      	ldrb	r3, [r7, #14]
 8007bec:	085b      	lsrs	r3, r3, #1
 8007bee:	b2db      	uxtb	r3, r3
 8007bf0:	f003 0301 	and.w	r3, r3, #1
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	bf14      	ite	ne
 8007bf8:	2301      	movne	r3, #1
 8007bfa:	2300      	moveq	r3, #0
 8007bfc:	b2da      	uxtb	r2, r3
 8007bfe:	4b08      	ldr	r3, [pc, #32]	@ (8007c20 <W25Q_ReadStatusStruct+0x138>)
 8007c00:	715a      	strb	r2, [r3, #5]
 8007c02:	4b07      	ldr	r3, [pc, #28]	@ (8007c20 <W25Q_ReadStatusStruct+0x138>)
 8007c04:	795a      	ldrb	r2, [r3, #5]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	715a      	strb	r2, [r3, #5]
		status->SLEEP = w25q_status.SLEEP; //      ()
 8007c0a:	4b05      	ldr	r3, [pc, #20]	@ (8007c20 <W25Q_ReadStatusStruct+0x138>)
 8007c0c:	799a      	ldrb	r2, [r3, #6]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	719a      	strb	r2, [r3, #6]
	}

	return state;
 8007c12:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c14:	4618      	mov	r0, r3
 8007c16:	3710      	adds	r7, #16
 8007c18:	46bd      	mov	sp, r7
 8007c1a:	bd80      	pop	{r7, pc}
 8007c1c:	0801732c 	.word	0x0801732c
 8007c20:	20001050 	.word	0x20001050

08007c24 <W25Q_IsBusy>:
 * Fast checking Busy flag
 *
 * @param none
 * @return W25Q_STATE enum (W25Q_OK / W25Q_BUSY)
 */
W25Q_STATE W25Q_IsBusy(void) {
 8007c24:	b580      	push	{r7, lr}
 8007c26:	b082      	sub	sp, #8
 8007c28:	af00      	add	r7, sp, #0
	W25Q_STATE state;
	u8_t sr = 0;
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	71bb      	strb	r3, [r7, #6]

	state = W25Q_ReadStatusReg(&sr, 1);
 8007c2e:	1dbb      	adds	r3, r7, #6
 8007c30:	2101      	movs	r1, #1
 8007c32:	4618      	mov	r0, r3
 8007c34:	f7ff fe98 	bl	8007968 <W25Q_ReadStatusReg>
 8007c38:	4603      	mov	r3, r0
 8007c3a:	71fb      	strb	r3, [r7, #7]
	if (state != W25Q_OK)
 8007c3c:	79fb      	ldrb	r3, [r7, #7]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d001      	beq.n	8007c46 <W25Q_IsBusy+0x22>
		return state;
 8007c42:	79fb      	ldrb	r3, [r7, #7]
 8007c44:	e00b      	b.n	8007c5e <W25Q_IsBusy+0x3a>

	w25q_status.BUSY = sr & 0b1;
 8007c46:	79bb      	ldrb	r3, [r7, #6]
 8007c48:	f003 0301 	and.w	r3, r3, #1
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	bf14      	ite	ne
 8007c50:	2301      	movne	r3, #1
 8007c52:	2300      	moveq	r3, #0
 8007c54:	b2da      	uxtb	r2, r3
 8007c56:	4b04      	ldr	r3, [pc, #16]	@ (8007c68 <W25Q_IsBusy+0x44>)
 8007c58:	701a      	strb	r2, [r3, #0]

	return w25q_status.BUSY ? W25Q_BUSY : W25Q_OK;
 8007c5a:	4b03      	ldr	r3, [pc, #12]	@ (8007c68 <W25Q_IsBusy+0x44>)
 8007c5c:	781b      	ldrb	r3, [r3, #0]
}
 8007c5e:	4618      	mov	r0, r3
 8007c60:	3708      	adds	r7, #8
 8007c62:	46bd      	mov	sp, r7
 8007c64:	bd80      	pop	{r7, pc}
 8007c66:	bf00      	nop
 8007c68:	20001050 	.word	0x20001050

08007c6c <W25Q_ReadRaw>:
 * @param[out] buf Pointer to data to be written (single or array)
 * @param[in] data_len Length of data (1..256)
 * @param[in] rawAddr Start address of chip's cell
 * @return W25Q_STATE enum
 */
W25Q_STATE W25Q_ReadRaw(u8_t *buf, u16_t data_len, u32_t rawAddr) {
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b092      	sub	sp, #72	@ 0x48
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	60f8      	str	r0, [r7, #12]
 8007c74:	460b      	mov	r3, r1
 8007c76:	607a      	str	r2, [r7, #4]
 8007c78:	817b      	strh	r3, [r7, #10]
	if (data_len > 256 || data_len == 0)
 8007c7a:	897b      	ldrh	r3, [r7, #10]
 8007c7c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c80:	d802      	bhi.n	8007c88 <W25Q_ReadRaw+0x1c>
 8007c82:	897b      	ldrh	r3, [r7, #10]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d104      	bne.n	8007c92 <W25Q_ReadRaw+0x26>
		return W25Q_PARAM_ERR;
 8007c88:	2302      	movs	r3, #2
 8007c8a:	e03e      	b.n	8007d0a <W25Q_ReadRaw+0x9e>

	while (W25Q_IsBusy() == W25Q_BUSY)
		w25q_delay(1);
 8007c8c:	2001      	movs	r0, #1
 8007c8e:	f7f9 fdd1 	bl	8001834 <HAL_Delay>
	while (W25Q_IsBusy() == W25Q_BUSY)
 8007c92:	f7ff ffc7 	bl	8007c24 <W25Q_IsBusy>
 8007c96:	4603      	mov	r3, r0
 8007c98:	2b01      	cmp	r3, #1
 8007c9a:	d0f7      	beq.n	8007c8c <W25Q_ReadRaw+0x20>

	QSPI_CommandTypeDef com;

	com.InstructionMode = QSPI_INSTRUCTION_1_LINE; // QSPI_INSTRUCTION_...
 8007c9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007ca0:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if MEM_FLASH_SIZE > 128U
	com.Instruction = W25Q_FAST_READ_QUAD_IO_4B;	 // Command
	com.AddressSize = QSPI_ADDRESS_32_BITS;
#else
		com.Instruction = W25Q_FAST_READ_QUAD_IO;	 // Command
 8007ca2:	23eb      	movs	r3, #235	@ 0xeb
 8007ca4:	617b      	str	r3, [r7, #20]
		com.AddressSize = QSPI_ADDRESS_24_BITS;
 8007ca6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007caa:	623b      	str	r3, [r7, #32]
	#endif
	com.AddressMode = QSPI_ADDRESS_4_LINES;
 8007cac:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8007cb0:	633b      	str	r3, [r7, #48]	@ 0x30

	com.Address = rawAddr;
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	61bb      	str	r3, [r7, #24]

	com.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8007cb6:	2300      	movs	r3, #0
 8007cb8:	637b      	str	r3, [r7, #52]	@ 0x34
	com.AlternateBytes = QSPI_ALTERNATE_BYTES_NONE;
 8007cba:	2300      	movs	r3, #0
 8007cbc:	61fb      	str	r3, [r7, #28]
	com.AlternateBytesSize = QSPI_ALTERNATE_BYTES_NONE;
 8007cbe:	2300      	movs	r3, #0
 8007cc0:	627b      	str	r3, [r7, #36]	@ 0x24

	com.DummyCycles = 6;
 8007cc2:	2306      	movs	r3, #6
 8007cc4:	62bb      	str	r3, [r7, #40]	@ 0x28
	com.DataMode = QSPI_DATA_4_LINES;
 8007cc6:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8007cca:	63bb      	str	r3, [r7, #56]	@ 0x38
	com.NbData = data_len;
 8007ccc:	897b      	ldrh	r3, [r7, #10]
 8007cce:	63fb      	str	r3, [r7, #60]	@ 0x3c

	com.DdrMode = QSPI_DDR_MODE_DISABLE;
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	643b      	str	r3, [r7, #64]	@ 0x40
	//timothy del com.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
	com.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	647b      	str	r3, [r7, #68]	@ 0x44

	if (HAL_QSPI_Command(&hqspi, &com, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 8007cd8:	f107 0314 	add.w	r3, r7, #20
 8007cdc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ce0:	4619      	mov	r1, r3
 8007ce2:	480c      	ldr	r0, [pc, #48]	@ (8007d14 <W25Q_ReadRaw+0xa8>)
 8007ce4:	f003 f8bc 	bl	800ae60 <HAL_QSPI_Command>
 8007ce8:	4603      	mov	r3, r0
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d001      	beq.n	8007cf2 <W25Q_ReadRaw+0x86>
			!= HAL_OK)
		return W25Q_SPI_ERR;
 8007cee:	2304      	movs	r3, #4
 8007cf0:	e00b      	b.n	8007d0a <W25Q_ReadRaw+0x9e>

	if (HAL_QSPI_Receive(&hqspi, buf, HAL_QSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8007cf2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007cf6:	68f9      	ldr	r1, [r7, #12]
 8007cf8:	4806      	ldr	r0, [pc, #24]	@ (8007d14 <W25Q_ReadRaw+0xa8>)
 8007cfa:	f003 f9a1 	bl	800b040 <HAL_QSPI_Receive>
 8007cfe:	4603      	mov	r3, r0
 8007d00:	2b00      	cmp	r3, #0
 8007d02:	d001      	beq.n	8007d08 <W25Q_ReadRaw+0x9c>
		return W25Q_SPI_ERR;
 8007d04:	2304      	movs	r3, #4
 8007d06:	e000      	b.n	8007d0a <W25Q_ReadRaw+0x9e>

	return W25Q_OK;
 8007d08:	2300      	movs	r3, #0
}
 8007d0a:	4618      	mov	r0, r3
 8007d0c:	3748      	adds	r7, #72	@ 0x48
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	bd80      	pop	{r7, pc}
 8007d12:	bf00      	nop
 8007d14:	200009bc 	.word	0x200009bc

08007d18 <W25Q_ProgramRaw>:
 * @param[in] buf Pointer to data to be written (single or array)
 * @param[in] data_len Length of data (1..256)
 * @param[in] rawAddr Start address of chip's cell
 * @return W25Q_STATE enum
 */
W25Q_STATE W25Q_ProgramRaw(u8_t *buf, u16_t data_len, u32_t rawAddr) {
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b092      	sub	sp, #72	@ 0x48
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	60f8      	str	r0, [r7, #12]
 8007d20:	460b      	mov	r3, r1
 8007d22:	607a      	str	r2, [r7, #4]
 8007d24:	817b      	strh	r3, [r7, #10]
	if (data_len > 256 || data_len == 0)
 8007d26:	897b      	ldrh	r3, [r7, #10]
 8007d28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007d2c:	d802      	bhi.n	8007d34 <W25Q_ProgramRaw+0x1c>
 8007d2e:	897b      	ldrh	r3, [r7, #10]
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d104      	bne.n	8007d3e <W25Q_ProgramRaw+0x26>
		return W25Q_PARAM_ERR;
 8007d34:	2302      	movs	r3, #2
 8007d36:	e053      	b.n	8007de0 <W25Q_ProgramRaw+0xc8>

	while (W25Q_IsBusy() == W25Q_BUSY)
		w25q_delay(1);
 8007d38:	2001      	movs	r0, #1
 8007d3a:	f7f9 fd7b 	bl	8001834 <HAL_Delay>
	while (W25Q_IsBusy() == W25Q_BUSY)
 8007d3e:	f7ff ff71 	bl	8007c24 <W25Q_IsBusy>
 8007d42:	4603      	mov	r3, r0
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d0f7      	beq.n	8007d38 <W25Q_ProgramRaw+0x20>

	W25Q_STATE state = W25Q_WriteEnable(1);
 8007d48:	2001      	movs	r0, #1
 8007d4a:	f000 f921 	bl	8007f90 <W25Q_WriteEnable>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (state != W25Q_OK)
 8007d54:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	d002      	beq.n	8007d62 <W25Q_ProgramRaw+0x4a>
		return state;
 8007d5c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8007d60:	e03e      	b.n	8007de0 <W25Q_ProgramRaw+0xc8>

	QSPI_CommandTypeDef com;

	com.InstructionMode = QSPI_INSTRUCTION_1_LINE; // QSPI_INSTRUCTION_...
 8007d62:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007d66:	62bb      	str	r3, [r7, #40]	@ 0x28
#if MEM_FLASH_SIZE > 128U
	com.Instruction = W25Q_PAGE_PROGRAM_QUAD_INP_4B;	 // Command
	com.AddressSize = QSPI_ADDRESS_32_BITS;
#else
		com.Instruction = W25Q_PAGE_PROGRAM_QUAD_INP;	 // Command
 8007d68:	2332      	movs	r3, #50	@ 0x32
 8007d6a:	613b      	str	r3, [r7, #16]
		com.AddressSize = QSPI_ADDRESS_24_BITS;
 8007d6c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007d70:	61fb      	str	r3, [r7, #28]
	#endif
	com.AddressMode = QSPI_ADDRESS_1_LINE;
 8007d72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007d76:	62fb      	str	r3, [r7, #44]	@ 0x2c

	com.Address = rawAddr;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	617b      	str	r3, [r7, #20]

	com.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	633b      	str	r3, [r7, #48]	@ 0x30
	com.AlternateBytes = QSPI_ALTERNATE_BYTES_NONE;
 8007d80:	2300      	movs	r3, #0
 8007d82:	61bb      	str	r3, [r7, #24]
	com.AlternateBytesSize = QSPI_ALTERNATE_BYTES_NONE;
 8007d84:	2300      	movs	r3, #0
 8007d86:	623b      	str	r3, [r7, #32]

	com.DummyCycles = 0;
 8007d88:	2300      	movs	r3, #0
 8007d8a:	627b      	str	r3, [r7, #36]	@ 0x24
	com.DataMode = QSPI_DATA_4_LINES;
 8007d8c:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8007d90:	637b      	str	r3, [r7, #52]	@ 0x34
	com.NbData = data_len;
 8007d92:	897b      	ldrh	r3, [r7, #10]
 8007d94:	63bb      	str	r3, [r7, #56]	@ 0x38

	com.DdrMode = QSPI_DDR_MODE_DISABLE;
 8007d96:	2300      	movs	r3, #0
 8007d98:	63fb      	str	r3, [r7, #60]	@ 0x3c
	//timothy del com.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
	com.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8007d9a:	2300      	movs	r3, #0
 8007d9c:	643b      	str	r3, [r7, #64]	@ 0x40

	if (HAL_QSPI_Command(&hqspi, &com, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 8007d9e:	f107 0310 	add.w	r3, r7, #16
 8007da2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007da6:	4619      	mov	r1, r3
 8007da8:	480f      	ldr	r0, [pc, #60]	@ (8007de8 <W25Q_ProgramRaw+0xd0>)
 8007daa:	f003 f859 	bl	800ae60 <HAL_QSPI_Command>
 8007dae:	4603      	mov	r3, r0
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d001      	beq.n	8007db8 <W25Q_ProgramRaw+0xa0>
			!= HAL_OK)
		return W25Q_SPI_ERR;
 8007db4:	2304      	movs	r3, #4
 8007db6:	e013      	b.n	8007de0 <W25Q_ProgramRaw+0xc8>

	if (HAL_QSPI_Transmit(&hqspi, buf, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 8007db8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007dbc:	68f9      	ldr	r1, [r7, #12]
 8007dbe:	480a      	ldr	r0, [pc, #40]	@ (8007de8 <W25Q_ProgramRaw+0xd0>)
 8007dc0:	f003 f8ac 	bl	800af1c <HAL_QSPI_Transmit>
 8007dc4:	4603      	mov	r3, r0
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d004      	beq.n	8007dd4 <W25Q_ProgramRaw+0xbc>
			!= HAL_OK)
		return W25Q_SPI_ERR;
 8007dca:	2304      	movs	r3, #4
 8007dcc:	e008      	b.n	8007de0 <W25Q_ProgramRaw+0xc8>

	while (W25Q_IsBusy() == W25Q_BUSY)
		w25q_delay(1);
 8007dce:	2001      	movs	r0, #1
 8007dd0:	f7f9 fd30 	bl	8001834 <HAL_Delay>
	while (W25Q_IsBusy() == W25Q_BUSY)
 8007dd4:	f7ff ff26 	bl	8007c24 <W25Q_IsBusy>
 8007dd8:	4603      	mov	r3, r0
 8007dda:	2b01      	cmp	r3, #1
 8007ddc:	d0f7      	beq.n	8007dce <W25Q_ProgramRaw+0xb6>

	return W25Q_OK;
 8007dde:	2300      	movs	r3, #0
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3748      	adds	r7, #72	@ 0x48
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}
 8007de8:	200009bc 	.word	0x200009bc

08007dec <W25Q_EraseSector>:
 *
 * @note Should be executed before writing
 * @param[in] SectAddr Sector start address
 * @return W25Q_STATE enum
 */
W25Q_STATE W25Q_EraseSector(u32_t SectAddr) {
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b092      	sub	sp, #72	@ 0x48
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
	if (SectAddr >= SECTOR_COUNT)
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007dfa:	d304      	bcc.n	8007e06 <W25Q_EraseSector+0x1a>
		return W25Q_PARAM_ERR;
 8007dfc:	2302      	movs	r3, #2
 8007dfe:	e04a      	b.n	8007e96 <W25Q_EraseSector+0xaa>

	while (W25Q_IsBusy() == W25Q_BUSY)
		w25q_delay(1);
 8007e00:	2001      	movs	r0, #1
 8007e02:	f7f9 fd17 	bl	8001834 <HAL_Delay>
	while (W25Q_IsBusy() == W25Q_BUSY)
 8007e06:	f7ff ff0d 	bl	8007c24 <W25Q_IsBusy>
 8007e0a:	4603      	mov	r3, r0
 8007e0c:	2b01      	cmp	r3, #1
 8007e0e:	d0f7      	beq.n	8007e00 <W25Q_EraseSector+0x14>

	u32_t rawAddr = SectAddr * MEM_SECTOR_SIZE * 1024U;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	031b      	lsls	r3, r3, #12
 8007e14:	647b      	str	r3, [r7, #68]	@ 0x44

	W25Q_STATE state = W25Q_WriteEnable(1);
 8007e16:	2001      	movs	r0, #1
 8007e18:	f000 f8ba 	bl	8007f90 <W25Q_WriteEnable>
 8007e1c:	4603      	mov	r3, r0
 8007e1e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
	if (state != W25Q_OK)
 8007e22:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d002      	beq.n	8007e30 <W25Q_EraseSector+0x44>
		return state;
 8007e2a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8007e2e:	e032      	b.n	8007e96 <W25Q_EraseSector+0xaa>

	QSPI_CommandTypeDef com;

	com.InstructionMode = QSPI_INSTRUCTION_1_LINE; // QSPI_INSTRUCTION_...
 8007e30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007e34:	627b      	str	r3, [r7, #36]	@ 0x24
#if MEM_FLASH_SIZE > 128U
	com.Instruction = W25Q_SECTOR_ERASE_4B;	 // Command
	com.AddressSize = QSPI_ADDRESS_32_BITS;
#else
	com.Instruction = W25Q_SECTOR_ERASE;	 // Command
 8007e36:	2320      	movs	r3, #32
 8007e38:	60fb      	str	r3, [r7, #12]
	com.AddressSize = QSPI_ADDRESS_24_BITS;
 8007e3a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007e3e:	61bb      	str	r3, [r7, #24]
#endif
	com.AddressMode = QSPI_ADDRESS_1_LINE;
 8007e40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007e44:	62bb      	str	r3, [r7, #40]	@ 0x28

	com.Address = rawAddr;
 8007e46:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007e48:	613b      	str	r3, [r7, #16]

	com.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	com.AlternateBytes = QSPI_ALTERNATE_BYTES_NONE;
 8007e4e:	2300      	movs	r3, #0
 8007e50:	617b      	str	r3, [r7, #20]
	com.AlternateBytesSize = QSPI_ALTERNATE_BYTES_NONE;
 8007e52:	2300      	movs	r3, #0
 8007e54:	61fb      	str	r3, [r7, #28]

	com.DummyCycles = 0;
 8007e56:	2300      	movs	r3, #0
 8007e58:	623b      	str	r3, [r7, #32]
	com.DataMode = QSPI_DATA_NONE;
 8007e5a:	2300      	movs	r3, #0
 8007e5c:	633b      	str	r3, [r7, #48]	@ 0x30
	com.NbData = 0;
 8007e5e:	2300      	movs	r3, #0
 8007e60:	637b      	str	r3, [r7, #52]	@ 0x34

	com.DdrMode = QSPI_DDR_MODE_DISABLE;
 8007e62:	2300      	movs	r3, #0
 8007e64:	63bb      	str	r3, [r7, #56]	@ 0x38
	//timothy del com.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
	com.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8007e66:	2300      	movs	r3, #0
 8007e68:	63fb      	str	r3, [r7, #60]	@ 0x3c

	if (HAL_QSPI_Command(&hqspi, &com, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 8007e6a:	f107 030c 	add.w	r3, r7, #12
 8007e6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e72:	4619      	mov	r1, r3
 8007e74:	480a      	ldr	r0, [pc, #40]	@ (8007ea0 <W25Q_EraseSector+0xb4>)
 8007e76:	f002 fff3 	bl	800ae60 <HAL_QSPI_Command>
 8007e7a:	4603      	mov	r3, r0
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d004      	beq.n	8007e8a <W25Q_EraseSector+0x9e>
			!= HAL_OK)
		return W25Q_SPI_ERR;
 8007e80:	2304      	movs	r3, #4
 8007e82:	e008      	b.n	8007e96 <W25Q_EraseSector+0xaa>

	while (W25Q_IsBusy() == W25Q_BUSY)
		w25q_delay(1);
 8007e84:	2001      	movs	r0, #1
 8007e86:	f7f9 fcd5 	bl	8001834 <HAL_Delay>
	while (W25Q_IsBusy() == W25Q_BUSY)
 8007e8a:	f7ff fecb 	bl	8007c24 <W25Q_IsBusy>
 8007e8e:	4603      	mov	r3, r0
 8007e90:	2b01      	cmp	r3, #1
 8007e92:	d0f7      	beq.n	8007e84 <W25Q_EraseSector+0x98>

	return W25Q_OK;
 8007e94:	2300      	movs	r3, #0
}
 8007e96:	4618      	mov	r0, r3
 8007e98:	3748      	adds	r7, #72	@ 0x48
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	bd80      	pop	{r7, pc}
 8007e9e:	bf00      	nop
 8007ea0:	200009bc 	.word	0x200009bc

08007ea4 <W25Q_WakeUP>:
 * Wake UP function
 *
 * @param none
 * @return W25Q_STATE enum
 */
W25Q_STATE W25Q_WakeUP(void) {
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b08e      	sub	sp, #56	@ 0x38
 8007ea8:	af00      	add	r7, sp, #0
	QSPI_CommandTypeDef com;

	com.InstructionMode = QSPI_INSTRUCTION_1_LINE; // QSPI_INSTRUCTION_...
 8007eaa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007eae:	61fb      	str	r3, [r7, #28]
	com.Instruction = W25Q_POWERUP;	 // Command
 8007eb0:	23ab      	movs	r3, #171	@ 0xab
 8007eb2:	607b      	str	r3, [r7, #4]

	com.AddressMode = QSPI_ADDRESS_NONE;
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	623b      	str	r3, [r7, #32]
	com.AddressSize = QSPI_ADDRESS_NONE;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	613b      	str	r3, [r7, #16]
	com.Address = 0x0U;
 8007ebc:	2300      	movs	r3, #0
 8007ebe:	60bb      	str	r3, [r7, #8]

	com.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	627b      	str	r3, [r7, #36]	@ 0x24
	com.AlternateBytes = QSPI_ALTERNATE_BYTES_NONE;
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	60fb      	str	r3, [r7, #12]
	com.AlternateBytesSize = QSPI_ALTERNATE_BYTES_NONE;
 8007ec8:	2300      	movs	r3, #0
 8007eca:	617b      	str	r3, [r7, #20]

	com.DummyCycles = 0;
 8007ecc:	2300      	movs	r3, #0
 8007ece:	61bb      	str	r3, [r7, #24]
	com.DataMode = QSPI_DATA_NONE;
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
	com.NbData = 0;
 8007ed4:	2300      	movs	r3, #0
 8007ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c

	com.DdrMode = QSPI_DDR_MODE_DISABLE;
 8007ed8:	2300      	movs	r3, #0
 8007eda:	633b      	str	r3, [r7, #48]	@ 0x30
	//timothy del com.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
	com.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8007edc:	2300      	movs	r3, #0
 8007ede:	637b      	str	r3, [r7, #52]	@ 0x34

	if (HAL_QSPI_Command(&hqspi, &com, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 8007ee0:	1d3b      	adds	r3, r7, #4
 8007ee2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ee6:	4619      	mov	r1, r3
 8007ee8:	4807      	ldr	r0, [pc, #28]	@ (8007f08 <W25Q_WakeUP+0x64>)
 8007eea:	f002 ffb9 	bl	800ae60 <HAL_QSPI_Command>
 8007eee:	4603      	mov	r3, r0
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d001      	beq.n	8007ef8 <W25Q_WakeUP+0x54>
			!= HAL_OK) {
		return W25Q_SPI_ERR;
 8007ef4:	2304      	movs	r3, #4
 8007ef6:	e003      	b.n	8007f00 <W25Q_WakeUP+0x5c>
	}
	w25q_delay(1); // Give a little time to wake
 8007ef8:	2001      	movs	r0, #1
 8007efa:	f7f9 fc9b 	bl	8001834 <HAL_Delay>

	return W25Q_OK;
 8007efe:	2300      	movs	r3, #0
}
 8007f00:	4618      	mov	r0, r3
 8007f02:	3738      	adds	r7, #56	@ 0x38
 8007f04:	46bd      	mov	sp, r7
 8007f06:	bd80      	pop	{r7, pc}
 8007f08:	200009bc 	.word	0x200009bc

08007f0c <W25Q_ReadID>:
 * Function for reading chip ID
 *
 * @param[out] buf Pointer to output data (1 byte)
 * @return W25Q_STATE enum
 */
W25Q_STATE W25Q_ReadID(u8_t *buf) {
 8007f0c:	b580      	push	{r7, lr}
 8007f0e:	b090      	sub	sp, #64	@ 0x40
 8007f10:	af00      	add	r7, sp, #0
 8007f12:	6078      	str	r0, [r7, #4]
	QSPI_CommandTypeDef com;

	com.InstructionMode = QSPI_INSTRUCTION_1_LINE; // QSPI_INSTRUCTION_...
 8007f14:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007f18:	627b      	str	r3, [r7, #36]	@ 0x24
	com.Instruction = W25Q_DEVID;	 // Command
 8007f1a:	23ab      	movs	r3, #171	@ 0xab
 8007f1c:	60fb      	str	r3, [r7, #12]

	com.AddressMode = QSPI_ADDRESS_1_LINE;
 8007f1e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007f22:	62bb      	str	r3, [r7, #40]	@ 0x28
	com.AddressSize = QSPI_ADDRESS_24_BITS;
 8007f24:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007f28:	61bb      	str	r3, [r7, #24]
	com.Address = 0x0U;
 8007f2a:	2300      	movs	r3, #0
 8007f2c:	613b      	str	r3, [r7, #16]

	com.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8007f2e:	2300      	movs	r3, #0
 8007f30:	62fb      	str	r3, [r7, #44]	@ 0x2c
	com.AlternateBytes = QSPI_ALTERNATE_BYTES_NONE;
 8007f32:	2300      	movs	r3, #0
 8007f34:	617b      	str	r3, [r7, #20]
	com.AlternateBytesSize = QSPI_ALTERNATE_BYTES_NONE;
 8007f36:	2300      	movs	r3, #0
 8007f38:	61fb      	str	r3, [r7, #28]

	com.DummyCycles = 0;
 8007f3a:	2300      	movs	r3, #0
 8007f3c:	623b      	str	r3, [r7, #32]
	com.DataMode = QSPI_DATA_1_LINE;
 8007f3e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007f42:	633b      	str	r3, [r7, #48]	@ 0x30
	com.NbData = 1;
 8007f44:	2301      	movs	r3, #1
 8007f46:	637b      	str	r3, [r7, #52]	@ 0x34

	com.DdrMode = QSPI_DDR_MODE_DISABLE;
 8007f48:	2300      	movs	r3, #0
 8007f4a:	63bb      	str	r3, [r7, #56]	@ 0x38
	//timothy del com.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
	com.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	63fb      	str	r3, [r7, #60]	@ 0x3c

	if (HAL_QSPI_Command(&hqspi, &com, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 8007f50:	f107 030c 	add.w	r3, r7, #12
 8007f54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f58:	4619      	mov	r1, r3
 8007f5a:	480c      	ldr	r0, [pc, #48]	@ (8007f8c <W25Q_ReadID+0x80>)
 8007f5c:	f002 ff80 	bl	800ae60 <HAL_QSPI_Command>
 8007f60:	4603      	mov	r3, r0
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d001      	beq.n	8007f6a <W25Q_ReadID+0x5e>
			!= HAL_OK) {
		return W25Q_SPI_ERR;
 8007f66:	2304      	movs	r3, #4
 8007f68:	e00b      	b.n	8007f82 <W25Q_ReadID+0x76>
	}
	if (HAL_QSPI_Receive(&hqspi, buf, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 8007f6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007f6e:	6879      	ldr	r1, [r7, #4]
 8007f70:	4806      	ldr	r0, [pc, #24]	@ (8007f8c <W25Q_ReadID+0x80>)
 8007f72:	f003 f865 	bl	800b040 <HAL_QSPI_Receive>
 8007f76:	4603      	mov	r3, r0
 8007f78:	2b00      	cmp	r3, #0
 8007f7a:	d001      	beq.n	8007f80 <W25Q_ReadID+0x74>
			!= HAL_OK) {
		return W25Q_SPI_ERR;
 8007f7c:	2304      	movs	r3, #4
 8007f7e:	e000      	b.n	8007f82 <W25Q_ReadID+0x76>
	}
	return W25Q_OK;
 8007f80:	2300      	movs	r3, #0
}
 8007f82:	4618      	mov	r0, r3
 8007f84:	3740      	adds	r7, #64	@ 0x40
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd80      	pop	{r7, pc}
 8007f8a:	bf00      	nop
 8007f8c:	200009bc 	.word	0x200009bc

08007f90 <W25Q_WriteEnable>:
 * Toggle write enable latch
 *
 * @param[in] enable 1-enable write/0-disable write
 * @return W25Q_STATE enum
 */
W25Q_STATE W25Q_WriteEnable(bool enable) {
 8007f90:	b580      	push	{r7, lr}
 8007f92:	b090      	sub	sp, #64	@ 0x40
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	4603      	mov	r3, r0
 8007f98:	71fb      	strb	r3, [r7, #7]
	QSPI_CommandTypeDef com;

	com.InstructionMode = QSPI_INSTRUCTION_1_LINE; // QSPI_INSTRUCTION_...
 8007f9a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007f9e:	627b      	str	r3, [r7, #36]	@ 0x24
	com.Instruction = enable ? W25Q_WRITE_ENABLE : W25Q_WRITE_DISABLE;
 8007fa0:	79fb      	ldrb	r3, [r7, #7]
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d001      	beq.n	8007faa <W25Q_WriteEnable+0x1a>
 8007fa6:	2306      	movs	r3, #6
 8007fa8:	e000      	b.n	8007fac <W25Q_WriteEnable+0x1c>
 8007faa:	2304      	movs	r3, #4
 8007fac:	60fb      	str	r3, [r7, #12]

	com.AddressMode = QSPI_ADDRESS_NONE;
 8007fae:	2300      	movs	r3, #0
 8007fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
	com.AddressSize = QSPI_ADDRESS_NONE;
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	61bb      	str	r3, [r7, #24]
	com.Address = 0x0U;
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	613b      	str	r3, [r7, #16]

	com.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8007fba:	2300      	movs	r3, #0
 8007fbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	com.AlternateBytes = QSPI_ALTERNATE_BYTES_NONE;
 8007fbe:	2300      	movs	r3, #0
 8007fc0:	617b      	str	r3, [r7, #20]
	com.AlternateBytesSize = QSPI_ALTERNATE_BYTES_NONE;
 8007fc2:	2300      	movs	r3, #0
 8007fc4:	61fb      	str	r3, [r7, #28]

	com.DummyCycles = 0;
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	623b      	str	r3, [r7, #32]
	com.DataMode = QSPI_DATA_NONE;
 8007fca:	2300      	movs	r3, #0
 8007fcc:	633b      	str	r3, [r7, #48]	@ 0x30
	com.NbData = 0;
 8007fce:	2300      	movs	r3, #0
 8007fd0:	637b      	str	r3, [r7, #52]	@ 0x34

	com.DdrMode = QSPI_DDR_MODE_DISABLE;
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	63bb      	str	r3, [r7, #56]	@ 0x38
	//timothy del com.DdrHoldHalfCycle = QSPI_DDR_HHC_ANALOG_DELAY;
	com.SIOOMode = QSPI_SIOO_INST_EVERY_CMD;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	63fb      	str	r3, [r7, #60]	@ 0x3c

	if (HAL_QSPI_Command(&hqspi, &com, HAL_QSPI_TIMEOUT_DEFAULT_VALUE)
 8007fda:	f107 030c 	add.w	r3, r7, #12
 8007fde:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fe2:	4619      	mov	r1, r3
 8007fe4:	4809      	ldr	r0, [pc, #36]	@ (800800c <W25Q_WriteEnable+0x7c>)
 8007fe6:	f002 ff3b 	bl	800ae60 <HAL_QSPI_Command>
 8007fea:	4603      	mov	r3, r0
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d001      	beq.n	8007ff4 <W25Q_WriteEnable+0x64>
			!= HAL_OK) {
		return W25Q_SPI_ERR;
 8007ff0:	2304      	movs	r3, #4
 8007ff2:	e006      	b.n	8008002 <W25Q_WriteEnable+0x72>
	}
	w25q_delay(1); // Give a little time to sleep
 8007ff4:	2001      	movs	r0, #1
 8007ff6:	f7f9 fc1d 	bl	8001834 <HAL_Delay>

	w25q_status.WEL = 1;
 8007ffa:	4b05      	ldr	r3, [pc, #20]	@ (8008010 <W25Q_WriteEnable+0x80>)
 8007ffc:	2201      	movs	r2, #1
 8007ffe:	705a      	strb	r2, [r3, #1]

	return W25Q_OK;
 8008000:	2300      	movs	r3, #0
}
 8008002:	4618      	mov	r0, r3
 8008004:	3740      	adds	r7, #64	@ 0x40
 8008006:	46bd      	mov	sp, r7
 8008008:	bd80      	pop	{r7, pc}
 800800a:	bf00      	nop
 800800c:	200009bc 	.word	0x200009bc
 8008010:	20001050 	.word	0x20001050

08008014 <SSD1315_RegisterBusIO>:
  * @param  pObj Component object pointer.
  * @param  pIO  Component IO structure pointer.
  * @retval Component status.
  */
int32_t SSD1315_RegisterBusIO(SSD1315_Object_t *pObj, SSD1315_IO_t *pIO)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b084      	sub	sp, #16
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
 800801c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if(pObj == NULL)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	2b00      	cmp	r3, #0
 8008022:	d103      	bne.n	800802c <SSD1315_RegisterBusIO+0x18>
  {
    ret = SSD1315_ERROR;
 8008024:	f04f 33ff 	mov.w	r3, #4294967295
 8008028:	60fb      	str	r3, [r7, #12]
 800802a:	e01c      	b.n	8008066 <SSD1315_RegisterBusIO+0x52>
  }
  else
  {
    pObj->IO.Init           = pIO->Init;
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	681a      	ldr	r2, [r3, #0]
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit         = pIO->DeInit;
 8008034:	683b      	ldr	r3, [r7, #0]
 8008036:	685a      	ldr	r2, [r3, #4]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	605a      	str	r2, [r3, #4]
    pObj->IO.WriteReg       = pIO->WriteReg;
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	689a      	ldr	r2, [r3, #8]
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	609a      	str	r2, [r3, #8]
    pObj->IO.ReadReg        = pIO->ReadReg;
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	68da      	ldr	r2, [r3, #12]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	60da      	str	r2, [r3, #12]
    pObj->IO.GetTick        = pIO->GetTick;
 800804c:	683b      	ldr	r3, [r7, #0]
 800804e:	691a      	ldr	r2, [r3, #16]
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	611a      	str	r2, [r3, #16]

    pObj->Ctx.ReadReg       = SSD1315_ReadRegWrap;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	4a0c      	ldr	r2, [pc, #48]	@ (8008088 <SSD1315_RegisterBusIO+0x74>)
 8008058:	619a      	str	r2, [r3, #24]
    pObj->Ctx.WriteReg      = SSD1315_WriteRegWrap;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	4a0b      	ldr	r2, [pc, #44]	@ (800808c <SSD1315_RegisterBusIO+0x78>)
 800805e:	615a      	str	r2, [r3, #20]
    pObj->Ctx.handle    = pObj;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	687a      	ldr	r2, [r7, #4]
 8008064:	61da      	str	r2, [r3, #28]
  }

  if (pObj->IO.Init != NULL)
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d004      	beq.n	8008078 <SSD1315_RegisterBusIO+0x64>
  {
      ret = pObj->IO.Init();
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	4798      	blx	r3
 8008074:	60f8      	str	r0, [r7, #12]
 8008076:	e002      	b.n	800807e <SSD1315_RegisterBusIO+0x6a>
  }
  else
  {
     ret = SSD1315_ERROR;
 8008078:	f04f 33ff 	mov.w	r3, #4294967295
 800807c:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800807e:	68fb      	ldr	r3, [r7, #12]
}
 8008080:	4618      	mov	r0, r3
 8008082:	3710      	adds	r7, #16
 8008084:	46bd      	mov	sp, r7
 8008086:	bd80      	pop	{r7, pc}
 8008088:	08008f19 	.word	0x08008f19
 800808c:	08008f47 	.word	0x08008f47

08008090 <SSD1315_Init>:
  * @param  ColorCoding RGB mode.
  * @param  Orientation Display orientation.
  * @retval Component status.
  */
int32_t SSD1315_Init(SSD1315_Object_t *pObj, uint32_t ColorCoding, uint32_t Orientation)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b086      	sub	sp, #24
 8008094:	af00      	add	r7, sp, #0
 8008096:	60f8      	str	r0, [r7, #12]
 8008098:	60b9      	str	r1, [r7, #8]
 800809a:	607a      	str	r2, [r7, #4]
  int32_t ret = SSD1315_OK;
 800809c:	2300      	movs	r3, #0
 800809e:	617b      	str	r3, [r7, #20]
  uint8_t data;

  if((pObj == NULL) || (Orientation > SSD1315_ORIENTATION_LANDSCAPE))
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d002      	beq.n	80080ac <SSD1315_Init+0x1c>
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d003      	beq.n	80080b4 <SSD1315_Init+0x24>
  {
    ret = SSD1315_ERROR;
 80080ac:	f04f 33ff 	mov.w	r3, #4294967295
 80080b0:	617b      	str	r3, [r7, #20]
 80080b2:	e0ab      	b.n	800820c <SSD1315_Init+0x17c>
  }
  else
  {
    if (pObj->IsInitialized == 0)
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	f040 80a3 	bne.w	8008206 <SSD1315_Init+0x176>
    {
      pObj->IsInitialized = 1;
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	2201      	movs	r2, #1
 80080c4:	f883 2020 	strb.w	r2, [r3, #32]
	  pObj->Orientation = Orientation;
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	687a      	ldr	r2, [r7, #4]
 80080cc:	625a      	str	r2, [r3, #36]	@ 0x24
      (void)SSD1315_IO_Delay(pObj, 100);
 80080ce:	2164      	movs	r1, #100	@ 0x64
 80080d0:	68f8      	ldr	r0, [r7, #12]
 80080d2:	f000 ff6b 	bl	8008fac <SSD1315_IO_Delay>
      /* Driving ability setting */
      data = SSD1315_READWRITE_CMD;
 80080d6:	2380      	movs	r3, #128	@ 0x80
 80080d8:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	f103 0014 	add.w	r0, r3, #20
 80080e0:	f107 0213 	add.w	r2, r7, #19
 80080e4:	2301      	movs	r3, #1
 80080e6:	2101      	movs	r1, #1
 80080e8:	f000 ff7a 	bl	8008fe0 <ssd1315_write_reg>
 80080ec:	4602      	mov	r2, r0
 80080ee:	697b      	ldr	r3, [r7, #20]
 80080f0:	4413      	add	r3, r2
 80080f2:	617b      	str	r3, [r7, #20]
      data = SSD1315_CHARGE_PUMP_SETTING;
 80080f4:	238d      	movs	r3, #141	@ 0x8d
 80080f6:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	f103 0014 	add.w	r0, r3, #20
 80080fe:	f107 0213 	add.w	r2, r7, #19
 8008102:	2301      	movs	r3, #1
 8008104:	2101      	movs	r1, #1
 8008106:	f000 ff6b 	bl	8008fe0 <ssd1315_write_reg>
 800810a:	4602      	mov	r2, r0
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	4413      	add	r3, r2
 8008110:	617b      	str	r3, [r7, #20]
      data = SSD1315_HIGHER_COLUMN_START_ADRESS_5;
 8008112:	2314      	movs	r3, #20
 8008114:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	f103 0014 	add.w	r0, r3, #20
 800811c:	f107 0213 	add.w	r2, r7, #19
 8008120:	2301      	movs	r3, #1
 8008122:	2101      	movs	r1, #1
 8008124:	f000 ff5c 	bl	8008fe0 <ssd1315_write_reg>
 8008128:	4602      	mov	r2, r0
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	4413      	add	r3, r2
 800812e:	617b      	str	r3, [r7, #20]
      data = SSD1315_MEMORY_ADRESS_MODE;
 8008130:	2320      	movs	r3, #32
 8008132:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	f103 0014 	add.w	r0, r3, #20
 800813a:	f107 0213 	add.w	r2, r7, #19
 800813e:	2301      	movs	r3, #1
 8008140:	2101      	movs	r1, #1
 8008142:	f000 ff4d 	bl	8008fe0 <ssd1315_write_reg>
 8008146:	4602      	mov	r2, r0
 8008148:	697b      	ldr	r3, [r7, #20]
 800814a:	4413      	add	r3, r2
 800814c:	617b      	str	r3, [r7, #20]
      data = SSD1315_LOWER_COLUMN_START_ADRESS;
 800814e:	2300      	movs	r3, #0
 8008150:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	f103 0014 	add.w	r0, r3, #20
 8008158:	f107 0213 	add.w	r2, r7, #19
 800815c:	2301      	movs	r3, #1
 800815e:	2101      	movs	r1, #1
 8008160:	f000 ff3e 	bl	8008fe0 <ssd1315_write_reg>
 8008164:	4602      	mov	r2, r0
 8008166:	697b      	ldr	r3, [r7, #20]
 8008168:	4413      	add	r3, r2
 800816a:	617b      	str	r3, [r7, #20]
      data = SSD1315_DISPLAY_START_LINE_1;
 800816c:	2340      	movs	r3, #64	@ 0x40
 800816e:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	f103 0014 	add.w	r0, r3, #20
 8008176:	f107 0213 	add.w	r2, r7, #19
 800817a:	2301      	movs	r3, #1
 800817c:	2101      	movs	r1, #1
 800817e:	f000 ff2f 	bl	8008fe0 <ssd1315_write_reg>
 8008182:	4602      	mov	r2, r0
 8008184:	697b      	ldr	r3, [r7, #20]
 8008186:	4413      	add	r3, r2
 8008188:	617b      	str	r3, [r7, #20]
      data = SSD1315_REMAPPED_MODE;
 800818a:	23c8      	movs	r3, #200	@ 0xc8
 800818c:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	f103 0014 	add.w	r0, r3, #20
 8008194:	f107 0213 	add.w	r2, r7, #19
 8008198:	2301      	movs	r3, #1
 800819a:	2101      	movs	r1, #1
 800819c:	f000 ff20 	bl	8008fe0 <ssd1315_write_reg>
 80081a0:	4602      	mov	r2, r0
 80081a2:	697b      	ldr	r3, [r7, #20]
 80081a4:	4413      	add	r3, r2
 80081a6:	617b      	str	r3, [r7, #20]
      data = SSD1315_CONTRAST_CONTROL;
 80081a8:	23a1      	movs	r3, #161	@ 0xa1
 80081aa:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	f103 0014 	add.w	r0, r3, #20
 80081b2:	f107 0213 	add.w	r2, r7, #19
 80081b6:	2301      	movs	r3, #1
 80081b8:	2101      	movs	r1, #1
 80081ba:	f000 ff11 	bl	8008fe0 <ssd1315_write_reg>
 80081be:	4602      	mov	r2, r0
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	4413      	add	r3, r2
 80081c4:	617b      	str	r3, [r7, #20]
      data = SSD1315_DISPLAY_ON;
 80081c6:	23af      	movs	r3, #175	@ 0xaf
 80081c8:	74fb      	strb	r3, [r7, #19]
      ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	f103 0014 	add.w	r0, r3, #20
 80081d0:	f107 0213 	add.w	r2, r7, #19
 80081d4:	2301      	movs	r3, #1
 80081d6:	2101      	movs	r1, #1
 80081d8:	f000 ff02 	bl	8008fe0 <ssd1315_write_reg>
 80081dc:	4602      	mov	r2, r0
 80081de:	697b      	ldr	r3, [r7, #20]
 80081e0:	4413      	add	r3, r2
 80081e2:	617b      	str	r3, [r7, #20]
      ssd1315_Clear(SSD1315_COLOR_BLACK); 
 80081e4:	2000      	movs	r0, #0
 80081e6:	f000 fec5 	bl	8008f74 <ssd1315_Clear>
      ret += ssd1315_write_reg(&pObj->Ctx, 1, PhysFrameBuffer,  SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	f103 0014 	add.w	r0, r3, #20
 80081f0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80081f4:	4a0b      	ldr	r2, [pc, #44]	@ (8008224 <SSD1315_Init+0x194>)
 80081f6:	2101      	movs	r1, #1
 80081f8:	f000 fef2 	bl	8008fe0 <ssd1315_write_reg>
 80081fc:	4602      	mov	r2, r0
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	4413      	add	r3, r2
 8008202:	617b      	str	r3, [r7, #20]
 8008204:	e002      	b.n	800820c <SSD1315_Init+0x17c>
    }
    else
    {
      ret = SSD1315_ERROR;
 8008206:	f04f 33ff 	mov.w	r3, #4294967295
 800820a:	617b      	str	r3, [r7, #20]
    }
  }
  if(ret != SSD1315_OK)
 800820c:	697b      	ldr	r3, [r7, #20]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d002      	beq.n	8008218 <SSD1315_Init+0x188>
  {
    ret = SSD1315_ERROR;
 8008212:	f04f 33ff 	mov.w	r3, #4294967295
 8008216:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8008218:	697b      	ldr	r3, [r7, #20]
}
 800821a:	4618      	mov	r0, r3
 800821c:	3718      	adds	r7, #24
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}
 8008222:	bf00      	nop
 8008224:	20001060 	.word	0x20001060

08008228 <SSD1315_DeInit>:
  * @brief  De-Initialize the ssd1315 LCD Component.
  * @param  pObj Component object.
  * @retval Component status.
  */
int32_t SSD1315_DeInit(SSD1315_Object_t *pObj)
{
 8008228:	b580      	push	{r7, lr}
 800822a:	b084      	sub	sp, #16
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 8008230:	2300      	movs	r3, #0
 8008232:	60fb      	str	r3, [r7, #12]

  if(pObj->IsInitialized != 0U)
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	f893 3020 	ldrb.w	r3, [r3, #32]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d00a      	beq.n	8008254 <SSD1315_DeInit+0x2c>
  {
    ret += SSD1315_DisplayOff(pObj);
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f000 f85e 	bl	8008300 <SSD1315_DisplayOff>
 8008244:	4602      	mov	r2, r0
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	4413      	add	r3, r2
 800824a:	60fb      	str	r3, [r7, #12]

    pObj->IsInitialized = 0;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	2200      	movs	r2, #0
 8008250:	f883 2020 	strb.w	r2, [r3, #32]
  }

  if(ret != SSD1315_OK)
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d002      	beq.n	8008260 <SSD1315_DeInit+0x38>
  {
    ret = SSD1315_ERROR;
 800825a:	f04f 33ff 	mov.w	r3, #4294967295
 800825e:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8008260:	68fb      	ldr	r3, [r7, #12]
}
 8008262:	4618      	mov	r0, r3
 8008264:	3710      	adds	r7, #16
 8008266:	46bd      	mov	sp, r7
 8008268:	bd80      	pop	{r7, pc}

0800826a <SSD1315_ReadID>:
  * @param  pObj Component object.
  * @param  Id Component ID.
  * @retval The component status.
  */
int32_t SSD1315_ReadID(SSD1315_Object_t *pObj, uint32_t *Id)
{
 800826a:	b480      	push	{r7}
 800826c:	b083      	sub	sp, #12
 800826e:	af00      	add	r7, sp, #0
 8008270:	6078      	str	r0, [r7, #4]
 8008272:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Id;
  return SSD1315_ERROR;
 8008274:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008278:	4618      	mov	r0, r3
 800827a:	370c      	adds	r7, #12
 800827c:	46bd      	mov	sp, r7
 800827e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008282:	4770      	bx	lr

08008284 <SSD1315_DisplayOn>:
  * @brief  Enables the Display.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_DisplayOn(SSD1315_Object_t *pObj)
{
 8008284:	b580      	push	{r7, lr}
 8008286:	b084      	sub	sp, #16
 8008288:	af00      	add	r7, sp, #0
 800828a:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 800828c:	2300      	movs	r3, #0
 800828e:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  data = SSD1315_CHARGE_PUMP_SETTING;
 8008290:	238d      	movs	r3, #141	@ 0x8d
 8008292:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	f103 0014 	add.w	r0, r3, #20
 800829a:	f107 020b 	add.w	r2, r7, #11
 800829e:	2301      	movs	r3, #1
 80082a0:	2101      	movs	r1, #1
 80082a2:	f000 fe9d 	bl	8008fe0 <ssd1315_write_reg>
 80082a6:	4602      	mov	r2, r0
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	4413      	add	r3, r2
 80082ac:	60fb      	str	r3, [r7, #12]
  data = SSD1315_HIGHER_COLUMN_START_ADRESS_5;
 80082ae:	2314      	movs	r3, #20
 80082b0:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	f103 0014 	add.w	r0, r3, #20
 80082b8:	f107 020b 	add.w	r2, r7, #11
 80082bc:	2301      	movs	r3, #1
 80082be:	2101      	movs	r1, #1
 80082c0:	f000 fe8e 	bl	8008fe0 <ssd1315_write_reg>
 80082c4:	4602      	mov	r2, r0
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	4413      	add	r3, r2
 80082ca:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_ON;
 80082cc:	23af      	movs	r3, #175	@ 0xaf
 80082ce:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	f103 0014 	add.w	r0, r3, #20
 80082d6:	f107 020b 	add.w	r2, r7, #11
 80082da:	2301      	movs	r3, #1
 80082dc:	2101      	movs	r1, #1
 80082de:	f000 fe7f 	bl	8008fe0 <ssd1315_write_reg>
 80082e2:	4602      	mov	r2, r0
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	4413      	add	r3, r2
 80082e8:	60fb      	str	r3, [r7, #12]
  
  if (ret != SSD1315_OK)
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	2b00      	cmp	r3, #0
 80082ee:	d002      	beq.n	80082f6 <SSD1315_DisplayOn+0x72>
  {
    ret = SSD1315_ERROR;
 80082f0:	f04f 33ff 	mov.w	r3, #4294967295
 80082f4:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 80082f6:	68fb      	ldr	r3, [r7, #12]
}
 80082f8:	4618      	mov	r0, r3
 80082fa:	3710      	adds	r7, #16
 80082fc:	46bd      	mov	sp, r7
 80082fe:	bd80      	pop	{r7, pc}

08008300 <SSD1315_DisplayOff>:
  * @brief  Disables the Display.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_DisplayOff(SSD1315_Object_t *pObj)
{
 8008300:	b580      	push	{r7, lr}
 8008302:	b084      	sub	sp, #16
 8008304:	af00      	add	r7, sp, #0
 8008306:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 8008308:	2300      	movs	r3, #0
 800830a:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  
  data = SSD1315_CHARGE_PUMP_SETTING;
 800830c:	238d      	movs	r3, #141	@ 0x8d
 800830e:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	f103 0014 	add.w	r0, r3, #20
 8008316:	f107 020b 	add.w	r2, r7, #11
 800831a:	2301      	movs	r3, #1
 800831c:	2101      	movs	r1, #1
 800831e:	f000 fe5f 	bl	8008fe0 <ssd1315_write_reg>
 8008322:	4602      	mov	r2, r0
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	4413      	add	r3, r2
 8008328:	60fb      	str	r3, [r7, #12]
  data = SSD1315_HIGHER_COLUMN_START_ADRESS_1;
 800832a:	2310      	movs	r3, #16
 800832c:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	f103 0014 	add.w	r0, r3, #20
 8008334:	f107 020b 	add.w	r2, r7, #11
 8008338:	2301      	movs	r3, #1
 800833a:	2101      	movs	r1, #1
 800833c:	f000 fe50 	bl	8008fe0 <ssd1315_write_reg>
 8008340:	4602      	mov	r2, r0
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	4413      	add	r3, r2
 8008346:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_OFF;
 8008348:	23ae      	movs	r3, #174	@ 0xae
 800834a:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f103 0014 	add.w	r0, r3, #20
 8008352:	f107 020b 	add.w	r2, r7, #11
 8008356:	2301      	movs	r3, #1
 8008358:	2101      	movs	r1, #1
 800835a:	f000 fe41 	bl	8008fe0 <ssd1315_write_reg>
 800835e:	4602      	mov	r2, r0
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	4413      	add	r3, r2
 8008364:	60fb      	str	r3, [r7, #12]
  
  if (ret != SSD1315_OK)
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d002      	beq.n	8008372 <SSD1315_DisplayOff+0x72>
  {
    ret = SSD1315_ERROR;
 800836c:	f04f 33ff 	mov.w	r3, #4294967295
 8008370:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8008372:	68fb      	ldr	r3, [r7, #12]
}
 8008374:	4618      	mov	r0, r3
 8008376:	3710      	adds	r7, #16
 8008378:	46bd      	mov	sp, r7
 800837a:	bd80      	pop	{r7, pc}

0800837c <SSD1315_SetBrightness>:
  * @param  pObj Component object.
  * @param  Brightness display brightness to be set.
  * @retval Component status.
  */
int32_t SSD1315_SetBrightness(SSD1315_Object_t *pObj, uint32_t Brightness)
{
 800837c:	b480      	push	{r7}
 800837e:	b083      	sub	sp, #12
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Brightness;
  return SSD1315_ERROR;
 8008386:	f04f 33ff 	mov.w	r3, #4294967295
}
 800838a:	4618      	mov	r0, r3
 800838c:	370c      	adds	r7, #12
 800838e:	46bd      	mov	sp, r7
 8008390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008394:	4770      	bx	lr

08008396 <SSD1315_GetBrightness>:
  * @param  pObj Component object.
  * @param  Brightness display brightness to be returned.
  * @retval Component status.
  */
int32_t SSD1315_GetBrightness(SSD1315_Object_t *pObj, uint32_t *Brightness)
{
 8008396:	b480      	push	{r7}
 8008398:	b083      	sub	sp, #12
 800839a:	af00      	add	r7, sp, #0
 800839c:	6078      	str	r0, [r7, #4]
 800839e:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Brightness;
  return SSD1315_ERROR;
 80083a0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80083a4:	4618      	mov	r0, r3
 80083a6:	370c      	adds	r7, #12
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr

080083b0 <SSD1315_SetOrientation>:
  * @param  pObj Component object.
  * @param  Orientation SSSD1315_ORIENTATION_LANDSCAPE.
  * @retval The component status.
  */
int32_t SSD1315_SetOrientation(SSD1315_Object_t *pObj, uint32_t Orientation)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b083      	sub	sp, #12
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	6078      	str	r0, [r7, #4]
 80083b8:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Orientation;
  return SSD1315_ERROR;
 80083ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80083be:	4618      	mov	r0, r3
 80083c0:	370c      	adds	r7, #12
 80083c2:	46bd      	mov	sp, r7
 80083c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083c8:	4770      	bx	lr

080083ca <SSD1315_GetOrientation>:
  * @param  pObj Component object.
  * @param  Orientation SSD1315_ORIENTATION_LANDSCAPE.
  * @retval The component status.
  */
int32_t SSD1315_GetOrientation(SSD1315_Object_t *pObj, uint32_t *Orientation)
{
 80083ca:	b480      	push	{r7}
 80083cc:	b083      	sub	sp, #12
 80083ce:	af00      	add	r7, sp, #0
 80083d0:	6078      	str	r0, [r7, #4]
 80083d2:	6039      	str	r1, [r7, #0]
  /* Feature not supported */
  (void)pObj;
  (void)Orientation;
  return SSD1315_ERROR;
 80083d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80083d8:	4618      	mov	r0, r3
 80083da:	370c      	adds	r7, #12
 80083dc:	46bd      	mov	sp, r7
 80083de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e2:	4770      	bx	lr

080083e4 <SSD1315_SetCursor>:
  * @param  Xpos specifies the X position.
  * @param  Ypos specifies the Y position.
  * @retval The component status.
  */
int32_t SSD1315_SetCursor(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos)
{
 80083e4:	b480      	push	{r7}
 80083e6:	b085      	sub	sp, #20
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	60f8      	str	r0, [r7, #12]
 80083ec:	60b9      	str	r1, [r7, #8]
 80083ee:	607a      	str	r2, [r7, #4]
 /* Feature not supported */
 (void)pObj;
 (void)Xpos;
 (void)Ypos;
 return SSD1315_ERROR;
 80083f0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80083f4:	4618      	mov	r0, r3
 80083f6:	3714      	adds	r7, #20
 80083f8:	46bd      	mov	sp, r7
 80083fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fe:	4770      	bx	lr

08008400 <SSD1315_Refresh>:
  * @param  pObj Component object.
  * @retval The component status.
  */

int32_t SSD1315_Refresh(SSD1315_Object_t *pObj)
{
 8008400:	b580      	push	{r7, lr}
 8008402:	b084      	sub	sp, #16
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK; 
 8008408:	2300      	movs	r3, #0
 800840a:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  data = SSD1315_DISPLAY_START_LINE_1;
 800840c:	2340      	movs	r3, #64	@ 0x40
 800840e:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	f103 0014 	add.w	r0, r3, #20
 8008416:	f107 020b 	add.w	r2, r7, #11
 800841a:	2301      	movs	r3, #1
 800841c:	2101      	movs	r1, #1
 800841e:	f000 fddf 	bl	8008fe0 <ssd1315_write_reg>
 8008422:	4602      	mov	r2, r0
 8008424:	68fb      	ldr	r3, [r7, #12]
 8008426:	4413      	add	r3, r2
 8008428:	60fb      	str	r3, [r7, #12]
  data = SSD1315_SET_COLUMN_ADRESS;
 800842a:	2321      	movs	r3, #33	@ 0x21
 800842c:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f103 0014 	add.w	r0, r3, #20
 8008434:	f107 020b 	add.w	r2, r7, #11
 8008438:	2301      	movs	r3, #1
 800843a:	2101      	movs	r1, #1
 800843c:	f000 fdd0 	bl	8008fe0 <ssd1315_write_reg>
 8008440:	4602      	mov	r2, r0
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	4413      	add	r3, r2
 8008446:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 8008448:	2300      	movs	r3, #0
 800844a:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	f103 0014 	add.w	r0, r3, #20
 8008452:	f107 020b 	add.w	r2, r7, #11
 8008456:	2301      	movs	r3, #1
 8008458:	2101      	movs	r1, #1
 800845a:	f000 fdc1 	bl	8008fe0 <ssd1315_write_reg>
 800845e:	4602      	mov	r2, r0
 8008460:	68fb      	ldr	r3, [r7, #12]
 8008462:	4413      	add	r3, r2
 8008464:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_START_LINE_64;
 8008466:	237f      	movs	r3, #127	@ 0x7f
 8008468:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	f103 0014 	add.w	r0, r3, #20
 8008470:	f107 020b 	add.w	r2, r7, #11
 8008474:	2301      	movs	r3, #1
 8008476:	2101      	movs	r1, #1
 8008478:	f000 fdb2 	bl	8008fe0 <ssd1315_write_reg>
 800847c:	4602      	mov	r2, r0
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	4413      	add	r3, r2
 8008482:	60fb      	str	r3, [r7, #12]
  data = SSD1315_SET_PAGE_ADRESS;
 8008484:	2322      	movs	r3, #34	@ 0x22
 8008486:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	f103 0014 	add.w	r0, r3, #20
 800848e:	f107 020b 	add.w	r2, r7, #11
 8008492:	2301      	movs	r3, #1
 8008494:	2101      	movs	r1, #1
 8008496:	f000 fda3 	bl	8008fe0 <ssd1315_write_reg>
 800849a:	4602      	mov	r2, r0
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	4413      	add	r3, r2
 80084a0:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 80084a2:	2300      	movs	r3, #0
 80084a4:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	f103 0014 	add.w	r0, r3, #20
 80084ac:	f107 020b 	add.w	r2, r7, #11
 80084b0:	2301      	movs	r3, #1
 80084b2:	2101      	movs	r1, #1
 80084b4:	f000 fd94 	bl	8008fe0 <ssd1315_write_reg>
 80084b8:	4602      	mov	r2, r0
 80084ba:	68fb      	ldr	r3, [r7, #12]
 80084bc:	4413      	add	r3, r2
 80084be:	60fb      	str	r3, [r7, #12]
  data = SSD1315_LOWER_COLUMN_START_ADRESS_15;
 80084c0:	230f      	movs	r3, #15
 80084c2:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,&data, 1);
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f103 0014 	add.w	r0, r3, #20
 80084ca:	f107 020b 	add.w	r2, r7, #11
 80084ce:	2301      	movs	r3, #1
 80084d0:	2101      	movs	r1, #1
 80084d2:	f000 fd85 	bl	8008fe0 <ssd1315_write_reg>
 80084d6:	4602      	mov	r2, r0
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	4413      	add	r3, r2
 80084dc:	60fb      	str	r3, [r7, #12]
  ret += ssd1315_write_reg(&pObj->Ctx, 1,PhysFrameBuffer, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	f103 0014 	add.w	r0, r3, #20
 80084e4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80084e8:	4a09      	ldr	r2, [pc, #36]	@ (8008510 <SSD1315_Refresh+0x110>)
 80084ea:	2101      	movs	r1, #1
 80084ec:	f000 fd78 	bl	8008fe0 <ssd1315_write_reg>
 80084f0:	4602      	mov	r2, r0
 80084f2:	68fb      	ldr	r3, [r7, #12]
 80084f4:	4413      	add	r3, r2
 80084f6:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d002      	beq.n	8008504 <SSD1315_Refresh+0x104>
  {
    ret = SSD1315_ERROR;
 80084fe:	f04f 33ff 	mov.w	r3, #4294967295
 8008502:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8008504:	68fb      	ldr	r3, [r7, #12]
}
 8008506:	4618      	mov	r0, r3
 8008508:	3710      	adds	r7, #16
 800850a:	46bd      	mov	sp, r7
 800850c:	bd80      	pop	{r7, pc}
 800850e:	bf00      	nop
 8008510:	20001060 	.word	0x20001060

08008514 <SSD1315_DrawBitmap>:
  * @param  pBmp Bmp picture address.
  * @retval The component status.
  */

int32_t SSD1315_DrawBitmap(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 8008514:	b580      	push	{r7, lr}
 8008516:	b08e      	sub	sp, #56	@ 0x38
 8008518:	af00      	add	r7, sp, #0
 800851a:	60f8      	str	r0, [r7, #12]
 800851c:	60b9      	str	r1, [r7, #8]
 800851e:	607a      	str	r2, [r7, #4]
 8008520:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8008522:	2300      	movs	r3, #0
 8008524:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t index = 0, size = 0;
 8008526:	2300      	movs	r3, #0
 8008528:	62bb      	str	r3, [r7, #40]	@ 0x28
 800852a:	2300      	movs	r3, #0
 800852c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t height = 0, width  = 0;
 800852e:	2300      	movs	r3, #0
 8008530:	623b      	str	r3, [r7, #32]
 8008532:	2300      	movs	r3, #0
 8008534:	61fb      	str	r3, [r7, #28]
  uint32_t x = 0, y  = 0, y0 = 0;
 8008536:	2300      	movs	r3, #0
 8008538:	61bb      	str	r3, [r7, #24]
 800853a:	2300      	movs	r3, #0
 800853c:	617b      	str	r3, [r7, #20]
 800853e:	2300      	movs	r3, #0
 8008540:	613b      	str	r3, [r7, #16]
  uint32_t XposBMP = 0, YposBMP  = 0;
 8008542:	2300      	movs	r3, #0
 8008544:	633b      	str	r3, [r7, #48]	@ 0x30
 8008546:	2300      	movs	r3, #0
 8008548:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Read bitmap size */
  size = pBmp[2] + (pBmp[3] << 8) + (pBmp[4] << 16)  + (pBmp[5] << 24);
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	3302      	adds	r3, #2
 800854e:	781b      	ldrb	r3, [r3, #0]
 8008550:	461a      	mov	r2, r3
 8008552:	683b      	ldr	r3, [r7, #0]
 8008554:	3303      	adds	r3, #3
 8008556:	781b      	ldrb	r3, [r3, #0]
 8008558:	021b      	lsls	r3, r3, #8
 800855a:	441a      	add	r2, r3
 800855c:	683b      	ldr	r3, [r7, #0]
 800855e:	3304      	adds	r3, #4
 8008560:	781b      	ldrb	r3, [r3, #0]
 8008562:	041b      	lsls	r3, r3, #16
 8008564:	441a      	add	r2, r3
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	3305      	adds	r3, #5
 800856a:	781b      	ldrb	r3, [r3, #0]
 800856c:	061b      	lsls	r3, r3, #24
 800856e:	4413      	add	r3, r2
 8008570:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Get bitmap data address offset */
  index = pBmp[10] + (pBmp[11] << 8) + (pBmp[12] << 16)  + (pBmp[13] << 24);
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	330a      	adds	r3, #10
 8008576:	781b      	ldrb	r3, [r3, #0]
 8008578:	461a      	mov	r2, r3
 800857a:	683b      	ldr	r3, [r7, #0]
 800857c:	330b      	adds	r3, #11
 800857e:	781b      	ldrb	r3, [r3, #0]
 8008580:	021b      	lsls	r3, r3, #8
 8008582:	441a      	add	r2, r3
 8008584:	683b      	ldr	r3, [r7, #0]
 8008586:	330c      	adds	r3, #12
 8008588:	781b      	ldrb	r3, [r3, #0]
 800858a:	041b      	lsls	r3, r3, #16
 800858c:	441a      	add	r2, r3
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	330d      	adds	r3, #13
 8008592:	781b      	ldrb	r3, [r3, #0]
 8008594:	061b      	lsls	r3, r3, #24
 8008596:	4413      	add	r3, r2
 8008598:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Read bitmap width */
  width = pBmp[18] + (pBmp[19] << 8) + (pBmp[20] << 16)  + (pBmp[21] << 24);
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	3312      	adds	r3, #18
 800859e:	781b      	ldrb	r3, [r3, #0]
 80085a0:	461a      	mov	r2, r3
 80085a2:	683b      	ldr	r3, [r7, #0]
 80085a4:	3313      	adds	r3, #19
 80085a6:	781b      	ldrb	r3, [r3, #0]
 80085a8:	021b      	lsls	r3, r3, #8
 80085aa:	441a      	add	r2, r3
 80085ac:	683b      	ldr	r3, [r7, #0]
 80085ae:	3314      	adds	r3, #20
 80085b0:	781b      	ldrb	r3, [r3, #0]
 80085b2:	041b      	lsls	r3, r3, #16
 80085b4:	441a      	add	r2, r3
 80085b6:	683b      	ldr	r3, [r7, #0]
 80085b8:	3315      	adds	r3, #21
 80085ba:	781b      	ldrb	r3, [r3, #0]
 80085bc:	061b      	lsls	r3, r3, #24
 80085be:	4413      	add	r3, r2
 80085c0:	61fb      	str	r3, [r7, #28]

  /* Read bitmap height */
  height = pBmp[22] + (pBmp[23] << 8) + (pBmp[24] << 16)  + (pBmp[25] << 24);
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	3316      	adds	r3, #22
 80085c6:	781b      	ldrb	r3, [r3, #0]
 80085c8:	461a      	mov	r2, r3
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	3317      	adds	r3, #23
 80085ce:	781b      	ldrb	r3, [r3, #0]
 80085d0:	021b      	lsls	r3, r3, #8
 80085d2:	441a      	add	r2, r3
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	3318      	adds	r3, #24
 80085d8:	781b      	ldrb	r3, [r3, #0]
 80085da:	041b      	lsls	r3, r3, #16
 80085dc:	441a      	add	r2, r3
 80085de:	683b      	ldr	r3, [r7, #0]
 80085e0:	3319      	adds	r3, #25
 80085e2:	781b      	ldrb	r3, [r3, #0]
 80085e4:	061b      	lsls	r3, r3, #24
 80085e6:	4413      	add	r3, r2
 80085e8:	623b      	str	r3, [r7, #32]

  /* Size conversion */
  size = (size - index)/2;
 80085ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80085ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085ee:	1ad3      	subs	r3, r2, r3
 80085f0:	085b      	lsrs	r3, r3, #1
 80085f2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Apply offset to bypass header */
  pBmp += index;
 80085f4:	683a      	ldr	r2, [r7, #0]
 80085f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80085f8:	4413      	add	r3, r2
 80085fa:	603b      	str	r3, [r7, #0]

  /* if bitmap cover whole screen */
  if((Xpos == 0) && (Xpos == 0) & (size == (SSD1315_LCD_PIXEL_WIDTH * SSD1315_LCD_PIXEL_HEIGHT/8)))
 80085fc:	68bb      	ldr	r3, [r7, #8]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d116      	bne.n	8008630 <SSD1315_DrawBitmap+0x11c>
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	2b00      	cmp	r3, #0
 8008606:	bf0c      	ite	eq
 8008608:	2301      	moveq	r3, #1
 800860a:	2300      	movne	r3, #0
 800860c:	b2da      	uxtb	r2, r3
 800860e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008610:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008614:	bf0c      	ite	eq
 8008616:	2301      	moveq	r3, #1
 8008618:	2300      	movne	r3, #0
 800861a:	b2db      	uxtb	r3, r3
 800861c:	4013      	ands	r3, r2
 800861e:	b2db      	uxtb	r3, r3
 8008620:	2b00      	cmp	r3, #0
 8008622:	d005      	beq.n	8008630 <SSD1315_DrawBitmap+0x11c>
  {
    memcpy(PhysFrameBuffer, pBmp, size);
 8008624:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008626:	6839      	ldr	r1, [r7, #0]
 8008628:	4843      	ldr	r0, [pc, #268]	@ (8008738 <SSD1315_DrawBitmap+0x224>)
 800862a:	f00b f98a 	bl	8013942 <memcpy>
 800862e:	e078      	b.n	8008722 <SSD1315_DrawBitmap+0x20e>
  }
  else
  {
    x=Xpos+width;
 8008630:	68ba      	ldr	r2, [r7, #8]
 8008632:	69fb      	ldr	r3, [r7, #28]
 8008634:	4413      	add	r3, r2
 8008636:	61bb      	str	r3, [r7, #24]
    y=Ypos+height;
 8008638:	687a      	ldr	r2, [r7, #4]
 800863a:	6a3b      	ldr	r3, [r7, #32]
 800863c:	4413      	add	r3, r2
 800863e:	617b      	str	r3, [r7, #20]
    y0 = Ypos;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	613b      	str	r3, [r7, #16]

    for(; Xpos < x; Xpos++, XposBMP++)
 8008644:	e069      	b.n	800871a <SSD1315_DrawBitmap+0x206>
    {
      for(Ypos = y0, YposBMP = 0; Ypos < y; Ypos++, YposBMP++)
 8008646:	693b      	ldr	r3, [r7, #16]
 8008648:	607b      	str	r3, [r7, #4]
 800864a:	2300      	movs	r3, #0
 800864c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800864e:	e05a      	b.n	8008706 <SSD1315_DrawBitmap+0x1f2>
      {
        /* if bitmap and screen are aligned on a Page */
        if(((Ypos%8) == 0) && (y-Ypos >= 8) && ((YposBMP%8) == 0))
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	f003 0307 	and.w	r3, r3, #7
 8008656:	2b00      	cmp	r3, #0
 8008658:	d121      	bne.n	800869e <SSD1315_DrawBitmap+0x18a>
 800865a:	697a      	ldr	r2, [r7, #20]
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	1ad3      	subs	r3, r2, r3
 8008660:	2b07      	cmp	r3, #7
 8008662:	d91c      	bls.n	800869e <SSD1315_DrawBitmap+0x18a>
 8008664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008666:	f003 0307 	and.w	r3, r3, #7
 800866a:	2b00      	cmp	r3, #0
 800866c:	d117      	bne.n	800869e <SSD1315_DrawBitmap+0x18a>
        {
          PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] = pBmp[XposBMP+((YposBMP/8)*width)];
 800866e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008670:	08db      	lsrs	r3, r3, #3
 8008672:	69fa      	ldr	r2, [r7, #28]
 8008674:	fb03 f202 	mul.w	r2, r3, r2
 8008678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800867a:	4413      	add	r3, r2
 800867c:	683a      	ldr	r2, [r7, #0]
 800867e:	441a      	add	r2, r3
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	08db      	lsrs	r3, r3, #3
 8008684:	01d9      	lsls	r1, r3, #7
 8008686:	68bb      	ldr	r3, [r7, #8]
 8008688:	440b      	add	r3, r1
 800868a:	7811      	ldrb	r1, [r2, #0]
 800868c:	4a2a      	ldr	r2, [pc, #168]	@ (8008738 <SSD1315_DrawBitmap+0x224>)
 800868e:	54d1      	strb	r1, [r2, r3]
          Ypos+=7;
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	3307      	adds	r3, #7
 8008694:	607b      	str	r3, [r7, #4]
          YposBMP+=7;
 8008696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008698:	3307      	adds	r3, #7
 800869a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800869c:	e02d      	b.n	80086fa <SSD1315_DrawBitmap+0x1e6>
        }
        else
        {
          /* Draw bitmap pixel per pixel */
          if( (pBmp[XposBMP+((YposBMP/8)*width)]&(1<<(YposBMP%8))) != 0)
 800869e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086a0:	08db      	lsrs	r3, r3, #3
 80086a2:	69fa      	ldr	r2, [r7, #28]
 80086a4:	fb03 f202 	mul.w	r2, r3, r2
 80086a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086aa:	4413      	add	r3, r2
 80086ac:	683a      	ldr	r2, [r7, #0]
 80086ae:	4413      	add	r3, r2
 80086b0:	781b      	ldrb	r3, [r3, #0]
 80086b2:	461a      	mov	r2, r3
 80086b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80086b6:	f003 0307 	and.w	r3, r3, #7
 80086ba:	fa42 f303 	asr.w	r3, r2, r3
 80086be:	f003 0301 	and.w	r3, r3, #1
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d00c      	beq.n	80086e0 <SSD1315_DrawBitmap+0x1cc>
            {
              if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_WHITE) != SSD1315_OK)
 80086c6:	23ff      	movs	r3, #255	@ 0xff
 80086c8:	687a      	ldr	r2, [r7, #4]
 80086ca:	68b9      	ldr	r1, [r7, #8]
 80086cc:	68f8      	ldr	r0, [r7, #12]
 80086ce:	f000 fa3d 	bl	8008b4c <SSD1315_SetPixel>
 80086d2:	4603      	mov	r3, r0
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d010      	beq.n	80086fa <SSD1315_DrawBitmap+0x1e6>
              {
                ret = SSD1315_ERROR;
 80086d8:	f04f 33ff 	mov.w	r3, #4294967295
 80086dc:	637b      	str	r3, [r7, #52]	@ 0x34
                break;
 80086de:	e016      	b.n	800870e <SSD1315_DrawBitmap+0x1fa>
              }
            }
            else
            {
              if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_BLACK) != SSD1315_OK)
 80086e0:	2300      	movs	r3, #0
 80086e2:	687a      	ldr	r2, [r7, #4]
 80086e4:	68b9      	ldr	r1, [r7, #8]
 80086e6:	68f8      	ldr	r0, [r7, #12]
 80086e8:	f000 fa30 	bl	8008b4c <SSD1315_SetPixel>
 80086ec:	4603      	mov	r3, r0
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d003      	beq.n	80086fa <SSD1315_DrawBitmap+0x1e6>
                {
                  ret = SSD1315_ERROR;
 80086f2:	f04f 33ff 	mov.w	r3, #4294967295
 80086f6:	637b      	str	r3, [r7, #52]	@ 0x34
                  break;
 80086f8:	e009      	b.n	800870e <SSD1315_DrawBitmap+0x1fa>
      for(Ypos = y0, YposBMP = 0; Ypos < y; Ypos++, YposBMP++)
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	3301      	adds	r3, #1
 80086fe:	607b      	str	r3, [r7, #4]
 8008700:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008702:	3301      	adds	r3, #1
 8008704:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008706:	687a      	ldr	r2, [r7, #4]
 8008708:	697b      	ldr	r3, [r7, #20]
 800870a:	429a      	cmp	r2, r3
 800870c:	d3a0      	bcc.n	8008650 <SSD1315_DrawBitmap+0x13c>
    for(; Xpos < x; Xpos++, XposBMP++)
 800870e:	68bb      	ldr	r3, [r7, #8]
 8008710:	3301      	adds	r3, #1
 8008712:	60bb      	str	r3, [r7, #8]
 8008714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008716:	3301      	adds	r3, #1
 8008718:	633b      	str	r3, [r7, #48]	@ 0x30
 800871a:	68ba      	ldr	r2, [r7, #8]
 800871c:	69bb      	ldr	r3, [r7, #24]
 800871e:	429a      	cmp	r2, r3
 8008720:	d391      	bcc.n	8008646 <SSD1315_DrawBitmap+0x132>
            }
        }
      }
    }
  }
  if(ret != SSD1315_OK)
 8008722:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008724:	2b00      	cmp	r3, #0
 8008726:	d002      	beq.n	800872e <SSD1315_DrawBitmap+0x21a>
   {
     ret = SSD1315_ERROR;
 8008728:	f04f 33ff 	mov.w	r3, #4294967295
 800872c:	637b      	str	r3, [r7, #52]	@ 0x34
   }
  return ret;
 800872e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008730:	4618      	mov	r0, r3
 8008732:	3738      	adds	r7, #56	@ 0x38
 8008734:	46bd      	mov	sp, r7
 8008736:	bd80      	pop	{r7, pc}
 8008738:	20001060 	.word	0x20001060

0800873c <SSD1315_ShiftBitmap>:
  * @param  Yshift specifies number of pixel to shift on Y position.
  * @param  pbmp Bmp picture address in the internal Flash.
  * @retval The component status.
  */
int32_t SSD1315_ShiftBitmap(SSD1315_Object_t *pObj,uint16_t Xpos, uint16_t Ypos, int16_t Xshift, int16_t Yshift, uint8_t *pbmp)
{
 800873c:	b580      	push	{r7, lr}
 800873e:	b090      	sub	sp, #64	@ 0x40
 8008740:	af00      	add	r7, sp, #0
 8008742:	60f8      	str	r0, [r7, #12]
 8008744:	4608      	mov	r0, r1
 8008746:	4611      	mov	r1, r2
 8008748:	461a      	mov	r2, r3
 800874a:	4603      	mov	r3, r0
 800874c:	817b      	strh	r3, [r7, #10]
 800874e:	460b      	mov	r3, r1
 8008750:	813b      	strh	r3, [r7, #8]
 8008752:	4613      	mov	r3, r2
 8008754:	80fb      	strh	r3, [r7, #6]
  int32_t  ret = SSD1315_OK;
 8008756:	2300      	movs	r3, #0
 8008758:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t index = 0, size = 0;
 800875a:	2300      	movs	r3, #0
 800875c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800875e:	2300      	movs	r3, #0
 8008760:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t height = 0, width  = 0, original_width  = 0;
 8008762:	2300      	movs	r3, #0
 8008764:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008766:	2300      	movs	r3, #0
 8008768:	637b      	str	r3, [r7, #52]	@ 0x34
 800876a:	2300      	movs	r3, #0
 800876c:	623b      	str	r3, [r7, #32]
  uint32_t x = 0, y  = 0, y0 = 0;
 800876e:	2300      	movs	r3, #0
 8008770:	61fb      	str	r3, [r7, #28]
 8008772:	2300      	movs	r3, #0
 8008774:	61bb      	str	r3, [r7, #24]
 8008776:	2300      	movs	r3, #0
 8008778:	617b      	str	r3, [r7, #20]
  uint32_t XposBMP = 0, YposBMP  = 0, original_YposBMP = 0;
 800877a:	2300      	movs	r3, #0
 800877c:	633b      	str	r3, [r7, #48]	@ 0x30
 800877e:	2300      	movs	r3, #0
 8008780:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008782:	2300      	movs	r3, #0
 8008784:	613b      	str	r3, [r7, #16]
  
  /* Read bitmap size */
  size = *(volatile uint16_t *) (pbmp + 2);
 8008786:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008788:	3302      	adds	r3, #2
 800878a:	881b      	ldrh	r3, [r3, #0]
 800878c:	b29b      	uxth	r3, r3
 800878e:	627b      	str	r3, [r7, #36]	@ 0x24
  size |= (*(volatile uint16_t *) (pbmp + 4)) << 16;
 8008790:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008792:	3304      	adds	r3, #4
 8008794:	881b      	ldrh	r3, [r3, #0]
 8008796:	b29b      	uxth	r3, r3
 8008798:	041b      	lsls	r3, r3, #16
 800879a:	461a      	mov	r2, r3
 800879c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800879e:	4313      	orrs	r3, r2
 80087a0:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Get bitmap data address offset */
  index = *(volatile uint16_t *) (pbmp + 10);
 80087a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087a4:	330a      	adds	r3, #10
 80087a6:	881b      	ldrh	r3, [r3, #0]
 80087a8:	b29b      	uxth	r3, r3
 80087aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  index |= (*(volatile uint16_t *) (pbmp + 12)) << 16;
 80087ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087ae:	330c      	adds	r3, #12
 80087b0:	881b      	ldrh	r3, [r3, #0]
 80087b2:	b29b      	uxth	r3, r3
 80087b4:	041b      	lsls	r3, r3, #16
 80087b6:	461a      	mov	r2, r3
 80087b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087ba:	4313      	orrs	r3, r2
 80087bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  
  /* Read bitmap width */
  width = *(uint16_t *) (pbmp + 18);
 80087be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087c0:	3312      	adds	r3, #18
 80087c2:	881b      	ldrh	r3, [r3, #0]
 80087c4:	637b      	str	r3, [r7, #52]	@ 0x34
  width |= (*(uint16_t *) (pbmp + 20)) << 16;
 80087c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087c8:	3314      	adds	r3, #20
 80087ca:	881b      	ldrh	r3, [r3, #0]
 80087cc:	041b      	lsls	r3, r3, #16
 80087ce:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80087d0:	4313      	orrs	r3, r2
 80087d2:	637b      	str	r3, [r7, #52]	@ 0x34
  original_width = width;
 80087d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087d6:	623b      	str	r3, [r7, #32]
  if( Xshift>=0)
 80087d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	db09      	blt.n	80087f4 <SSD1315_ShiftBitmap+0xb8>
  {
    Xpos = Xpos + Xshift;
 80087e0:	88fa      	ldrh	r2, [r7, #6]
 80087e2:	897b      	ldrh	r3, [r7, #10]
 80087e4:	4413      	add	r3, r2
 80087e6:	817b      	strh	r3, [r7, #10]
    width = width - Xshift;
 80087e8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80087ec:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80087ee:	1ad3      	subs	r3, r2, r3
 80087f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80087f2:	e008      	b.n	8008806 <SSD1315_ShiftBitmap+0xca>
  }
  else
  {
    width = width + Xshift;
 80087f4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80087f8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80087fa:	4413      	add	r3, r2
 80087fc:	637b      	str	r3, [r7, #52]	@ 0x34
    XposBMP = -Xshift;
 80087fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008802:	425b      	negs	r3, r3
 8008804:	633b      	str	r3, [r7, #48]	@ 0x30
  }
  
  /* Read bitmap height */
  height = *(uint16_t *) (pbmp + 22);
 8008806:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008808:	3316      	adds	r3, #22
 800880a:	881b      	ldrh	r3, [r3, #0]
 800880c:	63bb      	str	r3, [r7, #56]	@ 0x38
  height |= (*(uint16_t *) (pbmp + 24)) << 16;
 800880e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008810:	3318      	adds	r3, #24
 8008812:	881b      	ldrh	r3, [r3, #0]
 8008814:	041b      	lsls	r3, r3, #16
 8008816:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008818:	4313      	orrs	r3, r2
 800881a:	63bb      	str	r3, [r7, #56]	@ 0x38
  if( Yshift>=0)
 800881c:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 8008820:	2b00      	cmp	r3, #0
 8008822:	db0a      	blt.n	800883a <SSD1315_ShiftBitmap+0xfe>
  {
    height = height - Yshift;
 8008824:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 8008828:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800882a:	1ad3      	subs	r3, r2, r3
 800882c:	63bb      	str	r3, [r7, #56]	@ 0x38
    Ypos = Ypos + Yshift;
 800882e:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 8008832:	893b      	ldrh	r3, [r7, #8]
 8008834:	4413      	add	r3, r2
 8008836:	813b      	strh	r3, [r7, #8]
 8008838:	e008      	b.n	800884c <SSD1315_ShiftBitmap+0x110>
  }
  else
  {
    height = height + Yshift;
 800883a:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 800883e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008840:	4413      	add	r3, r2
 8008842:	63bb      	str	r3, [r7, #56]	@ 0x38
    YposBMP = -Yshift;
 8008844:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 8008848:	425b      	negs	r3, r3
 800884a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  original_YposBMP = YposBMP;
 800884c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800884e:	613b      	str	r3, [r7, #16]
  
  /* Size conversion */
  size = (size - index)/2;
 8008850:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008854:	1ad3      	subs	r3, r2, r3
 8008856:	085b      	lsrs	r3, r3, #1
 8008858:	627b      	str	r3, [r7, #36]	@ 0x24
  size = size - ((Xshift*height/8)+(Yshift*width/8 ));
 800885a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800885e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008860:	fb02 f303 	mul.w	r3, r2, r3
 8008864:	08da      	lsrs	r2, r3, #3
 8008866:	f9b7 3048 	ldrsh.w	r3, [r7, #72]	@ 0x48
 800886a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800886c:	fb01 f303 	mul.w	r3, r1, r3
 8008870:	08db      	lsrs	r3, r3, #3
 8008872:	4413      	add	r3, r2
 8008874:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008876:	1ad3      	subs	r3, r2, r3
 8008878:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Apply offset to bypass header */
  pbmp += index;
 800887a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800887c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800887e:	4413      	add	r3, r2
 8008880:	64fb      	str	r3, [r7, #76]	@ 0x4c
  
  /* if bitmap cover whole screen */
  if((Xpos == 0) && (Xpos == 0) & (size == (SSD1315_LCD_PIXEL_WIDTH * SSD1315_LCD_PIXEL_HEIGHT/8)))
 8008882:	897b      	ldrh	r3, [r7, #10]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d116      	bne.n	80088b6 <SSD1315_ShiftBitmap+0x17a>
 8008888:	897b      	ldrh	r3, [r7, #10]
 800888a:	2b00      	cmp	r3, #0
 800888c:	bf0c      	ite	eq
 800888e:	2301      	moveq	r3, #1
 8008890:	2300      	movne	r3, #0
 8008892:	b2da      	uxtb	r2, r3
 8008894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008896:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800889a:	bf0c      	ite	eq
 800889c:	2301      	moveq	r3, #1
 800889e:	2300      	movne	r3, #0
 80088a0:	b2db      	uxtb	r3, r3
 80088a2:	4013      	ands	r3, r2
 80088a4:	b2db      	uxtb	r3, r3
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d005      	beq.n	80088b6 <SSD1315_ShiftBitmap+0x17a>
  {
    memcpy(PhysFrameBuffer, pbmp, size);
 80088aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80088ac:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 80088ae:	4845      	ldr	r0, [pc, #276]	@ (80089c4 <SSD1315_ShiftBitmap+0x288>)
 80088b0:	f00b f847 	bl	8013942 <memcpy>
 80088b4:	e07a      	b.n	80089ac <SSD1315_ShiftBitmap+0x270>
  }
  else
  {
    x=Xpos+width;
 80088b6:	897b      	ldrh	r3, [r7, #10]
 80088b8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80088ba:	4413      	add	r3, r2
 80088bc:	61fb      	str	r3, [r7, #28]
    y=Ypos+height;
 80088be:	893b      	ldrh	r3, [r7, #8]
 80088c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80088c2:	4413      	add	r3, r2
 80088c4:	61bb      	str	r3, [r7, #24]
    y0 = Ypos;
 80088c6:	893b      	ldrh	r3, [r7, #8]
 80088c8:	617b      	str	r3, [r7, #20]
    
    for(; Xpos < x; Xpos++, XposBMP++)
 80088ca:	e06b      	b.n	80089a4 <SSD1315_ShiftBitmap+0x268>
    {
      for(Ypos = y0, YposBMP = original_YposBMP; Ypos < y; Ypos++, YposBMP++)
 80088cc:	697b      	ldr	r3, [r7, #20]
 80088ce:	813b      	strh	r3, [r7, #8]
 80088d0:	693b      	ldr	r3, [r7, #16]
 80088d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80088d4:	e05c      	b.n	8008990 <SSD1315_ShiftBitmap+0x254>
      {
        /* if bitmap and screen are aligned on a Page */
        if(((Ypos%8) == 0) && (y-Ypos >= 8) && ((YposBMP%8) == 0))
 80088d6:	893b      	ldrh	r3, [r7, #8]
 80088d8:	f003 0307 	and.w	r3, r3, #7
 80088dc:	b29b      	uxth	r3, r3
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d122      	bne.n	8008928 <SSD1315_ShiftBitmap+0x1ec>
 80088e2:	893b      	ldrh	r3, [r7, #8]
 80088e4:	69ba      	ldr	r2, [r7, #24]
 80088e6:	1ad3      	subs	r3, r2, r3
 80088e8:	2b07      	cmp	r3, #7
 80088ea:	d91d      	bls.n	8008928 <SSD1315_ShiftBitmap+0x1ec>
 80088ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088ee:	f003 0307 	and.w	r3, r3, #7
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d118      	bne.n	8008928 <SSD1315_ShiftBitmap+0x1ec>
        {
          PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] = pbmp[XposBMP+((YposBMP/8)*original_width)];
 80088f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088f8:	08db      	lsrs	r3, r3, #3
 80088fa:	6a3a      	ldr	r2, [r7, #32]
 80088fc:	fb03 f202 	mul.w	r2, r3, r2
 8008900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008902:	4413      	add	r3, r2
 8008904:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008906:	441a      	add	r2, r3
 8008908:	8979      	ldrh	r1, [r7, #10]
 800890a:	893b      	ldrh	r3, [r7, #8]
 800890c:	08db      	lsrs	r3, r3, #3
 800890e:	b29b      	uxth	r3, r3
 8008910:	01db      	lsls	r3, r3, #7
 8008912:	440b      	add	r3, r1
 8008914:	7811      	ldrb	r1, [r2, #0]
 8008916:	4a2b      	ldr	r2, [pc, #172]	@ (80089c4 <SSD1315_ShiftBitmap+0x288>)
 8008918:	54d1      	strb	r1, [r2, r3]
          Ypos+=7;
 800891a:	893b      	ldrh	r3, [r7, #8]
 800891c:	3307      	adds	r3, #7
 800891e:	813b      	strh	r3, [r7, #8]
          YposBMP+=7;
 8008920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008922:	3307      	adds	r3, #7
 8008924:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008926:	e02d      	b.n	8008984 <SSD1315_ShiftBitmap+0x248>
        }
        else
        {
          /* Draw bitmap pixel per pixel */
          if( (pbmp[XposBMP+((YposBMP/8)*original_width)]&(1<<(YposBMP%8))) != 0)
 8008928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800892a:	08db      	lsrs	r3, r3, #3
 800892c:	6a3a      	ldr	r2, [r7, #32]
 800892e:	fb03 f202 	mul.w	r2, r3, r2
 8008932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008934:	4413      	add	r3, r2
 8008936:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008938:	4413      	add	r3, r2
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	461a      	mov	r2, r3
 800893e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008940:	f003 0307 	and.w	r3, r3, #7
 8008944:	fa42 f303 	asr.w	r3, r2, r3
 8008948:	f003 0301 	and.w	r3, r3, #1
 800894c:	2b00      	cmp	r3, #0
 800894e:	d00c      	beq.n	800896a <SSD1315_ShiftBitmap+0x22e>
          {
            if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_WHITE) != SSD1315_OK)
 8008950:	8979      	ldrh	r1, [r7, #10]
 8008952:	893a      	ldrh	r2, [r7, #8]
 8008954:	23ff      	movs	r3, #255	@ 0xff
 8008956:	68f8      	ldr	r0, [r7, #12]
 8008958:	f000 f8f8 	bl	8008b4c <SSD1315_SetPixel>
 800895c:	4603      	mov	r3, r0
 800895e:	2b00      	cmp	r3, #0
 8008960:	d010      	beq.n	8008984 <SSD1315_ShiftBitmap+0x248>
            {
              ret = SSD1315_ERROR;
 8008962:	f04f 33ff 	mov.w	r3, #4294967295
 8008966:	63fb      	str	r3, [r7, #60]	@ 0x3c
              break;
 8008968:	e016      	b.n	8008998 <SSD1315_ShiftBitmap+0x25c>
            }
          }
          else
          {
            if (SSD1315_SetPixel(pObj, Xpos, Ypos, SSD1315_COLOR_BLACK) != SSD1315_OK)
 800896a:	8979      	ldrh	r1, [r7, #10]
 800896c:	893a      	ldrh	r2, [r7, #8]
 800896e:	2300      	movs	r3, #0
 8008970:	68f8      	ldr	r0, [r7, #12]
 8008972:	f000 f8eb 	bl	8008b4c <SSD1315_SetPixel>
 8008976:	4603      	mov	r3, r0
 8008978:	2b00      	cmp	r3, #0
 800897a:	d003      	beq.n	8008984 <SSD1315_ShiftBitmap+0x248>
            {
              ret = SSD1315_ERROR;
 800897c:	f04f 33ff 	mov.w	r3, #4294967295
 8008980:	63fb      	str	r3, [r7, #60]	@ 0x3c
              break;
 8008982:	e009      	b.n	8008998 <SSD1315_ShiftBitmap+0x25c>
      for(Ypos = y0, YposBMP = original_YposBMP; Ypos < y; Ypos++, YposBMP++)
 8008984:	893b      	ldrh	r3, [r7, #8]
 8008986:	3301      	adds	r3, #1
 8008988:	813b      	strh	r3, [r7, #8]
 800898a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800898c:	3301      	adds	r3, #1
 800898e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008990:	893b      	ldrh	r3, [r7, #8]
 8008992:	69ba      	ldr	r2, [r7, #24]
 8008994:	429a      	cmp	r2, r3
 8008996:	d89e      	bhi.n	80088d6 <SSD1315_ShiftBitmap+0x19a>
    for(; Xpos < x; Xpos++, XposBMP++)
 8008998:	897b      	ldrh	r3, [r7, #10]
 800899a:	3301      	adds	r3, #1
 800899c:	817b      	strh	r3, [r7, #10]
 800899e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089a0:	3301      	adds	r3, #1
 80089a2:	633b      	str	r3, [r7, #48]	@ 0x30
 80089a4:	897b      	ldrh	r3, [r7, #10]
 80089a6:	69fa      	ldr	r2, [r7, #28]
 80089a8:	429a      	cmp	r2, r3
 80089aa:	d88f      	bhi.n	80088cc <SSD1315_ShiftBitmap+0x190>
          }
        }
      }
    }
  }
  if(ret != SSD1315_OK)
 80089ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d002      	beq.n	80089b8 <SSD1315_ShiftBitmap+0x27c>
  {
    ret = SSD1315_ERROR;
 80089b2:	f04f 33ff 	mov.w	r3, #4294967295
 80089b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  return ret;
 80089b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80089ba:	4618      	mov	r0, r3
 80089bc:	3740      	adds	r7, #64	@ 0x40
 80089be:	46bd      	mov	sp, r7
 80089c0:	bd80      	pop	{r7, pc}
 80089c2:	bf00      	nop
 80089c4:	20001060 	.word	0x20001060

080089c8 <SSD1315_FillRGBRect>:
  * @param  Width Rectangle width.
  * @param  Height Rectangle height.
  * @retval The component status.
  */
int32_t SSD1315_FillRGBRect(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 80089c8:	b580      	push	{r7, lr}
 80089ca:	b088      	sub	sp, #32
 80089cc:	af00      	add	r7, sp, #0
 80089ce:	60f8      	str	r0, [r7, #12]
 80089d0:	60b9      	str	r1, [r7, #8]
 80089d2:	607a      	str	r2, [r7, #4]
 80089d4:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 80089d6:	2300      	movs	r3, #0
 80089d8:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t color, j;
  for(i = 0; i < Height; i++)
 80089da:	2300      	movs	r3, #0
 80089dc:	61bb      	str	r3, [r7, #24]
 80089de:	e032      	b.n	8008a46 <SSD1315_FillRGBRect+0x7e>
  {
    for(j = 0; j < Width; j++)
 80089e0:	2300      	movs	r3, #0
 80089e2:	617b      	str	r3, [r7, #20]
 80089e4:	e028      	b.n	8008a38 <SSD1315_FillRGBRect+0x70>
    {
      color = *pData | (*(pData + 1) << 8) | (*(pData + 2) << 16) | (*(pData + 3) << 24);
 80089e6:	683b      	ldr	r3, [r7, #0]
 80089e8:	781b      	ldrb	r3, [r3, #0]
 80089ea:	461a      	mov	r2, r3
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	3301      	adds	r3, #1
 80089f0:	781b      	ldrb	r3, [r3, #0]
 80089f2:	021b      	lsls	r3, r3, #8
 80089f4:	431a      	orrs	r2, r3
 80089f6:	683b      	ldr	r3, [r7, #0]
 80089f8:	3302      	adds	r3, #2
 80089fa:	781b      	ldrb	r3, [r3, #0]
 80089fc:	041b      	lsls	r3, r3, #16
 80089fe:	431a      	orrs	r2, r3
 8008a00:	683b      	ldr	r3, [r7, #0]
 8008a02:	3303      	adds	r3, #3
 8008a04:	781b      	ldrb	r3, [r3, #0]
 8008a06:	061b      	lsls	r3, r3, #24
 8008a08:	4313      	orrs	r3, r2
 8008a0a:	613b      	str	r3, [r7, #16]
      if(SSD1315_SetPixel (pObj, Xpos + j, Ypos + i, color)!= SSD1315_OK)
 8008a0c:	68ba      	ldr	r2, [r7, #8]
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	18d1      	adds	r1, r2, r3
 8008a12:	687a      	ldr	r2, [r7, #4]
 8008a14:	69bb      	ldr	r3, [r7, #24]
 8008a16:	441a      	add	r2, r3
 8008a18:	693b      	ldr	r3, [r7, #16]
 8008a1a:	68f8      	ldr	r0, [r7, #12]
 8008a1c:	f000 f896 	bl	8008b4c <SSD1315_SetPixel>
 8008a20:	4603      	mov	r3, r0
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d002      	beq.n	8008a2c <SSD1315_FillRGBRect+0x64>
      {
        ret = SSD1315_ERROR;
 8008a26:	f04f 33ff 	mov.w	r3, #4294967295
 8008a2a:	61fb      	str	r3, [r7, #28]
      }
      pData += 4;
 8008a2c:	683b      	ldr	r3, [r7, #0]
 8008a2e:	3304      	adds	r3, #4
 8008a30:	603b      	str	r3, [r7, #0]
    for(j = 0; j < Width; j++)
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	3301      	adds	r3, #1
 8008a36:	617b      	str	r3, [r7, #20]
 8008a38:	697a      	ldr	r2, [r7, #20]
 8008a3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a3c:	429a      	cmp	r2, r3
 8008a3e:	d3d2      	bcc.n	80089e6 <SSD1315_FillRGBRect+0x1e>
  for(i = 0; i < Height; i++)
 8008a40:	69bb      	ldr	r3, [r7, #24]
 8008a42:	3301      	adds	r3, #1
 8008a44:	61bb      	str	r3, [r7, #24]
 8008a46:	69ba      	ldr	r2, [r7, #24]
 8008a48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a4a:	429a      	cmp	r2, r3
 8008a4c:	d3c8      	bcc.n	80089e0 <SSD1315_FillRGBRect+0x18>
    }
  }

  return ret;
 8008a4e:	69fb      	ldr	r3, [r7, #28]
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	3720      	adds	r7, #32
 8008a54:	46bd      	mov	sp, r7
 8008a56:	bd80      	pop	{r7, pc}

08008a58 <SSD1315_DrawHLine>:
  * @param  Length specifies the Line length.
  * @param  Color Specifies the RGB color.
  * @retval The component status.
  */
int32_t SSD1315_DrawHLine(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b086      	sub	sp, #24
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	60f8      	str	r0, [r7, #12]
 8008a60:	60b9      	str	r1, [r7, #8]
 8008a62:	607a      	str	r2, [r7, #4]
 8008a64:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8008a66:	2300      	movs	r3, #0
 8008a68:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	613b      	str	r3, [r7, #16]

  /* Sent a complete horizontal line */
  for (i = Xpos; i < (Xpos+Length); i++)
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	613b      	str	r3, [r7, #16]
 8008a72:	e008      	b.n	8008a86 <SSD1315_DrawHLine+0x2e>
  {
    SSD1315_SetPixel(pObj,i, Ypos, Color);
 8008a74:	6a3b      	ldr	r3, [r7, #32]
 8008a76:	687a      	ldr	r2, [r7, #4]
 8008a78:	6939      	ldr	r1, [r7, #16]
 8008a7a:	68f8      	ldr	r0, [r7, #12]
 8008a7c:	f000 f866 	bl	8008b4c <SSD1315_SetPixel>
  for (i = Xpos; i < (Xpos+Length); i++)
 8008a80:	693b      	ldr	r3, [r7, #16]
 8008a82:	3301      	adds	r3, #1
 8008a84:	613b      	str	r3, [r7, #16]
 8008a86:	68ba      	ldr	r2, [r7, #8]
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	4413      	add	r3, r2
 8008a8c:	693a      	ldr	r2, [r7, #16]
 8008a8e:	429a      	cmp	r2, r3
 8008a90:	d3f0      	bcc.n	8008a74 <SSD1315_DrawHLine+0x1c>
  }
  if(ret != SSD1315_OK)
 8008a92:	697b      	ldr	r3, [r7, #20]
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d002      	beq.n	8008a9e <SSD1315_DrawHLine+0x46>
  {
    ret = SSD1315_ERROR;
 8008a98:	f04f 33ff 	mov.w	r3, #4294967295
 8008a9c:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8008a9e:	697b      	ldr	r3, [r7, #20]
}
 8008aa0:	4618      	mov	r0, r3
 8008aa2:	3718      	adds	r7, #24
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	bd80      	pop	{r7, pc}

08008aa8 <SSD1315_DrawVLine>:
  * @param  Length specifies the Line length.
  * @param  Color Specifies the RGB color.
  * @retval The component status.
  */
int32_t SSD1315_DrawVLine(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8008aa8:	b580      	push	{r7, lr}
 8008aaa:	b086      	sub	sp, #24
 8008aac:	af00      	add	r7, sp, #0
 8008aae:	60f8      	str	r0, [r7, #12]
 8008ab0:	60b9      	str	r1, [r7, #8]
 8008ab2:	607a      	str	r2, [r7, #4]
 8008ab4:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8008ab6:	2300      	movs	r3, #0
 8008ab8:	617b      	str	r3, [r7, #20]
  uint32_t i = 0;
 8008aba:	2300      	movs	r3, #0
 8008abc:	613b      	str	r3, [r7, #16]
  
  for (i = Ypos; i < (Ypos+Length); i++)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	613b      	str	r3, [r7, #16]
 8008ac2:	e008      	b.n	8008ad6 <SSD1315_DrawVLine+0x2e>
  {
    SSD1315_SetPixel(pObj,Xpos, i, Color);
 8008ac4:	6a3b      	ldr	r3, [r7, #32]
 8008ac6:	693a      	ldr	r2, [r7, #16]
 8008ac8:	68b9      	ldr	r1, [r7, #8]
 8008aca:	68f8      	ldr	r0, [r7, #12]
 8008acc:	f000 f83e 	bl	8008b4c <SSD1315_SetPixel>
  for (i = Ypos; i < (Ypos+Length); i++)
 8008ad0:	693b      	ldr	r3, [r7, #16]
 8008ad2:	3301      	adds	r3, #1
 8008ad4:	613b      	str	r3, [r7, #16]
 8008ad6:	687a      	ldr	r2, [r7, #4]
 8008ad8:	683b      	ldr	r3, [r7, #0]
 8008ada:	4413      	add	r3, r2
 8008adc:	693a      	ldr	r2, [r7, #16]
 8008ade:	429a      	cmp	r2, r3
 8008ae0:	d3f0      	bcc.n	8008ac4 <SSD1315_DrawVLine+0x1c>
  }
  if(ret != SSD1315_OK)
 8008ae2:	697b      	ldr	r3, [r7, #20]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d002      	beq.n	8008aee <SSD1315_DrawVLine+0x46>
  {
    ret = SSD1315_ERROR;
 8008ae8:	f04f 33ff 	mov.w	r3, #4294967295
 8008aec:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8008aee:	697b      	ldr	r3, [r7, #20]
}
 8008af0:	4618      	mov	r0, r3
 8008af2:	3718      	adds	r7, #24
 8008af4:	46bd      	mov	sp, r7
 8008af6:	bd80      	pop	{r7, pc}

08008af8 <SSD1315_FillRect>:
  * @param  Height Rectangle height.
  * @param  Color Draw color.
  * @retval Component status.
  */
int32_t SSD1315_FillRect(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8008af8:	b580      	push	{r7, lr}
 8008afa:	b088      	sub	sp, #32
 8008afc:	af02      	add	r7, sp, #8
 8008afe:	60f8      	str	r0, [r7, #12]
 8008b00:	60b9      	str	r1, [r7, #8]
 8008b02:	607a      	str	r2, [r7, #4]
 8008b04:	603b      	str	r3, [r7, #0]
  int32_t ret = SSD1315_OK;
 8008b06:	2300      	movs	r3, #0
 8008b08:	617b      	str	r3, [r7, #20]
  uint32_t i;

  for(i = 0U; i < Height; i++)
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	613b      	str	r3, [r7, #16]
 8008b0e:	e013      	b.n	8008b38 <SSD1315_FillRect+0x40>
  {
    if (SSD1315_DrawHLine(pObj, Xpos, (i + Ypos), Width, Color) != SSD1315_OK)
 8008b10:	693a      	ldr	r2, [r7, #16]
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	441a      	add	r2, r3
 8008b16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b18:	9300      	str	r3, [sp, #0]
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	68b9      	ldr	r1, [r7, #8]
 8008b1e:	68f8      	ldr	r0, [r7, #12]
 8008b20:	f7ff ff9a 	bl	8008a58 <SSD1315_DrawHLine>
 8008b24:	4603      	mov	r3, r0
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d003      	beq.n	8008b32 <SSD1315_FillRect+0x3a>
    {
      ret = SSD1315_ERROR;
 8008b2a:	f04f 33ff 	mov.w	r3, #4294967295
 8008b2e:	617b      	str	r3, [r7, #20]
      break;
 8008b30:	e006      	b.n	8008b40 <SSD1315_FillRect+0x48>
  for(i = 0U; i < Height; i++)
 8008b32:	693b      	ldr	r3, [r7, #16]
 8008b34:	3301      	adds	r3, #1
 8008b36:	613b      	str	r3, [r7, #16]
 8008b38:	693a      	ldr	r2, [r7, #16]
 8008b3a:	6a3b      	ldr	r3, [r7, #32]
 8008b3c:	429a      	cmp	r2, r3
 8008b3e:	d3e7      	bcc.n	8008b10 <SSD1315_FillRect+0x18>
    }
  }

  return ret;
 8008b40:	697b      	ldr	r3, [r7, #20]
}
 8008b42:	4618      	mov	r0, r3
 8008b44:	3718      	adds	r7, #24
 8008b46:	46bd      	mov	sp, r7
 8008b48:	bd80      	pop	{r7, pc}
	...

08008b4c <SSD1315_SetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the RGB pixel color.
  * @retval The component status.
  */
int32_t SSD1315_SetPixel(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	b087      	sub	sp, #28
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	60f8      	str	r0, [r7, #12]
 8008b54:	60b9      	str	r1, [r7, #8]
 8008b56:	607a      	str	r2, [r7, #4]
 8008b58:	603b      	str	r3, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	617b      	str	r3, [r7, #20]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  /* Set color */
  if (Color == SSD1315_COLOR_WHITE)
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	2bff      	cmp	r3, #255	@ 0xff
 8008b62:	d117      	bne.n	8008b94 <SSD1315_SetPixel+0x48>
  {
    PhysFrameBuffer[Xpos + (Ypos / 8) * SSD1315_LCD_PIXEL_WIDTH] |= 1 << (Ypos % 8);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	08db      	lsrs	r3, r3, #3
 8008b68:	01d9      	lsls	r1, r3, #7
 8008b6a:	68ba      	ldr	r2, [r7, #8]
 8008b6c:	440a      	add	r2, r1
 8008b6e:	491c      	ldr	r1, [pc, #112]	@ (8008be0 <SSD1315_SetPixel+0x94>)
 8008b70:	5c8a      	ldrb	r2, [r1, r2]
 8008b72:	b251      	sxtb	r1, r2
 8008b74:	687a      	ldr	r2, [r7, #4]
 8008b76:	f002 0207 	and.w	r2, r2, #7
 8008b7a:	2001      	movs	r0, #1
 8008b7c:	fa00 f202 	lsl.w	r2, r0, r2
 8008b80:	b252      	sxtb	r2, r2
 8008b82:	430a      	orrs	r2, r1
 8008b84:	b251      	sxtb	r1, r2
 8008b86:	01da      	lsls	r2, r3, #7
 8008b88:	68bb      	ldr	r3, [r7, #8]
 8008b8a:	4413      	add	r3, r2
 8008b8c:	b2c9      	uxtb	r1, r1
 8008b8e:	4a14      	ldr	r2, [pc, #80]	@ (8008be0 <SSD1315_SetPixel+0x94>)
 8008b90:	54d1      	strb	r1, [r2, r3]
 8008b92:	e018      	b.n	8008bc6 <SSD1315_SetPixel+0x7a>
  }
  else
  {
    PhysFrameBuffer[Xpos + (Ypos / 8) * SSD1315_LCD_PIXEL_WIDTH] &= ~(1 << (Ypos % 8));
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	08db      	lsrs	r3, r3, #3
 8008b98:	01d9      	lsls	r1, r3, #7
 8008b9a:	68ba      	ldr	r2, [r7, #8]
 8008b9c:	440a      	add	r2, r1
 8008b9e:	4910      	ldr	r1, [pc, #64]	@ (8008be0 <SSD1315_SetPixel+0x94>)
 8008ba0:	5c8a      	ldrb	r2, [r1, r2]
 8008ba2:	b251      	sxtb	r1, r2
 8008ba4:	687a      	ldr	r2, [r7, #4]
 8008ba6:	f002 0207 	and.w	r2, r2, #7
 8008baa:	2001      	movs	r0, #1
 8008bac:	fa00 f202 	lsl.w	r2, r0, r2
 8008bb0:	b252      	sxtb	r2, r2
 8008bb2:	43d2      	mvns	r2, r2
 8008bb4:	b252      	sxtb	r2, r2
 8008bb6:	400a      	ands	r2, r1
 8008bb8:	b251      	sxtb	r1, r2
 8008bba:	01da      	lsls	r2, r3, #7
 8008bbc:	68bb      	ldr	r3, [r7, #8]
 8008bbe:	4413      	add	r3, r2
 8008bc0:	b2c9      	uxtb	r1, r1
 8008bc2:	4a07      	ldr	r2, [pc, #28]	@ (8008be0 <SSD1315_SetPixel+0x94>)
 8008bc4:	54d1      	strb	r1, [r2, r3]
  }
  if(ret != SSD1315_OK)
 8008bc6:	697b      	ldr	r3, [r7, #20]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d002      	beq.n	8008bd2 <SSD1315_SetPixel+0x86>
  {
    ret = SSD1315_ERROR;
 8008bcc:	f04f 33ff 	mov.w	r3, #4294967295
 8008bd0:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8008bd2:	697b      	ldr	r3, [r7, #20]
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	371c      	adds	r7, #28
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bde:	4770      	bx	lr
 8008be0:	20001060 	.word	0x20001060

08008be4 <SSD1315_GetPixel>:
  * @param  Ypos specifies the Y position.
  * @param  Color the LCD pixel color.
  * @retval The component status.
  */
int32_t SSD1315_GetPixel(SSD1315_Object_t *pObj, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8008be4:	b480      	push	{r7}
 8008be6:	b087      	sub	sp, #28
 8008be8:	af00      	add	r7, sp, #0
 8008bea:	60f8      	str	r0, [r7, #12]
 8008bec:	60b9      	str	r1, [r7, #8]
 8008bee:	607a      	str	r2, [r7, #4]
 8008bf0:	603b      	str	r3, [r7, #0]
   int32_t  ret = SSD1315_OK;
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	617b      	str	r3, [r7, #20]
  /* Prevent unused argument(s) compilation warning */  
  (void)(pObj);
  
  if ((Xpos >= SSD1315_LCD_PIXEL_WIDTH) || (Ypos >= SSD1315_LCD_PIXEL_HEIGHT)) 
 8008bf6:	68bb      	ldr	r3, [r7, #8]
 8008bf8:	2b7f      	cmp	r3, #127	@ 0x7f
 8008bfa:	d802      	bhi.n	8008c02 <SSD1315_GetPixel+0x1e>
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2b3f      	cmp	r3, #63	@ 0x3f
 8008c00:	d903      	bls.n	8008c0a <SSD1315_GetPixel+0x26>
  {
    *Color = 0;
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	2200      	movs	r2, #0
 8008c06:	601a      	str	r2, [r3, #0]
 8008c08:	e01c      	b.n	8008c44 <SSD1315_GetPixel+0x60>
  }
  else
  {
    *Color = PhysFrameBuffer[Xpos+ (Ypos/8)*SSD1315_LCD_PIXEL_WIDTH] & (1 << Ypos%8);
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	08db      	lsrs	r3, r3, #3
 8008c0e:	01da      	lsls	r2, r3, #7
 8008c10:	68bb      	ldr	r3, [r7, #8]
 8008c12:	4413      	add	r3, r2
 8008c14:	4a0f      	ldr	r2, [pc, #60]	@ (8008c54 <SSD1315_GetPixel+0x70>)
 8008c16:	5cd3      	ldrb	r3, [r2, r3]
 8008c18:	4619      	mov	r1, r3
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	f003 0307 	and.w	r3, r3, #7
 8008c20:	2201      	movs	r2, #1
 8008c22:	fa02 f303 	lsl.w	r3, r2, r3
 8008c26:	400b      	ands	r3, r1
 8008c28:	461a      	mov	r2, r3
 8008c2a:	683b      	ldr	r3, [r7, #0]
 8008c2c:	601a      	str	r2, [r3, #0]
    if (*Color != 0)
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d003      	beq.n	8008c3e <SSD1315_GetPixel+0x5a>
    {
      *Color = 1;
 8008c36:	683b      	ldr	r3, [r7, #0]
 8008c38:	2201      	movs	r2, #1
 8008c3a:	601a      	str	r2, [r3, #0]
 8008c3c:	e002      	b.n	8008c44 <SSD1315_GetPixel+0x60>
    }
    else
    {
      *Color = 0;
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	2200      	movs	r2, #0
 8008c42:	601a      	str	r2, [r3, #0]
    }
  }
  
  return ret;
 8008c44:	697b      	ldr	r3, [r7, #20]
}
 8008c46:	4618      	mov	r0, r3
 8008c48:	371c      	adds	r7, #28
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c50:	4770      	bx	lr
 8008c52:	bf00      	nop
 8008c54:	20001060 	.word	0x20001060

08008c58 <SSD1315_GetXSize>:
  * @param  pObj Component object.
  * @param  The Lcd Pixel Width.
  * @retval The component status.
  */
int32_t SSD1315_GetXSize(SSD1315_Object_t *pObj, uint32_t *XSize)
{
 8008c58:	b480      	push	{r7}
 8008c5a:	b085      	sub	sp, #20
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
 8008c60:	6039      	str	r1, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8008c62:	2300      	movs	r3, #0
 8008c64:	60fb      	str	r3, [r7, #12]

  if (pObj->Orientation == SSD1315_ORIENTATION_LANDSCAPE)
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d103      	bne.n	8008c76 <SSD1315_GetXSize+0x1e>
  {
    *XSize = 128;
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	2280      	movs	r2, #128	@ 0x80
 8008c72:	601a      	str	r2, [r3, #0]
 8008c74:	e002      	b.n	8008c7c <SSD1315_GetXSize+0x24>
  }
  else
  {
    ret = SSD1315_ERROR;
 8008c76:	f04f 33ff 	mov.w	r3, #4294967295
 8008c7a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8008c7c:	68fb      	ldr	r3, [r7, #12]
}
 8008c7e:	4618      	mov	r0, r3
 8008c80:	3714      	adds	r7, #20
 8008c82:	46bd      	mov	sp, r7
 8008c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c88:	4770      	bx	lr

08008c8a <SSD1315_GetYSize>:
  * @param  pObj Component object.
  * @param  The Lcd Pixel Height.
  * @retval The component status.
  */
int32_t SSD1315_GetYSize(SSD1315_Object_t *pObj, uint32_t *YSize)
{
 8008c8a:	b480      	push	{r7}
 8008c8c:	b085      	sub	sp, #20
 8008c8e:	af00      	add	r7, sp, #0
 8008c90:	6078      	str	r0, [r7, #4]
 8008c92:	6039      	str	r1, [r7, #0]
  int32_t  ret = SSD1315_OK;
 8008c94:	2300      	movs	r3, #0
 8008c96:	60fb      	str	r3, [r7, #12]

  if (pObj->Orientation == SSD1315_ORIENTATION_LANDSCAPE)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d103      	bne.n	8008ca8 <SSD1315_GetYSize+0x1e>
  {
    *YSize = 64;
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	2240      	movs	r2, #64	@ 0x40
 8008ca4:	601a      	str	r2, [r3, #0]
 8008ca6:	e002      	b.n	8008cae <SSD1315_GetYSize+0x24>
  }
  else
  {
    ret = SSD1315_ERROR;
 8008ca8:	f04f 33ff 	mov.w	r3, #4294967295
 8008cac:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8008cae:	68fb      	ldr	r3, [r7, #12]
}
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	3714      	adds	r7, #20
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cba:	4770      	bx	lr

08008cbc <SSD1315_SetPage>:
  * @param  pObj Component object.
  * @param  Page specifies the Page position (0-7).
  * @retval The component status.
  */
int32_t SSD1315_SetPage(SSD1315_Object_t *pObj, uint16_t Page)
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b084      	sub	sp, #16
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]
 8008cc4:	460b      	mov	r3, r1
 8008cc6:	807b      	strh	r3, [r7, #2]
  int32_t ret = SSD1315_OK;
 8008cc8:	2300      	movs	r3, #0
 8008cca:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Set Page position  */
  data = (SSD1315_SET_PAGE_START_ADRESS | Page);
 8008ccc:	887b      	ldrh	r3, [r7, #2]
 8008cce:	b2db      	uxtb	r3, r3
 8008cd0:	f063 034f 	orn	r3, r3, #79	@ 0x4f
 8008cd4:	b2db      	uxtb	r3, r3
 8008cd6:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f103 0014 	add.w	r0, r3, #20
 8008cde:	f107 020b 	add.w	r2, r7, #11
 8008ce2:	2301      	movs	r3, #1
 8008ce4:	2101      	movs	r1, #1
 8008ce6:	f000 f97b 	bl	8008fe0 <ssd1315_write_reg>
 8008cea:	4602      	mov	r2, r0
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	4413      	add	r3, r2
 8008cf0:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d002      	beq.n	8008cfe <SSD1315_SetPage+0x42>
  {
    ret = SSD1315_ERROR;
 8008cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8008cfc:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8008cfe:	68fb      	ldr	r3, [r7, #12]
}
 8008d00:	4618      	mov	r0, r3
 8008d02:	3710      	adds	r7, #16
 8008d04:	46bd      	mov	sp, r7
 8008d06:	bd80      	pop	{r7, pc}

08008d08 <SSD1315_SetColumn>:
  * @param  pObj Component object.
  * @param  Column specifies the Column position (0-127).
  * @retval The component status.
  */
int32_t SSD1315_SetColumn(SSD1315_Object_t *pObj, uint16_t Column)
{
 8008d08:	b580      	push	{r7, lr}
 8008d0a:	b084      	sub	sp, #16
 8008d0c:	af00      	add	r7, sp, #0
 8008d0e:	6078      	str	r0, [r7, #4]
 8008d10:	460b      	mov	r3, r1
 8008d12:	807b      	strh	r3, [r7, #2]
  int32_t ret = SSD1315_OK;
 8008d14:	2300      	movs	r3, #0
 8008d16:	60fb      	str	r3, [r7, #12]
  uint8_t data;
  /* Set Column position  */

  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 8008d18:	2300      	movs	r3, #0
 8008d1a:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	f103 0014 	add.w	r0, r3, #20
 8008d22:	f107 020b 	add.w	r2, r7, #11
 8008d26:	2301      	movs	r3, #1
 8008d28:	2101      	movs	r1, #1
 8008d2a:	f000 f959 	bl	8008fe0 <ssd1315_write_reg>
 8008d2e:	4602      	mov	r2, r0
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	4413      	add	r3, r2
 8008d34:	60fb      	str	r3, [r7, #12]
  data = (SSD1315_LOWER_COLUMN_START_ADRESS | Column);
 8008d36:	887b      	ldrh	r3, [r7, #2]
 8008d38:	b2db      	uxtb	r3, r3
 8008d3a:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	f103 0014 	add.w	r0, r3, #20
 8008d42:	f107 020b 	add.w	r2, r7, #11
 8008d46:	2301      	movs	r3, #1
 8008d48:	2101      	movs	r1, #1
 8008d4a:	f000 f949 	bl	8008fe0 <ssd1315_write_reg>
 8008d4e:	4602      	mov	r2, r0
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	4413      	add	r3, r2
 8008d54:	60fb      	str	r3, [r7, #12]
  data = SSD1315_DISPLAY_START_LINE_32;
 8008d56:	231f      	movs	r3, #31
 8008d58:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f103 0014 	add.w	r0, r3, #20
 8008d60:	f107 020b 	add.w	r2, r7, #11
 8008d64:	2301      	movs	r3, #1
 8008d66:	2101      	movs	r1, #1
 8008d68:	f000 f93a 	bl	8008fe0 <ssd1315_write_reg>
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	4413      	add	r3, r2
 8008d72:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d002      	beq.n	8008d80 <SSD1315_SetColumn+0x78>
  {
    ret = SSD1315_ERROR;
 8008d7a:	f04f 33ff 	mov.w	r3, #4294967295
 8008d7e:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8008d80:	68fb      	ldr	r3, [r7, #12]
}
 8008d82:	4618      	mov	r0, r3
 8008d84:	3710      	adds	r7, #16
 8008d86:	46bd      	mov	sp, r7
 8008d88:	bd80      	pop	{r7, pc}

08008d8a <SSD1315_ScrollingSetup>:
            @arg  0..7
  * @param  Frequency SSD1315_SCROLL_FREQ_2FRAMES to SSD1315_SCROLL_FREQ_256FRAMES
  * @retval The component status.
  */
int32_t SSD1315_ScrollingSetup(SSD1315_Object_t *pObj, uint16_t ScrollMode, uint16_t StartPage, uint16_t EndPage, uint16_t Frequency)
{
 8008d8a:	b580      	push	{r7, lr}
 8008d8c:	b086      	sub	sp, #24
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	60f8      	str	r0, [r7, #12]
 8008d92:	4608      	mov	r0, r1
 8008d94:	4611      	mov	r1, r2
 8008d96:	461a      	mov	r2, r3
 8008d98:	4603      	mov	r3, r0
 8008d9a:	817b      	strh	r3, [r7, #10]
 8008d9c:	460b      	mov	r3, r1
 8008d9e:	813b      	strh	r3, [r7, #8]
 8008da0:	4613      	mov	r3, r2
 8008da2:	80fb      	strh	r3, [r7, #6]
  int32_t ret = SSD1315_OK;
 8008da4:	2300      	movs	r3, #0
 8008da6:	617b      	str	r3, [r7, #20]
  uint8_t data;

  /* Scrolling setup sequence */
  data = ScrollMode;                                     /* Right/Left Horizontal Scroll */
 8008da8:	897b      	ldrh	r3, [r7, #10]
 8008daa:	b2db      	uxtb	r3, r3
 8008dac:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	f103 0014 	add.w	r0, r3, #20
 8008db4:	f107 0213 	add.w	r2, r7, #19
 8008db8:	2301      	movs	r3, #1
 8008dba:	2101      	movs	r1, #1
 8008dbc:	f000 f910 	bl	8008fe0 <ssd1315_write_reg>
 8008dc0:	4602      	mov	r2, r0
 8008dc2:	697b      	ldr	r3, [r7, #20]
 8008dc4:	4413      	add	r3, r2
 8008dc6:	617b      	str	r3, [r7, #20]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;
 8008dc8:	2300      	movs	r3, #0
 8008dca:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	f103 0014 	add.w	r0, r3, #20
 8008dd2:	f107 0213 	add.w	r2, r7, #19
 8008dd6:	2301      	movs	r3, #1
 8008dd8:	2101      	movs	r1, #1
 8008dda:	f000 f901 	bl	8008fe0 <ssd1315_write_reg>
 8008dde:	4602      	mov	r2, r0
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	4413      	add	r3, r2
 8008de4:	617b      	str	r3, [r7, #20]
  data = StartPage;                                      /* start page address*/
 8008de6:	893b      	ldrh	r3, [r7, #8]
 8008de8:	b2db      	uxtb	r3, r3
 8008dea:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	f103 0014 	add.w	r0, r3, #20
 8008df2:	f107 0213 	add.w	r2, r7, #19
 8008df6:	2301      	movs	r3, #1
 8008df8:	2101      	movs	r1, #1
 8008dfa:	f000 f8f1 	bl	8008fe0 <ssd1315_write_reg>
 8008dfe:	4602      	mov	r2, r0
 8008e00:	697b      	ldr	r3, [r7, #20]
 8008e02:	4413      	add	r3, r2
 8008e04:	617b      	str	r3, [r7, #20]
  data = Frequency;                                      /* Frequency*/
 8008e06:	8c3b      	ldrh	r3, [r7, #32]
 8008e08:	b2db      	uxtb	r3, r3
 8008e0a:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	f103 0014 	add.w	r0, r3, #20
 8008e12:	f107 0213 	add.w	r2, r7, #19
 8008e16:	2301      	movs	r3, #1
 8008e18:	2101      	movs	r1, #1
 8008e1a:	f000 f8e1 	bl	8008fe0 <ssd1315_write_reg>
 8008e1e:	4602      	mov	r2, r0
 8008e20:	697b      	ldr	r3, [r7, #20]
 8008e22:	4413      	add	r3, r2
 8008e24:	617b      	str	r3, [r7, #20]
  data = EndPage;                                        /* End page address*/
 8008e26:	88fb      	ldrh	r3, [r7, #6]
 8008e28:	b2db      	uxtb	r3, r3
 8008e2a:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	f103 0014 	add.w	r0, r3, #20
 8008e32:	f107 0213 	add.w	r2, r7, #19
 8008e36:	2301      	movs	r3, #1
 8008e38:	2101      	movs	r1, #1
 8008e3a:	f000 f8d1 	bl	8008fe0 <ssd1315_write_reg>
 8008e3e:	4602      	mov	r2, r0
 8008e40:	697b      	ldr	r3, [r7, #20]
 8008e42:	4413      	add	r3, r2
 8008e44:	617b      	str	r3, [r7, #20]
  data = SSD1315_LOWER_COLUMN_START_ADRESS;           
 8008e46:	2300      	movs	r3, #0
 8008e48:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	f103 0014 	add.w	r0, r3, #20
 8008e50:	f107 0213 	add.w	r2, r7, #19
 8008e54:	2301      	movs	r3, #1
 8008e56:	2101      	movs	r1, #1
 8008e58:	f000 f8c2 	bl	8008fe0 <ssd1315_write_reg>
 8008e5c:	4602      	mov	r2, r0
 8008e5e:	697b      	ldr	r3, [r7, #20]
 8008e60:	4413      	add	r3, r2
 8008e62:	617b      	str	r3, [r7, #20]
  data = SSD1315_CONTRAST_CONTROL_2;
 8008e64:	23ff      	movs	r3, #255	@ 0xff
 8008e66:	74fb      	strb	r3, [r7, #19]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	f103 0014 	add.w	r0, r3, #20
 8008e6e:	f107 0213 	add.w	r2, r7, #19
 8008e72:	2301      	movs	r3, #1
 8008e74:	2101      	movs	r1, #1
 8008e76:	f000 f8b3 	bl	8008fe0 <ssd1315_write_reg>
 8008e7a:	4602      	mov	r2, r0
 8008e7c:	697b      	ldr	r3, [r7, #20]
 8008e7e:	4413      	add	r3, r2
 8008e80:	617b      	str	r3, [r7, #20]

  if (ret != SSD1315_OK)
 8008e82:	697b      	ldr	r3, [r7, #20]
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d002      	beq.n	8008e8e <SSD1315_ScrollingSetup+0x104>
  {
    ret = SSD1315_ERROR;
 8008e88:	f04f 33ff 	mov.w	r3, #4294967295
 8008e8c:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8008e8e:	697b      	ldr	r3, [r7, #20]
}
 8008e90:	4618      	mov	r0, r3
 8008e92:	3718      	adds	r7, #24
 8008e94:	46bd      	mov	sp, r7
 8008e96:	bd80      	pop	{r7, pc}

08008e98 <SSD1315_ScrollingStart>:
  * @brief  Start Display Scrolling.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_ScrollingStart(SSD1315_Object_t *pObj)
{
 8008e98:	b580      	push	{r7, lr}
 8008e9a:	b084      	sub	sp, #16
 8008e9c:	af00      	add	r7, sp, #0
 8008e9e:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Start scrolling sequence */
  data = SSD1315_ACTIVATE_SCROLL;
 8008ea4:	232f      	movs	r3, #47	@ 0x2f
 8008ea6:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	f103 0014 	add.w	r0, r3, #20
 8008eae:	f107 020b 	add.w	r2, r7, #11
 8008eb2:	2301      	movs	r3, #1
 8008eb4:	2101      	movs	r1, #1
 8008eb6:	f000 f893 	bl	8008fe0 <ssd1315_write_reg>
 8008eba:	4602      	mov	r2, r0
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	4413      	add	r3, r2
 8008ec0:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d002      	beq.n	8008ece <SSD1315_ScrollingStart+0x36>
  {
    ret = SSD1315_ERROR;
 8008ec8:	f04f 33ff 	mov.w	r3, #4294967295
 8008ecc:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8008ece:	68fb      	ldr	r3, [r7, #12]
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	3710      	adds	r7, #16
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}

08008ed8 <SSD1315_ScrollingStop>:
  * @brief  Stop Display Scrolling.
  * @param  pObj Component object.
  * @retval The component status.
  */
int32_t SSD1315_ScrollingStop(SSD1315_Object_t *pObj)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	b084      	sub	sp, #16
 8008edc:	af00      	add	r7, sp, #0
 8008ede:	6078      	str	r0, [r7, #4]
  int32_t ret = SSD1315_OK;
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	60fb      	str	r3, [r7, #12]
  uint8_t data;

  /* Stop scrolling  sequence */
  data = SSD1315_DESACTIVATE_SCROLL;
 8008ee4:	232e      	movs	r3, #46	@ 0x2e
 8008ee6:	72fb      	strb	r3, [r7, #11]
  ret += ssd1315_write_reg(&pObj->Ctx, 1, &data, 1);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	f103 0014 	add.w	r0, r3, #20
 8008eee:	f107 020b 	add.w	r2, r7, #11
 8008ef2:	2301      	movs	r3, #1
 8008ef4:	2101      	movs	r1, #1
 8008ef6:	f000 f873 	bl	8008fe0 <ssd1315_write_reg>
 8008efa:	4602      	mov	r2, r0
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	4413      	add	r3, r2
 8008f00:	60fb      	str	r3, [r7, #12]

  if (ret != SSD1315_OK)
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d002      	beq.n	8008f0e <SSD1315_ScrollingStop+0x36>
  {
    ret = SSD1315_ERROR;
 8008f08:	f04f 33ff 	mov.w	r3, #4294967295
 8008f0c:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 8008f0e:	68fb      	ldr	r3, [r7, #12]
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3710      	adds	r7, #16
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}

08008f18 <SSD1315_ReadRegWrap>:
  * @param  pData The target register value to be red.
  * @param  Length Buffer size to be red.
  * @retval error status.
  */
static int32_t SSD1315_ReadRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b086      	sub	sp, #24
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	60f8      	str	r0, [r7, #12]
 8008f20:	607a      	str	r2, [r7, #4]
 8008f22:	461a      	mov	r2, r3
 8008f24:	460b      	mov	r3, r1
 8008f26:	817b      	strh	r3, [r7, #10]
 8008f28:	4613      	mov	r3, r2
 8008f2a:	813b      	strh	r3, [r7, #8]
  SSD1315_Object_t *pObj = (SSD1315_Object_t *)handle;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(Reg, pData, Length);
 8008f30:	697b      	ldr	r3, [r7, #20]
 8008f32:	68db      	ldr	r3, [r3, #12]
 8008f34:	893a      	ldrh	r2, [r7, #8]
 8008f36:	8978      	ldrh	r0, [r7, #10]
 8008f38:	6879      	ldr	r1, [r7, #4]
 8008f3a:	4798      	blx	r3
 8008f3c:	4603      	mov	r3, r0
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	3718      	adds	r7, #24
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bd80      	pop	{r7, pc}

08008f46 <SSD1315_WriteRegWrap>:
  * @param  pData The target register value to be written.
  * @param  Length Buffer size to be written.
  * @retval error status.
  */
static int32_t SSD1315_WriteRegWrap(void *handle, uint16_t Reg, uint8_t* pData, uint16_t Length)
{
 8008f46:	b580      	push	{r7, lr}
 8008f48:	b086      	sub	sp, #24
 8008f4a:	af00      	add	r7, sp, #0
 8008f4c:	60f8      	str	r0, [r7, #12]
 8008f4e:	607a      	str	r2, [r7, #4]
 8008f50:	461a      	mov	r2, r3
 8008f52:	460b      	mov	r3, r1
 8008f54:	817b      	strh	r3, [r7, #10]
 8008f56:	4613      	mov	r3, r2
 8008f58:	813b      	strh	r3, [r7, #8]
  SSD1315_Object_t *pObj = (SSD1315_Object_t *)handle;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(Reg, pData, Length);
 8008f5e:	697b      	ldr	r3, [r7, #20]
 8008f60:	689b      	ldr	r3, [r3, #8]
 8008f62:	893a      	ldrh	r2, [r7, #8]
 8008f64:	8978      	ldrh	r0, [r7, #10]
 8008f66:	6879      	ldr	r1, [r7, #4]
 8008f68:	4798      	blx	r3
 8008f6a:	4603      	mov	r3, r0
}
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	3718      	adds	r7, #24
 8008f70:	46bd      	mov	sp, r7
 8008f72:	bd80      	pop	{r7, pc}

08008f74 <ssd1315_Clear>:
  * @brief  Clear Display screen.
  * @param  ColorCode the color use to clear the screen (SSD1315_COLOR_WHITE or SSD1315_COLOR_BLACK).
  * @retval None
  */
static void ssd1315_Clear(uint16_t ColorCode)
{
 8008f74:	b580      	push	{r7, lr}
 8008f76:	b082      	sub	sp, #8
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	4603      	mov	r3, r0
 8008f7c:	80fb      	strh	r3, [r7, #6]
  /* Check color */
  if (ColorCode == SSD1315_COLOR_WHITE) 
 8008f7e:	88fb      	ldrh	r3, [r7, #6]
 8008f80:	2bff      	cmp	r3, #255	@ 0xff
 8008f82:	d106      	bne.n	8008f92 <ssd1315_Clear+0x1e>
  {
    memset(PhysFrameBuffer, SSD1315_COLOR_WHITE, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 8008f84:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008f88:	21ff      	movs	r1, #255	@ 0xff
 8008f8a:	4807      	ldr	r0, [pc, #28]	@ (8008fa8 <ssd1315_Clear+0x34>)
 8008f8c:	f00a fc34 	bl	80137f8 <memset>
  }
  else
  {
    memset(PhysFrameBuffer, SSD1315_COLOR_BLACK, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
  }
}
 8008f90:	e005      	b.n	8008f9e <ssd1315_Clear+0x2a>
    memset(PhysFrameBuffer, SSD1315_COLOR_BLACK, SSD1315_LCD_COLUMN_NUMBER*SSD1315_LCD_PAGE_NUMBER);
 8008f92:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008f96:	2100      	movs	r1, #0
 8008f98:	4803      	ldr	r0, [pc, #12]	@ (8008fa8 <ssd1315_Clear+0x34>)
 8008f9a:	f00a fc2d 	bl	80137f8 <memset>
}
 8008f9e:	bf00      	nop
 8008fa0:	3708      	adds	r7, #8
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bd80      	pop	{r7, pc}
 8008fa6:	bf00      	nop
 8008fa8:	20001060 	.word	0x20001060

08008fac <SSD1315_IO_Delay>:
  * @brief  SSD1315 delay.
  * @param  Delay Delay in ms.
  * @retval Component error status.
  */
static int32_t SSD1315_IO_Delay(SSD1315_Object_t *pObj, uint32_t Delay)
{
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b084      	sub	sp, #16
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
 8008fb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  tickstart = pObj->IO.GetTick();
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	691b      	ldr	r3, [r3, #16]
 8008fba:	4798      	blx	r3
 8008fbc:	4603      	mov	r3, r0
 8008fbe:	60fb      	str	r3, [r7, #12]
  while((pObj->IO.GetTick() - tickstart) < Delay)
 8008fc0:	bf00      	nop
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	691b      	ldr	r3, [r3, #16]
 8008fc6:	4798      	blx	r3
 8008fc8:	4603      	mov	r3, r0
 8008fca:	461a      	mov	r2, r3
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	1ad3      	subs	r3, r2, r3
 8008fd0:	683a      	ldr	r2, [r7, #0]
 8008fd2:	429a      	cmp	r2, r3
 8008fd4:	d8f5      	bhi.n	8008fc2 <SSD1315_IO_Delay+0x16>
  {
  }
  return SSD1315_OK;
 8008fd6:	2300      	movs	r3, #0
}
 8008fd8:	4618      	mov	r0, r3
 8008fda:	3710      	adds	r7, #16
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bd80      	pop	{r7, pc}

08008fe0 <ssd1315_write_reg>:
  * @param  uint8_t reg: register to write
  * @param  uint8_t* data: pointer to data to write in register reg
  *
*/
int32_t ssd1315_write_reg(ssd1315_ctx_t *ctx, uint16_t reg, uint8_t *data, uint16_t length)
{
 8008fe0:	b590      	push	{r4, r7, lr}
 8008fe2:	b085      	sub	sp, #20
 8008fe4:	af00      	add	r7, sp, #0
 8008fe6:	60f8      	str	r0, [r7, #12]
 8008fe8:	607a      	str	r2, [r7, #4]
 8008fea:	461a      	mov	r2, r3
 8008fec:	460b      	mov	r3, r1
 8008fee:	817b      	strh	r3, [r7, #10]
 8008ff0:	4613      	mov	r3, r2
 8008ff2:	813b      	strh	r3, [r7, #8]
  return ctx->WriteReg(ctx->handle, reg, data, length);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	681c      	ldr	r4, [r3, #0]
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	6898      	ldr	r0, [r3, #8]
 8008ffc:	893b      	ldrh	r3, [r7, #8]
 8008ffe:	8979      	ldrh	r1, [r7, #10]
 8009000:	687a      	ldr	r2, [r7, #4]
 8009002:	47a0      	blx	r4
 8009004:	4603      	mov	r3, r0
}
 8009006:	4618      	mov	r0, r3
 8009008:	3714      	adds	r7, #20
 800900a:	46bd      	mov	sp, r7
 800900c:	bd90      	pop	{r4, r7, pc}

0800900e <LL_AHB2_GRP1_EnableClock>:
{
 800900e:	b480      	push	{r7}
 8009010:	b085      	sub	sp, #20
 8009012:	af00      	add	r7, sp, #0
 8009014:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8009016:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800901a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800901c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	4313      	orrs	r3, r2
 8009024:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8009026:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800902a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	4013      	ands	r3, r2
 8009030:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009032:	68fb      	ldr	r3, [r7, #12]
}
 8009034:	bf00      	nop
 8009036:	3714      	adds	r7, #20
 8009038:	46bd      	mov	sp, r7
 800903a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903e:	4770      	bx	lr

08009040 <BSP_PWM_LED_IRQHandler>:
/**
  * @brief  BSP PWM LED interrupt handler.
  * @retval None
  */
void BSP_PWM_LED_IRQHandler(void)
{
 8009040:	b480      	push	{r7}
 8009042:	af00      	add	r7, sp, #0
  __HAL_TIM_CLEAR_FLAG(&PwmLed_TimerHandle, TIM_IT_UPDATE);
 8009044:	4b07      	ldr	r3, [pc, #28]	@ (8009064 <BSP_PWM_LED_IRQHandler+0x24>)
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	f06f 0201 	mvn.w	r2, #1
 800904c:	611a      	str	r2, [r3, #16]
  CycleCount++;
 800904e:	4b06      	ldr	r3, [pc, #24]	@ (8009068 <BSP_PWM_LED_IRQHandler+0x28>)
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	3301      	adds	r3, #1
 8009054:	4a04      	ldr	r2, [pc, #16]	@ (8009068 <BSP_PWM_LED_IRQHandler+0x28>)
 8009056:	6013      	str	r3, [r2, #0]
}
 8009058:	bf00      	nop
 800905a:	46bd      	mov	sp, r7
 800905c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009060:	4770      	bx	lr
 8009062:	bf00      	nop
 8009064:	20001470 	.word	0x20001470
 8009068:	200014bc 	.word	0x200014bc

0800906c <BSP_PB_Init>:
  *     @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line with interrupt
  *                            generation capability
  * @retval BSP error code
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b088      	sub	sp, #32
 8009070:	af00      	add	r7, sp, #0
 8009072:	4603      	mov	r3, r0
 8009074:	460a      	mov	r2, r1
 8009076:	71fb      	strb	r3, [r7, #7]
 8009078:	4613      	mov	r3, r2
 800907a:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 800907c:	f107 030c 	add.w	r3, r7, #12
 8009080:	2200      	movs	r2, #0
 8009082:	601a      	str	r2, [r3, #0]
 8009084:	605a      	str	r2, [r3, #4]
 8009086:	609a      	str	r2, [r3, #8]
 8009088:	60da      	str	r2, [r3, #12]
 800908a:	611a      	str	r2, [r3, #16]
  static BSP_EXTI_LineCallback button_callback[BUTTONn] = {BUTTON_USER1_EXTI_Callback, BUTTON_USER2_EXTI_Callback};
  static uint32_t button_interrupt_priority[BUTTONn] = {BSP_BUTTON_USERx_IT_PRIORITY, BSP_BUTTON_USERx_IT_PRIORITY};
  static const uint32_t button_exti_line[BUTTONn] = {BUTTON_USER1_EXTI_LINE, BUTTON_USER2_EXTI_LINE};

  /* Enable the BUTTON Clock */
  BUTTON_USERx_GPIO_CLK_ENABLE(Button);
 800908c:	79fb      	ldrb	r3, [r7, #7]
 800908e:	2b00      	cmp	r3, #0
 8009090:	d103      	bne.n	800909a <BSP_PB_Init+0x2e>
 8009092:	2004      	movs	r0, #4
 8009094:	f7ff ffbb 	bl	800900e <LL_AHB2_GRP1_EnableClock>
 8009098:	e005      	b.n	80090a6 <BSP_PB_Init+0x3a>
 800909a:	79fb      	ldrb	r3, [r7, #7]
 800909c:	2b01      	cmp	r3, #1
 800909e:	d102      	bne.n	80090a6 <BSP_PB_Init+0x3a>
 80090a0:	2004      	movs	r0, #4
 80090a2:	f7ff ffb4 	bl	800900e <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 80090a6:	79fb      	ldrb	r3, [r7, #7]
 80090a8:	4a29      	ldr	r2, [pc, #164]	@ (8009150 <BSP_PB_Init+0xe4>)
 80090aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80090ae:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80090b0:	2301      	movs	r3, #1
 80090b2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80090b4:	2302      	movs	r3, #2
 80090b6:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 80090b8:	79bb      	ldrb	r3, [r7, #6]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d10c      	bne.n	80090d8 <BSP_PB_Init+0x6c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80090be:	2300      	movs	r3, #0
 80090c0:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80090c2:	79fb      	ldrb	r3, [r7, #7]
 80090c4:	4a23      	ldr	r2, [pc, #140]	@ (8009154 <BSP_PB_Init+0xe8>)
 80090c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80090ca:	f107 020c 	add.w	r2, r7, #12
 80090ce:	4611      	mov	r1, r2
 80090d0:	4618      	mov	r0, r3
 80090d2:	f001 faf1 	bl	800a6b8 <HAL_GPIO_Init>
 80090d6:	e035      	b.n	8009144 <BSP_PB_Init+0xd8>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 80090d8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80090dc:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80090de:	79fb      	ldrb	r3, [r7, #7]
 80090e0:	4a1c      	ldr	r2, [pc, #112]	@ (8009154 <BSP_PB_Init+0xe8>)
 80090e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80090e6:	f107 020c 	add.w	r2, r7, #12
 80090ea:	4611      	mov	r1, r2
 80090ec:	4618      	mov	r0, r3
 80090ee:	f001 fae3 	bl	800a6b8 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], button_exti_line[Button]);
 80090f2:	79fb      	ldrb	r3, [r7, #7]
 80090f4:	00db      	lsls	r3, r3, #3
 80090f6:	4a18      	ldr	r2, [pc, #96]	@ (8009158 <BSP_PB_Init+0xec>)
 80090f8:	441a      	add	r2, r3
 80090fa:	79fb      	ldrb	r3, [r7, #7]
 80090fc:	4917      	ldr	r1, [pc, #92]	@ (800915c <BSP_PB_Init+0xf0>)
 80090fe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8009102:	4619      	mov	r1, r3
 8009104:	4610      	mov	r0, r2
 8009106:	f001 fac3 	bl	800a690 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button], HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 800910a:	79fb      	ldrb	r3, [r7, #7]
 800910c:	00db      	lsls	r3, r3, #3
 800910e:	4a12      	ldr	r2, [pc, #72]	@ (8009158 <BSP_PB_Init+0xec>)
 8009110:	1898      	adds	r0, r3, r2
 8009112:	79fb      	ldrb	r3, [r7, #7]
 8009114:	4a12      	ldr	r2, [pc, #72]	@ (8009160 <BSP_PB_Init+0xf4>)
 8009116:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800911a:	461a      	mov	r2, r3
 800911c:	2100      	movs	r1, #0
 800911e:	f001 fa9d 	bl	800a65c <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 8009122:	79fb      	ldrb	r3, [r7, #7]
 8009124:	4a0f      	ldr	r2, [pc, #60]	@ (8009164 <BSP_PB_Init+0xf8>)
 8009126:	56d0      	ldrsb	r0, [r2, r3]
 8009128:	79fb      	ldrb	r3, [r7, #7]
 800912a:	4a0f      	ldr	r2, [pc, #60]	@ (8009168 <BSP_PB_Init+0xfc>)
 800912c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009130:	2200      	movs	r2, #0
 8009132:	4619      	mov	r1, r3
 8009134:	f000 ffb9 	bl	800a0aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8009138:	79fb      	ldrb	r3, [r7, #7]
 800913a:	4a0a      	ldr	r2, [pc, #40]	@ (8009164 <BSP_PB_Init+0xf8>)
 800913c:	56d3      	ldrsb	r3, [r2, r3]
 800913e:	4618      	mov	r0, r3
 8009140:	f000 ffcd 	bl	800a0de <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8009144:	2300      	movs	r3, #0
}
 8009146:	4618      	mov	r0, r3
 8009148:	3720      	adds	r7, #32
 800914a:	46bd      	mov	sp, r7
 800914c:	bd80      	pop	{r7, pc}
 800914e:	bf00      	nop
 8009150:	0801c210 	.word	0x0801c210
 8009154:	200003f0 	.word	0x200003f0
 8009158:	20001460 	.word	0x20001460
 800915c:	0801c218 	.word	0x0801c218
 8009160:	200003f8 	.word	0x200003f8
 8009164:	0801c214 	.word	0x0801c214
 8009168:	20000400 	.word	0x20000400

0800916c <BSP_PB_Callback>:
  *           @arg BUTTON_SW1
  *           @arg BUTTON_SW2
  * @retval None.
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 800916c:	b480      	push	{r7}
 800916e:	b083      	sub	sp, #12
 8009170:	af00      	add	r7, sp, #0
 8009172:	4603      	mov	r3, r0
 8009174:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8009176:	bf00      	nop
 8009178:	370c      	adds	r7, #12
 800917a:	46bd      	mov	sp, r7
 800917c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009180:	4770      	bx	lr

08009182 <BUTTON_USER1_EXTI_Callback>:
/**
  * @brief  BUTTON1 EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER1_EXTI_Callback(void)
{
 8009182:	b580      	push	{r7, lr}
 8009184:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER1);
 8009186:	2000      	movs	r0, #0
 8009188:	f7ff fff0 	bl	800916c <BSP_PB_Callback>
}
 800918c:	bf00      	nop
 800918e:	bd80      	pop	{r7, pc}

08009190 <BUTTON_USER2_EXTI_Callback>:
/**
  * @brief  BUTTON2 EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER2_EXTI_Callback(void)
{
 8009190:	b580      	push	{r7, lr}
 8009192:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER2);
 8009194:	2001      	movs	r0, #1
 8009196:	f7ff ffe9 	bl	800916c <BSP_PB_Callback>
}
 800919a:	bf00      	nop
 800919c:	bd80      	pop	{r7, pc}

0800919e <LL_AHB2_GRP1_EnableClock>:
{
 800919e:	b480      	push	{r7}
 80091a0:	b085      	sub	sp, #20
 80091a2:	af00      	add	r7, sp, #0
 80091a4:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80091a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80091aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80091ac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	4313      	orrs	r3, r2
 80091b4:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80091b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80091ba:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	4013      	ands	r3, r2
 80091c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80091c2:	68fb      	ldr	r3, [r7, #12]
}
 80091c4:	bf00      	nop
 80091c6:	3714      	adds	r7, #20
 80091c8:	46bd      	mov	sp, r7
 80091ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091ce:	4770      	bx	lr

080091d0 <LL_APB2_GRP1_EnableClock>:
{
 80091d0:	b480      	push	{r7}
 80091d2:	b085      	sub	sp, #20
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80091d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80091dc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80091de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	4313      	orrs	r3, r2
 80091e6:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80091e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80091ec:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	4013      	ands	r3, r2
 80091f2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80091f4:	68fb      	ldr	r3, [r7, #12]
}
 80091f6:	bf00      	nop
 80091f8:	3714      	adds	r7, #20
 80091fa:	46bd      	mov	sp, r7
 80091fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009200:	4770      	bx	lr
	...

08009204 <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8009204:	b580      	push	{r7, lr}
 8009206:	b082      	sub	sp, #8
 8009208:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800920a:	2300      	movs	r3, #0
 800920c:	607b      	str	r3, [r7, #4]

  hbus_spi1.Instance  = BUS_SPI1_INSTANCE;
 800920e:	4b11      	ldr	r3, [pc, #68]	@ (8009254 <BSP_SPI1_Init+0x50>)
 8009210:	4a11      	ldr	r2, [pc, #68]	@ (8009258 <BSP_SPI1_Init+0x54>)
 8009212:	601a      	str	r2, [r3, #0]

  if (HAL_SPI_GetState(&hbus_spi1) == HAL_SPI_STATE_RESET)
 8009214:	480f      	ldr	r0, [pc, #60]	@ (8009254 <BSP_SPI1_Init+0x50>)
 8009216:	f004 fc8f 	bl	800db38 <HAL_SPI_GetState>
 800921a:	4603      	mov	r3, r0
 800921c:	2b00      	cmp	r3, #0
 800921e:	d114      	bne.n	800924a <BSP_SPI1_Init+0x46>
  {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0)
    /* Init the SPI Msp */
    SPI1_MspInit(&hbus_spi1);
 8009220:	480c      	ldr	r0, [pc, #48]	@ (8009254 <BSP_SPI1_Init+0x50>)
 8009222:	f000 f89a 	bl	800935a <SPI1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    /* Init the SPI */
    if (MX_SPI1_Init(&hbus_spi1, SPI_GetPrescaler( HAL_RCC_GetPCLK1Freq(), BUS_SPI1_BAUDRATE)) != HAL_OK)
 8009226:	f003 fa15 	bl	800c654 <HAL_RCC_GetPCLK1Freq>
 800922a:	4603      	mov	r3, r0
 800922c:	490b      	ldr	r1, [pc, #44]	@ (800925c <BSP_SPI1_Init+0x58>)
 800922e:	4618      	mov	r0, r3
 8009230:	f000 f8c4 	bl	80093bc <SPI_GetPrescaler>
 8009234:	4603      	mov	r3, r0
 8009236:	4619      	mov	r1, r3
 8009238:	4806      	ldr	r0, [pc, #24]	@ (8009254 <BSP_SPI1_Init+0x50>)
 800923a:	f000 f811 	bl	8009260 <MX_SPI1_Init>
 800923e:	4603      	mov	r3, r0
 8009240:	2b00      	cmp	r3, #0
 8009242:	d002      	beq.n	800924a <BSP_SPI1_Init+0x46>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 8009244:	f06f 0307 	mvn.w	r3, #7
 8009248:	607b      	str	r3, [r7, #4]
    }
  }

  return ret;
 800924a:	687b      	ldr	r3, [r7, #4]
}
 800924c:	4618      	mov	r0, r3
 800924e:	3708      	adds	r7, #8
 8009250:	46bd      	mov	sp, r7
 8009252:	bd80      	pop	{r7, pc}
 8009254:	200014c0 	.word	0x200014c0
 8009258:	40013000 	.word	0x40013000
 800925c:	00bebc20 	.word	0x00bebc20

08009260 <MX_SPI1_Init>:
  * @param  phspi             SPI handler
  * @param  BaudratePrescaler prsecaler to set for SPI baudrate
  * @retval HAL status
  */
__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* phspi, uint32_t BaudratePrescaler)
{
 8009260:	b580      	push	{r7, lr}
 8009262:	b084      	sub	sp, #16
 8009264:	af00      	add	r7, sp, #0
 8009266:	6078      	str	r0, [r7, #4]
 8009268:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800926a:	2300      	movs	r3, #0
 800926c:	73fb      	strb	r3, [r7, #15]

  phspi->Init.Mode              = SPI_MODE_MASTER;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8009274:	605a      	str	r2, [r3, #4]
  phspi->Init.Direction         = SPI_DIRECTION_2LINES;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	2200      	movs	r2, #0
 800927a:	609a      	str	r2, [r3, #8]
  phspi->Init.DataSize          = SPI_DATASIZE_8BIT;
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8009282:	60da      	str	r2, [r3, #12]
  phspi->Init.CLKPolarity       = SPI_POLARITY_HIGH;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	2202      	movs	r2, #2
 8009288:	611a      	str	r2, [r3, #16]
  phspi->Init.CLKPhase          = SPI_PHASE_1EDGE;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2200      	movs	r2, #0
 800928e:	615a      	str	r2, [r3, #20]
  phspi->Init.NSS               = SPI_NSS_SOFT;
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009296:	619a      	str	r2, [r3, #24]
  phspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2210      	movs	r2, #16
 800929c:	61da      	str	r2, [r3, #28]
  phspi->Init.FirstBit          = SPI_FIRSTBIT_MSB;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2200      	movs	r2, #0
 80092a2:	621a      	str	r2, [r3, #32]
  phspi->Init.TIMode            = SPI_TIMODE_DISABLE;
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	2200      	movs	r2, #0
 80092a8:	625a      	str	r2, [r3, #36]	@ 0x24
  phspi->Init.CRCCalculation    = SPI_CRCCALCULATION_DISABLE;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2200      	movs	r2, #0
 80092ae:	629a      	str	r2, [r3, #40]	@ 0x28
  phspi->Init.CRCPolynomial     = 7;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2207      	movs	r2, #7
 80092b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  if(HAL_SPI_Init(phspi) != HAL_OK)
 80092b6:	6878      	ldr	r0, [r7, #4]
 80092b8:	f004 f806 	bl	800d2c8 <HAL_SPI_Init>
 80092bc:	4603      	mov	r3, r0
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d001      	beq.n	80092c6 <MX_SPI1_Init+0x66>
  {
    ret = HAL_ERROR;
 80092c2:	2301      	movs	r3, #1
 80092c4:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80092c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80092c8:	4618      	mov	r0, r3
 80092ca:	3710      	adds	r7, #16
 80092cc:	46bd      	mov	sp, r7
 80092ce:	bd80      	pop	{r7, pc}

080092d0 <BSP_SPI1_Send>:
  * @param  pData  Pointer to data buffer to send
  * @param  Length Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_Send(uint8_t *pData, uint16_t Length)
{  
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b084      	sub	sp, #16
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
 80092d8:	460b      	mov	r3, r1
 80092da:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 80092dc:	2300      	movs	r3, #0
 80092de:	60fb      	str	r3, [r7, #12]
  
  if(HAL_SPI_Transmit(&hbus_spi1, pData, Length, BUS_SPI1_TIMEOUT) == HAL_OK)
 80092e0:	887a      	ldrh	r2, [r7, #2]
 80092e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80092e6:	6879      	ldr	r1, [r7, #4]
 80092e8:	4806      	ldr	r0, [pc, #24]	@ (8009304 <BSP_SPI1_Send+0x34>)
 80092ea:	f004 f890 	bl	800d40e <HAL_SPI_Transmit>
 80092ee:	4603      	mov	r3, r0
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d101      	bne.n	80092f8 <BSP_SPI1_Send+0x28>
  {
    ret = BSP_ERROR_NONE;
 80092f4:	2300      	movs	r3, #0
 80092f6:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 80092f8:	68fb      	ldr	r3, [r7, #12]
}
 80092fa:	4618      	mov	r0, r3
 80092fc:	3710      	adds	r7, #16
 80092fe:	46bd      	mov	sp, r7
 8009300:	bd80      	pop	{r7, pc}
 8009302:	bf00      	nop
 8009304:	200014c0 	.word	0x200014c0

08009308 <BSP_SPI1_Recv>:
  * @param  pData  Pointer to data buffer to receive
  * @param  Length Length of data in byte
  * @retval BSP status
  */
int32_t  BSP_SPI1_Recv(uint8_t *pData, uint16_t Length)
{
 8009308:	b580      	push	{r7, lr}
 800930a:	b086      	sub	sp, #24
 800930c:	af02      	add	r7, sp, #8
 800930e:	6078      	str	r0, [r7, #4]
 8009310:	460b      	mov	r3, r1
 8009312:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_UNKNOWN_FAILURE;
 8009314:	f06f 0305 	mvn.w	r3, #5
 8009318:	60fb      	str	r3, [r7, #12]
  uint32_t tx_data = 0xFFFFFFFFU;
 800931a:	f04f 33ff 	mov.w	r3, #4294967295
 800931e:	60bb      	str	r3, [r7, #8]

  if(HAL_SPI_TransmitReceive(&hbus_spi1, (uint8_t*)&tx_data, pData, Length, BUS_SPI1_TIMEOUT) == HAL_OK)
 8009320:	887b      	ldrh	r3, [r7, #2]
 8009322:	f107 0108 	add.w	r1, r7, #8
 8009326:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800932a:	9200      	str	r2, [sp, #0]
 800932c:	687a      	ldr	r2, [r7, #4]
 800932e:	4806      	ldr	r0, [pc, #24]	@ (8009348 <BSP_SPI1_Recv+0x40>)
 8009330:	f004 f9e3 	bl	800d6fa <HAL_SPI_TransmitReceive>
 8009334:	4603      	mov	r3, r0
 8009336:	2b00      	cmp	r3, #0
 8009338:	d101      	bne.n	800933e <BSP_SPI1_Recv+0x36>
  {
    ret = BSP_ERROR_NONE;
 800933a:	2300      	movs	r3, #0
 800933c:	60fb      	str	r3, [r7, #12]
  }
  return ret;
 800933e:	68fb      	ldr	r3, [r7, #12]
}
 8009340:	4618      	mov	r0, r3
 8009342:	3710      	adds	r7, #16
 8009344:	46bd      	mov	sp, r7
 8009346:	bd80      	pop	{r7, pc}
 8009348:	200014c0 	.word	0x200014c0

0800934c <BSP_GetTick>:
/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8009350:	f000 fd40 	bl	8009dd4 <HAL_GetTick>
 8009354:	4603      	mov	r3, r0
}
 8009356:	4618      	mov	r0, r3
 8009358:	bd80      	pop	{r7, pc}

0800935a <SPI1_MspInit>:
  * @brief  Initializes SPI MSP.
  * @param  hspi  SPI handler
  * @retval None
  */
static void SPI1_MspInit(SPI_HandleTypeDef* hspi)
{
 800935a:	b580      	push	{r7, lr}
 800935c:	b088      	sub	sp, #32
 800935e:	af00      	add	r7, sp, #0
 8009360:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock  */
  BUS_SPI1_CLOCK_ENABLE();
 8009362:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8009366:	f7ff ff33 	bl	80091d0 <LL_APB2_GRP1_EnableClock>

  /* enable SPIx gpio clock */
  BUS_SPI1_GPIO_CLKA_ENABLE();
 800936a:	2001      	movs	r0, #1
 800936c:	f7ff ff17 	bl	800919e <LL_AHB2_GRP1_EnableClock>

  /* configure SPIx SCK, MOSI */
  GPIO_InitStructure.Pin       = BUS_SPI1_MOSI_PIN;
 8009370:	2380      	movs	r3, #128	@ 0x80
 8009372:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode      = GPIO_MODE_AF_PP;
 8009374:	2302      	movs	r3, #2
 8009376:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull      = GPIO_PULLDOWN;
 8009378:	2302      	movs	r3, #2
 800937a:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_LOW;
 800937c:	2300      	movs	r3, #0
 800937e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Alternate = BUS_SPI1_AF;
 8009380:	2305      	movs	r3, #5
 8009382:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUS_SPI1_GPIO_PORTA, &GPIO_InitStructure);
 8009384:	f107 030c 	add.w	r3, r7, #12
 8009388:	4619      	mov	r1, r3
 800938a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800938e:	f001 f993 	bl	800a6b8 <HAL_GPIO_Init>
  
  GPIO_InitStructure.Pin       = BUS_SPI1_SCK_PIN;
 8009392:	2302      	movs	r3, #2
 8009394:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructure.Mode      = GPIO_MODE_AF_PP;
 8009396:	2302      	movs	r3, #2
 8009398:	613b      	str	r3, [r7, #16]
  GPIO_InitStructure.Pull      = GPIO_PULLDOWN;
 800939a:	2302      	movs	r3, #2
 800939c:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Speed     = GPIO_SPEED_FREQ_LOW;
 800939e:	2300      	movs	r3, #0
 80093a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Alternate = BUS_SPI1_AF;
 80093a2:	2305      	movs	r3, #5
 80093a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUS_SPI1_GPIO_PORTA, &GPIO_InitStructure);
 80093a6:	f107 030c 	add.w	r3, r7, #12
 80093aa:	4619      	mov	r1, r3
 80093ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80093b0:	f001 f982 	bl	800a6b8 <HAL_GPIO_Init>

}
 80093b4:	bf00      	nop
 80093b6:	3720      	adds	r7, #32
 80093b8:	46bd      	mov	sp, r7
 80093ba:	bd80      	pop	{r7, pc}

080093bc <SPI_GetPrescaler>:
  * @param  clock_src_freq : SPI source clock in HZ.
  * @param  baudfreq_mbps : SPI baud freq in mbps.
  * @retval Prescaler divisor
  */
static uint32_t SPI_GetPrescaler( uint32_t clock_src_freq, uint32_t baudfreq_mbps )
{
 80093bc:	b480      	push	{r7}
 80093be:	b087      	sub	sp, #28
 80093c0:	af00      	add	r7, sp, #0
 80093c2:	6078      	str	r0, [r7, #4]
 80093c4:	6039      	str	r1, [r7, #0]
  uint32_t divisor = 0;
 80093c6:	2300      	movs	r3, #0
 80093c8:	617b      	str	r3, [r7, #20]
  uint32_t spi_clk = clock_src_freq;
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	613b      	str	r3, [r7, #16]
  uint32_t presc = 0;
 80093ce:	2300      	movs	r3, #0
 80093d0:	60fb      	str	r3, [r7, #12]
    SPI_BAUDRATEPRESCALER_64,
    SPI_BAUDRATEPRESCALER_128,
    SPI_BAUDRATEPRESCALER_256,
  };

  while( spi_clk > baudfreq_mbps)
 80093d2:	e00d      	b.n	80093f0 <SPI_GetPrescaler+0x34>
  {
    presc = baudfreq[divisor];
 80093d4:	4a0d      	ldr	r2, [pc, #52]	@ (800940c <SPI_GetPrescaler+0x50>)
 80093d6:	697b      	ldr	r3, [r7, #20]
 80093d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80093dc:	60fb      	str	r3, [r7, #12]
    if (++divisor > 7U)
 80093de:	697b      	ldr	r3, [r7, #20]
 80093e0:	3301      	adds	r3, #1
 80093e2:	617b      	str	r3, [r7, #20]
 80093e4:	697b      	ldr	r3, [r7, #20]
 80093e6:	2b07      	cmp	r3, #7
 80093e8:	d807      	bhi.n	80093fa <SPI_GetPrescaler+0x3e>
      break;

    spi_clk= ( spi_clk >> 1);
 80093ea:	693b      	ldr	r3, [r7, #16]
 80093ec:	085b      	lsrs	r3, r3, #1
 80093ee:	613b      	str	r3, [r7, #16]
  while( spi_clk > baudfreq_mbps)
 80093f0:	693a      	ldr	r2, [r7, #16]
 80093f2:	683b      	ldr	r3, [r7, #0]
 80093f4:	429a      	cmp	r2, r3
 80093f6:	d8ed      	bhi.n	80093d4 <SPI_GetPrescaler+0x18>
 80093f8:	e000      	b.n	80093fc <SPI_GetPrescaler+0x40>
      break;
 80093fa:	bf00      	nop
  }

  return presc;
 80093fc:	68fb      	ldr	r3, [r7, #12]
}
 80093fe:	4618      	mov	r0, r3
 8009400:	371c      	adds	r7, #28
 8009402:	46bd      	mov	sp, r7
 8009404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009408:	4770      	bx	lr
 800940a:	bf00      	nop
 800940c:	0801c220 	.word	0x0801c220

08009410 <LL_AHB2_GRP1_EnableClock>:
{
 8009410:	b480      	push	{r7}
 8009412:	b085      	sub	sp, #20
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8009418:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800941c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800941e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	4313      	orrs	r3, r2
 8009426:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8009428:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800942c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	4013      	ands	r3, r2
 8009432:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8009434:	68fb      	ldr	r3, [r7, #12]
}
 8009436:	bf00      	nop
 8009438:	3714      	adds	r7, #20
 800943a:	46bd      	mov	sp, r7
 800943c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009440:	4770      	bx	lr
	...

08009444 <BSP_LCD_Init>:
  * @param  Instance LCD Instance
  * @param  Orientation LCD_ORIENTATION_LANDSCAPE
  * @retval BSP status
  */
int32_t BSP_LCD_Init(uint32_t Instance, uint32_t Orientation)
{
 8009444:	b580      	push	{r7, lr}
 8009446:	b084      	sub	sp, #16
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
 800944c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800944e:	2300      	movs	r3, #0
 8009450:	60fb      	str	r3, [r7, #12]

  if (Instance >= LCD_INSTANCES_NBR )
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d003      	beq.n	8009460 <BSP_LCD_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009458:	f06f 0301 	mvn.w	r3, #1
 800945c:	60fb      	str	r3, [r7, #12]
 800945e:	e032      	b.n	80094c6 <BSP_LCD_Init+0x82>
  }
  else
  {
    if(Orientation == LCD_ORIENTATION_LANDSCAPE)
 8009460:	683b      	ldr	r3, [r7, #0]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d113      	bne.n	800948e <BSP_LCD_Init+0x4a>
    {
      LcdCtx[Instance].Width  = LCD_DEFAULT_WIDTH;
 8009466:	491a      	ldr	r1, [pc, #104]	@ (80094d0 <BSP_LCD_Init+0x8c>)
 8009468:	687a      	ldr	r2, [r7, #4]
 800946a:	4613      	mov	r3, r2
 800946c:	005b      	lsls	r3, r3, #1
 800946e:	4413      	add	r3, r2
 8009470:	009b      	lsls	r3, r3, #2
 8009472:	440b      	add	r3, r1
 8009474:	2280      	movs	r2, #128	@ 0x80
 8009476:	601a      	str	r2, [r3, #0]
      LcdCtx[Instance].Height = LCD_DEFAULT_HEIGHT;
 8009478:	4915      	ldr	r1, [pc, #84]	@ (80094d0 <BSP_LCD_Init+0x8c>)
 800947a:	687a      	ldr	r2, [r7, #4]
 800947c:	4613      	mov	r3, r2
 800947e:	005b      	lsls	r3, r3, #1
 8009480:	4413      	add	r3, r2
 8009482:	009b      	lsls	r3, r3, #2
 8009484:	440b      	add	r3, r1
 8009486:	3304      	adds	r3, #4
 8009488:	2240      	movs	r2, #64	@ 0x40
 800948a:	601a      	str	r2, [r3, #0]
 800948c:	e012      	b.n	80094b4 <BSP_LCD_Init+0x70>
    }
    else
    {
      LcdCtx[Instance].Width  = LCD_DEFAULT_HEIGHT;
 800948e:	4910      	ldr	r1, [pc, #64]	@ (80094d0 <BSP_LCD_Init+0x8c>)
 8009490:	687a      	ldr	r2, [r7, #4]
 8009492:	4613      	mov	r3, r2
 8009494:	005b      	lsls	r3, r3, #1
 8009496:	4413      	add	r3, r2
 8009498:	009b      	lsls	r3, r3, #2
 800949a:	440b      	add	r3, r1
 800949c:	2240      	movs	r2, #64	@ 0x40
 800949e:	601a      	str	r2, [r3, #0]
      LcdCtx[Instance].Height = LCD_DEFAULT_WIDTH;
 80094a0:	490b      	ldr	r1, [pc, #44]	@ (80094d0 <BSP_LCD_Init+0x8c>)
 80094a2:	687a      	ldr	r2, [r7, #4]
 80094a4:	4613      	mov	r3, r2
 80094a6:	005b      	lsls	r3, r3, #1
 80094a8:	4413      	add	r3, r2
 80094aa:	009b      	lsls	r3, r3, #2
 80094ac:	440b      	add	r3, r1
 80094ae:	3304      	adds	r3, #4
 80094b0:	2280      	movs	r2, #128	@ 0x80
 80094b2:	601a      	str	r2, [r3, #0]
    }
    
    /* registers the function and initialize the controller */
    if(SSD1315_Probe(Orientation) != BSP_ERROR_NONE)
 80094b4:	6838      	ldr	r0, [r7, #0]
 80094b6:	f000 fb27 	bl	8009b08 <SSD1315_Probe>
 80094ba:	4603      	mov	r3, r0
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d002      	beq.n	80094c6 <BSP_LCD_Init+0x82>
    {
      ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80094c0:	f06f 0306 	mvn.w	r3, #6
 80094c4:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80094c6:	68fb      	ldr	r3, [r7, #12]
}
 80094c8:	4618      	mov	r0, r3
 80094ca:	3710      	adds	r7, #16
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}
 80094d0:	20001528 	.word	0x20001528

080094d4 <BSP_LCD_GetPixelFormat>:
  * @param  Instance LCD Instance
  * @param  PixelFormat Active LCD Pixel Format
  * @retval BSP status
  */
int32_t BSP_LCD_GetPixelFormat(uint32_t Instance, uint32_t *PixelFormat)
{
 80094d4:	b480      	push	{r7}
 80094d6:	b085      	sub	sp, #20
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
 80094dc:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80094de:	2300      	movs	r3, #0
 80094e0:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d003      	beq.n	80094f0 <BSP_LCD_GetPixelFormat+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80094e8:	f06f 0301 	mvn.w	r3, #1
 80094ec:	60fb      	str	r3, [r7, #12]
 80094ee:	e002      	b.n	80094f6 <BSP_LCD_GetPixelFormat+0x22>
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 80094f0:	f06f 030a 	mvn.w	r3, #10
 80094f4:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80094f6:	68fb      	ldr	r3, [r7, #12]
}
 80094f8:	4618      	mov	r0, r3
 80094fa:	3714      	adds	r7, #20
 80094fc:	46bd      	mov	sp, r7
 80094fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009502:	4770      	bx	lr

08009504 <BSP_LCD_GetXSize>:
  * @param  Instance LCD Instance
  * @param  pXSize pointer to Used LCD X size
  * @retval BSP status
  */
int32_t BSP_LCD_GetXSize(uint32_t Instance, uint32_t *pXSize)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b084      	sub	sp, #16
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
 800950c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800950e:	2300      	movs	r3, #0
 8009510:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2b00      	cmp	r3, #0
 8009516:	d003      	beq.n	8009520 <BSP_LCD_GetXSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009518:	f06f 0301 	mvn.w	r3, #1
 800951c:	60fb      	str	r3, [r7, #12]
 800951e:	e01d      	b.n	800955c <BSP_LCD_GetXSize+0x58>
  }
  else if(LcdDrv->GetXSize != NULL)
 8009520:	4b11      	ldr	r3, [pc, #68]	@ (8009568 <BSP_LCD_GetXSize+0x64>)
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009526:	2b00      	cmp	r3, #0
 8009528:	d00e      	beq.n	8009548 <BSP_LCD_GetXSize+0x44>
  {
    if(LcdDrv->GetXSize(LcdCompObj, pXSize) < 0)
 800952a:	4b0f      	ldr	r3, [pc, #60]	@ (8009568 <BSP_LCD_GetXSize+0x64>)
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009530:	4a0e      	ldr	r2, [pc, #56]	@ (800956c <BSP_LCD_GetXSize+0x68>)
 8009532:	6812      	ldr	r2, [r2, #0]
 8009534:	6839      	ldr	r1, [r7, #0]
 8009536:	4610      	mov	r0, r2
 8009538:	4798      	blx	r3
 800953a:	4603      	mov	r3, r0
 800953c:	2b00      	cmp	r3, #0
 800953e:	da0d      	bge.n	800955c <BSP_LCD_GetXSize+0x58>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009540:	f06f 0304 	mvn.w	r3, #4
 8009544:	60fb      	str	r3, [r7, #12]
 8009546:	e009      	b.n	800955c <BSP_LCD_GetXSize+0x58>
    }
  }
  else
  {
    *pXSize = LcdCtx[Instance].Width;
 8009548:	4909      	ldr	r1, [pc, #36]	@ (8009570 <BSP_LCD_GetXSize+0x6c>)
 800954a:	687a      	ldr	r2, [r7, #4]
 800954c:	4613      	mov	r3, r2
 800954e:	005b      	lsls	r3, r3, #1
 8009550:	4413      	add	r3, r2
 8009552:	009b      	lsls	r3, r3, #2
 8009554:	440b      	add	r3, r1
 8009556:	681a      	ldr	r2, [r3, #0]
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	601a      	str	r2, [r3, #0]
  }
  
  return ret;
 800955c:	68fb      	ldr	r3, [r7, #12]
}
 800955e:	4618      	mov	r0, r3
 8009560:	3710      	adds	r7, #16
 8009562:	46bd      	mov	sp, r7
 8009564:	bd80      	pop	{r7, pc}
 8009566:	bf00      	nop
 8009568:	20001534 	.word	0x20001534
 800956c:	20001524 	.word	0x20001524
 8009570:	20001528 	.word	0x20001528

08009574 <BSP_LCD_GetYSize>:
  * @param  Instance LCD Instance
  * @param  pYSize pointer to Used LCD Y size
  * @retval BSP status
  */
int32_t BSP_LCD_GetYSize(uint32_t Instance, uint32_t *pYSize)
{
 8009574:	b580      	push	{r7, lr}
 8009576:	b084      	sub	sp, #16
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
 800957c:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 800957e:	2300      	movs	r3, #0
 8009580:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d003      	beq.n	8009590 <BSP_LCD_GetYSize+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009588:	f06f 0301 	mvn.w	r3, #1
 800958c:	60fb      	str	r3, [r7, #12]
 800958e:	e01e      	b.n	80095ce <BSP_LCD_GetYSize+0x5a>
  }
  else if(LcdDrv->GetYSize != NULL)
 8009590:	4b11      	ldr	r3, [pc, #68]	@ (80095d8 <BSP_LCD_GetYSize+0x64>)
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009596:	2b00      	cmp	r3, #0
 8009598:	d00e      	beq.n	80095b8 <BSP_LCD_GetYSize+0x44>
  {
    if(LcdDrv->GetYSize(LcdCompObj, pYSize) < 0)
 800959a:	4b0f      	ldr	r3, [pc, #60]	@ (80095d8 <BSP_LCD_GetYSize+0x64>)
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80095a0:	4a0e      	ldr	r2, [pc, #56]	@ (80095dc <BSP_LCD_GetYSize+0x68>)
 80095a2:	6812      	ldr	r2, [r2, #0]
 80095a4:	6839      	ldr	r1, [r7, #0]
 80095a6:	4610      	mov	r0, r2
 80095a8:	4798      	blx	r3
 80095aa:	4603      	mov	r3, r0
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	da0e      	bge.n	80095ce <BSP_LCD_GetYSize+0x5a>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80095b0:	f06f 0304 	mvn.w	r3, #4
 80095b4:	60fb      	str	r3, [r7, #12]
 80095b6:	e00a      	b.n	80095ce <BSP_LCD_GetYSize+0x5a>
    }
  }
  else
  {
    *pYSize = LcdCtx[Instance].Height;
 80095b8:	4909      	ldr	r1, [pc, #36]	@ (80095e0 <BSP_LCD_GetYSize+0x6c>)
 80095ba:	687a      	ldr	r2, [r7, #4]
 80095bc:	4613      	mov	r3, r2
 80095be:	005b      	lsls	r3, r3, #1
 80095c0:	4413      	add	r3, r2
 80095c2:	009b      	lsls	r3, r3, #2
 80095c4:	440b      	add	r3, r1
 80095c6:	3304      	adds	r3, #4
 80095c8:	681a      	ldr	r2, [r3, #0]
 80095ca:	683b      	ldr	r3, [r7, #0]
 80095cc:	601a      	str	r2, [r3, #0]
  }

  return ret;
 80095ce:	68fb      	ldr	r3, [r7, #12]
}
 80095d0:	4618      	mov	r0, r3
 80095d2:	3710      	adds	r7, #16
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}
 80095d8:	20001534 	.word	0x20001534
 80095dc:	20001524 	.word	0x20001524
 80095e0:	20001528 	.word	0x20001528

080095e4 <BSP_LCD_DisplayOn>:
  * @brief  Switch On the display.
  * @param  Instance LCD Instance
  * @retval BSP status
  */
int32_t BSP_LCD_DisplayOn(uint32_t Instance)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b084      	sub	sp, #16
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 80095ec:	2300      	movs	r3, #0
 80095ee:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2b00      	cmp	r3, #0
 80095f4:	d003      	beq.n	80095fe <BSP_LCD_DisplayOn+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80095f6:	f06f 0301 	mvn.w	r3, #1
 80095fa:	60fb      	str	r3, [r7, #12]
 80095fc:	e015      	b.n	800962a <BSP_LCD_DisplayOn+0x46>
  }
  else if(LcdDrv->DisplayOn != NULL)
 80095fe:	4b0d      	ldr	r3, [pc, #52]	@ (8009634 <BSP_LCD_DisplayOn+0x50>)
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	68db      	ldr	r3, [r3, #12]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d00d      	beq.n	8009624 <BSP_LCD_DisplayOn+0x40>
  {
    if(LcdDrv->DisplayOn(LcdCompObj) < 0)
 8009608:	4b0a      	ldr	r3, [pc, #40]	@ (8009634 <BSP_LCD_DisplayOn+0x50>)
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	68db      	ldr	r3, [r3, #12]
 800960e:	4a0a      	ldr	r2, [pc, #40]	@ (8009638 <BSP_LCD_DisplayOn+0x54>)
 8009610:	6812      	ldr	r2, [r2, #0]
 8009612:	4610      	mov	r0, r2
 8009614:	4798      	blx	r3
 8009616:	4603      	mov	r3, r0
 8009618:	2b00      	cmp	r3, #0
 800961a:	da06      	bge.n	800962a <BSP_LCD_DisplayOn+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800961c:	f06f 0304 	mvn.w	r3, #4
 8009620:	60fb      	str	r3, [r7, #12]
 8009622:	e002      	b.n	800962a <BSP_LCD_DisplayOn+0x46>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 8009624:	f06f 030a 	mvn.w	r3, #10
 8009628:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800962a:	68fb      	ldr	r3, [r7, #12]
}
 800962c:	4618      	mov	r0, r3
 800962e:	3710      	adds	r7, #16
 8009630:	46bd      	mov	sp, r7
 8009632:	bd80      	pop	{r7, pc}
 8009634:	20001534 	.word	0x20001534
 8009638:	20001524 	.word	0x20001524

0800963c <BSP_LCD_Refresh>:
  * @brief  Refresh the display.
  * @param  Instance LCD Instance
  * @retval BSP status
  */
int32_t BSP_LCD_Refresh(uint32_t Instance)
{
 800963c:	b580      	push	{r7, lr}
 800963e:	b084      	sub	sp, #16
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8009644:	2300      	movs	r3, #0
 8009646:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	2b00      	cmp	r3, #0
 800964c:	d003      	beq.n	8009656 <BSP_LCD_Refresh+0x1a>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800964e:	f06f 0301 	mvn.w	r3, #1
 8009652:	60fb      	str	r3, [r7, #12]
 8009654:	e015      	b.n	8009682 <BSP_LCD_Refresh+0x46>
  }
  else if(LcdDrv->Refresh != NULL)
 8009656:	4b0d      	ldr	r3, [pc, #52]	@ (800968c <BSP_LCD_Refresh+0x50>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800965c:	2b00      	cmp	r3, #0
 800965e:	d00d      	beq.n	800967c <BSP_LCD_Refresh+0x40>
  {
    if(LcdDrv->Refresh(LcdCompObj) < 0)
 8009660:	4b0a      	ldr	r3, [pc, #40]	@ (800968c <BSP_LCD_Refresh+0x50>)
 8009662:	681b      	ldr	r3, [r3, #0]
 8009664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009666:	4a0a      	ldr	r2, [pc, #40]	@ (8009690 <BSP_LCD_Refresh+0x54>)
 8009668:	6812      	ldr	r2, [r2, #0]
 800966a:	4610      	mov	r0, r2
 800966c:	4798      	blx	r3
 800966e:	4603      	mov	r3, r0
 8009670:	2b00      	cmp	r3, #0
 8009672:	da06      	bge.n	8009682 <BSP_LCD_Refresh+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009674:	f06f 0304 	mvn.w	r3, #4
 8009678:	60fb      	str	r3, [r7, #12]
 800967a:	e002      	b.n	8009682 <BSP_LCD_Refresh+0x46>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 800967c:	f06f 030a 	mvn.w	r3, #10
 8009680:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8009682:	68fb      	ldr	r3, [r7, #12]
}
 8009684:	4618      	mov	r0, r3
 8009686:	3710      	adds	r7, #16
 8009688:	46bd      	mov	sp, r7
 800968a:	bd80      	pop	{r7, pc}
 800968c:	20001534 	.word	0x20001534
 8009690:	20001524 	.word	0x20001524

08009694 <BSP_LCD_DrawBitmap>:
  * @param  Ypos Bmp Y position in the LCD
  * @param  pBmp Pointer to Bmp picture address in the internal Flash
  * @retval BSP status
  */
int32_t BSP_LCD_DrawBitmap(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pBmp)
{
 8009694:	b590      	push	{r4, r7, lr}
 8009696:	b087      	sub	sp, #28
 8009698:	af00      	add	r7, sp, #0
 800969a:	60f8      	str	r0, [r7, #12]
 800969c:	60b9      	str	r1, [r7, #8]
 800969e:	607a      	str	r2, [r7, #4]
 80096a0:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80096a2:	2300      	movs	r3, #0
 80096a4:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d003      	beq.n	80096b4 <BSP_LCD_DrawBitmap+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80096ac:	f06f 0301 	mvn.w	r3, #1
 80096b0:	617b      	str	r3, [r7, #20]
 80096b2:	e017      	b.n	80096e4 <BSP_LCD_DrawBitmap+0x50>
  }
  else if(LcdDrv->DrawBitmap != NULL)
 80096b4:	4b0e      	ldr	r3, [pc, #56]	@ (80096f0 <BSP_LCD_DrawBitmap+0x5c>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d00f      	beq.n	80096de <BSP_LCD_DrawBitmap+0x4a>
  {
    /* Draw the bitmap on LCD */
    if (LcdDrv->DrawBitmap(LcdCompObj, Xpos, Ypos, pBmp) < 0)
 80096be:	4b0c      	ldr	r3, [pc, #48]	@ (80096f0 <BSP_LCD_DrawBitmap+0x5c>)
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	6c1c      	ldr	r4, [r3, #64]	@ 0x40
 80096c4:	4b0b      	ldr	r3, [pc, #44]	@ (80096f4 <BSP_LCD_DrawBitmap+0x60>)
 80096c6:	6818      	ldr	r0, [r3, #0]
 80096c8:	683b      	ldr	r3, [r7, #0]
 80096ca:	687a      	ldr	r2, [r7, #4]
 80096cc:	68b9      	ldr	r1, [r7, #8]
 80096ce:	47a0      	blx	r4
 80096d0:	4603      	mov	r3, r0
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	da06      	bge.n	80096e4 <BSP_LCD_DrawBitmap+0x50>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80096d6:	f06f 0304 	mvn.w	r3, #4
 80096da:	617b      	str	r3, [r7, #20]
 80096dc:	e002      	b.n	80096e4 <BSP_LCD_DrawBitmap+0x50>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 80096de:	f06f 030a 	mvn.w	r3, #10
 80096e2:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80096e4:	697b      	ldr	r3, [r7, #20]
}
 80096e6:	4618      	mov	r0, r3
 80096e8:	371c      	adds	r7, #28
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bd90      	pop	{r4, r7, pc}
 80096ee:	bf00      	nop
 80096f0:	20001534 	.word	0x20001534
 80096f4:	20001524 	.word	0x20001524

080096f8 <BSP_LCD_FillRGBRect>:
  * @param  Width width of the rectangle to fill.
  * @param  Height height of the rectangle to fill.
  * @retval BSP status.
  */
int32_t BSP_LCD_FillRGBRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 80096f8:	b590      	push	{r4, r7, lr}
 80096fa:	b089      	sub	sp, #36	@ 0x24
 80096fc:	af02      	add	r7, sp, #8
 80096fe:	60f8      	str	r0, [r7, #12]
 8009700:	60b9      	str	r1, [r7, #8]
 8009702:	607a      	str	r2, [r7, #4]
 8009704:	603b      	str	r3, [r7, #0]
   int32_t ret = BSP_ERROR_NONE;
 8009706:	2300      	movs	r3, #0
 8009708:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d003      	beq.n	8009718 <BSP_LCD_FillRGBRect+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8009710:	f06f 0301 	mvn.w	r3, #1
 8009714:	617b      	str	r3, [r7, #20]
 8009716:	e01b      	b.n	8009750 <BSP_LCD_FillRGBRect+0x58>
  }
  else if(LcdDrv->FillRGBRect != NULL)
 8009718:	4b10      	ldr	r3, [pc, #64]	@ (800975c <BSP_LCD_FillRGBRect+0x64>)
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800971e:	2b00      	cmp	r3, #0
 8009720:	d013      	beq.n	800974a <BSP_LCD_FillRGBRect+0x52>
  {
    /* shift bitmap on LCD */
    if (LcdDrv->FillRGBRect(LcdCompObj, Xpos, Ypos, pData, Width, Height) < 0)
 8009722:	4b0e      	ldr	r3, [pc, #56]	@ (800975c <BSP_LCD_FillRGBRect+0x64>)
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	6c9c      	ldr	r4, [r3, #72]	@ 0x48
 8009728:	4b0d      	ldr	r3, [pc, #52]	@ (8009760 <BSP_LCD_FillRGBRect+0x68>)
 800972a:	6818      	ldr	r0, [r3, #0]
 800972c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800972e:	9301      	str	r3, [sp, #4]
 8009730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009732:	9300      	str	r3, [sp, #0]
 8009734:	683b      	ldr	r3, [r7, #0]
 8009736:	687a      	ldr	r2, [r7, #4]
 8009738:	68b9      	ldr	r1, [r7, #8]
 800973a:	47a0      	blx	r4
 800973c:	4603      	mov	r3, r0
 800973e:	2b00      	cmp	r3, #0
 8009740:	da06      	bge.n	8009750 <BSP_LCD_FillRGBRect+0x58>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009742:	f06f 0304 	mvn.w	r3, #4
 8009746:	617b      	str	r3, [r7, #20]
 8009748:	e002      	b.n	8009750 <BSP_LCD_FillRGBRect+0x58>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 800974a:	f06f 030a 	mvn.w	r3, #10
 800974e:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8009750:	697b      	ldr	r3, [r7, #20]
}
 8009752:	4618      	mov	r0, r3
 8009754:	371c      	adds	r7, #28
 8009756:	46bd      	mov	sp, r7
 8009758:	bd90      	pop	{r4, r7, pc}
 800975a:	bf00      	nop
 800975c:	20001534 	.word	0x20001534
 8009760:	20001524 	.word	0x20001524

08009764 <BSP_LCD_DrawHLine>:
  * @param  Length Line length
  * @param  Color Line color
  * @retval BSP status
  */
int32_t BSP_LCD_DrawHLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 8009764:	b590      	push	{r4, r7, lr}
 8009766:	b089      	sub	sp, #36	@ 0x24
 8009768:	af02      	add	r7, sp, #8
 800976a:	60f8      	str	r0, [r7, #12]
 800976c:	60b9      	str	r1, [r7, #8]
 800976e:	607a      	str	r2, [r7, #4]
 8009770:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009772:	2300      	movs	r3, #0
 8009774:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8009776:	68fb      	ldr	r3, [r7, #12]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d003      	beq.n	8009784 <BSP_LCD_DrawHLine+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800977c:	f06f 0301 	mvn.w	r3, #1
 8009780:	617b      	str	r3, [r7, #20]
 8009782:	e019      	b.n	80097b8 <BSP_LCD_DrawHLine+0x54>
  }

  else if(LcdDrv->DrawHLine != NULL)
 8009784:	4b0f      	ldr	r3, [pc, #60]	@ (80097c4 <BSP_LCD_DrawHLine+0x60>)
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800978a:	2b00      	cmp	r3, #0
 800978c:	d011      	beq.n	80097b2 <BSP_LCD_DrawHLine+0x4e>
  {
    /* Draw the horizontal line on LCD */
    if (LcdDrv->DrawHLine(LcdCompObj, Xpos, Ypos, Length, Color) < 0)
 800978e:	4b0d      	ldr	r3, [pc, #52]	@ (80097c4 <BSP_LCD_DrawHLine+0x60>)
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 8009794:	4b0c      	ldr	r3, [pc, #48]	@ (80097c8 <BSP_LCD_DrawHLine+0x64>)
 8009796:	6818      	ldr	r0, [r3, #0]
 8009798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800979a:	9300      	str	r3, [sp, #0]
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	687a      	ldr	r2, [r7, #4]
 80097a0:	68b9      	ldr	r1, [r7, #8]
 80097a2:	47a0      	blx	r4
 80097a4:	4603      	mov	r3, r0
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	da06      	bge.n	80097b8 <BSP_LCD_DrawHLine+0x54>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80097aa:	f06f 0304 	mvn.w	r3, #4
 80097ae:	617b      	str	r3, [r7, #20]
 80097b0:	e002      	b.n	80097b8 <BSP_LCD_DrawHLine+0x54>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 80097b2:	f06f 030a 	mvn.w	r3, #10
 80097b6:	617b      	str	r3, [r7, #20]
  }

  return ret;
 80097b8:	697b      	ldr	r3, [r7, #20]
}
 80097ba:	4618      	mov	r0, r3
 80097bc:	371c      	adds	r7, #28
 80097be:	46bd      	mov	sp, r7
 80097c0:	bd90      	pop	{r4, r7, pc}
 80097c2:	bf00      	nop
 80097c4:	20001534 	.word	0x20001534
 80097c8:	20001524 	.word	0x20001524

080097cc <BSP_LCD_DrawVLine>:
  * @param  Length Line length
  * @param  Color Line color
  * @retval BSP status
  */
int32_t BSP_LCD_DrawVLine(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Length, uint32_t Color)
{
 80097cc:	b590      	push	{r4, r7, lr}
 80097ce:	b089      	sub	sp, #36	@ 0x24
 80097d0:	af02      	add	r7, sp, #8
 80097d2:	60f8      	str	r0, [r7, #12]
 80097d4:	60b9      	str	r1, [r7, #8]
 80097d6:	607a      	str	r2, [r7, #4]
 80097d8:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80097da:	2300      	movs	r3, #0
 80097dc:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 80097de:	68fb      	ldr	r3, [r7, #12]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d003      	beq.n	80097ec <BSP_LCD_DrawVLine+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80097e4:	f06f 0301 	mvn.w	r3, #1
 80097e8:	617b      	str	r3, [r7, #20]
 80097ea:	e019      	b.n	8009820 <BSP_LCD_DrawVLine+0x54>
  }
  else if(LcdDrv->DrawVLine != NULL)
 80097ec:	4b0f      	ldr	r3, [pc, #60]	@ (800982c <BSP_LCD_DrawVLine+0x60>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d011      	beq.n	800981a <BSP_LCD_DrawVLine+0x4e>
  {
    /* Draw the vertical line on LCD */
    if (LcdDrv->DrawVLine(LcdCompObj, Xpos, Ypos, Length, Color) < 0)
 80097f6:	4b0d      	ldr	r3, [pc, #52]	@ (800982c <BSP_LCD_DrawVLine+0x60>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	6d1c      	ldr	r4, [r3, #80]	@ 0x50
 80097fc:	4b0c      	ldr	r3, [pc, #48]	@ (8009830 <BSP_LCD_DrawVLine+0x64>)
 80097fe:	6818      	ldr	r0, [r3, #0]
 8009800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009802:	9300      	str	r3, [sp, #0]
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	687a      	ldr	r2, [r7, #4]
 8009808:	68b9      	ldr	r1, [r7, #8]
 800980a:	47a0      	blx	r4
 800980c:	4603      	mov	r3, r0
 800980e:	2b00      	cmp	r3, #0
 8009810:	da06      	bge.n	8009820 <BSP_LCD_DrawVLine+0x54>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009812:	f06f 0304 	mvn.w	r3, #4
 8009816:	617b      	str	r3, [r7, #20]
 8009818:	e002      	b.n	8009820 <BSP_LCD_DrawVLine+0x54>
    }
  }
  else
  {
    ret = BSP_ERROR_FEATURE_NOT_SUPPORTED;
 800981a:	f06f 030a 	mvn.w	r3, #10
 800981e:	617b      	str	r3, [r7, #20]
  }

  return ret;
 8009820:	697b      	ldr	r3, [r7, #20]
}
 8009822:	4618      	mov	r0, r3
 8009824:	371c      	adds	r7, #28
 8009826:	46bd      	mov	sp, r7
 8009828:	bd90      	pop	{r4, r7, pc}
 800982a:	bf00      	nop
 800982c:	20001534 	.word	0x20001534
 8009830:	20001524 	.word	0x20001524

08009834 <BSP_LCD_FillRect>:
  * @param  Height Rectangle height
  * @param  Color Color of rectangle
  * @retval BSP status
  */
int32_t BSP_LCD_FillRect(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Width, uint32_t Height, uint32_t Color)
{
 8009834:	b590      	push	{r4, r7, lr}
 8009836:	b089      	sub	sp, #36	@ 0x24
 8009838:	af02      	add	r7, sp, #8
 800983a:	60f8      	str	r0, [r7, #12]
 800983c:	60b9      	str	r1, [r7, #8]
 800983e:	607a      	str	r2, [r7, #4]
 8009840:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009842:	2300      	movs	r3, #0
 8009844:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d003      	beq.n	8009854 <BSP_LCD_FillRect+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800984c:	f06f 0301 	mvn.w	r3, #1
 8009850:	617b      	str	r3, [r7, #20]
 8009852:	e012      	b.n	800987a <BSP_LCD_FillRect+0x46>
  }
  else
  {
    if(LcdDrv->FillRect(LcdCompObj, Xpos, Ypos, Width, Height, Color) < 0)
 8009854:	4b0b      	ldr	r3, [pc, #44]	@ (8009884 <BSP_LCD_FillRect+0x50>)
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 800985a:	4b0b      	ldr	r3, [pc, #44]	@ (8009888 <BSP_LCD_FillRect+0x54>)
 800985c:	6818      	ldr	r0, [r3, #0]
 800985e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009860:	9301      	str	r3, [sp, #4]
 8009862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009864:	9300      	str	r3, [sp, #0]
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	687a      	ldr	r2, [r7, #4]
 800986a:	68b9      	ldr	r1, [r7, #8]
 800986c:	47a0      	blx	r4
 800986e:	4603      	mov	r3, r0
 8009870:	2b00      	cmp	r3, #0
 8009872:	da02      	bge.n	800987a <BSP_LCD_FillRect+0x46>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009874:	f06f 0304 	mvn.w	r3, #4
 8009878:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 800987a:	697b      	ldr	r3, [r7, #20]
}
 800987c:	4618      	mov	r0, r3
 800987e:	371c      	adds	r7, #28
 8009880:	46bd      	mov	sp, r7
 8009882:	bd90      	pop	{r4, r7, pc}
 8009884:	20001534 	.word	0x20001534
 8009888:	20001524 	.word	0x20001524

0800988c <BSP_LCD_Clear>:
  * @param  Instance LCD Instance
  * @param  Color to set
  * @retval BSP status
  */
int32_t BSP_LCD_Clear(uint32_t Instance, uint32_t Color)
{
 800988c:	b5b0      	push	{r4, r5, r7, lr}
 800988e:	b086      	sub	sp, #24
 8009890:	af02      	add	r7, sp, #8
 8009892:	6078      	str	r0, [r7, #4]
 8009894:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009896:	2300      	movs	r3, #0
 8009898:	60fb      	str	r3, [r7, #12]

  if(Instance >= LCD_INSTANCES_NBR)
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d003      	beq.n	80098a8 <BSP_LCD_Clear+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80098a0:	f06f 0301 	mvn.w	r3, #1
 80098a4:	60fb      	str	r3, [r7, #12]
 80098a6:	e022      	b.n	80098ee <BSP_LCD_Clear+0x62>
  }
  else
  {
    if(LcdDrv->FillRect(LcdCompObj, 0, 0, LcdCtx[Instance].Width, LcdCtx[Instance].Height, Color) < 0)
 80098a8:	4b13      	ldr	r3, [pc, #76]	@ (80098f8 <BSP_LCD_Clear+0x6c>)
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	6d5c      	ldr	r4, [r3, #84]	@ 0x54
 80098ae:	4b13      	ldr	r3, [pc, #76]	@ (80098fc <BSP_LCD_Clear+0x70>)
 80098b0:	6818      	ldr	r0, [r3, #0]
 80098b2:	4913      	ldr	r1, [pc, #76]	@ (8009900 <BSP_LCD_Clear+0x74>)
 80098b4:	687a      	ldr	r2, [r7, #4]
 80098b6:	4613      	mov	r3, r2
 80098b8:	005b      	lsls	r3, r3, #1
 80098ba:	4413      	add	r3, r2
 80098bc:	009b      	lsls	r3, r3, #2
 80098be:	440b      	add	r3, r1
 80098c0:	6819      	ldr	r1, [r3, #0]
 80098c2:	4d0f      	ldr	r5, [pc, #60]	@ (8009900 <BSP_LCD_Clear+0x74>)
 80098c4:	687a      	ldr	r2, [r7, #4]
 80098c6:	4613      	mov	r3, r2
 80098c8:	005b      	lsls	r3, r3, #1
 80098ca:	4413      	add	r3, r2
 80098cc:	009b      	lsls	r3, r3, #2
 80098ce:	442b      	add	r3, r5
 80098d0:	3304      	adds	r3, #4
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	683a      	ldr	r2, [r7, #0]
 80098d6:	9201      	str	r2, [sp, #4]
 80098d8:	9300      	str	r3, [sp, #0]
 80098da:	460b      	mov	r3, r1
 80098dc:	2200      	movs	r2, #0
 80098de:	2100      	movs	r1, #0
 80098e0:	47a0      	blx	r4
 80098e2:	4603      	mov	r3, r0
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	da02      	bge.n	80098ee <BSP_LCD_Clear+0x62>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 80098e8:	f06f 0304 	mvn.w	r3, #4
 80098ec:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80098ee:	68fb      	ldr	r3, [r7, #12]
}
 80098f0:	4618      	mov	r0, r3
 80098f2:	3710      	adds	r7, #16
 80098f4:	46bd      	mov	sp, r7
 80098f6:	bdb0      	pop	{r4, r5, r7, pc}
 80098f8:	20001534 	.word	0x20001534
 80098fc:	20001524 	.word	0x20001524
 8009900:	20001528 	.word	0x20001528

08009904 <BSP_LCD_ReadPixel>:
  * @param  Ypos Y position
  * @param  Color pointer to RGB pixel color
  * @retval BSP status
  */
int32_t  BSP_LCD_ReadPixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t *Color)
{
 8009904:	b590      	push	{r4, r7, lr}
 8009906:	b087      	sub	sp, #28
 8009908:	af00      	add	r7, sp, #0
 800990a:	60f8      	str	r0, [r7, #12]
 800990c:	60b9      	str	r1, [r7, #8]
 800990e:	607a      	str	r2, [r7, #4]
 8009910:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009912:	2300      	movs	r3, #0
 8009914:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d003      	beq.n	8009924 <BSP_LCD_ReadPixel+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800991c:	f06f 0301 	mvn.w	r3, #1
 8009920:	617b      	str	r3, [r7, #20]
 8009922:	e00e      	b.n	8009942 <BSP_LCD_ReadPixel+0x3e>
  }
  else
  {
    if(LcdDrv->GetPixel(LcdCompObj, Xpos, Ypos, Color) < 0)
 8009924:	4b09      	ldr	r3, [pc, #36]	@ (800994c <BSP_LCD_ReadPixel+0x48>)
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	6d9c      	ldr	r4, [r3, #88]	@ 0x58
 800992a:	4b09      	ldr	r3, [pc, #36]	@ (8009950 <BSP_LCD_ReadPixel+0x4c>)
 800992c:	6818      	ldr	r0, [r3, #0]
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	687a      	ldr	r2, [r7, #4]
 8009932:	68b9      	ldr	r1, [r7, #8]
 8009934:	47a0      	blx	r4
 8009936:	4603      	mov	r3, r0
 8009938:	2b00      	cmp	r3, #0
 800993a:	da02      	bge.n	8009942 <BSP_LCD_ReadPixel+0x3e>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800993c:	f06f 0304 	mvn.w	r3, #4
 8009940:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8009942:	697b      	ldr	r3, [r7, #20]
}
 8009944:	4618      	mov	r0, r3
 8009946:	371c      	adds	r7, #28
 8009948:	46bd      	mov	sp, r7
 800994a:	bd90      	pop	{r4, r7, pc}
 800994c:	20001534 	.word	0x20001534
 8009950:	20001524 	.word	0x20001524

08009954 <BSP_LCD_WritePixel>:
  * @param  Ypos Y position
  * @param  Color RGB pixel color
  * @retval BSP status
  */
int32_t  BSP_LCD_WritePixel(uint32_t Instance, uint32_t Xpos, uint32_t Ypos, uint32_t Color)
{
 8009954:	b590      	push	{r4, r7, lr}
 8009956:	b087      	sub	sp, #28
 8009958:	af00      	add	r7, sp, #0
 800995a:	60f8      	str	r0, [r7, #12]
 800995c:	60b9      	str	r1, [r7, #8]
 800995e:	607a      	str	r2, [r7, #4]
 8009960:	603b      	str	r3, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 8009962:	2300      	movs	r3, #0
 8009964:	617b      	str	r3, [r7, #20]

  if(Instance >= LCD_INSTANCES_NBR)
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	2b00      	cmp	r3, #0
 800996a:	d003      	beq.n	8009974 <BSP_LCD_WritePixel+0x20>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800996c:	f06f 0301 	mvn.w	r3, #1
 8009970:	617b      	str	r3, [r7, #20]
 8009972:	e00e      	b.n	8009992 <BSP_LCD_WritePixel+0x3e>
  }
  else
  {
    if(LcdDrv->SetPixel(LcdCompObj, Xpos, Ypos, Color) < 0)
 8009974:	4b09      	ldr	r3, [pc, #36]	@ (800999c <BSP_LCD_WritePixel+0x48>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	6ddc      	ldr	r4, [r3, #92]	@ 0x5c
 800997a:	4b09      	ldr	r3, [pc, #36]	@ (80099a0 <BSP_LCD_WritePixel+0x4c>)
 800997c:	6818      	ldr	r0, [r3, #0]
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	687a      	ldr	r2, [r7, #4]
 8009982:	68b9      	ldr	r1, [r7, #8]
 8009984:	47a0      	blx	r4
 8009986:	4603      	mov	r3, r0
 8009988:	2b00      	cmp	r3, #0
 800998a:	da02      	bge.n	8009992 <BSP_LCD_WritePixel+0x3e>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 800998c:	f06f 0304 	mvn.w	r3, #4
 8009990:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8009992:	697b      	ldr	r3, [r7, #20]
}
 8009994:	4618      	mov	r0, r3
 8009996:	371c      	adds	r7, #28
 8009998:	46bd      	mov	sp, r7
 800999a:	bd90      	pop	{r4, r7, pc}
 800999c:	20001534 	.word	0x20001534
 80099a0:	20001524 	.word	0x20001524

080099a4 <BSP_LCD_WriteReg>:
  * @param  pData pointer to the read data from LCD SRAM.
  * @param  Length length of data be read from the LCD SRAM
  * @retval BSP status
  */
int32_t BSP_LCD_WriteReg(uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b084      	sub	sp, #16
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	4603      	mov	r3, r0
 80099ac:	6039      	str	r1, [r7, #0]
 80099ae:	80fb      	strh	r3, [r7, #6]
 80099b0:	4613      	mov	r3, r2
 80099b2:	80bb      	strh	r3, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 80099b4:	2300      	movs	r3, #0
 80099b6:	60fb      	str	r3, [r7, #12]

  /* Send Data */
  if((ret == BSP_ERROR_NONE) && (Length > 0U))
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d10d      	bne.n	80099da <BSP_LCD_WriteReg+0x36>
 80099be:	88bb      	ldrh	r3, [r7, #4]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d00a      	beq.n	80099da <BSP_LCD_WriteReg+0x36>
  {
    if(BSP_LCD_SendData(pData, Length) != BSP_ERROR_NONE)
 80099c4:	88bb      	ldrh	r3, [r7, #4]
 80099c6:	4619      	mov	r1, r3
 80099c8:	6838      	ldr	r0, [r7, #0]
 80099ca:	f000 f80b 	bl	80099e4 <BSP_LCD_SendData>
 80099ce:	4603      	mov	r3, r0
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d002      	beq.n	80099da <BSP_LCD_WriteReg+0x36>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 80099d4:	f06f 0307 	mvn.w	r3, #7
 80099d8:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80099da:	68fb      	ldr	r3, [r7, #12]
}
 80099dc:	4618      	mov	r0, r3
 80099de:	3710      	adds	r7, #16
 80099e0:	46bd      	mov	sp, r7
 80099e2:	bd80      	pop	{r7, pc}

080099e4 <BSP_LCD_SendData>:
  * @param  pData pointer to data to write to LCD SRAM.
  * @param  Length length of data to write to LCD SRAM
  * @retval Error status
  */
int32_t BSP_LCD_SendData(uint8_t *pData, uint16_t Length)
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b084      	sub	sp, #16
 80099e8:	af00      	add	r7, sp, #0
 80099ea:	6078      	str	r0, [r7, #4]
 80099ec:	460b      	mov	r3, r1
 80099ee:	807b      	strh	r3, [r7, #2]
  int32_t ret = BSP_ERROR_NONE;
 80099f0:	2300      	movs	r3, #0
 80099f2:	60fb      	str	r3, [r7, #12]
  if(Length==1)
 80099f4:	887b      	ldrh	r3, [r7, #2]
 80099f6:	2b01      	cmp	r3, #1
 80099f8:	d11b      	bne.n	8009a32 <BSP_LCD_SendData+0x4e>
  {
    /* Reset LCD control line CS */
    LCD_CS_LOW();
 80099fa:	2200      	movs	r2, #0
 80099fc:	2101      	movs	r1, #1
 80099fe:	4820      	ldr	r0, [pc, #128]	@ (8009a80 <BSP_LCD_SendData+0x9c>)
 8009a00:	f001 f8c0 	bl	800ab84 <HAL_GPIO_WritePin>
    LCD_DC_LOW();
 8009a04:	2200      	movs	r2, #0
 8009a06:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009a0a:	481e      	ldr	r0, [pc, #120]	@ (8009a84 <BSP_LCD_SendData+0xa0>)
 8009a0c:	f001 f8ba 	bl	800ab84 <HAL_GPIO_WritePin>
      /* Send Data */
      if(BSP_SPI1_Send(pData, Length)!= BSP_ERROR_NONE)
 8009a10:	887b      	ldrh	r3, [r7, #2]
 8009a12:	4619      	mov	r1, r3
 8009a14:	6878      	ldr	r0, [r7, #4]
 8009a16:	f7ff fc5b 	bl	80092d0 <BSP_SPI1_Send>
 8009a1a:	4603      	mov	r3, r0
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	d002      	beq.n	8009a26 <BSP_LCD_SendData+0x42>
    {
        ret = BSP_ERROR_BUS_FAILURE;
 8009a20:	f06f 0307 	mvn.w	r3, #7
 8009a24:	60fb      	str	r3, [r7, #12]
    }
    /* Deselect : Chip Select high */
    LCD_CS_HIGH();
 8009a26:	2201      	movs	r2, #1
 8009a28:	2101      	movs	r1, #1
 8009a2a:	4815      	ldr	r0, [pc, #84]	@ (8009a80 <BSP_LCD_SendData+0x9c>)
 8009a2c:	f001 f8aa 	bl	800ab84 <HAL_GPIO_WritePin>
 8009a30:	e020      	b.n	8009a74 <BSP_LCD_SendData+0x90>
  }
  else
  { 
    LCD_CS_LOW();
 8009a32:	2200      	movs	r2, #0
 8009a34:	2101      	movs	r1, #1
 8009a36:	4812      	ldr	r0, [pc, #72]	@ (8009a80 <BSP_LCD_SendData+0x9c>)
 8009a38:	f001 f8a4 	bl	800ab84 <HAL_GPIO_WritePin>
    LCD_DC_HIGH();
 8009a3c:	2201      	movs	r2, #1
 8009a3e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009a42:	4810      	ldr	r0, [pc, #64]	@ (8009a84 <BSP_LCD_SendData+0xa0>)
 8009a44:	f001 f89e 	bl	800ab84 <HAL_GPIO_WritePin>
      /* Send Data */
      if(BSP_SPI1_Send(pData, Length)!= BSP_ERROR_NONE)
 8009a48:	887b      	ldrh	r3, [r7, #2]
 8009a4a:	4619      	mov	r1, r3
 8009a4c:	6878      	ldr	r0, [r7, #4]
 8009a4e:	f7ff fc3f 	bl	80092d0 <BSP_SPI1_Send>
 8009a52:	4603      	mov	r3, r0
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d002      	beq.n	8009a5e <BSP_LCD_SendData+0x7a>
    {
        ret = BSP_ERROR_BUS_FAILURE;
 8009a58:	f06f 0307 	mvn.w	r3, #7
 8009a5c:	60fb      	str	r3, [r7, #12]
    }
    LCD_DC_LOW() ;
 8009a5e:	2200      	movs	r2, #0
 8009a60:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009a64:	4807      	ldr	r0, [pc, #28]	@ (8009a84 <BSP_LCD_SendData+0xa0>)
 8009a66:	f001 f88d 	bl	800ab84 <HAL_GPIO_WritePin>
    /* Deselect : Chip Select high */
    LCD_CS_HIGH();
 8009a6a:	2201      	movs	r2, #1
 8009a6c:	2101      	movs	r1, #1
 8009a6e:	4804      	ldr	r0, [pc, #16]	@ (8009a80 <BSP_LCD_SendData+0x9c>)
 8009a70:	f001 f888 	bl	800ab84 <HAL_GPIO_WritePin>
  }
  
  return ret;
 8009a74:	68fb      	ldr	r3, [r7, #12]
}
 8009a76:	4618      	mov	r0, r3
 8009a78:	3710      	adds	r7, #16
 8009a7a:	46bd      	mov	sp, r7
 8009a7c:	bd80      	pop	{r7, pc}
 8009a7e:	bf00      	nop
 8009a80:	48001c00 	.word	0x48001c00
 8009a84:	48000800 	.word	0x48000800

08009a88 <BSP_LCD_ReadReg>:
  * @param  pData pointer to the read data from LCD SRAM.
  * @param  Length length of data be read from the LCD SRAM
  * @retval BSP status
  */
int32_t BSP_LCD_ReadReg(uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b084      	sub	sp, #16
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	4603      	mov	r3, r0
 8009a90:	6039      	str	r1, [r7, #0]
 8009a92:	80fb      	strh	r3, [r7, #6]
 8009a94:	4613      	mov	r3, r2
 8009a96:	80bb      	strh	r3, [r7, #4]
  int32_t ret = BSP_ERROR_NONE;
 8009a98:	2300      	movs	r3, #0
 8009a9a:	60fb      	str	r3, [r7, #12]
  UNUSED(Length);
  
  /* Send Reg value to Read */
  if(BSP_LCD_WriteReg(Reg, pData, 0) != BSP_ERROR_NONE)
 8009a9c:	88fb      	ldrh	r3, [r7, #6]
 8009a9e:	2200      	movs	r2, #0
 8009aa0:	6839      	ldr	r1, [r7, #0]
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	f7ff ff7e 	bl	80099a4 <BSP_LCD_WriteReg>
 8009aa8:	4603      	mov	r3, r0
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d002      	beq.n	8009ab4 <BSP_LCD_ReadReg+0x2c>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 8009aae:	f06f 0307 	mvn.w	r3, #7
 8009ab2:	60fb      	str	r3, [r7, #12]
  }
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	2101      	movs	r1, #1
 8009ab8:	480c      	ldr	r0, [pc, #48]	@ (8009aec <BSP_LCD_ReadReg+0x64>)
 8009aba:	f001 f863 	bl	800ab84 <HAL_GPIO_WritePin>
  
  if (ret == BSP_ERROR_NONE)
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d109      	bne.n	8009ad8 <BSP_LCD_ReadReg+0x50>
  { 
    if(BSP_SPI1_Recv(pData, 2) != BSP_ERROR_NONE)
 8009ac4:	2102      	movs	r1, #2
 8009ac6:	6838      	ldr	r0, [r7, #0]
 8009ac8:	f7ff fc1e 	bl	8009308 <BSP_SPI1_Recv>
 8009acc:	4603      	mov	r3, r0
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d002      	beq.n	8009ad8 <BSP_LCD_ReadReg+0x50>
    {
      ret = BSP_ERROR_BUS_FAILURE;
 8009ad2:	f06f 0307 	mvn.w	r3, #7
 8009ad6:	60fb      	str	r3, [r7, #12]
    }
  }
  /* Deselect : Chip Select high */
  LCD_CS_HIGH();
 8009ad8:	2201      	movs	r2, #1
 8009ada:	2101      	movs	r1, #1
 8009adc:	4803      	ldr	r0, [pc, #12]	@ (8009aec <BSP_LCD_ReadReg+0x64>)
 8009ade:	f001 f851 	bl	800ab84 <HAL_GPIO_WritePin>
  
  return ret;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
}
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	3710      	adds	r7, #16
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	bd80      	pop	{r7, pc}
 8009aec:	48001c00 	.word	0x48001c00

08009af0 <LCD_MspInit>:
/**
  * @brief  Initialize the BSP LTDC Msp.
  * @retval None
  */
static void LCD_MspInit(void)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	af00      	add	r7, sp, #0
  /* turn LCD on = drive pin low (active low) */
  LCD_CS_LOW();
 8009af4:	2200      	movs	r2, #0
 8009af6:	2101      	movs	r1, #1
 8009af8:	4802      	ldr	r0, [pc, #8]	@ (8009b04 <LCD_MspInit+0x14>)
 8009afa:	f001 f843 	bl	800ab84 <HAL_GPIO_WritePin>
}
 8009afe:	bf00      	nop
 8009b00:	bd80      	pop	{r7, pc}
 8009b02:	bf00      	nop
 8009b04:	48001c00 	.word	0x48001c00

08009b08 <SSD1315_Probe>:
  * @brief  Register Bus IOs for instance 0 if SSD1315 ID is OK
  * @param  Orientation
  * @retval BSP status
  */
static int32_t SSD1315_Probe(uint32_t Orientation)
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b088      	sub	sp, #32
 8009b0c:	af00      	add	r7, sp, #0
 8009b0e:	6078      	str	r0, [r7, #4]
  int32_t                 ret = BSP_ERROR_NONE;
 8009b10:	2300      	movs	r3, #0
 8009b12:	61fb      	str	r3, [r7, #28]
  SSD1315_IO_t            IOCtx;
  static SSD1315_Object_t SSD1315Obj;
  
  /* Configure the lcd driver : map to LCD_IO function*/
  IOCtx.Init             = LCD_IO_Init;
 8009b14:	4b18      	ldr	r3, [pc, #96]	@ (8009b78 <SSD1315_Probe+0x70>)
 8009b16:	60bb      	str	r3, [r7, #8]
  IOCtx.DeInit           = LCD_IO_DeInit;
 8009b18:	4b18      	ldr	r3, [pc, #96]	@ (8009b7c <SSD1315_Probe+0x74>)
 8009b1a:	60fb      	str	r3, [r7, #12]
  IOCtx.ReadReg          = BSP_LCD_ReadReg;
 8009b1c:	4b18      	ldr	r3, [pc, #96]	@ (8009b80 <SSD1315_Probe+0x78>)
 8009b1e:	617b      	str	r3, [r7, #20]
  IOCtx.WriteReg         = BSP_LCD_WriteReg;
 8009b20:	4b18      	ldr	r3, [pc, #96]	@ (8009b84 <SSD1315_Probe+0x7c>)
 8009b22:	613b      	str	r3, [r7, #16]
  IOCtx.GetTick          = BSP_GetTick;
 8009b24:	4b18      	ldr	r3, [pc, #96]	@ (8009b88 <SSD1315_Probe+0x80>)
 8009b26:	61bb      	str	r3, [r7, #24]
  
  if(SSD1315_RegisterBusIO(&SSD1315Obj, &IOCtx) != SSD1315_OK)
 8009b28:	f107 0308 	add.w	r3, r7, #8
 8009b2c:	4619      	mov	r1, r3
 8009b2e:	4817      	ldr	r0, [pc, #92]	@ (8009b8c <SSD1315_Probe+0x84>)
 8009b30:	f7fe fa70 	bl	8008014 <SSD1315_RegisterBusIO>
 8009b34:	4603      	mov	r3, r0
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d003      	beq.n	8009b42 <SSD1315_Probe+0x3a>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8009b3a:	f06f 0306 	mvn.w	r3, #6
 8009b3e:	61fb      	str	r3, [r7, #28]
 8009b40:	e015      	b.n	8009b6e <SSD1315_Probe+0x66>
  }
  else
  {
    LcdCompObj = &SSD1315Obj;
 8009b42:	4b13      	ldr	r3, [pc, #76]	@ (8009b90 <SSD1315_Probe+0x88>)
 8009b44:	4a11      	ldr	r2, [pc, #68]	@ (8009b8c <SSD1315_Probe+0x84>)
 8009b46:	601a      	str	r2, [r3, #0]
    
    LCD_MspInit();
 8009b48:	f7ff ffd2 	bl	8009af0 <LCD_MspInit>
    
    /* LCD Initialization */
    LcdDrv = (SSD1315_Drv_t *)&SSD1315_Driver;
 8009b4c:	4b11      	ldr	r3, [pc, #68]	@ (8009b94 <SSD1315_Probe+0x8c>)
 8009b4e:	4a12      	ldr	r2, [pc, #72]	@ (8009b98 <SSD1315_Probe+0x90>)
 8009b50:	601a      	str	r2, [r3, #0]
    if(LcdDrv->Init(LcdCompObj, SSD1315_FORMAT_DEFAULT, Orientation) != SSD1315_OK)
 8009b52:	4b10      	ldr	r3, [pc, #64]	@ (8009b94 <SSD1315_Probe+0x8c>)
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	4a0d      	ldr	r2, [pc, #52]	@ (8009b90 <SSD1315_Probe+0x88>)
 8009b5a:	6810      	ldr	r0, [r2, #0]
 8009b5c:	687a      	ldr	r2, [r7, #4]
 8009b5e:	2100      	movs	r1, #0
 8009b60:	4798      	blx	r3
 8009b62:	4603      	mov	r3, r0
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d002      	beq.n	8009b6e <SSD1315_Probe+0x66>
    {
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8009b68:	f06f 0304 	mvn.w	r3, #4
 8009b6c:	61fb      	str	r3, [r7, #28]
    }
  }
  
  return ret;
 8009b6e:	69fb      	ldr	r3, [r7, #28]
}
 8009b70:	4618      	mov	r0, r3
 8009b72:	3720      	adds	r7, #32
 8009b74:	46bd      	mov	sp, r7
 8009b76:	bd80      	pop	{r7, pc}
 8009b78:	08009b9d 	.word	0x08009b9d
 8009b7c:	08009c61 	.word	0x08009c61
 8009b80:	08009a89 	.word	0x08009a89
 8009b84:	080099a5 	.word	0x080099a5
 8009b88:	0800934d 	.word	0x0800934d
 8009b8c:	20001538 	.word	0x20001538
 8009b90:	20001524 	.word	0x20001524
 8009b94:	20001534 	.word	0x20001534
 8009b98:	20000388 	.word	0x20000388

08009b9c <LCD_IO_Init>:
/**
  * @brief  Initializes LCD low level.
  * @retval BSP status
  */
static int32_t LCD_IO_Init(void)
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b086      	sub	sp, #24
 8009ba0:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	617b      	str	r3, [r7, #20]
  
  GPIO_InitTypeDef GPIO_InitStruct;
  
  /* Configure the LCD Chip Select pin --------------------------------------*/
  LCD_CS_GPIO_CLK_ENABLE();
 8009ba6:	2080      	movs	r0, #128	@ 0x80
 8009ba8:	f7ff fc32 	bl	8009410 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_CS_PIN;
 8009bac:	2301      	movs	r3, #1
 8009bae:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8009bb8:	2300      	movs	r3, #0
 8009bba:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_CS_GPIO_PORT, &GPIO_InitStruct);
 8009bbc:	463b      	mov	r3, r7
 8009bbe:	4619      	mov	r1, r3
 8009bc0:	4825      	ldr	r0, [pc, #148]	@ (8009c58 <LCD_IO_Init+0xbc>)
 8009bc2:	f000 fd79 	bl	800a6b8 <HAL_GPIO_Init>
  
  /* Set or Reset the control line */
  LCD_CS_LOW();
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	2101      	movs	r1, #1
 8009bca:	4823      	ldr	r0, [pc, #140]	@ (8009c58 <LCD_IO_Init+0xbc>)
 8009bcc:	f000 ffda 	bl	800ab84 <HAL_GPIO_WritePin>
  
  /* Configure the LCD Data/Control pin -------------------------------------*/
  LCD_DC_GPIO_CLK_ENABLE();
 8009bd0:	2004      	movs	r0, #4
 8009bd2:	f7ff fc1d 	bl	8009410 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_DC_PIN;
 8009bd6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009bda:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 8009bdc:	2301      	movs	r3, #1
 8009bde:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 8009be0:	2300      	movs	r3, #0
 8009be2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8009be4:	2300      	movs	r3, #0
 8009be6:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_DC_GPIO_PORT, &GPIO_InitStruct);
 8009be8:	463b      	mov	r3, r7
 8009bea:	4619      	mov	r1, r3
 8009bec:	481b      	ldr	r0, [pc, #108]	@ (8009c5c <LCD_IO_Init+0xc0>)
 8009bee:	f000 fd63 	bl	800a6b8 <HAL_GPIO_Init>
  
  /* Set or Reset the control line */
  LCD_DC_LOW();
 8009bf2:	2200      	movs	r2, #0
 8009bf4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009bf8:	4818      	ldr	r0, [pc, #96]	@ (8009c5c <LCD_IO_Init+0xc0>)
 8009bfa:	f000 ffc3 	bl	800ab84 <HAL_GPIO_WritePin>
  
  /* Configure the LCD Reset pin --------------------------------------------*/
  LCD_RST_GPIO_CLK_ENABLE();
 8009bfe:	2004      	movs	r0, #4
 8009c00:	f7ff fc06 	bl	8009410 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure NCS in Output Push-Pull mode */
  GPIO_InitStruct.Pin     = LCD_RST_PIN;
 8009c04:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009c08:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode    = GPIO_MODE_OUTPUT_PP;
 8009c0a:	2301      	movs	r3, #1
 8009c0c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull    = GPIO_NOPULL;
 8009c0e:	2300      	movs	r3, #0
 8009c10:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed   = GPIO_SPEED_FREQ_LOW;
 8009c12:	2300      	movs	r3, #0
 8009c14:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(LCD_RST_GPIO_PORT, &GPIO_InitStruct);
 8009c16:	463b      	mov	r3, r7
 8009c18:	4619      	mov	r1, r3
 8009c1a:	4810      	ldr	r0, [pc, #64]	@ (8009c5c <LCD_IO_Init+0xc0>)
 8009c1c:	f000 fd4c 	bl	800a6b8 <HAL_GPIO_Init>
  
  if (BSP_SPI1_Init() != BSP_ERROR_NONE)
 8009c20:	f7ff faf0 	bl	8009204 <BSP_SPI1_Init>
 8009c24:	4603      	mov	r3, r0
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d002      	beq.n	8009c30 <LCD_IO_Init+0x94>
  {
    ret = BSP_ERROR_BUS_FAILURE;
 8009c2a:	f06f 0307 	mvn.w	r3, #7
 8009c2e:	617b      	str	r3, [r7, #20]
  }
  LCD_RST_LOW();
 8009c30:	2200      	movs	r2, #0
 8009c32:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009c36:	4809      	ldr	r0, [pc, #36]	@ (8009c5c <LCD_IO_Init+0xc0>)
 8009c38:	f000 ffa4 	bl	800ab84 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 8009c3c:	2001      	movs	r0, #1
 8009c3e:	f7f7 fdf9 	bl	8001834 <HAL_Delay>
  LCD_RST_HIGH();
 8009c42:	2201      	movs	r2, #1
 8009c44:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009c48:	4804      	ldr	r0, [pc, #16]	@ (8009c5c <LCD_IO_Init+0xc0>)
 8009c4a:	f000 ff9b 	bl	800ab84 <HAL_GPIO_WritePin>
  return ret;
 8009c4e:	697b      	ldr	r3, [r7, #20]
}
 8009c50:	4618      	mov	r0, r3
 8009c52:	3718      	adds	r7, #24
 8009c54:	46bd      	mov	sp, r7
 8009c56:	bd80      	pop	{r7, pc}
 8009c58:	48001c00 	.word	0x48001c00
 8009c5c:	48000800 	.word	0x48000800

08009c60 <LCD_IO_DeInit>:
/**
  * @brief  DeInitializes LCD low level
  * @retval BSP status
  */
static int32_t LCD_IO_DeInit(void)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(LCD_CS_GPIO_PORT, LCD_CS_PIN);
 8009c64:	2101      	movs	r1, #1
 8009c66:	4808      	ldr	r0, [pc, #32]	@ (8009c88 <LCD_IO_DeInit+0x28>)
 8009c68:	f000 fe96 	bl	800a998 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(LCD_DC_GPIO_PORT, LCD_DC_PIN);
 8009c6c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8009c70:	4806      	ldr	r0, [pc, #24]	@ (8009c8c <LCD_IO_DeInit+0x2c>)
 8009c72:	f000 fe91 	bl	800a998 <HAL_GPIO_DeInit>
  /* Uninitialize LCD Reset Pin */  
  HAL_GPIO_DeInit(LCD_RST_GPIO_PORT, LCD_RST_PIN);
 8009c76:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8009c7a:	4804      	ldr	r0, [pc, #16]	@ (8009c8c <LCD_IO_DeInit+0x2c>)
 8009c7c:	f000 fe8c 	bl	800a998 <HAL_GPIO_DeInit>

  return BSP_ERROR_NONE;
 8009c80:	2300      	movs	r3, #0
}
 8009c82:	4618      	mov	r0, r3
 8009c84:	bd80      	pop	{r7, pc}
 8009c86:	bf00      	nop
 8009c88:	48001c00 	.word	0x48001c00
 8009c8c:	48000800 	.word	0x48000800

08009c90 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8009c90:	b480      	push	{r7}
 8009c92:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined(VECT_TAB_SRAM) && defined(VECT_TAB_BASE_ADDRESS)  
  /* program in SRAMx */
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;  /* Vector Table Relocation in Internal SRAMx for CPU1 */
#else    /* program in FLASH */
  SCB->VTOR = VECT_TAB_OFFSET;              /* Vector Table Relocation in Internal FLASH */
 8009c94:	4b07      	ldr	r3, [pc, #28]	@ (8009cb4 <SystemInit+0x24>)
 8009c96:	2200      	movs	r2, #0
 8009c98:	609a      	str	r2, [r3, #8]
#endif

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
 8009c9a:	4b06      	ldr	r3, [pc, #24]	@ (8009cb4 <SystemInit+0x24>)
 8009c9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ca0:	4a04      	ldr	r2, [pc, #16]	@ (8009cb4 <SystemInit+0x24>)
 8009ca2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8009ca6:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  RCC->CR &= 0xFFFBFFFFU;

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
#endif
}
 8009caa:	bf00      	nop
 8009cac:	46bd      	mov	sp, r7
 8009cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb2:	4770      	bx	lr
 8009cb4:	e000ed00 	.word	0xe000ed00

08009cb8 <LL_DBGMCU_EnableDBGSleepMode>:
{
 8009cb8:	b480      	push	{r7}
 8009cba:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8009cbc:	4b05      	ldr	r3, [pc, #20]	@ (8009cd4 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8009cbe:	685b      	ldr	r3, [r3, #4]
 8009cc0:	4a04      	ldr	r2, [pc, #16]	@ (8009cd4 <LL_DBGMCU_EnableDBGSleepMode+0x1c>)
 8009cc2:	f043 0301 	orr.w	r3, r3, #1
 8009cc6:	6053      	str	r3, [r2, #4]
}
 8009cc8:	bf00      	nop
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd0:	4770      	bx	lr
 8009cd2:	bf00      	nop
 8009cd4:	e0042000 	.word	0xe0042000

08009cd8 <LL_DBGMCU_EnableDBGStopMode>:
{
 8009cd8:	b480      	push	{r7}
 8009cda:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8009cdc:	4b05      	ldr	r3, [pc, #20]	@ (8009cf4 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 8009cde:	685b      	ldr	r3, [r3, #4]
 8009ce0:	4a04      	ldr	r2, [pc, #16]	@ (8009cf4 <LL_DBGMCU_EnableDBGStopMode+0x1c>)
 8009ce2:	f043 0302 	orr.w	r3, r3, #2
 8009ce6:	6053      	str	r3, [r2, #4]
}
 8009ce8:	bf00      	nop
 8009cea:	46bd      	mov	sp, r7
 8009cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf0:	4770      	bx	lr
 8009cf2:	bf00      	nop
 8009cf4:	e0042000 	.word	0xe0042000

08009cf8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b082      	sub	sp, #8
 8009cfc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8009cfe:	2300      	movs	r3, #0
 8009d00:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8009d02:	4b0c      	ldr	r3, [pc, #48]	@ (8009d34 <HAL_Init+0x3c>)
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	4a0b      	ldr	r2, [pc, #44]	@ (8009d34 <HAL_Init+0x3c>)
 8009d08:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d0c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009d0e:	2003      	movs	r0, #3
 8009d10:	f000 f9c0 	bl	800a094 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8009d14:	2000      	movs	r0, #0
 8009d16:	f000 f80f 	bl	8009d38 <HAL_InitTick>
 8009d1a:	4603      	mov	r3, r0
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d002      	beq.n	8009d26 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8009d20:	2301      	movs	r3, #1
 8009d22:	71fb      	strb	r3, [r7, #7]
 8009d24:	e001      	b.n	8009d2a <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8009d26:	f7f9 fa02 	bl	800312e <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8009d2a:	79fb      	ldrb	r3, [r7, #7]
}
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	3708      	adds	r7, #8
 8009d30:	46bd      	mov	sp, r7
 8009d32:	bd80      	pop	{r7, pc}
 8009d34:	58004000 	.word	0x58004000

08009d38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b084      	sub	sp, #16
 8009d3c:	af00      	add	r7, sp, #0
 8009d3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8009d40:	2300      	movs	r3, #0
 8009d42:	73fb      	strb	r3, [r7, #15]

  if ((uint32_t)uwTickFreq != 0U)
 8009d44:	4b17      	ldr	r3, [pc, #92]	@ (8009da4 <HAL_InitTick+0x6c>)
 8009d46:	781b      	ldrb	r3, [r3, #0]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d024      	beq.n	8009d96 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8009d4c:	f002 fc6e 	bl	800c62c <HAL_RCC_GetHCLKFreq>
 8009d50:	4602      	mov	r2, r0
 8009d52:	4b14      	ldr	r3, [pc, #80]	@ (8009da4 <HAL_InitTick+0x6c>)
 8009d54:	781b      	ldrb	r3, [r3, #0]
 8009d56:	4619      	mov	r1, r3
 8009d58:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8009d5c:	fbb3 f3f1 	udiv	r3, r3, r1
 8009d60:	fbb2 f3f3 	udiv	r3, r2, r3
 8009d64:	4618      	mov	r0, r3
 8009d66:	f000 f9d6 	bl	800a116 <HAL_SYSTICK_Config>
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d10f      	bne.n	8009d90 <HAL_InitTick+0x58>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	2b0f      	cmp	r3, #15
 8009d74:	d809      	bhi.n	8009d8a <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8009d76:	2200      	movs	r2, #0
 8009d78:	6879      	ldr	r1, [r7, #4]
 8009d7a:	f04f 30ff 	mov.w	r0, #4294967295
 8009d7e:	f000 f994 	bl	800a0aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8009d82:	4a09      	ldr	r2, [pc, #36]	@ (8009da8 <HAL_InitTick+0x70>)
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	6013      	str	r3, [r2, #0]
 8009d88:	e007      	b.n	8009d9a <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	73fb      	strb	r3, [r7, #15]
 8009d8e:	e004      	b.n	8009d9a <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8009d90:	2301      	movs	r3, #1
 8009d92:	73fb      	strb	r3, [r7, #15]
 8009d94:	e001      	b.n	8009d9a <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8009d96:	2301      	movs	r3, #1
 8009d98:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8009d9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	3710      	adds	r7, #16
 8009da0:	46bd      	mov	sp, r7
 8009da2:	bd80      	pop	{r7, pc}
 8009da4:	20000410 	.word	0x20000410
 8009da8:	2000040c 	.word	0x2000040c

08009dac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009dac:	b480      	push	{r7}
 8009dae:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8009db0:	4b06      	ldr	r3, [pc, #24]	@ (8009dcc <HAL_IncTick+0x20>)
 8009db2:	781b      	ldrb	r3, [r3, #0]
 8009db4:	461a      	mov	r2, r3
 8009db6:	4b06      	ldr	r3, [pc, #24]	@ (8009dd0 <HAL_IncTick+0x24>)
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	4413      	add	r3, r2
 8009dbc:	4a04      	ldr	r2, [pc, #16]	@ (8009dd0 <HAL_IncTick+0x24>)
 8009dbe:	6013      	str	r3, [r2, #0]
}
 8009dc0:	bf00      	nop
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc8:	4770      	bx	lr
 8009dca:	bf00      	nop
 8009dcc:	20000410 	.word	0x20000410
 8009dd0:	20001560 	.word	0x20001560

08009dd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009dd4:	b480      	push	{r7}
 8009dd6:	af00      	add	r7, sp, #0
  return uwTick;
 8009dd8:	4b03      	ldr	r3, [pc, #12]	@ (8009de8 <HAL_GetTick+0x14>)
 8009dda:	681b      	ldr	r3, [r3, #0]
}
 8009ddc:	4618      	mov	r0, r3
 8009dde:	46bd      	mov	sp, r7
 8009de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de4:	4770      	bx	lr
 8009de6:	bf00      	nop
 8009de8:	20001560 	.word	0x20001560

08009dec <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 8009dec:	b480      	push	{r7}
 8009dee:	af00      	add	r7, sp, #0
  return uwTickPrio;
 8009df0:	4b03      	ldr	r3, [pc, #12]	@ (8009e00 <HAL_GetTickPrio+0x14>)
 8009df2:	681b      	ldr	r3, [r3, #0]
}
 8009df4:	4618      	mov	r0, r3
 8009df6:	46bd      	mov	sp, r7
 8009df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfc:	4770      	bx	lr
 8009dfe:	bf00      	nop
 8009e00:	2000040c 	.word	0x2000040c

08009e04 <HAL_GetTickFreq>:
  * @brief Return tick frequency.
  * @retval Tick frequency.
  *         Value of @ref HAL_TickFreqTypeDef.
  */
HAL_TickFreqTypeDef HAL_GetTickFreq(void)
{
 8009e04:	b480      	push	{r7}
 8009e06:	af00      	add	r7, sp, #0
  return uwTickFreq;
 8009e08:	4b03      	ldr	r3, [pc, #12]	@ (8009e18 <HAL_GetTickFreq+0x14>)
 8009e0a:	781b      	ldrb	r3, [r3, #0]
}
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e14:	4770      	bx	lr
 8009e16:	bf00      	nop
 8009e18:	20000410 	.word	0x20000410

08009e1c <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8009e1c:	b580      	push	{r7, lr}
 8009e1e:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8009e20:	f7ff ff4a 	bl	8009cb8 <LL_DBGMCU_EnableDBGSleepMode>
}
 8009e24:	bf00      	nop
 8009e26:	bd80      	pop	{r7, pc}

08009e28 <HAL_DBGMCU_EnableDBGStopMode>:
/**
  * @brief  Enable the Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8009e28:	b580      	push	{r7, lr}
 8009e2a:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 8009e2c:	f7ff ff54 	bl	8009cd8 <LL_DBGMCU_EnableDBGStopMode>
}
 8009e30:	bf00      	nop
 8009e32:	bd80      	pop	{r7, pc}

08009e34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009e34:	b480      	push	{r7}
 8009e36:	b085      	sub	sp, #20
 8009e38:	af00      	add	r7, sp, #0
 8009e3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	f003 0307 	and.w	r3, r3, #7
 8009e42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009e44:	4b0c      	ldr	r3, [pc, #48]	@ (8009e78 <__NVIC_SetPriorityGrouping+0x44>)
 8009e46:	68db      	ldr	r3, [r3, #12]
 8009e48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8009e4a:	68ba      	ldr	r2, [r7, #8]
 8009e4c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8009e50:	4013      	ands	r3, r2
 8009e52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8009e58:	68bb      	ldr	r3, [r7, #8]
 8009e5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009e5c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8009e60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009e64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8009e66:	4a04      	ldr	r2, [pc, #16]	@ (8009e78 <__NVIC_SetPriorityGrouping+0x44>)
 8009e68:	68bb      	ldr	r3, [r7, #8]
 8009e6a:	60d3      	str	r3, [r2, #12]
}
 8009e6c:	bf00      	nop
 8009e6e:	3714      	adds	r7, #20
 8009e70:	46bd      	mov	sp, r7
 8009e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e76:	4770      	bx	lr
 8009e78:	e000ed00 	.word	0xe000ed00

08009e7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009e80:	4b04      	ldr	r3, [pc, #16]	@ (8009e94 <__NVIC_GetPriorityGrouping+0x18>)
 8009e82:	68db      	ldr	r3, [r3, #12]
 8009e84:	0a1b      	lsrs	r3, r3, #8
 8009e86:	f003 0307 	and.w	r3, r3, #7
}
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e92:	4770      	bx	lr
 8009e94:	e000ed00 	.word	0xe000ed00

08009e98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009e98:	b480      	push	{r7}
 8009e9a:	b083      	sub	sp, #12
 8009e9c:	af00      	add	r7, sp, #0
 8009e9e:	4603      	mov	r3, r0
 8009ea0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009ea6:	2b00      	cmp	r3, #0
 8009ea8:	db0b      	blt.n	8009ec2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009eaa:	79fb      	ldrb	r3, [r7, #7]
 8009eac:	f003 021f 	and.w	r2, r3, #31
 8009eb0:	4907      	ldr	r1, [pc, #28]	@ (8009ed0 <__NVIC_EnableIRQ+0x38>)
 8009eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009eb6:	095b      	lsrs	r3, r3, #5
 8009eb8:	2001      	movs	r0, #1
 8009eba:	fa00 f202 	lsl.w	r2, r0, r2
 8009ebe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8009ec2:	bf00      	nop
 8009ec4:	370c      	adds	r7, #12
 8009ec6:	46bd      	mov	sp, r7
 8009ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ecc:	4770      	bx	lr
 8009ece:	bf00      	nop
 8009ed0:	e000e100 	.word	0xe000e100

08009ed4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8009ed4:	b480      	push	{r7}
 8009ed6:	b083      	sub	sp, #12
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	4603      	mov	r3, r0
 8009edc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009ede:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	db12      	blt.n	8009f0c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009ee6:	79fb      	ldrb	r3, [r7, #7]
 8009ee8:	f003 021f 	and.w	r2, r3, #31
 8009eec:	490a      	ldr	r1, [pc, #40]	@ (8009f18 <__NVIC_DisableIRQ+0x44>)
 8009eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009ef2:	095b      	lsrs	r3, r3, #5
 8009ef4:	2001      	movs	r0, #1
 8009ef6:	fa00 f202 	lsl.w	r2, r0, r2
 8009efa:	3320      	adds	r3, #32
 8009efc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8009f00:	f3bf 8f4f 	dsb	sy
}
 8009f04:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8009f06:	f3bf 8f6f 	isb	sy
}
 8009f0a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8009f0c:	bf00      	nop
 8009f0e:	370c      	adds	r7, #12
 8009f10:	46bd      	mov	sp, r7
 8009f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f16:	4770      	bx	lr
 8009f18:	e000e100 	.word	0xe000e100

08009f1c <__NVIC_SetPendingIRQ>:
  \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8009f1c:	b480      	push	{r7}
 8009f1e:	b083      	sub	sp, #12
 8009f20:	af00      	add	r7, sp, #0
 8009f22:	4603      	mov	r3, r0
 8009f24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	db0c      	blt.n	8009f48 <__NVIC_SetPendingIRQ+0x2c>
  {
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009f2e:	79fb      	ldrb	r3, [r7, #7]
 8009f30:	f003 021f 	and.w	r2, r3, #31
 8009f34:	4907      	ldr	r1, [pc, #28]	@ (8009f54 <__NVIC_SetPendingIRQ+0x38>)
 8009f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f3a:	095b      	lsrs	r3, r3, #5
 8009f3c:	2001      	movs	r0, #1
 8009f3e:	fa00 f202 	lsl.w	r2, r0, r2
 8009f42:	3340      	adds	r3, #64	@ 0x40
 8009f44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8009f48:	bf00      	nop
 8009f4a:	370c      	adds	r7, #12
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f52:	4770      	bx	lr
 8009f54:	e000e100 	.word	0xe000e100

08009f58 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b083      	sub	sp, #12
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	4603      	mov	r3, r0
 8009f60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	db0c      	blt.n	8009f84 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009f6a:	79fb      	ldrb	r3, [r7, #7]
 8009f6c:	f003 021f 	and.w	r2, r3, #31
 8009f70:	4907      	ldr	r1, [pc, #28]	@ (8009f90 <__NVIC_ClearPendingIRQ+0x38>)
 8009f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009f76:	095b      	lsrs	r3, r3, #5
 8009f78:	2001      	movs	r0, #1
 8009f7a:	fa00 f202 	lsl.w	r2, r0, r2
 8009f7e:	3360      	adds	r3, #96	@ 0x60
 8009f80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8009f84:	bf00      	nop
 8009f86:	370c      	adds	r7, #12
 8009f88:	46bd      	mov	sp, r7
 8009f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8e:	4770      	bx	lr
 8009f90:	e000e100 	.word	0xe000e100

08009f94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8009f94:	b480      	push	{r7}
 8009f96:	b083      	sub	sp, #12
 8009f98:	af00      	add	r7, sp, #0
 8009f9a:	4603      	mov	r3, r0
 8009f9c:	6039      	str	r1, [r7, #0]
 8009f9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	db0a      	blt.n	8009fbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009fa8:	683b      	ldr	r3, [r7, #0]
 8009faa:	b2da      	uxtb	r2, r3
 8009fac:	490c      	ldr	r1, [pc, #48]	@ (8009fe0 <__NVIC_SetPriority+0x4c>)
 8009fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009fb2:	0112      	lsls	r2, r2, #4
 8009fb4:	b2d2      	uxtb	r2, r2
 8009fb6:	440b      	add	r3, r1
 8009fb8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009fbc:	e00a      	b.n	8009fd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009fbe:	683b      	ldr	r3, [r7, #0]
 8009fc0:	b2da      	uxtb	r2, r3
 8009fc2:	4908      	ldr	r1, [pc, #32]	@ (8009fe4 <__NVIC_SetPriority+0x50>)
 8009fc4:	79fb      	ldrb	r3, [r7, #7]
 8009fc6:	f003 030f 	and.w	r3, r3, #15
 8009fca:	3b04      	subs	r3, #4
 8009fcc:	0112      	lsls	r2, r2, #4
 8009fce:	b2d2      	uxtb	r2, r2
 8009fd0:	440b      	add	r3, r1
 8009fd2:	761a      	strb	r2, [r3, #24]
}
 8009fd4:	bf00      	nop
 8009fd6:	370c      	adds	r7, #12
 8009fd8:	46bd      	mov	sp, r7
 8009fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fde:	4770      	bx	lr
 8009fe0:	e000e100 	.word	0xe000e100
 8009fe4:	e000ed00 	.word	0xe000ed00

08009fe8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8009fe8:	b480      	push	{r7}
 8009fea:	b089      	sub	sp, #36	@ 0x24
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	60f8      	str	r0, [r7, #12]
 8009ff0:	60b9      	str	r1, [r7, #8]
 8009ff2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	f003 0307 	and.w	r3, r3, #7
 8009ffa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009ffc:	69fb      	ldr	r3, [r7, #28]
 8009ffe:	f1c3 0307 	rsb	r3, r3, #7
 800a002:	2b04      	cmp	r3, #4
 800a004:	bf28      	it	cs
 800a006:	2304      	movcs	r3, #4
 800a008:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a00a:	69fb      	ldr	r3, [r7, #28]
 800a00c:	3304      	adds	r3, #4
 800a00e:	2b06      	cmp	r3, #6
 800a010:	d902      	bls.n	800a018 <NVIC_EncodePriority+0x30>
 800a012:	69fb      	ldr	r3, [r7, #28]
 800a014:	3b03      	subs	r3, #3
 800a016:	e000      	b.n	800a01a <NVIC_EncodePriority+0x32>
 800a018:	2300      	movs	r3, #0
 800a01a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a01c:	f04f 32ff 	mov.w	r2, #4294967295
 800a020:	69bb      	ldr	r3, [r7, #24]
 800a022:	fa02 f303 	lsl.w	r3, r2, r3
 800a026:	43da      	mvns	r2, r3
 800a028:	68bb      	ldr	r3, [r7, #8]
 800a02a:	401a      	ands	r2, r3
 800a02c:	697b      	ldr	r3, [r7, #20]
 800a02e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a030:	f04f 31ff 	mov.w	r1, #4294967295
 800a034:	697b      	ldr	r3, [r7, #20]
 800a036:	fa01 f303 	lsl.w	r3, r1, r3
 800a03a:	43d9      	mvns	r1, r3
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a040:	4313      	orrs	r3, r2
         );
}
 800a042:	4618      	mov	r0, r3
 800a044:	3724      	adds	r7, #36	@ 0x24
 800a046:	46bd      	mov	sp, r7
 800a048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04c:	4770      	bx	lr
	...

0800a050 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a050:	b580      	push	{r7, lr}
 800a052:	b082      	sub	sp, #8
 800a054:	af00      	add	r7, sp, #0
 800a056:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	3b01      	subs	r3, #1
 800a05c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a060:	d301      	bcc.n	800a066 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a062:	2301      	movs	r3, #1
 800a064:	e00f      	b.n	800a086 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a066:	4a0a      	ldr	r2, [pc, #40]	@ (800a090 <SysTick_Config+0x40>)
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	3b01      	subs	r3, #1
 800a06c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a06e:	210f      	movs	r1, #15
 800a070:	f04f 30ff 	mov.w	r0, #4294967295
 800a074:	f7ff ff8e 	bl	8009f94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a078:	4b05      	ldr	r3, [pc, #20]	@ (800a090 <SysTick_Config+0x40>)
 800a07a:	2200      	movs	r2, #0
 800a07c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a07e:	4b04      	ldr	r3, [pc, #16]	@ (800a090 <SysTick_Config+0x40>)
 800a080:	2207      	movs	r2, #7
 800a082:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a084:	2300      	movs	r3, #0
}
 800a086:	4618      	mov	r0, r3
 800a088:	3708      	adds	r7, #8
 800a08a:	46bd      	mov	sp, r7
 800a08c:	bd80      	pop	{r7, pc}
 800a08e:	bf00      	nop
 800a090:	e000e010 	.word	0xe000e010

0800a094 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a094:	b580      	push	{r7, lr}
 800a096:	b082      	sub	sp, #8
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a09c:	6878      	ldr	r0, [r7, #4]
 800a09e:	f7ff fec9 	bl	8009e34 <__NVIC_SetPriorityGrouping>
}
 800a0a2:	bf00      	nop
 800a0a4:	3708      	adds	r7, #8
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	bd80      	pop	{r7, pc}

0800a0aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a0aa:	b580      	push	{r7, lr}
 800a0ac:	b086      	sub	sp, #24
 800a0ae:	af00      	add	r7, sp, #0
 800a0b0:	4603      	mov	r3, r0
 800a0b2:	60b9      	str	r1, [r7, #8]
 800a0b4:	607a      	str	r2, [r7, #4]
 800a0b6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800a0b8:	f7ff fee0 	bl	8009e7c <__NVIC_GetPriorityGrouping>
 800a0bc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a0be:	687a      	ldr	r2, [r7, #4]
 800a0c0:	68b9      	ldr	r1, [r7, #8]
 800a0c2:	6978      	ldr	r0, [r7, #20]
 800a0c4:	f7ff ff90 	bl	8009fe8 <NVIC_EncodePriority>
 800a0c8:	4602      	mov	r2, r0
 800a0ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a0ce:	4611      	mov	r1, r2
 800a0d0:	4618      	mov	r0, r3
 800a0d2:	f7ff ff5f 	bl	8009f94 <__NVIC_SetPriority>
}
 800a0d6:	bf00      	nop
 800a0d8:	3718      	adds	r7, #24
 800a0da:	46bd      	mov	sp, r7
 800a0dc:	bd80      	pop	{r7, pc}

0800a0de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a0de:	b580      	push	{r7, lr}
 800a0e0:	b082      	sub	sp, #8
 800a0e2:	af00      	add	r7, sp, #0
 800a0e4:	4603      	mov	r3, r0
 800a0e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a0e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a0ec:	4618      	mov	r0, r3
 800a0ee:	f7ff fed3 	bl	8009e98 <__NVIC_EnableIRQ>
}
 800a0f2:	bf00      	nop
 800a0f4:	3708      	adds	r7, #8
 800a0f6:	46bd      	mov	sp, r7
 800a0f8:	bd80      	pop	{r7, pc}

0800a0fa <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800a0fa:	b580      	push	{r7, lr}
 800a0fc:	b082      	sub	sp, #8
 800a0fe:	af00      	add	r7, sp, #0
 800a100:	4603      	mov	r3, r0
 800a102:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800a104:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a108:	4618      	mov	r0, r3
 800a10a:	f7ff fee3 	bl	8009ed4 <__NVIC_DisableIRQ>
}
 800a10e:	bf00      	nop
 800a110:	3708      	adds	r7, #8
 800a112:	46bd      	mov	sp, r7
 800a114:	bd80      	pop	{r7, pc}

0800a116 <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a116:	b580      	push	{r7, lr}
 800a118:	b082      	sub	sp, #8
 800a11a:	af00      	add	r7, sp, #0
 800a11c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800a11e:	6878      	ldr	r0, [r7, #4]
 800a120:	f7ff ff96 	bl	800a050 <SysTick_Config>
 800a124:	4603      	mov	r3, r0
}
 800a126:	4618      	mov	r0, r3
 800a128:	3708      	adds	r7, #8
 800a12a:	46bd      	mov	sp, r7
 800a12c:	bd80      	pop	{r7, pc}

0800a12e <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 800a12e:	b580      	push	{r7, lr}
 800a130:	b082      	sub	sp, #8
 800a132:	af00      	add	r7, sp, #0
 800a134:	4603      	mov	r3, r0
 800a136:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 800a138:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a13c:	4618      	mov	r0, r3
 800a13e:	f7ff feed 	bl	8009f1c <__NVIC_SetPendingIRQ>
}
 800a142:	bf00      	nop
 800a144:	3708      	adds	r7, #8
 800a146:	46bd      	mov	sp, r7
 800a148:	bd80      	pop	{r7, pc}

0800a14a <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800a14a:	b580      	push	{r7, lr}
 800a14c:	b082      	sub	sp, #8
 800a14e:	af00      	add	r7, sp, #0
 800a150:	4603      	mov	r3, r0
 800a152:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 800a154:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a158:	4618      	mov	r0, r3
 800a15a:	f7ff fefd 	bl	8009f58 <__NVIC_ClearPendingIRQ>
}
 800a15e:	bf00      	nop
 800a160:	3708      	adds	r7, #8
 800a162:	46bd      	mov	sp, r7
 800a164:	bd80      	pop	{r7, pc}
	...

0800a168 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b084      	sub	sp, #16
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	2b00      	cmp	r3, #0
 800a174:	d101      	bne.n	800a17a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a176:	2301      	movs	r3, #1
 800a178:	e08e      	b.n	800a298 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	461a      	mov	r2, r3
 800a180:	4b47      	ldr	r3, [pc, #284]	@ (800a2a0 <HAL_DMA_Init+0x138>)
 800a182:	429a      	cmp	r2, r3
 800a184:	d80f      	bhi.n	800a1a6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	461a      	mov	r2, r3
 800a18c:	4b45      	ldr	r3, [pc, #276]	@ (800a2a4 <HAL_DMA_Init+0x13c>)
 800a18e:	4413      	add	r3, r2
 800a190:	4a45      	ldr	r2, [pc, #276]	@ (800a2a8 <HAL_DMA_Init+0x140>)
 800a192:	fba2 2303 	umull	r2, r3, r2, r3
 800a196:	091b      	lsrs	r3, r3, #4
 800a198:	009a      	lsls	r2, r3, #2
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	4a42      	ldr	r2, [pc, #264]	@ (800a2ac <HAL_DMA_Init+0x144>)
 800a1a2:	641a      	str	r2, [r3, #64]	@ 0x40
 800a1a4:	e00e      	b.n	800a1c4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	461a      	mov	r2, r3
 800a1ac:	4b40      	ldr	r3, [pc, #256]	@ (800a2b0 <HAL_DMA_Init+0x148>)
 800a1ae:	4413      	add	r3, r2
 800a1b0:	4a3d      	ldr	r2, [pc, #244]	@ (800a2a8 <HAL_DMA_Init+0x140>)
 800a1b2:	fba2 2303 	umull	r2, r3, r2, r3
 800a1b6:	091b      	lsrs	r3, r3, #4
 800a1b8:	009a      	lsls	r2, r3, #2
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	4a3c      	ldr	r2, [pc, #240]	@ (800a2b4 <HAL_DMA_Init+0x14c>)
 800a1c2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	2202      	movs	r2, #2
 800a1c8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800a1da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a1de:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a1e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	691b      	ldr	r3, [r3, #16]
 800a1ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a1f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	699b      	ldr	r3, [r3, #24]
 800a1fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a200:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	6a1b      	ldr	r3, [r3, #32]
 800a206:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800a208:	68fa      	ldr	r2, [r7, #12]
 800a20a:	4313      	orrs	r3, r2
 800a20c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	68fa      	ldr	r2, [r7, #12]
 800a214:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800a216:	6878      	ldr	r0, [r7, #4]
 800a218:	f000 f9bc 	bl	800a594 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	689b      	ldr	r3, [r3, #8]
 800a220:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a224:	d102      	bne.n	800a22c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800a226:	687b      	ldr	r3, [r7, #4]
 800a228:	2200      	movs	r2, #0
 800a22a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	685a      	ldr	r2, [r3, #4]
 800a230:	687b      	ldr	r3, [r7, #4]
 800a232:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a234:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800a238:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a23e:	687a      	ldr	r2, [r7, #4]
 800a240:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a242:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	685b      	ldr	r3, [r3, #4]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d010      	beq.n	800a26e <HAL_DMA_Init+0x106>
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	685b      	ldr	r3, [r3, #4]
 800a250:	2b04      	cmp	r3, #4
 800a252:	d80c      	bhi.n	800a26e <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800a254:	6878      	ldr	r0, [r7, #4]
 800a256:	f000 f9db 	bl	800a610 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a25e:	2200      	movs	r2, #0
 800a260:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a266:	687a      	ldr	r2, [r7, #4]
 800a268:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a26a:	605a      	str	r2, [r3, #4]
 800a26c:	e008      	b.n	800a280 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	2200      	movs	r2, #0
 800a272:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	2200      	movs	r2, #0
 800a278:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2200      	movs	r2, #0
 800a27e:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2200      	movs	r2, #0
 800a284:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2201      	movs	r2, #1
 800a28a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	2200      	movs	r2, #0
 800a292:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800a296:	2300      	movs	r3, #0
}
 800a298:	4618      	mov	r0, r3
 800a29a:	3710      	adds	r7, #16
 800a29c:	46bd      	mov	sp, r7
 800a29e:	bd80      	pop	{r7, pc}
 800a2a0:	40020407 	.word	0x40020407
 800a2a4:	bffdfff8 	.word	0xbffdfff8
 800a2a8:	cccccccd 	.word	0xcccccccd
 800a2ac:	40020000 	.word	0x40020000
 800a2b0:	bffdfbf8 	.word	0xbffdfbf8
 800a2b4:	40020400 	.word	0x40020400

0800a2b8 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a2b8:	b480      	push	{r7}
 800a2ba:	b083      	sub	sp, #12
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d101      	bne.n	800a2ca <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800a2c6:	2301      	movs	r3, #1
 800a2c8:	e04f      	b.n	800a36a <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a2d0:	b2db      	uxtb	r3, r3
 800a2d2:	2b02      	cmp	r3, #2
 800a2d4:	d008      	beq.n	800a2e8 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	2204      	movs	r2, #4
 800a2da:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	2200      	movs	r2, #0
 800a2e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800a2e4:	2301      	movs	r3, #1
 800a2e6:	e040      	b.n	800a36a <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	681a      	ldr	r2, [r3, #0]
 800a2ee:	687b      	ldr	r3, [r7, #4]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	f022 020e 	bic.w	r2, r2, #14
 800a2f6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a2fc:	681a      	ldr	r2, [r3, #0]
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a302:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a306:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	681a      	ldr	r2, [r3, #0]
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	f022 0201 	bic.w	r2, r2, #1
 800a316:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a31c:	f003 021c 	and.w	r2, r3, #28
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a324:	2101      	movs	r1, #1
 800a326:	fa01 f202 	lsl.w	r2, r1, r2
 800a32a:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a330:	687a      	ldr	r2, [r7, #4]
 800a332:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a334:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a33a:	2b00      	cmp	r3, #0
 800a33c:	d00c      	beq.n	800a358 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a342:	681a      	ldr	r2, [r3, #0]
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a348:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a34c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a352:	687a      	ldr	r2, [r7, #4]
 800a354:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a356:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2201      	movs	r2, #1
 800a35c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2200      	movs	r2, #0
 800a364:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 800a368:	2300      	movs	r3, #0
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	370c      	adds	r7, #12
 800a36e:	46bd      	mov	sp, r7
 800a370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a374:	4770      	bx	lr

0800a376 <HAL_DMA_Abort_IT>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a376:	b580      	push	{r7, lr}
 800a378:	b084      	sub	sp, #16
 800a37a:	af00      	add	r7, sp, #0
 800a37c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a37e:	2300      	movs	r3, #0
 800a380:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800a388:	b2db      	uxtb	r3, r3
 800a38a:	2b02      	cmp	r3, #2
 800a38c:	d005      	beq.n	800a39a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	2204      	movs	r2, #4
 800a392:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800a394:	2301      	movs	r3, #1
 800a396:	73fb      	strb	r3, [r7, #15]
 800a398:	e047      	b.n	800a42a <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	681a      	ldr	r2, [r3, #0]
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	f022 020e 	bic.w	r2, r2, #14
 800a3a8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	681a      	ldr	r2, [r3, #0]
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f022 0201 	bic.w	r2, r2, #1
 800a3b8:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a3be:	681a      	ldr	r2, [r3, #0]
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a3c4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a3c8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a3ce:	f003 021c 	and.w	r2, r3, #28
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3d6:	2101      	movs	r1, #1
 800a3d8:	fa01 f202 	lsl.w	r2, r1, r2
 800a3dc:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3e2:	687a      	ldr	r2, [r7, #4]
 800a3e4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800a3e6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d00c      	beq.n	800a40a <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3f4:	681a      	ldr	r2, [r3, #0]
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3fa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a3fe:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a404:	687a      	ldr	r2, [r7, #4]
 800a406:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800a408:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	2201      	movs	r2, #1
 800a40e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	2200      	movs	r2, #0
 800a416:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d003      	beq.n	800a42a <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a426:	6878      	ldr	r0, [r7, #4]
 800a428:	4798      	blx	r3
    }
  }
  return status;
 800a42a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a42c:	4618      	mov	r0, r3
 800a42e:	3710      	adds	r7, #16
 800a430:	46bd      	mov	sp, r7
 800a432:	bd80      	pop	{r7, pc}

0800a434 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b084      	sub	sp, #16
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a450:	f003 031c 	and.w	r3, r3, #28
 800a454:	2204      	movs	r2, #4
 800a456:	409a      	lsls	r2, r3
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	4013      	ands	r3, r2
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d026      	beq.n	800a4ae <HAL_DMA_IRQHandler+0x7a>
 800a460:	68bb      	ldr	r3, [r7, #8]
 800a462:	f003 0304 	and.w	r3, r3, #4
 800a466:	2b00      	cmp	r3, #0
 800a468:	d021      	beq.n	800a4ae <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	f003 0320 	and.w	r3, r3, #32
 800a474:	2b00      	cmp	r3, #0
 800a476:	d107      	bne.n	800a488 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	681a      	ldr	r2, [r3, #0]
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	f022 0204 	bic.w	r2, r2, #4
 800a486:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a48c:	f003 021c 	and.w	r2, r3, #28
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a494:	2104      	movs	r1, #4
 800a496:	fa01 f202 	lsl.w	r2, r1, r2
 800a49a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d071      	beq.n	800a588 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a4a8:	6878      	ldr	r0, [r7, #4]
 800a4aa:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800a4ac:	e06c      	b.n	800a588 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a4b2:	f003 031c 	and.w	r3, r3, #28
 800a4b6:	2202      	movs	r2, #2
 800a4b8:	409a      	lsls	r2, r3
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	4013      	ands	r3, r2
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d02e      	beq.n	800a520 <HAL_DMA_IRQHandler+0xec>
 800a4c2:	68bb      	ldr	r3, [r7, #8]
 800a4c4:	f003 0302 	and.w	r3, r3, #2
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d029      	beq.n	800a520 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	f003 0320 	and.w	r3, r3, #32
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d10b      	bne.n	800a4f2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	681a      	ldr	r2, [r3, #0]
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	f022 020a 	bic.w	r2, r2, #10
 800a4e8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	2201      	movs	r2, #1
 800a4ee:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a4f6:	f003 021c 	and.w	r2, r3, #28
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a4fe:	2102      	movs	r1, #2
 800a500:	fa01 f202 	lsl.w	r2, r1, r2
 800a504:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	2200      	movs	r2, #0
 800a50a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a512:	2b00      	cmp	r3, #0
 800a514:	d038      	beq.n	800a588 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a51a:	6878      	ldr	r0, [r7, #4]
 800a51c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800a51e:	e033      	b.n	800a588 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a524:	f003 031c 	and.w	r3, r3, #28
 800a528:	2208      	movs	r2, #8
 800a52a:	409a      	lsls	r2, r3
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	4013      	ands	r3, r2
 800a530:	2b00      	cmp	r3, #0
 800a532:	d02a      	beq.n	800a58a <HAL_DMA_IRQHandler+0x156>
 800a534:	68bb      	ldr	r3, [r7, #8]
 800a536:	f003 0308 	and.w	r3, r3, #8
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d025      	beq.n	800a58a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	681a      	ldr	r2, [r3, #0]
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	f022 020e 	bic.w	r2, r2, #14
 800a54c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a552:	f003 021c 	and.w	r2, r3, #28
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a55a:	2101      	movs	r1, #1
 800a55c:	fa01 f202 	lsl.w	r2, r1, r2
 800a560:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	2201      	movs	r2, #1
 800a566:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	2201      	movs	r2, #1
 800a56c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2200      	movs	r2, #0
 800a574:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d004      	beq.n	800a58a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a584:	6878      	ldr	r0, [r7, #4]
 800a586:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800a588:	bf00      	nop
 800a58a:	bf00      	nop
}
 800a58c:	3710      	adds	r7, #16
 800a58e:	46bd      	mov	sp, r7
 800a590:	bd80      	pop	{r7, pc}
	...

0800a594 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a594:	b480      	push	{r7}
 800a596:	b085      	sub	sp, #20
 800a598:	af00      	add	r7, sp, #0
 800a59a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	461a      	mov	r2, r3
 800a5a2:	4b17      	ldr	r3, [pc, #92]	@ (800a600 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800a5a4:	429a      	cmp	r2, r3
 800a5a6:	d80a      	bhi.n	800a5be <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5ac:	089b      	lsrs	r3, r3, #2
 800a5ae:	009b      	lsls	r3, r3, #2
 800a5b0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a5b4:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 800a5b8:	687a      	ldr	r2, [r7, #4]
 800a5ba:	6493      	str	r3, [r2, #72]	@ 0x48
 800a5bc:	e007      	b.n	800a5ce <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a5c2:	089b      	lsrs	r3, r3, #2
 800a5c4:	009a      	lsls	r2, r3, #2
 800a5c6:	4b0f      	ldr	r3, [pc, #60]	@ (800a604 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800a5c8:	4413      	add	r3, r2
 800a5ca:	687a      	ldr	r2, [r7, #4]
 800a5cc:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	b2db      	uxtb	r3, r3
 800a5d4:	3b08      	subs	r3, #8
 800a5d6:	4a0c      	ldr	r2, [pc, #48]	@ (800a608 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800a5d8:	fba2 2303 	umull	r2, r3, r2, r3
 800a5dc:	091b      	lsrs	r3, r3, #4
 800a5de:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	4a0a      	ldr	r2, [pc, #40]	@ (800a60c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800a5e4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	f003 031f 	and.w	r3, r3, #31
 800a5ec:	2201      	movs	r2, #1
 800a5ee:	409a      	lsls	r2, r3
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800a5f4:	bf00      	nop
 800a5f6:	3714      	adds	r7, #20
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5fe:	4770      	bx	lr
 800a600:	40020407 	.word	0x40020407
 800a604:	4002081c 	.word	0x4002081c
 800a608:	cccccccd 	.word	0xcccccccd
 800a60c:	40020880 	.word	0x40020880

0800a610 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a610:	b480      	push	{r7}
 800a612:	b085      	sub	sp, #20
 800a614:	af00      	add	r7, sp, #0
 800a616:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	685b      	ldr	r3, [r3, #4]
 800a61c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a620:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a622:	68fa      	ldr	r2, [r7, #12]
 800a624:	4b0b      	ldr	r3, [pc, #44]	@ (800a654 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800a626:	4413      	add	r3, r2
 800a628:	009b      	lsls	r3, r3, #2
 800a62a:	461a      	mov	r2, r3
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	4a09      	ldr	r2, [pc, #36]	@ (800a658 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 800a634:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	3b01      	subs	r3, #1
 800a63a:	f003 0303 	and.w	r3, r3, #3
 800a63e:	2201      	movs	r2, #1
 800a640:	409a      	lsls	r2, r3
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800a646:	bf00      	nop
 800a648:	3714      	adds	r7, #20
 800a64a:	46bd      	mov	sp, r7
 800a64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a650:	4770      	bx	lr
 800a652:	bf00      	nop
 800a654:	1000823f 	.word	0x1000823f
 800a658:	40020940 	.word	0x40020940

0800a65c <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 800a65c:	b480      	push	{r7}
 800a65e:	b087      	sub	sp, #28
 800a660:	af00      	add	r7, sp, #0
 800a662:	60f8      	str	r0, [r7, #12]
 800a664:	460b      	mov	r3, r1
 800a666:	607a      	str	r2, [r7, #4]
 800a668:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800a66a:	2300      	movs	r3, #0
 800a66c:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 800a66e:	7afb      	ldrb	r3, [r7, #11]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d103      	bne.n	800a67c <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800a674:	68fb      	ldr	r3, [r7, #12]
 800a676:	687a      	ldr	r2, [r7, #4]
 800a678:	605a      	str	r2, [r3, #4]
      break;
 800a67a:	e002      	b.n	800a682 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 800a67c:	2301      	movs	r3, #1
 800a67e:	75fb      	strb	r3, [r7, #23]
      break;
 800a680:	bf00      	nop
  }

  return status;
 800a682:	7dfb      	ldrb	r3, [r7, #23]
}
 800a684:	4618      	mov	r0, r3
 800a686:	371c      	adds	r7, #28
 800a688:	46bd      	mov	sp, r7
 800a68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68e:	4770      	bx	lr

0800a690 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800a690:	b480      	push	{r7}
 800a692:	b083      	sub	sp, #12
 800a694:	af00      	add	r7, sp, #0
 800a696:	6078      	str	r0, [r7, #4]
 800a698:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d101      	bne.n	800a6a4 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800a6a0:	2301      	movs	r3, #1
 800a6a2:	e003      	b.n	800a6ac <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	683a      	ldr	r2, [r7, #0]
 800a6a8:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800a6aa:	2300      	movs	r3, #0
  }
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	370c      	adds	r7, #12
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b6:	4770      	bx	lr

0800a6b8 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a6b8:	b480      	push	{r7}
 800a6ba:	b087      	sub	sp, #28
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
 800a6c0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a6c6:	e14c      	b.n	800a962 <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800a6c8:	683b      	ldr	r3, [r7, #0]
 800a6ca:	681a      	ldr	r2, [r3, #0]
 800a6cc:	2101      	movs	r1, #1
 800a6ce:	697b      	ldr	r3, [r7, #20]
 800a6d0:	fa01 f303 	lsl.w	r3, r1, r3
 800a6d4:	4013      	ands	r3, r2
 800a6d6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	2b00      	cmp	r3, #0
 800a6dc:	f000 813e 	beq.w	800a95c <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800a6e0:	683b      	ldr	r3, [r7, #0]
 800a6e2:	685b      	ldr	r3, [r3, #4]
 800a6e4:	f003 0303 	and.w	r3, r3, #3
 800a6e8:	2b01      	cmp	r3, #1
 800a6ea:	d005      	beq.n	800a6f8 <HAL_GPIO_Init+0x40>
 800a6ec:	683b      	ldr	r3, [r7, #0]
 800a6ee:	685b      	ldr	r3, [r3, #4]
 800a6f0:	f003 0303 	and.w	r3, r3, #3
 800a6f4:	2b02      	cmp	r3, #2
 800a6f6:	d130      	bne.n	800a75a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	689b      	ldr	r3, [r3, #8]
 800a6fc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800a6fe:	697b      	ldr	r3, [r7, #20]
 800a700:	005b      	lsls	r3, r3, #1
 800a702:	2203      	movs	r2, #3
 800a704:	fa02 f303 	lsl.w	r3, r2, r3
 800a708:	43db      	mvns	r3, r3
 800a70a:	693a      	ldr	r2, [r7, #16]
 800a70c:	4013      	ands	r3, r2
 800a70e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	68da      	ldr	r2, [r3, #12]
 800a714:	697b      	ldr	r3, [r7, #20]
 800a716:	005b      	lsls	r3, r3, #1
 800a718:	fa02 f303 	lsl.w	r3, r2, r3
 800a71c:	693a      	ldr	r2, [r7, #16]
 800a71e:	4313      	orrs	r3, r2
 800a720:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	693a      	ldr	r2, [r7, #16]
 800a726:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	685b      	ldr	r3, [r3, #4]
 800a72c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a72e:	2201      	movs	r2, #1
 800a730:	697b      	ldr	r3, [r7, #20]
 800a732:	fa02 f303 	lsl.w	r3, r2, r3
 800a736:	43db      	mvns	r3, r3
 800a738:	693a      	ldr	r2, [r7, #16]
 800a73a:	4013      	ands	r3, r2
 800a73c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800a73e:	683b      	ldr	r3, [r7, #0]
 800a740:	685b      	ldr	r3, [r3, #4]
 800a742:	091b      	lsrs	r3, r3, #4
 800a744:	f003 0201 	and.w	r2, r3, #1
 800a748:	697b      	ldr	r3, [r7, #20]
 800a74a:	fa02 f303 	lsl.w	r3, r2, r3
 800a74e:	693a      	ldr	r2, [r7, #16]
 800a750:	4313      	orrs	r3, r2
 800a752:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	693a      	ldr	r2, [r7, #16]
 800a758:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800a75a:	683b      	ldr	r3, [r7, #0]
 800a75c:	685b      	ldr	r3, [r3, #4]
 800a75e:	f003 0303 	and.w	r3, r3, #3
 800a762:	2b03      	cmp	r3, #3
 800a764:	d017      	beq.n	800a796 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	68db      	ldr	r3, [r3, #12]
 800a76a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a76c:	697b      	ldr	r3, [r7, #20]
 800a76e:	005b      	lsls	r3, r3, #1
 800a770:	2203      	movs	r2, #3
 800a772:	fa02 f303 	lsl.w	r3, r2, r3
 800a776:	43db      	mvns	r3, r3
 800a778:	693a      	ldr	r2, [r7, #16]
 800a77a:	4013      	ands	r3, r2
 800a77c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a77e:	683b      	ldr	r3, [r7, #0]
 800a780:	689a      	ldr	r2, [r3, #8]
 800a782:	697b      	ldr	r3, [r7, #20]
 800a784:	005b      	lsls	r3, r3, #1
 800a786:	fa02 f303 	lsl.w	r3, r2, r3
 800a78a:	693a      	ldr	r2, [r7, #16]
 800a78c:	4313      	orrs	r3, r2
 800a78e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	693a      	ldr	r2, [r7, #16]
 800a794:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800a796:	683b      	ldr	r3, [r7, #0]
 800a798:	685b      	ldr	r3, [r3, #4]
 800a79a:	f003 0303 	and.w	r3, r3, #3
 800a79e:	2b02      	cmp	r3, #2
 800a7a0:	d123      	bne.n	800a7ea <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800a7a2:	697b      	ldr	r3, [r7, #20]
 800a7a4:	08da      	lsrs	r2, r3, #3
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	3208      	adds	r2, #8
 800a7aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a7ae:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800a7b0:	697b      	ldr	r3, [r7, #20]
 800a7b2:	f003 0307 	and.w	r3, r3, #7
 800a7b6:	009b      	lsls	r3, r3, #2
 800a7b8:	220f      	movs	r2, #15
 800a7ba:	fa02 f303 	lsl.w	r3, r2, r3
 800a7be:	43db      	mvns	r3, r3
 800a7c0:	693a      	ldr	r2, [r7, #16]
 800a7c2:	4013      	ands	r3, r2
 800a7c4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800a7c6:	683b      	ldr	r3, [r7, #0]
 800a7c8:	691a      	ldr	r2, [r3, #16]
 800a7ca:	697b      	ldr	r3, [r7, #20]
 800a7cc:	f003 0307 	and.w	r3, r3, #7
 800a7d0:	009b      	lsls	r3, r3, #2
 800a7d2:	fa02 f303 	lsl.w	r3, r2, r3
 800a7d6:	693a      	ldr	r2, [r7, #16]
 800a7d8:	4313      	orrs	r3, r2
 800a7da:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800a7dc:	697b      	ldr	r3, [r7, #20]
 800a7de:	08da      	lsrs	r2, r3, #3
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	3208      	adds	r2, #8
 800a7e4:	6939      	ldr	r1, [r7, #16]
 800a7e6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800a7f0:	697b      	ldr	r3, [r7, #20]
 800a7f2:	005b      	lsls	r3, r3, #1
 800a7f4:	2203      	movs	r2, #3
 800a7f6:	fa02 f303 	lsl.w	r3, r2, r3
 800a7fa:	43db      	mvns	r3, r3
 800a7fc:	693a      	ldr	r2, [r7, #16]
 800a7fe:	4013      	ands	r3, r2
 800a800:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800a802:	683b      	ldr	r3, [r7, #0]
 800a804:	685b      	ldr	r3, [r3, #4]
 800a806:	f003 0203 	and.w	r2, r3, #3
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	005b      	lsls	r3, r3, #1
 800a80e:	fa02 f303 	lsl.w	r3, r2, r3
 800a812:	693a      	ldr	r2, [r7, #16]
 800a814:	4313      	orrs	r3, r2
 800a816:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	693a      	ldr	r2, [r7, #16]
 800a81c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800a81e:	683b      	ldr	r3, [r7, #0]
 800a820:	685b      	ldr	r3, [r3, #4]
 800a822:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800a826:	2b00      	cmp	r3, #0
 800a828:	f000 8098 	beq.w	800a95c <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800a82c:	4a54      	ldr	r2, [pc, #336]	@ (800a980 <HAL_GPIO_Init+0x2c8>)
 800a82e:	697b      	ldr	r3, [r7, #20]
 800a830:	089b      	lsrs	r3, r3, #2
 800a832:	3302      	adds	r3, #2
 800a834:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a838:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800a83a:	697b      	ldr	r3, [r7, #20]
 800a83c:	f003 0303 	and.w	r3, r3, #3
 800a840:	009b      	lsls	r3, r3, #2
 800a842:	220f      	movs	r2, #15
 800a844:	fa02 f303 	lsl.w	r3, r2, r3
 800a848:	43db      	mvns	r3, r3
 800a84a:	693a      	ldr	r2, [r7, #16]
 800a84c:	4013      	ands	r3, r2
 800a84e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800a856:	d019      	beq.n	800a88c <HAL_GPIO_Init+0x1d4>
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	4a4a      	ldr	r2, [pc, #296]	@ (800a984 <HAL_GPIO_Init+0x2cc>)
 800a85c:	4293      	cmp	r3, r2
 800a85e:	d013      	beq.n	800a888 <HAL_GPIO_Init+0x1d0>
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	4a49      	ldr	r2, [pc, #292]	@ (800a988 <HAL_GPIO_Init+0x2d0>)
 800a864:	4293      	cmp	r3, r2
 800a866:	d00d      	beq.n	800a884 <HAL_GPIO_Init+0x1cc>
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	4a48      	ldr	r2, [pc, #288]	@ (800a98c <HAL_GPIO_Init+0x2d4>)
 800a86c:	4293      	cmp	r3, r2
 800a86e:	d007      	beq.n	800a880 <HAL_GPIO_Init+0x1c8>
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	4a47      	ldr	r2, [pc, #284]	@ (800a990 <HAL_GPIO_Init+0x2d8>)
 800a874:	4293      	cmp	r3, r2
 800a876:	d101      	bne.n	800a87c <HAL_GPIO_Init+0x1c4>
 800a878:	2304      	movs	r3, #4
 800a87a:	e008      	b.n	800a88e <HAL_GPIO_Init+0x1d6>
 800a87c:	2307      	movs	r3, #7
 800a87e:	e006      	b.n	800a88e <HAL_GPIO_Init+0x1d6>
 800a880:	2303      	movs	r3, #3
 800a882:	e004      	b.n	800a88e <HAL_GPIO_Init+0x1d6>
 800a884:	2302      	movs	r3, #2
 800a886:	e002      	b.n	800a88e <HAL_GPIO_Init+0x1d6>
 800a888:	2301      	movs	r3, #1
 800a88a:	e000      	b.n	800a88e <HAL_GPIO_Init+0x1d6>
 800a88c:	2300      	movs	r3, #0
 800a88e:	697a      	ldr	r2, [r7, #20]
 800a890:	f002 0203 	and.w	r2, r2, #3
 800a894:	0092      	lsls	r2, r2, #2
 800a896:	4093      	lsls	r3, r2
 800a898:	693a      	ldr	r2, [r7, #16]
 800a89a:	4313      	orrs	r3, r2
 800a89c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800a89e:	4938      	ldr	r1, [pc, #224]	@ (800a980 <HAL_GPIO_Init+0x2c8>)
 800a8a0:	697b      	ldr	r3, [r7, #20]
 800a8a2:	089b      	lsrs	r3, r3, #2
 800a8a4:	3302      	adds	r3, #2
 800a8a6:	693a      	ldr	r2, [r7, #16]
 800a8a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800a8ac:	4b39      	ldr	r3, [pc, #228]	@ (800a994 <HAL_GPIO_Init+0x2dc>)
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	43db      	mvns	r3, r3
 800a8b6:	693a      	ldr	r2, [r7, #16]
 800a8b8:	4013      	ands	r3, r2
 800a8ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800a8bc:	683b      	ldr	r3, [r7, #0]
 800a8be:	685b      	ldr	r3, [r3, #4]
 800a8c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d003      	beq.n	800a8d0 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800a8c8:	693a      	ldr	r2, [r7, #16]
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	4313      	orrs	r3, r2
 800a8ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800a8d0:	4a30      	ldr	r2, [pc, #192]	@ (800a994 <HAL_GPIO_Init+0x2dc>)
 800a8d2:	693b      	ldr	r3, [r7, #16]
 800a8d4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800a8d6:	4b2f      	ldr	r3, [pc, #188]	@ (800a994 <HAL_GPIO_Init+0x2dc>)
 800a8d8:	685b      	ldr	r3, [r3, #4]
 800a8da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	43db      	mvns	r3, r3
 800a8e0:	693a      	ldr	r2, [r7, #16]
 800a8e2:	4013      	ands	r3, r2
 800a8e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	685b      	ldr	r3, [r3, #4]
 800a8ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a8ee:	2b00      	cmp	r3, #0
 800a8f0:	d003      	beq.n	800a8fa <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800a8f2:	693a      	ldr	r2, [r7, #16]
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	4313      	orrs	r3, r2
 800a8f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800a8fa:	4a26      	ldr	r2, [pc, #152]	@ (800a994 <HAL_GPIO_Init+0x2dc>)
 800a8fc:	693b      	ldr	r3, [r7, #16]
 800a8fe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800a900:	4b24      	ldr	r3, [pc, #144]	@ (800a994 <HAL_GPIO_Init+0x2dc>)
 800a902:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a906:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	43db      	mvns	r3, r3
 800a90c:	693a      	ldr	r2, [r7, #16]
 800a90e:	4013      	ands	r3, r2
 800a910:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800a912:	683b      	ldr	r3, [r7, #0]
 800a914:	685b      	ldr	r3, [r3, #4]
 800a916:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d003      	beq.n	800a926 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800a91e:	693a      	ldr	r2, [r7, #16]
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	4313      	orrs	r3, r2
 800a924:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800a926:	4a1b      	ldr	r2, [pc, #108]	@ (800a994 <HAL_GPIO_Init+0x2dc>)
 800a928:	693b      	ldr	r3, [r7, #16]
 800a92a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800a92e:	4b19      	ldr	r3, [pc, #100]	@ (800a994 <HAL_GPIO_Init+0x2dc>)
 800a930:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800a934:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	43db      	mvns	r3, r3
 800a93a:	693a      	ldr	r2, [r7, #16]
 800a93c:	4013      	ands	r3, r2
 800a93e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800a940:	683b      	ldr	r3, [r7, #0]
 800a942:	685b      	ldr	r3, [r3, #4]
 800a944:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d003      	beq.n	800a954 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 800a94c:	693a      	ldr	r2, [r7, #16]
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	4313      	orrs	r3, r2
 800a952:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800a954:	4a0f      	ldr	r2, [pc, #60]	@ (800a994 <HAL_GPIO_Init+0x2dc>)
 800a956:	693b      	ldr	r3, [r7, #16]
 800a958:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 800a95c:	697b      	ldr	r3, [r7, #20]
 800a95e:	3301      	adds	r3, #1
 800a960:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	681a      	ldr	r2, [r3, #0]
 800a966:	697b      	ldr	r3, [r7, #20]
 800a968:	fa22 f303 	lsr.w	r3, r2, r3
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	f47f aeab 	bne.w	800a6c8 <HAL_GPIO_Init+0x10>
  }
}
 800a972:	bf00      	nop
 800a974:	bf00      	nop
 800a976:	371c      	adds	r7, #28
 800a978:	46bd      	mov	sp, r7
 800a97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97e:	4770      	bx	lr
 800a980:	40010000 	.word	0x40010000
 800a984:	48000400 	.word	0x48000400
 800a988:	48000800 	.word	0x48000800
 800a98c:	48000c00 	.word	0x48000c00
 800a990:	48001000 	.word	0x48001000
 800a994:	58000800 	.word	0x58000800

0800a998 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800a998:	b480      	push	{r7}
 800a99a:	b087      	sub	sp, #28
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	6078      	str	r0, [r7, #4]
 800a9a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800a9a6:	e0bb      	b.n	800ab20 <HAL_GPIO_DeInit+0x188>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 800a9a8:	2201      	movs	r2, #1
 800a9aa:	697b      	ldr	r3, [r7, #20]
 800a9ac:	fa02 f303 	lsl.w	r3, r2, r3
 800a9b0:	683a      	ldr	r2, [r7, #0]
 800a9b2:	4013      	ands	r3, r2
 800a9b4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800a9b6:	693b      	ldr	r3, [r7, #16]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	f000 80ae 	beq.w	800ab1a <HAL_GPIO_DeInit+0x182>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800a9be:	4a5f      	ldr	r2, [pc, #380]	@ (800ab3c <HAL_GPIO_DeInit+0x1a4>)
 800a9c0:	697b      	ldr	r3, [r7, #20]
 800a9c2:	089b      	lsrs	r3, r3, #2
 800a9c4:	3302      	adds	r3, #2
 800a9c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a9ca:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4u * (position & 0x03u)));
 800a9cc:	697b      	ldr	r3, [r7, #20]
 800a9ce:	f003 0303 	and.w	r3, r3, #3
 800a9d2:	009b      	lsls	r3, r3, #2
 800a9d4:	220f      	movs	r2, #15
 800a9d6:	fa02 f303 	lsl.w	r3, r2, r3
 800a9da:	68fa      	ldr	r2, [r7, #12]
 800a9dc:	4013      	ands	r3, r2
 800a9de:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800a9e6:	d019      	beq.n	800aa1c <HAL_GPIO_DeInit+0x84>
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	4a55      	ldr	r2, [pc, #340]	@ (800ab40 <HAL_GPIO_DeInit+0x1a8>)
 800a9ec:	4293      	cmp	r3, r2
 800a9ee:	d013      	beq.n	800aa18 <HAL_GPIO_DeInit+0x80>
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	4a54      	ldr	r2, [pc, #336]	@ (800ab44 <HAL_GPIO_DeInit+0x1ac>)
 800a9f4:	4293      	cmp	r3, r2
 800a9f6:	d00d      	beq.n	800aa14 <HAL_GPIO_DeInit+0x7c>
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	4a53      	ldr	r2, [pc, #332]	@ (800ab48 <HAL_GPIO_DeInit+0x1b0>)
 800a9fc:	4293      	cmp	r3, r2
 800a9fe:	d007      	beq.n	800aa10 <HAL_GPIO_DeInit+0x78>
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	4a52      	ldr	r2, [pc, #328]	@ (800ab4c <HAL_GPIO_DeInit+0x1b4>)
 800aa04:	4293      	cmp	r3, r2
 800aa06:	d101      	bne.n	800aa0c <HAL_GPIO_DeInit+0x74>
 800aa08:	2304      	movs	r3, #4
 800aa0a:	e008      	b.n	800aa1e <HAL_GPIO_DeInit+0x86>
 800aa0c:	2307      	movs	r3, #7
 800aa0e:	e006      	b.n	800aa1e <HAL_GPIO_DeInit+0x86>
 800aa10:	2303      	movs	r3, #3
 800aa12:	e004      	b.n	800aa1e <HAL_GPIO_DeInit+0x86>
 800aa14:	2302      	movs	r3, #2
 800aa16:	e002      	b.n	800aa1e <HAL_GPIO_DeInit+0x86>
 800aa18:	2301      	movs	r3, #1
 800aa1a:	e000      	b.n	800aa1e <HAL_GPIO_DeInit+0x86>
 800aa1c:	2300      	movs	r3, #0
 800aa1e:	697a      	ldr	r2, [r7, #20]
 800aa20:	f002 0203 	and.w	r2, r2, #3
 800aa24:	0092      	lsls	r2, r2, #2
 800aa26:	4093      	lsls	r3, r2
 800aa28:	68fa      	ldr	r2, [r7, #12]
 800aa2a:	429a      	cmp	r2, r3
 800aa2c:	d136      	bne.n	800aa9c <HAL_GPIO_DeInit+0x104>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800aa2e:	4b48      	ldr	r3, [pc, #288]	@ (800ab50 <HAL_GPIO_DeInit+0x1b8>)
 800aa30:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800aa34:	693b      	ldr	r3, [r7, #16]
 800aa36:	43db      	mvns	r3, r3
 800aa38:	4945      	ldr	r1, [pc, #276]	@ (800ab50 <HAL_GPIO_DeInit+0x1b8>)
 800aa3a:	4013      	ands	r3, r2
 800aa3c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 800aa40:	4b43      	ldr	r3, [pc, #268]	@ (800ab50 <HAL_GPIO_DeInit+0x1b8>)
 800aa42:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800aa46:	693b      	ldr	r3, [r7, #16]
 800aa48:	43db      	mvns	r3, r3
 800aa4a:	4941      	ldr	r1, [pc, #260]	@ (800ab50 <HAL_GPIO_DeInit+0x1b8>)
 800aa4c:	4013      	ands	r3, r2
 800aa4e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800aa52:	4b3f      	ldr	r3, [pc, #252]	@ (800ab50 <HAL_GPIO_DeInit+0x1b8>)
 800aa54:	681a      	ldr	r2, [r3, #0]
 800aa56:	693b      	ldr	r3, [r7, #16]
 800aa58:	43db      	mvns	r3, r3
 800aa5a:	493d      	ldr	r1, [pc, #244]	@ (800ab50 <HAL_GPIO_DeInit+0x1b8>)
 800aa5c:	4013      	ands	r3, r2
 800aa5e:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 800aa60:	4b3b      	ldr	r3, [pc, #236]	@ (800ab50 <HAL_GPIO_DeInit+0x1b8>)
 800aa62:	685a      	ldr	r2, [r3, #4]
 800aa64:	693b      	ldr	r3, [r7, #16]
 800aa66:	43db      	mvns	r3, r3
 800aa68:	4939      	ldr	r1, [pc, #228]	@ (800ab50 <HAL_GPIO_DeInit+0x1b8>)
 800aa6a:	4013      	ands	r3, r2
 800aa6c:	604b      	str	r3, [r1, #4]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 800aa6e:	697b      	ldr	r3, [r7, #20]
 800aa70:	f003 0303 	and.w	r3, r3, #3
 800aa74:	009b      	lsls	r3, r3, #2
 800aa76:	220f      	movs	r2, #15
 800aa78:	fa02 f303 	lsl.w	r3, r2, r3
 800aa7c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800aa7e:	4a2f      	ldr	r2, [pc, #188]	@ (800ab3c <HAL_GPIO_DeInit+0x1a4>)
 800aa80:	697b      	ldr	r3, [r7, #20]
 800aa82:	089b      	lsrs	r3, r3, #2
 800aa84:	3302      	adds	r3, #2
 800aa86:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	43da      	mvns	r2, r3
 800aa8e:	482b      	ldr	r0, [pc, #172]	@ (800ab3c <HAL_GPIO_DeInit+0x1a4>)
 800aa90:	697b      	ldr	r3, [r7, #20]
 800aa92:	089b      	lsrs	r3, r3, #2
 800aa94:	400a      	ands	r2, r1
 800aa96:	3302      	adds	r3, #2
 800aa98:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681a      	ldr	r2, [r3, #0]
 800aaa0:	697b      	ldr	r3, [r7, #20]
 800aaa2:	005b      	lsls	r3, r3, #1
 800aaa4:	2103      	movs	r1, #3
 800aaa6:	fa01 f303 	lsl.w	r3, r1, r3
 800aaaa:	431a      	orrs	r2, r3
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 800aab0:	697b      	ldr	r3, [r7, #20]
 800aab2:	08da      	lsrs	r2, r3, #3
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	3208      	adds	r2, #8
 800aab8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aabc:	697b      	ldr	r3, [r7, #20]
 800aabe:	f003 0307 	and.w	r3, r3, #7
 800aac2:	009b      	lsls	r3, r3, #2
 800aac4:	220f      	movs	r2, #15
 800aac6:	fa02 f303 	lsl.w	r3, r2, r3
 800aaca:	43db      	mvns	r3, r3
 800aacc:	697a      	ldr	r2, [r7, #20]
 800aace:	08d2      	lsrs	r2, r2, #3
 800aad0:	4019      	ands	r1, r3
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	3208      	adds	r2, #8
 800aad6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	68da      	ldr	r2, [r3, #12]
 800aade:	697b      	ldr	r3, [r7, #20]
 800aae0:	005b      	lsls	r3, r3, #1
 800aae2:	2103      	movs	r1, #3
 800aae4:	fa01 f303 	lsl.w	r3, r1, r3
 800aae8:	43db      	mvns	r3, r3
 800aaea:	401a      	ands	r2, r3
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	685a      	ldr	r2, [r3, #4]
 800aaf4:	2101      	movs	r1, #1
 800aaf6:	697b      	ldr	r3, [r7, #20]
 800aaf8:	fa01 f303 	lsl.w	r3, r1, r3
 800aafc:	43db      	mvns	r3, r3
 800aafe:	401a      	ands	r2, r3
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	689a      	ldr	r2, [r3, #8]
 800ab08:	697b      	ldr	r3, [r7, #20]
 800ab0a:	005b      	lsls	r3, r3, #1
 800ab0c:	2103      	movs	r1, #3
 800ab0e:	fa01 f303 	lsl.w	r3, r1, r3
 800ab12:	43db      	mvns	r3, r3
 800ab14:	401a      	ands	r2, r3
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	609a      	str	r2, [r3, #8]
    }

    position++;
 800ab1a:	697b      	ldr	r3, [r7, #20]
 800ab1c:	3301      	adds	r3, #1
 800ab1e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800ab20:	683a      	ldr	r2, [r7, #0]
 800ab22:	697b      	ldr	r3, [r7, #20]
 800ab24:	fa22 f303 	lsr.w	r3, r2, r3
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	f47f af3d 	bne.w	800a9a8 <HAL_GPIO_DeInit+0x10>
  }
}
 800ab2e:	bf00      	nop
 800ab30:	bf00      	nop
 800ab32:	371c      	adds	r7, #28
 800ab34:	46bd      	mov	sp, r7
 800ab36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3a:	4770      	bx	lr
 800ab3c:	40010000 	.word	0x40010000
 800ab40:	48000400 	.word	0x48000400
 800ab44:	48000800 	.word	0x48000800
 800ab48:	48000c00 	.word	0x48000c00
 800ab4c:	48001000 	.word	0x48001000
 800ab50:	58000800 	.word	0x58000800

0800ab54 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800ab54:	b480      	push	{r7}
 800ab56:	b085      	sub	sp, #20
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
 800ab5c:	460b      	mov	r3, r1
 800ab5e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	691a      	ldr	r2, [r3, #16]
 800ab64:	887b      	ldrh	r3, [r7, #2]
 800ab66:	4013      	ands	r3, r2
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d002      	beq.n	800ab72 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800ab6c:	2301      	movs	r3, #1
 800ab6e:	73fb      	strb	r3, [r7, #15]
 800ab70:	e001      	b.n	800ab76 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800ab72:	2300      	movs	r3, #0
 800ab74:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800ab76:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab78:	4618      	mov	r0, r3
 800ab7a:	3714      	adds	r7, #20
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab82:	4770      	bx	lr

0800ab84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800ab84:	b480      	push	{r7}
 800ab86:	b083      	sub	sp, #12
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
 800ab8c:	460b      	mov	r3, r1
 800ab8e:	807b      	strh	r3, [r7, #2]
 800ab90:	4613      	mov	r3, r2
 800ab92:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800ab94:	787b      	ldrb	r3, [r7, #1]
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d003      	beq.n	800aba2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800ab9a:	887a      	ldrh	r2, [r7, #2]
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800aba0:	e002      	b.n	800aba8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800aba2:	887a      	ldrh	r2, [r7, #2]
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800aba8:	bf00      	nop
 800abaa:	370c      	adds	r7, #12
 800abac:	46bd      	mov	sp, r7
 800abae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abb2:	4770      	bx	lr

0800abb4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800abb4:	b580      	push	{r7, lr}
 800abb6:	b082      	sub	sp, #8
 800abb8:	af00      	add	r7, sp, #0
 800abba:	4603      	mov	r3, r0
 800abbc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800abbe:	4b08      	ldr	r3, [pc, #32]	@ (800abe0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800abc0:	68da      	ldr	r2, [r3, #12]
 800abc2:	88fb      	ldrh	r3, [r7, #6]
 800abc4:	4013      	ands	r3, r2
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d006      	beq.n	800abd8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800abca:	4a05      	ldr	r2, [pc, #20]	@ (800abe0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800abcc:	88fb      	ldrh	r3, [r7, #6]
 800abce:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800abd0:	88fb      	ldrh	r3, [r7, #6]
 800abd2:	4618      	mov	r0, r3
 800abd4:	f7f6 fe91 	bl	80018fa <HAL_GPIO_EXTI_Callback>
  }
}
 800abd8:	bf00      	nop
 800abda:	3708      	adds	r7, #8
 800abdc:	46bd      	mov	sp, r7
 800abde:	bd80      	pop	{r7, pc}
 800abe0:	58000800 	.word	0x58000800

0800abe4 <HAL_HSEM_IRQHandler>:
/**
  * @brief  This function handles HSEM interrupt request
  * @retval None
  */
void HAL_HSEM_IRQHandler(void)
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b082      	sub	sp, #8
 800abe8:	af00      	add	r7, sp, #0
  uint32_t statusreg;
  /* Get the list of masked freed semaphores*/
  statusreg = HSEM_COMMON->MISR;
 800abea:	4b0a      	ldr	r3, [pc, #40]	@ (800ac14 <HAL_HSEM_IRQHandler+0x30>)
 800abec:	68db      	ldr	r3, [r3, #12]
 800abee:	607b      	str	r3, [r7, #4]

  /*Disable Interrupts*/
  HSEM_COMMON->IER &= ~((uint32_t)statusreg);
 800abf0:	4b08      	ldr	r3, [pc, #32]	@ (800ac14 <HAL_HSEM_IRQHandler+0x30>)
 800abf2:	681a      	ldr	r2, [r3, #0]
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	43db      	mvns	r3, r3
 800abf8:	4906      	ldr	r1, [pc, #24]	@ (800ac14 <HAL_HSEM_IRQHandler+0x30>)
 800abfa:	4013      	ands	r3, r2
 800abfc:	600b      	str	r3, [r1, #0]

  /*Clear Flags*/
  HSEM_COMMON->ICR = ((uint32_t)statusreg);
 800abfe:	4a05      	ldr	r2, [pc, #20]	@ (800ac14 <HAL_HSEM_IRQHandler+0x30>)
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	6053      	str	r3, [r2, #4]

  /* Call FreeCallback */
  HAL_HSEM_FreeCallback(statusreg);
 800ac04:	6878      	ldr	r0, [r7, #4]
 800ac06:	f000 f807 	bl	800ac18 <HAL_HSEM_FreeCallback>
}
 800ac0a:	bf00      	nop
 800ac0c:	3708      	adds	r7, #8
 800ac0e:	46bd      	mov	sp, r7
 800ac10:	bd80      	pop	{r7, pc}
 800ac12:	bf00      	nop
 800ac14:	58001500 	.word	0x58001500

0800ac18 <HAL_HSEM_FreeCallback>:
  * @brief Semaphore Released Callback.
  * @param SemMask: Mask of Released semaphores
  * @retval None
  */
__weak void HAL_HSEM_FreeCallback(uint32_t SemMask)
{
 800ac18:	b480      	push	{r7}
 800ac1a:	b083      	sub	sp, #12
 800ac1c:	af00      	add	r7, sp, #0
 800ac1e:	6078      	str	r0, [r7, #4]
  UNUSED(SemMask);

  /* NOTE : This function should not be modified, when the callback is needed,
  the HAL_HSEM_FreeCallback can be implemented in the user file
    */
}
 800ac20:	bf00      	nop
 800ac22:	370c      	adds	r7, #12
 800ac24:	46bd      	mov	sp, r7
 800ac26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac2a:	4770      	bx	lr

0800ac2c <HAL_IPCC_Init>:
  * @brief  Initialize the IPCC peripheral.
  * @param  hipcc IPCC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IPCC_Init(IPCC_HandleTypeDef *hipcc)
{
 800ac2c:	b580      	push	{r7, lr}
 800ac2e:	b084      	sub	sp, #16
 800ac30:	af00      	add	r7, sp, #0
 800ac32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef err = HAL_OK;
 800ac34:	2300      	movs	r3, #0
 800ac36:	73fb      	strb	r3, [r7, #15]

  /* Check the IPCC handle allocation */
  if (hipcc != NULL)
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d01e      	beq.n	800ac7c <HAL_IPCC_Init+0x50>
  {
    /* Check the parameters */
    assert_param(IS_IPCC_ALL_INSTANCE(hipcc->Instance));

    IPCC_CommonTypeDef *currentInstance = IPCC_C1;
 800ac3e:	4b13      	ldr	r3, [pc, #76]	@ (800ac8c <HAL_IPCC_Init+0x60>)
 800ac40:	60bb      	str	r3, [r7, #8]

    if (hipcc->State == HAL_IPCC_STATE_RESET)
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ac48:	b2db      	uxtb	r3, r3
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d102      	bne.n	800ac54 <HAL_IPCC_Init+0x28>
    {
      /* Init the low level hardware : CLOCK, NVIC */
      HAL_IPCC_MspInit(hipcc);
 800ac4e:	6878      	ldr	r0, [r7, #4]
 800ac50:	f7f8 fa7e 	bl	8003150 <HAL_IPCC_MspInit>
    }

    /* Reset all registers of the current cpu to default state */
    IPCC_Reset_Register(currentInstance);
 800ac54:	68b8      	ldr	r0, [r7, #8]
 800ac56:	f000 f85b 	bl	800ad10 <IPCC_Reset_Register>

    /* Activate the interrupts */
    currentInstance->CR |= (IPCC_CR_RXOIE | IPCC_CR_TXFIE);
 800ac5a:	68bb      	ldr	r3, [r7, #8]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	f043 1201 	orr.w	r2, r3, #65537	@ 0x10001
 800ac62:	68bb      	ldr	r3, [r7, #8]
 800ac64:	601a      	str	r2, [r3, #0]

    /* Clear callback pointers */
    IPCC_SetDefaultCallbacks(hipcc);
 800ac66:	6878      	ldr	r0, [r7, #4]
 800ac68:	f000 f82c 	bl	800acc4 <IPCC_SetDefaultCallbacks>

    /* Reset all callback notification request */
    hipcc->callbackRequest = 0;
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	2200      	movs	r2, #0
 800ac70:	635a      	str	r2, [r3, #52]	@ 0x34

    hipcc->State = HAL_IPCC_STATE_READY;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	2201      	movs	r2, #1
 800ac76:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
 800ac7a:	e001      	b.n	800ac80 <HAL_IPCC_Init+0x54>
  }
  else
  {
    err = HAL_ERROR;
 800ac7c:	2301      	movs	r3, #1
 800ac7e:	73fb      	strb	r3, [r7, #15]
  }

  return err;
 800ac80:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac82:	4618      	mov	r0, r3
 800ac84:	3710      	adds	r7, #16
 800ac86:	46bd      	mov	sp, r7
 800ac88:	bd80      	pop	{r7, pc}
 800ac8a:	bf00      	nop
 800ac8c:	58000c00 	.word	0x58000c00

0800ac90 <HAL_IPCC_RxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_RxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800ac90:	b480      	push	{r7}
 800ac92:	b085      	sub	sp, #20
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	60f8      	str	r0, [r7, #12]
 800ac98:	60b9      	str	r1, [r7, #8]
 800ac9a:	4613      	mov	r3, r2
 800ac9c:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_RxCallback can be implemented in the user file
   */
}
 800ac9e:	bf00      	nop
 800aca0:	3714      	adds	r7, #20
 800aca2:	46bd      	mov	sp, r7
 800aca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aca8:	4770      	bx	lr

0800acaa <HAL_IPCC_TxCallback>:
  *            @arg IPCC_CHANNEL_5: IPCC Channel 5
  *            @arg IPCC_CHANNEL_6: IPCC Channel 6
  * @param ChannelDir Channel direction
  */
__weak void HAL_IPCC_TxCallback(IPCC_HandleTypeDef *hipcc, uint32_t ChannelIndex, IPCC_CHANNELDirTypeDef ChannelDir)
{
 800acaa:	b480      	push	{r7}
 800acac:	b085      	sub	sp, #20
 800acae:	af00      	add	r7, sp, #0
 800acb0:	60f8      	str	r0, [r7, #12]
 800acb2:	60b9      	str	r1, [r7, #8]
 800acb4:	4613      	mov	r3, r2
 800acb6:	71fb      	strb	r3, [r7, #7]
  UNUSED(ChannelDir);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_IPCC_TxCallback can be implemented in the user file
   */
}
 800acb8:	bf00      	nop
 800acba:	3714      	adds	r7, #20
 800acbc:	46bd      	mov	sp, r7
 800acbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc2:	4770      	bx	lr

0800acc4 <IPCC_SetDefaultCallbacks>:
/**
  * @brief Reset all callbacks of the handle to NULL.
  * @param  hipcc IPCC handle
  */
void IPCC_SetDefaultCallbacks(IPCC_HandleTypeDef *hipcc)
{
 800acc4:	b480      	push	{r7}
 800acc6:	b085      	sub	sp, #20
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
  uint32_t i;
  /* Set all callbacks to default */
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800accc:	2300      	movs	r3, #0
 800acce:	60fb      	str	r3, [r7, #12]
 800acd0:	e00f      	b.n	800acf2 <IPCC_SetDefaultCallbacks+0x2e>
  {
    hipcc->ChannelCallbackRx[i] = HAL_IPCC_RxCallback;
 800acd2:	687a      	ldr	r2, [r7, #4]
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	009b      	lsls	r3, r3, #2
 800acd8:	4413      	add	r3, r2
 800acda:	4a0b      	ldr	r2, [pc, #44]	@ (800ad08 <IPCC_SetDefaultCallbacks+0x44>)
 800acdc:	605a      	str	r2, [r3, #4]
    hipcc->ChannelCallbackTx[i] = HAL_IPCC_TxCallback;
 800acde:	687a      	ldr	r2, [r7, #4]
 800ace0:	68fb      	ldr	r3, [r7, #12]
 800ace2:	3306      	adds	r3, #6
 800ace4:	009b      	lsls	r3, r3, #2
 800ace6:	4413      	add	r3, r2
 800ace8:	4a08      	ldr	r2, [pc, #32]	@ (800ad0c <IPCC_SetDefaultCallbacks+0x48>)
 800acea:	605a      	str	r2, [r3, #4]
  for (i = 0; i < IPCC_CHANNEL_NUMBER; i++)
 800acec:	68fb      	ldr	r3, [r7, #12]
 800acee:	3301      	adds	r3, #1
 800acf0:	60fb      	str	r3, [r7, #12]
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	2b05      	cmp	r3, #5
 800acf6:	d9ec      	bls.n	800acd2 <IPCC_SetDefaultCallbacks+0xe>
  }
}
 800acf8:	bf00      	nop
 800acfa:	bf00      	nop
 800acfc:	3714      	adds	r7, #20
 800acfe:	46bd      	mov	sp, r7
 800ad00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad04:	4770      	bx	lr
 800ad06:	bf00      	nop
 800ad08:	0800ac91 	.word	0x0800ac91
 800ad0c:	0800acab 	.word	0x0800acab

0800ad10 <IPCC_Reset_Register>:
/**
  * @brief Reset IPCC register to default value for the concerned instance.
  * @param  Instance pointer to register
  */
void IPCC_Reset_Register(IPCC_CommonTypeDef *Instance)
{
 800ad10:	b480      	push	{r7}
 800ad12:	b083      	sub	sp, #12
 800ad14:	af00      	add	r7, sp, #0
 800ad16:	6078      	str	r0, [r7, #4]
  /* Disable RX and TX interrupts */
  Instance->CR  = 0x00000000U;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	601a      	str	r2, [r3, #0]

  /* Mask RX and TX interrupts */
  Instance->MR  = (IPCC_ALL_TX_BUF | IPCC_ALL_RX_BUF);
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	f04f 123f 	mov.w	r2, #4128831	@ 0x3f003f
 800ad24:	605a      	str	r2, [r3, #4]

  /* Clear RX status */
  Instance->SCR = IPCC_ALL_RX_BUF;
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	223f      	movs	r2, #63	@ 0x3f
 800ad2a:	609a      	str	r2, [r3, #8]
}
 800ad2c:	bf00      	nop
 800ad2e:	370c      	adds	r7, #12
 800ad30:	46bd      	mov	sp, r7
 800ad32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad36:	4770      	bx	lr

0800ad38 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800ad38:	b480      	push	{r7}
 800ad3a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800ad3c:	4b05      	ldr	r3, [pc, #20]	@ (800ad54 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	4a04      	ldr	r2, [pc, #16]	@ (800ad54 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800ad42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ad46:	6013      	str	r3, [r2, #0]
}
 800ad48:	bf00      	nop
 800ad4a:	46bd      	mov	sp, r7
 800ad4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad50:	4770      	bx	lr
 800ad52:	bf00      	nop
 800ad54:	58000400 	.word	0x58000400

0800ad58 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800ad58:	b480      	push	{r7}
 800ad5a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 800ad5c:	4b04      	ldr	r3, [pc, #16]	@ (800ad70 <HAL_PWREx_GetVoltageRange+0x18>)
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	46bd      	mov	sp, r7
 800ad68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6c:	4770      	bx	lr
 800ad6e:	bf00      	nop
 800ad70:	58000400 	.word	0x58000400

0800ad74 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b086      	sub	sp, #24
 800ad78:	af02      	add	r7, sp, #8
 800ad7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800ad7c:	f7ff f82a 	bl	8009dd4 <HAL_GetTick>
 800ad80:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	d101      	bne.n	800ad8c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800ad88:	2301      	movs	r3, #1
 800ad8a:	e063      	b.n	800ae54 <HAL_QSPI_Init+0xe0>
  assert_param(IS_QSPI_SSHIFT(hqspi->Init.SampleShifting));
  assert_param(IS_QSPI_FLASH_SIZE(hqspi->Init.FlashSize));
  assert_param(IS_QSPI_CS_HIGH_TIME(hqspi->Init.ChipSelectHighTime));
  assert_param(IS_QSPI_CLOCK_MODE(hqspi->Init.ClockMode));

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800ad92:	b2db      	uxtb	r3, r3
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d10b      	bne.n	800adb0 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800ada0:	6878      	ldr	r0, [r7, #4]
 800ada2:	f7f8 fb31 	bl	8003408 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800ada6:	f241 3188 	movw	r1, #5000	@ 0x1388
 800adaa:	6878      	ldr	r0, [r7, #4]
 800adac:	f000 f9e5 	bl	800b17a <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	689b      	ldr	r3, [r3, #8]
 800adbe:	3b01      	subs	r3, #1
 800adc0:	021a      	lsls	r2, r3, #8
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	430a      	orrs	r2, r1
 800adc8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adce:	9300      	str	r3, [sp, #0]
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	2200      	movs	r2, #0
 800add4:	2120      	movs	r1, #32
 800add6:	6878      	ldr	r0, [r7, #4]
 800add8:	f000 f9dd 	bl	800b196 <QSPI_WaitFlagStateUntilTimeout>
 800addc:	4603      	mov	r3, r0
 800adde:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800ade0:	7afb      	ldrb	r3, [r7, #11]
 800ade2:	2b00      	cmp	r3, #0
 800ade4:	d131      	bne.n	800ae4a <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT),
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800adf0:	f023 0310 	bic.w	r3, r3, #16
 800adf4:	687a      	ldr	r2, [r7, #4]
 800adf6:	6852      	ldr	r2, [r2, #4]
 800adf8:	0611      	lsls	r1, r2, #24
 800adfa:	687a      	ldr	r2, [r7, #4]
 800adfc:	68d2      	ldr	r2, [r2, #12]
 800adfe:	4311      	orrs	r1, r2
 800ae00:	687a      	ldr	r2, [r7, #4]
 800ae02:	6812      	ldr	r2, [r2, #0]
 800ae04:	430b      	orrs	r3, r1
 800ae06:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800ae08:	687b      	ldr	r3, [r7, #4]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	685a      	ldr	r2, [r3, #4]
 800ae0e:	4b13      	ldr	r3, [pc, #76]	@ (800ae5c <HAL_QSPI_Init+0xe8>)
 800ae10:	4013      	ands	r3, r2
 800ae12:	687a      	ldr	r2, [r7, #4]
 800ae14:	6912      	ldr	r2, [r2, #16]
 800ae16:	0411      	lsls	r1, r2, #16
 800ae18:	687a      	ldr	r2, [r7, #4]
 800ae1a:	6952      	ldr	r2, [r2, #20]
 800ae1c:	4311      	orrs	r1, r2
 800ae1e:	687a      	ldr	r2, [r7, #4]
 800ae20:	6992      	ldr	r2, [r2, #24]
 800ae22:	4311      	orrs	r1, r2
 800ae24:	687a      	ldr	r2, [r7, #4]
 800ae26:	6812      	ldr	r2, [r2, #0]
 800ae28:	430b      	orrs	r3, r1
 800ae2a:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	681a      	ldr	r2, [r3, #0]
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	f042 0201 	orr.w	r2, r2, #1
 800ae3a:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	2200      	movs	r2, #0
 800ae40:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	2201      	movs	r2, #1
 800ae46:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	2200      	movs	r2, #0
 800ae4e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 800ae52:	7afb      	ldrb	r3, [r7, #11]
}
 800ae54:	4618      	mov	r0, r3
 800ae56:	3710      	adds	r7, #16
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	bd80      	pop	{r7, pc}
 800ae5c:	ffe0f8fe 	.word	0xffe0f8fe

0800ae60 <HAL_QSPI_Command>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 800ae60:	b580      	push	{r7, lr}
 800ae62:	b088      	sub	sp, #32
 800ae64:	af02      	add	r7, sp, #8
 800ae66:	60f8      	str	r0, [r7, #12]
 800ae68:	60b9      	str	r1, [r7, #8]
 800ae6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800ae6c:	f7fe ffb2 	bl	8009dd4 <HAL_GetTick>
 800ae70:	6138      	str	r0, [r7, #16]

  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ae78:	b2db      	uxtb	r3, r3
 800ae7a:	2b01      	cmp	r3, #1
 800ae7c:	d101      	bne.n	800ae82 <HAL_QSPI_Command+0x22>
 800ae7e:	2302      	movs	r3, #2
 800ae80:	e048      	b.n	800af14 <HAL_QSPI_Command+0xb4>
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	2201      	movs	r2, #1
 800ae86:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800ae8a:	68fb      	ldr	r3, [r7, #12]
 800ae8c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800ae90:	b2db      	uxtb	r3, r3
 800ae92:	2b01      	cmp	r3, #1
 800ae94:	d137      	bne.n	800af06 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	2200      	movs	r2, #0
 800ae9a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 800ae9c:	68fb      	ldr	r3, [r7, #12]
 800ae9e:	2202      	movs	r2, #2
 800aea0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	9300      	str	r3, [sp, #0]
 800aea8:	693b      	ldr	r3, [r7, #16]
 800aeaa:	2200      	movs	r2, #0
 800aeac:	2120      	movs	r1, #32
 800aeae:	68f8      	ldr	r0, [r7, #12]
 800aeb0:	f000 f971 	bl	800b196 <QSPI_WaitFlagStateUntilTimeout>
 800aeb4:	4603      	mov	r3, r0
 800aeb6:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 800aeb8:	7dfb      	ldrb	r3, [r7, #23]
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d125      	bne.n	800af0a <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800aebe:	2200      	movs	r2, #0
 800aec0:	68b9      	ldr	r1, [r7, #8]
 800aec2:	68f8      	ldr	r0, [r7, #12]
 800aec4:	f000 f99e 	bl	800b204 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 800aec8:	68bb      	ldr	r3, [r7, #8]
 800aeca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d115      	bne.n	800aefc <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	9300      	str	r3, [sp, #0]
 800aed4:	693b      	ldr	r3, [r7, #16]
 800aed6:	2201      	movs	r2, #1
 800aed8:	2102      	movs	r1, #2
 800aeda:	68f8      	ldr	r0, [r7, #12]
 800aedc:	f000 f95b 	bl	800b196 <QSPI_WaitFlagStateUntilTimeout>
 800aee0:	4603      	mov	r3, r0
 800aee2:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 800aee4:	7dfb      	ldrb	r3, [r7, #23]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d10f      	bne.n	800af0a <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	2202      	movs	r2, #2
 800aef0:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 800aef2:	68fb      	ldr	r3, [r7, #12]
 800aef4:	2201      	movs	r2, #1
 800aef6:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800aefa:	e006      	b.n	800af0a <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	2201      	movs	r2, #1
 800af00:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800af04:	e001      	b.n	800af0a <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 800af06:	2302      	movs	r3, #2
 800af08:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800af0a:	68fb      	ldr	r3, [r7, #12]
 800af0c:	2200      	movs	r2, #0
 800af0e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Return function status */
  return status;
 800af12:	7dfb      	ldrb	r3, [r7, #23]
}
 800af14:	4618      	mov	r0, r3
 800af16:	3718      	adds	r7, #24
 800af18:	46bd      	mov	sp, r7
 800af1a:	bd80      	pop	{r7, pc}

0800af1c <HAL_QSPI_Transmit>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b08a      	sub	sp, #40	@ 0x28
 800af20:	af02      	add	r7, sp, #8
 800af22:	60f8      	str	r0, [r7, #12]
 800af24:	60b9      	str	r1, [r7, #8]
 800af26:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800af28:	2300      	movs	r3, #0
 800af2a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800af2c:	f7fe ff52 	bl	8009dd4 <HAL_GetTick>
 800af30:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	3320      	adds	r3, #32
 800af38:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800af40:	b2db      	uxtb	r3, r3
 800af42:	2b01      	cmp	r3, #1
 800af44:	d101      	bne.n	800af4a <HAL_QSPI_Transmit+0x2e>
 800af46:	2302      	movs	r3, #2
 800af48:	e076      	b.n	800b038 <HAL_QSPI_Transmit+0x11c>
 800af4a:	68fb      	ldr	r3, [r7, #12]
 800af4c:	2201      	movs	r2, #1
 800af4e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800af58:	b2db      	uxtb	r3, r3
 800af5a:	2b01      	cmp	r3, #1
 800af5c:	d165      	bne.n	800b02a <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	2200      	movs	r2, #0
 800af62:	63da      	str	r2, [r3, #60]	@ 0x3c

    if(pData != NULL )
 800af64:	68bb      	ldr	r3, [r7, #8]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d056      	beq.n	800b018 <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	2212      	movs	r2, #18
 800af6e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	691b      	ldr	r3, [r3, #16]
 800af78:	1c5a      	adds	r2, r3, #1
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	625a      	str	r2, [r3, #36]	@ 0x24
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	681b      	ldr	r3, [r3, #0]
 800af82:	691b      	ldr	r3, [r3, #16]
 800af84:	1c5a      	adds	r2, r3, #1
 800af86:	68fb      	ldr	r3, [r7, #12]
 800af88:	621a      	str	r2, [r3, #32]
      hqspi->pTxBuffPtr = pData;
 800af8a:	68fb      	ldr	r3, [r7, #12]
 800af8c:	68ba      	ldr	r2, [r7, #8]
 800af8e:	61da      	str	r2, [r3, #28]

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	695a      	ldr	r2, [r3, #20]
 800af96:	68fb      	ldr	r3, [r7, #12]
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 800af9e:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 800afa0:	e01b      	b.n	800afda <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	9300      	str	r3, [sp, #0]
 800afa6:	69bb      	ldr	r3, [r7, #24]
 800afa8:	2201      	movs	r2, #1
 800afaa:	2104      	movs	r1, #4
 800afac:	68f8      	ldr	r0, [r7, #12]
 800afae:	f000 f8f2 	bl	800b196 <QSPI_WaitFlagStateUntilTimeout>
 800afb2:	4603      	mov	r3, r0
 800afb4:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 800afb6:	7ffb      	ldrb	r3, [r7, #31]
 800afb8:	2b00      	cmp	r3, #0
 800afba:	d113      	bne.n	800afe4 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 800afbc:	68fb      	ldr	r3, [r7, #12]
 800afbe:	69db      	ldr	r3, [r3, #28]
 800afc0:	781a      	ldrb	r2, [r3, #0]
 800afc2:	697b      	ldr	r3, [r7, #20]
 800afc4:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	69db      	ldr	r3, [r3, #28]
 800afca:	1c5a      	adds	r2, r3, #1
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	61da      	str	r2, [r3, #28]
        hqspi->TxXferCount--;
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afd4:	1e5a      	subs	r2, r3, #1
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	625a      	str	r2, [r3, #36]	@ 0x24
      while(hqspi->TxXferCount > 0U)
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d1df      	bne.n	800afa2 <HAL_QSPI_Transmit+0x86>
 800afe2:	e000      	b.n	800afe6 <HAL_QSPI_Transmit+0xca>
          break;
 800afe4:	bf00      	nop
      }

      if (status == HAL_OK)
 800afe6:	7ffb      	ldrb	r3, [r7, #31]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d110      	bne.n	800b00e <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	9300      	str	r3, [sp, #0]
 800aff0:	69bb      	ldr	r3, [r7, #24]
 800aff2:	2201      	movs	r2, #1
 800aff4:	2102      	movs	r1, #2
 800aff6:	68f8      	ldr	r0, [r7, #12]
 800aff8:	f000 f8cd 	bl	800b196 <QSPI_WaitFlagStateUntilTimeout>
 800affc:	4603      	mov	r3, r0
 800affe:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 800b000:	7ffb      	ldrb	r3, [r7, #31]
 800b002:	2b00      	cmp	r3, #0
 800b004:	d103      	bne.n	800b00e <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800b006:	68fb      	ldr	r3, [r7, #12]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	2202      	movs	r2, #2
 800b00c:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	2201      	movs	r2, #1
 800b012:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800b016:	e00a      	b.n	800b02e <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b01c:	f043 0208 	orr.w	r2, r3, #8
 800b020:	68fb      	ldr	r3, [r7, #12]
 800b022:	63da      	str	r2, [r3, #60]	@ 0x3c
      status = HAL_ERROR;
 800b024:	2301      	movs	r3, #1
 800b026:	77fb      	strb	r3, [r7, #31]
 800b028:	e001      	b.n	800b02e <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 800b02a:	2302      	movs	r3, #2
 800b02c:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800b02e:	68fb      	ldr	r3, [r7, #12]
 800b030:	2200      	movs	r2, #0
 800b032:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return status;
 800b036:	7ffb      	ldrb	r3, [r7, #31]
}
 800b038:	4618      	mov	r0, r3
 800b03a:	3720      	adds	r7, #32
 800b03c:	46bd      	mov	sp, r7
 800b03e:	bd80      	pop	{r7, pc}

0800b040 <HAL_QSPI_Receive>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 800b040:	b580      	push	{r7, lr}
 800b042:	b08a      	sub	sp, #40	@ 0x28
 800b044:	af02      	add	r7, sp, #8
 800b046:	60f8      	str	r0, [r7, #12]
 800b048:	60b9      	str	r1, [r7, #8]
 800b04a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b04c:	2300      	movs	r3, #0
 800b04e:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 800b050:	f7fe fec0 	bl	8009dd4 <HAL_GetTick>
 800b054:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	699b      	ldr	r3, [r3, #24]
 800b05c:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	3320      	adds	r3, #32
 800b064:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800b06c:	b2db      	uxtb	r3, r3
 800b06e:	2b01      	cmp	r3, #1
 800b070:	d101      	bne.n	800b076 <HAL_QSPI_Receive+0x36>
 800b072:	2302      	movs	r3, #2
 800b074:	e07d      	b.n	800b172 <HAL_QSPI_Receive+0x132>
 800b076:	68fb      	ldr	r3, [r7, #12]
 800b078:	2201      	movs	r2, #1
 800b07a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800b084:	b2db      	uxtb	r3, r3
 800b086:	2b01      	cmp	r3, #1
 800b088:	d16c      	bne.n	800b164 <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	2200      	movs	r2, #0
 800b08e:	63da      	str	r2, [r3, #60]	@ 0x3c

    if(pData != NULL )
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	2b00      	cmp	r3, #0
 800b094:	d05d      	beq.n	800b152 <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	2222      	movs	r2, #34	@ 0x22
 800b09a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 800b09e:	68fb      	ldr	r3, [r7, #12]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	691b      	ldr	r3, [r3, #16]
 800b0a4:	1c5a      	adds	r2, r3, #1
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	631a      	str	r2, [r3, #48]	@ 0x30
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	681b      	ldr	r3, [r3, #0]
 800b0ae:	691b      	ldr	r3, [r3, #16]
 800b0b0:	1c5a      	adds	r2, r3, #1
 800b0b2:	68fb      	ldr	r3, [r7, #12]
 800b0b4:	62da      	str	r2, [r3, #44]	@ 0x2c
      hqspi->pRxBuffPtr = pData;
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	68ba      	ldr	r2, [r7, #8]
 800b0ba:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	695b      	ldr	r3, [r3, #20]
 800b0c2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800b0c6:	68fb      	ldr	r3, [r7, #12]
 800b0c8:	681b      	ldr	r3, [r3, #0]
 800b0ca:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800b0ce:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	681b      	ldr	r3, [r3, #0]
 800b0d4:	697a      	ldr	r2, [r7, #20]
 800b0d6:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 800b0d8:	e01c      	b.n	800b114 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	9300      	str	r3, [sp, #0]
 800b0de:	69bb      	ldr	r3, [r7, #24]
 800b0e0:	2201      	movs	r2, #1
 800b0e2:	2106      	movs	r1, #6
 800b0e4:	68f8      	ldr	r0, [r7, #12]
 800b0e6:	f000 f856 	bl	800b196 <QSPI_WaitFlagStateUntilTimeout>
 800b0ea:	4603      	mov	r3, r0
 800b0ec:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 800b0ee:	7ffb      	ldrb	r3, [r7, #31]
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d114      	bne.n	800b11e <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b0f8:	693a      	ldr	r2, [r7, #16]
 800b0fa:	7812      	ldrb	r2, [r2, #0]
 800b0fc:	b2d2      	uxtb	r2, r2
 800b0fe:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b104:	1c5a      	adds	r2, r3, #1
 800b106:	68fb      	ldr	r3, [r7, #12]
 800b108:	629a      	str	r2, [r3, #40]	@ 0x28
        hqspi->RxXferCount--;
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b10e:	1e5a      	subs	r2, r3, #1
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	631a      	str	r2, [r3, #48]	@ 0x30
      while(hqspi->RxXferCount > 0U)
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d1de      	bne.n	800b0da <HAL_QSPI_Receive+0x9a>
 800b11c:	e000      	b.n	800b120 <HAL_QSPI_Receive+0xe0>
          break;
 800b11e:	bf00      	nop
      }

      if (status == HAL_OK)
 800b120:	7ffb      	ldrb	r3, [r7, #31]
 800b122:	2b00      	cmp	r3, #0
 800b124:	d110      	bne.n	800b148 <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	9300      	str	r3, [sp, #0]
 800b12a:	69bb      	ldr	r3, [r7, #24]
 800b12c:	2201      	movs	r2, #1
 800b12e:	2102      	movs	r1, #2
 800b130:	68f8      	ldr	r0, [r7, #12]
 800b132:	f000 f830 	bl	800b196 <QSPI_WaitFlagStateUntilTimeout>
 800b136:	4603      	mov	r3, r0
 800b138:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 800b13a:	7ffb      	ldrb	r3, [r7, #31]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d103      	bne.n	800b148 <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	2202      	movs	r2, #2
 800b146:	60da      	str	r2, [r3, #12]

        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	2201      	movs	r2, #1
 800b14c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 800b150:	e00a      	b.n	800b168 <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b156:	f043 0208 	orr.w	r2, r3, #8
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	63da      	str	r2, [r3, #60]	@ 0x3c
      status = HAL_ERROR;
 800b15e:	2301      	movs	r3, #1
 800b160:	77fb      	strb	r3, [r7, #31]
 800b162:	e001      	b.n	800b168 <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 800b164:	2302      	movs	r3, #2
 800b166:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	2200      	movs	r2, #0
 800b16c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return status;
 800b170:	7ffb      	ldrb	r3, [r7, #31]
}
 800b172:	4618      	mov	r0, r3
 800b174:	3720      	adds	r7, #32
 800b176:	46bd      	mov	sp, r7
 800b178:	bd80      	pop	{r7, pc}

0800b17a <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800b17a:	b480      	push	{r7}
 800b17c:	b083      	sub	sp, #12
 800b17e:	af00      	add	r7, sp, #0
 800b180:	6078      	str	r0, [r7, #4]
 800b182:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	683a      	ldr	r2, [r7, #0]
 800b188:	641a      	str	r2, [r3, #64]	@ 0x40
}
 800b18a:	bf00      	nop
 800b18c:	370c      	adds	r7, #12
 800b18e:	46bd      	mov	sp, r7
 800b190:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b194:	4770      	bx	lr

0800b196 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800b196:	b580      	push	{r7, lr}
 800b198:	b084      	sub	sp, #16
 800b19a:	af00      	add	r7, sp, #0
 800b19c:	60f8      	str	r0, [r7, #12]
 800b19e:	60b9      	str	r1, [r7, #8]
 800b1a0:	603b      	str	r3, [r7, #0]
 800b1a2:	4613      	mov	r3, r2
 800b1a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800b1a6:	e01a      	b.n	800b1de <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b1a8:	69bb      	ldr	r3, [r7, #24]
 800b1aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1ae:	d016      	beq.n	800b1de <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800b1b0:	f7fe fe10 	bl	8009dd4 <HAL_GetTick>
 800b1b4:	4602      	mov	r2, r0
 800b1b6:	683b      	ldr	r3, [r7, #0]
 800b1b8:	1ad3      	subs	r3, r2, r3
 800b1ba:	69ba      	ldr	r2, [r7, #24]
 800b1bc:	429a      	cmp	r2, r3
 800b1be:	d302      	bcc.n	800b1c6 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800b1c0:	69bb      	ldr	r3, [r7, #24]
 800b1c2:	2b00      	cmp	r3, #0
 800b1c4:	d10b      	bne.n	800b1de <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	2204      	movs	r2, #4
 800b1ca:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b1d2:	f043 0201 	orr.w	r2, r3, #1
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	63da      	str	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800b1da:	2301      	movs	r3, #1
 800b1dc:	e00e      	b.n	800b1fc <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	689a      	ldr	r2, [r3, #8]
 800b1e4:	68bb      	ldr	r3, [r7, #8]
 800b1e6:	4013      	ands	r3, r2
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	bf14      	ite	ne
 800b1ec:	2301      	movne	r3, #1
 800b1ee:	2300      	moveq	r3, #0
 800b1f0:	b2db      	uxtb	r3, r3
 800b1f2:	461a      	mov	r2, r3
 800b1f4:	79fb      	ldrb	r3, [r7, #7]
 800b1f6:	429a      	cmp	r2, r3
 800b1f8:	d1d6      	bne.n	800b1a8 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b1fa:	2300      	movs	r3, #0
}
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	3710      	adds	r7, #16
 800b200:	46bd      	mov	sp, r7
 800b202:	bd80      	pop	{r7, pc}

0800b204 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 800b204:	b480      	push	{r7}
 800b206:	b085      	sub	sp, #20
 800b208:	af00      	add	r7, sp, #0
 800b20a:	60f8      	str	r0, [r7, #12]
 800b20c:	60b9      	str	r1, [r7, #8]
 800b20e:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 800b210:	68bb      	ldr	r3, [r7, #8]
 800b212:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b214:	2b00      	cmp	r3, #0
 800b216:	d009      	beq.n	800b22c <QSPI_Config+0x28>
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b21e:	d005      	beq.n	800b22c <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 800b220:	68bb      	ldr	r3, [r7, #8]
 800b222:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	3a01      	subs	r2, #1
 800b22a:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 800b22c:	68bb      	ldr	r3, [r7, #8]
 800b22e:	699b      	ldr	r3, [r3, #24]
 800b230:	2b00      	cmp	r3, #0
 800b232:	f000 80b5 	beq.w	800b3a0 <QSPI_Config+0x19c>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800b236:	68bb      	ldr	r3, [r7, #8]
 800b238:	6a1b      	ldr	r3, [r3, #32]
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d05d      	beq.n	800b2fa <QSPI_Config+0xf6>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	68ba      	ldr	r2, [r7, #8]
 800b244:	6892      	ldr	r2, [r2, #8]
 800b246:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800b248:	68bb      	ldr	r3, [r7, #8]
 800b24a:	69db      	ldr	r3, [r3, #28]
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d02e      	beq.n	800b2ae <QSPI_Config+0xaa>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode |
 800b250:	68bb      	ldr	r3, [r7, #8]
 800b252:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b254:	68bb      	ldr	r3, [r7, #8]
 800b256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b258:	431a      	orrs	r2, r3
 800b25a:	68bb      	ldr	r3, [r7, #8]
 800b25c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b25e:	431a      	orrs	r2, r3
 800b260:	68bb      	ldr	r3, [r7, #8]
 800b262:	695b      	ldr	r3, [r3, #20]
 800b264:	049b      	lsls	r3, r3, #18
 800b266:	431a      	orrs	r2, r3
 800b268:	68bb      	ldr	r3, [r7, #8]
 800b26a:	691b      	ldr	r3, [r3, #16]
 800b26c:	431a      	orrs	r2, r3
 800b26e:	68bb      	ldr	r3, [r7, #8]
 800b270:	6a1b      	ldr	r3, [r3, #32]
 800b272:	431a      	orrs	r2, r3
 800b274:	68bb      	ldr	r3, [r7, #8]
 800b276:	68db      	ldr	r3, [r3, #12]
 800b278:	431a      	orrs	r2, r3
 800b27a:	68bb      	ldr	r3, [r7, #8]
 800b27c:	69db      	ldr	r3, [r3, #28]
 800b27e:	431a      	orrs	r2, r3
 800b280:	68bb      	ldr	r3, [r7, #8]
 800b282:	699b      	ldr	r3, [r3, #24]
 800b284:	431a      	orrs	r2, r3
 800b286:	68bb      	ldr	r3, [r7, #8]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	ea42 0103 	orr.w	r1, r2, r3
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	687a      	ldr	r2, [r7, #4]
 800b294:	430a      	orrs	r2, r1
 800b296:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800b298:	687b      	ldr	r3, [r7, #4]
 800b29a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b29e:	f000 8129 	beq.w	800b4f4 <QSPI_Config+0x2f0>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	68ba      	ldr	r2, [r7, #8]
 800b2a8:	6852      	ldr	r2, [r2, #4]
 800b2aa:	619a      	str	r2, [r3, #24]
          CLEAR_REG(hqspi->Instance->AR);
        }
      }
    }
  }
}
 800b2ac:	e122      	b.n	800b4f4 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode |
 800b2ae:	68bb      	ldr	r3, [r7, #8]
 800b2b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2b2:	68bb      	ldr	r3, [r7, #8]
 800b2b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2b6:	431a      	orrs	r2, r3
 800b2b8:	68bb      	ldr	r3, [r7, #8]
 800b2ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b2bc:	431a      	orrs	r2, r3
 800b2be:	68bb      	ldr	r3, [r7, #8]
 800b2c0:	695b      	ldr	r3, [r3, #20]
 800b2c2:	049b      	lsls	r3, r3, #18
 800b2c4:	431a      	orrs	r2, r3
 800b2c6:	68bb      	ldr	r3, [r7, #8]
 800b2c8:	691b      	ldr	r3, [r3, #16]
 800b2ca:	431a      	orrs	r2, r3
 800b2cc:	68bb      	ldr	r3, [r7, #8]
 800b2ce:	6a1b      	ldr	r3, [r3, #32]
 800b2d0:	431a      	orrs	r2, r3
 800b2d2:	68bb      	ldr	r3, [r7, #8]
 800b2d4:	69db      	ldr	r3, [r3, #28]
 800b2d6:	431a      	orrs	r2, r3
 800b2d8:	68bb      	ldr	r3, [r7, #8]
 800b2da:	699b      	ldr	r3, [r3, #24]
 800b2dc:	431a      	orrs	r2, r3
 800b2de:	68bb      	ldr	r3, [r7, #8]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	ea42 0103 	orr.w	r1, r2, r3
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	687a      	ldr	r2, [r7, #4]
 800b2ec:	430a      	orrs	r2, r1
 800b2ee:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	2200      	movs	r2, #0
 800b2f6:	619a      	str	r2, [r3, #24]
}
 800b2f8:	e0fc      	b.n	800b4f4 <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800b2fa:	68bb      	ldr	r3, [r7, #8]
 800b2fc:	69db      	ldr	r3, [r3, #28]
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d02b      	beq.n	800b35a <QSPI_Config+0x156>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode |
 800b302:	68bb      	ldr	r3, [r7, #8]
 800b304:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b306:	68bb      	ldr	r3, [r7, #8]
 800b308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b30a:	431a      	orrs	r2, r3
 800b30c:	68bb      	ldr	r3, [r7, #8]
 800b30e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b310:	431a      	orrs	r2, r3
 800b312:	68bb      	ldr	r3, [r7, #8]
 800b314:	695b      	ldr	r3, [r3, #20]
 800b316:	049b      	lsls	r3, r3, #18
 800b318:	431a      	orrs	r2, r3
 800b31a:	68bb      	ldr	r3, [r7, #8]
 800b31c:	6a1b      	ldr	r3, [r3, #32]
 800b31e:	431a      	orrs	r2, r3
 800b320:	68bb      	ldr	r3, [r7, #8]
 800b322:	68db      	ldr	r3, [r3, #12]
 800b324:	431a      	orrs	r2, r3
 800b326:	68bb      	ldr	r3, [r7, #8]
 800b328:	69db      	ldr	r3, [r3, #28]
 800b32a:	431a      	orrs	r2, r3
 800b32c:	68bb      	ldr	r3, [r7, #8]
 800b32e:	699b      	ldr	r3, [r3, #24]
 800b330:	431a      	orrs	r2, r3
 800b332:	68bb      	ldr	r3, [r7, #8]
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	ea42 0103 	orr.w	r1, r2, r3
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	687a      	ldr	r2, [r7, #4]
 800b340:	430a      	orrs	r2, r1
 800b342:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800b344:	687b      	ldr	r3, [r7, #4]
 800b346:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b34a:	f000 80d3 	beq.w	800b4f4 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	68ba      	ldr	r2, [r7, #8]
 800b354:	6852      	ldr	r2, [r2, #4]
 800b356:	619a      	str	r2, [r3, #24]
}
 800b358:	e0cc      	b.n	800b4f4 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode |
 800b35a:	68bb      	ldr	r3, [r7, #8]
 800b35c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b35e:	68bb      	ldr	r3, [r7, #8]
 800b360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b362:	431a      	orrs	r2, r3
 800b364:	68bb      	ldr	r3, [r7, #8]
 800b366:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b368:	431a      	orrs	r2, r3
 800b36a:	68bb      	ldr	r3, [r7, #8]
 800b36c:	695b      	ldr	r3, [r3, #20]
 800b36e:	049b      	lsls	r3, r3, #18
 800b370:	431a      	orrs	r2, r3
 800b372:	68bb      	ldr	r3, [r7, #8]
 800b374:	6a1b      	ldr	r3, [r3, #32]
 800b376:	431a      	orrs	r2, r3
 800b378:	68bb      	ldr	r3, [r7, #8]
 800b37a:	69db      	ldr	r3, [r3, #28]
 800b37c:	431a      	orrs	r2, r3
 800b37e:	68bb      	ldr	r3, [r7, #8]
 800b380:	699b      	ldr	r3, [r3, #24]
 800b382:	431a      	orrs	r2, r3
 800b384:	68bb      	ldr	r3, [r7, #8]
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	ea42 0103 	orr.w	r1, r2, r3
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	681b      	ldr	r3, [r3, #0]
 800b390:	687a      	ldr	r2, [r7, #4]
 800b392:	430a      	orrs	r2, r1
 800b394:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	2200      	movs	r2, #0
 800b39c:	619a      	str	r2, [r3, #24]
}
 800b39e:	e0a9      	b.n	800b4f4 <QSPI_Config+0x2f0>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 800b3a0:	68bb      	ldr	r3, [r7, #8]
 800b3a2:	6a1b      	ldr	r3, [r3, #32]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d056      	beq.n	800b456 <QSPI_Config+0x252>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	68ba      	ldr	r2, [r7, #8]
 800b3ae:	6892      	ldr	r2, [r2, #8]
 800b3b0:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800b3b2:	68bb      	ldr	r3, [r7, #8]
 800b3b4:	69db      	ldr	r3, [r3, #28]
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d02a      	beq.n	800b410 <QSPI_Config+0x20c>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode |
 800b3ba:	68bb      	ldr	r3, [r7, #8]
 800b3bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b3be:	68bb      	ldr	r3, [r7, #8]
 800b3c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3c2:	431a      	orrs	r2, r3
 800b3c4:	68bb      	ldr	r3, [r7, #8]
 800b3c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b3c8:	431a      	orrs	r2, r3
 800b3ca:	68bb      	ldr	r3, [r7, #8]
 800b3cc:	695b      	ldr	r3, [r3, #20]
 800b3ce:	049b      	lsls	r3, r3, #18
 800b3d0:	431a      	orrs	r2, r3
 800b3d2:	68bb      	ldr	r3, [r7, #8]
 800b3d4:	691b      	ldr	r3, [r3, #16]
 800b3d6:	431a      	orrs	r2, r3
 800b3d8:	68bb      	ldr	r3, [r7, #8]
 800b3da:	6a1b      	ldr	r3, [r3, #32]
 800b3dc:	431a      	orrs	r2, r3
 800b3de:	68bb      	ldr	r3, [r7, #8]
 800b3e0:	68db      	ldr	r3, [r3, #12]
 800b3e2:	431a      	orrs	r2, r3
 800b3e4:	68bb      	ldr	r3, [r7, #8]
 800b3e6:	69db      	ldr	r3, [r3, #28]
 800b3e8:	431a      	orrs	r2, r3
 800b3ea:	68bb      	ldr	r3, [r7, #8]
 800b3ec:	699b      	ldr	r3, [r3, #24]
 800b3ee:	ea42 0103 	orr.w	r1, r2, r3
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	687a      	ldr	r2, [r7, #4]
 800b3f8:	430a      	orrs	r2, r1
 800b3fa:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b402:	d077      	beq.n	800b4f4 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	68ba      	ldr	r2, [r7, #8]
 800b40a:	6852      	ldr	r2, [r2, #4]
 800b40c:	619a      	str	r2, [r3, #24]
}
 800b40e:	e071      	b.n	800b4f4 <QSPI_Config+0x2f0>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode |
 800b410:	68bb      	ldr	r3, [r7, #8]
 800b412:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b414:	68bb      	ldr	r3, [r7, #8]
 800b416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b418:	431a      	orrs	r2, r3
 800b41a:	68bb      	ldr	r3, [r7, #8]
 800b41c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b41e:	431a      	orrs	r2, r3
 800b420:	68bb      	ldr	r3, [r7, #8]
 800b422:	695b      	ldr	r3, [r3, #20]
 800b424:	049b      	lsls	r3, r3, #18
 800b426:	431a      	orrs	r2, r3
 800b428:	68bb      	ldr	r3, [r7, #8]
 800b42a:	691b      	ldr	r3, [r3, #16]
 800b42c:	431a      	orrs	r2, r3
 800b42e:	68bb      	ldr	r3, [r7, #8]
 800b430:	6a1b      	ldr	r3, [r3, #32]
 800b432:	431a      	orrs	r2, r3
 800b434:	68bb      	ldr	r3, [r7, #8]
 800b436:	69db      	ldr	r3, [r3, #28]
 800b438:	431a      	orrs	r2, r3
 800b43a:	68bb      	ldr	r3, [r7, #8]
 800b43c:	699b      	ldr	r3, [r3, #24]
 800b43e:	ea42 0103 	orr.w	r1, r2, r3
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	687a      	ldr	r2, [r7, #4]
 800b448:	430a      	orrs	r2, r1
 800b44a:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	2200      	movs	r2, #0
 800b452:	619a      	str	r2, [r3, #24]
}
 800b454:	e04e      	b.n	800b4f4 <QSPI_Config+0x2f0>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800b456:	68bb      	ldr	r3, [r7, #8]
 800b458:	69db      	ldr	r3, [r3, #28]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d027      	beq.n	800b4ae <QSPI_Config+0x2aa>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode |
 800b45e:	68bb      	ldr	r3, [r7, #8]
 800b460:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b462:	68bb      	ldr	r3, [r7, #8]
 800b464:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b466:	431a      	orrs	r2, r3
 800b468:	68bb      	ldr	r3, [r7, #8]
 800b46a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b46c:	431a      	orrs	r2, r3
 800b46e:	68bb      	ldr	r3, [r7, #8]
 800b470:	695b      	ldr	r3, [r3, #20]
 800b472:	049b      	lsls	r3, r3, #18
 800b474:	431a      	orrs	r2, r3
 800b476:	68bb      	ldr	r3, [r7, #8]
 800b478:	6a1b      	ldr	r3, [r3, #32]
 800b47a:	431a      	orrs	r2, r3
 800b47c:	68bb      	ldr	r3, [r7, #8]
 800b47e:	68db      	ldr	r3, [r3, #12]
 800b480:	431a      	orrs	r2, r3
 800b482:	68bb      	ldr	r3, [r7, #8]
 800b484:	69db      	ldr	r3, [r3, #28]
 800b486:	431a      	orrs	r2, r3
 800b488:	68bb      	ldr	r3, [r7, #8]
 800b48a:	699b      	ldr	r3, [r3, #24]
 800b48c:	ea42 0103 	orr.w	r1, r2, r3
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	687a      	ldr	r2, [r7, #4]
 800b496:	430a      	orrs	r2, r1
 800b498:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800b4a0:	d028      	beq.n	800b4f4 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	681b      	ldr	r3, [r3, #0]
 800b4a6:	68ba      	ldr	r2, [r7, #8]
 800b4a8:	6852      	ldr	r2, [r2, #4]
 800b4aa:	619a      	str	r2, [r3, #24]
}
 800b4ac:	e022      	b.n	800b4f4 <QSPI_Config+0x2f0>
        if (cmd->DataMode != QSPI_DATA_NONE)
 800b4ae:	68bb      	ldr	r3, [r7, #8]
 800b4b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d01e      	beq.n	800b4f4 <QSPI_Config+0x2f0>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->SIOOMode |
 800b4b6:	68bb      	ldr	r3, [r7, #8]
 800b4b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b4ba:	68bb      	ldr	r3, [r7, #8]
 800b4bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4be:	431a      	orrs	r2, r3
 800b4c0:	68bb      	ldr	r3, [r7, #8]
 800b4c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b4c4:	431a      	orrs	r2, r3
 800b4c6:	68bb      	ldr	r3, [r7, #8]
 800b4c8:	695b      	ldr	r3, [r3, #20]
 800b4ca:	049b      	lsls	r3, r3, #18
 800b4cc:	431a      	orrs	r2, r3
 800b4ce:	68bb      	ldr	r3, [r7, #8]
 800b4d0:	6a1b      	ldr	r3, [r3, #32]
 800b4d2:	431a      	orrs	r2, r3
 800b4d4:	68bb      	ldr	r3, [r7, #8]
 800b4d6:	69db      	ldr	r3, [r3, #28]
 800b4d8:	431a      	orrs	r2, r3
 800b4da:	68bb      	ldr	r3, [r7, #8]
 800b4dc:	699b      	ldr	r3, [r3, #24]
 800b4de:	ea42 0103 	orr.w	r1, r2, r3
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	687a      	ldr	r2, [r7, #4]
 800b4e8:	430a      	orrs	r2, r1
 800b4ea:	615a      	str	r2, [r3, #20]
          CLEAR_REG(hqspi->Instance->AR);
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	2200      	movs	r2, #0
 800b4f2:	619a      	str	r2, [r3, #24]
}
 800b4f4:	bf00      	nop
 800b4f6:	3714      	adds	r7, #20
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fe:	4770      	bx	lr

0800b500 <LL_RCC_HSE_IsEnabledDiv2>:
{
 800b500:	b480      	push	{r7}
 800b502:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800b504:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b50e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b512:	d101      	bne.n	800b518 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800b514:	2301      	movs	r3, #1
 800b516:	e000      	b.n	800b51a <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 800b518:	2300      	movs	r3, #0
}
 800b51a:	4618      	mov	r0, r3
 800b51c:	46bd      	mov	sp, r7
 800b51e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b522:	4770      	bx	lr

0800b524 <LL_RCC_HSE_Enable>:
{
 800b524:	b480      	push	{r7}
 800b526:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800b528:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b532:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b536:	6013      	str	r3, [r2, #0]
}
 800b538:	bf00      	nop
 800b53a:	46bd      	mov	sp, r7
 800b53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b540:	4770      	bx	lr

0800b542 <LL_RCC_HSE_Disable>:
{
 800b542:	b480      	push	{r7}
 800b544:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800b546:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b550:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b554:	6013      	str	r3, [r2, #0]
}
 800b556:	bf00      	nop
 800b558:	46bd      	mov	sp, r7
 800b55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b55e:	4770      	bx	lr

0800b560 <LL_RCC_HSE_IsReady>:
{
 800b560:	b480      	push	{r7}
 800b562:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 800b564:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b56e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800b572:	d101      	bne.n	800b578 <LL_RCC_HSE_IsReady+0x18>
 800b574:	2301      	movs	r3, #1
 800b576:	e000      	b.n	800b57a <LL_RCC_HSE_IsReady+0x1a>
 800b578:	2300      	movs	r3, #0
}
 800b57a:	4618      	mov	r0, r3
 800b57c:	46bd      	mov	sp, r7
 800b57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b582:	4770      	bx	lr

0800b584 <LL_RCC_HSI_Enable>:
{
 800b584:	b480      	push	{r7}
 800b586:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800b588:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b592:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b596:	6013      	str	r3, [r2, #0]
}
 800b598:	bf00      	nop
 800b59a:	46bd      	mov	sp, r7
 800b59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a0:	4770      	bx	lr

0800b5a2 <LL_RCC_HSI_Disable>:
{
 800b5a2:	b480      	push	{r7}
 800b5a4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 800b5a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b5b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b5b4:	6013      	str	r3, [r2, #0]
}
 800b5b6:	bf00      	nop
 800b5b8:	46bd      	mov	sp, r7
 800b5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5be:	4770      	bx	lr

0800b5c0 <LL_RCC_HSI_IsReady>:
{
 800b5c0:	b480      	push	{r7}
 800b5c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800b5c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b5ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b5d2:	d101      	bne.n	800b5d8 <LL_RCC_HSI_IsReady+0x18>
 800b5d4:	2301      	movs	r3, #1
 800b5d6:	e000      	b.n	800b5da <LL_RCC_HSI_IsReady+0x1a>
 800b5d8:	2300      	movs	r3, #0
}
 800b5da:	4618      	mov	r0, r3
 800b5dc:	46bd      	mov	sp, r7
 800b5de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e2:	4770      	bx	lr

0800b5e4 <LL_RCC_HSI_SetCalibTrimming>:
{
 800b5e4:	b480      	push	{r7}
 800b5e6:	b083      	sub	sp, #12
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800b5ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b5f0:	685b      	ldr	r3, [r3, #4]
 800b5f2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	061b      	lsls	r3, r3, #24
 800b5fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b5fe:	4313      	orrs	r3, r2
 800b600:	604b      	str	r3, [r1, #4]
}
 800b602:	bf00      	nop
 800b604:	370c      	adds	r7, #12
 800b606:	46bd      	mov	sp, r7
 800b608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60c:	4770      	bx	lr

0800b60e <LL_RCC_HSI48_Enable>:
{
 800b60e:	b480      	push	{r7}
 800b610:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800b612:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b616:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b61a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b61e:	f043 0301 	orr.w	r3, r3, #1
 800b622:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800b626:	bf00      	nop
 800b628:	46bd      	mov	sp, r7
 800b62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b62e:	4770      	bx	lr

0800b630 <LL_RCC_HSI48_Disable>:
{
 800b630:	b480      	push	{r7}
 800b632:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 800b634:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b638:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b63c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b640:	f023 0301 	bic.w	r3, r3, #1
 800b644:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 800b648:	bf00      	nop
 800b64a:	46bd      	mov	sp, r7
 800b64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b650:	4770      	bx	lr

0800b652 <LL_RCC_HSI48_IsReady>:
{
 800b652:	b480      	push	{r7}
 800b654:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 800b656:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b65a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b65e:	f003 0302 	and.w	r3, r3, #2
 800b662:	2b02      	cmp	r3, #2
 800b664:	d101      	bne.n	800b66a <LL_RCC_HSI48_IsReady+0x18>
 800b666:	2301      	movs	r3, #1
 800b668:	e000      	b.n	800b66c <LL_RCC_HSI48_IsReady+0x1a>
 800b66a:	2300      	movs	r3, #0
}
 800b66c:	4618      	mov	r0, r3
 800b66e:	46bd      	mov	sp, r7
 800b670:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b674:	4770      	bx	lr

0800b676 <LL_RCC_LSE_Enable>:
{
 800b676:	b480      	push	{r7}
 800b678:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800b67a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b67e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b682:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b686:	f043 0301 	orr.w	r3, r3, #1
 800b68a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800b68e:	bf00      	nop
 800b690:	46bd      	mov	sp, r7
 800b692:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b696:	4770      	bx	lr

0800b698 <LL_RCC_LSE_Disable>:
{
 800b698:	b480      	push	{r7}
 800b69a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800b69c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b6a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b6a4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b6a8:	f023 0301 	bic.w	r3, r3, #1
 800b6ac:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800b6b0:	bf00      	nop
 800b6b2:	46bd      	mov	sp, r7
 800b6b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6b8:	4770      	bx	lr

0800b6ba <LL_RCC_LSE_EnableBypass>:
{
 800b6ba:	b480      	push	{r7}
 800b6bc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800b6be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b6c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b6c6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b6ca:	f043 0304 	orr.w	r3, r3, #4
 800b6ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800b6d2:	bf00      	nop
 800b6d4:	46bd      	mov	sp, r7
 800b6d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6da:	4770      	bx	lr

0800b6dc <LL_RCC_LSE_DisableBypass>:
{
 800b6dc:	b480      	push	{r7}
 800b6de:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800b6e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b6e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b6e8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b6ec:	f023 0304 	bic.w	r3, r3, #4
 800b6f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800b6f4:	bf00      	nop
 800b6f6:	46bd      	mov	sp, r7
 800b6f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6fc:	4770      	bx	lr

0800b6fe <LL_RCC_LSE_IsReady>:
{
 800b6fe:	b480      	push	{r7}
 800b700:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800b702:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b706:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b70a:	f003 0302 	and.w	r3, r3, #2
 800b70e:	2b02      	cmp	r3, #2
 800b710:	d101      	bne.n	800b716 <LL_RCC_LSE_IsReady+0x18>
 800b712:	2301      	movs	r3, #1
 800b714:	e000      	b.n	800b718 <LL_RCC_LSE_IsReady+0x1a>
 800b716:	2300      	movs	r3, #0
}
 800b718:	4618      	mov	r0, r3
 800b71a:	46bd      	mov	sp, r7
 800b71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b720:	4770      	bx	lr

0800b722 <LL_RCC_LSI1_Enable>:
{
 800b722:	b480      	push	{r7}
 800b724:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800b726:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b72a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b72e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b732:	f043 0301 	orr.w	r3, r3, #1
 800b736:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800b73a:	bf00      	nop
 800b73c:	46bd      	mov	sp, r7
 800b73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b742:	4770      	bx	lr

0800b744 <LL_RCC_LSI1_Disable>:
{
 800b744:	b480      	push	{r7}
 800b746:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 800b748:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b74c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b750:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b754:	f023 0301 	bic.w	r3, r3, #1
 800b758:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800b75c:	bf00      	nop
 800b75e:	46bd      	mov	sp, r7
 800b760:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b764:	4770      	bx	lr

0800b766 <LL_RCC_LSI1_IsReady>:
{
 800b766:	b480      	push	{r7}
 800b768:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 800b76a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b76e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b772:	f003 0302 	and.w	r3, r3, #2
 800b776:	2b02      	cmp	r3, #2
 800b778:	d101      	bne.n	800b77e <LL_RCC_LSI1_IsReady+0x18>
 800b77a:	2301      	movs	r3, #1
 800b77c:	e000      	b.n	800b780 <LL_RCC_LSI1_IsReady+0x1a>
 800b77e:	2300      	movs	r3, #0
}
 800b780:	4618      	mov	r0, r3
 800b782:	46bd      	mov	sp, r7
 800b784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b788:	4770      	bx	lr

0800b78a <LL_RCC_LSI2_Enable>:
{
 800b78a:	b480      	push	{r7}
 800b78c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800b78e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b792:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b796:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b79a:	f043 0304 	orr.w	r3, r3, #4
 800b79e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800b7a2:	bf00      	nop
 800b7a4:	46bd      	mov	sp, r7
 800b7a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7aa:	4770      	bx	lr

0800b7ac <LL_RCC_LSI2_Disable>:
{
 800b7ac:	b480      	push	{r7}
 800b7ae:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 800b7b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b7b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b7b8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b7bc:	f023 0304 	bic.w	r3, r3, #4
 800b7c0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800b7c4:	bf00      	nop
 800b7c6:	46bd      	mov	sp, r7
 800b7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7cc:	4770      	bx	lr

0800b7ce <LL_RCC_LSI2_IsReady>:
{
 800b7ce:	b480      	push	{r7}
 800b7d0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 800b7d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b7d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b7da:	f003 0308 	and.w	r3, r3, #8
 800b7de:	2b08      	cmp	r3, #8
 800b7e0:	d101      	bne.n	800b7e6 <LL_RCC_LSI2_IsReady+0x18>
 800b7e2:	2301      	movs	r3, #1
 800b7e4:	e000      	b.n	800b7e8 <LL_RCC_LSI2_IsReady+0x1a>
 800b7e6:	2300      	movs	r3, #0
}
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f0:	4770      	bx	lr

0800b7f2 <LL_RCC_LSI2_SetTrimming>:
{
 800b7f2:	b480      	push	{r7}
 800b7f4:	b083      	sub	sp, #12
 800b7f6:	af00      	add	r7, sp, #0
 800b7f8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 800b7fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b7fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800b802:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	021b      	lsls	r3, r3, #8
 800b80a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b80e:	4313      	orrs	r3, r2
 800b810:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800b814:	bf00      	nop
 800b816:	370c      	adds	r7, #12
 800b818:	46bd      	mov	sp, r7
 800b81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b81e:	4770      	bx	lr

0800b820 <LL_RCC_MSI_Enable>:
{
 800b820:	b480      	push	{r7}
 800b822:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800b824:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b82e:	f043 0301 	orr.w	r3, r3, #1
 800b832:	6013      	str	r3, [r2, #0]
}
 800b834:	bf00      	nop
 800b836:	46bd      	mov	sp, r7
 800b838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b83c:	4770      	bx	lr

0800b83e <LL_RCC_MSI_Disable>:
{
 800b83e:	b480      	push	{r7}
 800b840:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 800b842:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b84c:	f023 0301 	bic.w	r3, r3, #1
 800b850:	6013      	str	r3, [r2, #0]
}
 800b852:	bf00      	nop
 800b854:	46bd      	mov	sp, r7
 800b856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b85a:	4770      	bx	lr

0800b85c <LL_RCC_MSI_IsReady>:
{
 800b85c:	b480      	push	{r7}
 800b85e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 800b860:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	f003 0302 	and.w	r3, r3, #2
 800b86a:	2b02      	cmp	r3, #2
 800b86c:	d101      	bne.n	800b872 <LL_RCC_MSI_IsReady+0x16>
 800b86e:	2301      	movs	r3, #1
 800b870:	e000      	b.n	800b874 <LL_RCC_MSI_IsReady+0x18>
 800b872:	2300      	movs	r3, #0
}
 800b874:	4618      	mov	r0, r3
 800b876:	46bd      	mov	sp, r7
 800b878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87c:	4770      	bx	lr

0800b87e <LL_RCC_MSI_SetRange>:
{
 800b87e:	b480      	push	{r7}
 800b880:	b083      	sub	sp, #12
 800b882:	af00      	add	r7, sp, #0
 800b884:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 800b886:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b890:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	4313      	orrs	r3, r2
 800b898:	600b      	str	r3, [r1, #0]
}
 800b89a:	bf00      	nop
 800b89c:	370c      	adds	r7, #12
 800b89e:	46bd      	mov	sp, r7
 800b8a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a4:	4770      	bx	lr

0800b8a6 <LL_RCC_MSI_GetRange>:
{
 800b8a6:	b480      	push	{r7}
 800b8a8:	b083      	sub	sp, #12
 800b8aa:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 800b8ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b8b6:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2bb0      	cmp	r3, #176	@ 0xb0
 800b8bc:	d901      	bls.n	800b8c2 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 800b8be:	23b0      	movs	r3, #176	@ 0xb0
 800b8c0:	607b      	str	r3, [r7, #4]
  return msiRange;
 800b8c2:	687b      	ldr	r3, [r7, #4]
}
 800b8c4:	4618      	mov	r0, r3
 800b8c6:	370c      	adds	r7, #12
 800b8c8:	46bd      	mov	sp, r7
 800b8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ce:	4770      	bx	lr

0800b8d0 <LL_RCC_MSI_SetCalibTrimming>:
{
 800b8d0:	b480      	push	{r7}
 800b8d2:	b083      	sub	sp, #12
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 800b8d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b8dc:	685b      	ldr	r3, [r3, #4]
 800b8de:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	021b      	lsls	r3, r3, #8
 800b8e6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b8ea:	4313      	orrs	r3, r2
 800b8ec:	604b      	str	r3, [r1, #4]
}
 800b8ee:	bf00      	nop
 800b8f0:	370c      	adds	r7, #12
 800b8f2:	46bd      	mov	sp, r7
 800b8f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f8:	4770      	bx	lr

0800b8fa <LL_RCC_SetSysClkSource>:
{
 800b8fa:	b480      	push	{r7}
 800b8fc:	b083      	sub	sp, #12
 800b8fe:	af00      	add	r7, sp, #0
 800b900:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800b902:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b906:	689b      	ldr	r3, [r3, #8]
 800b908:	f023 0203 	bic.w	r2, r3, #3
 800b90c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	4313      	orrs	r3, r2
 800b914:	608b      	str	r3, [r1, #8]
}
 800b916:	bf00      	nop
 800b918:	370c      	adds	r7, #12
 800b91a:	46bd      	mov	sp, r7
 800b91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b920:	4770      	bx	lr

0800b922 <LL_RCC_GetSysClkSource>:
{
 800b922:	b480      	push	{r7}
 800b924:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800b926:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b92a:	689b      	ldr	r3, [r3, #8]
 800b92c:	f003 030c 	and.w	r3, r3, #12
}
 800b930:	4618      	mov	r0, r3
 800b932:	46bd      	mov	sp, r7
 800b934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b938:	4770      	bx	lr

0800b93a <LL_RCC_SetAHBPrescaler>:
{
 800b93a:	b480      	push	{r7}
 800b93c:	b083      	sub	sp, #12
 800b93e:	af00      	add	r7, sp, #0
 800b940:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800b942:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b946:	689b      	ldr	r3, [r3, #8]
 800b948:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b94c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	4313      	orrs	r3, r2
 800b954:	608b      	str	r3, [r1, #8]
}
 800b956:	bf00      	nop
 800b958:	370c      	adds	r7, #12
 800b95a:	46bd      	mov	sp, r7
 800b95c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b960:	4770      	bx	lr

0800b962 <LL_C2_RCC_SetAHBPrescaler>:
{
 800b962:	b480      	push	{r7}
 800b964:	b083      	sub	sp, #12
 800b966:	af00      	add	r7, sp, #0
 800b968:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800b96a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b96e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800b972:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b976:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	4313      	orrs	r3, r2
 800b97e:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800b982:	bf00      	nop
 800b984:	370c      	adds	r7, #12
 800b986:	46bd      	mov	sp, r7
 800b988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98c:	4770      	bx	lr

0800b98e <LL_RCC_SetAHB4Prescaler>:
{
 800b98e:	b480      	push	{r7}
 800b990:	b083      	sub	sp, #12
 800b992:	af00      	add	r7, sp, #0
 800b994:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 800b996:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b99a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800b99e:	f023 020f 	bic.w	r2, r3, #15
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	091b      	lsrs	r3, r3, #4
 800b9a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b9aa:	4313      	orrs	r3, r2
 800b9ac:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 800b9b0:	bf00      	nop
 800b9b2:	370c      	adds	r7, #12
 800b9b4:	46bd      	mov	sp, r7
 800b9b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ba:	4770      	bx	lr

0800b9bc <LL_RCC_SetAPB1Prescaler>:
{
 800b9bc:	b480      	push	{r7}
 800b9be:	b083      	sub	sp, #12
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 800b9c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b9c8:	689b      	ldr	r3, [r3, #8]
 800b9ca:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800b9ce:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	4313      	orrs	r3, r2
 800b9d6:	608b      	str	r3, [r1, #8]
}
 800b9d8:	bf00      	nop
 800b9da:	370c      	adds	r7, #12
 800b9dc:	46bd      	mov	sp, r7
 800b9de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e2:	4770      	bx	lr

0800b9e4 <LL_RCC_SetAPB2Prescaler>:
{
 800b9e4:	b480      	push	{r7}
 800b9e6:	b083      	sub	sp, #12
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800b9ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b9f0:	689b      	ldr	r3, [r3, #8]
 800b9f2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800b9f6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	4313      	orrs	r3, r2
 800b9fe:	608b      	str	r3, [r1, #8]
}
 800ba00:	bf00      	nop
 800ba02:	370c      	adds	r7, #12
 800ba04:	46bd      	mov	sp, r7
 800ba06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0a:	4770      	bx	lr

0800ba0c <LL_RCC_GetAHBPrescaler>:
{
 800ba0c:	b480      	push	{r7}
 800ba0e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800ba10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ba14:	689b      	ldr	r3, [r3, #8]
 800ba16:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800ba1a:	4618      	mov	r0, r3
 800ba1c:	46bd      	mov	sp, r7
 800ba1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba22:	4770      	bx	lr

0800ba24 <LL_RCC_GetAHB4Prescaler>:
{
 800ba24:	b480      	push	{r7}
 800ba26:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 800ba28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ba2c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800ba30:	011b      	lsls	r3, r3, #4
 800ba32:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 800ba36:	4618      	mov	r0, r3
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba3e:	4770      	bx	lr

0800ba40 <LL_RCC_GetAPB1Prescaler>:
{
 800ba40:	b480      	push	{r7}
 800ba42:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800ba44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ba48:	689b      	ldr	r3, [r3, #8]
 800ba4a:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 800ba4e:	4618      	mov	r0, r3
 800ba50:	46bd      	mov	sp, r7
 800ba52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba56:	4770      	bx	lr

0800ba58 <LL_RCC_GetAPB2Prescaler>:
{
 800ba58:	b480      	push	{r7}
 800ba5a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 800ba5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ba60:	689b      	ldr	r3, [r3, #8]
 800ba62:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800ba66:	4618      	mov	r0, r3
 800ba68:	46bd      	mov	sp, r7
 800ba6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba6e:	4770      	bx	lr

0800ba70 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800ba70:	b480      	push	{r7}
 800ba72:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800ba74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ba7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ba82:	6013      	str	r3, [r2, #0]
}
 800ba84:	bf00      	nop
 800ba86:	46bd      	mov	sp, r7
 800ba88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba8c:	4770      	bx	lr

0800ba8e <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 800ba8e:	b480      	push	{r7}
 800ba90:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 800ba92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800ba9c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800baa0:	6013      	str	r3, [r2, #0]
}
 800baa2:	bf00      	nop
 800baa4:	46bd      	mov	sp, r7
 800baa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baaa:	4770      	bx	lr

0800baac <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800baac:	b480      	push	{r7}
 800baae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800bab0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800baba:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800babe:	d101      	bne.n	800bac4 <LL_RCC_PLL_IsReady+0x18>
 800bac0:	2301      	movs	r3, #1
 800bac2:	e000      	b.n	800bac6 <LL_RCC_PLL_IsReady+0x1a>
 800bac4:	2300      	movs	r3, #0
}
 800bac6:	4618      	mov	r0, r3
 800bac8:	46bd      	mov	sp, r7
 800baca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bace:	4770      	bx	lr

0800bad0 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 800bad0:	b480      	push	{r7}
 800bad2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 800bad4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bad8:	68db      	ldr	r3, [r3, #12]
 800bada:	0a1b      	lsrs	r3, r3, #8
 800badc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 800bae0:	4618      	mov	r0, r3
 800bae2:	46bd      	mov	sp, r7
 800bae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae8:	4770      	bx	lr

0800baea <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800baea:	b480      	push	{r7}
 800baec:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800baee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800baf2:	68db      	ldr	r3, [r3, #12]
 800baf4:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 800baf8:	4618      	mov	r0, r3
 800bafa:	46bd      	mov	sp, r7
 800bafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb00:	4770      	bx	lr

0800bb02 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800bb02:	b480      	push	{r7}
 800bb04:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800bb06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb0a:	68db      	ldr	r3, [r3, #12]
 800bb0c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800bb10:	4618      	mov	r0, r3
 800bb12:	46bd      	mov	sp, r7
 800bb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb18:	4770      	bx	lr

0800bb1a <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 800bb1a:	b480      	push	{r7}
 800bb1c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800bb1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb22:	68db      	ldr	r3, [r3, #12]
 800bb24:	f003 0303 	and.w	r3, r3, #3
}
 800bb28:	4618      	mov	r0, r3
 800bb2a:	46bd      	mov	sp, r7
 800bb2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb30:	4770      	bx	lr

0800bb32 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800bb32:	b480      	push	{r7}
 800bb34:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800bb36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb3a:	689b      	ldr	r3, [r3, #8]
 800bb3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bb40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bb44:	d101      	bne.n	800bb4a <LL_RCC_IsActiveFlag_HPRE+0x18>
 800bb46:	2301      	movs	r3, #1
 800bb48:	e000      	b.n	800bb4c <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800bb4a:	2300      	movs	r3, #0
}
 800bb4c:	4618      	mov	r0, r3
 800bb4e:	46bd      	mov	sp, r7
 800bb50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb54:	4770      	bx	lr

0800bb56 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800bb56:	b480      	push	{r7}
 800bb58:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800bb5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb5e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800bb62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bb66:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bb6a:	d101      	bne.n	800bb70 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800bb6c:	2301      	movs	r3, #1
 800bb6e:	e000      	b.n	800bb72 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800bb70:	2300      	movs	r3, #0
}
 800bb72:	4618      	mov	r0, r3
 800bb74:	46bd      	mov	sp, r7
 800bb76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7a:	4770      	bx	lr

0800bb7c <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800bb7c:	b480      	push	{r7}
 800bb7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800bb80:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bb84:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800bb88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bb8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bb90:	d101      	bne.n	800bb96 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800bb92:	2301      	movs	r3, #1
 800bb94:	e000      	b.n	800bb98 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800bb96:	2300      	movs	r3, #0
}
 800bb98:	4618      	mov	r0, r3
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba0:	4770      	bx	lr

0800bba2 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800bba2:	b480      	push	{r7}
 800bba4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800bba6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bbaa:	689b      	ldr	r3, [r3, #8]
 800bbac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bbb0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800bbb4:	d101      	bne.n	800bbba <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800bbb6:	2301      	movs	r3, #1
 800bbb8:	e000      	b.n	800bbbc <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800bbba:	2300      	movs	r3, #0
}
 800bbbc:	4618      	mov	r0, r3
 800bbbe:	46bd      	mov	sp, r7
 800bbc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc4:	4770      	bx	lr

0800bbc6 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800bbc6:	b480      	push	{r7}
 800bbc8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800bbca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800bbce:	689b      	ldr	r3, [r3, #8]
 800bbd0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bbd4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800bbd8:	d101      	bne.n	800bbde <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800bbda:	2301      	movs	r3, #1
 800bbdc:	e000      	b.n	800bbe0 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800bbde:	2300      	movs	r3, #0
}
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	46bd      	mov	sp, r7
 800bbe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe8:	4770      	bx	lr
	...

0800bbec <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800bbec:	b590      	push	{r4, r7, lr}
 800bbee:	b08d      	sub	sp, #52	@ 0x34
 800bbf0:	af00      	add	r7, sp, #0
 800bbf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	2b00      	cmp	r3, #0
 800bbf8:	d101      	bne.n	800bbfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800bbfa:	2301      	movs	r3, #1
 800bbfc:	e363      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	f003 0320 	and.w	r3, r3, #32
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	f000 808d 	beq.w	800bd26 <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bc0c:	f7ff fe89 	bl	800b922 <LL_RCC_GetSysClkSource>
 800bc10:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bc12:	f7ff ff82 	bl	800bb1a <LL_RCC_PLL_GetMainSource>
 800bc16:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800bc18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d005      	beq.n	800bc2a <HAL_RCC_OscConfig+0x3e>
 800bc1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bc20:	2b0c      	cmp	r3, #12
 800bc22:	d147      	bne.n	800bcb4 <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800bc24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bc26:	2b01      	cmp	r3, #1
 800bc28:	d144      	bne.n	800bcb4 <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	69db      	ldr	r3, [r3, #28]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d101      	bne.n	800bc36 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800bc32:	2301      	movs	r3, #1
 800bc34:	e347      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800bc3a:	f7ff fe34 	bl	800b8a6 <LL_RCC_MSI_GetRange>
 800bc3e:	4603      	mov	r3, r0
 800bc40:	429c      	cmp	r4, r3
 800bc42:	d914      	bls.n	800bc6e <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc48:	4618      	mov	r0, r3
 800bc4a:	f000 fd2f 	bl	800c6ac <RCC_SetFlashLatencyFromMSIRange>
 800bc4e:	4603      	mov	r3, r0
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d001      	beq.n	800bc58 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800bc54:	2301      	movs	r3, #1
 800bc56:	e336      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc5c:	4618      	mov	r0, r3
 800bc5e:	f7ff fe0e 	bl	800b87e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	6a1b      	ldr	r3, [r3, #32]
 800bc66:	4618      	mov	r0, r3
 800bc68:	f7ff fe32 	bl	800b8d0 <LL_RCC_MSI_SetCalibTrimming>
 800bc6c:	e013      	b.n	800bc96 <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc72:	4618      	mov	r0, r3
 800bc74:	f7ff fe03 	bl	800b87e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	6a1b      	ldr	r3, [r3, #32]
 800bc7c:	4618      	mov	r0, r3
 800bc7e:	f7ff fe27 	bl	800b8d0 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800bc82:	687b      	ldr	r3, [r7, #4]
 800bc84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bc86:	4618      	mov	r0, r3
 800bc88:	f000 fd10 	bl	800c6ac <RCC_SetFlashLatencyFromMSIRange>
 800bc8c:	4603      	mov	r3, r0
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d001      	beq.n	800bc96 <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800bc92:	2301      	movs	r3, #1
 800bc94:	e317      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800bc96:	f000 fcc9 	bl	800c62c <HAL_RCC_GetHCLKFreq>
 800bc9a:	4603      	mov	r3, r0
 800bc9c:	4aa4      	ldr	r2, [pc, #656]	@ (800bf30 <HAL_RCC_OscConfig+0x344>)
 800bc9e:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800bca0:	4ba4      	ldr	r3, [pc, #656]	@ (800bf34 <HAL_RCC_OscConfig+0x348>)
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	4618      	mov	r0, r3
 800bca6:	f7fe f847 	bl	8009d38 <HAL_InitTick>
 800bcaa:	4603      	mov	r3, r0
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d039      	beq.n	800bd24 <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 800bcb0:	2301      	movs	r3, #1
 800bcb2:	e308      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	69db      	ldr	r3, [r3, #28]
 800bcb8:	2b00      	cmp	r3, #0
 800bcba:	d01e      	beq.n	800bcfa <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800bcbc:	f7ff fdb0 	bl	800b820 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800bcc0:	f7fe f888 	bl	8009dd4 <HAL_GetTick>
 800bcc4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800bcc6:	e008      	b.n	800bcda <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800bcc8:	f7fe f884 	bl	8009dd4 <HAL_GetTick>
 800bccc:	4602      	mov	r2, r0
 800bcce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcd0:	1ad3      	subs	r3, r2, r3
 800bcd2:	2b02      	cmp	r3, #2
 800bcd4:	d901      	bls.n	800bcda <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800bcd6:	2303      	movs	r3, #3
 800bcd8:	e2f5      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800bcda:	f7ff fdbf 	bl	800b85c <LL_RCC_MSI_IsReady>
 800bcde:	4603      	mov	r3, r0
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d0f1      	beq.n	800bcc8 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bce8:	4618      	mov	r0, r3
 800bcea:	f7ff fdc8 	bl	800b87e <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	6a1b      	ldr	r3, [r3, #32]
 800bcf2:	4618      	mov	r0, r3
 800bcf4:	f7ff fdec 	bl	800b8d0 <LL_RCC_MSI_SetCalibTrimming>
 800bcf8:	e015      	b.n	800bd26 <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800bcfa:	f7ff fda0 	bl	800b83e <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800bcfe:	f7fe f869 	bl	8009dd4 <HAL_GetTick>
 800bd02:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800bd04:	e008      	b.n	800bd18 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800bd06:	f7fe f865 	bl	8009dd4 <HAL_GetTick>
 800bd0a:	4602      	mov	r2, r0
 800bd0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd0e:	1ad3      	subs	r3, r2, r3
 800bd10:	2b02      	cmp	r3, #2
 800bd12:	d901      	bls.n	800bd18 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800bd14:	2303      	movs	r3, #3
 800bd16:	e2d6      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 800bd18:	f7ff fda0 	bl	800b85c <LL_RCC_MSI_IsReady>
 800bd1c:	4603      	mov	r3, r0
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d1f1      	bne.n	800bd06 <HAL_RCC_OscConfig+0x11a>
 800bd22:	e000      	b.n	800bd26 <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800bd24:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	681b      	ldr	r3, [r3, #0]
 800bd2a:	f003 0301 	and.w	r3, r3, #1
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d047      	beq.n	800bdc2 <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bd32:	f7ff fdf6 	bl	800b922 <LL_RCC_GetSysClkSource>
 800bd36:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bd38:	f7ff feef 	bl	800bb1a <LL_RCC_PLL_GetMainSource>
 800bd3c:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800bd3e:	6a3b      	ldr	r3, [r7, #32]
 800bd40:	2b08      	cmp	r3, #8
 800bd42:	d005      	beq.n	800bd50 <HAL_RCC_OscConfig+0x164>
 800bd44:	6a3b      	ldr	r3, [r7, #32]
 800bd46:	2b0c      	cmp	r3, #12
 800bd48:	d108      	bne.n	800bd5c <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800bd4a:	69fb      	ldr	r3, [r7, #28]
 800bd4c:	2b03      	cmp	r3, #3
 800bd4e:	d105      	bne.n	800bd5c <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	685b      	ldr	r3, [r3, #4]
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d134      	bne.n	800bdc2 <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 800bd58:	2301      	movs	r3, #1
 800bd5a:	e2b4      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	685b      	ldr	r3, [r3, #4]
 800bd60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bd64:	d102      	bne.n	800bd6c <HAL_RCC_OscConfig+0x180>
 800bd66:	f7ff fbdd 	bl	800b524 <LL_RCC_HSE_Enable>
 800bd6a:	e001      	b.n	800bd70 <HAL_RCC_OscConfig+0x184>
 800bd6c:	f7ff fbe9 	bl	800b542 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	685b      	ldr	r3, [r3, #4]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d012      	beq.n	800bd9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd78:	f7fe f82c 	bl	8009dd4 <HAL_GetTick>
 800bd7c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800bd7e:	e008      	b.n	800bd92 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bd80:	f7fe f828 	bl	8009dd4 <HAL_GetTick>
 800bd84:	4602      	mov	r2, r0
 800bd86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd88:	1ad3      	subs	r3, r2, r3
 800bd8a:	2b64      	cmp	r3, #100	@ 0x64
 800bd8c:	d901      	bls.n	800bd92 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800bd8e:	2303      	movs	r3, #3
 800bd90:	e299      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800bd92:	f7ff fbe5 	bl	800b560 <LL_RCC_HSE_IsReady>
 800bd96:	4603      	mov	r3, r0
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d0f1      	beq.n	800bd80 <HAL_RCC_OscConfig+0x194>
 800bd9c:	e011      	b.n	800bdc2 <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd9e:	f7fe f819 	bl	8009dd4 <HAL_GetTick>
 800bda2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800bda4:	e008      	b.n	800bdb8 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bda6:	f7fe f815 	bl	8009dd4 <HAL_GetTick>
 800bdaa:	4602      	mov	r2, r0
 800bdac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bdae:	1ad3      	subs	r3, r2, r3
 800bdb0:	2b64      	cmp	r3, #100	@ 0x64
 800bdb2:	d901      	bls.n	800bdb8 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800bdb4:	2303      	movs	r3, #3
 800bdb6:	e286      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800bdb8:	f7ff fbd2 	bl	800b560 <LL_RCC_HSE_IsReady>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d1f1      	bne.n	800bda6 <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	f003 0302 	and.w	r3, r3, #2
 800bdca:	2b00      	cmp	r3, #0
 800bdcc:	d04c      	beq.n	800be68 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800bdce:	f7ff fda8 	bl	800b922 <LL_RCC_GetSysClkSource>
 800bdd2:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800bdd4:	f7ff fea1 	bl	800bb1a <LL_RCC_PLL_GetMainSource>
 800bdd8:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800bdda:	69bb      	ldr	r3, [r7, #24]
 800bddc:	2b04      	cmp	r3, #4
 800bdde:	d005      	beq.n	800bdec <HAL_RCC_OscConfig+0x200>
 800bde0:	69bb      	ldr	r3, [r7, #24]
 800bde2:	2b0c      	cmp	r3, #12
 800bde4:	d10e      	bne.n	800be04 <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800bde6:	697b      	ldr	r3, [r7, #20]
 800bde8:	2b02      	cmp	r3, #2
 800bdea:	d10b      	bne.n	800be04 <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	68db      	ldr	r3, [r3, #12]
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d101      	bne.n	800bdf8 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800bdf4:	2301      	movs	r3, #1
 800bdf6:	e266      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	691b      	ldr	r3, [r3, #16]
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	f7ff fbf1 	bl	800b5e4 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800be02:	e031      	b.n	800be68 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800be04:	687b      	ldr	r3, [r7, #4]
 800be06:	68db      	ldr	r3, [r3, #12]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d019      	beq.n	800be40 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800be0c:	f7ff fbba 	bl	800b584 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be10:	f7fd ffe0 	bl	8009dd4 <HAL_GetTick>
 800be14:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800be16:	e008      	b.n	800be2a <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800be18:	f7fd ffdc 	bl	8009dd4 <HAL_GetTick>
 800be1c:	4602      	mov	r2, r0
 800be1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be20:	1ad3      	subs	r3, r2, r3
 800be22:	2b02      	cmp	r3, #2
 800be24:	d901      	bls.n	800be2a <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800be26:	2303      	movs	r3, #3
 800be28:	e24d      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800be2a:	f7ff fbc9 	bl	800b5c0 <LL_RCC_HSI_IsReady>
 800be2e:	4603      	mov	r3, r0
 800be30:	2b00      	cmp	r3, #0
 800be32:	d0f1      	beq.n	800be18 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	691b      	ldr	r3, [r3, #16]
 800be38:	4618      	mov	r0, r3
 800be3a:	f7ff fbd3 	bl	800b5e4 <LL_RCC_HSI_SetCalibTrimming>
 800be3e:	e013      	b.n	800be68 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800be40:	f7ff fbaf 	bl	800b5a2 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800be44:	f7fd ffc6 	bl	8009dd4 <HAL_GetTick>
 800be48:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800be4a:	e008      	b.n	800be5e <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800be4c:	f7fd ffc2 	bl	8009dd4 <HAL_GetTick>
 800be50:	4602      	mov	r2, r0
 800be52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be54:	1ad3      	subs	r3, r2, r3
 800be56:	2b02      	cmp	r3, #2
 800be58:	d901      	bls.n	800be5e <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800be5a:	2303      	movs	r3, #3
 800be5c:	e233      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800be5e:	f7ff fbaf 	bl	800b5c0 <LL_RCC_HSI_IsReady>
 800be62:	4603      	mov	r3, r0
 800be64:	2b00      	cmp	r3, #0
 800be66:	d1f1      	bne.n	800be4c <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	681b      	ldr	r3, [r3, #0]
 800be6c:	f003 0308 	and.w	r3, r3, #8
 800be70:	2b00      	cmp	r3, #0
 800be72:	d106      	bne.n	800be82 <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	681b      	ldr	r3, [r3, #0]
 800be78:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	f000 80a3 	beq.w	800bfc8 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	695b      	ldr	r3, [r3, #20]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d076      	beq.n	800bf78 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	681b      	ldr	r3, [r3, #0]
 800be8e:	f003 0310 	and.w	r3, r3, #16
 800be92:	2b00      	cmp	r3, #0
 800be94:	d046      	beq.n	800bf24 <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800be96:	f7ff fc66 	bl	800b766 <LL_RCC_LSI1_IsReady>
 800be9a:	4603      	mov	r3, r0
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d113      	bne.n	800bec8 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800bea0:	f7ff fc3f 	bl	800b722 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800bea4:	f7fd ff96 	bl	8009dd4 <HAL_GetTick>
 800bea8:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800beaa:	e008      	b.n	800bebe <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800beac:	f7fd ff92 	bl	8009dd4 <HAL_GetTick>
 800beb0:	4602      	mov	r2, r0
 800beb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800beb4:	1ad3      	subs	r3, r2, r3
 800beb6:	2b02      	cmp	r3, #2
 800beb8:	d901      	bls.n	800bebe <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800beba:	2303      	movs	r3, #3
 800bebc:	e203      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800bebe:	f7ff fc52 	bl	800b766 <LL_RCC_LSI1_IsReady>
 800bec2:	4603      	mov	r3, r0
 800bec4:	2b00      	cmp	r3, #0
 800bec6:	d0f1      	beq.n	800beac <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800bec8:	f7ff fc5f 	bl	800b78a <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800becc:	f7fd ff82 	bl	8009dd4 <HAL_GetTick>
 800bed0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800bed2:	e008      	b.n	800bee6 <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800bed4:	f7fd ff7e 	bl	8009dd4 <HAL_GetTick>
 800bed8:	4602      	mov	r2, r0
 800beda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bedc:	1ad3      	subs	r3, r2, r3
 800bede:	2b03      	cmp	r3, #3
 800bee0:	d901      	bls.n	800bee6 <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800bee2:	2303      	movs	r3, #3
 800bee4:	e1ef      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800bee6:	f7ff fc72 	bl	800b7ce <LL_RCC_LSI2_IsReady>
 800beea:	4603      	mov	r3, r0
 800beec:	2b00      	cmp	r3, #0
 800beee:	d0f1      	beq.n	800bed4 <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	699b      	ldr	r3, [r3, #24]
 800bef4:	4618      	mov	r0, r3
 800bef6:	f7ff fc7c 	bl	800b7f2 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800befa:	f7ff fc23 	bl	800b744 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800befe:	f7fd ff69 	bl	8009dd4 <HAL_GetTick>
 800bf02:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800bf04:	e008      	b.n	800bf18 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800bf06:	f7fd ff65 	bl	8009dd4 <HAL_GetTick>
 800bf0a:	4602      	mov	r2, r0
 800bf0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf0e:	1ad3      	subs	r3, r2, r3
 800bf10:	2b02      	cmp	r3, #2
 800bf12:	d901      	bls.n	800bf18 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800bf14:	2303      	movs	r3, #3
 800bf16:	e1d6      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800bf18:	f7ff fc25 	bl	800b766 <LL_RCC_LSI1_IsReady>
 800bf1c:	4603      	mov	r3, r0
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d1f1      	bne.n	800bf06 <HAL_RCC_OscConfig+0x31a>
 800bf22:	e051      	b.n	800bfc8 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800bf24:	f7ff fbfd 	bl	800b722 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bf28:	f7fd ff54 	bl	8009dd4 <HAL_GetTick>
 800bf2c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800bf2e:	e00c      	b.n	800bf4a <HAL_RCC_OscConfig+0x35e>
 800bf30:	20000408 	.word	0x20000408
 800bf34:	2000040c 	.word	0x2000040c
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800bf38:	f7fd ff4c 	bl	8009dd4 <HAL_GetTick>
 800bf3c:	4602      	mov	r2, r0
 800bf3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf40:	1ad3      	subs	r3, r2, r3
 800bf42:	2b02      	cmp	r3, #2
 800bf44:	d901      	bls.n	800bf4a <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800bf46:	2303      	movs	r3, #3
 800bf48:	e1bd      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800bf4a:	f7ff fc0c 	bl	800b766 <LL_RCC_LSI1_IsReady>
 800bf4e:	4603      	mov	r3, r0
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d0f1      	beq.n	800bf38 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800bf54:	f7ff fc2a 	bl	800b7ac <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800bf58:	e008      	b.n	800bf6c <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800bf5a:	f7fd ff3b 	bl	8009dd4 <HAL_GetTick>
 800bf5e:	4602      	mov	r2, r0
 800bf60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf62:	1ad3      	subs	r3, r2, r3
 800bf64:	2b03      	cmp	r3, #3
 800bf66:	d901      	bls.n	800bf6c <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800bf68:	2303      	movs	r3, #3
 800bf6a:	e1ac      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800bf6c:	f7ff fc2f 	bl	800b7ce <LL_RCC_LSI2_IsReady>
 800bf70:	4603      	mov	r3, r0
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d1f1      	bne.n	800bf5a <HAL_RCC_OscConfig+0x36e>
 800bf76:	e027      	b.n	800bfc8 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800bf78:	f7ff fc18 	bl	800b7ac <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bf7c:	f7fd ff2a 	bl	8009dd4 <HAL_GetTick>
 800bf80:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800bf82:	e008      	b.n	800bf96 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800bf84:	f7fd ff26 	bl	8009dd4 <HAL_GetTick>
 800bf88:	4602      	mov	r2, r0
 800bf8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf8c:	1ad3      	subs	r3, r2, r3
 800bf8e:	2b03      	cmp	r3, #3
 800bf90:	d901      	bls.n	800bf96 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800bf92:	2303      	movs	r3, #3
 800bf94:	e197      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800bf96:	f7ff fc1a 	bl	800b7ce <LL_RCC_LSI2_IsReady>
 800bf9a:	4603      	mov	r3, r0
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d1f1      	bne.n	800bf84 <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800bfa0:	f7ff fbd0 	bl	800b744 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bfa4:	f7fd ff16 	bl	8009dd4 <HAL_GetTick>
 800bfa8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800bfaa:	e008      	b.n	800bfbe <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800bfac:	f7fd ff12 	bl	8009dd4 <HAL_GetTick>
 800bfb0:	4602      	mov	r2, r0
 800bfb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bfb4:	1ad3      	subs	r3, r2, r3
 800bfb6:	2b02      	cmp	r3, #2
 800bfb8:	d901      	bls.n	800bfbe <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800bfba:	2303      	movs	r3, #3
 800bfbc:	e183      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800bfbe:	f7ff fbd2 	bl	800b766 <LL_RCC_LSI1_IsReady>
 800bfc2:	4603      	mov	r3, r0
 800bfc4:	2b00      	cmp	r3, #0
 800bfc6:	d1f1      	bne.n	800bfac <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	681b      	ldr	r3, [r3, #0]
 800bfcc:	f003 0304 	and.w	r3, r3, #4
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d05b      	beq.n	800c08c <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bfd4:	4ba7      	ldr	r3, [pc, #668]	@ (800c274 <HAL_RCC_OscConfig+0x688>)
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d114      	bne.n	800c00a <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800bfe0:	f7fe feaa 	bl	800ad38 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800bfe4:	f7fd fef6 	bl	8009dd4 <HAL_GetTick>
 800bfe8:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bfea:	e008      	b.n	800bffe <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bfec:	f7fd fef2 	bl	8009dd4 <HAL_GetTick>
 800bff0:	4602      	mov	r2, r0
 800bff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bff4:	1ad3      	subs	r3, r2, r3
 800bff6:	2b02      	cmp	r3, #2
 800bff8:	d901      	bls.n	800bffe <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800bffa:	2303      	movs	r3, #3
 800bffc:	e163      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bffe:	4b9d      	ldr	r3, [pc, #628]	@ (800c274 <HAL_RCC_OscConfig+0x688>)
 800c000:	681b      	ldr	r3, [r3, #0]
 800c002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c006:	2b00      	cmp	r3, #0
 800c008:	d0f0      	beq.n	800bfec <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	689b      	ldr	r3, [r3, #8]
 800c00e:	2b01      	cmp	r3, #1
 800c010:	d102      	bne.n	800c018 <HAL_RCC_OscConfig+0x42c>
 800c012:	f7ff fb30 	bl	800b676 <LL_RCC_LSE_Enable>
 800c016:	e00c      	b.n	800c032 <HAL_RCC_OscConfig+0x446>
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	689b      	ldr	r3, [r3, #8]
 800c01c:	2b05      	cmp	r3, #5
 800c01e:	d104      	bne.n	800c02a <HAL_RCC_OscConfig+0x43e>
 800c020:	f7ff fb4b 	bl	800b6ba <LL_RCC_LSE_EnableBypass>
 800c024:	f7ff fb27 	bl	800b676 <LL_RCC_LSE_Enable>
 800c028:	e003      	b.n	800c032 <HAL_RCC_OscConfig+0x446>
 800c02a:	f7ff fb35 	bl	800b698 <LL_RCC_LSE_Disable>
 800c02e:	f7ff fb55 	bl	800b6dc <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	689b      	ldr	r3, [r3, #8]
 800c036:	2b00      	cmp	r3, #0
 800c038:	d014      	beq.n	800c064 <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c03a:	f7fd fecb 	bl	8009dd4 <HAL_GetTick>
 800c03e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800c040:	e00a      	b.n	800c058 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c042:	f7fd fec7 	bl	8009dd4 <HAL_GetTick>
 800c046:	4602      	mov	r2, r0
 800c048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c04a:	1ad3      	subs	r3, r2, r3
 800c04c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c050:	4293      	cmp	r3, r2
 800c052:	d901      	bls.n	800c058 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800c054:	2303      	movs	r3, #3
 800c056:	e136      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 800c058:	f7ff fb51 	bl	800b6fe <LL_RCC_LSE_IsReady>
 800c05c:	4603      	mov	r3, r0
 800c05e:	2b00      	cmp	r3, #0
 800c060:	d0ef      	beq.n	800c042 <HAL_RCC_OscConfig+0x456>
 800c062:	e013      	b.n	800c08c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c064:	f7fd feb6 	bl	8009dd4 <HAL_GetTick>
 800c068:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800c06a:	e00a      	b.n	800c082 <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800c06c:	f7fd feb2 	bl	8009dd4 <HAL_GetTick>
 800c070:	4602      	mov	r2, r0
 800c072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c074:	1ad3      	subs	r3, r2, r3
 800c076:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c07a:	4293      	cmp	r3, r2
 800c07c:	d901      	bls.n	800c082 <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800c07e:	2303      	movs	r3, #3
 800c080:	e121      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800c082:	f7ff fb3c 	bl	800b6fe <LL_RCC_LSE_IsReady>
 800c086:	4603      	mov	r3, r0
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d1ef      	bne.n	800c06c <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c094:	2b00      	cmp	r3, #0
 800c096:	d02c      	beq.n	800c0f2 <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d014      	beq.n	800c0ca <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800c0a0:	f7ff fab5 	bl	800b60e <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c0a4:	f7fd fe96 	bl	8009dd4 <HAL_GetTick>
 800c0a8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800c0aa:	e008      	b.n	800c0be <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c0ac:	f7fd fe92 	bl	8009dd4 <HAL_GetTick>
 800c0b0:	4602      	mov	r2, r0
 800c0b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0b4:	1ad3      	subs	r3, r2, r3
 800c0b6:	2b02      	cmp	r3, #2
 800c0b8:	d901      	bls.n	800c0be <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800c0ba:	2303      	movs	r3, #3
 800c0bc:	e103      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800c0be:	f7ff fac8 	bl	800b652 <LL_RCC_HSI48_IsReady>
 800c0c2:	4603      	mov	r3, r0
 800c0c4:	2b00      	cmp	r3, #0
 800c0c6:	d0f1      	beq.n	800c0ac <HAL_RCC_OscConfig+0x4c0>
 800c0c8:	e013      	b.n	800c0f2 <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800c0ca:	f7ff fab1 	bl	800b630 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800c0ce:	f7fd fe81 	bl	8009dd4 <HAL_GetTick>
 800c0d2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800c0d4:	e008      	b.n	800c0e8 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800c0d6:	f7fd fe7d 	bl	8009dd4 <HAL_GetTick>
 800c0da:	4602      	mov	r2, r0
 800c0dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0de:	1ad3      	subs	r3, r2, r3
 800c0e0:	2b02      	cmp	r3, #2
 800c0e2:	d901      	bls.n	800c0e8 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800c0e4:	2303      	movs	r3, #3
 800c0e6:	e0ee      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800c0e8:	f7ff fab3 	bl	800b652 <LL_RCC_HSI48_IsReady>
 800c0ec:	4603      	mov	r3, r0
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d1f1      	bne.n	800c0d6 <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	f000 80e4 	beq.w	800c2c4 <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c0fc:	f7ff fc11 	bl	800b922 <LL_RCC_GetSysClkSource>
 800c100:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800c102:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c106:	68db      	ldr	r3, [r3, #12]
 800c108:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c10e:	2b02      	cmp	r3, #2
 800c110:	f040 80b4 	bne.w	800c27c <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	f003 0203 	and.w	r2, r3, #3
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c11e:	429a      	cmp	r2, r3
 800c120:	d123      	bne.n	800c16a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800c128:	687b      	ldr	r3, [r7, #4]
 800c12a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c12c:	429a      	cmp	r2, r3
 800c12e:	d11c      	bne.n	800c16a <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800c130:	68fb      	ldr	r3, [r7, #12]
 800c132:	0a1b      	lsrs	r3, r3, #8
 800c134:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c13c:	429a      	cmp	r2, r3
 800c13e:	d114      	bne.n	800c16a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800c14a:	429a      	cmp	r2, r3
 800c14c:	d10d      	bne.n	800c16a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800c158:	429a      	cmp	r2, r3
 800c15a:	d106      	bne.n	800c16a <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800c166:	429a      	cmp	r2, r3
 800c168:	d05d      	beq.n	800c226 <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c16a:	693b      	ldr	r3, [r7, #16]
 800c16c:	2b0c      	cmp	r3, #12
 800c16e:	d058      	beq.n	800c222 <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800c170:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d001      	beq.n	800c182 <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800c17e:	2301      	movs	r3, #1
 800c180:	e0a1      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800c182:	f7ff fc84 	bl	800ba8e <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800c186:	f7fd fe25 	bl	8009dd4 <HAL_GetTick>
 800c18a:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c18c:	e008      	b.n	800c1a0 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c18e:	f7fd fe21 	bl	8009dd4 <HAL_GetTick>
 800c192:	4602      	mov	r2, r0
 800c194:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c196:	1ad3      	subs	r3, r2, r3
 800c198:	2b02      	cmp	r3, #2
 800c19a:	d901      	bls.n	800c1a0 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 800c19c:	2303      	movs	r3, #3
 800c19e:	e092      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c1a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d1ef      	bne.n	800c18e <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c1ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c1b2:	68da      	ldr	r2, [r3, #12]
 800c1b4:	4b30      	ldr	r3, [pc, #192]	@ (800c278 <HAL_RCC_OscConfig+0x68c>)
 800c1b6:	4013      	ands	r3, r2
 800c1b8:	687a      	ldr	r2, [r7, #4]
 800c1ba:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800c1bc:	687a      	ldr	r2, [r7, #4]
 800c1be:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800c1c0:	4311      	orrs	r1, r2
 800c1c2:	687a      	ldr	r2, [r7, #4]
 800c1c4:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800c1c6:	0212      	lsls	r2, r2, #8
 800c1c8:	4311      	orrs	r1, r2
 800c1ca:	687a      	ldr	r2, [r7, #4]
 800c1cc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800c1ce:	4311      	orrs	r1, r2
 800c1d0:	687a      	ldr	r2, [r7, #4]
 800c1d2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800c1d4:	4311      	orrs	r1, r2
 800c1d6:	687a      	ldr	r2, [r7, #4]
 800c1d8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800c1da:	430a      	orrs	r2, r1
 800c1dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c1e0:	4313      	orrs	r3, r2
 800c1e2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800c1e4:	f7ff fc44 	bl	800ba70 <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c1e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c1ec:	68db      	ldr	r3, [r3, #12]
 800c1ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c1f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c1f6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800c1f8:	f7fd fdec 	bl	8009dd4 <HAL_GetTick>
 800c1fc:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c1fe:	e008      	b.n	800c212 <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c200:	f7fd fde8 	bl	8009dd4 <HAL_GetTick>
 800c204:	4602      	mov	r2, r0
 800c206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c208:	1ad3      	subs	r3, r2, r3
 800c20a:	2b02      	cmp	r3, #2
 800c20c:	d901      	bls.n	800c212 <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800c20e:	2303      	movs	r3, #3
 800c210:	e059      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c212:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d0ef      	beq.n	800c200 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c220:	e050      	b.n	800c2c4 <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800c222:	2301      	movs	r3, #1
 800c224:	e04f      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c226:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c230:	2b00      	cmp	r3, #0
 800c232:	d147      	bne.n	800c2c4 <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800c234:	f7ff fc1c 	bl	800ba70 <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800c238:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c23c:	68db      	ldr	r3, [r3, #12]
 800c23e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800c242:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c246:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800c248:	f7fd fdc4 	bl	8009dd4 <HAL_GetTick>
 800c24c:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c24e:	e008      	b.n	800c262 <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c250:	f7fd fdc0 	bl	8009dd4 <HAL_GetTick>
 800c254:	4602      	mov	r2, r0
 800c256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c258:	1ad3      	subs	r3, r2, r3
 800c25a:	2b02      	cmp	r3, #2
 800c25c:	d901      	bls.n	800c262 <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 800c25e:	2303      	movs	r3, #3
 800c260:	e031      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800c262:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d0ef      	beq.n	800c250 <HAL_RCC_OscConfig+0x664>
 800c270:	e028      	b.n	800c2c4 <HAL_RCC_OscConfig+0x6d8>
 800c272:	bf00      	nop
 800c274:	58000400 	.word	0x58000400
 800c278:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c27c:	693b      	ldr	r3, [r7, #16]
 800c27e:	2b0c      	cmp	r3, #12
 800c280:	d01e      	beq.n	800c2c0 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c282:	f7ff fc04 	bl	800ba8e <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c286:	f7fd fda5 	bl	8009dd4 <HAL_GetTick>
 800c28a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c28c:	e008      	b.n	800c2a0 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c28e:	f7fd fda1 	bl	8009dd4 <HAL_GetTick>
 800c292:	4602      	mov	r2, r0
 800c294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c296:	1ad3      	subs	r3, r2, r3
 800c298:	2b02      	cmp	r3, #2
 800c29a:	d901      	bls.n	800c2a0 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 800c29c:	2303      	movs	r3, #3
 800c29e:	e012      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800c2a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d1ef      	bne.n	800c28e <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800c2ae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c2b2:	68da      	ldr	r2, [r3, #12]
 800c2b4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c2b8:	4b05      	ldr	r3, [pc, #20]	@ (800c2d0 <HAL_RCC_OscConfig+0x6e4>)
 800c2ba:	4013      	ands	r3, r2
 800c2bc:	60cb      	str	r3, [r1, #12]
 800c2be:	e001      	b.n	800c2c4 <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800c2c0:	2301      	movs	r3, #1
 800c2c2:	e000      	b.n	800c2c6 <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800c2c4:	2300      	movs	r3, #0
}
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	3734      	adds	r7, #52	@ 0x34
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	bd90      	pop	{r4, r7, pc}
 800c2ce:	bf00      	nop
 800c2d0:	eefefffc 	.word	0xeefefffc

0800c2d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c2d4:	b580      	push	{r7, lr}
 800c2d6:	b084      	sub	sp, #16
 800c2d8:	af00      	add	r7, sp, #0
 800c2da:	6078      	str	r0, [r7, #4]
 800c2dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	2b00      	cmp	r3, #0
 800c2e2:	d101      	bne.n	800c2e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800c2e4:	2301      	movs	r3, #1
 800c2e6:	e12d      	b.n	800c544 <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c2e8:	4b98      	ldr	r3, [pc, #608]	@ (800c54c <HAL_RCC_ClockConfig+0x278>)
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	f003 0307 	and.w	r3, r3, #7
 800c2f0:	683a      	ldr	r2, [r7, #0]
 800c2f2:	429a      	cmp	r2, r3
 800c2f4:	d91b      	bls.n	800c32e <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c2f6:	4b95      	ldr	r3, [pc, #596]	@ (800c54c <HAL_RCC_ClockConfig+0x278>)
 800c2f8:	681b      	ldr	r3, [r3, #0]
 800c2fa:	f023 0207 	bic.w	r2, r3, #7
 800c2fe:	4993      	ldr	r1, [pc, #588]	@ (800c54c <HAL_RCC_ClockConfig+0x278>)
 800c300:	683b      	ldr	r3, [r7, #0]
 800c302:	4313      	orrs	r3, r2
 800c304:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c306:	f7fd fd65 	bl	8009dd4 <HAL_GetTick>
 800c30a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c30c:	e008      	b.n	800c320 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800c30e:	f7fd fd61 	bl	8009dd4 <HAL_GetTick>
 800c312:	4602      	mov	r2, r0
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	1ad3      	subs	r3, r2, r3
 800c318:	2b02      	cmp	r3, #2
 800c31a:	d901      	bls.n	800c320 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800c31c:	2303      	movs	r3, #3
 800c31e:	e111      	b.n	800c544 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c320:	4b8a      	ldr	r3, [pc, #552]	@ (800c54c <HAL_RCC_ClockConfig+0x278>)
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	f003 0307 	and.w	r3, r3, #7
 800c328:	683a      	ldr	r2, [r7, #0]
 800c32a:	429a      	cmp	r2, r3
 800c32c:	d1ef      	bne.n	800c30e <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	f003 0302 	and.w	r3, r3, #2
 800c336:	2b00      	cmp	r3, #0
 800c338:	d016      	beq.n	800c368 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	689b      	ldr	r3, [r3, #8]
 800c33e:	4618      	mov	r0, r3
 800c340:	f7ff fafb 	bl	800b93a <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800c344:	f7fd fd46 	bl	8009dd4 <HAL_GetTick>
 800c348:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800c34a:	e008      	b.n	800c35e <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800c34c:	f7fd fd42 	bl	8009dd4 <HAL_GetTick>
 800c350:	4602      	mov	r2, r0
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	1ad3      	subs	r3, r2, r3
 800c356:	2b02      	cmp	r3, #2
 800c358:	d901      	bls.n	800c35e <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800c35a:	2303      	movs	r3, #3
 800c35c:	e0f2      	b.n	800c544 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800c35e:	f7ff fbe8 	bl	800bb32 <LL_RCC_IsActiveFlag_HPRE>
 800c362:	4603      	mov	r3, r0
 800c364:	2b00      	cmp	r3, #0
 800c366:	d0f1      	beq.n	800c34c <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	f003 0320 	and.w	r3, r3, #32
 800c370:	2b00      	cmp	r3, #0
 800c372:	d016      	beq.n	800c3a2 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	695b      	ldr	r3, [r3, #20]
 800c378:	4618      	mov	r0, r3
 800c37a:	f7ff faf2 	bl	800b962 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800c37e:	f7fd fd29 	bl	8009dd4 <HAL_GetTick>
 800c382:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800c384:	e008      	b.n	800c398 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800c386:	f7fd fd25 	bl	8009dd4 <HAL_GetTick>
 800c38a:	4602      	mov	r2, r0
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	1ad3      	subs	r3, r2, r3
 800c390:	2b02      	cmp	r3, #2
 800c392:	d901      	bls.n	800c398 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800c394:	2303      	movs	r3, #3
 800c396:	e0d5      	b.n	800c544 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800c398:	f7ff fbdd 	bl	800bb56 <LL_RCC_IsActiveFlag_C2HPRE>
 800c39c:	4603      	mov	r3, r0
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d0f1      	beq.n	800c386 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c3aa:	2b00      	cmp	r3, #0
 800c3ac:	d016      	beq.n	800c3dc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800c3ae:	687b      	ldr	r3, [r7, #4]
 800c3b0:	699b      	ldr	r3, [r3, #24]
 800c3b2:	4618      	mov	r0, r3
 800c3b4:	f7ff faeb 	bl	800b98e <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800c3b8:	f7fd fd0c 	bl	8009dd4 <HAL_GetTick>
 800c3bc:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800c3be:	e008      	b.n	800c3d2 <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800c3c0:	f7fd fd08 	bl	8009dd4 <HAL_GetTick>
 800c3c4:	4602      	mov	r2, r0
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	1ad3      	subs	r3, r2, r3
 800c3ca:	2b02      	cmp	r3, #2
 800c3cc:	d901      	bls.n	800c3d2 <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800c3ce:	2303      	movs	r3, #3
 800c3d0:	e0b8      	b.n	800c544 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800c3d2:	f7ff fbd3 	bl	800bb7c <LL_RCC_IsActiveFlag_SHDHPRE>
 800c3d6:	4603      	mov	r3, r0
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d0f1      	beq.n	800c3c0 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	681b      	ldr	r3, [r3, #0]
 800c3e0:	f003 0304 	and.w	r3, r3, #4
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d016      	beq.n	800c416 <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	68db      	ldr	r3, [r3, #12]
 800c3ec:	4618      	mov	r0, r3
 800c3ee:	f7ff fae5 	bl	800b9bc <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800c3f2:	f7fd fcef 	bl	8009dd4 <HAL_GetTick>
 800c3f6:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800c3f8:	e008      	b.n	800c40c <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800c3fa:	f7fd fceb 	bl	8009dd4 <HAL_GetTick>
 800c3fe:	4602      	mov	r2, r0
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	1ad3      	subs	r3, r2, r3
 800c404:	2b02      	cmp	r3, #2
 800c406:	d901      	bls.n	800c40c <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800c408:	2303      	movs	r3, #3
 800c40a:	e09b      	b.n	800c544 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800c40c:	f7ff fbc9 	bl	800bba2 <LL_RCC_IsActiveFlag_PPRE1>
 800c410:	4603      	mov	r3, r0
 800c412:	2b00      	cmp	r3, #0
 800c414:	d0f1      	beq.n	800c3fa <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	f003 0308 	and.w	r3, r3, #8
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d017      	beq.n	800c452 <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	691b      	ldr	r3, [r3, #16]
 800c426:	00db      	lsls	r3, r3, #3
 800c428:	4618      	mov	r0, r3
 800c42a:	f7ff fadb 	bl	800b9e4 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800c42e:	f7fd fcd1 	bl	8009dd4 <HAL_GetTick>
 800c432:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800c434:	e008      	b.n	800c448 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800c436:	f7fd fccd 	bl	8009dd4 <HAL_GetTick>
 800c43a:	4602      	mov	r2, r0
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	1ad3      	subs	r3, r2, r3
 800c440:	2b02      	cmp	r3, #2
 800c442:	d901      	bls.n	800c448 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800c444:	2303      	movs	r3, #3
 800c446:	e07d      	b.n	800c544 <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800c448:	f7ff fbbd 	bl	800bbc6 <LL_RCC_IsActiveFlag_PPRE2>
 800c44c:	4603      	mov	r3, r0
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d0f1      	beq.n	800c436 <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	681b      	ldr	r3, [r3, #0]
 800c456:	f003 0301 	and.w	r3, r3, #1
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d043      	beq.n	800c4e6 <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	685b      	ldr	r3, [r3, #4]
 800c462:	2b02      	cmp	r3, #2
 800c464:	d106      	bne.n	800c474 <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800c466:	f7ff f87b 	bl	800b560 <LL_RCC_HSE_IsReady>
 800c46a:	4603      	mov	r3, r0
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d11e      	bne.n	800c4ae <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800c470:	2301      	movs	r3, #1
 800c472:	e067      	b.n	800c544 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	685b      	ldr	r3, [r3, #4]
 800c478:	2b03      	cmp	r3, #3
 800c47a:	d106      	bne.n	800c48a <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800c47c:	f7ff fb16 	bl	800baac <LL_RCC_PLL_IsReady>
 800c480:	4603      	mov	r3, r0
 800c482:	2b00      	cmp	r3, #0
 800c484:	d113      	bne.n	800c4ae <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800c486:	2301      	movs	r3, #1
 800c488:	e05c      	b.n	800c544 <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	685b      	ldr	r3, [r3, #4]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d106      	bne.n	800c4a0 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800c492:	f7ff f9e3 	bl	800b85c <LL_RCC_MSI_IsReady>
 800c496:	4603      	mov	r3, r0
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d108      	bne.n	800c4ae <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800c49c:	2301      	movs	r3, #1
 800c49e:	e051      	b.n	800c544 <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800c4a0:	f7ff f88e 	bl	800b5c0 <LL_RCC_HSI_IsReady>
 800c4a4:	4603      	mov	r3, r0
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d101      	bne.n	800c4ae <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800c4aa:	2301      	movs	r3, #1
 800c4ac:	e04a      	b.n	800c544 <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	685b      	ldr	r3, [r3, #4]
 800c4b2:	4618      	mov	r0, r3
 800c4b4:	f7ff fa21 	bl	800b8fa <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c4b8:	f7fd fc8c 	bl	8009dd4 <HAL_GetTick>
 800c4bc:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c4be:	e00a      	b.n	800c4d6 <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c4c0:	f7fd fc88 	bl	8009dd4 <HAL_GetTick>
 800c4c4:	4602      	mov	r2, r0
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	1ad3      	subs	r3, r2, r3
 800c4ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c4ce:	4293      	cmp	r3, r2
 800c4d0:	d901      	bls.n	800c4d6 <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800c4d2:	2303      	movs	r3, #3
 800c4d4:	e036      	b.n	800c544 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c4d6:	f7ff fa24 	bl	800b922 <LL_RCC_GetSysClkSource>
 800c4da:	4602      	mov	r2, r0
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	685b      	ldr	r3, [r3, #4]
 800c4e0:	009b      	lsls	r3, r3, #2
 800c4e2:	429a      	cmp	r2, r3
 800c4e4:	d1ec      	bne.n	800c4c0 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c4e6:	4b19      	ldr	r3, [pc, #100]	@ (800c54c <HAL_RCC_ClockConfig+0x278>)
 800c4e8:	681b      	ldr	r3, [r3, #0]
 800c4ea:	f003 0307 	and.w	r3, r3, #7
 800c4ee:	683a      	ldr	r2, [r7, #0]
 800c4f0:	429a      	cmp	r2, r3
 800c4f2:	d21b      	bcs.n	800c52c <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c4f4:	4b15      	ldr	r3, [pc, #84]	@ (800c54c <HAL_RCC_ClockConfig+0x278>)
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	f023 0207 	bic.w	r2, r3, #7
 800c4fc:	4913      	ldr	r1, [pc, #76]	@ (800c54c <HAL_RCC_ClockConfig+0x278>)
 800c4fe:	683b      	ldr	r3, [r7, #0]
 800c500:	4313      	orrs	r3, r2
 800c502:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c504:	f7fd fc66 	bl	8009dd4 <HAL_GetTick>
 800c508:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c50a:	e008      	b.n	800c51e <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800c50c:	f7fd fc62 	bl	8009dd4 <HAL_GetTick>
 800c510:	4602      	mov	r2, r0
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	1ad3      	subs	r3, r2, r3
 800c516:	2b02      	cmp	r3, #2
 800c518:	d901      	bls.n	800c51e <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800c51a:	2303      	movs	r3, #3
 800c51c:	e012      	b.n	800c544 <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c51e:	4b0b      	ldr	r3, [pc, #44]	@ (800c54c <HAL_RCC_ClockConfig+0x278>)
 800c520:	681b      	ldr	r3, [r3, #0]
 800c522:	f003 0307 	and.w	r3, r3, #7
 800c526:	683a      	ldr	r2, [r7, #0]
 800c528:	429a      	cmp	r2, r3
 800c52a:	d1ef      	bne.n	800c50c <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800c52c:	f000 f87e 	bl	800c62c <HAL_RCC_GetHCLKFreq>
 800c530:	4603      	mov	r3, r0
 800c532:	4a07      	ldr	r2, [pc, #28]	@ (800c550 <HAL_RCC_ClockConfig+0x27c>)
 800c534:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800c536:	f7fd fc59 	bl	8009dec <HAL_GetTickPrio>
 800c53a:	4603      	mov	r3, r0
 800c53c:	4618      	mov	r0, r3
 800c53e:	f7fd fbfb 	bl	8009d38 <HAL_InitTick>
 800c542:	4603      	mov	r3, r0
}
 800c544:	4618      	mov	r0, r3
 800c546:	3710      	adds	r7, #16
 800c548:	46bd      	mov	sp, r7
 800c54a:	bd80      	pop	{r7, pc}
 800c54c:	58004000 	.word	0x58004000
 800c550:	20000408 	.word	0x20000408

0800c554 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c554:	b590      	push	{r4, r7, lr}
 800c556:	b085      	sub	sp, #20
 800c558:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800c55a:	f7ff f9e2 	bl	800b922 <LL_RCC_GetSysClkSource>
 800c55e:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	2b00      	cmp	r3, #0
 800c564:	d10a      	bne.n	800c57c <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800c566:	f7ff f99e 	bl	800b8a6 <LL_RCC_MSI_GetRange>
 800c56a:	4603      	mov	r3, r0
 800c56c:	091b      	lsrs	r3, r3, #4
 800c56e:	f003 030f 	and.w	r3, r3, #15
 800c572:	4a2b      	ldr	r2, [pc, #172]	@ (800c620 <HAL_RCC_GetSysClockFreq+0xcc>)
 800c574:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c578:	60fb      	str	r3, [r7, #12]
 800c57a:	e04b      	b.n	800c614 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	2b04      	cmp	r3, #4
 800c580:	d102      	bne.n	800c588 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800c582:	4b28      	ldr	r3, [pc, #160]	@ (800c624 <HAL_RCC_GetSysClockFreq+0xd0>)
 800c584:	60fb      	str	r3, [r7, #12]
 800c586:	e045      	b.n	800c614 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	2b08      	cmp	r3, #8
 800c58c:	d10a      	bne.n	800c5a4 <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800c58e:	f7fe ffb7 	bl	800b500 <LL_RCC_HSE_IsEnabledDiv2>
 800c592:	4603      	mov	r3, r0
 800c594:	2b01      	cmp	r3, #1
 800c596:	d102      	bne.n	800c59e <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800c598:	4b22      	ldr	r3, [pc, #136]	@ (800c624 <HAL_RCC_GetSysClockFreq+0xd0>)
 800c59a:	60fb      	str	r3, [r7, #12]
 800c59c:	e03a      	b.n	800c614 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800c59e:	4b22      	ldr	r3, [pc, #136]	@ (800c628 <HAL_RCC_GetSysClockFreq+0xd4>)
 800c5a0:	60fb      	str	r3, [r7, #12]
 800c5a2:	e037      	b.n	800c614 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800c5a4:	f7ff fab9 	bl	800bb1a <LL_RCC_PLL_GetMainSource>
 800c5a8:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800c5aa:	683b      	ldr	r3, [r7, #0]
 800c5ac:	2b02      	cmp	r3, #2
 800c5ae:	d003      	beq.n	800c5b8 <HAL_RCC_GetSysClockFreq+0x64>
 800c5b0:	683b      	ldr	r3, [r7, #0]
 800c5b2:	2b03      	cmp	r3, #3
 800c5b4:	d003      	beq.n	800c5be <HAL_RCC_GetSysClockFreq+0x6a>
 800c5b6:	e00d      	b.n	800c5d4 <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800c5b8:	4b1a      	ldr	r3, [pc, #104]	@ (800c624 <HAL_RCC_GetSysClockFreq+0xd0>)
 800c5ba:	60bb      	str	r3, [r7, #8]
        break;
 800c5bc:	e015      	b.n	800c5ea <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800c5be:	f7fe ff9f 	bl	800b500 <LL_RCC_HSE_IsEnabledDiv2>
 800c5c2:	4603      	mov	r3, r0
 800c5c4:	2b01      	cmp	r3, #1
 800c5c6:	d102      	bne.n	800c5ce <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800c5c8:	4b16      	ldr	r3, [pc, #88]	@ (800c624 <HAL_RCC_GetSysClockFreq+0xd0>)
 800c5ca:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800c5cc:	e00d      	b.n	800c5ea <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800c5ce:	4b16      	ldr	r3, [pc, #88]	@ (800c628 <HAL_RCC_GetSysClockFreq+0xd4>)
 800c5d0:	60bb      	str	r3, [r7, #8]
        break;
 800c5d2:	e00a      	b.n	800c5ea <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800c5d4:	f7ff f967 	bl	800b8a6 <LL_RCC_MSI_GetRange>
 800c5d8:	4603      	mov	r3, r0
 800c5da:	091b      	lsrs	r3, r3, #4
 800c5dc:	f003 030f 	and.w	r3, r3, #15
 800c5e0:	4a0f      	ldr	r2, [pc, #60]	@ (800c620 <HAL_RCC_GetSysClockFreq+0xcc>)
 800c5e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c5e6:	60bb      	str	r3, [r7, #8]
        break;
 800c5e8:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800c5ea:	f7ff fa71 	bl	800bad0 <LL_RCC_PLL_GetN>
 800c5ee:	4602      	mov	r2, r0
 800c5f0:	68bb      	ldr	r3, [r7, #8]
 800c5f2:	fb03 f402 	mul.w	r4, r3, r2
 800c5f6:	f7ff fa84 	bl	800bb02 <LL_RCC_PLL_GetDivider>
 800c5fa:	4603      	mov	r3, r0
 800c5fc:	091b      	lsrs	r3, r3, #4
 800c5fe:	3301      	adds	r3, #1
 800c600:	fbb4 f4f3 	udiv	r4, r4, r3
 800c604:	f7ff fa71 	bl	800baea <LL_RCC_PLL_GetR>
 800c608:	4603      	mov	r3, r0
 800c60a:	0f5b      	lsrs	r3, r3, #29
 800c60c:	3301      	adds	r3, #1
 800c60e:	fbb4 f3f3 	udiv	r3, r4, r3
 800c612:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800c614:	68fb      	ldr	r3, [r7, #12]
}
 800c616:	4618      	mov	r0, r3
 800c618:	3714      	adds	r7, #20
 800c61a:	46bd      	mov	sp, r7
 800c61c:	bd90      	pop	{r4, r7, pc}
 800c61e:	bf00      	nop
 800c620:	0801c2cc 	.word	0x0801c2cc
 800c624:	00f42400 	.word	0x00f42400
 800c628:	01e84800 	.word	0x01e84800

0800c62c <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c62c:	b598      	push	{r3, r4, r7, lr}
 800c62e:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800c630:	f7ff ff90 	bl	800c554 <HAL_RCC_GetSysClockFreq>
 800c634:	4604      	mov	r4, r0
 800c636:	f7ff f9e9 	bl	800ba0c <LL_RCC_GetAHBPrescaler>
 800c63a:	4603      	mov	r3, r0
 800c63c:	091b      	lsrs	r3, r3, #4
 800c63e:	f003 030f 	and.w	r3, r3, #15
 800c642:	4a03      	ldr	r2, [pc, #12]	@ (800c650 <HAL_RCC_GetHCLKFreq+0x24>)
 800c644:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c648:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800c64c:	4618      	mov	r0, r3
 800c64e:	bd98      	pop	{r3, r4, r7, pc}
 800c650:	0801c26c 	.word	0x0801c26c

0800c654 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c654:	b598      	push	{r3, r4, r7, lr}
 800c656:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800c658:	f7ff ffe8 	bl	800c62c <HAL_RCC_GetHCLKFreq>
 800c65c:	4604      	mov	r4, r0
 800c65e:	f7ff f9ef 	bl	800ba40 <LL_RCC_GetAPB1Prescaler>
 800c662:	4603      	mov	r3, r0
 800c664:	0a1b      	lsrs	r3, r3, #8
 800c666:	f003 0307 	and.w	r3, r3, #7
 800c66a:	4a04      	ldr	r2, [pc, #16]	@ (800c67c <HAL_RCC_GetPCLK1Freq+0x28>)
 800c66c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c670:	f003 031f 	and.w	r3, r3, #31
 800c674:	fa24 f303 	lsr.w	r3, r4, r3
}
 800c678:	4618      	mov	r0, r3
 800c67a:	bd98      	pop	{r3, r4, r7, pc}
 800c67c:	0801c2ac 	.word	0x0801c2ac

0800c680 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c680:	b598      	push	{r3, r4, r7, lr}
 800c682:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800c684:	f7ff ffd2 	bl	800c62c <HAL_RCC_GetHCLKFreq>
 800c688:	4604      	mov	r4, r0
 800c68a:	f7ff f9e5 	bl	800ba58 <LL_RCC_GetAPB2Prescaler>
 800c68e:	4603      	mov	r3, r0
 800c690:	0adb      	lsrs	r3, r3, #11
 800c692:	f003 0307 	and.w	r3, r3, #7
 800c696:	4a04      	ldr	r2, [pc, #16]	@ (800c6a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 800c698:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c69c:	f003 031f 	and.w	r3, r3, #31
 800c6a0:	fa24 f303 	lsr.w	r3, r4, r3
}
 800c6a4:	4618      	mov	r0, r3
 800c6a6:	bd98      	pop	{r3, r4, r7, pc}
 800c6a8:	0801c2ac 	.word	0x0801c2ac

0800c6ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800c6ac:	b590      	push	{r4, r7, lr}
 800c6ae:	b085      	sub	sp, #20
 800c6b0:	af00      	add	r7, sp, #0
 800c6b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	2bb0      	cmp	r3, #176	@ 0xb0
 800c6b8:	d903      	bls.n	800c6c2 <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800c6ba:	4b15      	ldr	r3, [pc, #84]	@ (800c710 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800c6bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c6be:	60fb      	str	r3, [r7, #12]
 800c6c0:	e007      	b.n	800c6d2 <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	091b      	lsrs	r3, r3, #4
 800c6c6:	f003 030f 	and.w	r3, r3, #15
 800c6ca:	4a11      	ldr	r2, [pc, #68]	@ (800c710 <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800c6cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c6d0:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800c6d2:	f7ff f9a7 	bl	800ba24 <LL_RCC_GetAHB4Prescaler>
 800c6d6:	4603      	mov	r3, r0
 800c6d8:	091b      	lsrs	r3, r3, #4
 800c6da:	f003 030f 	and.w	r3, r3, #15
 800c6de:	4a0d      	ldr	r2, [pc, #52]	@ (800c714 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800c6e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c6e4:	68fa      	ldr	r2, [r7, #12]
 800c6e6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c6ea:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800c6ec:	68bb      	ldr	r3, [r7, #8]
 800c6ee:	4a0a      	ldr	r2, [pc, #40]	@ (800c718 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800c6f0:	fba2 2303 	umull	r2, r3, r2, r3
 800c6f4:	0c9c      	lsrs	r4, r3, #18
 800c6f6:	f7fe fb2f 	bl	800ad58 <HAL_PWREx_GetVoltageRange>
 800c6fa:	4603      	mov	r3, r0
 800c6fc:	4619      	mov	r1, r3
 800c6fe:	4620      	mov	r0, r4
 800c700:	f000 f80c 	bl	800c71c <RCC_SetFlashLatency>
 800c704:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800c706:	4618      	mov	r0, r3
 800c708:	3714      	adds	r7, #20
 800c70a:	46bd      	mov	sp, r7
 800c70c:	bd90      	pop	{r4, r7, pc}
 800c70e:	bf00      	nop
 800c710:	0801c2cc 	.word	0x0801c2cc
 800c714:	0801c26c 	.word	0x0801c26c
 800c718:	431bde83 	.word	0x431bde83

0800c71c <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800c71c:	b590      	push	{r4, r7, lr}
 800c71e:	b093      	sub	sp, #76	@ 0x4c
 800c720:	af00      	add	r7, sp, #0
 800c722:	6078      	str	r0, [r7, #4]
 800c724:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800c726:	4b37      	ldr	r3, [pc, #220]	@ (800c804 <RCC_SetFlashLatency+0xe8>)
 800c728:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800c72c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c72e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800c732:	4a35      	ldr	r2, [pc, #212]	@ (800c808 <RCC_SetFlashLatency+0xec>)
 800c734:	f107 031c 	add.w	r3, r7, #28
 800c738:	ca07      	ldmia	r2, {r0, r1, r2}
 800c73a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800c73e:	4b33      	ldr	r3, [pc, #204]	@ (800c80c <RCC_SetFlashLatency+0xf0>)
 800c740:	f107 040c 	add.w	r4, r7, #12
 800c744:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c746:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800c74a:	2300      	movs	r3, #0
 800c74c:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800c74e:	683b      	ldr	r3, [r7, #0]
 800c750:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c754:	d11a      	bne.n	800c78c <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800c756:	2300      	movs	r3, #0
 800c758:	643b      	str	r3, [r7, #64]	@ 0x40
 800c75a:	e013      	b.n	800c784 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800c75c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c75e:	009b      	lsls	r3, r3, #2
 800c760:	3348      	adds	r3, #72	@ 0x48
 800c762:	443b      	add	r3, r7
 800c764:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800c768:	687a      	ldr	r2, [r7, #4]
 800c76a:	429a      	cmp	r2, r3
 800c76c:	d807      	bhi.n	800c77e <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800c76e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c770:	009b      	lsls	r3, r3, #2
 800c772:	3348      	adds	r3, #72	@ 0x48
 800c774:	443b      	add	r3, r7
 800c776:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800c77a:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800c77c:	e020      	b.n	800c7c0 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800c77e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c780:	3301      	adds	r3, #1
 800c782:	643b      	str	r3, [r7, #64]	@ 0x40
 800c784:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c786:	2b03      	cmp	r3, #3
 800c788:	d9e8      	bls.n	800c75c <RCC_SetFlashLatency+0x40>
 800c78a:	e019      	b.n	800c7c0 <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800c78c:	2300      	movs	r3, #0
 800c78e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c790:	e013      	b.n	800c7ba <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800c792:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c794:	009b      	lsls	r3, r3, #2
 800c796:	3348      	adds	r3, #72	@ 0x48
 800c798:	443b      	add	r3, r7
 800c79a:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800c79e:	687a      	ldr	r2, [r7, #4]
 800c7a0:	429a      	cmp	r2, r3
 800c7a2:	d807      	bhi.n	800c7b4 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800c7a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7a6:	009b      	lsls	r3, r3, #2
 800c7a8:	3348      	adds	r3, #72	@ 0x48
 800c7aa:	443b      	add	r3, r7
 800c7ac:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800c7b0:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800c7b2:	e005      	b.n	800c7c0 <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800c7b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7b6:	3301      	adds	r3, #1
 800c7b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800c7ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c7bc:	2b02      	cmp	r3, #2
 800c7be:	d9e8      	bls.n	800c792 <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800c7c0:	4b13      	ldr	r3, [pc, #76]	@ (800c810 <RCC_SetFlashLatency+0xf4>)
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	f023 0207 	bic.w	r2, r3, #7
 800c7c8:	4911      	ldr	r1, [pc, #68]	@ (800c810 <RCC_SetFlashLatency+0xf4>)
 800c7ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c7cc:	4313      	orrs	r3, r2
 800c7ce:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800c7d0:	f7fd fb00 	bl	8009dd4 <HAL_GetTick>
 800c7d4:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800c7d6:	e008      	b.n	800c7ea <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800c7d8:	f7fd fafc 	bl	8009dd4 <HAL_GetTick>
 800c7dc:	4602      	mov	r2, r0
 800c7de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7e0:	1ad3      	subs	r3, r2, r3
 800c7e2:	2b02      	cmp	r3, #2
 800c7e4:	d901      	bls.n	800c7ea <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800c7e6:	2303      	movs	r3, #3
 800c7e8:	e007      	b.n	800c7fa <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800c7ea:	4b09      	ldr	r3, [pc, #36]	@ (800c810 <RCC_SetFlashLatency+0xf4>)
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	f003 0307 	and.w	r3, r3, #7
 800c7f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c7f4:	429a      	cmp	r2, r3
 800c7f6:	d1ef      	bne.n	800c7d8 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800c7f8:	2300      	movs	r3, #0
}
 800c7fa:	4618      	mov	r0, r3
 800c7fc:	374c      	adds	r7, #76	@ 0x4c
 800c7fe:	46bd      	mov	sp, r7
 800c800:	bd90      	pop	{r4, r7, pc}
 800c802:	bf00      	nop
 800c804:	08017330 	.word	0x08017330
 800c808:	08017340 	.word	0x08017340
 800c80c:	0801734c 	.word	0x0801734c
 800c810:	58004000 	.word	0x58004000

0800c814 <LL_RCC_LSE_IsEnabled>:
{
 800c814:	b480      	push	{r7}
 800c816:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800c818:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c81c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c820:	f003 0301 	and.w	r3, r3, #1
 800c824:	2b01      	cmp	r3, #1
 800c826:	d101      	bne.n	800c82c <LL_RCC_LSE_IsEnabled+0x18>
 800c828:	2301      	movs	r3, #1
 800c82a:	e000      	b.n	800c82e <LL_RCC_LSE_IsEnabled+0x1a>
 800c82c:	2300      	movs	r3, #0
}
 800c82e:	4618      	mov	r0, r3
 800c830:	46bd      	mov	sp, r7
 800c832:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c836:	4770      	bx	lr

0800c838 <LL_RCC_LSE_IsReady>:
{
 800c838:	b480      	push	{r7}
 800c83a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800c83c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c840:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c844:	f003 0302 	and.w	r3, r3, #2
 800c848:	2b02      	cmp	r3, #2
 800c84a:	d101      	bne.n	800c850 <LL_RCC_LSE_IsReady+0x18>
 800c84c:	2301      	movs	r3, #1
 800c84e:	e000      	b.n	800c852 <LL_RCC_LSE_IsReady+0x1a>
 800c850:	2300      	movs	r3, #0
}
 800c852:	4618      	mov	r0, r3
 800c854:	46bd      	mov	sp, r7
 800c856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c85a:	4770      	bx	lr

0800c85c <LL_RCC_SetRFWKPClockSource>:
{
 800c85c:	b480      	push	{r7}
 800c85e:	b083      	sub	sp, #12
 800c860:	af00      	add	r7, sp, #0
 800c862:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800c864:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c868:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800c86c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800c870:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	4313      	orrs	r3, r2
 800c878:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800c87c:	bf00      	nop
 800c87e:	370c      	adds	r7, #12
 800c880:	46bd      	mov	sp, r7
 800c882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c886:	4770      	bx	lr

0800c888 <LL_RCC_SetSMPSClockSource>:
{
 800c888:	b480      	push	{r7}
 800c88a:	b083      	sub	sp, #12
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800c890:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c894:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c896:	f023 0203 	bic.w	r2, r3, #3
 800c89a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	4313      	orrs	r3, r2
 800c8a2:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800c8a4:	bf00      	nop
 800c8a6:	370c      	adds	r7, #12
 800c8a8:	46bd      	mov	sp, r7
 800c8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8ae:	4770      	bx	lr

0800c8b0 <LL_RCC_SetSMPSPrescaler>:
{
 800c8b0:	b480      	push	{r7}
 800c8b2:	b083      	sub	sp, #12
 800c8b4:	af00      	add	r7, sp, #0
 800c8b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800c8b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c8bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c8be:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800c8c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	4313      	orrs	r3, r2
 800c8ca:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800c8cc:	bf00      	nop
 800c8ce:	370c      	adds	r7, #12
 800c8d0:	46bd      	mov	sp, r7
 800c8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d6:	4770      	bx	lr

0800c8d8 <LL_RCC_SetUSARTClockSource>:
{
 800c8d8:	b480      	push	{r7}
 800c8da:	b083      	sub	sp, #12
 800c8dc:	af00      	add	r7, sp, #0
 800c8de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800c8e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c8e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c8e8:	f023 0203 	bic.w	r2, r3, #3
 800c8ec:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	4313      	orrs	r3, r2
 800c8f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800c8f8:	bf00      	nop
 800c8fa:	370c      	adds	r7, #12
 800c8fc:	46bd      	mov	sp, r7
 800c8fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c902:	4770      	bx	lr

0800c904 <LL_RCC_SetLPUARTClockSource>:
{
 800c904:	b480      	push	{r7}
 800c906:	b083      	sub	sp, #12
 800c908:	af00      	add	r7, sp, #0
 800c90a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800c90c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c910:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c914:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800c918:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	4313      	orrs	r3, r2
 800c920:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800c924:	bf00      	nop
 800c926:	370c      	adds	r7, #12
 800c928:	46bd      	mov	sp, r7
 800c92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c92e:	4770      	bx	lr

0800c930 <LL_RCC_SetI2CClockSource>:
{
 800c930:	b480      	push	{r7}
 800c932:	b083      	sub	sp, #12
 800c934:	af00      	add	r7, sp, #0
 800c936:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800c938:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c93c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	091b      	lsrs	r3, r3, #4
 800c944:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800c948:	43db      	mvns	r3, r3
 800c94a:	401a      	ands	r2, r3
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	011b      	lsls	r3, r3, #4
 800c950:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800c954:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c958:	4313      	orrs	r3, r2
 800c95a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800c95e:	bf00      	nop
 800c960:	370c      	adds	r7, #12
 800c962:	46bd      	mov	sp, r7
 800c964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c968:	4770      	bx	lr

0800c96a <LL_RCC_SetLPTIMClockSource>:
{
 800c96a:	b480      	push	{r7}
 800c96c:	b083      	sub	sp, #12
 800c96e:	af00      	add	r7, sp, #0
 800c970:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800c972:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c976:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	0c1b      	lsrs	r3, r3, #16
 800c97e:	041b      	lsls	r3, r3, #16
 800c980:	43db      	mvns	r3, r3
 800c982:	401a      	ands	r2, r3
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	041b      	lsls	r3, r3, #16
 800c988:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c98c:	4313      	orrs	r3, r2
 800c98e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800c992:	bf00      	nop
 800c994:	370c      	adds	r7, #12
 800c996:	46bd      	mov	sp, r7
 800c998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c99c:	4770      	bx	lr

0800c99e <LL_RCC_SetSAIClockSource>:
{
 800c99e:	b480      	push	{r7}
 800c9a0:	b083      	sub	sp, #12
 800c9a2:	af00      	add	r7, sp, #0
 800c9a4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800c9a6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c9aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c9ae:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800c9b2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	4313      	orrs	r3, r2
 800c9ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800c9be:	bf00      	nop
 800c9c0:	370c      	adds	r7, #12
 800c9c2:	46bd      	mov	sp, r7
 800c9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c8:	4770      	bx	lr

0800c9ca <LL_RCC_SetRNGClockSource>:
{
 800c9ca:	b480      	push	{r7}
 800c9cc:	b083      	sub	sp, #12
 800c9ce:	af00      	add	r7, sp, #0
 800c9d0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800c9d2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800c9d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c9da:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800c9de:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	4313      	orrs	r3, r2
 800c9e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800c9ea:	bf00      	nop
 800c9ec:	370c      	adds	r7, #12
 800c9ee:	46bd      	mov	sp, r7
 800c9f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f4:	4770      	bx	lr

0800c9f6 <LL_RCC_SetCLK48ClockSource>:
{
 800c9f6:	b480      	push	{r7}
 800c9f8:	b083      	sub	sp, #12
 800c9fa:	af00      	add	r7, sp, #0
 800c9fc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800c9fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ca02:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca06:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800ca0a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	4313      	orrs	r3, r2
 800ca12:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ca16:	bf00      	nop
 800ca18:	370c      	adds	r7, #12
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca20:	4770      	bx	lr

0800ca22 <LL_RCC_SetUSBClockSource>:
{
 800ca22:	b580      	push	{r7, lr}
 800ca24:	b082      	sub	sp, #8
 800ca26:	af00      	add	r7, sp, #0
 800ca28:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800ca2a:	6878      	ldr	r0, [r7, #4]
 800ca2c:	f7ff ffe3 	bl	800c9f6 <LL_RCC_SetCLK48ClockSource>
}
 800ca30:	bf00      	nop
 800ca32:	3708      	adds	r7, #8
 800ca34:	46bd      	mov	sp, r7
 800ca36:	bd80      	pop	{r7, pc}

0800ca38 <LL_RCC_SetADCClockSource>:
{
 800ca38:	b480      	push	{r7}
 800ca3a:	b083      	sub	sp, #12
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800ca40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ca44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ca48:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800ca4c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	4313      	orrs	r3, r2
 800ca54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ca58:	bf00      	nop
 800ca5a:	370c      	adds	r7, #12
 800ca5c:	46bd      	mov	sp, r7
 800ca5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca62:	4770      	bx	lr

0800ca64 <LL_RCC_SetRTCClockSource>:
{
 800ca64:	b480      	push	{r7}
 800ca66:	b083      	sub	sp, #12
 800ca68:	af00      	add	r7, sp, #0
 800ca6a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800ca6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ca70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca74:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ca78:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	4313      	orrs	r3, r2
 800ca80:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800ca84:	bf00      	nop
 800ca86:	370c      	adds	r7, #12
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca8e:	4770      	bx	lr

0800ca90 <LL_RCC_GetRTCClockSource>:
{
 800ca90:	b480      	push	{r7}
 800ca92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800ca94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ca98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ca9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800caa0:	4618      	mov	r0, r3
 800caa2:	46bd      	mov	sp, r7
 800caa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caa8:	4770      	bx	lr

0800caaa <LL_RCC_ForceBackupDomainReset>:
{
 800caaa:	b480      	push	{r7}
 800caac:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800caae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cab6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800caba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cabe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800cac2:	bf00      	nop
 800cac4:	46bd      	mov	sp, r7
 800cac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caca:	4770      	bx	lr

0800cacc <LL_RCC_ReleaseBackupDomainReset>:
{
 800cacc:	b480      	push	{r7}
 800cace:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800cad0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cad4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cad8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800cadc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800cae0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800cae4:	bf00      	nop
 800cae6:	46bd      	mov	sp, r7
 800cae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800caec:	4770      	bx	lr

0800caee <LL_RCC_PLLSAI1_Enable>:
{
 800caee:	b480      	push	{r7}
 800caf0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800caf2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800cafc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800cb00:	6013      	str	r3, [r2, #0]
}
 800cb02:	bf00      	nop
 800cb04:	46bd      	mov	sp, r7
 800cb06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb0a:	4770      	bx	lr

0800cb0c <LL_RCC_PLLSAI1_Disable>:
{
 800cb0c:	b480      	push	{r7}
 800cb0e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800cb10:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800cb1a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cb1e:	6013      	str	r3, [r2, #0]
}
 800cb20:	bf00      	nop
 800cb22:	46bd      	mov	sp, r7
 800cb24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb28:	4770      	bx	lr

0800cb2a <LL_RCC_PLLSAI1_IsReady>:
{
 800cb2a:	b480      	push	{r7}
 800cb2c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800cb2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800cb38:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cb3c:	d101      	bne.n	800cb42 <LL_RCC_PLLSAI1_IsReady+0x18>
 800cb3e:	2301      	movs	r3, #1
 800cb40:	e000      	b.n	800cb44 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800cb42:	2300      	movs	r3, #0
}
 800cb44:	4618      	mov	r0, r3
 800cb46:	46bd      	mov	sp, r7
 800cb48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb4c:	4770      	bx	lr

0800cb4e <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800cb4e:	b580      	push	{r7, lr}
 800cb50:	b088      	sub	sp, #32
 800cb52:	af00      	add	r7, sp, #0
 800cb54:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800cb56:	2300      	movs	r3, #0
 800cb58:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800cb5a:	2300      	movs	r3, #0
 800cb5c:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cb66:	2b00      	cmp	r3, #0
 800cb68:	d034      	beq.n	800cbd4 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb6e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800cb72:	d021      	beq.n	800cbb8 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800cb74:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800cb78:	d81b      	bhi.n	800cbb2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800cb7a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cb7e:	d01d      	beq.n	800cbbc <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800cb80:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800cb84:	d815      	bhi.n	800cbb2 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800cb86:	2b00      	cmp	r3, #0
 800cb88:	d00b      	beq.n	800cba2 <HAL_RCCEx_PeriphCLKConfig+0x54>
 800cb8a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800cb8e:	d110      	bne.n	800cbb2 <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800cb90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cb94:	68db      	ldr	r3, [r3, #12]
 800cb96:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800cb9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cb9e:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800cba0:	e00d      	b.n	800cbbe <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	3304      	adds	r3, #4
 800cba6:	4618      	mov	r0, r3
 800cba8:	f000 f947 	bl	800ce3a <RCCEx_PLLSAI1_ConfigNP>
 800cbac:	4603      	mov	r3, r0
 800cbae:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800cbb0:	e005      	b.n	800cbbe <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800cbb2:	2301      	movs	r3, #1
 800cbb4:	77fb      	strb	r3, [r7, #31]
        break;
 800cbb6:	e002      	b.n	800cbbe <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800cbb8:	bf00      	nop
 800cbba:	e000      	b.n	800cbbe <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800cbbc:	bf00      	nop
    }

    if (ret == HAL_OK)
 800cbbe:	7ffb      	ldrb	r3, [r7, #31]
 800cbc0:	2b00      	cmp	r3, #0
 800cbc2:	d105      	bne.n	800cbd0 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800cbc4:	687b      	ldr	r3, [r7, #4]
 800cbc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cbc8:	4618      	mov	r0, r3
 800cbca:	f7ff fee8 	bl	800c99e <LL_RCC_SetSAIClockSource>
 800cbce:	e001      	b.n	800cbd4 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cbd0:	7ffb      	ldrb	r3, [r7, #31]
 800cbd2:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	681b      	ldr	r3, [r3, #0]
 800cbd8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800cbdc:	2b00      	cmp	r3, #0
 800cbde:	d046      	beq.n	800cc6e <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800cbe0:	f7ff ff56 	bl	800ca90 <LL_RCC_GetRTCClockSource>
 800cbe4:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbea:	69ba      	ldr	r2, [r7, #24]
 800cbec:	429a      	cmp	r2, r3
 800cbee:	d03c      	beq.n	800cc6a <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800cbf0:	f7fe f8a2 	bl	800ad38 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800cbf4:	69bb      	ldr	r3, [r7, #24]
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d105      	bne.n	800cc06 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cbfe:	4618      	mov	r0, r3
 800cc00:	f7ff ff30 	bl	800ca64 <LL_RCC_SetRTCClockSource>
 800cc04:	e02e      	b.n	800cc64 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800cc06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cc0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cc0e:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800cc10:	f7ff ff4b 	bl	800caaa <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800cc14:	f7ff ff5a 	bl	800cacc <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800cc18:	697b      	ldr	r3, [r7, #20]
 800cc1a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800cc22:	4313      	orrs	r3, r2
 800cc24:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800cc26:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800cc2a:	697b      	ldr	r3, [r7, #20]
 800cc2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800cc30:	f7ff fdf0 	bl	800c814 <LL_RCC_LSE_IsEnabled>
 800cc34:	4603      	mov	r3, r0
 800cc36:	2b01      	cmp	r3, #1
 800cc38:	d114      	bne.n	800cc64 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800cc3a:	f7fd f8cb 	bl	8009dd4 <HAL_GetTick>
 800cc3e:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800cc40:	e00b      	b.n	800cc5a <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800cc42:	f7fd f8c7 	bl	8009dd4 <HAL_GetTick>
 800cc46:	4602      	mov	r2, r0
 800cc48:	693b      	ldr	r3, [r7, #16]
 800cc4a:	1ad3      	subs	r3, r2, r3
 800cc4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800cc50:	4293      	cmp	r3, r2
 800cc52:	d902      	bls.n	800cc5a <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800cc54:	2303      	movs	r3, #3
 800cc56:	77fb      	strb	r3, [r7, #31]
              break;
 800cc58:	e004      	b.n	800cc64 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800cc5a:	f7ff fded 	bl	800c838 <LL_RCC_LSE_IsReady>
 800cc5e:	4603      	mov	r3, r0
 800cc60:	2b01      	cmp	r3, #1
 800cc62:	d1ee      	bne.n	800cc42 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800cc64:	7ffb      	ldrb	r3, [r7, #31]
 800cc66:	77bb      	strb	r3, [r7, #30]
 800cc68:	e001      	b.n	800cc6e <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800cc6a:	7ffb      	ldrb	r3, [r7, #31]
 800cc6c:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	681b      	ldr	r3, [r3, #0]
 800cc72:	f003 0301 	and.w	r3, r3, #1
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d004      	beq.n	800cc84 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	699b      	ldr	r3, [r3, #24]
 800cc7e:	4618      	mov	r0, r3
 800cc80:	f7ff fe2a 	bl	800c8d8 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	f003 0302 	and.w	r3, r3, #2
 800cc8c:	2b00      	cmp	r3, #0
 800cc8e:	d004      	beq.n	800cc9a <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	69db      	ldr	r3, [r3, #28]
 800cc94:	4618      	mov	r0, r3
 800cc96:	f7ff fe35 	bl	800c904 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800cc9a:	687b      	ldr	r3, [r7, #4]
 800cc9c:	681b      	ldr	r3, [r3, #0]
 800cc9e:	f003 0310 	and.w	r3, r3, #16
 800cca2:	2b00      	cmp	r3, #0
 800cca4:	d004      	beq.n	800ccb0 <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800cca6:	687b      	ldr	r3, [r7, #4]
 800cca8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ccaa:	4618      	mov	r0, r3
 800ccac:	f7ff fe5d 	bl	800c96a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	681b      	ldr	r3, [r3, #0]
 800ccb4:	f003 0320 	and.w	r3, r3, #32
 800ccb8:	2b00      	cmp	r3, #0
 800ccba:	d004      	beq.n	800ccc6 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccc0:	4618      	mov	r0, r3
 800ccc2:	f7ff fe52 	bl	800c96a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	681b      	ldr	r3, [r3, #0]
 800ccca:	f003 0304 	and.w	r3, r3, #4
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d004      	beq.n	800ccdc <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	6a1b      	ldr	r3, [r3, #32]
 800ccd6:	4618      	mov	r0, r3
 800ccd8:	f7ff fe2a 	bl	800c930 <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	f003 0308 	and.w	r3, r3, #8
 800cce4:	2b00      	cmp	r3, #0
 800cce6:	d004      	beq.n	800ccf2 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ccec:	4618      	mov	r0, r3
 800ccee:	f7ff fe1f 	bl	800c930 <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	681b      	ldr	r3, [r3, #0]
 800ccf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ccfa:	2b00      	cmp	r3, #0
 800ccfc:	d022      	beq.n	800cd44 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd02:	4618      	mov	r0, r3
 800cd04:	f7ff fe8d 	bl	800ca22 <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd0c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800cd10:	d107      	bne.n	800cd22 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800cd12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cd16:	68db      	ldr	r3, [r3, #12]
 800cd18:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800cd1c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800cd20:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cd26:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800cd2a:	d10b      	bne.n	800cd44 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800cd2c:	687b      	ldr	r3, [r7, #4]
 800cd2e:	3304      	adds	r3, #4
 800cd30:	4618      	mov	r0, r3
 800cd32:	f000 f8dd 	bl	800cef0 <RCCEx_PLLSAI1_ConfigNQ>
 800cd36:	4603      	mov	r3, r0
 800cd38:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800cd3a:	7ffb      	ldrb	r3, [r7, #31]
 800cd3c:	2b00      	cmp	r3, #0
 800cd3e:	d001      	beq.n	800cd44 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800cd40:	7ffb      	ldrb	r3, [r7, #31]
 800cd42:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d02b      	beq.n	800cda8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800cd50:	687b      	ldr	r3, [r7, #4]
 800cd52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cd54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd58:	d008      	beq.n	800cd6c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cd5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cd62:	d003      	beq.n	800cd6c <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d105      	bne.n	800cd78 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cd70:	4618      	mov	r0, r3
 800cd72:	f7ff fe2a 	bl	800c9ca <LL_RCC_SetRNGClockSource>
 800cd76:	e00a      	b.n	800cd8e <HAL_RCCEx_PeriphCLKConfig+0x240>
 800cd78:	687b      	ldr	r3, [r7, #4]
 800cd7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cd7c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cd80:	60fb      	str	r3, [r7, #12]
 800cd82:	2000      	movs	r0, #0
 800cd84:	f7ff fe21 	bl	800c9ca <LL_RCC_SetRNGClockSource>
 800cd88:	68f8      	ldr	r0, [r7, #12]
 800cd8a:	f7ff fe34 	bl	800c9f6 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800cd8e:	687b      	ldr	r3, [r7, #4]
 800cd90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cd92:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800cd96:	d107      	bne.n	800cda8 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800cd98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cd9c:	68db      	ldr	r3, [r3, #12]
 800cd9e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800cda2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800cda6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	681b      	ldr	r3, [r3, #0]
 800cdac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cdb0:	2b00      	cmp	r3, #0
 800cdb2:	d022      	beq.n	800cdfa <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cdb8:	4618      	mov	r0, r3
 800cdba:	f7ff fe3d 	bl	800ca38 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cdc2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800cdc6:	d107      	bne.n	800cdd8 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800cdc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cdcc:	68db      	ldr	r3, [r3, #12]
 800cdce:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800cdd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cdd6:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800cdd8:	687b      	ldr	r3, [r7, #4]
 800cdda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cddc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cde0:	d10b      	bne.n	800cdfa <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	3304      	adds	r3, #4
 800cde6:	4618      	mov	r0, r3
 800cde8:	f000 f8dd 	bl	800cfa6 <RCCEx_PLLSAI1_ConfigNR>
 800cdec:	4603      	mov	r3, r0
 800cdee:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800cdf0:	7ffb      	ldrb	r3, [r7, #31]
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d001      	beq.n	800cdfa <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800cdf6:	7ffb      	ldrb	r3, [r7, #31]
 800cdf8:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800cdfa:	687b      	ldr	r3, [r7, #4]
 800cdfc:	681b      	ldr	r3, [r3, #0]
 800cdfe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	d004      	beq.n	800ce10 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce0a:	4618      	mov	r0, r3
 800ce0c:	f7ff fd26 	bl	800c85c <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	681b      	ldr	r3, [r3, #0]
 800ce14:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d009      	beq.n	800ce30 <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ce20:	4618      	mov	r0, r3
 800ce22:	f7ff fd45 	bl	800c8b0 <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ce2a:	4618      	mov	r0, r3
 800ce2c:	f7ff fd2c 	bl	800c888 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800ce30:	7fbb      	ldrb	r3, [r7, #30]
}
 800ce32:	4618      	mov	r0, r3
 800ce34:	3720      	adds	r7, #32
 800ce36:	46bd      	mov	sp, r7
 800ce38:	bd80      	pop	{r7, pc}

0800ce3a <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800ce3a:	b580      	push	{r7, lr}
 800ce3c:	b084      	sub	sp, #16
 800ce3e:	af00      	add	r7, sp, #0
 800ce40:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800ce42:	2300      	movs	r3, #0
 800ce44:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800ce46:	f7ff fe61 	bl	800cb0c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800ce4a:	f7fc ffc3 	bl	8009dd4 <HAL_GetTick>
 800ce4e:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800ce50:	e009      	b.n	800ce66 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ce52:	f7fc ffbf 	bl	8009dd4 <HAL_GetTick>
 800ce56:	4602      	mov	r2, r0
 800ce58:	68bb      	ldr	r3, [r7, #8]
 800ce5a:	1ad3      	subs	r3, r2, r3
 800ce5c:	2b02      	cmp	r3, #2
 800ce5e:	d902      	bls.n	800ce66 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800ce60:	2303      	movs	r3, #3
 800ce62:	73fb      	strb	r3, [r7, #15]
      break;
 800ce64:	e004      	b.n	800ce70 <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800ce66:	f7ff fe60 	bl	800cb2a <LL_RCC_PLLSAI1_IsReady>
 800ce6a:	4603      	mov	r3, r0
 800ce6c:	2b00      	cmp	r3, #0
 800ce6e:	d1f0      	bne.n	800ce52 <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800ce70:	7bfb      	ldrb	r3, [r7, #15]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	d137      	bne.n	800cee6 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800ce76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ce7a:	691b      	ldr	r3, [r3, #16]
 800ce7c:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	681b      	ldr	r3, [r3, #0]
 800ce84:	021b      	lsls	r3, r3, #8
 800ce86:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ce8a:	4313      	orrs	r3, r2
 800ce8c:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800ce8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ce92:	691b      	ldr	r3, [r3, #16]
 800ce94:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	685b      	ldr	r3, [r3, #4]
 800ce9c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cea0:	4313      	orrs	r3, r2
 800cea2:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800cea4:	f7ff fe23 	bl	800caee <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cea8:	f7fc ff94 	bl	8009dd4 <HAL_GetTick>
 800ceac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800ceae:	e009      	b.n	800cec4 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800ceb0:	f7fc ff90 	bl	8009dd4 <HAL_GetTick>
 800ceb4:	4602      	mov	r2, r0
 800ceb6:	68bb      	ldr	r3, [r7, #8]
 800ceb8:	1ad3      	subs	r3, r2, r3
 800ceba:	2b02      	cmp	r3, #2
 800cebc:	d902      	bls.n	800cec4 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800cebe:	2303      	movs	r3, #3
 800cec0:	73fb      	strb	r3, [r7, #15]
        break;
 800cec2:	e004      	b.n	800cece <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800cec4:	f7ff fe31 	bl	800cb2a <LL_RCC_PLLSAI1_IsReady>
 800cec8:	4603      	mov	r3, r0
 800ceca:	2b01      	cmp	r3, #1
 800cecc:	d1f0      	bne.n	800ceb0 <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800cece:	7bfb      	ldrb	r3, [r7, #15]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d108      	bne.n	800cee6 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800ced4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ced8:	691a      	ldr	r2, [r3, #16]
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	691b      	ldr	r3, [r3, #16]
 800cede:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cee2:	4313      	orrs	r3, r2
 800cee4:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800cee6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cee8:	4618      	mov	r0, r3
 800ceea:	3710      	adds	r7, #16
 800ceec:	46bd      	mov	sp, r7
 800ceee:	bd80      	pop	{r7, pc}

0800cef0 <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800cef0:	b580      	push	{r7, lr}
 800cef2:	b084      	sub	sp, #16
 800cef4:	af00      	add	r7, sp, #0
 800cef6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cef8:	2300      	movs	r3, #0
 800cefa:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800cefc:	f7ff fe06 	bl	800cb0c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800cf00:	f7fc ff68 	bl	8009dd4 <HAL_GetTick>
 800cf04:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800cf06:	e009      	b.n	800cf1c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800cf08:	f7fc ff64 	bl	8009dd4 <HAL_GetTick>
 800cf0c:	4602      	mov	r2, r0
 800cf0e:	68bb      	ldr	r3, [r7, #8]
 800cf10:	1ad3      	subs	r3, r2, r3
 800cf12:	2b02      	cmp	r3, #2
 800cf14:	d902      	bls.n	800cf1c <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800cf16:	2303      	movs	r3, #3
 800cf18:	73fb      	strb	r3, [r7, #15]
      break;
 800cf1a:	e004      	b.n	800cf26 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800cf1c:	f7ff fe05 	bl	800cb2a <LL_RCC_PLLSAI1_IsReady>
 800cf20:	4603      	mov	r3, r0
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d1f0      	bne.n	800cf08 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800cf26:	7bfb      	ldrb	r3, [r7, #15]
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d137      	bne.n	800cf9c <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800cf2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cf30:	691b      	ldr	r3, [r3, #16]
 800cf32:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	681b      	ldr	r3, [r3, #0]
 800cf3a:	021b      	lsls	r3, r3, #8
 800cf3c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cf40:	4313      	orrs	r3, r2
 800cf42:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800cf44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cf48:	691b      	ldr	r3, [r3, #16]
 800cf4a:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	689b      	ldr	r3, [r3, #8]
 800cf52:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cf56:	4313      	orrs	r3, r2
 800cf58:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800cf5a:	f7ff fdc8 	bl	800caee <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cf5e:	f7fc ff39 	bl	8009dd4 <HAL_GetTick>
 800cf62:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800cf64:	e009      	b.n	800cf7a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800cf66:	f7fc ff35 	bl	8009dd4 <HAL_GetTick>
 800cf6a:	4602      	mov	r2, r0
 800cf6c:	68bb      	ldr	r3, [r7, #8]
 800cf6e:	1ad3      	subs	r3, r2, r3
 800cf70:	2b02      	cmp	r3, #2
 800cf72:	d902      	bls.n	800cf7a <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800cf74:	2303      	movs	r3, #3
 800cf76:	73fb      	strb	r3, [r7, #15]
        break;
 800cf78:	e004      	b.n	800cf84 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800cf7a:	f7ff fdd6 	bl	800cb2a <LL_RCC_PLLSAI1_IsReady>
 800cf7e:	4603      	mov	r3, r0
 800cf80:	2b01      	cmp	r3, #1
 800cf82:	d1f0      	bne.n	800cf66 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800cf84:	7bfb      	ldrb	r3, [r7, #15]
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d108      	bne.n	800cf9c <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800cf8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cf8e:	691a      	ldr	r2, [r3, #16]
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	691b      	ldr	r3, [r3, #16]
 800cf94:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cf98:	4313      	orrs	r3, r2
 800cf9a:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800cf9c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf9e:	4618      	mov	r0, r3
 800cfa0:	3710      	adds	r7, #16
 800cfa2:	46bd      	mov	sp, r7
 800cfa4:	bd80      	pop	{r7, pc}

0800cfa6 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800cfa6:	b580      	push	{r7, lr}
 800cfa8:	b084      	sub	sp, #16
 800cfaa:	af00      	add	r7, sp, #0
 800cfac:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800cfae:	2300      	movs	r3, #0
 800cfb0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800cfb2:	f7ff fdab 	bl	800cb0c <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800cfb6:	f7fc ff0d 	bl	8009dd4 <HAL_GetTick>
 800cfba:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800cfbc:	e009      	b.n	800cfd2 <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800cfbe:	f7fc ff09 	bl	8009dd4 <HAL_GetTick>
 800cfc2:	4602      	mov	r2, r0
 800cfc4:	68bb      	ldr	r3, [r7, #8]
 800cfc6:	1ad3      	subs	r3, r2, r3
 800cfc8:	2b02      	cmp	r3, #2
 800cfca:	d902      	bls.n	800cfd2 <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800cfcc:	2303      	movs	r3, #3
 800cfce:	73fb      	strb	r3, [r7, #15]
      break;
 800cfd0:	e004      	b.n	800cfdc <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800cfd2:	f7ff fdaa 	bl	800cb2a <LL_RCC_PLLSAI1_IsReady>
 800cfd6:	4603      	mov	r3, r0
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d1f0      	bne.n	800cfbe <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800cfdc:	7bfb      	ldrb	r3, [r7, #15]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d137      	bne.n	800d052 <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800cfe2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cfe6:	691b      	ldr	r3, [r3, #16]
 800cfe8:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	681b      	ldr	r3, [r3, #0]
 800cff0:	021b      	lsls	r3, r3, #8
 800cff2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800cff6:	4313      	orrs	r3, r2
 800cff8:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800cffa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800cffe:	691b      	ldr	r3, [r3, #16]
 800d000:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	68db      	ldr	r3, [r3, #12]
 800d008:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d00c:	4313      	orrs	r3, r2
 800d00e:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800d010:	f7ff fd6d 	bl	800caee <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d014:	f7fc fede 	bl	8009dd4 <HAL_GetTick>
 800d018:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d01a:	e009      	b.n	800d030 <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800d01c:	f7fc feda 	bl	8009dd4 <HAL_GetTick>
 800d020:	4602      	mov	r2, r0
 800d022:	68bb      	ldr	r3, [r7, #8]
 800d024:	1ad3      	subs	r3, r2, r3
 800d026:	2b02      	cmp	r3, #2
 800d028:	d902      	bls.n	800d030 <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800d02a:	2303      	movs	r3, #3
 800d02c:	73fb      	strb	r3, [r7, #15]
        break;
 800d02e:	e004      	b.n	800d03a <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800d030:	f7ff fd7b 	bl	800cb2a <LL_RCC_PLLSAI1_IsReady>
 800d034:	4603      	mov	r3, r0
 800d036:	2b01      	cmp	r3, #1
 800d038:	d1f0      	bne.n	800d01c <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800d03a:	7bfb      	ldrb	r3, [r7, #15]
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d108      	bne.n	800d052 <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800d040:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d044:	691a      	ldr	r2, [r3, #16]
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	691b      	ldr	r3, [r3, #16]
 800d04a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800d04e:	4313      	orrs	r3, r2
 800d050:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800d052:	7bfb      	ldrb	r3, [r7, #15]
}
 800d054:	4618      	mov	r0, r3
 800d056:	3710      	adds	r7, #16
 800d058:	46bd      	mov	sp, r7
 800d05a:	bd80      	pop	{r7, pc}

0800d05c <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800d05c:	b580      	push	{r7, lr}
 800d05e:	b084      	sub	sp, #16
 800d060:	af00      	add	r7, sp, #0
 800d062:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check the RTC peripheral state */
  if (hrtc == NULL)
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	2b00      	cmp	r3, #0
 800d068:	d101      	bne.n	800d06e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800d06a:	2301      	movs	r3, #1
 800d06c:	e09f      	b.n	800d1ae <HAL_RTC_Init+0x152>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800d074:	b2db      	uxtb	r3, r3
 800d076:	2b00      	cmp	r3, #0
 800d078:	d106      	bne.n	800d088 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	2200      	movs	r2, #0
 800d07e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800d082:	6878      	ldr	r0, [r7, #4]
 800d084:	f7f6 f878 	bl	8003178 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	2202      	movs	r2, #2
 800d08c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check if the calendar has been not initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800d090:	4b49      	ldr	r3, [pc, #292]	@ (800d1b8 <HAL_RTC_Init+0x15c>)
 800d092:	68db      	ldr	r3, [r3, #12]
 800d094:	f003 0310 	and.w	r3, r3, #16
 800d098:	2b10      	cmp	r3, #16
 800d09a:	d07e      	beq.n	800d19a <HAL_RTC_Init+0x13e>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	681b      	ldr	r3, [r3, #0]
 800d0a0:	22ca      	movs	r2, #202	@ 0xca
 800d0a2:	625a      	str	r2, [r3, #36]	@ 0x24
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	2253      	movs	r2, #83	@ 0x53
 800d0aa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800d0ac:	6878      	ldr	r0, [r7, #4]
 800d0ae:	f000 f8ab 	bl	800d208 <RTC_EnterInitMode>
 800d0b2:	4603      	mov	r3, r0
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d00a      	beq.n	800d0ce <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	22ff      	movs	r2, #255	@ 0xff
 800d0be:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	2204      	movs	r2, #4
 800d0c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

      status = HAL_ERROR;
 800d0c8:	2301      	movs	r3, #1
 800d0ca:	73fb      	strb	r3, [r7, #15]
 800d0cc:	e067      	b.n	800d19e <HAL_RTC_Init+0x142>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	681b      	ldr	r3, [r3, #0]
 800d0d2:	689b      	ldr	r3, [r3, #8]
 800d0d4:	687a      	ldr	r2, [r7, #4]
 800d0d6:	6812      	ldr	r2, [r2, #0]
 800d0d8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800d0dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d0e0:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	6899      	ldr	r1, [r3, #8]
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	685a      	ldr	r2, [r3, #4]
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	691b      	ldr	r3, [r3, #16]
 800d0f0:	431a      	orrs	r2, r3
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	699b      	ldr	r3, [r3, #24]
 800d0f6:	431a      	orrs	r2, r3
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	430a      	orrs	r2, r1
 800d0fe:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	681b      	ldr	r3, [r3, #0]
 800d104:	687a      	ldr	r2, [r7, #4]
 800d106:	68d2      	ldr	r2, [r2, #12]
 800d108:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	6919      	ldr	r1, [r3, #16]
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	689b      	ldr	r3, [r3, #8]
 800d114:	041a      	lsls	r2, r3, #16
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	681b      	ldr	r3, [r3, #0]
 800d11a:	430a      	orrs	r2, r1
 800d11c:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	68da      	ldr	r2, [r3, #12]
 800d124:	687b      	ldr	r3, [r7, #4]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d12c:	60da      	str	r2, [r3, #12]

#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 800d12e:	687b      	ldr	r3, [r7, #4]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	f022 0203 	bic.w	r2, r2, #3
 800d13c:	64da      	str	r2, [r3, #76]	@ 0x4c
#else
      hrtc->Instance->OR &= (uint32_t)~(RTC_OR_OUT_RMP);
#endif /* RTC_OR_ALARMOUTTYPE */
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	69da      	ldr	r2, [r3, #28]
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	695b      	ldr	r3, [r3, #20]
 800d14c:	431a      	orrs	r2, r3
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	430a      	orrs	r2, r1
 800d154:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if ((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	689b      	ldr	r3, [r3, #8]
 800d15c:	f003 0320 	and.w	r3, r3, #32
 800d160:	2b00      	cmp	r3, #0
 800d162:	d113      	bne.n	800d18c <HAL_RTC_Init+0x130>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800d164:	6878      	ldr	r0, [r7, #4]
 800d166:	f000 f829 	bl	800d1bc <HAL_RTC_WaitForSynchro>
 800d16a:	4603      	mov	r3, r0
 800d16c:	2b00      	cmp	r3, #0
 800d16e:	d00d      	beq.n	800d18c <HAL_RTC_Init+0x130>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	22ff      	movs	r2, #255	@ 0xff
 800d176:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	2204      	movs	r2, #4
 800d17c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	2200      	movs	r2, #0
 800d184:	f883 2020 	strb.w	r2, [r3, #32]

          return HAL_ERROR;
 800d188:	2301      	movs	r3, #1
 800d18a:	e010      	b.n	800d1ae <HAL_RTC_Init+0x152>
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d18c:	687b      	ldr	r3, [r7, #4]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	22ff      	movs	r2, #255	@ 0xff
 800d192:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      status = HAL_OK;
 800d194:	2300      	movs	r3, #0
 800d196:	73fb      	strb	r3, [r7, #15]
 800d198:	e001      	b.n	800d19e <HAL_RTC_Init+0x142>
  }
  else
  {
    /* Calendar is already initialized */
    /* Set flag to OK */
    status = HAL_OK;
 800d19a:	2300      	movs	r3, #0
 800d19c:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800d19e:	7bfb      	ldrb	r3, [r7, #15]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d103      	bne.n	800d1ac <HAL_RTC_Init+0x150>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	2201      	movs	r2, #1
 800d1a8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 800d1ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1ae:	4618      	mov	r0, r3
 800d1b0:	3710      	adds	r7, #16
 800d1b2:	46bd      	mov	sp, r7
 800d1b4:	bd80      	pop	{r7, pc}
 800d1b6:	bf00      	nop
 800d1b8:	40002800 	.word	0x40002800

0800d1bc <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800d1bc:	b580      	push	{r7, lr}
 800d1be:	b084      	sub	sp, #16
 800d1c0:	af00      	add	r7, sp, #0
 800d1c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	68da      	ldr	r2, [r3, #12]
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	681b      	ldr	r3, [r3, #0]
 800d1ce:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800d1d2:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 800d1d4:	f7fc fdfe 	bl	8009dd4 <HAL_GetTick>
 800d1d8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800d1da:	e009      	b.n	800d1f0 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800d1dc:	f7fc fdfa 	bl	8009dd4 <HAL_GetTick>
 800d1e0:	4602      	mov	r2, r0
 800d1e2:	68fb      	ldr	r3, [r7, #12]
 800d1e4:	1ad3      	subs	r3, r2, r3
 800d1e6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d1ea:	d901      	bls.n	800d1f0 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800d1ec:	2303      	movs	r3, #3
 800d1ee:	e007      	b.n	800d200 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	681b      	ldr	r3, [r3, #0]
 800d1f4:	68db      	ldr	r3, [r3, #12]
 800d1f6:	f003 0320 	and.w	r3, r3, #32
 800d1fa:	2b00      	cmp	r3, #0
 800d1fc:	d0ee      	beq.n	800d1dc <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800d1fe:	2300      	movs	r3, #0
}
 800d200:	4618      	mov	r0, r3
 800d202:	3710      	adds	r7, #16
 800d204:	46bd      	mov	sp, r7
 800d206:	bd80      	pop	{r7, pc}

0800d208 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800d208:	b580      	push	{r7, lr}
 800d20a:	b084      	sub	sp, #16
 800d20c:	af00      	add	r7, sp, #0
 800d20e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check if the Initialization mode is set */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	681b      	ldr	r3, [r3, #0]
 800d214:	68db      	ldr	r3, [r3, #12]
 800d216:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d21a:	2b00      	cmp	r3, #0
 800d21c:	d119      	bne.n	800d252 <RTC_EnterInitMode+0x4a>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	681b      	ldr	r3, [r3, #0]
 800d222:	f04f 32ff 	mov.w	r2, #4294967295
 800d226:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800d228:	f7fc fdd4 	bl	8009dd4 <HAL_GetTick>
 800d22c:	60f8      	str	r0, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800d22e:	e009      	b.n	800d244 <RTC_EnterInitMode+0x3c>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800d230:	f7fc fdd0 	bl	8009dd4 <HAL_GetTick>
 800d234:	4602      	mov	r2, r0
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	1ad3      	subs	r3, r2, r3
 800d23a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d23e:	d901      	bls.n	800d244 <RTC_EnterInitMode+0x3c>
      {
        return HAL_TIMEOUT;
 800d240:	2303      	movs	r3, #3
 800d242:	e007      	b.n	800d254 <RTC_EnterInitMode+0x4c>
    while ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	68db      	ldr	r3, [r3, #12]
 800d24a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d24e:	2b00      	cmp	r3, #0
 800d250:	d0ee      	beq.n	800d230 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 800d252:	2300      	movs	r3, #0
}
 800d254:	4618      	mov	r0, r3
 800d256:	3710      	adds	r7, #16
 800d258:	46bd      	mov	sp, r7
 800d25a:	bd80      	pop	{r7, pc}

0800d25c <HAL_RTCEx_EnableBypassShadow>:
  * @note   When the Bypass Shadow is enabled the calendar value are taken
  *         directly from the Calendar counter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 800d25c:	b480      	push	{r7}
 800d25e:	b083      	sub	sp, #12
 800d260:	af00      	add	r7, sp, #0
 800d262:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800d264:	687b      	ldr	r3, [r7, #4]
 800d266:	f893 3020 	ldrb.w	r3, [r3, #32]
 800d26a:	2b01      	cmp	r3, #1
 800d26c:	d101      	bne.n	800d272 <HAL_RTCEx_EnableBypassShadow+0x16>
 800d26e:	2302      	movs	r3, #2
 800d270:	e024      	b.n	800d2bc <HAL_RTCEx_EnableBypassShadow+0x60>
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	2201      	movs	r2, #1
 800d276:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	2202      	movs	r2, #2
 800d27e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	22ca      	movs	r2, #202	@ 0xca
 800d288:	625a      	str	r2, [r3, #36]	@ 0x24
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	681b      	ldr	r3, [r3, #0]
 800d28e:	2253      	movs	r2, #83	@ 0x53
 800d290:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  hrtc->Instance->CR |= (uint8_t)RTC_CR_BYPSHAD;
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	689a      	ldr	r2, [r3, #8]
 800d298:	687b      	ldr	r3, [r7, #4]
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	f042 0220 	orr.w	r2, r2, #32
 800d2a0:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	681b      	ldr	r3, [r3, #0]
 800d2a6:	22ff      	movs	r2, #255	@ 0xff
 800d2a8:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800d2aa:	687b      	ldr	r3, [r7, #4]
 800d2ac:	2201      	movs	r2, #1
 800d2ae:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	2200      	movs	r2, #0
 800d2b6:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800d2ba:	2300      	movs	r3, #0
}
 800d2bc:	4618      	mov	r0, r3
 800d2be:	370c      	adds	r7, #12
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c6:	4770      	bx	lr

0800d2c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	b084      	sub	sp, #16
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	2b00      	cmp	r3, #0
 800d2d4:	d101      	bne.n	800d2da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800d2d6:	2301      	movs	r3, #1
 800d2d8:	e095      	b.n	800d406 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800d2da:	687b      	ldr	r3, [r7, #4]
 800d2dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	d108      	bne.n	800d2f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800d2e2:	687b      	ldr	r3, [r7, #4]
 800d2e4:	685b      	ldr	r3, [r3, #4]
 800d2e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d2ea:	d009      	beq.n	800d300 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	2200      	movs	r2, #0
 800d2f0:	61da      	str	r2, [r3, #28]
 800d2f2:	e005      	b.n	800d300 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	2200      	movs	r2, #0
 800d2fe:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	2200      	movs	r2, #0
 800d304:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800d30c:	b2db      	uxtb	r3, r3
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d106      	bne.n	800d320 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	2200      	movs	r2, #0
 800d316:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800d31a:	6878      	ldr	r0, [r7, #4]
 800d31c:	f7f6 f842 	bl	80033a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	2202      	movs	r2, #2
 800d324:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800d328:	687b      	ldr	r3, [r7, #4]
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	681a      	ldr	r2, [r3, #0]
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d336:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d338:	687b      	ldr	r3, [r7, #4]
 800d33a:	68db      	ldr	r3, [r3, #12]
 800d33c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d340:	d902      	bls.n	800d348 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800d342:	2300      	movs	r3, #0
 800d344:	60fb      	str	r3, [r7, #12]
 800d346:	e002      	b.n	800d34e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800d348:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800d34c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	68db      	ldr	r3, [r3, #12]
 800d352:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800d356:	d007      	beq.n	800d368 <HAL_SPI_Init+0xa0>
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	68db      	ldr	r3, [r3, #12]
 800d35c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d360:	d002      	beq.n	800d368 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	2200      	movs	r2, #0
 800d366:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	685b      	ldr	r3, [r3, #4]
 800d36c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	689b      	ldr	r3, [r3, #8]
 800d374:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800d378:	431a      	orrs	r2, r3
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	691b      	ldr	r3, [r3, #16]
 800d37e:	f003 0302 	and.w	r3, r3, #2
 800d382:	431a      	orrs	r2, r3
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	695b      	ldr	r3, [r3, #20]
 800d388:	f003 0301 	and.w	r3, r3, #1
 800d38c:	431a      	orrs	r2, r3
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	699b      	ldr	r3, [r3, #24]
 800d392:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800d396:	431a      	orrs	r2, r3
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	69db      	ldr	r3, [r3, #28]
 800d39c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800d3a0:	431a      	orrs	r2, r3
 800d3a2:	687b      	ldr	r3, [r7, #4]
 800d3a4:	6a1b      	ldr	r3, [r3, #32]
 800d3a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d3aa:	ea42 0103 	orr.w	r1, r2, r3
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3b2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	681b      	ldr	r3, [r3, #0]
 800d3ba:	430a      	orrs	r2, r1
 800d3bc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	699b      	ldr	r3, [r3, #24]
 800d3c2:	0c1b      	lsrs	r3, r3, #16
 800d3c4:	f003 0204 	and.w	r2, r3, #4
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d3cc:	f003 0310 	and.w	r3, r3, #16
 800d3d0:	431a      	orrs	r2, r3
 800d3d2:	687b      	ldr	r3, [r7, #4]
 800d3d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d3d6:	f003 0308 	and.w	r3, r3, #8
 800d3da:	431a      	orrs	r2, r3
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	68db      	ldr	r3, [r3, #12]
 800d3e0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800d3e4:	ea42 0103 	orr.w	r1, r2, r3
 800d3e8:	68fb      	ldr	r3, [r7, #12]
 800d3ea:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	681b      	ldr	r3, [r3, #0]
 800d3f2:	430a      	orrs	r2, r1
 800d3f4:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800d3f6:	687b      	ldr	r3, [r7, #4]
 800d3f8:	2200      	movs	r2, #0
 800d3fa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	2201      	movs	r2, #1
 800d400:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800d404:	2300      	movs	r3, #0
}
 800d406:	4618      	mov	r0, r3
 800d408:	3710      	adds	r7, #16
 800d40a:	46bd      	mov	sp, r7
 800d40c:	bd80      	pop	{r7, pc}

0800d40e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d40e:	b580      	push	{r7, lr}
 800d410:	b088      	sub	sp, #32
 800d412:	af00      	add	r7, sp, #0
 800d414:	60f8      	str	r0, [r7, #12]
 800d416:	60b9      	str	r1, [r7, #8]
 800d418:	603b      	str	r3, [r7, #0]
 800d41a:	4613      	mov	r3, r2
 800d41c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d41e:	f7fc fcd9 	bl	8009dd4 <HAL_GetTick>
 800d422:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800d424:	88fb      	ldrh	r3, [r7, #6]
 800d426:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800d42e:	b2db      	uxtb	r3, r3
 800d430:	2b01      	cmp	r3, #1
 800d432:	d001      	beq.n	800d438 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800d434:	2302      	movs	r3, #2
 800d436:	e15c      	b.n	800d6f2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800d438:	68bb      	ldr	r3, [r7, #8]
 800d43a:	2b00      	cmp	r3, #0
 800d43c:	d002      	beq.n	800d444 <HAL_SPI_Transmit+0x36>
 800d43e:	88fb      	ldrh	r3, [r7, #6]
 800d440:	2b00      	cmp	r3, #0
 800d442:	d101      	bne.n	800d448 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800d444:	2301      	movs	r3, #1
 800d446:	e154      	b.n	800d6f2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800d44e:	2b01      	cmp	r3, #1
 800d450:	d101      	bne.n	800d456 <HAL_SPI_Transmit+0x48>
 800d452:	2302      	movs	r3, #2
 800d454:	e14d      	b.n	800d6f2 <HAL_SPI_Transmit+0x2e4>
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	2201      	movs	r2, #1
 800d45a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	2203      	movs	r2, #3
 800d462:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d466:	68fb      	ldr	r3, [r7, #12]
 800d468:	2200      	movs	r2, #0
 800d46a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	68ba      	ldr	r2, [r7, #8]
 800d470:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	88fa      	ldrh	r2, [r7, #6]
 800d476:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800d478:	68fb      	ldr	r3, [r7, #12]
 800d47a:	88fa      	ldrh	r2, [r7, #6]
 800d47c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800d47e:	68fb      	ldr	r3, [r7, #12]
 800d480:	2200      	movs	r2, #0
 800d482:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	2200      	movs	r2, #0
 800d488:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800d48c:	68fb      	ldr	r3, [r7, #12]
 800d48e:	2200      	movs	r2, #0
 800d490:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	2200      	movs	r2, #0
 800d498:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	2200      	movs	r2, #0
 800d49e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800d4a0:	68fb      	ldr	r3, [r7, #12]
 800d4a2:	689b      	ldr	r3, [r3, #8]
 800d4a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800d4a8:	d10f      	bne.n	800d4ca <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800d4aa:	68fb      	ldr	r3, [r7, #12]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	681a      	ldr	r2, [r3, #0]
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	681b      	ldr	r3, [r3, #0]
 800d4b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800d4b8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	681a      	ldr	r2, [r3, #0]
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800d4c8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	681b      	ldr	r3, [r3, #0]
 800d4d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d4d4:	2b40      	cmp	r3, #64	@ 0x40
 800d4d6:	d007      	beq.n	800d4e8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	681a      	ldr	r2, [r3, #0]
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	681b      	ldr	r3, [r3, #0]
 800d4e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d4e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	68db      	ldr	r3, [r3, #12]
 800d4ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d4f0:	d952      	bls.n	800d598 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d4f2:	68fb      	ldr	r3, [r7, #12]
 800d4f4:	685b      	ldr	r3, [r3, #4]
 800d4f6:	2b00      	cmp	r3, #0
 800d4f8:	d002      	beq.n	800d500 <HAL_SPI_Transmit+0xf2>
 800d4fa:	8b7b      	ldrh	r3, [r7, #26]
 800d4fc:	2b01      	cmp	r3, #1
 800d4fe:	d145      	bne.n	800d58c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d504:	881a      	ldrh	r2, [r3, #0]
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d510:	1c9a      	adds	r2, r3, #2
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800d516:	68fb      	ldr	r3, [r7, #12]
 800d518:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d51a:	b29b      	uxth	r3, r3
 800d51c:	3b01      	subs	r3, #1
 800d51e:	b29a      	uxth	r2, r3
 800d520:	68fb      	ldr	r3, [r7, #12]
 800d522:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800d524:	e032      	b.n	800d58c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	689b      	ldr	r3, [r3, #8]
 800d52c:	f003 0302 	and.w	r3, r3, #2
 800d530:	2b02      	cmp	r3, #2
 800d532:	d112      	bne.n	800d55a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d538:	881a      	ldrh	r2, [r3, #0]
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	681b      	ldr	r3, [r3, #0]
 800d53e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d544:	1c9a      	adds	r2, r3, #2
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800d54a:	68fb      	ldr	r3, [r7, #12]
 800d54c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d54e:	b29b      	uxth	r3, r3
 800d550:	3b01      	subs	r3, #1
 800d552:	b29a      	uxth	r2, r3
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d558:	e018      	b.n	800d58c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d55a:	f7fc fc3b 	bl	8009dd4 <HAL_GetTick>
 800d55e:	4602      	mov	r2, r0
 800d560:	69fb      	ldr	r3, [r7, #28]
 800d562:	1ad3      	subs	r3, r2, r3
 800d564:	683a      	ldr	r2, [r7, #0]
 800d566:	429a      	cmp	r2, r3
 800d568:	d803      	bhi.n	800d572 <HAL_SPI_Transmit+0x164>
 800d56a:	683b      	ldr	r3, [r7, #0]
 800d56c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d570:	d102      	bne.n	800d578 <HAL_SPI_Transmit+0x16a>
 800d572:	683b      	ldr	r3, [r7, #0]
 800d574:	2b00      	cmp	r3, #0
 800d576:	d109      	bne.n	800d58c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	2201      	movs	r2, #1
 800d57c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800d580:	68fb      	ldr	r3, [r7, #12]
 800d582:	2200      	movs	r2, #0
 800d584:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800d588:	2303      	movs	r3, #3
 800d58a:	e0b2      	b.n	800d6f2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800d58c:	68fb      	ldr	r3, [r7, #12]
 800d58e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d590:	b29b      	uxth	r3, r3
 800d592:	2b00      	cmp	r3, #0
 800d594:	d1c7      	bne.n	800d526 <HAL_SPI_Transmit+0x118>
 800d596:	e083      	b.n	800d6a0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	685b      	ldr	r3, [r3, #4]
 800d59c:	2b00      	cmp	r3, #0
 800d59e:	d002      	beq.n	800d5a6 <HAL_SPI_Transmit+0x198>
 800d5a0:	8b7b      	ldrh	r3, [r7, #26]
 800d5a2:	2b01      	cmp	r3, #1
 800d5a4:	d177      	bne.n	800d696 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d5aa:	b29b      	uxth	r3, r3
 800d5ac:	2b01      	cmp	r3, #1
 800d5ae:	d912      	bls.n	800d5d6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d5b0:	68fb      	ldr	r3, [r7, #12]
 800d5b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5b4:	881a      	ldrh	r2, [r3, #0]
 800d5b6:	68fb      	ldr	r3, [r7, #12]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5c0:	1c9a      	adds	r2, r3, #2
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800d5c6:	68fb      	ldr	r3, [r7, #12]
 800d5c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d5ca:	b29b      	uxth	r3, r3
 800d5cc:	3b02      	subs	r3, #2
 800d5ce:	b29a      	uxth	r2, r3
 800d5d0:	68fb      	ldr	r3, [r7, #12]
 800d5d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d5d4:	e05f      	b.n	800d696 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d5d6:	68fb      	ldr	r3, [r7, #12]
 800d5d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d5da:	68fb      	ldr	r3, [r7, #12]
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	330c      	adds	r3, #12
 800d5e0:	7812      	ldrb	r2, [r2, #0]
 800d5e2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d5e8:	1c5a      	adds	r2, r3, #1
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800d5ee:	68fb      	ldr	r3, [r7, #12]
 800d5f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d5f2:	b29b      	uxth	r3, r3
 800d5f4:	3b01      	subs	r3, #1
 800d5f6:	b29a      	uxth	r2, r3
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800d5fc:	e04b      	b.n	800d696 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800d5fe:	68fb      	ldr	r3, [r7, #12]
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	689b      	ldr	r3, [r3, #8]
 800d604:	f003 0302 	and.w	r3, r3, #2
 800d608:	2b02      	cmp	r3, #2
 800d60a:	d12b      	bne.n	800d664 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d610:	b29b      	uxth	r3, r3
 800d612:	2b01      	cmp	r3, #1
 800d614:	d912      	bls.n	800d63c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d616:	68fb      	ldr	r3, [r7, #12]
 800d618:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d61a:	881a      	ldrh	r2, [r3, #0]
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d622:	68fb      	ldr	r3, [r7, #12]
 800d624:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d626:	1c9a      	adds	r2, r3, #2
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d630:	b29b      	uxth	r3, r3
 800d632:	3b02      	subs	r3, #2
 800d634:	b29a      	uxth	r2, r3
 800d636:	68fb      	ldr	r3, [r7, #12]
 800d638:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d63a:	e02c      	b.n	800d696 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d640:	68fb      	ldr	r3, [r7, #12]
 800d642:	681b      	ldr	r3, [r3, #0]
 800d644:	330c      	adds	r3, #12
 800d646:	7812      	ldrb	r2, [r2, #0]
 800d648:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d64e:	1c5a      	adds	r2, r3, #1
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d658:	b29b      	uxth	r3, r3
 800d65a:	3b01      	subs	r3, #1
 800d65c:	b29a      	uxth	r2, r3
 800d65e:	68fb      	ldr	r3, [r7, #12]
 800d660:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d662:	e018      	b.n	800d696 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800d664:	f7fc fbb6 	bl	8009dd4 <HAL_GetTick>
 800d668:	4602      	mov	r2, r0
 800d66a:	69fb      	ldr	r3, [r7, #28]
 800d66c:	1ad3      	subs	r3, r2, r3
 800d66e:	683a      	ldr	r2, [r7, #0]
 800d670:	429a      	cmp	r2, r3
 800d672:	d803      	bhi.n	800d67c <HAL_SPI_Transmit+0x26e>
 800d674:	683b      	ldr	r3, [r7, #0]
 800d676:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d67a:	d102      	bne.n	800d682 <HAL_SPI_Transmit+0x274>
 800d67c:	683b      	ldr	r3, [r7, #0]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d109      	bne.n	800d696 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	2201      	movs	r2, #1
 800d686:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800d68a:	68fb      	ldr	r3, [r7, #12]
 800d68c:	2200      	movs	r2, #0
 800d68e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800d692:	2303      	movs	r3, #3
 800d694:	e02d      	b.n	800d6f2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800d696:	68fb      	ldr	r3, [r7, #12]
 800d698:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d69a:	b29b      	uxth	r3, r3
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d1ae      	bne.n	800d5fe <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800d6a0:	69fa      	ldr	r2, [r7, #28]
 800d6a2:	6839      	ldr	r1, [r7, #0]
 800d6a4:	68f8      	ldr	r0, [r7, #12]
 800d6a6:	f000 fb73 	bl	800dd90 <SPI_EndRxTxTransaction>
 800d6aa:	4603      	mov	r3, r0
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d002      	beq.n	800d6b6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	2220      	movs	r2, #32
 800d6b4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800d6b6:	68fb      	ldr	r3, [r7, #12]
 800d6b8:	689b      	ldr	r3, [r3, #8]
 800d6ba:	2b00      	cmp	r3, #0
 800d6bc:	d10a      	bne.n	800d6d4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800d6be:	2300      	movs	r3, #0
 800d6c0:	617b      	str	r3, [r7, #20]
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	68db      	ldr	r3, [r3, #12]
 800d6c8:	617b      	str	r3, [r7, #20]
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	681b      	ldr	r3, [r3, #0]
 800d6ce:	689b      	ldr	r3, [r3, #8]
 800d6d0:	617b      	str	r3, [r7, #20]
 800d6d2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	2201      	movs	r2, #1
 800d6d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	2200      	movs	r2, #0
 800d6e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d6e8:	2b00      	cmp	r3, #0
 800d6ea:	d001      	beq.n	800d6f0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800d6ec:	2301      	movs	r3, #1
 800d6ee:	e000      	b.n	800d6f2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800d6f0:	2300      	movs	r3, #0
  }
}
 800d6f2:	4618      	mov	r0, r3
 800d6f4:	3720      	adds	r7, #32
 800d6f6:	46bd      	mov	sp, r7
 800d6f8:	bd80      	pop	{r7, pc}

0800d6fa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800d6fa:	b580      	push	{r7, lr}
 800d6fc:	b08a      	sub	sp, #40	@ 0x28
 800d6fe:	af00      	add	r7, sp, #0
 800d700:	60f8      	str	r0, [r7, #12]
 800d702:	60b9      	str	r1, [r7, #8]
 800d704:	607a      	str	r2, [r7, #4]
 800d706:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800d708:	2301      	movs	r3, #1
 800d70a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800d70c:	f7fc fb62 	bl	8009dd4 <HAL_GetTick>
 800d710:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800d718:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	685b      	ldr	r3, [r3, #4]
 800d71e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800d720:	887b      	ldrh	r3, [r7, #2]
 800d722:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800d724:	887b      	ldrh	r3, [r7, #2]
 800d726:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800d728:	7ffb      	ldrb	r3, [r7, #31]
 800d72a:	2b01      	cmp	r3, #1
 800d72c:	d00c      	beq.n	800d748 <HAL_SPI_TransmitReceive+0x4e>
 800d72e:	69bb      	ldr	r3, [r7, #24]
 800d730:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800d734:	d106      	bne.n	800d744 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800d736:	68fb      	ldr	r3, [r7, #12]
 800d738:	689b      	ldr	r3, [r3, #8]
 800d73a:	2b00      	cmp	r3, #0
 800d73c:	d102      	bne.n	800d744 <HAL_SPI_TransmitReceive+0x4a>
 800d73e:	7ffb      	ldrb	r3, [r7, #31]
 800d740:	2b04      	cmp	r3, #4
 800d742:	d001      	beq.n	800d748 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800d744:	2302      	movs	r3, #2
 800d746:	e1f3      	b.n	800db30 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800d748:	68bb      	ldr	r3, [r7, #8]
 800d74a:	2b00      	cmp	r3, #0
 800d74c:	d005      	beq.n	800d75a <HAL_SPI_TransmitReceive+0x60>
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	2b00      	cmp	r3, #0
 800d752:	d002      	beq.n	800d75a <HAL_SPI_TransmitReceive+0x60>
 800d754:	887b      	ldrh	r3, [r7, #2]
 800d756:	2b00      	cmp	r3, #0
 800d758:	d101      	bne.n	800d75e <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800d75a:	2301      	movs	r3, #1
 800d75c:	e1e8      	b.n	800db30 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800d764:	2b01      	cmp	r3, #1
 800d766:	d101      	bne.n	800d76c <HAL_SPI_TransmitReceive+0x72>
 800d768:	2302      	movs	r3, #2
 800d76a:	e1e1      	b.n	800db30 <HAL_SPI_TransmitReceive+0x436>
 800d76c:	68fb      	ldr	r3, [r7, #12]
 800d76e:	2201      	movs	r2, #1
 800d770:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800d774:	68fb      	ldr	r3, [r7, #12]
 800d776:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800d77a:	b2db      	uxtb	r3, r3
 800d77c:	2b04      	cmp	r3, #4
 800d77e:	d003      	beq.n	800d788 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800d780:	68fb      	ldr	r3, [r7, #12]
 800d782:	2205      	movs	r2, #5
 800d784:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	2200      	movs	r2, #0
 800d78c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800d78e:	68fb      	ldr	r3, [r7, #12]
 800d790:	687a      	ldr	r2, [r7, #4]
 800d792:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800d794:	68fb      	ldr	r3, [r7, #12]
 800d796:	887a      	ldrh	r2, [r7, #2]
 800d798:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800d79c:	68fb      	ldr	r3, [r7, #12]
 800d79e:	887a      	ldrh	r2, [r7, #2]
 800d7a0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800d7a4:	68fb      	ldr	r3, [r7, #12]
 800d7a6:	68ba      	ldr	r2, [r7, #8]
 800d7a8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	887a      	ldrh	r2, [r7, #2]
 800d7ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800d7b0:	68fb      	ldr	r3, [r7, #12]
 800d7b2:	887a      	ldrh	r2, [r7, #2]
 800d7b4:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	2200      	movs	r2, #0
 800d7ba:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	2200      	movs	r2, #0
 800d7c0:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	68db      	ldr	r3, [r3, #12]
 800d7c6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d7ca:	d802      	bhi.n	800d7d2 <HAL_SPI_TransmitReceive+0xd8>
 800d7cc:	8abb      	ldrh	r3, [r7, #20]
 800d7ce:	2b01      	cmp	r3, #1
 800d7d0:	d908      	bls.n	800d7e4 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d7d2:	68fb      	ldr	r3, [r7, #12]
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	685a      	ldr	r2, [r3, #4]
 800d7d8:	68fb      	ldr	r3, [r7, #12]
 800d7da:	681b      	ldr	r3, [r3, #0]
 800d7dc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800d7e0:	605a      	str	r2, [r3, #4]
 800d7e2:	e007      	b.n	800d7f4 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	681b      	ldr	r3, [r3, #0]
 800d7e8:	685a      	ldr	r2, [r3, #4]
 800d7ea:	68fb      	ldr	r3, [r7, #12]
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800d7f2:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800d7f4:	68fb      	ldr	r3, [r7, #12]
 800d7f6:	681b      	ldr	r3, [r3, #0]
 800d7f8:	681b      	ldr	r3, [r3, #0]
 800d7fa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d7fe:	2b40      	cmp	r3, #64	@ 0x40
 800d800:	d007      	beq.n	800d812 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800d802:	68fb      	ldr	r3, [r7, #12]
 800d804:	681b      	ldr	r3, [r3, #0]
 800d806:	681a      	ldr	r2, [r3, #0]
 800d808:	68fb      	ldr	r3, [r7, #12]
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d810:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800d812:	68fb      	ldr	r3, [r7, #12]
 800d814:	68db      	ldr	r3, [r3, #12]
 800d816:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800d81a:	f240 8083 	bls.w	800d924 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	685b      	ldr	r3, [r3, #4]
 800d822:	2b00      	cmp	r3, #0
 800d824:	d002      	beq.n	800d82c <HAL_SPI_TransmitReceive+0x132>
 800d826:	8afb      	ldrh	r3, [r7, #22]
 800d828:	2b01      	cmp	r3, #1
 800d82a:	d16f      	bne.n	800d90c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d830:	881a      	ldrh	r2, [r3, #0]
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800d838:	68fb      	ldr	r3, [r7, #12]
 800d83a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d83c:	1c9a      	adds	r2, r3, #2
 800d83e:	68fb      	ldr	r3, [r7, #12]
 800d840:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d846:	b29b      	uxth	r3, r3
 800d848:	3b01      	subs	r3, #1
 800d84a:	b29a      	uxth	r2, r3
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d850:	e05c      	b.n	800d90c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d852:	68fb      	ldr	r3, [r7, #12]
 800d854:	681b      	ldr	r3, [r3, #0]
 800d856:	689b      	ldr	r3, [r3, #8]
 800d858:	f003 0302 	and.w	r3, r3, #2
 800d85c:	2b02      	cmp	r3, #2
 800d85e:	d11b      	bne.n	800d898 <HAL_SPI_TransmitReceive+0x19e>
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d864:	b29b      	uxth	r3, r3
 800d866:	2b00      	cmp	r3, #0
 800d868:	d016      	beq.n	800d898 <HAL_SPI_TransmitReceive+0x19e>
 800d86a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d86c:	2b01      	cmp	r3, #1
 800d86e:	d113      	bne.n	800d898 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d874:	881a      	ldrh	r2, [r3, #0]
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d880:	1c9a      	adds	r2, r3, #2
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d88a:	b29b      	uxth	r3, r3
 800d88c:	3b01      	subs	r3, #1
 800d88e:	b29a      	uxth	r2, r3
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800d894:	2300      	movs	r3, #0
 800d896:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800d898:	68fb      	ldr	r3, [r7, #12]
 800d89a:	681b      	ldr	r3, [r3, #0]
 800d89c:	689b      	ldr	r3, [r3, #8]
 800d89e:	f003 0301 	and.w	r3, r3, #1
 800d8a2:	2b01      	cmp	r3, #1
 800d8a4:	d11c      	bne.n	800d8e0 <HAL_SPI_TransmitReceive+0x1e6>
 800d8a6:	68fb      	ldr	r3, [r7, #12]
 800d8a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d8ac:	b29b      	uxth	r3, r3
 800d8ae:	2b00      	cmp	r3, #0
 800d8b0:	d016      	beq.n	800d8e0 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	681b      	ldr	r3, [r3, #0]
 800d8b6:	68da      	ldr	r2, [r3, #12]
 800d8b8:	68fb      	ldr	r3, [r7, #12]
 800d8ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8bc:	b292      	uxth	r2, r2
 800d8be:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800d8c0:	68fb      	ldr	r3, [r7, #12]
 800d8c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8c4:	1c9a      	adds	r2, r3, #2
 800d8c6:	68fb      	ldr	r3, [r7, #12]
 800d8c8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d8d0:	b29b      	uxth	r3, r3
 800d8d2:	3b01      	subs	r3, #1
 800d8d4:	b29a      	uxth	r2, r3
 800d8d6:	68fb      	ldr	r3, [r7, #12]
 800d8d8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800d8dc:	2301      	movs	r3, #1
 800d8de:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800d8e0:	f7fc fa78 	bl	8009dd4 <HAL_GetTick>
 800d8e4:	4602      	mov	r2, r0
 800d8e6:	6a3b      	ldr	r3, [r7, #32]
 800d8e8:	1ad3      	subs	r3, r2, r3
 800d8ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d8ec:	429a      	cmp	r2, r3
 800d8ee:	d80d      	bhi.n	800d90c <HAL_SPI_TransmitReceive+0x212>
 800d8f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d8f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8f6:	d009      	beq.n	800d90c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800d8f8:	68fb      	ldr	r3, [r7, #12]
 800d8fa:	2201      	movs	r2, #1
 800d8fc:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	2200      	movs	r2, #0
 800d904:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800d908:	2303      	movs	r3, #3
 800d90a:	e111      	b.n	800db30 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d90c:	68fb      	ldr	r3, [r7, #12]
 800d90e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d910:	b29b      	uxth	r3, r3
 800d912:	2b00      	cmp	r3, #0
 800d914:	d19d      	bne.n	800d852 <HAL_SPI_TransmitReceive+0x158>
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800d91c:	b29b      	uxth	r3, r3
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d197      	bne.n	800d852 <HAL_SPI_TransmitReceive+0x158>
 800d922:	e0e5      	b.n	800daf0 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800d924:	68fb      	ldr	r3, [r7, #12]
 800d926:	685b      	ldr	r3, [r3, #4]
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d003      	beq.n	800d934 <HAL_SPI_TransmitReceive+0x23a>
 800d92c:	8afb      	ldrh	r3, [r7, #22]
 800d92e:	2b01      	cmp	r3, #1
 800d930:	f040 80d1 	bne.w	800dad6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d938:	b29b      	uxth	r3, r3
 800d93a:	2b01      	cmp	r3, #1
 800d93c:	d912      	bls.n	800d964 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d93e:	68fb      	ldr	r3, [r7, #12]
 800d940:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d942:	881a      	ldrh	r2, [r3, #0]
 800d944:	68fb      	ldr	r3, [r7, #12]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d94e:	1c9a      	adds	r2, r3, #2
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800d954:	68fb      	ldr	r3, [r7, #12]
 800d956:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d958:	b29b      	uxth	r3, r3
 800d95a:	3b02      	subs	r3, #2
 800d95c:	b29a      	uxth	r2, r3
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d962:	e0b8      	b.n	800dad6 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d968:	68fb      	ldr	r3, [r7, #12]
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	330c      	adds	r3, #12
 800d96e:	7812      	ldrb	r2, [r2, #0]
 800d970:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d976:	1c5a      	adds	r2, r3, #1
 800d978:	68fb      	ldr	r3, [r7, #12]
 800d97a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800d97c:	68fb      	ldr	r3, [r7, #12]
 800d97e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d980:	b29b      	uxth	r3, r3
 800d982:	3b01      	subs	r3, #1
 800d984:	b29a      	uxth	r2, r3
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800d98a:	e0a4      	b.n	800dad6 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800d98c:	68fb      	ldr	r3, [r7, #12]
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	689b      	ldr	r3, [r3, #8]
 800d992:	f003 0302 	and.w	r3, r3, #2
 800d996:	2b02      	cmp	r3, #2
 800d998:	d134      	bne.n	800da04 <HAL_SPI_TransmitReceive+0x30a>
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d99e:	b29b      	uxth	r3, r3
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	d02f      	beq.n	800da04 <HAL_SPI_TransmitReceive+0x30a>
 800d9a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9a6:	2b01      	cmp	r3, #1
 800d9a8:	d12c      	bne.n	800da04 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800d9aa:	68fb      	ldr	r3, [r7, #12]
 800d9ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d9ae:	b29b      	uxth	r3, r3
 800d9b0:	2b01      	cmp	r3, #1
 800d9b2:	d912      	bls.n	800d9da <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800d9b4:	68fb      	ldr	r3, [r7, #12]
 800d9b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d9b8:	881a      	ldrh	r2, [r3, #0]
 800d9ba:	68fb      	ldr	r3, [r7, #12]
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800d9c0:	68fb      	ldr	r3, [r7, #12]
 800d9c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d9c4:	1c9a      	adds	r2, r3, #2
 800d9c6:	68fb      	ldr	r3, [r7, #12]
 800d9c8:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d9ce:	b29b      	uxth	r3, r3
 800d9d0:	3b02      	subs	r3, #2
 800d9d2:	b29a      	uxth	r2, r3
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800d9d8:	e012      	b.n	800da00 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800d9da:	68fb      	ldr	r3, [r7, #12]
 800d9dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d9de:	68fb      	ldr	r3, [r7, #12]
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	330c      	adds	r3, #12
 800d9e4:	7812      	ldrb	r2, [r2, #0]
 800d9e6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d9ec:	1c5a      	adds	r2, r3, #1
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800d9f2:	68fb      	ldr	r3, [r7, #12]
 800d9f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800d9f6:	b29b      	uxth	r3, r3
 800d9f8:	3b01      	subs	r3, #1
 800d9fa:	b29a      	uxth	r2, r3
 800d9fc:	68fb      	ldr	r3, [r7, #12]
 800d9fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800da00:	2300      	movs	r3, #0
 800da02:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	689b      	ldr	r3, [r3, #8]
 800da0a:	f003 0301 	and.w	r3, r3, #1
 800da0e:	2b01      	cmp	r3, #1
 800da10:	d148      	bne.n	800daa4 <HAL_SPI_TransmitReceive+0x3aa>
 800da12:	68fb      	ldr	r3, [r7, #12]
 800da14:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800da18:	b29b      	uxth	r3, r3
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d042      	beq.n	800daa4 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800da1e:	68fb      	ldr	r3, [r7, #12]
 800da20:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800da24:	b29b      	uxth	r3, r3
 800da26:	2b01      	cmp	r3, #1
 800da28:	d923      	bls.n	800da72 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800da2a:	68fb      	ldr	r3, [r7, #12]
 800da2c:	681b      	ldr	r3, [r3, #0]
 800da2e:	68da      	ldr	r2, [r3, #12]
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da34:	b292      	uxth	r2, r2
 800da36:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800da38:	68fb      	ldr	r3, [r7, #12]
 800da3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da3c:	1c9a      	adds	r2, r3, #2
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800da48:	b29b      	uxth	r3, r3
 800da4a:	3b02      	subs	r3, #2
 800da4c:	b29a      	uxth	r2, r3
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800da5a:	b29b      	uxth	r3, r3
 800da5c:	2b01      	cmp	r3, #1
 800da5e:	d81f      	bhi.n	800daa0 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	681b      	ldr	r3, [r3, #0]
 800da64:	685a      	ldr	r2, [r3, #4]
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	681b      	ldr	r3, [r3, #0]
 800da6a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800da6e:	605a      	str	r2, [r3, #4]
 800da70:	e016      	b.n	800daa0 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800da72:	68fb      	ldr	r3, [r7, #12]
 800da74:	681b      	ldr	r3, [r3, #0]
 800da76:	f103 020c 	add.w	r2, r3, #12
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da7e:	7812      	ldrb	r2, [r2, #0]
 800da80:	b2d2      	uxtb	r2, r2
 800da82:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800da84:	68fb      	ldr	r3, [r7, #12]
 800da86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da88:	1c5a      	adds	r2, r3, #1
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800da94:	b29b      	uxth	r3, r3
 800da96:	3b01      	subs	r3, #1
 800da98:	b29a      	uxth	r2, r3
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800daa0:	2301      	movs	r3, #1
 800daa2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800daa4:	f7fc f996 	bl	8009dd4 <HAL_GetTick>
 800daa8:	4602      	mov	r2, r0
 800daaa:	6a3b      	ldr	r3, [r7, #32]
 800daac:	1ad3      	subs	r3, r2, r3
 800daae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800dab0:	429a      	cmp	r2, r3
 800dab2:	d803      	bhi.n	800dabc <HAL_SPI_TransmitReceive+0x3c2>
 800dab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dab6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800daba:	d102      	bne.n	800dac2 <HAL_SPI_TransmitReceive+0x3c8>
 800dabc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d109      	bne.n	800dad6 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800dac2:	68fb      	ldr	r3, [r7, #12]
 800dac4:	2201      	movs	r2, #1
 800dac6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	2200      	movs	r2, #0
 800dace:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800dad2:	2303      	movs	r3, #3
 800dad4:	e02c      	b.n	800db30 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800dad6:	68fb      	ldr	r3, [r7, #12]
 800dad8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800dada:	b29b      	uxth	r3, r3
 800dadc:	2b00      	cmp	r3, #0
 800dade:	f47f af55 	bne.w	800d98c <HAL_SPI_TransmitReceive+0x292>
 800dae2:	68fb      	ldr	r3, [r7, #12]
 800dae4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800dae8:	b29b      	uxth	r3, r3
 800daea:	2b00      	cmp	r3, #0
 800daec:	f47f af4e 	bne.w	800d98c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800daf0:	6a3a      	ldr	r2, [r7, #32]
 800daf2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800daf4:	68f8      	ldr	r0, [r7, #12]
 800daf6:	f000 f94b 	bl	800dd90 <SPI_EndRxTxTransaction>
 800dafa:	4603      	mov	r3, r0
 800dafc:	2b00      	cmp	r3, #0
 800dafe:	d008      	beq.n	800db12 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	2220      	movs	r2, #32
 800db04:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800db06:	68fb      	ldr	r3, [r7, #12]
 800db08:	2200      	movs	r2, #0
 800db0a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800db0e:	2301      	movs	r3, #1
 800db10:	e00e      	b.n	800db30 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	2201      	movs	r2, #1
 800db16:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800db1a:	68fb      	ldr	r3, [r7, #12]
 800db1c:	2200      	movs	r2, #0
 800db1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800db22:	68fb      	ldr	r3, [r7, #12]
 800db24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800db26:	2b00      	cmp	r3, #0
 800db28:	d001      	beq.n	800db2e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800db2a:	2301      	movs	r3, #1
 800db2c:	e000      	b.n	800db30 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800db2e:	2300      	movs	r3, #0
  }
}
 800db30:	4618      	mov	r0, r3
 800db32:	3728      	adds	r7, #40	@ 0x28
 800db34:	46bd      	mov	sp, r7
 800db36:	bd80      	pop	{r7, pc}

0800db38 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800db38:	b480      	push	{r7}
 800db3a:	b083      	sub	sp, #12
 800db3c:	af00      	add	r7, sp, #0
 800db3e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800db46:	b2db      	uxtb	r3, r3
}
 800db48:	4618      	mov	r0, r3
 800db4a:	370c      	adds	r7, #12
 800db4c:	46bd      	mov	sp, r7
 800db4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db52:	4770      	bx	lr

0800db54 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800db54:	b580      	push	{r7, lr}
 800db56:	b088      	sub	sp, #32
 800db58:	af00      	add	r7, sp, #0
 800db5a:	60f8      	str	r0, [r7, #12]
 800db5c:	60b9      	str	r1, [r7, #8]
 800db5e:	603b      	str	r3, [r7, #0]
 800db60:	4613      	mov	r3, r2
 800db62:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800db64:	f7fc f936 	bl	8009dd4 <HAL_GetTick>
 800db68:	4602      	mov	r2, r0
 800db6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db6c:	1a9b      	subs	r3, r3, r2
 800db6e:	683a      	ldr	r2, [r7, #0]
 800db70:	4413      	add	r3, r2
 800db72:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800db74:	f7fc f92e 	bl	8009dd4 <HAL_GetTick>
 800db78:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800db7a:	4b39      	ldr	r3, [pc, #228]	@ (800dc60 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	015b      	lsls	r3, r3, #5
 800db80:	0d1b      	lsrs	r3, r3, #20
 800db82:	69fa      	ldr	r2, [r7, #28]
 800db84:	fb02 f303 	mul.w	r3, r2, r3
 800db88:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800db8a:	e054      	b.n	800dc36 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800db8c:	683b      	ldr	r3, [r7, #0]
 800db8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800db92:	d050      	beq.n	800dc36 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800db94:	f7fc f91e 	bl	8009dd4 <HAL_GetTick>
 800db98:	4602      	mov	r2, r0
 800db9a:	69bb      	ldr	r3, [r7, #24]
 800db9c:	1ad3      	subs	r3, r2, r3
 800db9e:	69fa      	ldr	r2, [r7, #28]
 800dba0:	429a      	cmp	r2, r3
 800dba2:	d902      	bls.n	800dbaa <SPI_WaitFlagStateUntilTimeout+0x56>
 800dba4:	69fb      	ldr	r3, [r7, #28]
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d13d      	bne.n	800dc26 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800dbaa:	68fb      	ldr	r3, [r7, #12]
 800dbac:	681b      	ldr	r3, [r3, #0]
 800dbae:	685a      	ldr	r2, [r3, #4]
 800dbb0:	68fb      	ldr	r3, [r7, #12]
 800dbb2:	681b      	ldr	r3, [r3, #0]
 800dbb4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800dbb8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800dbba:	68fb      	ldr	r3, [r7, #12]
 800dbbc:	685b      	ldr	r3, [r3, #4]
 800dbbe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800dbc2:	d111      	bne.n	800dbe8 <SPI_WaitFlagStateUntilTimeout+0x94>
 800dbc4:	68fb      	ldr	r3, [r7, #12]
 800dbc6:	689b      	ldr	r3, [r3, #8]
 800dbc8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dbcc:	d004      	beq.n	800dbd8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800dbce:	68fb      	ldr	r3, [r7, #12]
 800dbd0:	689b      	ldr	r3, [r3, #8]
 800dbd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dbd6:	d107      	bne.n	800dbe8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800dbd8:	68fb      	ldr	r3, [r7, #12]
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	681a      	ldr	r2, [r3, #0]
 800dbde:	68fb      	ldr	r3, [r7, #12]
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800dbe6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800dbe8:	68fb      	ldr	r3, [r7, #12]
 800dbea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dbec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dbf0:	d10f      	bne.n	800dc12 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800dbf2:	68fb      	ldr	r3, [r7, #12]
 800dbf4:	681b      	ldr	r3, [r3, #0]
 800dbf6:	681a      	ldr	r2, [r3, #0]
 800dbf8:	68fb      	ldr	r3, [r7, #12]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800dc00:	601a      	str	r2, [r3, #0]
 800dc02:	68fb      	ldr	r3, [r7, #12]
 800dc04:	681b      	ldr	r3, [r3, #0]
 800dc06:	681a      	ldr	r2, [r3, #0]
 800dc08:	68fb      	ldr	r3, [r7, #12]
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800dc10:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	2201      	movs	r2, #1
 800dc16:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800dc1a:	68fb      	ldr	r3, [r7, #12]
 800dc1c:	2200      	movs	r2, #0
 800dc1e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800dc22:	2303      	movs	r3, #3
 800dc24:	e017      	b.n	800dc56 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800dc26:	697b      	ldr	r3, [r7, #20]
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d101      	bne.n	800dc30 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800dc2c:	2300      	movs	r3, #0
 800dc2e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800dc30:	697b      	ldr	r3, [r7, #20]
 800dc32:	3b01      	subs	r3, #1
 800dc34:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800dc36:	68fb      	ldr	r3, [r7, #12]
 800dc38:	681b      	ldr	r3, [r3, #0]
 800dc3a:	689a      	ldr	r2, [r3, #8]
 800dc3c:	68bb      	ldr	r3, [r7, #8]
 800dc3e:	4013      	ands	r3, r2
 800dc40:	68ba      	ldr	r2, [r7, #8]
 800dc42:	429a      	cmp	r2, r3
 800dc44:	bf0c      	ite	eq
 800dc46:	2301      	moveq	r3, #1
 800dc48:	2300      	movne	r3, #0
 800dc4a:	b2db      	uxtb	r3, r3
 800dc4c:	461a      	mov	r2, r3
 800dc4e:	79fb      	ldrb	r3, [r7, #7]
 800dc50:	429a      	cmp	r2, r3
 800dc52:	d19b      	bne.n	800db8c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800dc54:	2300      	movs	r3, #0
}
 800dc56:	4618      	mov	r0, r3
 800dc58:	3720      	adds	r7, #32
 800dc5a:	46bd      	mov	sp, r7
 800dc5c:	bd80      	pop	{r7, pc}
 800dc5e:	bf00      	nop
 800dc60:	20000408 	.word	0x20000408

0800dc64 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800dc64:	b580      	push	{r7, lr}
 800dc66:	b08a      	sub	sp, #40	@ 0x28
 800dc68:	af00      	add	r7, sp, #0
 800dc6a:	60f8      	str	r0, [r7, #12]
 800dc6c:	60b9      	str	r1, [r7, #8]
 800dc6e:	607a      	str	r2, [r7, #4]
 800dc70:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800dc72:	2300      	movs	r3, #0
 800dc74:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800dc76:	f7fc f8ad 	bl	8009dd4 <HAL_GetTick>
 800dc7a:	4602      	mov	r2, r0
 800dc7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dc7e:	1a9b      	subs	r3, r3, r2
 800dc80:	683a      	ldr	r2, [r7, #0]
 800dc82:	4413      	add	r3, r2
 800dc84:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800dc86:	f7fc f8a5 	bl	8009dd4 <HAL_GetTick>
 800dc8a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800dc8c:	68fb      	ldr	r3, [r7, #12]
 800dc8e:	681b      	ldr	r3, [r3, #0]
 800dc90:	330c      	adds	r3, #12
 800dc92:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800dc94:	4b3d      	ldr	r3, [pc, #244]	@ (800dd8c <SPI_WaitFifoStateUntilTimeout+0x128>)
 800dc96:	681a      	ldr	r2, [r3, #0]
 800dc98:	4613      	mov	r3, r2
 800dc9a:	009b      	lsls	r3, r3, #2
 800dc9c:	4413      	add	r3, r2
 800dc9e:	00da      	lsls	r2, r3, #3
 800dca0:	1ad3      	subs	r3, r2, r3
 800dca2:	0d1b      	lsrs	r3, r3, #20
 800dca4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dca6:	fb02 f303 	mul.w	r3, r2, r3
 800dcaa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800dcac:	e060      	b.n	800dd70 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800dcae:	68bb      	ldr	r3, [r7, #8]
 800dcb0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800dcb4:	d107      	bne.n	800dcc6 <SPI_WaitFifoStateUntilTimeout+0x62>
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d104      	bne.n	800dcc6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800dcbc:	69fb      	ldr	r3, [r7, #28]
 800dcbe:	781b      	ldrb	r3, [r3, #0]
 800dcc0:	b2db      	uxtb	r3, r3
 800dcc2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800dcc4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800dcc6:	683b      	ldr	r3, [r7, #0]
 800dcc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dccc:	d050      	beq.n	800dd70 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800dcce:	f7fc f881 	bl	8009dd4 <HAL_GetTick>
 800dcd2:	4602      	mov	r2, r0
 800dcd4:	6a3b      	ldr	r3, [r7, #32]
 800dcd6:	1ad3      	subs	r3, r2, r3
 800dcd8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800dcda:	429a      	cmp	r2, r3
 800dcdc:	d902      	bls.n	800dce4 <SPI_WaitFifoStateUntilTimeout+0x80>
 800dcde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d13d      	bne.n	800dd60 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	685a      	ldr	r2, [r3, #4]
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800dcf2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	685b      	ldr	r3, [r3, #4]
 800dcf8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800dcfc:	d111      	bne.n	800dd22 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800dcfe:	68fb      	ldr	r3, [r7, #12]
 800dd00:	689b      	ldr	r3, [r3, #8]
 800dd02:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dd06:	d004      	beq.n	800dd12 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	689b      	ldr	r3, [r3, #8]
 800dd0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800dd10:	d107      	bne.n	800dd22 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	681a      	ldr	r2, [r3, #0]
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800dd20:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800dd2a:	d10f      	bne.n	800dd4c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	681a      	ldr	r2, [r3, #0]
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	681b      	ldr	r3, [r3, #0]
 800dd36:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800dd3a:	601a      	str	r2, [r3, #0]
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	681b      	ldr	r3, [r3, #0]
 800dd40:	681a      	ldr	r2, [r3, #0]
 800dd42:	68fb      	ldr	r3, [r7, #12]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800dd4a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800dd4c:	68fb      	ldr	r3, [r7, #12]
 800dd4e:	2201      	movs	r2, #1
 800dd50:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800dd54:	68fb      	ldr	r3, [r7, #12]
 800dd56:	2200      	movs	r2, #0
 800dd58:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800dd5c:	2303      	movs	r3, #3
 800dd5e:	e010      	b.n	800dd82 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800dd60:	69bb      	ldr	r3, [r7, #24]
 800dd62:	2b00      	cmp	r3, #0
 800dd64:	d101      	bne.n	800dd6a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800dd66:	2300      	movs	r3, #0
 800dd68:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800dd6a:	69bb      	ldr	r3, [r7, #24]
 800dd6c:	3b01      	subs	r3, #1
 800dd6e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	681b      	ldr	r3, [r3, #0]
 800dd74:	689a      	ldr	r2, [r3, #8]
 800dd76:	68bb      	ldr	r3, [r7, #8]
 800dd78:	4013      	ands	r3, r2
 800dd7a:	687a      	ldr	r2, [r7, #4]
 800dd7c:	429a      	cmp	r2, r3
 800dd7e:	d196      	bne.n	800dcae <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800dd80:	2300      	movs	r3, #0
}
 800dd82:	4618      	mov	r0, r3
 800dd84:	3728      	adds	r7, #40	@ 0x28
 800dd86:	46bd      	mov	sp, r7
 800dd88:	bd80      	pop	{r7, pc}
 800dd8a:	bf00      	nop
 800dd8c:	20000408 	.word	0x20000408

0800dd90 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800dd90:	b580      	push	{r7, lr}
 800dd92:	b086      	sub	sp, #24
 800dd94:	af02      	add	r7, sp, #8
 800dd96:	60f8      	str	r0, [r7, #12]
 800dd98:	60b9      	str	r1, [r7, #8]
 800dd9a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	9300      	str	r3, [sp, #0]
 800dda0:	68bb      	ldr	r3, [r7, #8]
 800dda2:	2200      	movs	r2, #0
 800dda4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800dda8:	68f8      	ldr	r0, [r7, #12]
 800ddaa:	f7ff ff5b 	bl	800dc64 <SPI_WaitFifoStateUntilTimeout>
 800ddae:	4603      	mov	r3, r0
 800ddb0:	2b00      	cmp	r3, #0
 800ddb2:	d007      	beq.n	800ddc4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ddb4:	68fb      	ldr	r3, [r7, #12]
 800ddb6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ddb8:	f043 0220 	orr.w	r2, r3, #32
 800ddbc:	68fb      	ldr	r3, [r7, #12]
 800ddbe:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ddc0:	2303      	movs	r3, #3
 800ddc2:	e027      	b.n	800de14 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	9300      	str	r3, [sp, #0]
 800ddc8:	68bb      	ldr	r3, [r7, #8]
 800ddca:	2200      	movs	r2, #0
 800ddcc:	2180      	movs	r1, #128	@ 0x80
 800ddce:	68f8      	ldr	r0, [r7, #12]
 800ddd0:	f7ff fec0 	bl	800db54 <SPI_WaitFlagStateUntilTimeout>
 800ddd4:	4603      	mov	r3, r0
 800ddd6:	2b00      	cmp	r3, #0
 800ddd8:	d007      	beq.n	800ddea <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ddde:	f043 0220 	orr.w	r2, r3, #32
 800dde2:	68fb      	ldr	r3, [r7, #12]
 800dde4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800dde6:	2303      	movs	r3, #3
 800dde8:	e014      	b.n	800de14 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	9300      	str	r3, [sp, #0]
 800ddee:	68bb      	ldr	r3, [r7, #8]
 800ddf0:	2200      	movs	r2, #0
 800ddf2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800ddf6:	68f8      	ldr	r0, [r7, #12]
 800ddf8:	f7ff ff34 	bl	800dc64 <SPI_WaitFifoStateUntilTimeout>
 800ddfc:	4603      	mov	r3, r0
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	d007      	beq.n	800de12 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800de02:	68fb      	ldr	r3, [r7, #12]
 800de04:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800de06:	f043 0220 	orr.w	r2, r3, #32
 800de0a:	68fb      	ldr	r3, [r7, #12]
 800de0c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800de0e:	2303      	movs	r3, #3
 800de10:	e000      	b.n	800de14 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800de12:	2300      	movs	r3, #0
}
 800de14:	4618      	mov	r0, r3
 800de16:	3710      	adds	r7, #16
 800de18:	46bd      	mov	sp, r7
 800de1a:	bd80      	pop	{r7, pc}

0800de1c <LL_RCC_GetUSARTClockSource>:
{
 800de1c:	b480      	push	{r7}
 800de1e:	b083      	sub	sp, #12
 800de20:	af00      	add	r7, sp, #0
 800de22:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800de24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800de28:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	4013      	ands	r3, r2
}
 800de30:	4618      	mov	r0, r3
 800de32:	370c      	adds	r7, #12
 800de34:	46bd      	mov	sp, r7
 800de36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de3a:	4770      	bx	lr

0800de3c <LL_RCC_GetLPUARTClockSource>:
{
 800de3c:	b480      	push	{r7}
 800de3e:	b083      	sub	sp, #12
 800de40:	af00      	add	r7, sp, #0
 800de42:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800de44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800de48:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	4013      	ands	r3, r2
}
 800de50:	4618      	mov	r0, r3
 800de52:	370c      	adds	r7, #12
 800de54:	46bd      	mov	sp, r7
 800de56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de5a:	4770      	bx	lr

0800de5c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800de5c:	b580      	push	{r7, lr}
 800de5e:	b082      	sub	sp, #8
 800de60:	af00      	add	r7, sp, #0
 800de62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	2b00      	cmp	r3, #0
 800de68:	d101      	bne.n	800de6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800de6a:	2301      	movs	r3, #1
 800de6c:	e042      	b.n	800def4 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de74:	2b00      	cmp	r3, #0
 800de76:	d106      	bne.n	800de86 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	2200      	movs	r2, #0
 800de7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800de80:	6878      	ldr	r0, [r7, #4]
 800de82:	f7f5 f9b1 	bl	80031e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800de86:	687b      	ldr	r3, [r7, #4]
 800de88:	2224      	movs	r2, #36	@ 0x24
 800de8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	681a      	ldr	r2, [r3, #0]
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	f022 0201 	bic.w	r2, r2, #1
 800de9c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d002      	beq.n	800deac <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800dea6:	6878      	ldr	r0, [r7, #4]
 800dea8:	f000 fe36 	bl	800eb18 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800deac:	6878      	ldr	r0, [r7, #4]
 800deae:	f000 fc0b 	bl	800e6c8 <UART_SetConfig>
 800deb2:	4603      	mov	r3, r0
 800deb4:	2b01      	cmp	r3, #1
 800deb6:	d101      	bne.n	800debc <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800deb8:	2301      	movs	r3, #1
 800deba:	e01b      	b.n	800def4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800debc:	687b      	ldr	r3, [r7, #4]
 800debe:	681b      	ldr	r3, [r3, #0]
 800dec0:	685a      	ldr	r2, [r3, #4]
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	681b      	ldr	r3, [r3, #0]
 800dec6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800deca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	689a      	ldr	r2, [r3, #8]
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800deda:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	681b      	ldr	r3, [r3, #0]
 800dee0:	681a      	ldr	r2, [r3, #0]
 800dee2:	687b      	ldr	r3, [r7, #4]
 800dee4:	681b      	ldr	r3, [r3, #0]
 800dee6:	f042 0201 	orr.w	r2, r2, #1
 800deea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800deec:	6878      	ldr	r0, [r7, #4]
 800deee:	f000 feb5 	bl	800ec5c <UART_CheckIdleState>
 800def2:	4603      	mov	r3, r0
}
 800def4:	4618      	mov	r0, r3
 800def6:	3708      	adds	r7, #8
 800def8:	46bd      	mov	sp, r7
 800defa:	bd80      	pop	{r7, pc}

0800defc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800defc:	b580      	push	{r7, lr}
 800defe:	b08a      	sub	sp, #40	@ 0x28
 800df00:	af02      	add	r7, sp, #8
 800df02:	60f8      	str	r0, [r7, #12]
 800df04:	60b9      	str	r1, [r7, #8]
 800df06:	603b      	str	r3, [r7, #0]
 800df08:	4613      	mov	r3, r2
 800df0a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800df12:	2b20      	cmp	r3, #32
 800df14:	d17b      	bne.n	800e00e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800df16:	68bb      	ldr	r3, [r7, #8]
 800df18:	2b00      	cmp	r3, #0
 800df1a:	d002      	beq.n	800df22 <HAL_UART_Transmit+0x26>
 800df1c:	88fb      	ldrh	r3, [r7, #6]
 800df1e:	2b00      	cmp	r3, #0
 800df20:	d101      	bne.n	800df26 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800df22:	2301      	movs	r3, #1
 800df24:	e074      	b.n	800e010 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	2200      	movs	r2, #0
 800df2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	2221      	movs	r2, #33	@ 0x21
 800df32:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800df36:	f7fb ff4d 	bl	8009dd4 <HAL_GetTick>
 800df3a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800df3c:	68fb      	ldr	r3, [r7, #12]
 800df3e:	88fa      	ldrh	r2, [r7, #6]
 800df40:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800df44:	68fb      	ldr	r3, [r7, #12]
 800df46:	88fa      	ldrh	r2, [r7, #6]
 800df48:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800df4c:	68fb      	ldr	r3, [r7, #12]
 800df4e:	689b      	ldr	r3, [r3, #8]
 800df50:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800df54:	d108      	bne.n	800df68 <HAL_UART_Transmit+0x6c>
 800df56:	68fb      	ldr	r3, [r7, #12]
 800df58:	691b      	ldr	r3, [r3, #16]
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d104      	bne.n	800df68 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800df5e:	2300      	movs	r3, #0
 800df60:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800df62:	68bb      	ldr	r3, [r7, #8]
 800df64:	61bb      	str	r3, [r7, #24]
 800df66:	e003      	b.n	800df70 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800df68:	68bb      	ldr	r3, [r7, #8]
 800df6a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800df6c:	2300      	movs	r3, #0
 800df6e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800df70:	e030      	b.n	800dfd4 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800df72:	683b      	ldr	r3, [r7, #0]
 800df74:	9300      	str	r3, [sp, #0]
 800df76:	697b      	ldr	r3, [r7, #20]
 800df78:	2200      	movs	r2, #0
 800df7a:	2180      	movs	r1, #128	@ 0x80
 800df7c:	68f8      	ldr	r0, [r7, #12]
 800df7e:	f000 ff17 	bl	800edb0 <UART_WaitOnFlagUntilTimeout>
 800df82:	4603      	mov	r3, r0
 800df84:	2b00      	cmp	r3, #0
 800df86:	d005      	beq.n	800df94 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800df88:	68fb      	ldr	r3, [r7, #12]
 800df8a:	2220      	movs	r2, #32
 800df8c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800df90:	2303      	movs	r3, #3
 800df92:	e03d      	b.n	800e010 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800df94:	69fb      	ldr	r3, [r7, #28]
 800df96:	2b00      	cmp	r3, #0
 800df98:	d10b      	bne.n	800dfb2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800df9a:	69bb      	ldr	r3, [r7, #24]
 800df9c:	881b      	ldrh	r3, [r3, #0]
 800df9e:	461a      	mov	r2, r3
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	681b      	ldr	r3, [r3, #0]
 800dfa4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800dfa8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800dfaa:	69bb      	ldr	r3, [r7, #24]
 800dfac:	3302      	adds	r3, #2
 800dfae:	61bb      	str	r3, [r7, #24]
 800dfb0:	e007      	b.n	800dfc2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800dfb2:	69fb      	ldr	r3, [r7, #28]
 800dfb4:	781a      	ldrb	r2, [r3, #0]
 800dfb6:	68fb      	ldr	r3, [r7, #12]
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800dfbc:	69fb      	ldr	r3, [r7, #28]
 800dfbe:	3301      	adds	r3, #1
 800dfc0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800dfc2:	68fb      	ldr	r3, [r7, #12]
 800dfc4:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800dfc8:	b29b      	uxth	r3, r3
 800dfca:	3b01      	subs	r3, #1
 800dfcc:	b29a      	uxth	r2, r3
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800dfd4:	68fb      	ldr	r3, [r7, #12]
 800dfd6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800dfda:	b29b      	uxth	r3, r3
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d1c8      	bne.n	800df72 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800dfe0:	683b      	ldr	r3, [r7, #0]
 800dfe2:	9300      	str	r3, [sp, #0]
 800dfe4:	697b      	ldr	r3, [r7, #20]
 800dfe6:	2200      	movs	r2, #0
 800dfe8:	2140      	movs	r1, #64	@ 0x40
 800dfea:	68f8      	ldr	r0, [r7, #12]
 800dfec:	f000 fee0 	bl	800edb0 <UART_WaitOnFlagUntilTimeout>
 800dff0:	4603      	mov	r3, r0
 800dff2:	2b00      	cmp	r3, #0
 800dff4:	d005      	beq.n	800e002 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800dff6:	68fb      	ldr	r3, [r7, #12]
 800dff8:	2220      	movs	r2, #32
 800dffa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800dffe:	2303      	movs	r3, #3
 800e000:	e006      	b.n	800e010 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800e002:	68fb      	ldr	r3, [r7, #12]
 800e004:	2220      	movs	r2, #32
 800e006:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800e00a:	2300      	movs	r3, #0
 800e00c:	e000      	b.n	800e010 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800e00e:	2302      	movs	r3, #2
  }
}
 800e010:	4618      	mov	r0, r3
 800e012:	3720      	adds	r7, #32
 800e014:	46bd      	mov	sp, r7
 800e016:	bd80      	pop	{r7, pc}

0800e018 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800e018:	b580      	push	{r7, lr}
 800e01a:	b0ba      	sub	sp, #232	@ 0xe8
 800e01c:	af00      	add	r7, sp, #0
 800e01e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	69db      	ldr	r3, [r3, #28]
 800e026:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	681b      	ldr	r3, [r3, #0]
 800e030:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	689b      	ldr	r3, [r3, #8]
 800e03a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800e03e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800e042:	f640 030f 	movw	r3, #2063	@ 0x80f
 800e046:	4013      	ands	r3, r2
 800e048:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800e04c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e050:	2b00      	cmp	r3, #0
 800e052:	d11b      	bne.n	800e08c <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e054:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e058:	f003 0320 	and.w	r3, r3, #32
 800e05c:	2b00      	cmp	r3, #0
 800e05e:	d015      	beq.n	800e08c <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e060:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e064:	f003 0320 	and.w	r3, r3, #32
 800e068:	2b00      	cmp	r3, #0
 800e06a:	d105      	bne.n	800e078 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e06c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e070:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e074:	2b00      	cmp	r3, #0
 800e076:	d009      	beq.n	800e08c <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	f000 8300 	beq.w	800e682 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e086:	6878      	ldr	r0, [r7, #4]
 800e088:	4798      	blx	r3
      }
      return;
 800e08a:	e2fa      	b.n	800e682 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800e08c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e090:	2b00      	cmp	r3, #0
 800e092:	f000 8123 	beq.w	800e2dc <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800e096:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e09a:	4b8d      	ldr	r3, [pc, #564]	@ (800e2d0 <HAL_UART_IRQHandler+0x2b8>)
 800e09c:	4013      	ands	r3, r2
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d106      	bne.n	800e0b0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800e0a2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800e0a6:	4b8b      	ldr	r3, [pc, #556]	@ (800e2d4 <HAL_UART_IRQHandler+0x2bc>)
 800e0a8:	4013      	ands	r3, r2
 800e0aa:	2b00      	cmp	r3, #0
 800e0ac:	f000 8116 	beq.w	800e2dc <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800e0b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e0b4:	f003 0301 	and.w	r3, r3, #1
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d011      	beq.n	800e0e0 <HAL_UART_IRQHandler+0xc8>
 800e0bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e0c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800e0c4:	2b00      	cmp	r3, #0
 800e0c6:	d00b      	beq.n	800e0e0 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	681b      	ldr	r3, [r3, #0]
 800e0cc:	2201      	movs	r2, #1
 800e0ce:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800e0d0:	687b      	ldr	r3, [r7, #4]
 800e0d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e0d6:	f043 0201 	orr.w	r2, r3, #1
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e0e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e0e4:	f003 0302 	and.w	r3, r3, #2
 800e0e8:	2b00      	cmp	r3, #0
 800e0ea:	d011      	beq.n	800e110 <HAL_UART_IRQHandler+0xf8>
 800e0ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e0f0:	f003 0301 	and.w	r3, r3, #1
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d00b      	beq.n	800e110 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	681b      	ldr	r3, [r3, #0]
 800e0fc:	2202      	movs	r2, #2
 800e0fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e106:	f043 0204 	orr.w	r2, r3, #4
 800e10a:	687b      	ldr	r3, [r7, #4]
 800e10c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800e110:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e114:	f003 0304 	and.w	r3, r3, #4
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d011      	beq.n	800e140 <HAL_UART_IRQHandler+0x128>
 800e11c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e120:	f003 0301 	and.w	r3, r3, #1
 800e124:	2b00      	cmp	r3, #0
 800e126:	d00b      	beq.n	800e140 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	681b      	ldr	r3, [r3, #0]
 800e12c:	2204      	movs	r2, #4
 800e12e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e136:	f043 0202 	orr.w	r2, r3, #2
 800e13a:	687b      	ldr	r3, [r7, #4]
 800e13c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800e140:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e144:	f003 0308 	and.w	r3, r3, #8
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d017      	beq.n	800e17c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e14c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e150:	f003 0320 	and.w	r3, r3, #32
 800e154:	2b00      	cmp	r3, #0
 800e156:	d105      	bne.n	800e164 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800e158:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800e15c:	4b5c      	ldr	r3, [pc, #368]	@ (800e2d0 <HAL_UART_IRQHandler+0x2b8>)
 800e15e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800e160:	2b00      	cmp	r3, #0
 800e162:	d00b      	beq.n	800e17c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	681b      	ldr	r3, [r3, #0]
 800e168:	2208      	movs	r2, #8
 800e16a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e172:	f043 0208 	orr.w	r2, r3, #8
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800e17c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e180:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800e184:	2b00      	cmp	r3, #0
 800e186:	d012      	beq.n	800e1ae <HAL_UART_IRQHandler+0x196>
 800e188:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e18c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800e190:	2b00      	cmp	r3, #0
 800e192:	d00c      	beq.n	800e1ae <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800e19c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800e19e:	687b      	ldr	r3, [r7, #4]
 800e1a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e1a4:	f043 0220 	orr.w	r2, r3, #32
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e1b4:	2b00      	cmp	r3, #0
 800e1b6:	f000 8266 	beq.w	800e686 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800e1ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e1be:	f003 0320 	and.w	r3, r3, #32
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d013      	beq.n	800e1ee <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800e1c6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e1ca:	f003 0320 	and.w	r3, r3, #32
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	d105      	bne.n	800e1de <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800e1d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e1d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800e1da:	2b00      	cmp	r3, #0
 800e1dc:	d007      	beq.n	800e1ee <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d003      	beq.n	800e1ee <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800e1e6:	687b      	ldr	r3, [r7, #4]
 800e1e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e1ea:	6878      	ldr	r0, [r7, #4]
 800e1ec:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e1f4:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	689b      	ldr	r3, [r3, #8]
 800e1fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e202:	2b40      	cmp	r3, #64	@ 0x40
 800e204:	d005      	beq.n	800e212 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800e206:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e20a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d054      	beq.n	800e2bc <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800e212:	6878      	ldr	r0, [r7, #4]
 800e214:	f000 fe39 	bl	800ee8a <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	681b      	ldr	r3, [r3, #0]
 800e21c:	689b      	ldr	r3, [r3, #8]
 800e21e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e222:	2b40      	cmp	r3, #64	@ 0x40
 800e224:	d146      	bne.n	800e2b4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	3308      	adds	r3, #8
 800e22c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e230:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e234:	e853 3f00 	ldrex	r3, [r3]
 800e238:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800e23c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e240:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e244:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e248:	687b      	ldr	r3, [r7, #4]
 800e24a:	681b      	ldr	r3, [r3, #0]
 800e24c:	3308      	adds	r3, #8
 800e24e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800e252:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800e256:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e25a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800e25e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800e262:	e841 2300 	strex	r3, r2, [r1]
 800e266:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800e26a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e26e:	2b00      	cmp	r3, #0
 800e270:	d1d9      	bne.n	800e226 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800e272:	687b      	ldr	r3, [r7, #4]
 800e274:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e278:	2b00      	cmp	r3, #0
 800e27a:	d017      	beq.n	800e2ac <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800e27c:	687b      	ldr	r3, [r7, #4]
 800e27e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e282:	4a15      	ldr	r2, [pc, #84]	@ (800e2d8 <HAL_UART_IRQHandler+0x2c0>)
 800e284:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e28c:	4618      	mov	r0, r3
 800e28e:	f7fc f872 	bl	800a376 <HAL_DMA_Abort_IT>
 800e292:	4603      	mov	r3, r0
 800e294:	2b00      	cmp	r3, #0
 800e296:	d019      	beq.n	800e2cc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e29e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2a0:	687a      	ldr	r2, [r7, #4]
 800e2a2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800e2a6:	4610      	mov	r0, r2
 800e2a8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e2aa:	e00f      	b.n	800e2cc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800e2ac:	6878      	ldr	r0, [r7, #4]
 800e2ae:	f000 f9f5 	bl	800e69c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e2b2:	e00b      	b.n	800e2cc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800e2b4:	6878      	ldr	r0, [r7, #4]
 800e2b6:	f000 f9f1 	bl	800e69c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e2ba:	e007      	b.n	800e2cc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800e2bc:	6878      	ldr	r0, [r7, #4]
 800e2be:	f000 f9ed 	bl	800e69c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	2200      	movs	r2, #0
 800e2c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800e2ca:	e1dc      	b.n	800e686 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e2cc:	bf00      	nop
    return;
 800e2ce:	e1da      	b.n	800e686 <HAL_UART_IRQHandler+0x66e>
 800e2d0:	10000001 	.word	0x10000001
 800e2d4:	04000120 	.word	0x04000120
 800e2d8:	0800ef57 	.word	0x0800ef57

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e2dc:	687b      	ldr	r3, [r7, #4]
 800e2de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e2e0:	2b01      	cmp	r3, #1
 800e2e2:	f040 8170 	bne.w	800e5c6 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800e2e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e2ea:	f003 0310 	and.w	r3, r3, #16
 800e2ee:	2b00      	cmp	r3, #0
 800e2f0:	f000 8169 	beq.w	800e5c6 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800e2f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e2f8:	f003 0310 	and.w	r3, r3, #16
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	f000 8162 	beq.w	800e5c6 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e302:	687b      	ldr	r3, [r7, #4]
 800e304:	681b      	ldr	r3, [r3, #0]
 800e306:	2210      	movs	r2, #16
 800e308:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	689b      	ldr	r3, [r3, #8]
 800e310:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e314:	2b40      	cmp	r3, #64	@ 0x40
 800e316:	f040 80d8 	bne.w	800e4ca <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e320:	681b      	ldr	r3, [r3, #0]
 800e322:	685b      	ldr	r3, [r3, #4]
 800e324:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800e328:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	f000 80af 	beq.w	800e490 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e338:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e33c:	429a      	cmp	r2, r3
 800e33e:	f080 80a7 	bcs.w	800e490 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800e342:	687b      	ldr	r3, [r7, #4]
 800e344:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e348:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e352:	681b      	ldr	r3, [r3, #0]
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	f003 0320 	and.w	r3, r3, #32
 800e35a:	2b00      	cmp	r3, #0
 800e35c:	f040 8087 	bne.w	800e46e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	681b      	ldr	r3, [r3, #0]
 800e364:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e368:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800e36c:	e853 3f00 	ldrex	r3, [r3]
 800e370:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800e374:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e378:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e37c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e380:	687b      	ldr	r3, [r7, #4]
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	461a      	mov	r2, r3
 800e386:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e38a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800e38e:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e392:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800e396:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800e39a:	e841 2300 	strex	r3, r2, [r1]
 800e39e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800e3a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d1da      	bne.n	800e360 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e3aa:	687b      	ldr	r3, [r7, #4]
 800e3ac:	681b      	ldr	r3, [r3, #0]
 800e3ae:	3308      	adds	r3, #8
 800e3b0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3b2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800e3b4:	e853 3f00 	ldrex	r3, [r3]
 800e3b8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800e3ba:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800e3bc:	f023 0301 	bic.w	r3, r3, #1
 800e3c0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e3c4:	687b      	ldr	r3, [r7, #4]
 800e3c6:	681b      	ldr	r3, [r3, #0]
 800e3c8:	3308      	adds	r3, #8
 800e3ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800e3ce:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800e3d2:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3d4:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800e3d6:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800e3da:	e841 2300 	strex	r3, r2, [r1]
 800e3de:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800e3e0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d1e1      	bne.n	800e3aa <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e3e6:	687b      	ldr	r3, [r7, #4]
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	3308      	adds	r3, #8
 800e3ec:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3ee:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800e3f0:	e853 3f00 	ldrex	r3, [r3]
 800e3f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800e3f6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e3f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e3fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e400:	687b      	ldr	r3, [r7, #4]
 800e402:	681b      	ldr	r3, [r3, #0]
 800e404:	3308      	adds	r3, #8
 800e406:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800e40a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800e40c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e40e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800e410:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800e412:	e841 2300 	strex	r3, r2, [r1]
 800e416:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800e418:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e41a:	2b00      	cmp	r3, #0
 800e41c:	d1e3      	bne.n	800e3e6 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	2220      	movs	r2, #32
 800e422:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e426:	687b      	ldr	r3, [r7, #4]
 800e428:	2200      	movs	r2, #0
 800e42a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e42c:	687b      	ldr	r3, [r7, #4]
 800e42e:	681b      	ldr	r3, [r3, #0]
 800e430:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e432:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e434:	e853 3f00 	ldrex	r3, [r3]
 800e438:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800e43a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e43c:	f023 0310 	bic.w	r3, r3, #16
 800e440:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e444:	687b      	ldr	r3, [r7, #4]
 800e446:	681b      	ldr	r3, [r3, #0]
 800e448:	461a      	mov	r2, r3
 800e44a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e44e:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e450:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e452:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e454:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e456:	e841 2300 	strex	r3, r2, [r1]
 800e45a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e45c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d1e4      	bne.n	800e42c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800e462:	687b      	ldr	r3, [r7, #4]
 800e464:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e468:	4618      	mov	r0, r3
 800e46a:	f7fb ff25 	bl	800a2b8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	2202      	movs	r2, #2
 800e472:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e474:	687b      	ldr	r3, [r7, #4]
 800e476:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e480:	b29b      	uxth	r3, r3
 800e482:	1ad3      	subs	r3, r2, r3
 800e484:	b29b      	uxth	r3, r3
 800e486:	4619      	mov	r1, r3
 800e488:	6878      	ldr	r0, [r7, #4]
 800e48a:	f000 f911 	bl	800e6b0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800e48e:	e0fc      	b.n	800e68a <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e496:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800e49a:	429a      	cmp	r2, r3
 800e49c:	f040 80f5 	bne.w	800e68a <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800e4a0:	687b      	ldr	r3, [r7, #4]
 800e4a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e4a6:	681b      	ldr	r3, [r3, #0]
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	f003 0320 	and.w	r3, r3, #32
 800e4ae:	2b20      	cmp	r3, #32
 800e4b0:	f040 80eb 	bne.w	800e68a <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	2202      	movs	r2, #2
 800e4b8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e4c0:	4619      	mov	r1, r3
 800e4c2:	6878      	ldr	r0, [r7, #4]
 800e4c4:	f000 f8f4 	bl	800e6b0 <HAL_UARTEx_RxEventCallback>
      return;
 800e4c8:	e0df      	b.n	800e68a <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800e4ca:	687b      	ldr	r3, [r7, #4]
 800e4cc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e4d0:	687b      	ldr	r3, [r7, #4]
 800e4d2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e4d6:	b29b      	uxth	r3, r3
 800e4d8:	1ad3      	subs	r3, r2, r3
 800e4da:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e4e4:	b29b      	uxth	r3, r3
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	f000 80d1 	beq.w	800e68e <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800e4ec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	f000 80cc 	beq.w	800e68e <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	681b      	ldr	r3, [r3, #0]
 800e4fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e4fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4fe:	e853 3f00 	ldrex	r3, [r3]
 800e502:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e504:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e506:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e50a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e50e:	687b      	ldr	r3, [r7, #4]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	461a      	mov	r2, r3
 800e514:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e518:	647b      	str	r3, [r7, #68]	@ 0x44
 800e51a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e51c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e51e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e520:	e841 2300 	strex	r3, r2, [r1]
 800e524:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e526:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e528:	2b00      	cmp	r3, #0
 800e52a:	d1e4      	bne.n	800e4f6 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	681b      	ldr	r3, [r3, #0]
 800e530:	3308      	adds	r3, #8
 800e532:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e536:	e853 3f00 	ldrex	r3, [r3]
 800e53a:	623b      	str	r3, [r7, #32]
   return(result);
 800e53c:	6a3b      	ldr	r3, [r7, #32]
 800e53e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e542:	f023 0301 	bic.w	r3, r3, #1
 800e546:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	681b      	ldr	r3, [r3, #0]
 800e54e:	3308      	adds	r3, #8
 800e550:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800e554:	633a      	str	r2, [r7, #48]	@ 0x30
 800e556:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e558:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e55a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e55c:	e841 2300 	strex	r3, r2, [r1]
 800e560:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e564:	2b00      	cmp	r3, #0
 800e566:	d1e1      	bne.n	800e52c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800e568:	687b      	ldr	r3, [r7, #4]
 800e56a:	2220      	movs	r2, #32
 800e56c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e570:	687b      	ldr	r3, [r7, #4]
 800e572:	2200      	movs	r2, #0
 800e574:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800e576:	687b      	ldr	r3, [r7, #4]
 800e578:	2200      	movs	r2, #0
 800e57a:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e582:	693b      	ldr	r3, [r7, #16]
 800e584:	e853 3f00 	ldrex	r3, [r3]
 800e588:	60fb      	str	r3, [r7, #12]
   return(result);
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	f023 0310 	bic.w	r3, r3, #16
 800e590:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e594:	687b      	ldr	r3, [r7, #4]
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	461a      	mov	r2, r3
 800e59a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800e59e:	61fb      	str	r3, [r7, #28]
 800e5a0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e5a2:	69b9      	ldr	r1, [r7, #24]
 800e5a4:	69fa      	ldr	r2, [r7, #28]
 800e5a6:	e841 2300 	strex	r3, r2, [r1]
 800e5aa:	617b      	str	r3, [r7, #20]
   return(result);
 800e5ac:	697b      	ldr	r3, [r7, #20]
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	d1e4      	bne.n	800e57c <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	2202      	movs	r2, #2
 800e5b6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800e5b8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800e5bc:	4619      	mov	r1, r3
 800e5be:	6878      	ldr	r0, [r7, #4]
 800e5c0:	f000 f876 	bl	800e6b0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800e5c4:	e063      	b.n	800e68e <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800e5c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e5ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800e5ce:	2b00      	cmp	r3, #0
 800e5d0:	d00e      	beq.n	800e5f0 <HAL_UART_IRQHandler+0x5d8>
 800e5d2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e5d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d008      	beq.n	800e5f0 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800e5e6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800e5e8:	6878      	ldr	r0, [r7, #4]
 800e5ea:	f000 fcf1 	bl	800efd0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e5ee:	e051      	b.n	800e694 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800e5f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e5f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e5f8:	2b00      	cmp	r3, #0
 800e5fa:	d014      	beq.n	800e626 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800e5fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e600:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e604:	2b00      	cmp	r3, #0
 800e606:	d105      	bne.n	800e614 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800e608:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e60c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e610:	2b00      	cmp	r3, #0
 800e612:	d008      	beq.n	800e626 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d03a      	beq.n	800e692 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e620:	6878      	ldr	r0, [r7, #4]
 800e622:	4798      	blx	r3
    }
    return;
 800e624:	e035      	b.n	800e692 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800e626:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e62a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e62e:	2b00      	cmp	r3, #0
 800e630:	d009      	beq.n	800e646 <HAL_UART_IRQHandler+0x62e>
 800e632:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e636:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e63a:	2b00      	cmp	r3, #0
 800e63c:	d003      	beq.n	800e646 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800e63e:	6878      	ldr	r0, [r7, #4]
 800e640:	f000 fc9b 	bl	800ef7a <UART_EndTransmit_IT>
    return;
 800e644:	e026      	b.n	800e694 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800e646:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e64a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800e64e:	2b00      	cmp	r3, #0
 800e650:	d009      	beq.n	800e666 <HAL_UART_IRQHandler+0x64e>
 800e652:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e656:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d003      	beq.n	800e666 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800e65e:	6878      	ldr	r0, [r7, #4]
 800e660:	f000 fcca 	bl	800eff8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e664:	e016      	b.n	800e694 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800e666:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e66a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800e66e:	2b00      	cmp	r3, #0
 800e670:	d010      	beq.n	800e694 <HAL_UART_IRQHandler+0x67c>
 800e672:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e676:	2b00      	cmp	r3, #0
 800e678:	da0c      	bge.n	800e694 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800e67a:	6878      	ldr	r0, [r7, #4]
 800e67c:	f000 fcb2 	bl	800efe4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800e680:	e008      	b.n	800e694 <HAL_UART_IRQHandler+0x67c>
      return;
 800e682:	bf00      	nop
 800e684:	e006      	b.n	800e694 <HAL_UART_IRQHandler+0x67c>
    return;
 800e686:	bf00      	nop
 800e688:	e004      	b.n	800e694 <HAL_UART_IRQHandler+0x67c>
      return;
 800e68a:	bf00      	nop
 800e68c:	e002      	b.n	800e694 <HAL_UART_IRQHandler+0x67c>
      return;
 800e68e:	bf00      	nop
 800e690:	e000      	b.n	800e694 <HAL_UART_IRQHandler+0x67c>
    return;
 800e692:	bf00      	nop
  }
}
 800e694:	37e8      	adds	r7, #232	@ 0xe8
 800e696:	46bd      	mov	sp, r7
 800e698:	bd80      	pop	{r7, pc}
 800e69a:	bf00      	nop

0800e69c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800e69c:	b480      	push	{r7}
 800e69e:	b083      	sub	sp, #12
 800e6a0:	af00      	add	r7, sp, #0
 800e6a2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800e6a4:	bf00      	nop
 800e6a6:	370c      	adds	r7, #12
 800e6a8:	46bd      	mov	sp, r7
 800e6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6ae:	4770      	bx	lr

0800e6b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800e6b0:	b480      	push	{r7}
 800e6b2:	b083      	sub	sp, #12
 800e6b4:	af00      	add	r7, sp, #0
 800e6b6:	6078      	str	r0, [r7, #4]
 800e6b8:	460b      	mov	r3, r1
 800e6ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800e6bc:	bf00      	nop
 800e6be:	370c      	adds	r7, #12
 800e6c0:	46bd      	mov	sp, r7
 800e6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6c6:	4770      	bx	lr

0800e6c8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e6c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e6cc:	b08c      	sub	sp, #48	@ 0x30
 800e6ce:	af00      	add	r7, sp, #0
 800e6d0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800e6d8:	697b      	ldr	r3, [r7, #20]
 800e6da:	689a      	ldr	r2, [r3, #8]
 800e6dc:	697b      	ldr	r3, [r7, #20]
 800e6de:	691b      	ldr	r3, [r3, #16]
 800e6e0:	431a      	orrs	r2, r3
 800e6e2:	697b      	ldr	r3, [r7, #20]
 800e6e4:	695b      	ldr	r3, [r3, #20]
 800e6e6:	431a      	orrs	r2, r3
 800e6e8:	697b      	ldr	r3, [r7, #20]
 800e6ea:	69db      	ldr	r3, [r3, #28]
 800e6ec:	4313      	orrs	r3, r2
 800e6ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800e6f0:	697b      	ldr	r3, [r7, #20]
 800e6f2:	681b      	ldr	r3, [r3, #0]
 800e6f4:	681a      	ldr	r2, [r3, #0]
 800e6f6:	4baf      	ldr	r3, [pc, #700]	@ (800e9b4 <UART_SetConfig+0x2ec>)
 800e6f8:	4013      	ands	r3, r2
 800e6fa:	697a      	ldr	r2, [r7, #20]
 800e6fc:	6812      	ldr	r2, [r2, #0]
 800e6fe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e700:	430b      	orrs	r3, r1
 800e702:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e704:	697b      	ldr	r3, [r7, #20]
 800e706:	681b      	ldr	r3, [r3, #0]
 800e708:	685b      	ldr	r3, [r3, #4]
 800e70a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800e70e:	697b      	ldr	r3, [r7, #20]
 800e710:	68da      	ldr	r2, [r3, #12]
 800e712:	697b      	ldr	r3, [r7, #20]
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	430a      	orrs	r2, r1
 800e718:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800e71a:	697b      	ldr	r3, [r7, #20]
 800e71c:	699b      	ldr	r3, [r3, #24]
 800e71e:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800e720:	697b      	ldr	r3, [r7, #20]
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	4aa4      	ldr	r2, [pc, #656]	@ (800e9b8 <UART_SetConfig+0x2f0>)
 800e726:	4293      	cmp	r3, r2
 800e728:	d004      	beq.n	800e734 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800e72a:	697b      	ldr	r3, [r7, #20]
 800e72c:	6a1b      	ldr	r3, [r3, #32]
 800e72e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e730:	4313      	orrs	r3, r2
 800e732:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800e734:	697b      	ldr	r3, [r7, #20]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	689b      	ldr	r3, [r3, #8]
 800e73a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800e73e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800e742:	697a      	ldr	r2, [r7, #20]
 800e744:	6812      	ldr	r2, [r2, #0]
 800e746:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e748:	430b      	orrs	r3, r1
 800e74a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800e74c:	697b      	ldr	r3, [r7, #20]
 800e74e:	681b      	ldr	r3, [r3, #0]
 800e750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e752:	f023 010f 	bic.w	r1, r3, #15
 800e756:	697b      	ldr	r3, [r7, #20]
 800e758:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e75a:	697b      	ldr	r3, [r7, #20]
 800e75c:	681b      	ldr	r3, [r3, #0]
 800e75e:	430a      	orrs	r2, r1
 800e760:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800e762:	697b      	ldr	r3, [r7, #20]
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	4a95      	ldr	r2, [pc, #596]	@ (800e9bc <UART_SetConfig+0x2f4>)
 800e768:	4293      	cmp	r3, r2
 800e76a:	d125      	bne.n	800e7b8 <UART_SetConfig+0xf0>
 800e76c:	2003      	movs	r0, #3
 800e76e:	f7ff fb55 	bl	800de1c <LL_RCC_GetUSARTClockSource>
 800e772:	4603      	mov	r3, r0
 800e774:	2b03      	cmp	r3, #3
 800e776:	d81b      	bhi.n	800e7b0 <UART_SetConfig+0xe8>
 800e778:	a201      	add	r2, pc, #4	@ (adr r2, 800e780 <UART_SetConfig+0xb8>)
 800e77a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e77e:	bf00      	nop
 800e780:	0800e791 	.word	0x0800e791
 800e784:	0800e7a1 	.word	0x0800e7a1
 800e788:	0800e799 	.word	0x0800e799
 800e78c:	0800e7a9 	.word	0x0800e7a9
 800e790:	2301      	movs	r3, #1
 800e792:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e796:	e042      	b.n	800e81e <UART_SetConfig+0x156>
 800e798:	2302      	movs	r3, #2
 800e79a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e79e:	e03e      	b.n	800e81e <UART_SetConfig+0x156>
 800e7a0:	2304      	movs	r3, #4
 800e7a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e7a6:	e03a      	b.n	800e81e <UART_SetConfig+0x156>
 800e7a8:	2308      	movs	r3, #8
 800e7aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e7ae:	e036      	b.n	800e81e <UART_SetConfig+0x156>
 800e7b0:	2310      	movs	r3, #16
 800e7b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e7b6:	e032      	b.n	800e81e <UART_SetConfig+0x156>
 800e7b8:	697b      	ldr	r3, [r7, #20]
 800e7ba:	681b      	ldr	r3, [r3, #0]
 800e7bc:	4a7e      	ldr	r2, [pc, #504]	@ (800e9b8 <UART_SetConfig+0x2f0>)
 800e7be:	4293      	cmp	r3, r2
 800e7c0:	d12a      	bne.n	800e818 <UART_SetConfig+0x150>
 800e7c2:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800e7c6:	f7ff fb39 	bl	800de3c <LL_RCC_GetLPUARTClockSource>
 800e7ca:	4603      	mov	r3, r0
 800e7cc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e7d0:	d01a      	beq.n	800e808 <UART_SetConfig+0x140>
 800e7d2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800e7d6:	d81b      	bhi.n	800e810 <UART_SetConfig+0x148>
 800e7d8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e7dc:	d00c      	beq.n	800e7f8 <UART_SetConfig+0x130>
 800e7de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e7e2:	d815      	bhi.n	800e810 <UART_SetConfig+0x148>
 800e7e4:	2b00      	cmp	r3, #0
 800e7e6:	d003      	beq.n	800e7f0 <UART_SetConfig+0x128>
 800e7e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800e7ec:	d008      	beq.n	800e800 <UART_SetConfig+0x138>
 800e7ee:	e00f      	b.n	800e810 <UART_SetConfig+0x148>
 800e7f0:	2300      	movs	r3, #0
 800e7f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e7f6:	e012      	b.n	800e81e <UART_SetConfig+0x156>
 800e7f8:	2302      	movs	r3, #2
 800e7fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e7fe:	e00e      	b.n	800e81e <UART_SetConfig+0x156>
 800e800:	2304      	movs	r3, #4
 800e802:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e806:	e00a      	b.n	800e81e <UART_SetConfig+0x156>
 800e808:	2308      	movs	r3, #8
 800e80a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e80e:	e006      	b.n	800e81e <UART_SetConfig+0x156>
 800e810:	2310      	movs	r3, #16
 800e812:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800e816:	e002      	b.n	800e81e <UART_SetConfig+0x156>
 800e818:	2310      	movs	r3, #16
 800e81a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800e81e:	697b      	ldr	r3, [r7, #20]
 800e820:	681b      	ldr	r3, [r3, #0]
 800e822:	4a65      	ldr	r2, [pc, #404]	@ (800e9b8 <UART_SetConfig+0x2f0>)
 800e824:	4293      	cmp	r3, r2
 800e826:	f040 8097 	bne.w	800e958 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800e82a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e82e:	2b08      	cmp	r3, #8
 800e830:	d823      	bhi.n	800e87a <UART_SetConfig+0x1b2>
 800e832:	a201      	add	r2, pc, #4	@ (adr r2, 800e838 <UART_SetConfig+0x170>)
 800e834:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e838:	0800e85d 	.word	0x0800e85d
 800e83c:	0800e87b 	.word	0x0800e87b
 800e840:	0800e865 	.word	0x0800e865
 800e844:	0800e87b 	.word	0x0800e87b
 800e848:	0800e86b 	.word	0x0800e86b
 800e84c:	0800e87b 	.word	0x0800e87b
 800e850:	0800e87b 	.word	0x0800e87b
 800e854:	0800e87b 	.word	0x0800e87b
 800e858:	0800e873 	.word	0x0800e873
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e85c:	f7fd fefa 	bl	800c654 <HAL_RCC_GetPCLK1Freq>
 800e860:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e862:	e010      	b.n	800e886 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e864:	4b56      	ldr	r3, [pc, #344]	@ (800e9c0 <UART_SetConfig+0x2f8>)
 800e866:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e868:	e00d      	b.n	800e886 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e86a:	f7fd fe73 	bl	800c554 <HAL_RCC_GetSysClockFreq>
 800e86e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e870:	e009      	b.n	800e886 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e872:	f248 0306 	movw	r3, #32774	@ 0x8006
 800e876:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e878:	e005      	b.n	800e886 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800e87a:	2300      	movs	r3, #0
 800e87c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e87e:	2301      	movs	r3, #1
 800e880:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e884:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800e886:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e888:	2b00      	cmp	r3, #0
 800e88a:	f000 812b 	beq.w	800eae4 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800e88e:	697b      	ldr	r3, [r7, #20]
 800e890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e892:	4a4c      	ldr	r2, [pc, #304]	@ (800e9c4 <UART_SetConfig+0x2fc>)
 800e894:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e898:	461a      	mov	r2, r3
 800e89a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e89c:	fbb3 f3f2 	udiv	r3, r3, r2
 800e8a0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e8a2:	697b      	ldr	r3, [r7, #20]
 800e8a4:	685a      	ldr	r2, [r3, #4]
 800e8a6:	4613      	mov	r3, r2
 800e8a8:	005b      	lsls	r3, r3, #1
 800e8aa:	4413      	add	r3, r2
 800e8ac:	69ba      	ldr	r2, [r7, #24]
 800e8ae:	429a      	cmp	r2, r3
 800e8b0:	d305      	bcc.n	800e8be <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800e8b2:	697b      	ldr	r3, [r7, #20]
 800e8b4:	685b      	ldr	r3, [r3, #4]
 800e8b6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800e8b8:	69ba      	ldr	r2, [r7, #24]
 800e8ba:	429a      	cmp	r2, r3
 800e8bc:	d903      	bls.n	800e8c6 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800e8be:	2301      	movs	r3, #1
 800e8c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e8c4:	e10e      	b.n	800eae4 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e8c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8c8:	2200      	movs	r2, #0
 800e8ca:	60bb      	str	r3, [r7, #8]
 800e8cc:	60fa      	str	r2, [r7, #12]
 800e8ce:	697b      	ldr	r3, [r7, #20]
 800e8d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e8d2:	4a3c      	ldr	r2, [pc, #240]	@ (800e9c4 <UART_SetConfig+0x2fc>)
 800e8d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e8d8:	b29b      	uxth	r3, r3
 800e8da:	2200      	movs	r2, #0
 800e8dc:	603b      	str	r3, [r7, #0]
 800e8de:	607a      	str	r2, [r7, #4]
 800e8e0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e8e4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800e8e8:	f7f2 f936 	bl	8000b58 <__aeabi_uldivmod>
 800e8ec:	4602      	mov	r2, r0
 800e8ee:	460b      	mov	r3, r1
 800e8f0:	4610      	mov	r0, r2
 800e8f2:	4619      	mov	r1, r3
 800e8f4:	f04f 0200 	mov.w	r2, #0
 800e8f8:	f04f 0300 	mov.w	r3, #0
 800e8fc:	020b      	lsls	r3, r1, #8
 800e8fe:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800e902:	0202      	lsls	r2, r0, #8
 800e904:	6979      	ldr	r1, [r7, #20]
 800e906:	6849      	ldr	r1, [r1, #4]
 800e908:	0849      	lsrs	r1, r1, #1
 800e90a:	2000      	movs	r0, #0
 800e90c:	460c      	mov	r4, r1
 800e90e:	4605      	mov	r5, r0
 800e910:	eb12 0804 	adds.w	r8, r2, r4
 800e914:	eb43 0905 	adc.w	r9, r3, r5
 800e918:	697b      	ldr	r3, [r7, #20]
 800e91a:	685b      	ldr	r3, [r3, #4]
 800e91c:	2200      	movs	r2, #0
 800e91e:	469a      	mov	sl, r3
 800e920:	4693      	mov	fp, r2
 800e922:	4652      	mov	r2, sl
 800e924:	465b      	mov	r3, fp
 800e926:	4640      	mov	r0, r8
 800e928:	4649      	mov	r1, r9
 800e92a:	f7f2 f915 	bl	8000b58 <__aeabi_uldivmod>
 800e92e:	4602      	mov	r2, r0
 800e930:	460b      	mov	r3, r1
 800e932:	4613      	mov	r3, r2
 800e934:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800e936:	6a3b      	ldr	r3, [r7, #32]
 800e938:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800e93c:	d308      	bcc.n	800e950 <UART_SetConfig+0x288>
 800e93e:	6a3b      	ldr	r3, [r7, #32]
 800e940:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800e944:	d204      	bcs.n	800e950 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800e946:	697b      	ldr	r3, [r7, #20]
 800e948:	681b      	ldr	r3, [r3, #0]
 800e94a:	6a3a      	ldr	r2, [r7, #32]
 800e94c:	60da      	str	r2, [r3, #12]
 800e94e:	e0c9      	b.n	800eae4 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800e950:	2301      	movs	r3, #1
 800e952:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800e956:	e0c5      	b.n	800eae4 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e958:	697b      	ldr	r3, [r7, #20]
 800e95a:	69db      	ldr	r3, [r3, #28]
 800e95c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e960:	d16d      	bne.n	800ea3e <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800e962:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800e966:	3b01      	subs	r3, #1
 800e968:	2b07      	cmp	r3, #7
 800e96a:	d82d      	bhi.n	800e9c8 <UART_SetConfig+0x300>
 800e96c:	a201      	add	r2, pc, #4	@ (adr r2, 800e974 <UART_SetConfig+0x2ac>)
 800e96e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e972:	bf00      	nop
 800e974:	0800e995 	.word	0x0800e995
 800e978:	0800e99d 	.word	0x0800e99d
 800e97c:	0800e9c9 	.word	0x0800e9c9
 800e980:	0800e9a3 	.word	0x0800e9a3
 800e984:	0800e9c9 	.word	0x0800e9c9
 800e988:	0800e9c9 	.word	0x0800e9c9
 800e98c:	0800e9c9 	.word	0x0800e9c9
 800e990:	0800e9ab 	.word	0x0800e9ab
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e994:	f7fd fe74 	bl	800c680 <HAL_RCC_GetPCLK2Freq>
 800e998:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e99a:	e01b      	b.n	800e9d4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800e99c:	4b08      	ldr	r3, [pc, #32]	@ (800e9c0 <UART_SetConfig+0x2f8>)
 800e99e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e9a0:	e018      	b.n	800e9d4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e9a2:	f7fd fdd7 	bl	800c554 <HAL_RCC_GetSysClockFreq>
 800e9a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800e9a8:	e014      	b.n	800e9d4 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800e9aa:	f248 0306 	movw	r3, #32774	@ 0x8006
 800e9ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800e9b0:	e010      	b.n	800e9d4 <UART_SetConfig+0x30c>
 800e9b2:	bf00      	nop
 800e9b4:	cfff69f3 	.word	0xcfff69f3
 800e9b8:	40008000 	.word	0x40008000
 800e9bc:	40013800 	.word	0x40013800
 800e9c0:	00f42400 	.word	0x00f42400
 800e9c4:	0801c30c 	.word	0x0801c30c
      default:
        pclk = 0U;
 800e9c8:	2300      	movs	r3, #0
 800e9ca:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800e9cc:	2301      	movs	r3, #1
 800e9ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800e9d2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800e9d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9d6:	2b00      	cmp	r3, #0
 800e9d8:	f000 8084 	beq.w	800eae4 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800e9dc:	697b      	ldr	r3, [r7, #20]
 800e9de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e9e0:	4a4b      	ldr	r2, [pc, #300]	@ (800eb10 <UART_SetConfig+0x448>)
 800e9e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800e9e6:	461a      	mov	r2, r3
 800e9e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9ea:	fbb3 f3f2 	udiv	r3, r3, r2
 800e9ee:	005a      	lsls	r2, r3, #1
 800e9f0:	697b      	ldr	r3, [r7, #20]
 800e9f2:	685b      	ldr	r3, [r3, #4]
 800e9f4:	085b      	lsrs	r3, r3, #1
 800e9f6:	441a      	add	r2, r3
 800e9f8:	697b      	ldr	r3, [r7, #20]
 800e9fa:	685b      	ldr	r3, [r3, #4]
 800e9fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800ea00:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ea02:	6a3b      	ldr	r3, [r7, #32]
 800ea04:	2b0f      	cmp	r3, #15
 800ea06:	d916      	bls.n	800ea36 <UART_SetConfig+0x36e>
 800ea08:	6a3b      	ldr	r3, [r7, #32]
 800ea0a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ea0e:	d212      	bcs.n	800ea36 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ea10:	6a3b      	ldr	r3, [r7, #32]
 800ea12:	b29b      	uxth	r3, r3
 800ea14:	f023 030f 	bic.w	r3, r3, #15
 800ea18:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ea1a:	6a3b      	ldr	r3, [r7, #32]
 800ea1c:	085b      	lsrs	r3, r3, #1
 800ea1e:	b29b      	uxth	r3, r3
 800ea20:	f003 0307 	and.w	r3, r3, #7
 800ea24:	b29a      	uxth	r2, r3
 800ea26:	8bfb      	ldrh	r3, [r7, #30]
 800ea28:	4313      	orrs	r3, r2
 800ea2a:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800ea2c:	697b      	ldr	r3, [r7, #20]
 800ea2e:	681b      	ldr	r3, [r3, #0]
 800ea30:	8bfa      	ldrh	r2, [r7, #30]
 800ea32:	60da      	str	r2, [r3, #12]
 800ea34:	e056      	b.n	800eae4 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800ea36:	2301      	movs	r3, #1
 800ea38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800ea3c:	e052      	b.n	800eae4 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ea3e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800ea42:	3b01      	subs	r3, #1
 800ea44:	2b07      	cmp	r3, #7
 800ea46:	d822      	bhi.n	800ea8e <UART_SetConfig+0x3c6>
 800ea48:	a201      	add	r2, pc, #4	@ (adr r2, 800ea50 <UART_SetConfig+0x388>)
 800ea4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea4e:	bf00      	nop
 800ea50:	0800ea71 	.word	0x0800ea71
 800ea54:	0800ea79 	.word	0x0800ea79
 800ea58:	0800ea8f 	.word	0x0800ea8f
 800ea5c:	0800ea7f 	.word	0x0800ea7f
 800ea60:	0800ea8f 	.word	0x0800ea8f
 800ea64:	0800ea8f 	.word	0x0800ea8f
 800ea68:	0800ea8f 	.word	0x0800ea8f
 800ea6c:	0800ea87 	.word	0x0800ea87
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ea70:	f7fd fe06 	bl	800c680 <HAL_RCC_GetPCLK2Freq>
 800ea74:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ea76:	e010      	b.n	800ea9a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ea78:	4b26      	ldr	r3, [pc, #152]	@ (800eb14 <UART_SetConfig+0x44c>)
 800ea7a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ea7c:	e00d      	b.n	800ea9a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ea7e:	f7fd fd69 	bl	800c554 <HAL_RCC_GetSysClockFreq>
 800ea82:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800ea84:	e009      	b.n	800ea9a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ea86:	f248 0306 	movw	r3, #32774	@ 0x8006
 800ea8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800ea8c:	e005      	b.n	800ea9a <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800ea8e:	2300      	movs	r3, #0
 800ea90:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800ea92:	2301      	movs	r3, #1
 800ea94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800ea98:	bf00      	nop
    }

    if (pclk != 0U)
 800ea9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d021      	beq.n	800eae4 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800eaa0:	697b      	ldr	r3, [r7, #20]
 800eaa2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eaa4:	4a1a      	ldr	r2, [pc, #104]	@ (800eb10 <UART_SetConfig+0x448>)
 800eaa6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800eaaa:	461a      	mov	r2, r3
 800eaac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaae:	fbb3 f2f2 	udiv	r2, r3, r2
 800eab2:	697b      	ldr	r3, [r7, #20]
 800eab4:	685b      	ldr	r3, [r3, #4]
 800eab6:	085b      	lsrs	r3, r3, #1
 800eab8:	441a      	add	r2, r3
 800eaba:	697b      	ldr	r3, [r7, #20]
 800eabc:	685b      	ldr	r3, [r3, #4]
 800eabe:	fbb2 f3f3 	udiv	r3, r2, r3
 800eac2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800eac4:	6a3b      	ldr	r3, [r7, #32]
 800eac6:	2b0f      	cmp	r3, #15
 800eac8:	d909      	bls.n	800eade <UART_SetConfig+0x416>
 800eaca:	6a3b      	ldr	r3, [r7, #32]
 800eacc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ead0:	d205      	bcs.n	800eade <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800ead2:	6a3b      	ldr	r3, [r7, #32]
 800ead4:	b29a      	uxth	r2, r3
 800ead6:	697b      	ldr	r3, [r7, #20]
 800ead8:	681b      	ldr	r3, [r3, #0]
 800eada:	60da      	str	r2, [r3, #12]
 800eadc:	e002      	b.n	800eae4 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800eade:	2301      	movs	r3, #1
 800eae0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800eae4:	697b      	ldr	r3, [r7, #20]
 800eae6:	2201      	movs	r2, #1
 800eae8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800eaec:	697b      	ldr	r3, [r7, #20]
 800eaee:	2201      	movs	r2, #1
 800eaf0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800eaf4:	697b      	ldr	r3, [r7, #20]
 800eaf6:	2200      	movs	r2, #0
 800eaf8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800eafa:	697b      	ldr	r3, [r7, #20]
 800eafc:	2200      	movs	r2, #0
 800eafe:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800eb00:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800eb04:	4618      	mov	r0, r3
 800eb06:	3730      	adds	r7, #48	@ 0x30
 800eb08:	46bd      	mov	sp, r7
 800eb0a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800eb0e:	bf00      	nop
 800eb10:	0801c30c 	.word	0x0801c30c
 800eb14:	00f42400 	.word	0x00f42400

0800eb18 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800eb18:	b480      	push	{r7}
 800eb1a:	b083      	sub	sp, #12
 800eb1c:	af00      	add	r7, sp, #0
 800eb1e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb24:	f003 0308 	and.w	r3, r3, #8
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d00a      	beq.n	800eb42 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	685b      	ldr	r3, [r3, #4]
 800eb32:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800eb3a:	687b      	ldr	r3, [r7, #4]
 800eb3c:	681b      	ldr	r3, [r3, #0]
 800eb3e:	430a      	orrs	r2, r1
 800eb40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb46:	f003 0301 	and.w	r3, r3, #1
 800eb4a:	2b00      	cmp	r3, #0
 800eb4c:	d00a      	beq.n	800eb64 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	681b      	ldr	r3, [r3, #0]
 800eb52:	685b      	ldr	r3, [r3, #4]
 800eb54:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800eb5c:	687b      	ldr	r3, [r7, #4]
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	430a      	orrs	r2, r1
 800eb62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb68:	f003 0302 	and.w	r3, r3, #2
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d00a      	beq.n	800eb86 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800eb70:	687b      	ldr	r3, [r7, #4]
 800eb72:	681b      	ldr	r3, [r3, #0]
 800eb74:	685b      	ldr	r3, [r3, #4]
 800eb76:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800eb7e:	687b      	ldr	r3, [r7, #4]
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	430a      	orrs	r2, r1
 800eb84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb8a:	f003 0304 	and.w	r3, r3, #4
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d00a      	beq.n	800eba8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800eb92:	687b      	ldr	r3, [r7, #4]
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	685b      	ldr	r3, [r3, #4]
 800eb98:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	681b      	ldr	r3, [r3, #0]
 800eba4:	430a      	orrs	r2, r1
 800eba6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ebac:	f003 0310 	and.w	r3, r3, #16
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d00a      	beq.n	800ebca <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ebb4:	687b      	ldr	r3, [r7, #4]
 800ebb6:	681b      	ldr	r3, [r3, #0]
 800ebb8:	689b      	ldr	r3, [r3, #8]
 800ebba:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800ebbe:	687b      	ldr	r3, [r7, #4]
 800ebc0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	681b      	ldr	r3, [r3, #0]
 800ebc6:	430a      	orrs	r2, r1
 800ebc8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ebce:	f003 0320 	and.w	r3, r3, #32
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	d00a      	beq.n	800ebec <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	681b      	ldr	r3, [r3, #0]
 800ebda:	689b      	ldr	r3, [r3, #8]
 800ebdc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	681b      	ldr	r3, [r3, #0]
 800ebe8:	430a      	orrs	r2, r1
 800ebea:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ebf0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d01a      	beq.n	800ec2e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ebf8:	687b      	ldr	r3, [r7, #4]
 800ebfa:	681b      	ldr	r3, [r3, #0]
 800ebfc:	685b      	ldr	r3, [r3, #4]
 800ebfe:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800ec02:	687b      	ldr	r3, [r7, #4]
 800ec04:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	681b      	ldr	r3, [r3, #0]
 800ec0a:	430a      	orrs	r2, r1
 800ec0c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ec0e:	687b      	ldr	r3, [r7, #4]
 800ec10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ec12:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ec16:	d10a      	bne.n	800ec2e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ec18:	687b      	ldr	r3, [r7, #4]
 800ec1a:	681b      	ldr	r3, [r3, #0]
 800ec1c:	685b      	ldr	r3, [r3, #4]
 800ec1e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ec26:	687b      	ldr	r3, [r7, #4]
 800ec28:	681b      	ldr	r3, [r3, #0]
 800ec2a:	430a      	orrs	r2, r1
 800ec2c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ec2e:	687b      	ldr	r3, [r7, #4]
 800ec30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ec36:	2b00      	cmp	r3, #0
 800ec38:	d00a      	beq.n	800ec50 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ec3a:	687b      	ldr	r3, [r7, #4]
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	685b      	ldr	r3, [r3, #4]
 800ec40:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ec48:	687b      	ldr	r3, [r7, #4]
 800ec4a:	681b      	ldr	r3, [r3, #0]
 800ec4c:	430a      	orrs	r2, r1
 800ec4e:	605a      	str	r2, [r3, #4]
  }
}
 800ec50:	bf00      	nop
 800ec52:	370c      	adds	r7, #12
 800ec54:	46bd      	mov	sp, r7
 800ec56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec5a:	4770      	bx	lr

0800ec5c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ec5c:	b580      	push	{r7, lr}
 800ec5e:	b098      	sub	sp, #96	@ 0x60
 800ec60:	af02      	add	r7, sp, #8
 800ec62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	2200      	movs	r2, #0
 800ec68:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ec6c:	f7fb f8b2 	bl	8009dd4 <HAL_GetTick>
 800ec70:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	681b      	ldr	r3, [r3, #0]
 800ec78:	f003 0308 	and.w	r3, r3, #8
 800ec7c:	2b08      	cmp	r3, #8
 800ec7e:	d12f      	bne.n	800ece0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ec80:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ec84:	9300      	str	r3, [sp, #0]
 800ec86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ec88:	2200      	movs	r2, #0
 800ec8a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ec8e:	6878      	ldr	r0, [r7, #4]
 800ec90:	f000 f88e 	bl	800edb0 <UART_WaitOnFlagUntilTimeout>
 800ec94:	4603      	mov	r3, r0
 800ec96:	2b00      	cmp	r3, #0
 800ec98:	d022      	beq.n	800ece0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	681b      	ldr	r3, [r3, #0]
 800ec9e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eca0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eca2:	e853 3f00 	ldrex	r3, [r3]
 800eca6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800eca8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ecaa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ecae:	653b      	str	r3, [r7, #80]	@ 0x50
 800ecb0:	687b      	ldr	r3, [r7, #4]
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	461a      	mov	r2, r3
 800ecb6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ecb8:	647b      	str	r3, [r7, #68]	@ 0x44
 800ecba:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ecbc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ecbe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ecc0:	e841 2300 	strex	r3, r2, [r1]
 800ecc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ecc6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	d1e6      	bne.n	800ec9a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	2220      	movs	r2, #32
 800ecd0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ecd4:	687b      	ldr	r3, [r7, #4]
 800ecd6:	2200      	movs	r2, #0
 800ecd8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ecdc:	2303      	movs	r3, #3
 800ecde:	e063      	b.n	800eda8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ece0:	687b      	ldr	r3, [r7, #4]
 800ece2:	681b      	ldr	r3, [r3, #0]
 800ece4:	681b      	ldr	r3, [r3, #0]
 800ece6:	f003 0304 	and.w	r3, r3, #4
 800ecea:	2b04      	cmp	r3, #4
 800ecec:	d149      	bne.n	800ed82 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ecee:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ecf2:	9300      	str	r3, [sp, #0]
 800ecf4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ecf6:	2200      	movs	r2, #0
 800ecf8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ecfc:	6878      	ldr	r0, [r7, #4]
 800ecfe:	f000 f857 	bl	800edb0 <UART_WaitOnFlagUntilTimeout>
 800ed02:	4603      	mov	r3, r0
 800ed04:	2b00      	cmp	r3, #0
 800ed06:	d03c      	beq.n	800ed82 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	681b      	ldr	r3, [r3, #0]
 800ed0c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ed10:	e853 3f00 	ldrex	r3, [r3]
 800ed14:	623b      	str	r3, [r7, #32]
   return(result);
 800ed16:	6a3b      	ldr	r3, [r7, #32]
 800ed18:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ed1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	461a      	mov	r2, r3
 800ed24:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ed26:	633b      	str	r3, [r7, #48]	@ 0x30
 800ed28:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed2a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ed2c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ed2e:	e841 2300 	strex	r3, r2, [r1]
 800ed32:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ed34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ed36:	2b00      	cmp	r3, #0
 800ed38:	d1e6      	bne.n	800ed08 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	3308      	adds	r3, #8
 800ed40:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ed42:	693b      	ldr	r3, [r7, #16]
 800ed44:	e853 3f00 	ldrex	r3, [r3]
 800ed48:	60fb      	str	r3, [r7, #12]
   return(result);
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	f023 0301 	bic.w	r3, r3, #1
 800ed50:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ed52:	687b      	ldr	r3, [r7, #4]
 800ed54:	681b      	ldr	r3, [r3, #0]
 800ed56:	3308      	adds	r3, #8
 800ed58:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ed5a:	61fa      	str	r2, [r7, #28]
 800ed5c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ed5e:	69b9      	ldr	r1, [r7, #24]
 800ed60:	69fa      	ldr	r2, [r7, #28]
 800ed62:	e841 2300 	strex	r3, r2, [r1]
 800ed66:	617b      	str	r3, [r7, #20]
   return(result);
 800ed68:	697b      	ldr	r3, [r7, #20]
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	d1e5      	bne.n	800ed3a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	2220      	movs	r2, #32
 800ed72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800ed76:	687b      	ldr	r3, [r7, #4]
 800ed78:	2200      	movs	r2, #0
 800ed7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ed7e:	2303      	movs	r3, #3
 800ed80:	e012      	b.n	800eda8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	2220      	movs	r2, #32
 800ed86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	2220      	movs	r2, #32
 800ed8e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	2200      	movs	r2, #0
 800ed96:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	2200      	movs	r2, #0
 800ed9c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	2200      	movs	r2, #0
 800eda2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800eda6:	2300      	movs	r3, #0
}
 800eda8:	4618      	mov	r0, r3
 800edaa:	3758      	adds	r7, #88	@ 0x58
 800edac:	46bd      	mov	sp, r7
 800edae:	bd80      	pop	{r7, pc}

0800edb0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800edb0:	b580      	push	{r7, lr}
 800edb2:	b084      	sub	sp, #16
 800edb4:	af00      	add	r7, sp, #0
 800edb6:	60f8      	str	r0, [r7, #12]
 800edb8:	60b9      	str	r1, [r7, #8]
 800edba:	603b      	str	r3, [r7, #0]
 800edbc:	4613      	mov	r3, r2
 800edbe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800edc0:	e04f      	b.n	800ee62 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800edc2:	69bb      	ldr	r3, [r7, #24]
 800edc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edc8:	d04b      	beq.n	800ee62 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800edca:	f7fb f803 	bl	8009dd4 <HAL_GetTick>
 800edce:	4602      	mov	r2, r0
 800edd0:	683b      	ldr	r3, [r7, #0]
 800edd2:	1ad3      	subs	r3, r2, r3
 800edd4:	69ba      	ldr	r2, [r7, #24]
 800edd6:	429a      	cmp	r2, r3
 800edd8:	d302      	bcc.n	800ede0 <UART_WaitOnFlagUntilTimeout+0x30>
 800edda:	69bb      	ldr	r3, [r7, #24]
 800eddc:	2b00      	cmp	r3, #0
 800edde:	d101      	bne.n	800ede4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800ede0:	2303      	movs	r3, #3
 800ede2:	e04e      	b.n	800ee82 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800ede4:	68fb      	ldr	r3, [r7, #12]
 800ede6:	681b      	ldr	r3, [r3, #0]
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	f003 0304 	and.w	r3, r3, #4
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d037      	beq.n	800ee62 <UART_WaitOnFlagUntilTimeout+0xb2>
 800edf2:	68bb      	ldr	r3, [r7, #8]
 800edf4:	2b80      	cmp	r3, #128	@ 0x80
 800edf6:	d034      	beq.n	800ee62 <UART_WaitOnFlagUntilTimeout+0xb2>
 800edf8:	68bb      	ldr	r3, [r7, #8]
 800edfa:	2b40      	cmp	r3, #64	@ 0x40
 800edfc:	d031      	beq.n	800ee62 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	681b      	ldr	r3, [r3, #0]
 800ee02:	69db      	ldr	r3, [r3, #28]
 800ee04:	f003 0308 	and.w	r3, r3, #8
 800ee08:	2b08      	cmp	r3, #8
 800ee0a:	d110      	bne.n	800ee2e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	2208      	movs	r2, #8
 800ee12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ee14:	68f8      	ldr	r0, [r7, #12]
 800ee16:	f000 f838 	bl	800ee8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800ee1a:	68fb      	ldr	r3, [r7, #12]
 800ee1c:	2208      	movs	r2, #8
 800ee1e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ee22:	68fb      	ldr	r3, [r7, #12]
 800ee24:	2200      	movs	r2, #0
 800ee26:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800ee2a:	2301      	movs	r3, #1
 800ee2c:	e029      	b.n	800ee82 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800ee2e:	68fb      	ldr	r3, [r7, #12]
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	69db      	ldr	r3, [r3, #28]
 800ee34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ee38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800ee3c:	d111      	bne.n	800ee62 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800ee3e:	68fb      	ldr	r3, [r7, #12]
 800ee40:	681b      	ldr	r3, [r3, #0]
 800ee42:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800ee46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800ee48:	68f8      	ldr	r0, [r7, #12]
 800ee4a:	f000 f81e 	bl	800ee8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ee4e:	68fb      	ldr	r3, [r7, #12]
 800ee50:	2220      	movs	r2, #32
 800ee52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ee56:	68fb      	ldr	r3, [r7, #12]
 800ee58:	2200      	movs	r2, #0
 800ee5a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800ee5e:	2303      	movs	r3, #3
 800ee60:	e00f      	b.n	800ee82 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ee62:	68fb      	ldr	r3, [r7, #12]
 800ee64:	681b      	ldr	r3, [r3, #0]
 800ee66:	69da      	ldr	r2, [r3, #28]
 800ee68:	68bb      	ldr	r3, [r7, #8]
 800ee6a:	4013      	ands	r3, r2
 800ee6c:	68ba      	ldr	r2, [r7, #8]
 800ee6e:	429a      	cmp	r2, r3
 800ee70:	bf0c      	ite	eq
 800ee72:	2301      	moveq	r3, #1
 800ee74:	2300      	movne	r3, #0
 800ee76:	b2db      	uxtb	r3, r3
 800ee78:	461a      	mov	r2, r3
 800ee7a:	79fb      	ldrb	r3, [r7, #7]
 800ee7c:	429a      	cmp	r2, r3
 800ee7e:	d0a0      	beq.n	800edc2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800ee80:	2300      	movs	r3, #0
}
 800ee82:	4618      	mov	r0, r3
 800ee84:	3710      	adds	r7, #16
 800ee86:	46bd      	mov	sp, r7
 800ee88:	bd80      	pop	{r7, pc}

0800ee8a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800ee8a:	b480      	push	{r7}
 800ee8c:	b095      	sub	sp, #84	@ 0x54
 800ee8e:	af00      	add	r7, sp, #0
 800ee90:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	681b      	ldr	r3, [r3, #0]
 800ee96:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ee98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ee9a:	e853 3f00 	ldrex	r3, [r3]
 800ee9e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800eea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eea2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800eea6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	461a      	mov	r2, r3
 800eeae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800eeb0:	643b      	str	r3, [r7, #64]	@ 0x40
 800eeb2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eeb4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800eeb6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800eeb8:	e841 2300 	strex	r3, r2, [r1]
 800eebc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800eebe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d1e6      	bne.n	800ee92 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	3308      	adds	r3, #8
 800eeca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800eecc:	6a3b      	ldr	r3, [r7, #32]
 800eece:	e853 3f00 	ldrex	r3, [r3]
 800eed2:	61fb      	str	r3, [r7, #28]
   return(result);
 800eed4:	69fb      	ldr	r3, [r7, #28]
 800eed6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800eeda:	f023 0301 	bic.w	r3, r3, #1
 800eede:	64bb      	str	r3, [r7, #72]	@ 0x48
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	3308      	adds	r3, #8
 800eee6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800eee8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800eeea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800eeec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800eeee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800eef0:	e841 2300 	strex	r3, r2, [r1]
 800eef4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800eef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d1e3      	bne.n	800eec4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ef00:	2b01      	cmp	r3, #1
 800ef02:	d118      	bne.n	800ef36 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef0a:	68fb      	ldr	r3, [r7, #12]
 800ef0c:	e853 3f00 	ldrex	r3, [r3]
 800ef10:	60bb      	str	r3, [r7, #8]
   return(result);
 800ef12:	68bb      	ldr	r3, [r7, #8]
 800ef14:	f023 0310 	bic.w	r3, r3, #16
 800ef18:	647b      	str	r3, [r7, #68]	@ 0x44
 800ef1a:	687b      	ldr	r3, [r7, #4]
 800ef1c:	681b      	ldr	r3, [r3, #0]
 800ef1e:	461a      	mov	r2, r3
 800ef20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ef22:	61bb      	str	r3, [r7, #24]
 800ef24:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ef26:	6979      	ldr	r1, [r7, #20]
 800ef28:	69ba      	ldr	r2, [r7, #24]
 800ef2a:	e841 2300 	strex	r3, r2, [r1]
 800ef2e:	613b      	str	r3, [r7, #16]
   return(result);
 800ef30:	693b      	ldr	r3, [r7, #16]
 800ef32:	2b00      	cmp	r3, #0
 800ef34:	d1e6      	bne.n	800ef04 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	2220      	movs	r2, #32
 800ef3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	2200      	movs	r2, #0
 800ef42:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	2200      	movs	r2, #0
 800ef48:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800ef4a:	bf00      	nop
 800ef4c:	3754      	adds	r7, #84	@ 0x54
 800ef4e:	46bd      	mov	sp, r7
 800ef50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef54:	4770      	bx	lr

0800ef56 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800ef56:	b580      	push	{r7, lr}
 800ef58:	b084      	sub	sp, #16
 800ef5a:	af00      	add	r7, sp, #0
 800ef5c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef62:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800ef64:	68fb      	ldr	r3, [r7, #12]
 800ef66:	2200      	movs	r2, #0
 800ef68:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ef6c:	68f8      	ldr	r0, [r7, #12]
 800ef6e:	f7ff fb95 	bl	800e69c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ef72:	bf00      	nop
 800ef74:	3710      	adds	r7, #16
 800ef76:	46bd      	mov	sp, r7
 800ef78:	bd80      	pop	{r7, pc}

0800ef7a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800ef7a:	b580      	push	{r7, lr}
 800ef7c:	b088      	sub	sp, #32
 800ef7e:	af00      	add	r7, sp, #0
 800ef80:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ef88:	68fb      	ldr	r3, [r7, #12]
 800ef8a:	e853 3f00 	ldrex	r3, [r3]
 800ef8e:	60bb      	str	r3, [r7, #8]
   return(result);
 800ef90:	68bb      	ldr	r3, [r7, #8]
 800ef92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ef96:	61fb      	str	r3, [r7, #28]
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	681b      	ldr	r3, [r3, #0]
 800ef9c:	461a      	mov	r2, r3
 800ef9e:	69fb      	ldr	r3, [r7, #28]
 800efa0:	61bb      	str	r3, [r7, #24]
 800efa2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800efa4:	6979      	ldr	r1, [r7, #20]
 800efa6:	69ba      	ldr	r2, [r7, #24]
 800efa8:	e841 2300 	strex	r3, r2, [r1]
 800efac:	613b      	str	r3, [r7, #16]
   return(result);
 800efae:	693b      	ldr	r3, [r7, #16]
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d1e6      	bne.n	800ef82 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800efb4:	687b      	ldr	r3, [r7, #4]
 800efb6:	2220      	movs	r2, #32
 800efb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800efbc:	687b      	ldr	r3, [r7, #4]
 800efbe:	2200      	movs	r2, #0
 800efc0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800efc2:	6878      	ldr	r0, [r7, #4]
 800efc4:	f7f3 fb30 	bl	8002628 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800efc8:	bf00      	nop
 800efca:	3720      	adds	r7, #32
 800efcc:	46bd      	mov	sp, r7
 800efce:	bd80      	pop	{r7, pc}

0800efd0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800efd0:	b480      	push	{r7}
 800efd2:	b083      	sub	sp, #12
 800efd4:	af00      	add	r7, sp, #0
 800efd6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800efd8:	bf00      	nop
 800efda:	370c      	adds	r7, #12
 800efdc:	46bd      	mov	sp, r7
 800efde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efe2:	4770      	bx	lr

0800efe4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800efe4:	b480      	push	{r7}
 800efe6:	b083      	sub	sp, #12
 800efe8:	af00      	add	r7, sp, #0
 800efea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800efec:	bf00      	nop
 800efee:	370c      	adds	r7, #12
 800eff0:	46bd      	mov	sp, r7
 800eff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eff6:	4770      	bx	lr

0800eff8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800eff8:	b480      	push	{r7}
 800effa:	b083      	sub	sp, #12
 800effc:	af00      	add	r7, sp, #0
 800effe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800f000:	bf00      	nop
 800f002:	370c      	adds	r7, #12
 800f004:	46bd      	mov	sp, r7
 800f006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f00a:	4770      	bx	lr

0800f00c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800f00c:	b480      	push	{r7}
 800f00e:	b085      	sub	sp, #20
 800f010:	af00      	add	r7, sp, #0
 800f012:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f01a:	2b01      	cmp	r3, #1
 800f01c:	d101      	bne.n	800f022 <HAL_UARTEx_DisableFifoMode+0x16>
 800f01e:	2302      	movs	r3, #2
 800f020:	e027      	b.n	800f072 <HAL_UARTEx_DisableFifoMode+0x66>
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	2201      	movs	r2, #1
 800f026:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	2224      	movs	r2, #36	@ 0x24
 800f02e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f032:	687b      	ldr	r3, [r7, #4]
 800f034:	681b      	ldr	r3, [r3, #0]
 800f036:	681b      	ldr	r3, [r3, #0]
 800f038:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	681b      	ldr	r3, [r3, #0]
 800f03e:	681a      	ldr	r2, [r3, #0]
 800f040:	687b      	ldr	r3, [r7, #4]
 800f042:	681b      	ldr	r3, [r3, #0]
 800f044:	f022 0201 	bic.w	r2, r2, #1
 800f048:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800f04a:	68fb      	ldr	r3, [r7, #12]
 800f04c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800f050:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	2200      	movs	r2, #0
 800f056:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	68fa      	ldr	r2, [r7, #12]
 800f05e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f060:	687b      	ldr	r3, [r7, #4]
 800f062:	2220      	movs	r2, #32
 800f064:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	2200      	movs	r2, #0
 800f06c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f070:	2300      	movs	r3, #0
}
 800f072:	4618      	mov	r0, r3
 800f074:	3714      	adds	r7, #20
 800f076:	46bd      	mov	sp, r7
 800f078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f07c:	4770      	bx	lr

0800f07e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f07e:	b580      	push	{r7, lr}
 800f080:	b084      	sub	sp, #16
 800f082:	af00      	add	r7, sp, #0
 800f084:	6078      	str	r0, [r7, #4]
 800f086:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f088:	687b      	ldr	r3, [r7, #4]
 800f08a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f08e:	2b01      	cmp	r3, #1
 800f090:	d101      	bne.n	800f096 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800f092:	2302      	movs	r3, #2
 800f094:	e02d      	b.n	800f0f2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	2201      	movs	r2, #1
 800f09a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f09e:	687b      	ldr	r3, [r7, #4]
 800f0a0:	2224      	movs	r2, #36	@ 0x24
 800f0a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	681b      	ldr	r3, [r3, #0]
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	681b      	ldr	r3, [r3, #0]
 800f0b2:	681a      	ldr	r2, [r3, #0]
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	681b      	ldr	r3, [r3, #0]
 800f0b8:	f022 0201 	bic.w	r2, r2, #1
 800f0bc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	681b      	ldr	r3, [r3, #0]
 800f0c2:	689b      	ldr	r3, [r3, #8]
 800f0c4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	681b      	ldr	r3, [r3, #0]
 800f0cc:	683a      	ldr	r2, [r7, #0]
 800f0ce:	430a      	orrs	r2, r1
 800f0d0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f0d2:	6878      	ldr	r0, [r7, #4]
 800f0d4:	f000 f850 	bl	800f178 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	681b      	ldr	r3, [r3, #0]
 800f0dc:	68fa      	ldr	r2, [r7, #12]
 800f0de:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f0e0:	687b      	ldr	r3, [r7, #4]
 800f0e2:	2220      	movs	r2, #32
 800f0e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	2200      	movs	r2, #0
 800f0ec:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f0f0:	2300      	movs	r3, #0
}
 800f0f2:	4618      	mov	r0, r3
 800f0f4:	3710      	adds	r7, #16
 800f0f6:	46bd      	mov	sp, r7
 800f0f8:	bd80      	pop	{r7, pc}

0800f0fa <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800f0fa:	b580      	push	{r7, lr}
 800f0fc:	b084      	sub	sp, #16
 800f0fe:	af00      	add	r7, sp, #0
 800f100:	6078      	str	r0, [r7, #4]
 800f102:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800f104:	687b      	ldr	r3, [r7, #4]
 800f106:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800f10a:	2b01      	cmp	r3, #1
 800f10c:	d101      	bne.n	800f112 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800f10e:	2302      	movs	r3, #2
 800f110:	e02d      	b.n	800f16e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	2201      	movs	r2, #1
 800f116:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	2224      	movs	r2, #36	@ 0x24
 800f11e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	681b      	ldr	r3, [r3, #0]
 800f126:	681b      	ldr	r3, [r3, #0]
 800f128:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	681a      	ldr	r2, [r3, #0]
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	681b      	ldr	r3, [r3, #0]
 800f134:	f022 0201 	bic.w	r2, r2, #1
 800f138:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	681b      	ldr	r3, [r3, #0]
 800f13e:	689b      	ldr	r3, [r3, #8]
 800f140:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	681b      	ldr	r3, [r3, #0]
 800f148:	683a      	ldr	r2, [r7, #0]
 800f14a:	430a      	orrs	r2, r1
 800f14c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800f14e:	6878      	ldr	r0, [r7, #4]
 800f150:	f000 f812 	bl	800f178 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800f154:	687b      	ldr	r3, [r7, #4]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	68fa      	ldr	r2, [r7, #12]
 800f15a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	2220      	movs	r2, #32
 800f160:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	2200      	movs	r2, #0
 800f168:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800f16c:	2300      	movs	r3, #0
}
 800f16e:	4618      	mov	r0, r3
 800f170:	3710      	adds	r7, #16
 800f172:	46bd      	mov	sp, r7
 800f174:	bd80      	pop	{r7, pc}
	...

0800f178 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800f178:	b480      	push	{r7}
 800f17a:	b085      	sub	sp, #20
 800f17c:	af00      	add	r7, sp, #0
 800f17e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800f180:	687b      	ldr	r3, [r7, #4]
 800f182:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800f184:	2b00      	cmp	r3, #0
 800f186:	d108      	bne.n	800f19a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	2201      	movs	r2, #1
 800f18c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800f190:	687b      	ldr	r3, [r7, #4]
 800f192:	2201      	movs	r2, #1
 800f194:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800f198:	e031      	b.n	800f1fe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800f19a:	2308      	movs	r3, #8
 800f19c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800f19e:	2308      	movs	r3, #8
 800f1a0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	681b      	ldr	r3, [r3, #0]
 800f1a6:	689b      	ldr	r3, [r3, #8]
 800f1a8:	0e5b      	lsrs	r3, r3, #25
 800f1aa:	b2db      	uxtb	r3, r3
 800f1ac:	f003 0307 	and.w	r3, r3, #7
 800f1b0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	681b      	ldr	r3, [r3, #0]
 800f1b6:	689b      	ldr	r3, [r3, #8]
 800f1b8:	0f5b      	lsrs	r3, r3, #29
 800f1ba:	b2db      	uxtb	r3, r3
 800f1bc:	f003 0307 	and.w	r3, r3, #7
 800f1c0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f1c2:	7bbb      	ldrb	r3, [r7, #14]
 800f1c4:	7b3a      	ldrb	r2, [r7, #12]
 800f1c6:	4911      	ldr	r1, [pc, #68]	@ (800f20c <UARTEx_SetNbDataToProcess+0x94>)
 800f1c8:	5c8a      	ldrb	r2, [r1, r2]
 800f1ca:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800f1ce:	7b3a      	ldrb	r2, [r7, #12]
 800f1d0:	490f      	ldr	r1, [pc, #60]	@ (800f210 <UARTEx_SetNbDataToProcess+0x98>)
 800f1d2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800f1d4:	fb93 f3f2 	sdiv	r3, r3, r2
 800f1d8:	b29a      	uxth	r2, r3
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f1e0:	7bfb      	ldrb	r3, [r7, #15]
 800f1e2:	7b7a      	ldrb	r2, [r7, #13]
 800f1e4:	4909      	ldr	r1, [pc, #36]	@ (800f20c <UARTEx_SetNbDataToProcess+0x94>)
 800f1e6:	5c8a      	ldrb	r2, [r1, r2]
 800f1e8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800f1ec:	7b7a      	ldrb	r2, [r7, #13]
 800f1ee:	4908      	ldr	r1, [pc, #32]	@ (800f210 <UARTEx_SetNbDataToProcess+0x98>)
 800f1f0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800f1f2:	fb93 f3f2 	sdiv	r3, r3, r2
 800f1f6:	b29a      	uxth	r2, r3
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800f1fe:	bf00      	nop
 800f200:	3714      	adds	r7, #20
 800f202:	46bd      	mov	sp, r7
 800f204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f208:	4770      	bx	lr
 800f20a:	bf00      	nop
 800f20c:	0801c324 	.word	0x0801c324
 800f210:	0801c32c 	.word	0x0801c32c

0800f214 <aci_gap_set_non_discoverable>:
 */

#include "ble_gap_aci.h"

tBleStatus aci_gap_set_non_discoverable( void )
{
 800f214:	b580      	push	{r7, lr}
 800f216:	b088      	sub	sp, #32
 800f218:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800f21a:	2300      	movs	r3, #0
 800f21c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f21e:	f107 0308 	add.w	r3, r7, #8
 800f222:	2218      	movs	r2, #24
 800f224:	2100      	movs	r1, #0
 800f226:	4618      	mov	r0, r3
 800f228:	f001 ff66 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800f22c:	233f      	movs	r3, #63	@ 0x3f
 800f22e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x081;
 800f230:	2381      	movs	r3, #129	@ 0x81
 800f232:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800f234:	1dfb      	adds	r3, r7, #7
 800f236:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800f238:	2301      	movs	r3, #1
 800f23a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f23c:	f107 0308 	add.w	r3, r7, #8
 800f240:	2100      	movs	r1, #0
 800f242:	4618      	mov	r0, r3
 800f244:	f001 fc24 	bl	8010a90 <hci_send_req>
 800f248:	4603      	mov	r3, r0
 800f24a:	2b00      	cmp	r3, #0
 800f24c:	da01      	bge.n	800f252 <aci_gap_set_non_discoverable+0x3e>
    return BLE_STATUS_TIMEOUT;
 800f24e:	23ff      	movs	r3, #255	@ 0xff
 800f250:	e000      	b.n	800f254 <aci_gap_set_non_discoverable+0x40>
  return status;
 800f252:	79fb      	ldrb	r3, [r7, #7]
}
 800f254:	4618      	mov	r0, r3
 800f256:	3720      	adds	r7, #32
 800f258:	46bd      	mov	sp, r7
 800f25a:	bd80      	pop	{r7, pc}

0800f25c <aci_gap_set_discoverable>:
                                     const uint8_t* Local_Name,
                                     uint8_t Service_Uuid_length,
                                     const uint8_t* Service_Uuid_List,
                                     uint16_t Conn_Interval_Min,
                                     uint16_t Conn_Interval_Max )
{
 800f25c:	b5b0      	push	{r4, r5, r7, lr}
 800f25e:	b0ce      	sub	sp, #312	@ 0x138
 800f260:	af00      	add	r7, sp, #0
 800f262:	4605      	mov	r5, r0
 800f264:	460c      	mov	r4, r1
 800f266:	4610      	mov	r0, r2
 800f268:	4619      	mov	r1, r3
 800f26a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f26e:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800f272:	462a      	mov	r2, r5
 800f274:	701a      	strb	r2, [r3, #0]
 800f276:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f27a:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800f27e:	4622      	mov	r2, r4
 800f280:	801a      	strh	r2, [r3, #0]
 800f282:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f286:	f5a3 739b 	sub.w	r3, r3, #310	@ 0x136
 800f28a:	4602      	mov	r2, r0
 800f28c:	801a      	strh	r2, [r3, #0]
 800f28e:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f292:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800f296:	460a      	mov	r2, r1
 800f298:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
 800f29a:	f107 0310 	add.w	r3, r7, #16
 800f29e:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 800f2a2:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800f2a6:	3308      	adds	r3, #8
 800f2a8:	f107 0210 	add.w	r2, r7, #16
 800f2ac:	4413      	add	r3, r2
 800f2ae:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 800f2b2:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800f2b6:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800f2ba:	4413      	add	r3, r2
 800f2bc:	3309      	adds	r3, #9
 800f2be:	f107 0210 	add.w	r2, r7, #16
 800f2c2:	4413      	add	r3, r2
 800f2c4:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800f2c8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f2cc:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800f2d0:	2200      	movs	r2, #0
 800f2d2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800f2d4:	2300      	movs	r3, #0
 800f2d6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Type = Advertising_Type;
 800f2da:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f2de:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800f2e2:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800f2e6:	7812      	ldrb	r2, [r2, #0]
 800f2e8:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800f2ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f2ee:	3301      	adds	r3, #1
 800f2f0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Min = Advertising_Interval_Min;
 800f2f4:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f2f8:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800f2fc:	f5a2 729a 	sub.w	r2, r2, #308	@ 0x134
 800f300:	8812      	ldrh	r2, [r2, #0]
 800f302:	f8a3 2001 	strh.w	r2, [r3, #1]
  index_input += 2;
 800f306:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f30a:	3302      	adds	r3, #2
 800f30c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Interval_Max = Advertising_Interval_Max;
 800f310:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f314:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800f318:	f5a2 729b 	sub.w	r2, r2, #310	@ 0x136
 800f31c:	8812      	ldrh	r2, [r2, #0]
 800f31e:	f8a3 2003 	strh.w	r2, [r3, #3]
  index_input += 2;
 800f322:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f326:	3302      	adds	r3, #2
 800f328:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Own_Address_Type = Own_Address_Type;
 800f32c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f330:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800f334:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800f338:	7812      	ldrb	r2, [r2, #0]
 800f33a:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800f33c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f340:	3301      	adds	r3, #1
 800f342:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Advertising_Filter_Policy = Advertising_Filter_Policy;
 800f346:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f34a:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800f34e:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800f350:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f354:	3301      	adds	r3, #1
 800f356:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Local_Name_Length = Local_Name_Length;
 800f35a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f35e:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800f362:	71da      	strb	r2, [r3, #7]
  index_input += 1;
 800f364:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f368:	3301      	adds	r3, #1
 800f36a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    Osal_MemCpy( (void*)&cp0->Local_Name, (const void*)Local_Name, Local_Name_Length );
 800f36e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800f372:	3308      	adds	r3, #8
 800f374:	f897 214c 	ldrb.w	r2, [r7, #332]	@ 0x14c
 800f378:	f8d7 1150 	ldr.w	r1, [r7, #336]	@ 0x150
 800f37c:	4618      	mov	r0, r3
 800f37e:	f001 feab 	bl	80110d8 <Osal_MemCpy>
    index_input += Local_Name_Length;
 800f382:	f897 314c 	ldrb.w	r3, [r7, #332]	@ 0x14c
 800f386:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800f38a:	4413      	add	r3, r2
 800f38c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Uuid_length = Service_Uuid_length;
 800f390:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800f394:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800f398:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800f39a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f39e:	3301      	adds	r3, #1
 800f3a0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    Osal_MemCpy( (void*)&cp1->Service_Uuid_List, (const void*)Service_Uuid_List, Service_Uuid_length );
 800f3a4:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800f3a8:	3301      	adds	r3, #1
 800f3aa:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800f3ae:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800f3b2:	4618      	mov	r0, r3
 800f3b4:	f001 fe90 	bl	80110d8 <Osal_MemCpy>
    index_input += Service_Uuid_length;
 800f3b8:	f897 3154 	ldrb.w	r3, [r7, #340]	@ 0x154
 800f3bc:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800f3c0:	4413      	add	r3, r2
 800f3c2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Min = Conn_Interval_Min;
 800f3c6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f3ca:	f8b7 215c 	ldrh.w	r2, [r7, #348]	@ 0x15c
 800f3ce:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800f3d0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f3d4:	3302      	adds	r3, #2
 800f3d6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp2->Conn_Interval_Max = Conn_Interval_Max;
 800f3da:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f3de:	f8b7 2160 	ldrh.w	r2, [r7, #352]	@ 0x160
 800f3e2:	805a      	strh	r2, [r3, #2]
    }
    index_input += 2;
 800f3e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f3e8:	3302      	adds	r3, #2
 800f3ea:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f3ee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f3f2:	2218      	movs	r2, #24
 800f3f4:	2100      	movs	r1, #0
 800f3f6:	4618      	mov	r0, r3
 800f3f8:	f001 fe7e 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800f3fc:	233f      	movs	r3, #63	@ 0x3f
 800f3fe:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x083;
 800f402:	2383      	movs	r3, #131	@ 0x83
 800f404:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800f408:	f107 0310 	add.w	r3, r7, #16
 800f40c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800f410:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f414:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800f418:	f107 030f 	add.w	r3, r7, #15
 800f41c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800f420:	2301      	movs	r3, #1
 800f422:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f426:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f42a:	2100      	movs	r1, #0
 800f42c:	4618      	mov	r0, r3
 800f42e:	f001 fb2f 	bl	8010a90 <hci_send_req>
 800f432:	4603      	mov	r3, r0
 800f434:	2b00      	cmp	r3, #0
 800f436:	da01      	bge.n	800f43c <aci_gap_set_discoverable+0x1e0>
    return BLE_STATUS_TIMEOUT;
 800f438:	23ff      	movs	r3, #255	@ 0xff
 800f43a:	e004      	b.n	800f446 <aci_gap_set_discoverable+0x1ea>
  return status;
 800f43c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800f440:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800f444:	781b      	ldrb	r3, [r3, #0]
}
 800f446:	4618      	mov	r0, r3
 800f448:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 800f44c:	46bd      	mov	sp, r7
 800f44e:	bdb0      	pop	{r4, r5, r7, pc}

0800f450 <aci_gap_set_io_capability>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_set_io_capability( uint8_t IO_Capability )
{
 800f450:	b580      	push	{r7, lr}
 800f452:	b0cc      	sub	sp, #304	@ 0x130
 800f454:	af00      	add	r7, sp, #0
 800f456:	4602      	mov	r2, r0
 800f458:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f45c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800f460:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_io_capability_cp0 *cp0 = (aci_gap_set_io_capability_cp0*)(cmd_buffer);
 800f462:	f107 0310 	add.w	r3, r7, #16
 800f466:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800f46a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f46e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f472:	2200      	movs	r2, #0
 800f474:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800f476:	2300      	movs	r3, #0
 800f478:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->IO_Capability = IO_Capability;
 800f47c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f480:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f484:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800f488:	7812      	ldrb	r2, [r2, #0]
 800f48a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800f48c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f490:	3301      	adds	r3, #1
 800f492:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f496:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f49a:	2218      	movs	r2, #24
 800f49c:	2100      	movs	r1, #0
 800f49e:	4618      	mov	r0, r3
 800f4a0:	f001 fe2a 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800f4a4:	233f      	movs	r3, #63	@ 0x3f
 800f4a6:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x085;
 800f4aa:	2385      	movs	r3, #133	@ 0x85
 800f4ac:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800f4b0:	f107 0310 	add.w	r3, r7, #16
 800f4b4:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800f4b8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f4bc:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800f4c0:	f107 030f 	add.w	r3, r7, #15
 800f4c4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800f4c8:	2301      	movs	r3, #1
 800f4ca:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f4ce:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f4d2:	2100      	movs	r1, #0
 800f4d4:	4618      	mov	r0, r3
 800f4d6:	f001 fadb 	bl	8010a90 <hci_send_req>
 800f4da:	4603      	mov	r3, r0
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	da01      	bge.n	800f4e4 <aci_gap_set_io_capability+0x94>
    return BLE_STATUS_TIMEOUT;
 800f4e0:	23ff      	movs	r3, #255	@ 0xff
 800f4e2:	e004      	b.n	800f4ee <aci_gap_set_io_capability+0x9e>
  return status;
 800f4e4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f4e8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f4ec:	781b      	ldrb	r3, [r3, #0]
}
 800f4ee:	4618      	mov	r0, r3
 800f4f0:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800f4f4:	46bd      	mov	sp, r7
 800f4f6:	bd80      	pop	{r7, pc}

0800f4f8 <aci_gap_set_authentication_requirement>:
                                                   uint8_t Min_Encryption_Key_Size,
                                                   uint8_t Max_Encryption_Key_Size,
                                                   uint8_t Use_Fixed_Pin,
                                                   uint32_t Fixed_Pin,
                                                   uint8_t Identity_Address_Type )
{
 800f4f8:	b5b0      	push	{r4, r5, r7, lr}
 800f4fa:	b0cc      	sub	sp, #304	@ 0x130
 800f4fc:	af00      	add	r7, sp, #0
 800f4fe:	4605      	mov	r5, r0
 800f500:	460c      	mov	r4, r1
 800f502:	4610      	mov	r0, r2
 800f504:	4619      	mov	r1, r3
 800f506:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f50a:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800f50e:	462a      	mov	r2, r5
 800f510:	701a      	strb	r2, [r3, #0]
 800f512:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f516:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800f51a:	4622      	mov	r2, r4
 800f51c:	701a      	strb	r2, [r3, #0]
 800f51e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f522:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800f526:	4602      	mov	r2, r0
 800f528:	701a      	strb	r2, [r3, #0]
 800f52a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f52e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800f532:	460a      	mov	r2, r1
 800f534:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_set_authentication_requirement_cp0 *cp0 = (aci_gap_set_authentication_requirement_cp0*)(cmd_buffer);
 800f536:	f107 0310 	add.w	r3, r7, #16
 800f53a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800f53e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f542:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f546:	2200      	movs	r2, #0
 800f548:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800f54a:	2300      	movs	r3, #0
 800f54c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Bonding_Mode = Bonding_Mode;
 800f550:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f554:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f558:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800f55c:	7812      	ldrb	r2, [r2, #0]
 800f55e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800f560:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f564:	3301      	adds	r3, #1
 800f566:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->MITM_Mode = MITM_Mode;
 800f56a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f56e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f572:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800f576:	7812      	ldrb	r2, [r2, #0]
 800f578:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800f57a:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f57e:	3301      	adds	r3, #1
 800f580:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->SC_Support = SC_Support;
 800f584:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f588:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f58c:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800f590:	7812      	ldrb	r2, [r2, #0]
 800f592:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800f594:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f598:	3301      	adds	r3, #1
 800f59a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->KeyPress_Notification_Support = KeyPress_Notification_Support;
 800f59e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f5a2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f5a6:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 800f5aa:	7812      	ldrb	r2, [r2, #0]
 800f5ac:	70da      	strb	r2, [r3, #3]
  index_input += 1;
 800f5ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f5b2:	3301      	adds	r3, #1
 800f5b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Min_Encryption_Key_Size = Min_Encryption_Key_Size;
 800f5b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f5bc:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 800f5c0:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 800f5c2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f5c6:	3301      	adds	r3, #1
 800f5c8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Max_Encryption_Key_Size = Max_Encryption_Key_Size;
 800f5cc:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f5d0:	f897 2144 	ldrb.w	r2, [r7, #324]	@ 0x144
 800f5d4:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 800f5d6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f5da:	3301      	adds	r3, #1
 800f5dc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Use_Fixed_Pin = Use_Fixed_Pin;
 800f5e0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f5e4:	f897 2148 	ldrb.w	r2, [r7, #328]	@ 0x148
 800f5e8:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 800f5ea:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f5ee:	3301      	adds	r3, #1
 800f5f0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Fixed_Pin = Fixed_Pin;
 800f5f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f5f8:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 800f5fc:	f8c3 2007 	str.w	r2, [r3, #7]
  index_input += 4;
 800f600:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f604:	3304      	adds	r3, #4
 800f606:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Identity_Address_Type = Identity_Address_Type;
 800f60a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f60e:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800f612:	72da      	strb	r2, [r3, #11]
  index_input += 1;
 800f614:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f618:	3301      	adds	r3, #1
 800f61a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f61e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f622:	2218      	movs	r2, #24
 800f624:	2100      	movs	r1, #0
 800f626:	4618      	mov	r0, r3
 800f628:	f001 fd66 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800f62c:	233f      	movs	r3, #63	@ 0x3f
 800f62e:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x086;
 800f632:	2386      	movs	r3, #134	@ 0x86
 800f634:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800f638:	f107 0310 	add.w	r3, r7, #16
 800f63c:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800f640:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f644:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800f648:	f107 030f 	add.w	r3, r7, #15
 800f64c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800f650:	2301      	movs	r3, #1
 800f652:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f656:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f65a:	2100      	movs	r1, #0
 800f65c:	4618      	mov	r0, r3
 800f65e:	f001 fa17 	bl	8010a90 <hci_send_req>
 800f662:	4603      	mov	r3, r0
 800f664:	2b00      	cmp	r3, #0
 800f666:	da01      	bge.n	800f66c <aci_gap_set_authentication_requirement+0x174>
    return BLE_STATUS_TIMEOUT;
 800f668:	23ff      	movs	r3, #255	@ 0xff
 800f66a:	e004      	b.n	800f676 <aci_gap_set_authentication_requirement+0x17e>
  return status;
 800f66c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f670:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f674:	781b      	ldrb	r3, [r3, #0]
}
 800f676:	4618      	mov	r0, r3
 800f678:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800f67c:	46bd      	mov	sp, r7
 800f67e:	bdb0      	pop	{r4, r5, r7, pc}

0800f680 <aci_gap_pass_key_resp>:
  return status;
}

tBleStatus aci_gap_pass_key_resp( uint16_t Connection_Handle,
                                  uint32_t Pass_Key )
{
 800f680:	b580      	push	{r7, lr}
 800f682:	b0cc      	sub	sp, #304	@ 0x130
 800f684:	af00      	add	r7, sp, #0
 800f686:	4602      	mov	r2, r0
 800f688:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f68c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800f690:	6019      	str	r1, [r3, #0]
 800f692:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f696:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800f69a:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_pass_key_resp_cp0 *cp0 = (aci_gap_pass_key_resp_cp0*)(cmd_buffer);
 800f69c:	f107 0310 	add.w	r3, r7, #16
 800f6a0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800f6a4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f6a8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f6ac:	2200      	movs	r2, #0
 800f6ae:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800f6b0:	2300      	movs	r3, #0
 800f6b2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800f6b6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f6ba:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f6be:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800f6c2:	8812      	ldrh	r2, [r2, #0]
 800f6c4:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800f6c6:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f6ca:	3302      	adds	r3, #2
 800f6cc:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Pass_Key = Pass_Key;
 800f6d0:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f6d4:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f6d8:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800f6dc:	6812      	ldr	r2, [r2, #0]
 800f6de:	f8c3 2002 	str.w	r2, [r3, #2]
  index_input += 4;
 800f6e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f6e6:	3304      	adds	r3, #4
 800f6e8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f6ec:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f6f0:	2218      	movs	r2, #24
 800f6f2:	2100      	movs	r1, #0
 800f6f4:	4618      	mov	r0, r3
 800f6f6:	f001 fcff 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800f6fa:	233f      	movs	r3, #63	@ 0x3f
 800f6fc:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x088;
 800f700:	2388      	movs	r3, #136	@ 0x88
 800f702:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800f706:	f107 0310 	add.w	r3, r7, #16
 800f70a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800f70e:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f712:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800f716:	f107 030f 	add.w	r3, r7, #15
 800f71a:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800f71e:	2301      	movs	r3, #1
 800f720:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f724:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f728:	2100      	movs	r1, #0
 800f72a:	4618      	mov	r0, r3
 800f72c:	f001 f9b0 	bl	8010a90 <hci_send_req>
 800f730:	4603      	mov	r3, r0
 800f732:	2b00      	cmp	r3, #0
 800f734:	da01      	bge.n	800f73a <aci_gap_pass_key_resp+0xba>
    return BLE_STATUS_TIMEOUT;
 800f736:	23ff      	movs	r3, #255	@ 0xff
 800f738:	e004      	b.n	800f744 <aci_gap_pass_key_resp+0xc4>
  return status;
 800f73a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f73e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f742:	781b      	ldrb	r3, [r3, #0]
}
 800f744:	4618      	mov	r0, r3
 800f746:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800f74a:	46bd      	mov	sp, r7
 800f74c:	bd80      	pop	{r7, pc}

0800f74e <aci_gap_init>:
                         uint8_t privacy_enabled,
                         uint8_t device_name_char_len,
                         uint16_t* Service_Handle,
                         uint16_t* Dev_Name_Char_Handle,
                         uint16_t* Appearance_Char_Handle )
{
 800f74e:	b590      	push	{r4, r7, lr}
 800f750:	b0cd      	sub	sp, #308	@ 0x134
 800f752:	af00      	add	r7, sp, #0
 800f754:	4604      	mov	r4, r0
 800f756:	4608      	mov	r0, r1
 800f758:	4611      	mov	r1, r2
 800f75a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f75e:	f5a2 7298 	sub.w	r2, r2, #304	@ 0x130
 800f762:	6013      	str	r3, [r2, #0]
 800f764:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f768:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800f76c:	4622      	mov	r2, r4
 800f76e:	701a      	strb	r2, [r3, #0]
 800f770:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f774:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800f778:	4602      	mov	r2, r0
 800f77a:	701a      	strb	r2, [r3, #0]
 800f77c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f780:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800f784:	460a      	mov	r2, r1
 800f786:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_init_cp0 *cp0 = (aci_gap_init_cp0*)(cmd_buffer);
 800f788:	f107 0310 	add.w	r3, r7, #16
 800f78c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gap_init_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800f790:	f107 0308 	add.w	r3, r7, #8
 800f794:	2207      	movs	r2, #7
 800f796:	2100      	movs	r1, #0
 800f798:	4618      	mov	r0, r3
 800f79a:	f001 fcad 	bl	80110f8 <Osal_MemSet>
  int index_input = 0;
 800f79e:	2300      	movs	r3, #0
 800f7a0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Role = Role;
 800f7a4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f7a8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f7ac:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800f7b0:	7812      	ldrb	r2, [r2, #0]
 800f7b2:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800f7b4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f7b8:	3301      	adds	r3, #1
 800f7ba:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->privacy_enabled = privacy_enabled;
 800f7be:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f7c2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f7c6:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800f7ca:	7812      	ldrb	r2, [r2, #0]
 800f7cc:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 800f7ce:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f7d2:	3301      	adds	r3, #1
 800f7d4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->device_name_char_len = device_name_char_len;
 800f7d8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f7dc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f7e0:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800f7e4:	7812      	ldrb	r2, [r2, #0]
 800f7e6:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800f7e8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f7ec:	3301      	adds	r3, #1
 800f7ee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f7f2:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f7f6:	2218      	movs	r2, #24
 800f7f8:	2100      	movs	r1, #0
 800f7fa:	4618      	mov	r0, r3
 800f7fc:	f001 fc7c 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800f800:	233f      	movs	r3, #63	@ 0x3f
 800f802:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08a;
 800f806:	238a      	movs	r3, #138	@ 0x8a
 800f808:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800f80c:	f107 0310 	add.w	r3, r7, #16
 800f810:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800f814:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f818:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800f81c:	f107 0308 	add.w	r3, r7, #8
 800f820:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800f824:	2307      	movs	r3, #7
 800f826:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f82a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f82e:	2100      	movs	r1, #0
 800f830:	4618      	mov	r0, r3
 800f832:	f001 f92d 	bl	8010a90 <hci_send_req>
 800f836:	4603      	mov	r3, r0
 800f838:	2b00      	cmp	r3, #0
 800f83a:	da01      	bge.n	800f840 <aci_gap_init+0xf2>
    return BLE_STATUS_TIMEOUT;
 800f83c:	23ff      	movs	r3, #255	@ 0xff
 800f83e:	e02e      	b.n	800f89e <aci_gap_init+0x150>
  if ( resp.Status )
 800f840:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f844:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800f848:	781b      	ldrb	r3, [r3, #0]
 800f84a:	2b00      	cmp	r3, #0
 800f84c:	d005      	beq.n	800f85a <aci_gap_init+0x10c>
    return resp.Status;
 800f84e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f852:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800f856:	781b      	ldrb	r3, [r3, #0]
 800f858:	e021      	b.n	800f89e <aci_gap_init+0x150>
  *Service_Handle = resp.Service_Handle;
 800f85a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f85e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800f862:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800f866:	b29a      	uxth	r2, r3
 800f868:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f86c:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800f870:	681b      	ldr	r3, [r3, #0]
 800f872:	801a      	strh	r2, [r3, #0]
  *Dev_Name_Char_Handle = resp.Dev_Name_Char_Handle;
 800f874:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f878:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800f87c:	f8b3 3003 	ldrh.w	r3, [r3, #3]
 800f880:	b29a      	uxth	r2, r3
 800f882:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800f886:	801a      	strh	r2, [r3, #0]
  *Appearance_Char_Handle = resp.Appearance_Char_Handle;
 800f888:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f88c:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800f890:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 800f894:	b29a      	uxth	r2, r3
 800f896:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 800f89a:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800f89c:	2300      	movs	r3, #0
}
 800f89e:	4618      	mov	r0, r3
 800f8a0:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 800f8a4:	46bd      	mov	sp, r7
 800f8a6:	bd90      	pop	{r4, r7, pc}

0800f8a8 <aci_gap_peripheral_security_req>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_peripheral_security_req( uint16_t Connection_Handle )
{
 800f8a8:	b580      	push	{r7, lr}
 800f8aa:	b0cc      	sub	sp, #304	@ 0x130
 800f8ac:	af00      	add	r7, sp, #0
 800f8ae:	4602      	mov	r2, r0
 800f8b0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f8b4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800f8b8:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_peripheral_security_req_cp0 *cp0 = (aci_gap_peripheral_security_req_cp0*)(cmd_buffer);
 800f8ba:	f107 0310 	add.w	r3, r7, #16
 800f8be:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800f8c2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f8c6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f8ca:	2200      	movs	r2, #0
 800f8cc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800f8ce:	2300      	movs	r3, #0
 800f8d0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800f8d4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f8d8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f8dc:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800f8e0:	8812      	ldrh	r2, [r2, #0]
 800f8e2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800f8e4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f8e8:	3302      	adds	r3, #2
 800f8ea:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f8ee:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f8f2:	2218      	movs	r2, #24
 800f8f4:	2100      	movs	r1, #0
 800f8f6:	4618      	mov	r0, r3
 800f8f8:	f001 fbfe 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800f8fc:	233f      	movs	r3, #63	@ 0x3f
 800f8fe:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08d;
 800f902:	238d      	movs	r3, #141	@ 0x8d
 800f904:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.event = 0x0F;
 800f908:	230f      	movs	r3, #15
 800f90a:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  rq.cparam = cmd_buffer;
 800f90e:	f107 0310 	add.w	r3, r7, #16
 800f912:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800f916:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f91a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800f91e:	f107 030f 	add.w	r3, r7, #15
 800f922:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800f926:	2301      	movs	r3, #1
 800f928:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800f92c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f930:	2100      	movs	r1, #0
 800f932:	4618      	mov	r0, r3
 800f934:	f001 f8ac 	bl	8010a90 <hci_send_req>
 800f938:	4603      	mov	r3, r0
 800f93a:	2b00      	cmp	r3, #0
 800f93c:	da01      	bge.n	800f942 <aci_gap_peripheral_security_req+0x9a>
    return BLE_STATUS_TIMEOUT;
 800f93e:	23ff      	movs	r3, #255	@ 0xff
 800f940:	e004      	b.n	800f94c <aci_gap_peripheral_security_req+0xa4>
  return status;
 800f942:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f946:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f94a:	781b      	ldrb	r3, [r3, #0]
}
 800f94c:	4618      	mov	r0, r3
 800f94e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800f952:	46bd      	mov	sp, r7
 800f954:	bd80      	pop	{r7, pc}

0800f956 <aci_gap_update_adv_data>:

tBleStatus aci_gap_update_adv_data( uint8_t AdvDataLen,
                                    const uint8_t* AdvData )
{
 800f956:	b580      	push	{r7, lr}
 800f958:	b0cc      	sub	sp, #304	@ 0x130
 800f95a:	af00      	add	r7, sp, #0
 800f95c:	4602      	mov	r2, r0
 800f95e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f962:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800f966:	6019      	str	r1, [r3, #0]
 800f968:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f96c:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800f970:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_update_adv_data_cp0 *cp0 = (aci_gap_update_adv_data_cp0*)(cmd_buffer);
 800f972:	f107 0310 	add.w	r3, r7, #16
 800f976:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800f97a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f97e:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800f982:	2200      	movs	r2, #0
 800f984:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800f986:	2300      	movs	r3, #0
 800f988:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->AdvDataLen = AdvDataLen;
 800f98c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f990:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800f994:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 800f998:	7812      	ldrb	r2, [r2, #0]
 800f99a:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800f99c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f9a0:	3301      	adds	r3, #1
 800f9a2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->AdvData, (const void*)AdvData, AdvDataLen );
 800f9a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800f9aa:	1c58      	adds	r0, r3, #1
 800f9ac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f9b0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800f9b4:	781a      	ldrb	r2, [r3, #0]
 800f9b6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f9ba:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800f9be:	6819      	ldr	r1, [r3, #0]
 800f9c0:	f001 fb8a 	bl	80110d8 <Osal_MemCpy>
  index_input += AdvDataLen;
 800f9c4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800f9c8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 800f9cc:	781b      	ldrb	r3, [r3, #0]
 800f9ce:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800f9d2:	4413      	add	r3, r2
 800f9d4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800f9d8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800f9dc:	2218      	movs	r2, #24
 800f9de:	2100      	movs	r1, #0
 800f9e0:	4618      	mov	r0, r3
 800f9e2:	f001 fb89 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800f9e6:	233f      	movs	r3, #63	@ 0x3f
 800f9e8:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x08e;
 800f9ec:	238e      	movs	r3, #142	@ 0x8e
 800f9ee:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800f9f2:	f107 0310 	add.w	r3, r7, #16
 800f9f6:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800f9fa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800f9fe:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800fa02:	f107 030f 	add.w	r3, r7, #15
 800fa06:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800fa0a:	2301      	movs	r3, #1
 800fa0c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fa10:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fa14:	2100      	movs	r1, #0
 800fa16:	4618      	mov	r0, r3
 800fa18:	f001 f83a 	bl	8010a90 <hci_send_req>
 800fa1c:	4603      	mov	r3, r0
 800fa1e:	2b00      	cmp	r3, #0
 800fa20:	da01      	bge.n	800fa26 <aci_gap_update_adv_data+0xd0>
    return BLE_STATUS_TIMEOUT;
 800fa22:	23ff      	movs	r3, #255	@ 0xff
 800fa24:	e004      	b.n	800fa30 <aci_gap_update_adv_data+0xda>
  return status;
 800fa26:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fa2a:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800fa2e:	781b      	ldrb	r3, [r3, #0]
}
 800fa30:	4618      	mov	r0, r3
 800fa32:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800fa36:	46bd      	mov	sp, r7
 800fa38:	bd80      	pop	{r7, pc}

0800fa3a <aci_gap_configure_filter_accept_list>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_configure_filter_accept_list( void )
{
 800fa3a:	b580      	push	{r7, lr}
 800fa3c:	b088      	sub	sp, #32
 800fa3e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800fa40:	2300      	movs	r3, #0
 800fa42:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fa44:	f107 0308 	add.w	r3, r7, #8
 800fa48:	2218      	movs	r2, #24
 800fa4a:	2100      	movs	r1, #0
 800fa4c:	4618      	mov	r0, r3
 800fa4e:	f001 fb53 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800fa52:	233f      	movs	r3, #63	@ 0x3f
 800fa54:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x092;
 800fa56:	2392      	movs	r3, #146	@ 0x92
 800fa58:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800fa5a:	1dfb      	adds	r3, r7, #7
 800fa5c:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800fa5e:	2301      	movs	r3, #1
 800fa60:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fa62:	f107 0308 	add.w	r3, r7, #8
 800fa66:	2100      	movs	r1, #0
 800fa68:	4618      	mov	r0, r3
 800fa6a:	f001 f811 	bl	8010a90 <hci_send_req>
 800fa6e:	4603      	mov	r3, r0
 800fa70:	2b00      	cmp	r3, #0
 800fa72:	da01      	bge.n	800fa78 <aci_gap_configure_filter_accept_list+0x3e>
    return BLE_STATUS_TIMEOUT;
 800fa74:	23ff      	movs	r3, #255	@ 0xff
 800fa76:	e000      	b.n	800fa7a <aci_gap_configure_filter_accept_list+0x40>
  return status;
 800fa78:	79fb      	ldrb	r3, [r7, #7]
}
 800fa7a:	4618      	mov	r0, r3
 800fa7c:	3720      	adds	r7, #32
 800fa7e:	46bd      	mov	sp, r7
 800fa80:	bd80      	pop	{r7, pc}

0800fa82 <aci_gap_clear_security_db>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gap_clear_security_db( void )
{
 800fa82:	b580      	push	{r7, lr}
 800fa84:	b088      	sub	sp, #32
 800fa86:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800fa88:	2300      	movs	r3, #0
 800fa8a:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fa8c:	f107 0308 	add.w	r3, r7, #8
 800fa90:	2218      	movs	r2, #24
 800fa92:	2100      	movs	r1, #0
 800fa94:	4618      	mov	r0, r3
 800fa96:	f001 fb2f 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800fa9a:	233f      	movs	r3, #63	@ 0x3f
 800fa9c:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x094;
 800fa9e:	2394      	movs	r3, #148	@ 0x94
 800faa0:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800faa2:	1dfb      	adds	r3, r7, #7
 800faa4:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800faa6:	2301      	movs	r3, #1
 800faa8:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800faaa:	f107 0308 	add.w	r3, r7, #8
 800faae:	2100      	movs	r1, #0
 800fab0:	4618      	mov	r0, r3
 800fab2:	f000 ffed 	bl	8010a90 <hci_send_req>
 800fab6:	4603      	mov	r3, r0
 800fab8:	2b00      	cmp	r3, #0
 800faba:	da01      	bge.n	800fac0 <aci_gap_clear_security_db+0x3e>
    return BLE_STATUS_TIMEOUT;
 800fabc:	23ff      	movs	r3, #255	@ 0xff
 800fabe:	e000      	b.n	800fac2 <aci_gap_clear_security_db+0x40>
  return status;
 800fac0:	79fb      	ldrb	r3, [r7, #7]
}
 800fac2:	4618      	mov	r0, r3
 800fac4:	3720      	adds	r7, #32
 800fac6:	46bd      	mov	sp, r7
 800fac8:	bd80      	pop	{r7, pc}

0800faca <aci_gap_allow_rebond>:

tBleStatus aci_gap_allow_rebond( uint16_t Connection_Handle )
{
 800faca:	b580      	push	{r7, lr}
 800facc:	b0cc      	sub	sp, #304	@ 0x130
 800face:	af00      	add	r7, sp, #0
 800fad0:	4602      	mov	r2, r0
 800fad2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fad6:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800fada:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_allow_rebond_cp0 *cp0 = (aci_gap_allow_rebond_cp0*)(cmd_buffer);
 800fadc:	f107 0310 	add.w	r3, r7, #16
 800fae0:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800fae4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fae8:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800faec:	2200      	movs	r2, #0
 800faee:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800faf0:	2300      	movs	r3, #0
 800faf2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800faf6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fafa:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fafe:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800fb02:	8812      	ldrh	r2, [r2, #0]
 800fb04:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800fb06:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fb0a:	3302      	adds	r3, #2
 800fb0c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fb10:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fb14:	2218      	movs	r2, #24
 800fb16:	2100      	movs	r1, #0
 800fb18:	4618      	mov	r0, r3
 800fb1a:	f001 faed 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800fb1e:	233f      	movs	r3, #63	@ 0x3f
 800fb20:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x095;
 800fb24:	2395      	movs	r3, #149	@ 0x95
 800fb26:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800fb2a:	f107 0310 	add.w	r3, r7, #16
 800fb2e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800fb32:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fb36:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800fb3a:	f107 030f 	add.w	r3, r7, #15
 800fb3e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800fb42:	2301      	movs	r3, #1
 800fb44:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fb48:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fb4c:	2100      	movs	r1, #0
 800fb4e:	4618      	mov	r0, r3
 800fb50:	f000 ff9e 	bl	8010a90 <hci_send_req>
 800fb54:	4603      	mov	r3, r0
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	da01      	bge.n	800fb5e <aci_gap_allow_rebond+0x94>
    return BLE_STATUS_TIMEOUT;
 800fb5a:	23ff      	movs	r3, #255	@ 0xff
 800fb5c:	e004      	b.n	800fb68 <aci_gap_allow_rebond+0x9e>
  return status;
 800fb5e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fb62:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800fb66:	781b      	ldrb	r3, [r3, #0]
}
 800fb68:	4618      	mov	r0, r3
 800fb6a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800fb6e:	46bd      	mov	sp, r7
 800fb70:	bd80      	pop	{r7, pc}

0800fb72 <aci_gap_numeric_comparison_value_confirm_yesno>:
  return status;
}

tBleStatus aci_gap_numeric_comparison_value_confirm_yesno( uint16_t Connection_Handle,
                                                           uint8_t Confirm_Yes_No )
{
 800fb72:	b580      	push	{r7, lr}
 800fb74:	b0cc      	sub	sp, #304	@ 0x130
 800fb76:	af00      	add	r7, sp, #0
 800fb78:	4602      	mov	r2, r0
 800fb7a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fb7e:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 800fb82:	801a      	strh	r2, [r3, #0]
 800fb84:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fb88:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 800fb8c:	460a      	mov	r2, r1
 800fb8e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gap_numeric_comparison_value_confirm_yesno_cp0 *cp0 = (aci_gap_numeric_comparison_value_confirm_yesno_cp0*)(cmd_buffer);
 800fb90:	f107 0310 	add.w	r3, r7, #16
 800fb94:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 800fb98:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fb9c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800fba0:	2200      	movs	r2, #0
 800fba2:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 800fba4:	2300      	movs	r3, #0
 800fba6:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 800fbaa:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fbae:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fbb2:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 800fbb6:	8812      	ldrh	r2, [r2, #0]
 800fbb8:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800fbba:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fbbe:	3302      	adds	r3, #2
 800fbc0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Confirm_Yes_No = Confirm_Yes_No;
 800fbc4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fbc8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 800fbcc:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 800fbd0:	7812      	ldrb	r2, [r2, #0]
 800fbd2:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800fbd4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fbd8:	3301      	adds	r3, #1
 800fbda:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fbde:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fbe2:	2218      	movs	r2, #24
 800fbe4:	2100      	movs	r1, #0
 800fbe6:	4618      	mov	r0, r3
 800fbe8:	f001 fa86 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800fbec:	233f      	movs	r3, #63	@ 0x3f
 800fbee:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x0a5;
 800fbf2:	23a5      	movs	r3, #165	@ 0xa5
 800fbf4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800fbf8:	f107 0310 	add.w	r3, r7, #16
 800fbfc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800fc00:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fc04:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 800fc08:	f107 030f 	add.w	r3, r7, #15
 800fc0c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 800fc10:	2301      	movs	r3, #1
 800fc12:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fc16:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fc1a:	2100      	movs	r1, #0
 800fc1c:	4618      	mov	r0, r3
 800fc1e:	f000 ff37 	bl	8010a90 <hci_send_req>
 800fc22:	4603      	mov	r3, r0
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	da01      	bge.n	800fc2c <aci_gap_numeric_comparison_value_confirm_yesno+0xba>
    return BLE_STATUS_TIMEOUT;
 800fc28:	23ff      	movs	r3, #255	@ 0xff
 800fc2a:	e004      	b.n	800fc36 <aci_gap_numeric_comparison_value_confirm_yesno+0xc4>
  return status;
 800fc2c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800fc30:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 800fc34:	781b      	ldrb	r3, [r3, #0]
}
 800fc36:	4618      	mov	r0, r3
 800fc38:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 800fc3c:	46bd      	mov	sp, r7
 800fc3e:	bd80      	pop	{r7, pc}

0800fc40 <aci_gatt_init>:
 */

#include "ble_gatt_aci.h"

tBleStatus aci_gatt_init( void )
{
 800fc40:	b580      	push	{r7, lr}
 800fc42:	b088      	sub	sp, #32
 800fc44:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 800fc46:	2300      	movs	r3, #0
 800fc48:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fc4a:	f107 0308 	add.w	r3, r7, #8
 800fc4e:	2218      	movs	r2, #24
 800fc50:	2100      	movs	r1, #0
 800fc52:	4618      	mov	r0, r3
 800fc54:	f001 fa50 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800fc58:	233f      	movs	r3, #63	@ 0x3f
 800fc5a:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x101;
 800fc5c:	f240 1301 	movw	r3, #257	@ 0x101
 800fc60:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 800fc62:	1dfb      	adds	r3, r7, #7
 800fc64:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800fc66:	2301      	movs	r3, #1
 800fc68:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fc6a:	f107 0308 	add.w	r3, r7, #8
 800fc6e:	2100      	movs	r1, #0
 800fc70:	4618      	mov	r0, r3
 800fc72:	f000 ff0d 	bl	8010a90 <hci_send_req>
 800fc76:	4603      	mov	r3, r0
 800fc78:	2b00      	cmp	r3, #0
 800fc7a:	da01      	bge.n	800fc80 <aci_gatt_init+0x40>
    return BLE_STATUS_TIMEOUT;
 800fc7c:	23ff      	movs	r3, #255	@ 0xff
 800fc7e:	e000      	b.n	800fc82 <aci_gatt_init+0x42>
  return status;
 800fc80:	79fb      	ldrb	r3, [r7, #7]
}
 800fc82:	4618      	mov	r0, r3
 800fc84:	3720      	adds	r7, #32
 800fc86:	46bd      	mov	sp, r7
 800fc88:	bd80      	pop	{r7, pc}

0800fc8a <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service( uint8_t Service_UUID_Type,
                                 const Service_UUID_t* Service_UUID,
                                 uint8_t Service_Type,
                                 uint8_t Max_Attribute_Records,
                                 uint16_t* Service_Handle )
{
 800fc8a:	b590      	push	{r4, r7, lr}
 800fc8c:	b0cf      	sub	sp, #316	@ 0x13c
 800fc8e:	af00      	add	r7, sp, #0
 800fc90:	4604      	mov	r4, r0
 800fc92:	f507 709c 	add.w	r0, r7, #312	@ 0x138
 800fc96:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800fc9a:	6001      	str	r1, [r0, #0]
 800fc9c:	4610      	mov	r0, r2
 800fc9e:	4619      	mov	r1, r3
 800fca0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800fca4:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800fca8:	4622      	mov	r2, r4
 800fcaa:	701a      	strb	r2, [r3, #0]
 800fcac:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800fcb0:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800fcb4:	4602      	mov	r2, r0
 800fcb6:	701a      	strb	r2, [r3, #0]
 800fcb8:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800fcbc:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800fcc0:	460a      	mov	r2, r1
 800fcc2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
 800fcc4:	f107 0310 	add.w	r3, r7, #16
 800fcc8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800fccc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800fcd0:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800fcd4:	781b      	ldrb	r3, [r3, #0]
 800fcd6:	2b01      	cmp	r3, #1
 800fcd8:	d00a      	beq.n	800fcf0 <aci_gatt_add_service+0x66>
 800fcda:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800fcde:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800fce2:	781b      	ldrb	r3, [r3, #0]
 800fce4:	2b02      	cmp	r3, #2
 800fce6:	d101      	bne.n	800fcec <aci_gatt_add_service+0x62>
 800fce8:	2311      	movs	r3, #17
 800fcea:	e002      	b.n	800fcf2 <aci_gatt_add_service+0x68>
 800fcec:	2301      	movs	r3, #1
 800fcee:	e000      	b.n	800fcf2 <aci_gatt_add_service+0x68>
 800fcf0:	2303      	movs	r3, #3
 800fcf2:	f107 0210 	add.w	r2, r7, #16
 800fcf6:	4413      	add	r3, r2
 800fcf8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  aci_gatt_add_service_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800fcfc:	f107 030c 	add.w	r3, r7, #12
 800fd00:	2203      	movs	r2, #3
 800fd02:	2100      	movs	r1, #0
 800fd04:	4618      	mov	r0, r3
 800fd06:	f001 f9f7 	bl	80110f8 <Osal_MemSet>
  int index_input = 0;
 800fd0a:	2300      	movs	r3, #0
 800fd0c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_UUID_Type = Service_UUID_Type;
 800fd10:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800fd14:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800fd18:	f2a2 1231 	subw	r2, r2, #305	@ 0x131
 800fd1c:	7812      	ldrb	r2, [r2, #0]
 800fd1e:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 800fd20:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fd24:	3301      	adds	r3, #1
 800fd26:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Service_UUID_Type )
 800fd2a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800fd2e:	f2a3 1331 	subw	r3, r3, #305	@ 0x131
 800fd32:	781b      	ldrb	r3, [r3, #0]
 800fd34:	2b01      	cmp	r3, #1
 800fd36:	d002      	beq.n	800fd3e <aci_gatt_add_service+0xb4>
 800fd38:	2b02      	cmp	r3, #2
 800fd3a:	d004      	beq.n	800fd46 <aci_gatt_add_service+0xbc>
 800fd3c:	e007      	b.n	800fd4e <aci_gatt_add_service+0xc4>
    {
      case 1: size = 2; break;
 800fd3e:	2302      	movs	r3, #2
 800fd40:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800fd44:	e005      	b.n	800fd52 <aci_gatt_add_service+0xc8>
      case 2: size = 16; break;
 800fd46:	2310      	movs	r3, #16
 800fd48:	f887 3137 	strb.w	r3, [r7, #311]	@ 0x137
 800fd4c:	e001      	b.n	800fd52 <aci_gatt_add_service+0xc8>
      default: return BLE_STATUS_ERROR;
 800fd4e:	2397      	movs	r3, #151	@ 0x97
 800fd50:	e06c      	b.n	800fe2c <aci_gatt_add_service+0x1a2>
    }
    Osal_MemCpy( (void*)&cp0->Service_UUID, (const void*)Service_UUID, size );
 800fd52:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800fd56:	1c58      	adds	r0, r3, #1
 800fd58:	f897 2137 	ldrb.w	r2, [r7, #311]	@ 0x137
 800fd5c:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800fd60:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800fd64:	6819      	ldr	r1, [r3, #0]
 800fd66:	f001 f9b7 	bl	80110d8 <Osal_MemCpy>
    index_input += size;
 800fd6a:	f897 3137 	ldrb.w	r3, [r7, #311]	@ 0x137
 800fd6e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 800fd72:	4413      	add	r3, r2
 800fd74:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Service_Type = Service_Type;
 800fd78:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fd7c:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800fd80:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800fd84:	7812      	ldrb	r2, [r2, #0]
 800fd86:	701a      	strb	r2, [r3, #0]
    }
    index_input += 1;
 800fd88:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fd8c:	3301      	adds	r3, #1
 800fd8e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
    {
      cp1->Max_Attribute_Records = Max_Attribute_Records;
 800fd92:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800fd96:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 800fd9a:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800fd9e:	7812      	ldrb	r2, [r2, #0]
 800fda0:	705a      	strb	r2, [r3, #1]
    }
    index_input += 1;
 800fda2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fda6:	3301      	adds	r3, #1
 800fda8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800fdac:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fdb0:	2218      	movs	r2, #24
 800fdb2:	2100      	movs	r1, #0
 800fdb4:	4618      	mov	r0, r3
 800fdb6:	f001 f99f 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800fdba:	233f      	movs	r3, #63	@ 0x3f
 800fdbc:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x102;
 800fdc0:	f44f 7381 	mov.w	r3, #258	@ 0x102
 800fdc4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 800fdc8:	f107 0310 	add.w	r3, r7, #16
 800fdcc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 800fdd0:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 800fdd4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &resp;
 800fdd8:	f107 030c 	add.w	r3, r7, #12
 800fddc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = sizeof(resp);
 800fde0:	2303      	movs	r3, #3
 800fde2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fde6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800fdea:	2100      	movs	r1, #0
 800fdec:	4618      	mov	r0, r3
 800fdee:	f000 fe4f 	bl	8010a90 <hci_send_req>
 800fdf2:	4603      	mov	r3, r0
 800fdf4:	2b00      	cmp	r3, #0
 800fdf6:	da01      	bge.n	800fdfc <aci_gatt_add_service+0x172>
    return BLE_STATUS_TIMEOUT;
 800fdf8:	23ff      	movs	r3, #255	@ 0xff
 800fdfa:	e017      	b.n	800fe2c <aci_gatt_add_service+0x1a2>
  if ( resp.Status )
 800fdfc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800fe00:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800fe04:	781b      	ldrb	r3, [r3, #0]
 800fe06:	2b00      	cmp	r3, #0
 800fe08:	d005      	beq.n	800fe16 <aci_gatt_add_service+0x18c>
    return resp.Status;
 800fe0a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800fe0e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800fe12:	781b      	ldrb	r3, [r3, #0]
 800fe14:	e00a      	b.n	800fe2c <aci_gatt_add_service+0x1a2>
  *Service_Handle = resp.Service_Handle;
 800fe16:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 800fe1a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800fe1e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 800fe22:	b29a      	uxth	r2, r3
 800fe24:	f8d7 3148 	ldr.w	r3, [r7, #328]	@ 0x148
 800fe28:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 800fe2a:	2300      	movs	r3, #0
}
 800fe2c:	4618      	mov	r0, r3
 800fe2e:	f507 779e 	add.w	r7, r7, #316	@ 0x13c
 800fe32:	46bd      	mov	sp, r7
 800fe34:	bd90      	pop	{r4, r7, pc}

0800fe36 <aci_gatt_add_char>:
                              uint8_t Security_Permissions,
                              uint8_t GATT_Evt_Mask,
                              uint8_t Enc_Key_Size,
                              uint8_t Is_Variable,
                              uint16_t* Char_Handle )
{
 800fe36:	b590      	push	{r4, r7, lr}
 800fe38:	b0d1      	sub	sp, #324	@ 0x144
 800fe3a:	af00      	add	r7, sp, #0
 800fe3c:	4604      	mov	r4, r0
 800fe3e:	4608      	mov	r0, r1
 800fe40:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800fe44:	f5a1 719c 	sub.w	r1, r1, #312	@ 0x138
 800fe48:	600a      	str	r2, [r1, #0]
 800fe4a:	4619      	mov	r1, r3
 800fe4c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800fe50:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800fe54:	4622      	mov	r2, r4
 800fe56:	801a      	strh	r2, [r3, #0]
 800fe58:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800fe5c:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800fe60:	4602      	mov	r2, r0
 800fe62:	701a      	strb	r2, [r3, #0]
 800fe64:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800fe68:	f5a3 739d 	sub.w	r3, r3, #314	@ 0x13a
 800fe6c:	460a      	mov	r2, r1
 800fe6e:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
 800fe70:	f107 0318 	add.w	r3, r7, #24
 800fe74:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800fe78:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800fe7c:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800fe80:	781b      	ldrb	r3, [r3, #0]
 800fe82:	2b01      	cmp	r3, #1
 800fe84:	d00a      	beq.n	800fe9c <aci_gatt_add_char+0x66>
 800fe86:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800fe8a:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800fe8e:	781b      	ldrb	r3, [r3, #0]
 800fe90:	2b02      	cmp	r3, #2
 800fe92:	d101      	bne.n	800fe98 <aci_gatt_add_char+0x62>
 800fe94:	2313      	movs	r3, #19
 800fe96:	e002      	b.n	800fe9e <aci_gatt_add_char+0x68>
 800fe98:	2303      	movs	r3, #3
 800fe9a:	e000      	b.n	800fe9e <aci_gatt_add_char+0x68>
 800fe9c:	2305      	movs	r3, #5
 800fe9e:	f107 0218 	add.w	r2, r7, #24
 800fea2:	4413      	add	r3, r2
 800fea4:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  aci_gatt_add_char_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 800fea8:	f107 0314 	add.w	r3, r7, #20
 800feac:	2203      	movs	r2, #3
 800feae:	2100      	movs	r1, #0
 800feb0:	4618      	mov	r0, r3
 800feb2:	f001 f921 	bl	80110f8 <Osal_MemSet>
  int index_input = 0;
 800feb6:	2300      	movs	r3, #0
 800feb8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Service_Handle = Service_Handle;
 800febc:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800fec0:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800fec4:	f5a2 7299 	sub.w	r2, r2, #306	@ 0x132
 800fec8:	8812      	ldrh	r2, [r2, #0]
 800feca:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 800fecc:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800fed0:	3302      	adds	r3, #2
 800fed2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Char_UUID_Type = Char_UUID_Type;
 800fed6:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800feda:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800fede:	f2a2 1233 	subw	r2, r2, #307	@ 0x133
 800fee2:	7812      	ldrb	r2, [r2, #0]
 800fee4:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 800fee6:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800feea:	3301      	adds	r3, #1
 800feec:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  /* var_len_data input */
  {
    uint8_t size;
    switch ( Char_UUID_Type )
 800fef0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800fef4:	f2a3 1333 	subw	r3, r3, #307	@ 0x133
 800fef8:	781b      	ldrb	r3, [r3, #0]
 800fefa:	2b01      	cmp	r3, #1
 800fefc:	d002      	beq.n	800ff04 <aci_gatt_add_char+0xce>
 800fefe:	2b02      	cmp	r3, #2
 800ff00:	d004      	beq.n	800ff0c <aci_gatt_add_char+0xd6>
 800ff02:	e007      	b.n	800ff14 <aci_gatt_add_char+0xde>
    {
      case 1: size = 2; break;
 800ff04:	2302      	movs	r3, #2
 800ff06:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800ff0a:	e005      	b.n	800ff18 <aci_gatt_add_char+0xe2>
      case 2: size = 16; break;
 800ff0c:	2310      	movs	r3, #16
 800ff0e:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f
 800ff12:	e001      	b.n	800ff18 <aci_gatt_add_char+0xe2>
      default: return BLE_STATUS_ERROR;
 800ff14:	2397      	movs	r3, #151	@ 0x97
 800ff16:	e091      	b.n	801003c <aci_gatt_add_char+0x206>
    }
    Osal_MemCpy( (void*)&cp0->Char_UUID, (const void*)Char_UUID, size );
 800ff18:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800ff1c:	1cd8      	adds	r0, r3, #3
 800ff1e:	f897 213f 	ldrb.w	r2, [r7, #319]	@ 0x13f
 800ff22:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800ff26:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800ff2a:	6819      	ldr	r1, [r3, #0]
 800ff2c:	f001 f8d4 	bl	80110d8 <Osal_MemCpy>
    index_input += size;
 800ff30:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800ff34:	f8d7 2130 	ldr.w	r2, [r7, #304]	@ 0x130
 800ff38:	4413      	add	r3, r2
 800ff3a:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Value_Length = Char_Value_Length;
 800ff3e:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ff42:	f507 72a0 	add.w	r2, r7, #320	@ 0x140
 800ff46:	f5a2 729d 	sub.w	r2, r2, #314	@ 0x13a
 800ff4a:	8812      	ldrh	r2, [r2, #0]
 800ff4c:	801a      	strh	r2, [r3, #0]
    }
    index_input += 2;
 800ff4e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ff52:	3302      	adds	r3, #2
 800ff54:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Char_Properties = Char_Properties;
 800ff58:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ff5c:	f897 2150 	ldrb.w	r2, [r7, #336]	@ 0x150
 800ff60:	709a      	strb	r2, [r3, #2]
    }
    index_input += 1;
 800ff62:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ff66:	3301      	adds	r3, #1
 800ff68:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Security_Permissions = Security_Permissions;
 800ff6c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ff70:	f897 2154 	ldrb.w	r2, [r7, #340]	@ 0x154
 800ff74:	70da      	strb	r2, [r3, #3]
    }
    index_input += 1;
 800ff76:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ff7a:	3301      	adds	r3, #1
 800ff7c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->GATT_Evt_Mask = GATT_Evt_Mask;
 800ff80:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ff84:	f897 2158 	ldrb.w	r2, [r7, #344]	@ 0x158
 800ff88:	711a      	strb	r2, [r3, #4]
    }
    index_input += 1;
 800ff8a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ff8e:	3301      	adds	r3, #1
 800ff90:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Enc_Key_Size = Enc_Key_Size;
 800ff94:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ff98:	f897 215c 	ldrb.w	r2, [r7, #348]	@ 0x15c
 800ff9c:	715a      	strb	r2, [r3, #5]
    }
    index_input += 1;
 800ff9e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ffa2:	3301      	adds	r3, #1
 800ffa4:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
    {
      cp1->Is_Variable = Is_Variable;
 800ffa8:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800ffac:	f897 2160 	ldrb.w	r2, [r7, #352]	@ 0x160
 800ffb0:	719a      	strb	r2, [r3, #6]
    }
    index_input += 1;
 800ffb2:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ffb6:	3301      	adds	r3, #1
 800ffb8:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  }
  Osal_MemSet( &rq, 0, sizeof(rq) );
 800ffbc:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800ffc0:	2218      	movs	r2, #24
 800ffc2:	2100      	movs	r1, #0
 800ffc4:	4618      	mov	r0, r3
 800ffc6:	f001 f897 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 800ffca:	233f      	movs	r3, #63	@ 0x3f
 800ffcc:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x104;
 800ffd0:	f44f 7382 	mov.w	r3, #260	@ 0x104
 800ffd4:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 800ffd8:	f107 0318 	add.w	r3, r7, #24
 800ffdc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 800ffe0:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 800ffe4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 800ffe8:	f107 0314 	add.w	r3, r7, #20
 800ffec:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 800fff0:	2303      	movs	r3, #3
 800fff2:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 800fff6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800fffa:	2100      	movs	r1, #0
 800fffc:	4618      	mov	r0, r3
 800fffe:	f000 fd47 	bl	8010a90 <hci_send_req>
 8010002:	4603      	mov	r3, r0
 8010004:	2b00      	cmp	r3, #0
 8010006:	da01      	bge.n	801000c <aci_gatt_add_char+0x1d6>
    return BLE_STATUS_TIMEOUT;
 8010008:	23ff      	movs	r3, #255	@ 0xff
 801000a:	e017      	b.n	801003c <aci_gatt_add_char+0x206>
  if ( resp.Status )
 801000c:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 8010010:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8010014:	781b      	ldrb	r3, [r3, #0]
 8010016:	2b00      	cmp	r3, #0
 8010018:	d005      	beq.n	8010026 <aci_gatt_add_char+0x1f0>
    return resp.Status;
 801001a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 801001e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8010022:	781b      	ldrb	r3, [r3, #0]
 8010024:	e00a      	b.n	801003c <aci_gatt_add_char+0x206>
  *Char_Handle = resp.Char_Handle;
 8010026:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 801002a:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 801002e:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8010032:	b29a      	uxth	r2, r3
 8010034:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8010038:	801a      	strh	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 801003a:	2300      	movs	r3, #0
}
 801003c:	4618      	mov	r0, r3
 801003e:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 8010042:	46bd      	mov	sp, r7
 8010044:	bd90      	pop	{r4, r7, pc}

08010046 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value( uint16_t Service_Handle,
                                       uint16_t Char_Handle,
                                       uint8_t Val_Offset,
                                       uint8_t Char_Value_Length,
                                       const uint8_t* Char_Value )
{
 8010046:	b5b0      	push	{r4, r5, r7, lr}
 8010048:	b0cc      	sub	sp, #304	@ 0x130
 801004a:	af00      	add	r7, sp, #0
 801004c:	4605      	mov	r5, r0
 801004e:	460c      	mov	r4, r1
 8010050:	4610      	mov	r0, r2
 8010052:	4619      	mov	r1, r3
 8010054:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010058:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 801005c:	462a      	mov	r2, r5
 801005e:	801a      	strh	r2, [r3, #0]
 8010060:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010064:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8010068:	4622      	mov	r2, r4
 801006a:	801a      	strh	r2, [r3, #0]
 801006c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010070:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 8010074:	4602      	mov	r2, r0
 8010076:	701a      	strb	r2, [r3, #0]
 8010078:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801007c:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8010080:	460a      	mov	r2, r1
 8010082:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
 8010084:	f107 0310 	add.w	r3, r7, #16
 8010088:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 801008c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010090:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010094:	2200      	movs	r2, #0
 8010096:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8010098:	2300      	movs	r3, #0
 801009a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Service_Handle = Service_Handle;
 801009e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80100a2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80100a6:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80100aa:	8812      	ldrh	r2, [r2, #0]
 80100ac:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80100ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80100b2:	3302      	adds	r3, #2
 80100b4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Handle = Char_Handle;
 80100b8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80100bc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80100c0:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 80100c4:	8812      	ldrh	r2, [r2, #0]
 80100c6:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 80100c8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80100cc:	3302      	adds	r3, #2
 80100ce:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Val_Offset = Val_Offset;
 80100d2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80100d6:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80100da:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 80100de:	7812      	ldrb	r2, [r2, #0]
 80100e0:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 80100e2:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80100e6:	3301      	adds	r3, #1
 80100e8:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Char_Value_Length = Char_Value_Length;
 80100ec:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80100f0:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80100f4:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 80100f8:	7812      	ldrb	r2, [r2, #0]
 80100fa:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80100fc:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010100:	3301      	adds	r3, #1
 8010102:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Char_Value, (const void*)Char_Value, Char_Value_Length );
 8010106:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801010a:	1d98      	adds	r0, r3, #6
 801010c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010110:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8010114:	781b      	ldrb	r3, [r3, #0]
 8010116:	461a      	mov	r2, r3
 8010118:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 801011c:	f000 ffdc 	bl	80110d8 <Osal_MemCpy>
  index_input += Char_Value_Length;
 8010120:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010124:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 8010128:	781b      	ldrb	r3, [r3, #0]
 801012a:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 801012e:	4413      	add	r3, r2
 8010130:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010134:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010138:	2218      	movs	r2, #24
 801013a:	2100      	movs	r1, #0
 801013c:	4618      	mov	r0, r3
 801013e:	f000 ffdb 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 8010142:	233f      	movs	r3, #63	@ 0x3f
 8010144:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x106;
 8010148:	f44f 7383 	mov.w	r3, #262	@ 0x106
 801014c:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8010150:	f107 0310 	add.w	r3, r7, #16
 8010154:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8010158:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801015c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8010160:	f107 030f 	add.w	r3, r7, #15
 8010164:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8010168:	2301      	movs	r3, #1
 801016a:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 801016e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010172:	2100      	movs	r1, #0
 8010174:	4618      	mov	r0, r3
 8010176:	f000 fc8b 	bl	8010a90 <hci_send_req>
 801017a:	4603      	mov	r3, r0
 801017c:	2b00      	cmp	r3, #0
 801017e:	da01      	bge.n	8010184 <aci_gatt_update_char_value+0x13e>
    return BLE_STATUS_TIMEOUT;
 8010180:	23ff      	movs	r3, #255	@ 0xff
 8010182:	e004      	b.n	801018e <aci_gatt_update_char_value+0x148>
  return status;
 8010184:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010188:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801018c:	781b      	ldrb	r3, [r3, #0]
}
 801018e:	4618      	mov	r0, r3
 8010190:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8010194:	46bd      	mov	sp, r7
 8010196:	bdb0      	pop	{r4, r5, r7, pc}

08010198 <aci_gatt_confirm_indication>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus aci_gatt_confirm_indication( uint16_t Connection_Handle )
{
 8010198:	b580      	push	{r7, lr}
 801019a:	b0cc      	sub	sp, #304	@ 0x130
 801019c:	af00      	add	r7, sp, #0
 801019e:	4602      	mov	r2, r0
 80101a0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80101a4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80101a8:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_confirm_indication_cp0 *cp0 = (aci_gatt_confirm_indication_cp0*)(cmd_buffer);
 80101aa:	f107 0310 	add.w	r3, r7, #16
 80101ae:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80101b2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80101b6:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80101ba:	2200      	movs	r2, #0
 80101bc:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80101be:	2300      	movs	r3, #0
 80101c0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 80101c4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80101c8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80101cc:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80101d0:	8812      	ldrh	r2, [r2, #0]
 80101d2:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80101d4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80101d8:	3302      	adds	r3, #2
 80101da:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 80101de:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80101e2:	2218      	movs	r2, #24
 80101e4:	2100      	movs	r1, #0
 80101e6:	4618      	mov	r0, r3
 80101e8:	f000 ff86 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 80101ec:	233f      	movs	r3, #63	@ 0x3f
 80101ee:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x125;
 80101f2:	f240 1325 	movw	r3, #293	@ 0x125
 80101f6:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 80101fa:	f107 0310 	add.w	r3, r7, #16
 80101fe:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8010202:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010206:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 801020a:	f107 030f 	add.w	r3, r7, #15
 801020e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8010212:	2301      	movs	r3, #1
 8010214:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010218:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801021c:	2100      	movs	r1, #0
 801021e:	4618      	mov	r0, r3
 8010220:	f000 fc36 	bl	8010a90 <hci_send_req>
 8010224:	4603      	mov	r3, r0
 8010226:	2b00      	cmp	r3, #0
 8010228:	da01      	bge.n	801022e <aci_gatt_confirm_indication+0x96>
    return BLE_STATUS_TIMEOUT;
 801022a:	23ff      	movs	r3, #255	@ 0xff
 801022c:	e004      	b.n	8010238 <aci_gatt_confirm_indication+0xa0>
  return status;
 801022e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010232:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010236:	781b      	ldrb	r3, [r3, #0]
}
 8010238:	4618      	mov	r0, r3
 801023a:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 801023e:	46bd      	mov	sp, r7
 8010240:	bd80      	pop	{r7, pc}

08010242 <aci_gatt_write_resp>:
                                uint16_t Attr_Handle,
                                uint8_t Write_status,
                                uint8_t Error_Code,
                                uint8_t Attribute_Val_Length,
                                const uint8_t* Attribute_Val )
{
 8010242:	b5b0      	push	{r4, r5, r7, lr}
 8010244:	b0cc      	sub	sp, #304	@ 0x130
 8010246:	af00      	add	r7, sp, #0
 8010248:	4605      	mov	r5, r0
 801024a:	460c      	mov	r4, r1
 801024c:	4610      	mov	r0, r2
 801024e:	4619      	mov	r1, r3
 8010250:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010254:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010258:	462a      	mov	r2, r5
 801025a:	801a      	strh	r2, [r3, #0]
 801025c:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010260:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8010264:	4622      	mov	r2, r4
 8010266:	801a      	strh	r2, [r3, #0]
 8010268:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801026c:	f2a3 132d 	subw	r3, r3, #301	@ 0x12d
 8010270:	4602      	mov	r2, r0
 8010272:	701a      	strb	r2, [r3, #0]
 8010274:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010278:	f5a3 7397 	sub.w	r3, r3, #302	@ 0x12e
 801027c:	460a      	mov	r2, r1
 801027e:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_gatt_write_resp_cp0 *cp0 = (aci_gatt_write_resp_cp0*)(cmd_buffer);
 8010280:	f107 0310 	add.w	r3, r7, #16
 8010284:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 8010288:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801028c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010290:	2200      	movs	r2, #0
 8010292:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 8010294:	2300      	movs	r3, #0
 8010296:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Connection_Handle = Connection_Handle;
 801029a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801029e:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80102a2:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 80102a6:	8812      	ldrh	r2, [r2, #0]
 80102a8:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 80102aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80102ae:	3302      	adds	r3, #2
 80102b0:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Attr_Handle = Attr_Handle;
 80102b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80102b8:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80102bc:	f5a2 7296 	sub.w	r2, r2, #300	@ 0x12c
 80102c0:	8812      	ldrh	r2, [r2, #0]
 80102c2:	805a      	strh	r2, [r3, #2]
  index_input += 2;
 80102c4:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80102c8:	3302      	adds	r3, #2
 80102ca:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Write_status = Write_status;
 80102ce:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80102d2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80102d6:	f2a2 122d 	subw	r2, r2, #301	@ 0x12d
 80102da:	7812      	ldrb	r2, [r2, #0]
 80102dc:	711a      	strb	r2, [r3, #4]
  index_input += 1;
 80102de:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80102e2:	3301      	adds	r3, #1
 80102e4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Error_Code = Error_Code;
 80102e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80102ec:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80102f0:	f5a2 7297 	sub.w	r2, r2, #302	@ 0x12e
 80102f4:	7812      	ldrb	r2, [r2, #0]
 80102f6:	715a      	strb	r2, [r3, #5]
  index_input += 1;
 80102f8:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80102fc:	3301      	adds	r3, #1
 80102fe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Attribute_Val_Length = Attribute_Val_Length;
 8010302:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010306:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 801030a:	719a      	strb	r2, [r3, #6]
  index_input += 1;
 801030c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010310:	3301      	adds	r3, #1
 8010312:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Attribute_Val, (const void*)Attribute_Val, Attribute_Val_Length );
 8010316:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801031a:	3307      	adds	r3, #7
 801031c:	f897 2140 	ldrb.w	r2, [r7, #320]	@ 0x140
 8010320:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 8010324:	4618      	mov	r0, r3
 8010326:	f000 fed7 	bl	80110d8 <Osal_MemCpy>
  index_input += Attribute_Val_Length;
 801032a:	f897 3140 	ldrb.w	r3, [r7, #320]	@ 0x140
 801032e:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 8010332:	4413      	add	r3, r2
 8010334:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010338:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801033c:	2218      	movs	r2, #24
 801033e:	2100      	movs	r1, #0
 8010340:	4618      	mov	r0, r3
 8010342:	f000 fed9 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 8010346:	233f      	movs	r3, #63	@ 0x3f
 8010348:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x126;
 801034c:	f44f 7393 	mov.w	r3, #294	@ 0x126
 8010350:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 8010354:	f107 0310 	add.w	r3, r7, #16
 8010358:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 801035c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010360:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 8010364:	f107 030f 	add.w	r3, r7, #15
 8010368:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 801036c:	2301      	movs	r3, #1
 801036e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010372:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010376:	2100      	movs	r1, #0
 8010378:	4618      	mov	r0, r3
 801037a:	f000 fb89 	bl	8010a90 <hci_send_req>
 801037e:	4603      	mov	r3, r0
 8010380:	2b00      	cmp	r3, #0
 8010382:	da01      	bge.n	8010388 <aci_gatt_write_resp+0x146>
    return BLE_STATUS_TIMEOUT;
 8010384:	23ff      	movs	r3, #255	@ 0xff
 8010386:	e004      	b.n	8010392 <aci_gatt_write_resp+0x150>
  return status;
 8010388:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801038c:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010390:	781b      	ldrb	r3, [r3, #0]
}
 8010392:	4618      	mov	r0, r3
 8010394:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8010398:	46bd      	mov	sp, r7
 801039a:	bdb0      	pop	{r4, r5, r7, pc}

0801039c <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data( uint8_t Offset,
                                      uint8_t Length,
                                      const uint8_t* Value )
{
 801039c:	b580      	push	{r7, lr}
 801039e:	b0cc      	sub	sp, #304	@ 0x130
 80103a0:	af00      	add	r7, sp, #0
 80103a2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80103a6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80103aa:	601a      	str	r2, [r3, #0]
 80103ac:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80103b0:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80103b4:	4602      	mov	r2, r0
 80103b6:	701a      	strb	r2, [r3, #0]
 80103b8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80103bc:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80103c0:	460a      	mov	r2, r1
 80103c2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
 80103c4:	f107 0310 	add.w	r3, r7, #16
 80103c8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80103cc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80103d0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80103d4:	2200      	movs	r2, #0
 80103d6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80103d8:	2300      	movs	r3, #0
 80103da:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Offset = Offset;
 80103de:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80103e2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80103e6:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80103ea:	7812      	ldrb	r2, [r2, #0]
 80103ec:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80103ee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80103f2:	3301      	adds	r3, #1
 80103f4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->Length = Length;
 80103f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80103fc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010400:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8010404:	7812      	ldrb	r2, [r2, #0]
 8010406:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8010408:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801040c:	3301      	adds	r3, #1
 801040e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemCpy( (void*)&cp0->Value, (const void*)Value, Length );
 8010412:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010416:	1c98      	adds	r0, r3, #2
 8010418:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 801041c:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010420:	781a      	ldrb	r2, [r3, #0]
 8010422:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010426:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 801042a:	6819      	ldr	r1, [r3, #0]
 801042c:	f000 fe54 	bl	80110d8 <Osal_MemCpy>
  index_input += Length;
 8010430:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010434:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 8010438:	781b      	ldrb	r3, [r3, #0]
 801043a:	f8d7 2128 	ldr.w	r2, [r7, #296]	@ 0x128
 801043e:	4413      	add	r3, r2
 8010440:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010444:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010448:	2218      	movs	r2, #24
 801044a:	2100      	movs	r1, #0
 801044c:	4618      	mov	r0, r3
 801044e:	f000 fe53 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 8010452:	233f      	movs	r3, #63	@ 0x3f
 8010454:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00c;
 8010458:	230c      	movs	r3, #12
 801045a:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 801045e:	f107 0310 	add.w	r3, r7, #16
 8010462:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8010466:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801046a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 801046e:	f107 030f 	add.w	r3, r7, #15
 8010472:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8010476:	2301      	movs	r3, #1
 8010478:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 801047c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010480:	2100      	movs	r1, #0
 8010482:	4618      	mov	r0, r3
 8010484:	f000 fb04 	bl	8010a90 <hci_send_req>
 8010488:	4603      	mov	r3, r0
 801048a:	2b00      	cmp	r3, #0
 801048c:	da01      	bge.n	8010492 <aci_hal_write_config_data+0xf6>
    return BLE_STATUS_TIMEOUT;
 801048e:	23ff      	movs	r3, #255	@ 0xff
 8010490:	e004      	b.n	801049c <aci_hal_write_config_data+0x100>
  return status;
 8010492:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010496:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 801049a:	781b      	ldrb	r3, [r3, #0]
}
 801049c:	4618      	mov	r0, r3
 801049e:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 80104a2:	46bd      	mov	sp, r7
 80104a4:	bd80      	pop	{r7, pc}

080104a6 <aci_hal_set_tx_power_level>:
  return BLE_STATUS_SUCCESS;
}

tBleStatus aci_hal_set_tx_power_level( uint8_t En_High_Power,
                                       uint8_t PA_Level )
{
 80104a6:	b580      	push	{r7, lr}
 80104a8:	b0cc      	sub	sp, #304	@ 0x130
 80104aa:	af00      	add	r7, sp, #0
 80104ac:	4602      	mov	r2, r0
 80104ae:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80104b2:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80104b6:	701a      	strb	r2, [r3, #0]
 80104b8:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80104bc:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80104c0:	460a      	mov	r2, r1
 80104c2:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
 80104c4:	f107 0310 	add.w	r3, r7, #16
 80104c8:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80104cc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80104d0:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80104d4:	2200      	movs	r2, #0
 80104d6:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80104d8:	2300      	movs	r3, #0
 80104da:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->En_High_Power = En_High_Power;
 80104de:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80104e2:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 80104e6:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 80104ea:	7812      	ldrb	r2, [r2, #0]
 80104ec:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 80104ee:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 80104f2:	3301      	adds	r3, #1
 80104f4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->PA_Level = PA_Level;
 80104f8:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80104fc:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010500:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8010504:	7812      	ldrb	r2, [r2, #0]
 8010506:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 8010508:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801050c:	3301      	adds	r3, #1
 801050e:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010512:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010516:	2218      	movs	r2, #24
 8010518:	2100      	movs	r1, #0
 801051a:	4618      	mov	r0, r3
 801051c:	f000 fdec 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x3f;
 8010520:	233f      	movs	r3, #63	@ 0x3f
 8010522:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x00f;
 8010526:	230f      	movs	r3, #15
 8010528:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 801052c:	f107 0310 	add.w	r3, r7, #16
 8010530:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8010534:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010538:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 801053c:	f107 030f 	add.w	r3, r7, #15
 8010540:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8010544:	2301      	movs	r3, #1
 8010546:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 801054a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801054e:	2100      	movs	r1, #0
 8010550:	4618      	mov	r0, r3
 8010552:	f000 fa9d 	bl	8010a90 <hci_send_req>
 8010556:	4603      	mov	r3, r0
 8010558:	2b00      	cmp	r3, #0
 801055a:	da01      	bge.n	8010560 <aci_hal_set_tx_power_level+0xba>
    return BLE_STATUS_TIMEOUT;
 801055c:	23ff      	movs	r3, #255	@ 0xff
 801055e:	e004      	b.n	801056a <aci_hal_set_tx_power_level+0xc4>
  return status;
 8010560:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8010564:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 8010568:	781b      	ldrb	r3, [r3, #0]
}
 801056a:	4618      	mov	r0, r3
 801056c:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8010570:	46bd      	mov	sp, r7
 8010572:	bd80      	pop	{r7, pc}

08010574 <hci_reset>:
    return BLE_STATUS_TIMEOUT;
  return status;
}

tBleStatus hci_reset( void )
{
 8010574:	b580      	push	{r7, lr}
 8010576:	b088      	sub	sp, #32
 8010578:	af00      	add	r7, sp, #0
  struct hci_request rq;
  tBleStatus status = 0;
 801057a:	2300      	movs	r3, #0
 801057c:	71fb      	strb	r3, [r7, #7]
  Osal_MemSet( &rq, 0, sizeof(rq) );
 801057e:	f107 0308 	add.w	r3, r7, #8
 8010582:	2218      	movs	r2, #24
 8010584:	2100      	movs	r1, #0
 8010586:	4618      	mov	r0, r3
 8010588:	f000 fdb6 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x03;
 801058c:	2303      	movs	r3, #3
 801058e:	813b      	strh	r3, [r7, #8]
  rq.ocf = 0x003;
 8010590:	2303      	movs	r3, #3
 8010592:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8010594:	1dfb      	adds	r3, r7, #7
 8010596:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8010598:	2301      	movs	r3, #1
 801059a:	61fb      	str	r3, [r7, #28]
  if ( hci_send_req(&rq, FALSE) < 0 )
 801059c:	f107 0308 	add.w	r3, r7, #8
 80105a0:	2100      	movs	r1, #0
 80105a2:	4618      	mov	r0, r3
 80105a4:	f000 fa74 	bl	8010a90 <hci_send_req>
 80105a8:	4603      	mov	r3, r0
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	da01      	bge.n	80105b2 <hci_reset+0x3e>
    return BLE_STATUS_TIMEOUT;
 80105ae:	23ff      	movs	r3, #255	@ 0xff
 80105b0:	e000      	b.n	80105b4 <hci_reset+0x40>
  return status;
 80105b2:	79fb      	ldrb	r3, [r7, #7]
}
 80105b4:	4618      	mov	r0, r3
 80105b6:	3720      	adds	r7, #32
 80105b8:	46bd      	mov	sp, r7
 80105ba:	bd80      	pop	{r7, pc}

080105bc <hci_le_read_phy>:
}

tBleStatus hci_le_read_phy( uint16_t Connection_Handle,
                            uint8_t* TX_PHY,
                            uint8_t* RX_PHY )
{
 80105bc:	b580      	push	{r7, lr}
 80105be:	b0ce      	sub	sp, #312	@ 0x138
 80105c0:	af00      	add	r7, sp, #0
 80105c2:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80105c6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80105ca:	6019      	str	r1, [r3, #0]
 80105cc:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80105d0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80105d4:	601a      	str	r2, [r3, #0]
 80105d6:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80105da:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80105de:	4602      	mov	r2, r0
 80105e0:	801a      	strh	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_read_phy_cp0 *cp0 = (hci_le_read_phy_cp0*)(cmd_buffer);
 80105e2:	f107 0318 	add.w	r3, r7, #24
 80105e6:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
  hci_le_read_phy_rp0 resp;
  Osal_MemSet( &resp, 0, sizeof(resp) );
 80105ea:	f107 0310 	add.w	r3, r7, #16
 80105ee:	2205      	movs	r2, #5
 80105f0:	2100      	movs	r1, #0
 80105f2:	4618      	mov	r0, r3
 80105f4:	f000 fd80 	bl	80110f8 <Osal_MemSet>
  int index_input = 0;
 80105f8:	2300      	movs	r3, #0
 80105fa:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  cp0->Connection_Handle = Connection_Handle;
 80105fe:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8010602:	f507 729c 	add.w	r2, r7, #312	@ 0x138
 8010606:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 801060a:	8812      	ldrh	r2, [r2, #0]
 801060c:	801a      	strh	r2, [r3, #0]
  index_input += 2;
 801060e:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8010612:	3302      	adds	r3, #2
 8010614:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010618:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 801061c:	2218      	movs	r2, #24
 801061e:	2100      	movs	r1, #0
 8010620:	4618      	mov	r0, r3
 8010622:	f000 fd69 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x08;
 8010626:	2308      	movs	r3, #8
 8010628:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
  rq.ocf = 0x030;
 801062c:	2330      	movs	r3, #48	@ 0x30
 801062e:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
  rq.cparam = cmd_buffer;
 8010632:	f107 0318 	add.w	r3, r7, #24
 8010636:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.clen = index_input;
 801063a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 801063e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  rq.rparam = &resp;
 8010642:	f107 0310 	add.w	r3, r7, #16
 8010646:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  rq.rlen = sizeof(resp);
 801064a:	2305      	movs	r3, #5
 801064c:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010650:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8010654:	2100      	movs	r1, #0
 8010656:	4618      	mov	r0, r3
 8010658:	f000 fa1a 	bl	8010a90 <hci_send_req>
 801065c:	4603      	mov	r3, r0
 801065e:	2b00      	cmp	r3, #0
 8010660:	da01      	bge.n	8010666 <hci_le_read_phy+0xaa>
    return BLE_STATUS_TIMEOUT;
 8010662:	23ff      	movs	r3, #255	@ 0xff
 8010664:	e023      	b.n	80106ae <hci_le_read_phy+0xf2>
  if ( resp.Status )
 8010666:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801066a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 801066e:	781b      	ldrb	r3, [r3, #0]
 8010670:	2b00      	cmp	r3, #0
 8010672:	d005      	beq.n	8010680 <hci_le_read_phy+0xc4>
    return resp.Status;
 8010674:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010678:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 801067c:	781b      	ldrb	r3, [r3, #0]
 801067e:	e016      	b.n	80106ae <hci_le_read_phy+0xf2>
  *TX_PHY = resp.TX_PHY;
 8010680:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 8010684:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8010688:	78da      	ldrb	r2, [r3, #3]
 801068a:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801068e:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8010692:	681b      	ldr	r3, [r3, #0]
 8010694:	701a      	strb	r2, [r3, #0]
  *RX_PHY = resp.RX_PHY;
 8010696:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 801069a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 801069e:	791a      	ldrb	r2, [r3, #4]
 80106a0:	f507 739c 	add.w	r3, r7, #312	@ 0x138
 80106a4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80106a8:	681b      	ldr	r3, [r3, #0]
 80106aa:	701a      	strb	r2, [r3, #0]
  return BLE_STATUS_SUCCESS;
 80106ac:	2300      	movs	r3, #0
}
 80106ae:	4618      	mov	r0, r3
 80106b0:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 80106b4:	46bd      	mov	sp, r7
 80106b6:	bd80      	pop	{r7, pc}

080106b8 <hci_le_set_default_phy>:

tBleStatus hci_le_set_default_phy( uint8_t ALL_PHYS,
                                   uint8_t TX_PHYS,
                                   uint8_t RX_PHYS )
{
 80106b8:	b590      	push	{r4, r7, lr}
 80106ba:	b0cd      	sub	sp, #308	@ 0x134
 80106bc:	af00      	add	r7, sp, #0
 80106be:	4604      	mov	r4, r0
 80106c0:	4608      	mov	r0, r1
 80106c2:	4611      	mov	r1, r2
 80106c4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80106c8:	f2a3 1329 	subw	r3, r3, #297	@ 0x129
 80106cc:	4622      	mov	r2, r4
 80106ce:	701a      	strb	r2, [r3, #0]
 80106d0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80106d4:	f5a3 7395 	sub.w	r3, r3, #298	@ 0x12a
 80106d8:	4602      	mov	r2, r0
 80106da:	701a      	strb	r2, [r3, #0]
 80106dc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80106e0:	f2a3 132b 	subw	r3, r3, #299	@ 0x12b
 80106e4:	460a      	mov	r2, r1
 80106e6:	701a      	strb	r2, [r3, #0]
  struct hci_request rq;
  uint8_t cmd_buffer[BLE_CMD_MAX_PARAM_LEN];
  hci_le_set_default_phy_cp0 *cp0 = (hci_le_set_default_phy_cp0*)(cmd_buffer);
 80106e8:	f107 0310 	add.w	r3, r7, #16
 80106ec:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
  tBleStatus status = 0;
 80106f0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80106f4:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80106f8:	2200      	movs	r2, #0
 80106fa:	701a      	strb	r2, [r3, #0]
  int index_input = 0;
 80106fc:	2300      	movs	r3, #0
 80106fe:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->ALL_PHYS = ALL_PHYS;
 8010702:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010706:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801070a:	f2a2 1229 	subw	r2, r2, #297	@ 0x129
 801070e:	7812      	ldrb	r2, [r2, #0]
 8010710:	701a      	strb	r2, [r3, #0]
  index_input += 1;
 8010712:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010716:	3301      	adds	r3, #1
 8010718:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->TX_PHYS = TX_PHYS;
 801071c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8010720:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 8010724:	f5a2 7295 	sub.w	r2, r2, #298	@ 0x12a
 8010728:	7812      	ldrb	r2, [r2, #0]
 801072a:	705a      	strb	r2, [r3, #1]
  index_input += 1;
 801072c:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010730:	3301      	adds	r3, #1
 8010732:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  cp0->RX_PHYS = RX_PHYS;
 8010736:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 801073a:	f507 7298 	add.w	r2, r7, #304	@ 0x130
 801073e:	f2a2 122b 	subw	r2, r2, #299	@ 0x12b
 8010742:	7812      	ldrb	r2, [r2, #0]
 8010744:	709a      	strb	r2, [r3, #2]
  index_input += 1;
 8010746:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 801074a:	3301      	adds	r3, #1
 801074c:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  Osal_MemSet( &rq, 0, sizeof(rq) );
 8010750:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8010754:	2218      	movs	r2, #24
 8010756:	2100      	movs	r1, #0
 8010758:	4618      	mov	r0, r3
 801075a:	f000 fccd 	bl	80110f8 <Osal_MemSet>
  rq.ogf = 0x08;
 801075e:	2308      	movs	r3, #8
 8010760:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110
  rq.ocf = 0x031;
 8010764:	2331      	movs	r3, #49	@ 0x31
 8010766:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
  rq.cparam = cmd_buffer;
 801076a:	f107 0310 	add.w	r3, r7, #16
 801076e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  rq.clen = index_input;
 8010772:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8010776:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  rq.rparam = &status;
 801077a:	f107 030f 	add.w	r3, r7, #15
 801077e:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  rq.rlen = 1;
 8010782:	2301      	movs	r3, #1
 8010784:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  if ( hci_send_req(&rq, FALSE) < 0 )
 8010788:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 801078c:	2100      	movs	r1, #0
 801078e:	4618      	mov	r0, r3
 8010790:	f000 f97e 	bl	8010a90 <hci_send_req>
 8010794:	4603      	mov	r3, r0
 8010796:	2b00      	cmp	r3, #0
 8010798:	da01      	bge.n	801079e <hci_le_set_default_phy+0xe6>
    return BLE_STATUS_TIMEOUT;
 801079a:	23ff      	movs	r3, #255	@ 0xff
 801079c:	e004      	b.n	80107a8 <hci_le_set_default_phy+0xf0>
  return status;
 801079e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80107a2:	f2a3 1321 	subw	r3, r3, #289	@ 0x121
 80107a6:	781b      	ldrb	r3, [r3, #0]
}
 80107a8:	4618      	mov	r0, r3
 80107aa:	f507 779a 	add.w	r7, r7, #308	@ 0x134
 80107ae:	46bd      	mov	sp, r7
 80107b0:	bd90      	pop	{r4, r7, pc}
	...

080107b4 <DbgTrace_mem_print_bin>:
void DbgTrace_mem_print_bin(
        const uint8_t *title /**< [in] display name strings */, 
        const uint8_t* buffer /**< [in] print buffer  */, 
        uint32_t length /**< [in] length of buffer */
        )
{
 80107b4:	b580      	push	{r7, lr}
 80107b6:	b086      	sub	sp, #24
 80107b8:	af00      	add	r7, sp, #0
 80107ba:	60f8      	str	r0, [r7, #12]
 80107bc:	60b9      	str	r1, [r7, #8]
 80107be:	607a      	str	r2, [r7, #4]
    uint32_t i, sz;
    
    if(title) {
 80107c0:	68fb      	ldr	r3, [r7, #12]
 80107c2:	2b00      	cmp	r3, #0
 80107c4:	d004      	beq.n	80107d0 <DbgTrace_mem_print_bin+0x1c>
        printf("\t%s, %d \r\r\n", title, length) ;
 80107c6:	687a      	ldr	r2, [r7, #4]
 80107c8:	68f9      	ldr	r1, [r7, #12]
 80107ca:	481f      	ldr	r0, [pc, #124]	@ (8010848 <DbgTrace_mem_print_bin+0x94>)
 80107cc:	f002 fe94 	bl	80134f8 <iprintf>
    }

    if (!buffer) {
 80107d0:	68bb      	ldr	r3, [r7, #8]
 80107d2:	2b00      	cmp	r3, #0
 80107d4:	d131      	bne.n	801083a <DbgTrace_mem_print_bin+0x86>
        printf("\tNULL\r\n");
 80107d6:	481d      	ldr	r0, [pc, #116]	@ (801084c <DbgTrace_mem_print_bin+0x98>)
 80107d8:	f002 fefe 	bl	80135d8 <puts>
        return;
 80107dc:	e030      	b.n	8010840 <DbgTrace_mem_print_bin+0x8c>
    }

    while (length > 0) {
        sz = length;
 80107de:	687b      	ldr	r3, [r7, #4]
 80107e0:	613b      	str	r3, [r7, #16]
        if (sz > LINE_LEN)
 80107e2:	693b      	ldr	r3, [r7, #16]
 80107e4:	2b10      	cmp	r3, #16
 80107e6:	d901      	bls.n	80107ec <DbgTrace_mem_print_bin+0x38>
            sz = LINE_LEN;
 80107e8:	2310      	movs	r3, #16
 80107ea:	613b      	str	r3, [r7, #16]

        printf("\t");
 80107ec:	2009      	movs	r0, #9
 80107ee:	f002 fe95 	bl	801351c <putchar>
        for (i = 0; i < LINE_LEN; i++) {
 80107f2:	2300      	movs	r3, #0
 80107f4:	617b      	str	r3, [r7, #20]
 80107f6:	e012      	b.n	801081e <DbgTrace_mem_print_bin+0x6a>
            if (i < length)
 80107f8:	697a      	ldr	r2, [r7, #20]
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	429a      	cmp	r2, r3
 80107fe:	d208      	bcs.n	8010812 <DbgTrace_mem_print_bin+0x5e>
                printf("%02x ", buffer[i]);
 8010800:	68ba      	ldr	r2, [r7, #8]
 8010802:	697b      	ldr	r3, [r7, #20]
 8010804:	4413      	add	r3, r2
 8010806:	781b      	ldrb	r3, [r3, #0]
 8010808:	4619      	mov	r1, r3
 801080a:	4811      	ldr	r0, [pc, #68]	@ (8010850 <DbgTrace_mem_print_bin+0x9c>)
 801080c:	f002 fe74 	bl	80134f8 <iprintf>
 8010810:	e002      	b.n	8010818 <DbgTrace_mem_print_bin+0x64>
            else
                printf("   ");
 8010812:	4810      	ldr	r0, [pc, #64]	@ (8010854 <DbgTrace_mem_print_bin+0xa0>)
 8010814:	f002 fe70 	bl	80134f8 <iprintf>
        for (i = 0; i < LINE_LEN; i++) {
 8010818:	697b      	ldr	r3, [r7, #20]
 801081a:	3301      	adds	r3, #1
 801081c:	617b      	str	r3, [r7, #20]
 801081e:	697b      	ldr	r3, [r7, #20]
 8010820:	2b0f      	cmp	r3, #15
 8010822:	d9e9      	bls.n	80107f8 <DbgTrace_mem_print_bin+0x44>
            if (buffer[i] > 31 && buffer[i] < 127)
                printf("%c", buffer[i]);
            else
                printf(".");
        }*/
        printf("\r\r\n");
 8010824:	480c      	ldr	r0, [pc, #48]	@ (8010858 <DbgTrace_mem_print_bin+0xa4>)
 8010826:	f002 fed7 	bl	80135d8 <puts>


        buffer += sz;
 801082a:	68ba      	ldr	r2, [r7, #8]
 801082c:	693b      	ldr	r3, [r7, #16]
 801082e:	4413      	add	r3, r2
 8010830:	60bb      	str	r3, [r7, #8]
        length -= sz;
 8010832:	687a      	ldr	r2, [r7, #4]
 8010834:	693b      	ldr	r3, [r7, #16]
 8010836:	1ad3      	subs	r3, r2, r3
 8010838:	607b      	str	r3, [r7, #4]
    while (length > 0) {
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	2b00      	cmp	r3, #0
 801083e:	d1ce      	bne.n	80107de <DbgTrace_mem_print_bin+0x2a>
    }
}
 8010840:	3718      	adds	r7, #24
 8010842:	46bd      	mov	sp, r7
 8010844:	bd80      	pop	{r7, pc}
 8010846:	bf00      	nop
 8010848:	0801735c 	.word	0x0801735c
 801084c:	08017368 	.word	0x08017368
 8010850:	08017370 	.word	0x08017370
 8010854:	08017378 	.word	0x08017378
 8010858:	0801737c 	.word	0x0801737c

0801085c <DbgTraceGetFileName>:
 * @param  *fullPath Fullpath string (path + filename)
 * @retval char* Pointer on filename string
 */

const char *DbgTraceGetFileName(const char *fullpath)
{
 801085c:	b580      	push	{r7, lr}
 801085e:	b084      	sub	sp, #16
 8010860:	af00      	add	r7, sp, #0
 8010862:	6078      	str	r0, [r7, #4]
  const char *ret = fullpath;
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	60fb      	str	r3, [r7, #12]

  if (strrchr(fullpath, '\\') != NULL)
 8010868:	215c      	movs	r1, #92	@ 0x5c
 801086a:	6878      	ldr	r0, [r7, #4]
 801086c:	f002 ffcc 	bl	8013808 <strrchr>
 8010870:	4603      	mov	r3, r0
 8010872:	2b00      	cmp	r3, #0
 8010874:	d007      	beq.n	8010886 <DbgTraceGetFileName+0x2a>
  {
    ret = strrchr(fullpath, '\\') + 1;
 8010876:	215c      	movs	r1, #92	@ 0x5c
 8010878:	6878      	ldr	r0, [r7, #4]
 801087a:	f002 ffc5 	bl	8013808 <strrchr>
 801087e:	4603      	mov	r3, r0
 8010880:	3301      	adds	r3, #1
 8010882:	60fb      	str	r3, [r7, #12]
 8010884:	e00d      	b.n	80108a2 <DbgTraceGetFileName+0x46>
  }
  else if (strrchr(fullpath, '/') != NULL)
 8010886:	212f      	movs	r1, #47	@ 0x2f
 8010888:	6878      	ldr	r0, [r7, #4]
 801088a:	f002 ffbd 	bl	8013808 <strrchr>
 801088e:	4603      	mov	r3, r0
 8010890:	2b00      	cmp	r3, #0
 8010892:	d006      	beq.n	80108a2 <DbgTraceGetFileName+0x46>
  {
    ret = strrchr(fullpath, '/') + 1;
 8010894:	212f      	movs	r1, #47	@ 0x2f
 8010896:	6878      	ldr	r0, [r7, #4]
 8010898:	f002 ffb6 	bl	8013808 <strrchr>
 801089c:	4603      	mov	r3, r0
 801089e:	3301      	adds	r3, #1
 80108a0:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 80108a2:	68fb      	ldr	r3, [r7, #12]
}
 80108a4:	4618      	mov	r0, r3
 80108a6:	3710      	adds	r7, #16
 80108a8:	46bd      	mov	sp, r7
 80108aa:	bd80      	pop	{r7, pc}

080108ac <DbgTraceInit>:
#endif
}
#endif

void DbgTraceInit( void )
{
 80108ac:	b580      	push	{r7, lr}
 80108ae:	b082      	sub	sp, #8
 80108b0:	af02      	add	r7, sp, #8
#if (( CFG_DEBUG_TRACE_FULL != 0 ) || ( CFG_DEBUG_TRACE_LIGHT != 0 ))
  DbgOutputInit();
 80108b2:	f7f0 fc22 	bl	80010fa <DbgOutputInit>
#if (DBG_TRACE_USE_CIRCULAR_QUEUE != 0)
  CircularQueue_Init(&MsgDbgTraceQueue, MsgDbgTraceQueueBuff, DBG_TRACE_MSG_QUEUE_SIZE, 0, CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG);
 80108b6:	2302      	movs	r3, #2
 80108b8:	9300      	str	r3, [sp, #0]
 80108ba:	2300      	movs	r3, #0
 80108bc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80108c0:	4903      	ldr	r1, [pc, #12]	@ (80108d0 <DbgTraceInit+0x24>)
 80108c2:	4804      	ldr	r0, [pc, #16]	@ (80108d4 <DbgTraceInit+0x28>)
 80108c4:	f000 ff38 	bl	8011738 <CircularQueue_Init>
#endif 
#endif
  return;
 80108c8:	bf00      	nop
}
 80108ca:	46bd      	mov	sp, r7
 80108cc:	bd80      	pop	{r7, pc}
 80108ce:	bf00      	nop
 80108d0:	20001584 	.word	0x20001584
 80108d4:	20001564 	.word	0x20001564

080108d8 <_write>:
{
  return ( DbgTraceWrite(handle, buf, bufSize) );
}
*/
int _write(int fd, char *ptr, int len)
{
 80108d8:	b580      	push	{r7, lr}
 80108da:	b084      	sub	sp, #16
 80108dc:	af00      	add	r7, sp, #0
 80108de:	60f8      	str	r0, [r7, #12]
 80108e0:	60b9      	str	r1, [r7, #8]
 80108e2:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (unsigned char*)ptr, len, HAL_MAX_DELAY);
 80108e4:	687b      	ldr	r3, [r7, #4]
 80108e6:	b29a      	uxth	r2, r3
 80108e8:	f04f 33ff 	mov.w	r3, #4294967295
 80108ec:	68b9      	ldr	r1, [r7, #8]
 80108ee:	4804      	ldr	r0, [pc, #16]	@ (8010900 <_write+0x28>)
 80108f0:	f7fd fb04 	bl	800defc <HAL_UART_Transmit>
	return len;
 80108f4:	687b      	ldr	r3, [r7, #4]
}
 80108f6:	4618      	mov	r0, r3
 80108f8:	3710      	adds	r7, #16
 80108fa:	46bd      	mov	sp, r7
 80108fc:	bd80      	pop	{r7, pc}
 80108fe:	bf00      	nop
 8010900:	20000864 	.word	0x20000864

08010904 <DIS_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void DIS_Init(void)
{
 8010904:	b580      	push	{r7, lr}
 8010906:	b088      	sub	sp, #32
 8010908:	af06      	add	r7, sp, #24
  uint16_t uuid;
  tBleStatus hciCmdResult;

  memset ( &DIS_Context, 0, sizeof(DIS_Context_t) );
 801090a:	2204      	movs	r2, #4
 801090c:	2100      	movs	r1, #0
 801090e:	4816      	ldr	r0, [pc, #88]	@ (8010968 <DIS_Init+0x64>)
 8010910:	f002 ff72 	bl	80137f8 <memset>
   */

  /**
   *  Add Device Information Service
   */
  uuid = DEVICE_INFORMATION_SERVICE_UUID;
 8010914:	f641 030a 	movw	r3, #6154	@ 0x180a
 8010918:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_service(UUID_TYPE_16,
 801091a:	1d39      	adds	r1, r7, #4
 801091c:	4b12      	ldr	r3, [pc, #72]	@ (8010968 <DIS_Init+0x64>)
 801091e:	9300      	str	r3, [sp, #0]
 8010920:	2303      	movs	r3, #3
 8010922:	2201      	movs	r2, #1
 8010924:	2001      	movs	r0, #1
 8010926:	f7ff f9b0 	bl	800fc8a <aci_gatt_add_service>
 801092a:	4603      	mov	r3, r0
 801092c:	71fb      	strb	r3, [r7, #7]

#if (BLE_CFG_DIS_MANUFACTURER_NAME_STRING != 0)
  /**
   *  Add Manufacturer Name String Characteristic
   */
  uuid = MANUFACTURER_NAME_UUID;
 801092e:	f642 2329 	movw	r3, #10793	@ 0x2a29
 8010932:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(DIS_Context.DeviceInformationSvcHdle,
 8010934:	4b0c      	ldr	r3, [pc, #48]	@ (8010968 <DIS_Init+0x64>)
 8010936:	8818      	ldrh	r0, [r3, #0]
 8010938:	1d3a      	adds	r2, r7, #4
 801093a:	4b0c      	ldr	r3, [pc, #48]	@ (801096c <DIS_Init+0x68>)
 801093c:	9305      	str	r3, [sp, #20]
 801093e:	2301      	movs	r3, #1
 8010940:	9304      	str	r3, [sp, #16]
 8010942:	230a      	movs	r3, #10
 8010944:	9303      	str	r3, [sp, #12]
 8010946:	2300      	movs	r3, #0
 8010948:	9302      	str	r3, [sp, #8]
 801094a:	2300      	movs	r3, #0
 801094c:	9301      	str	r3, [sp, #4]
 801094e:	2302      	movs	r3, #2
 8010950:	9300      	str	r3, [sp, #0]
 8010952:	2320      	movs	r3, #32
 8010954:	2101      	movs	r1, #1
 8010956:	f7ff fa6e 	bl	800fe36 <aci_gatt_add_char>
 801095a:	4603      	mov	r3, r0
 801095c:	71fb      	strb	r3, [r7, #7]
    BLE_DBG_DIS_MSG ("FAILED to add PNP ID Characteristic, Error: %02X !!\n", 
                hciCmdResult);
  }
#endif
      
  return;
 801095e:	bf00      	nop
}
 8010960:	3708      	adds	r7, #8
 8010962:	46bd      	mov	sp, r7
 8010964:	bd80      	pop	{r7, pc}
 8010966:	bf00      	nop
 8010968:	200005ec 	.word	0x200005ec
 801096c:	200005ee 	.word	0x200005ee

08010970 <DIS_UpdateChar>:
 * @brief  Characteristic update
 * @param  UUID: UUID of the characteristic
 * @retval None
 */
tBleStatus DIS_UpdateChar(uint16_t UUID, DIS_Data_t *pPData)
{
 8010970:	b580      	push	{r7, lr}
 8010972:	b086      	sub	sp, #24
 8010974:	af02      	add	r7, sp, #8
 8010976:	4603      	mov	r3, r0
 8010978:	6039      	str	r1, [r7, #0]
 801097a:	80fb      	strh	r3, [r7, #6]
  tBleStatus return_value;

  switch(UUID)
 801097c:	88fb      	ldrh	r3, [r7, #6]
 801097e:	f642 2229 	movw	r2, #10793	@ 0x2a29
 8010982:	4293      	cmp	r3, r2
 8010984:	d10f      	bne.n	80109a6 <DIS_UpdateChar+0x36>
  {
#if (BLE_CFG_DIS_MANUFACTURER_NAME_STRING != 0)
    case MANUFACTURER_NAME_UUID:
      return_value = aci_gatt_update_char_value(DIS_Context.DeviceInformationSvcHdle,
 8010986:	4b0c      	ldr	r3, [pc, #48]	@ (80109b8 <DIS_UpdateChar+0x48>)
 8010988:	8818      	ldrh	r0, [r3, #0]
 801098a:	4b0b      	ldr	r3, [pc, #44]	@ (80109b8 <DIS_UpdateChar+0x48>)
 801098c:	8859      	ldrh	r1, [r3, #2]
 801098e:	683b      	ldr	r3, [r7, #0]
 8010990:	791a      	ldrb	r2, [r3, #4]
                                                DIS_Context.ManufacturerNameStringCharHdle,
                                                0,
                                                pPData->Length,
                                                (uint8_t *)pPData->pPayload);
 8010992:	683b      	ldr	r3, [r7, #0]
 8010994:	681b      	ldr	r3, [r3, #0]
      return_value = aci_gatt_update_char_value(DIS_Context.DeviceInformationSvcHdle,
 8010996:	9300      	str	r3, [sp, #0]
 8010998:	4613      	mov	r3, r2
 801099a:	2200      	movs	r2, #0
 801099c:	f7ff fb53 	bl	8010046 <aci_gatt_update_char_value>
 80109a0:	4603      	mov	r3, r0
 80109a2:	73fb      	strb	r3, [r7, #15]
      break;
 80109a4:	e002      	b.n	80109ac <DIS_UpdateChar+0x3c>
                                                (uint8_t *)pPData->pPayload);
      break;
#endif

    default:
      return_value = BLE_STATUS_ERROR;
 80109a6:	2397      	movs	r3, #151	@ 0x97
 80109a8:	73fb      	strb	r3, [r7, #15]
      break;
 80109aa:	bf00      	nop
  }

  return return_value;
 80109ac:	7bfb      	ldrb	r3, [r7, #15]
}/* end DIS_UpdateChar() */
 80109ae:	4618      	mov	r0, r3
 80109b0:	3710      	adds	r7, #16
 80109b2:	46bd      	mov	sp, r7
 80109b4:	bd80      	pop	{r7, pc}
 80109b6:	bf00      	nop
 80109b8:	200005ec 	.word	0x200005ec

080109bc <hci_init>:
static void TlEvtReceived(TL_EvtPacket_t *hcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80109bc:	b580      	push	{r7, lr}
 80109be:	b082      	sub	sp, #8
 80109c0:	af00      	add	r7, sp, #0
 80109c2:	6078      	str	r0, [r7, #4]
 80109c4:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((HCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 80109c6:	683b      	ldr	r3, [r7, #0]
 80109c8:	685b      	ldr	r3, [r3, #4]
 80109ca:	4a08      	ldr	r2, [pc, #32]	@ (80109ec <hci_init+0x30>)
 80109cc:	6013      	str	r3, [r2, #0]
  hciContext.UserEvtRx = UserEvtRx;
 80109ce:	4a08      	ldr	r2, [pc, #32]	@ (80109f0 <hci_init+0x34>)
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	61d3      	str	r3, [r2, #28]

  hci_register_io_bus (&hciContext.io);
 80109d4:	4806      	ldr	r0, [pc, #24]	@ (80109f0 <hci_init+0x34>)
 80109d6:	f000 f979 	bl	8010ccc <hci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((HCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 80109da:	683b      	ldr	r3, [r7, #0]
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	4618      	mov	r0, r3
 80109e0:	f000 f8da 	bl	8010b98 <TlInit>

  return;
 80109e4:	bf00      	nop
}
 80109e6:	3708      	adds	r7, #8
 80109e8:	46bd      	mov	sp, r7
 80109ea:	bd80      	pop	{r7, pc}
 80109ec:	200025ac 	.word	0x200025ac
 80109f0:	20002584 	.word	0x20002584

080109f4 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 80109f4:	b580      	push	{r7, lr}
 80109f6:	b084      	sub	sp, #16
 80109f8:	af00      	add	r7, sp, #0
  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 80109fa:	4822      	ldr	r0, [pc, #136]	@ (8010a84 <hci_user_evt_proc+0x90>)
 80109fc:	f000 fdee 	bl	80115dc <LST_is_empty>
 8010a00:	4603      	mov	r3, r0
 8010a02:	2b00      	cmp	r3, #0
 8010a04:	d12b      	bne.n	8010a5e <hci_user_evt_proc+0x6a>
 8010a06:	4b20      	ldr	r3, [pc, #128]	@ (8010a88 <hci_user_evt_proc+0x94>)
 8010a08:	781b      	ldrb	r3, [r3, #0]
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d027      	beq.n	8010a5e <hci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &HciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 8010a0e:	f107 030c 	add.w	r3, r7, #12
 8010a12:	4619      	mov	r1, r3
 8010a14:	481b      	ldr	r0, [pc, #108]	@ (8010a84 <hci_user_evt_proc+0x90>)
 8010a16:	f000 fe70 	bl	80116fa <LST_remove_head>

    if (hciContext.UserEvtRx != NULL)
 8010a1a:	4b1c      	ldr	r3, [pc, #112]	@ (8010a8c <hci_user_evt_proc+0x98>)
 8010a1c:	69db      	ldr	r3, [r3, #28]
 8010a1e:	2b00      	cmp	r3, #0
 8010a20:	d00c      	beq.n	8010a3c <hci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 8010a22:	68fb      	ldr	r3, [r7, #12]
 8010a24:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = HCI_TL_UserEventFlow_Enable;
 8010a26:	2301      	movs	r3, #1
 8010a28:	713b      	strb	r3, [r7, #4]
      hciContext.UserEvtRx((void *)&UserEvtRxParam);
 8010a2a:	4b18      	ldr	r3, [pc, #96]	@ (8010a8c <hci_user_evt_proc+0x98>)
 8010a2c:	69db      	ldr	r3, [r3, #28]
 8010a2e:	1d3a      	adds	r2, r7, #4
 8010a30:	4610      	mov	r0, r2
 8010a32:	4798      	blx	r3
      UserEventFlow = UserEvtRxParam.status;
 8010a34:	793a      	ldrb	r2, [r7, #4]
 8010a36:	4b14      	ldr	r3, [pc, #80]	@ (8010a88 <hci_user_evt_proc+0x94>)
 8010a38:	701a      	strb	r2, [r3, #0]
 8010a3a:	e002      	b.n	8010a42 <hci_user_evt_proc+0x4e>
    }
    else
    {
      UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8010a3c:	4b12      	ldr	r3, [pc, #72]	@ (8010a88 <hci_user_evt_proc+0x94>)
 8010a3e:	2201      	movs	r2, #1
 8010a40:	701a      	strb	r2, [r3, #0]
    }

    if(UserEventFlow != HCI_TL_UserEventFlow_Disable)
 8010a42:	4b11      	ldr	r3, [pc, #68]	@ (8010a88 <hci_user_evt_proc+0x94>)
 8010a44:	781b      	ldrb	r3, [r3, #0]
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d004      	beq.n	8010a54 <hci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 8010a4a:	68fb      	ldr	r3, [r7, #12]
 8010a4c:	4618      	mov	r0, r3
 8010a4e:	f001 f93f 	bl	8011cd0 <TL_MM_EvtDone>
 8010a52:	e004      	b.n	8010a5e <hci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &HciAsynchEventQueue, (tListNode *)phcievtbuffer );
 8010a54:	68fb      	ldr	r3, [r7, #12]
 8010a56:	4619      	mov	r1, r3
 8010a58:	480a      	ldr	r0, [pc, #40]	@ (8010a84 <hci_user_evt_proc+0x90>)
 8010a5a:	f000 fde1 	bl	8011620 <LST_insert_head>
    }
  }

  if((LST_is_empty(&HciAsynchEventQueue) == FALSE) && (UserEventFlow != HCI_TL_UserEventFlow_Disable))
 8010a5e:	4809      	ldr	r0, [pc, #36]	@ (8010a84 <hci_user_evt_proc+0x90>)
 8010a60:	f000 fdbc 	bl	80115dc <LST_is_empty>
 8010a64:	4603      	mov	r3, r0
 8010a66:	2b00      	cmp	r3, #0
 8010a68:	d107      	bne.n	8010a7a <hci_user_evt_proc+0x86>
 8010a6a:	4b07      	ldr	r3, [pc, #28]	@ (8010a88 <hci_user_evt_proc+0x94>)
 8010a6c:	781b      	ldrb	r3, [r3, #0]
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d003      	beq.n	8010a7a <hci_user_evt_proc+0x86>
  {
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue);
 8010a72:	4804      	ldr	r0, [pc, #16]	@ (8010a84 <hci_user_evt_proc+0x90>)
 8010a74:	f7f4 f8e3 	bl	8004c3e <hci_notify_asynch_evt>
  }


  return;
 8010a78:	bf00      	nop
 8010a7a:	bf00      	nop
}
 8010a7c:	3710      	adds	r7, #16
 8010a7e:	46bd      	mov	sp, r7
 8010a80:	bd80      	pop	{r7, pc}
 8010a82:	bf00      	nop
 8010a84:	200005f4 	.word	0x200005f4
 8010a88:	20000600 	.word	0x20000600
 8010a8c:	20002584 	.word	0x20002584

08010a90 <hci_send_req>:

  return;
}

int hci_send_req(struct hci_request *p_cmd, uint8_t async)
{
 8010a90:	b580      	push	{r7, lr}
 8010a92:	b088      	sub	sp, #32
 8010a94:	af00      	add	r7, sp, #0
 8010a96:	6078      	str	r0, [r7, #4]
 8010a98:	460b      	mov	r3, r1
 8010a9a:	70fb      	strb	r3, [r7, #3]
  TL_CsEvt_t    *pcommand_status_event;
  TL_EvtPacket_t *pevtpacket;
  uint8_t hci_cmd_complete_return_parameters_length;
  HCI_TL_CmdStatus_t local_cmd_status;

  NotifyCmdStatus(HCI_TL_CmdBusy);
 8010a9c:	2000      	movs	r0, #0
 8010a9e:	f000 f8d1 	bl	8010c44 <NotifyCmdStatus>
  local_cmd_status = HCI_TL_CmdBusy;
 8010aa2:	2300      	movs	r3, #0
 8010aa4:	77fb      	strb	r3, [r7, #31]
  opcode = ((p_cmd->ocf) & 0x03ff) | ((p_cmd->ogf) << 10);
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	885b      	ldrh	r3, [r3, #2]
 8010aaa:	b21b      	sxth	r3, r3
 8010aac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8010ab0:	b21a      	sxth	r2, r3
 8010ab2:	687b      	ldr	r3, [r7, #4]
 8010ab4:	881b      	ldrh	r3, [r3, #0]
 8010ab6:	029b      	lsls	r3, r3, #10
 8010ab8:	b21b      	sxth	r3, r3
 8010aba:	4313      	orrs	r3, r2
 8010abc:	b21b      	sxth	r3, r3
 8010abe:	83bb      	strh	r3, [r7, #28]
  
  CmdRspStatusFlag = HCI_TL_CMD_RESP_WAIT;
 8010ac0:	4b33      	ldr	r3, [pc, #204]	@ (8010b90 <hci_send_req+0x100>)
 8010ac2:	2201      	movs	r2, #1
 8010ac4:	701a      	strb	r2, [r3, #0]
  SendCmd(opcode, p_cmd->clen, p_cmd->cparam);
 8010ac6:	687b      	ldr	r3, [r7, #4]
 8010ac8:	68db      	ldr	r3, [r3, #12]
 8010aca:	b2d9      	uxtb	r1, r3
 8010acc:	687b      	ldr	r3, [r7, #4]
 8010ace:	689a      	ldr	r2, [r3, #8]
 8010ad0:	8bbb      	ldrh	r3, [r7, #28]
 8010ad2:	4618      	mov	r0, r3
 8010ad4:	f000 f890 	bl	8010bf8 <SendCmd>

  while(local_cmd_status == HCI_TL_CmdBusy)
 8010ad8:	e04e      	b.n	8010b78 <hci_send_req+0xe8>
  {
    hci_cmd_resp_wait(HCI_TL_DEFAULT_TIMEOUT);
 8010ada:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 8010ade:	f7f4 f8c5 	bl	8004c6c <hci_cmd_resp_wait>

    /**
     * Process Cmd Event
     */
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8010ae2:	e043      	b.n	8010b6c <hci_send_req+0xdc>
    {
      LST_remove_head (&HciCmdEventQueue, (tListNode **)&pevtpacket);
 8010ae4:	f107 030c 	add.w	r3, r7, #12
 8010ae8:	4619      	mov	r1, r3
 8010aea:	482a      	ldr	r0, [pc, #168]	@ (8010b94 <hci_send_req+0x104>)
 8010aec:	f000 fe05 	bl	80116fa <LST_remove_head>

      if(pevtpacket->evtserial.evt.evtcode == TL_BLEEVT_CS_OPCODE)
 8010af0:	68fb      	ldr	r3, [r7, #12]
 8010af2:	7a5b      	ldrb	r3, [r3, #9]
 8010af4:	2b0f      	cmp	r3, #15
 8010af6:	d114      	bne.n	8010b22 <hci_send_req+0x92>
      {
        pcommand_status_event = (TL_CsEvt_t*)pevtpacket->evtserial.evt.payload;
 8010af8:	68fb      	ldr	r3, [r7, #12]
 8010afa:	330b      	adds	r3, #11
 8010afc:	613b      	str	r3, [r7, #16]
        if(pcommand_status_event->cmdcode == opcode)
 8010afe:	693b      	ldr	r3, [r7, #16]
 8010b00:	885b      	ldrh	r3, [r3, #2]
 8010b02:	b29b      	uxth	r3, r3
 8010b04:	8bba      	ldrh	r2, [r7, #28]
 8010b06:	429a      	cmp	r2, r3
 8010b08:	d104      	bne.n	8010b14 <hci_send_req+0x84>
        {
          *(uint8_t *)(p_cmd->rparam) = pcommand_status_event->status;
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	691b      	ldr	r3, [r3, #16]
 8010b0e:	693a      	ldr	r2, [r7, #16]
 8010b10:	7812      	ldrb	r2, [r2, #0]
 8010b12:	701a      	strb	r2, [r3, #0]
        }

        if(pcommand_status_event->numcmd != 0)
 8010b14:	693b      	ldr	r3, [r7, #16]
 8010b16:	785b      	ldrb	r3, [r3, #1]
 8010b18:	2b00      	cmp	r3, #0
 8010b1a:	d027      	beq.n	8010b6c <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8010b1c:	2301      	movs	r3, #1
 8010b1e:	77fb      	strb	r3, [r7, #31]
 8010b20:	e024      	b.n	8010b6c <hci_send_req+0xdc>
        }
      }
      else
      {
        pcommand_complete_event = (TL_CcEvt_t*)pevtpacket->evtserial.evt.payload;
 8010b22:	68fb      	ldr	r3, [r7, #12]
 8010b24:	330b      	adds	r3, #11
 8010b26:	61bb      	str	r3, [r7, #24]

        if(pcommand_complete_event->cmdcode == opcode)
 8010b28:	69bb      	ldr	r3, [r7, #24]
 8010b2a:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8010b2e:	b29b      	uxth	r3, r3
 8010b30:	8bba      	ldrh	r2, [r7, #28]
 8010b32:	429a      	cmp	r2, r3
 8010b34:	d114      	bne.n	8010b60 <hci_send_req+0xd0>
        {
          hci_cmd_complete_return_parameters_length = pevtpacket->evtserial.evt.plen - TL_EVT_HDR_SIZE;
 8010b36:	68fb      	ldr	r3, [r7, #12]
 8010b38:	7a9b      	ldrb	r3, [r3, #10]
 8010b3a:	3b03      	subs	r3, #3
 8010b3c:	75fb      	strb	r3, [r7, #23]
          p_cmd->rlen = MIN(hci_cmd_complete_return_parameters_length, p_cmd->rlen);
 8010b3e:	687b      	ldr	r3, [r7, #4]
 8010b40:	695a      	ldr	r2, [r3, #20]
 8010b42:	7dfb      	ldrb	r3, [r7, #23]
 8010b44:	429a      	cmp	r2, r3
 8010b46:	bfa8      	it	ge
 8010b48:	461a      	movge	r2, r3
 8010b4a:	687b      	ldr	r3, [r7, #4]
 8010b4c:	615a      	str	r2, [r3, #20]
          memcpy(p_cmd->rparam, pcommand_complete_event->payload, p_cmd->rlen);
 8010b4e:	687b      	ldr	r3, [r7, #4]
 8010b50:	6918      	ldr	r0, [r3, #16]
 8010b52:	69bb      	ldr	r3, [r7, #24]
 8010b54:	1cd9      	adds	r1, r3, #3
 8010b56:	687b      	ldr	r3, [r7, #4]
 8010b58:	695b      	ldr	r3, [r3, #20]
 8010b5a:	461a      	mov	r2, r3
 8010b5c:	f002 fef1 	bl	8013942 <memcpy>
        }

        if(pcommand_complete_event->numcmd != 0)
 8010b60:	69bb      	ldr	r3, [r7, #24]
 8010b62:	781b      	ldrb	r3, [r3, #0]
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	d001      	beq.n	8010b6c <hci_send_req+0xdc>
        {
          local_cmd_status = HCI_TL_CmdAvailable;
 8010b68:	2301      	movs	r3, #1
 8010b6a:	77fb      	strb	r3, [r7, #31]
    while(LST_is_empty(&HciCmdEventQueue) == FALSE)
 8010b6c:	4809      	ldr	r0, [pc, #36]	@ (8010b94 <hci_send_req+0x104>)
 8010b6e:	f000 fd35 	bl	80115dc <LST_is_empty>
 8010b72:	4603      	mov	r3, r0
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d0b5      	beq.n	8010ae4 <hci_send_req+0x54>
  while(local_cmd_status == HCI_TL_CmdBusy)
 8010b78:	7ffb      	ldrb	r3, [r7, #31]
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	d0ad      	beq.n	8010ada <hci_send_req+0x4a>
        }
      }
    }
  }

  NotifyCmdStatus(HCI_TL_CmdAvailable);
 8010b7e:	2001      	movs	r0, #1
 8010b80:	f000 f860 	bl	8010c44 <NotifyCmdStatus>

  return 0;
 8010b84:	2300      	movs	r3, #0
}
 8010b86:	4618      	mov	r0, r3
 8010b88:	3720      	adds	r7, #32
 8010b8a:	46bd      	mov	sp, r7
 8010b8c:	bd80      	pop	{r7, pc}
 8010b8e:	bf00      	nop
 8010b90:	200025b0 	.word	0x200025b0
 8010b94:	200025a4 	.word	0x200025a4

08010b98 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 8010b98:	b580      	push	{r7, lr}
 8010b9a:	b086      	sub	sp, #24
 8010b9c:	af00      	add	r7, sp, #0
 8010b9e:	6078      	str	r0, [r7, #4]
  TL_BLE_InitConf_t Conf;

  /**
   * Always initialize the command event queue
   */
  LST_init_head (&HciCmdEventQueue);
 8010ba0:	480f      	ldr	r0, [pc, #60]	@ (8010be0 <TlInit+0x48>)
 8010ba2:	f000 fd0b 	bl	80115bc <LST_init_head>

  pCmdBuffer = p_cmdbuffer;
 8010ba6:	4a0f      	ldr	r2, [pc, #60]	@ (8010be4 <TlInit+0x4c>)
 8010ba8:	687b      	ldr	r3, [r7, #4]
 8010baa:	6013      	str	r3, [r2, #0]

  LST_init_head (&HciAsynchEventQueue);
 8010bac:	480e      	ldr	r0, [pc, #56]	@ (8010be8 <TlInit+0x50>)
 8010bae:	f000 fd05 	bl	80115bc <LST_init_head>

  UserEventFlow = HCI_TL_UserEventFlow_Enable;
 8010bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8010bec <TlInit+0x54>)
 8010bb4:	2201      	movs	r2, #1
 8010bb6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (hciContext.io.Init)
 8010bb8:	4b0d      	ldr	r3, [pc, #52]	@ (8010bf0 <TlInit+0x58>)
 8010bba:	681b      	ldr	r3, [r3, #0]
 8010bbc:	2b00      	cmp	r3, #0
 8010bbe:	d00a      	beq.n	8010bd6 <TlInit+0x3e>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	613b      	str	r3, [r7, #16]
    Conf.IoBusEvtCallBack = TlEvtReceived;
 8010bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8010bf4 <TlInit+0x5c>)
 8010bc6:	60bb      	str	r3, [r7, #8]
    hciContext.io.Init(&Conf);
 8010bc8:	4b09      	ldr	r3, [pc, #36]	@ (8010bf0 <TlInit+0x58>)
 8010bca:	681b      	ldr	r3, [r3, #0]
 8010bcc:	f107 0208 	add.w	r2, r7, #8
 8010bd0:	4610      	mov	r0, r2
 8010bd2:	4798      	blx	r3
  }

  return;
 8010bd4:	bf00      	nop
 8010bd6:	bf00      	nop
}
 8010bd8:	3718      	adds	r7, #24
 8010bda:	46bd      	mov	sp, r7
 8010bdc:	bd80      	pop	{r7, pc}
 8010bde:	bf00      	nop
 8010be0:	200025a4 	.word	0x200025a4
 8010be4:	200005fc 	.word	0x200005fc
 8010be8:	200005f4 	.word	0x200005f4
 8010bec:	20000600 	.word	0x20000600
 8010bf0:	20002584 	.word	0x20002584
 8010bf4:	08010c85 	.word	0x08010c85

08010bf8 <SendCmd>:

static void SendCmd(uint16_t opcode, uint8_t plen, void *param)
{
 8010bf8:	b580      	push	{r7, lr}
 8010bfa:	b082      	sub	sp, #8
 8010bfc:	af00      	add	r7, sp, #0
 8010bfe:	4603      	mov	r3, r0
 8010c00:	603a      	str	r2, [r7, #0]
 8010c02:	80fb      	strh	r3, [r7, #6]
 8010c04:	460b      	mov	r3, r1
 8010c06:	717b      	strb	r3, [r7, #5]
  pCmdBuffer->cmdserial.cmd.cmdcode = opcode;
 8010c08:	4b0c      	ldr	r3, [pc, #48]	@ (8010c3c <SendCmd+0x44>)
 8010c0a:	681b      	ldr	r3, [r3, #0]
 8010c0c:	88fa      	ldrh	r2, [r7, #6]
 8010c0e:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = plen;
 8010c12:	4b0a      	ldr	r3, [pc, #40]	@ (8010c3c <SendCmd+0x44>)
 8010c14:	681b      	ldr	r3, [r3, #0]
 8010c16:	797a      	ldrb	r2, [r7, #5]
 8010c18:	72da      	strb	r2, [r3, #11]
  memcpy( pCmdBuffer->cmdserial.cmd.payload, param, plen );
 8010c1a:	4b08      	ldr	r3, [pc, #32]	@ (8010c3c <SendCmd+0x44>)
 8010c1c:	681b      	ldr	r3, [r3, #0]
 8010c1e:	330c      	adds	r3, #12
 8010c20:	797a      	ldrb	r2, [r7, #5]
 8010c22:	6839      	ldr	r1, [r7, #0]
 8010c24:	4618      	mov	r0, r3
 8010c26:	f002 fe8c 	bl	8013942 <memcpy>

  hciContext.io.Send(0,0);
 8010c2a:	4b05      	ldr	r3, [pc, #20]	@ (8010c40 <SendCmd+0x48>)
 8010c2c:	691b      	ldr	r3, [r3, #16]
 8010c2e:	2100      	movs	r1, #0
 8010c30:	2000      	movs	r0, #0
 8010c32:	4798      	blx	r3

  return;
 8010c34:	bf00      	nop
}
 8010c36:	3708      	adds	r7, #8
 8010c38:	46bd      	mov	sp, r7
 8010c3a:	bd80      	pop	{r7, pc}
 8010c3c:	200005fc 	.word	0x200005fc
 8010c40:	20002584 	.word	0x20002584

08010c44 <NotifyCmdStatus>:

static void NotifyCmdStatus(HCI_TL_CmdStatus_t hcicmdstatus)
{
 8010c44:	b580      	push	{r7, lr}
 8010c46:	b082      	sub	sp, #8
 8010c48:	af00      	add	r7, sp, #0
 8010c4a:	4603      	mov	r3, r0
 8010c4c:	71fb      	strb	r3, [r7, #7]
  if(hcicmdstatus == HCI_TL_CmdBusy)
 8010c4e:	79fb      	ldrb	r3, [r7, #7]
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d108      	bne.n	8010c66 <NotifyCmdStatus+0x22>
  {
    if(StatusNotCallBackFunction != 0)
 8010c54:	4b0a      	ldr	r3, [pc, #40]	@ (8010c80 <NotifyCmdStatus+0x3c>)
 8010c56:	681b      	ldr	r3, [r3, #0]
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	d00d      	beq.n	8010c78 <NotifyCmdStatus+0x34>
    {
      StatusNotCallBackFunction(HCI_TL_CmdBusy);
 8010c5c:	4b08      	ldr	r3, [pc, #32]	@ (8010c80 <NotifyCmdStatus+0x3c>)
 8010c5e:	681b      	ldr	r3, [r3, #0]
 8010c60:	2000      	movs	r0, #0
 8010c62:	4798      	blx	r3
    {
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
    }
  }

  return;
 8010c64:	e008      	b.n	8010c78 <NotifyCmdStatus+0x34>
    if(StatusNotCallBackFunction != 0)
 8010c66:	4b06      	ldr	r3, [pc, #24]	@ (8010c80 <NotifyCmdStatus+0x3c>)
 8010c68:	681b      	ldr	r3, [r3, #0]
 8010c6a:	2b00      	cmp	r3, #0
 8010c6c:	d004      	beq.n	8010c78 <NotifyCmdStatus+0x34>
      StatusNotCallBackFunction(HCI_TL_CmdAvailable);
 8010c6e:	4b04      	ldr	r3, [pc, #16]	@ (8010c80 <NotifyCmdStatus+0x3c>)
 8010c70:	681b      	ldr	r3, [r3, #0]
 8010c72:	2001      	movs	r0, #1
 8010c74:	4798      	blx	r3
  return;
 8010c76:	bf00      	nop
 8010c78:	bf00      	nop
}
 8010c7a:	3708      	adds	r7, #8
 8010c7c:	46bd      	mov	sp, r7
 8010c7e:	bd80      	pop	{r7, pc}
 8010c80:	200025ac 	.word	0x200025ac

08010c84 <TlEvtReceived>:

static void TlEvtReceived(TL_EvtPacket_t *hcievt)
{
 8010c84:	b580      	push	{r7, lr}
 8010c86:	b082      	sub	sp, #8
 8010c88:	af00      	add	r7, sp, #0
 8010c8a:	6078      	str	r0, [r7, #4]
  if ( ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((hcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8010c8c:	687b      	ldr	r3, [r7, #4]
 8010c8e:	7a5b      	ldrb	r3, [r3, #9]
 8010c90:	2b0f      	cmp	r3, #15
 8010c92:	d003      	beq.n	8010c9c <TlEvtReceived+0x18>
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	7a5b      	ldrb	r3, [r3, #9]
 8010c98:	2b0e      	cmp	r3, #14
 8010c9a:	d107      	bne.n	8010cac <TlEvtReceived+0x28>
  {
    LST_insert_tail(&HciCmdEventQueue, (tListNode *)hcievt);
 8010c9c:	6879      	ldr	r1, [r7, #4]
 8010c9e:	4809      	ldr	r0, [pc, #36]	@ (8010cc4 <TlEvtReceived+0x40>)
 8010ca0:	f000 fce4 	bl	801166c <LST_insert_tail>
    hci_cmd_resp_release(0); /**< Notify the application a full Cmd Event has been received */
 8010ca4:	2000      	movs	r0, #0
 8010ca6:	f7f3 ffd6 	bl	8004c56 <hci_cmd_resp_release>
 8010caa:	e006      	b.n	8010cba <TlEvtReceived+0x36>
  }
  else
  {
    LST_insert_tail(&HciAsynchEventQueue, (tListNode *)hcievt);
 8010cac:	6879      	ldr	r1, [r7, #4]
 8010cae:	4806      	ldr	r0, [pc, #24]	@ (8010cc8 <TlEvtReceived+0x44>)
 8010cb0:	f000 fcdc 	bl	801166c <LST_insert_tail>
    hci_notify_asynch_evt((void*) &HciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8010cb4:	4804      	ldr	r0, [pc, #16]	@ (8010cc8 <TlEvtReceived+0x44>)
 8010cb6:	f7f3 ffc2 	bl	8004c3e <hci_notify_asynch_evt>
  }

  return;
 8010cba:	bf00      	nop
}
 8010cbc:	3708      	adds	r7, #8
 8010cbe:	46bd      	mov	sp, r7
 8010cc0:	bd80      	pop	{r7, pc}
 8010cc2:	bf00      	nop
 8010cc4:	200025a4 	.word	0x200025a4
 8010cc8:	200005f4 	.word	0x200005f4

08010ccc <hci_register_io_bus>:
#include "hci_tl.h"
#include "tl.h"


void hci_register_io_bus(tHciIO* fops)
{
 8010ccc:	b480      	push	{r7}
 8010cce:	b083      	sub	sp, #12
 8010cd0:	af00      	add	r7, sp, #0
 8010cd2:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_BLE_Init;
 8010cd4:	687b      	ldr	r3, [r7, #4]
 8010cd6:	4a05      	ldr	r2, [pc, #20]	@ (8010cec <hci_register_io_bus+0x20>)
 8010cd8:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_BLE_SendCmd;
 8010cda:	687b      	ldr	r3, [r7, #4]
 8010cdc:	4a04      	ldr	r2, [pc, #16]	@ (8010cf0 <hci_register_io_bus+0x24>)
 8010cde:	611a      	str	r2, [r3, #16]

  return;
 8010ce0:	bf00      	nop
}
 8010ce2:	370c      	adds	r7, #12
 8010ce4:	46bd      	mov	sp, r7
 8010ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cea:	4770      	bx	lr
 8010cec:	08011a49 	.word	0x08011a49
 8010cf0:	08011ab1 	.word	0x08011ab1

08010cf4 <printArrtoHex>:
#endif
static tBleStatus Update_Char_Measurement(HRS_MeasVal_t *pMeasurement );
static SVCCTL_EvtAckStatus_t HeartRate_Event_Handler(void *Event);


void printArrtoHex(uint8_t* buf, uint16_t len){
 8010cf4:	b580      	push	{r7, lr}
 8010cf6:	b084      	sub	sp, #16
 8010cf8:	af00      	add	r7, sp, #0
 8010cfa:	6078      	str	r0, [r7, #4]
 8010cfc:	460b      	mov	r3, r1
 8010cfe:	807b      	strh	r3, [r7, #2]
    printf("Array contents in hex:\r\n");
 8010d00:	4813      	ldr	r0, [pc, #76]	@ (8010d50 <printArrtoHex+0x5c>)
 8010d02:	f002 fc69 	bl	80135d8 <puts>
    for (int i = 0; i < len; i++) {
 8010d06:	2300      	movs	r3, #0
 8010d08:	60fb      	str	r3, [r7, #12]
 8010d0a:	e018      	b.n	8010d3e <printArrtoHex+0x4a>
        printf("0x%02X ", buf[i]);
 8010d0c:	68fb      	ldr	r3, [r7, #12]
 8010d0e:	687a      	ldr	r2, [r7, #4]
 8010d10:	4413      	add	r3, r2
 8010d12:	781b      	ldrb	r3, [r3, #0]
 8010d14:	4619      	mov	r1, r3
 8010d16:	480f      	ldr	r0, [pc, #60]	@ (8010d54 <printArrtoHex+0x60>)
 8010d18:	f002 fbee 	bl	80134f8 <iprintf>
        if ((i + 1) % 16 == 0 || i == len - 1) {
 8010d1c:	68fb      	ldr	r3, [r7, #12]
 8010d1e:	3301      	adds	r3, #1
 8010d20:	f003 030f 	and.w	r3, r3, #15
 8010d24:	2b00      	cmp	r3, #0
 8010d26:	d004      	beq.n	8010d32 <printArrtoHex+0x3e>
 8010d28:	887b      	ldrh	r3, [r7, #2]
 8010d2a:	3b01      	subs	r3, #1
 8010d2c:	68fa      	ldr	r2, [r7, #12]
 8010d2e:	429a      	cmp	r2, r3
 8010d30:	d102      	bne.n	8010d38 <printArrtoHex+0x44>
            printf("\r\n");
 8010d32:	4809      	ldr	r0, [pc, #36]	@ (8010d58 <printArrtoHex+0x64>)
 8010d34:	f002 fc50 	bl	80135d8 <puts>
    for (int i = 0; i < len; i++) {
 8010d38:	68fb      	ldr	r3, [r7, #12]
 8010d3a:	3301      	adds	r3, #1
 8010d3c:	60fb      	str	r3, [r7, #12]
 8010d3e:	887b      	ldrh	r3, [r7, #2]
 8010d40:	68fa      	ldr	r2, [r7, #12]
 8010d42:	429a      	cmp	r2, r3
 8010d44:	dbe2      	blt.n	8010d0c <printArrtoHex+0x18>
        }
    }

}
 8010d46:	bf00      	nop
 8010d48:	bf00      	nop
 8010d4a:	3710      	adds	r7, #16
 8010d4c:	46bd      	mov	sp, r7
 8010d4e:	bd80      	pop	{r7, pc}
 8010d50:	08017388 	.word	0x08017388
 8010d54:	080173a0 	.word	0x080173a0
 8010d58:	080173a8 	.word	0x080173a8

08010d5c <HeartRate_Event_Handler>:
 * @brief  Event handler
 * @param  Event: Address of the buffer holding the Event
 * @retval Ack: Return whether the Event has been managed or not
 */
static SVCCTL_EvtAckStatus_t HeartRate_Event_Handler(void *Event)
{
 8010d5c:	b580      	push	{r7, lr}
 8010d5e:	b08e      	sub	sp, #56	@ 0x38
 8010d60:	af02      	add	r7, sp, #8
 8010d62:	6078      	str	r0, [r7, #4]
  hci_event_pckt *event_pckt;
  evt_blecore_aci *blecore_evt;
  aci_gatt_attribute_modified_event_rp0    * attribute_modified;
  HRS_App_Notification_evt_t Notification;
  
  return_value = SVCCTL_EvtNotAck;
 8010d64:	2300      	movs	r3, #0
 8010d66:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  event_pckt = (hci_event_pckt *)(((hci_uart_pckt*)Event)->data);
 8010d6a:	687b      	ldr	r3, [r7, #4]
 8010d6c:	3301      	adds	r3, #1
 8010d6e:	62bb      	str	r3, [r7, #40]	@ 0x28

  switch(event_pckt->evt)
 8010d70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d72:	781b      	ldrb	r3, [r3, #0]
 8010d74:	2bff      	cmp	r3, #255	@ 0xff
 8010d76:	f040 808c 	bne.w	8010e92 <HeartRate_Event_Handler+0x136>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*)event_pckt->data;
 8010d7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d7c:	3302      	adds	r3, #2
 8010d7e:	627b      	str	r3, [r7, #36]	@ 0x24
      switch(blecore_evt->ecode)
 8010d80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d82:	881b      	ldrh	r3, [r3, #0]
 8010d84:	b29b      	uxth	r3, r3
 8010d86:	f640 4201 	movw	r2, #3073	@ 0xc01
 8010d8a:	4293      	cmp	r3, r2
 8010d8c:	d03e      	beq.n	8010e0c <HeartRate_Event_Handler+0xb0>
 8010d8e:	f640 4213 	movw	r2, #3091	@ 0xc13
 8010d92:	4293      	cmp	r3, r2
 8010d94:	d177      	bne.n	8010e86 <HeartRate_Event_Handler+0x12a>
#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0)
        case ACI_GATT_WRITE_PERMIT_REQ_VSEVT_CODE:
        {
          aci_gatt_write_permit_req_event_rp0 * write_perm_req;

          BLE_DBG_HRS_MSG("ACI_GATT_WRITE_PERMIT_REQ_VSEVT_CODE\r\n");
 8010d96:	4842      	ldr	r0, [pc, #264]	@ (8010ea0 <HeartRate_Event_Handler+0x144>)
 8010d98:	f7ff fd60 	bl	801085c <DbgTraceGetFileName>
 8010d9c:	4601      	mov	r1, r0
 8010d9e:	237f      	movs	r3, #127	@ 0x7f
 8010da0:	4a40      	ldr	r2, [pc, #256]	@ (8010ea4 <HeartRate_Event_Handler+0x148>)
 8010da2:	4841      	ldr	r0, [pc, #260]	@ (8010ea8 <HeartRate_Event_Handler+0x14c>)
 8010da4:	f002 fba8 	bl	80134f8 <iprintf>
 8010da8:	4840      	ldr	r0, [pc, #256]	@ (8010eac <HeartRate_Event_Handler+0x150>)
 8010daa:	f002 fc15 	bl	80135d8 <puts>
          write_perm_req = (aci_gatt_write_permit_req_event_rp0*)blecore_evt->data;
 8010dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010db0:	3302      	adds	r3, #2
 8010db2:	623b      	str	r3, [r7, #32]

		  printArrtoHex(write_perm_req->Data, write_perm_req->Data_Length);
 8010db4:	6a3b      	ldr	r3, [r7, #32]
 8010db6:	1d5a      	adds	r2, r3, #5
 8010db8:	6a3b      	ldr	r3, [r7, #32]
 8010dba:	791b      	ldrb	r3, [r3, #4]
 8010dbc:	4619      	mov	r1, r3
 8010dbe:	4610      	mov	r0, r2
 8010dc0:	f7ff ff98 	bl	8010cf4 <printArrtoHex>

          if(write_perm_req->Attribute_Handle == (HRS_Context.ControlPointCharHdle + 1))
 8010dc4:	6a3b      	ldr	r3, [r7, #32]
 8010dc6:	885b      	ldrh	r3, [r3, #2]
 8010dc8:	b29b      	uxth	r3, r3
 8010dca:	461a      	mov	r2, r3
 8010dcc:	4b38      	ldr	r3, [pc, #224]	@ (8010eb0 <HeartRate_Event_Handler+0x154>)
 8010dce:	88db      	ldrh	r3, [r3, #6]
 8010dd0:	3301      	adds	r3, #1
 8010dd2:	429a      	cmp	r2, r3
 8010dd4:	d159      	bne.n	8010e8a <HeartRate_Event_Handler+0x12e>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 8010dd6:	2301      	movs	r3, #1
 8010dd8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

//            if (write_perm_req->Data[0] == HRS_CNTL_POINT_RESET_ENERGY_EXPENDED)
            {
              /* received a correct value for HRM control point char */
              aci_gatt_write_resp(write_perm_req->Connection_Handle,
 8010ddc:	6a3b      	ldr	r3, [r7, #32]
 8010dde:	881b      	ldrh	r3, [r3, #0]
 8010de0:	b298      	uxth	r0, r3
 8010de2:	6a3b      	ldr	r3, [r7, #32]
 8010de4:	885b      	ldrh	r3, [r3, #2]
 8010de6:	b299      	uxth	r1, r3
 8010de8:	6a3b      	ldr	r3, [r7, #32]
 8010dea:	791b      	ldrb	r3, [r3, #4]
                                      write_perm_req->Attribute_Handle,
                                      0x00, /* write_status = 0 (no error))*/
                                      (uint8_t)HRS_CNTL_POINT_VALUE_IS_SUPPORTED, /* err_code */
                                      write_perm_req->Data_Length,
                                      (uint8_t *)&write_perm_req->Data[0]);
 8010dec:	6a3a      	ldr	r2, [r7, #32]
 8010dee:	3205      	adds	r2, #5
              aci_gatt_write_resp(write_perm_req->Connection_Handle,
 8010df0:	9201      	str	r2, [sp, #4]
 8010df2:	9300      	str	r3, [sp, #0]
 8010df4:	2300      	movs	r3, #0
 8010df6:	2200      	movs	r2, #0
 8010df8:	f7ff fa23 	bl	8010242 <aci_gatt_write_resp>

              /**
               * Notify the application to Reset The Energy Expended Value
               */
              Notification.HRS_Evt_Opcode = HRS_RESET_ENERGY_EXPENDED_EVT;
 8010dfc:	2300      	movs	r3, #0
 8010dfe:	733b      	strb	r3, [r7, #12]
              HRS_Notification(&Notification);
 8010e00:	f107 030c 	add.w	r3, r7, #12
 8010e04:	4618      	mov	r0, r3
 8010e06:	f7f3 ff87 	bl	8004d18 <HRS_Notification>
                                      (uint8_t *)&write_perm_req->Data[0]);
            }
#endif
          }
        }
        break;
 8010e0a:	e03e      	b.n	8010e8a <HeartRate_Event_Handler+0x12e>
#endif

        case ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE:
        {
          attribute_modified = (aci_gatt_attribute_modified_event_rp0*)blecore_evt->data;
 8010e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010e0e:	3302      	adds	r3, #2
 8010e10:	61fb      	str	r3, [r7, #28]
          if(attribute_modified->Attr_Handle == (HRS_Context.HeartRatemeasurementCharHdle + 2))
 8010e12:	69fb      	ldr	r3, [r7, #28]
 8010e14:	885b      	ldrh	r3, [r3, #2]
 8010e16:	b29b      	uxth	r3, r3
 8010e18:	461a      	mov	r2, r3
 8010e1a:	4b25      	ldr	r3, [pc, #148]	@ (8010eb0 <HeartRate_Event_Handler+0x154>)
 8010e1c:	885b      	ldrh	r3, [r3, #2]
 8010e1e:	3302      	adds	r3, #2
 8010e20:	429a      	cmp	r2, r3
 8010e22:	d134      	bne.n	8010e8e <HeartRate_Event_Handler+0x132>
          {
            return_value = SVCCTL_EvtAckFlowEnable;
 8010e24:	2301      	movs	r3, #1
 8010e26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            /**
             * Notify the application to start measurement
             */
            if(attribute_modified->Attr_Data[0] & COMSVC_Notification)
 8010e2a:	69fb      	ldr	r3, [r7, #28]
 8010e2c:	7a1b      	ldrb	r3, [r3, #8]
 8010e2e:	f003 0301 	and.w	r3, r3, #1
 8010e32:	2b00      	cmp	r3, #0
 8010e34:	d013      	beq.n	8010e5e <HeartRate_Event_Handler+0x102>
            {
              BLE_DBG_HRS_MSG("ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE HRS_NOTIFICATION_ENABLED\r\n");
 8010e36:	481a      	ldr	r0, [pc, #104]	@ (8010ea0 <HeartRate_Event_Handler+0x144>)
 8010e38:	f7ff fd10 	bl	801085c <DbgTraceGetFileName>
 8010e3c:	4601      	mov	r1, r0
 8010e3e:	23b5      	movs	r3, #181	@ 0xb5
 8010e40:	4a18      	ldr	r2, [pc, #96]	@ (8010ea4 <HeartRate_Event_Handler+0x148>)
 8010e42:	4819      	ldr	r0, [pc, #100]	@ (8010ea8 <HeartRate_Event_Handler+0x14c>)
 8010e44:	f002 fb58 	bl	80134f8 <iprintf>
 8010e48:	481a      	ldr	r0, [pc, #104]	@ (8010eb4 <HeartRate_Event_Handler+0x158>)
 8010e4a:	f002 fbc5 	bl	80135d8 <puts>
              Notification.HRS_Evt_Opcode =HRS_NOTIFICATION_ENABLED;
 8010e4e:	2301      	movs	r3, #1
 8010e50:	733b      	strb	r3, [r7, #12]
              HRS_Notification(&Notification);
 8010e52:	f107 030c 	add.w	r3, r7, #12
 8010e56:	4618      	mov	r0, r3
 8010e58:	f7f3 ff5e 	bl	8004d18 <HRS_Notification>
              Notification.DataTransfered.pPayload=attribute_modified->Attr_Data;
              HRS_Notification(&Notification);
            }
#endif         
        }
        break;
 8010e5c:	e017      	b.n	8010e8e <HeartRate_Event_Handler+0x132>
              BLE_DBG_HRS_MSG("ACI_GATT_ATTRIBUTE_MODIFIED_VSEVT_CODE HRS_NOTIFICATION_DISABLED\r\n");
 8010e5e:	4810      	ldr	r0, [pc, #64]	@ (8010ea0 <HeartRate_Event_Handler+0x144>)
 8010e60:	f7ff fcfc 	bl	801085c <DbgTraceGetFileName>
 8010e64:	4601      	mov	r1, r0
 8010e66:	23bb      	movs	r3, #187	@ 0xbb
 8010e68:	4a0e      	ldr	r2, [pc, #56]	@ (8010ea4 <HeartRate_Event_Handler+0x148>)
 8010e6a:	480f      	ldr	r0, [pc, #60]	@ (8010ea8 <HeartRate_Event_Handler+0x14c>)
 8010e6c:	f002 fb44 	bl	80134f8 <iprintf>
 8010e70:	4811      	ldr	r0, [pc, #68]	@ (8010eb8 <HeartRate_Event_Handler+0x15c>)
 8010e72:	f002 fbb1 	bl	80135d8 <puts>
              Notification.HRS_Evt_Opcode =HRS_NOTIFICATION_DISABLED;
 8010e76:	2302      	movs	r3, #2
 8010e78:	733b      	strb	r3, [r7, #12]
              HRS_Notification(&Notification);
 8010e7a:	f107 030c 	add.w	r3, r7, #12
 8010e7e:	4618      	mov	r0, r3
 8010e80:	f7f3 ff4a 	bl	8004d18 <HRS_Notification>
        break;
 8010e84:	e003      	b.n	8010e8e <HeartRate_Event_Handler+0x132>

        default:
          break;
 8010e86:	bf00      	nop
 8010e88:	e004      	b.n	8010e94 <HeartRate_Event_Handler+0x138>
        break;
 8010e8a:	bf00      	nop
 8010e8c:	e002      	b.n	8010e94 <HeartRate_Event_Handler+0x138>
        break;
 8010e8e:	bf00      	nop
      }
    }
    break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8010e90:	e000      	b.n	8010e94 <HeartRate_Event_Handler+0x138>

    default:
      break;
 8010e92:	bf00      	nop
  }

  return(return_value);
 8010e94:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}/* end HeartRate_Event_Handler */
 8010e98:	4618      	mov	r0, r3
 8010e9a:	3730      	adds	r7, #48	@ 0x30
 8010e9c:	46bd      	mov	sp, r7
 8010e9e:	bd80      	pop	{r7, pc}
 8010ea0:	080173ac 	.word	0x080173ac
 8010ea4:	0801c334 	.word	0x0801c334
 8010ea8:	08017414 	.word	0x08017414
 8010eac:	08017430 	.word	0x08017430
 8010eb0:	20000604 	.word	0x20000604
 8010eb4:	08017458 	.word	0x08017458
 8010eb8:	0801749c 	.word	0x0801749c

08010ebc <HRS_Init>:
 * @brief  Service initialization
 * @param  None
 * @retval None
 */
void HRS_Init(void)
{
 8010ebc:	b580      	push	{r7, lr}
 8010ebe:	b088      	sub	sp, #32
 8010ec0:	af06      	add	r7, sp, #24
  uint16_t uuid;
  tBleStatus hciCmdResult = BLE_STATUS_SUCCESS;
 8010ec2:	2300      	movs	r3, #0
 8010ec4:	71fb      	strb	r3, [r7, #7]

  /**
   *	Register the event handler to the BLE controller
   */
  SVCCTL_RegisterSvcHandler(HeartRate_Event_Handler);
 8010ec6:	4874      	ldr	r0, [pc, #464]	@ (8011098 <HRS_Init+0x1dc>)
 8010ec8:	f000 fd10 	bl	80118ec <SVCCTL_RegisterSvcHandler>
   *                                2 for hear rate measurement characteristic +
   *                                1 for client char configuration descriptor +
   *                                2 for body sensor location characteristic +
   *                                2 for control point characteristic
   */
  uuid = HEART_RATE_SERVICE_UUID;
 8010ecc:	f641 030d 	movw	r3, #6157	@ 0x180d
 8010ed0:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_service(UUID_TYPE_16,
 8010ed2:	1d39      	adds	r1, r7, #4
 8010ed4:	4b71      	ldr	r3, [pc, #452]	@ (801109c <HRS_Init+0x1e0>)
 8010ed6:	9300      	str	r3, [sp, #0]
 8010ed8:	2308      	movs	r3, #8
 8010eda:	2201      	movs	r2, #1
 8010edc:	2001      	movs	r0, #1
 8010ede:	f7fe fed4 	bl	800fc8a <aci_gatt_add_service>
 8010ee2:	4603      	mov	r3, r0
 8010ee4:	71fb      	strb	r3, [r7, #7]
                                   2+
#endif
                                   4,
                                   &(HRS_Context.HeartRateSvcHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 8010ee6:	79fb      	ldrb	r3, [r7, #7]
 8010ee8:	2b00      	cmp	r3, #0
 8010eea:	d110      	bne.n	8010f0e <HRS_Init+0x52>
  {
    BLE_DBG_HRS_MSG ("Heart Rate Service (HRS) is added Successfully %04X\r\n",
 8010eec:	486c      	ldr	r0, [pc, #432]	@ (80110a0 <HRS_Init+0x1e4>)
 8010eee:	f7ff fcb5 	bl	801085c <DbgTraceGetFileName>
 8010ef2:	4601      	mov	r1, r0
 8010ef4:	f44f 73e2 	mov.w	r3, #452	@ 0x1c4
 8010ef8:	4a6a      	ldr	r2, [pc, #424]	@ (80110a4 <HRS_Init+0x1e8>)
 8010efa:	486b      	ldr	r0, [pc, #428]	@ (80110a8 <HRS_Init+0x1ec>)
 8010efc:	f002 fafc 	bl	80134f8 <iprintf>
 8010f00:	4b66      	ldr	r3, [pc, #408]	@ (801109c <HRS_Init+0x1e0>)
 8010f02:	881b      	ldrh	r3, [r3, #0]
 8010f04:	4619      	mov	r1, r3
 8010f06:	4869      	ldr	r0, [pc, #420]	@ (80110ac <HRS_Init+0x1f0>)
 8010f08:	f002 faf6 	bl	80134f8 <iprintf>
 8010f0c:	e00e      	b.n	8010f2c <HRS_Init+0x70>
                        HRS_Context.HeartRateSvcHdle);
  }
  else
  {
    BLE_DBG_HRS_MSG ("FAILED to add Heart Rate Service (HRS), Error: %02X !!\r\n",
 8010f0e:	4864      	ldr	r0, [pc, #400]	@ (80110a0 <HRS_Init+0x1e4>)
 8010f10:	f7ff fca4 	bl	801085c <DbgTraceGetFileName>
 8010f14:	4601      	mov	r1, r0
 8010f16:	f240 13c9 	movw	r3, #457	@ 0x1c9
 8010f1a:	4a62      	ldr	r2, [pc, #392]	@ (80110a4 <HRS_Init+0x1e8>)
 8010f1c:	4862      	ldr	r0, [pc, #392]	@ (80110a8 <HRS_Init+0x1ec>)
 8010f1e:	f002 faeb 	bl	80134f8 <iprintf>
 8010f22:	79fb      	ldrb	r3, [r7, #7]
 8010f24:	4619      	mov	r1, r3
 8010f26:	4862      	ldr	r0, [pc, #392]	@ (80110b0 <HRS_Init+0x1f4>)
 8010f28:	f002 fae6 	bl	80134f8 <iprintf>
  }

  /**
   *  Add Heart Rate Measurement Characteristic
   */
  uuid = HEART_RATE_MEASURMENT_UUID;
 8010f2c:	f642 2337 	movw	r3, #10807	@ 0x2a37
 8010f30:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle,
 8010f32:	4b5a      	ldr	r3, [pc, #360]	@ (801109c <HRS_Init+0x1e0>)
 8010f34:	8818      	ldrh	r0, [r3, #0]
 8010f36:	1d3a      	adds	r2, r7, #4
 8010f38:	4b5e      	ldr	r3, [pc, #376]	@ (80110b4 <HRS_Init+0x1f8>)
 8010f3a:	9305      	str	r3, [sp, #20]
 8010f3c:	2301      	movs	r3, #1
 8010f3e:	9304      	str	r3, [sp, #16]
 8010f40:	230a      	movs	r3, #10
 8010f42:	9303      	str	r3, [sp, #12]
 8010f44:	2300      	movs	r3, #0
 8010f46:	9302      	str	r3, [sp, #8]
 8010f48:	2300      	movs	r3, #0
 8010f4a:	9301      	str	r3, [sp, #4]
 8010f4c:	2310      	movs	r3, #16
 8010f4e:	9300      	str	r3, [sp, #0]
 8010f50:	2307      	movs	r3, #7
 8010f52:	2101      	movs	r1, #1
 8010f54:	f7fe ff6f 	bl	800fe36 <aci_gatt_add_char>
 8010f58:	4603      	mov	r3, r0
 8010f5a:	71fb      	strb	r3, [r7, #7]
                                   GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */
                                   10, /* encryKeySize */
                                   1, /* isVariable */
                                   &(HRS_Context.HeartRatemeasurementCharHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 8010f5c:	79fb      	ldrb	r3, [r7, #7]
 8010f5e:	2b00      	cmp	r3, #0
 8010f60:	d110      	bne.n	8010f84 <HRS_Init+0xc8>
  {
    BLE_DBG_HRS_MSG ("Heart Rate Measurement Characteristic Added Successfully  %04X \r\n",
 8010f62:	484f      	ldr	r0, [pc, #316]	@ (80110a0 <HRS_Init+0x1e4>)
 8010f64:	f7ff fc7a 	bl	801085c <DbgTraceGetFileName>
 8010f68:	4601      	mov	r1, r0
 8010f6a:	f240 13e5 	movw	r3, #485	@ 0x1e5
 8010f6e:	4a4d      	ldr	r2, [pc, #308]	@ (80110a4 <HRS_Init+0x1e8>)
 8010f70:	484d      	ldr	r0, [pc, #308]	@ (80110a8 <HRS_Init+0x1ec>)
 8010f72:	f002 fac1 	bl	80134f8 <iprintf>
 8010f76:	4b49      	ldr	r3, [pc, #292]	@ (801109c <HRS_Init+0x1e0>)
 8010f78:	885b      	ldrh	r3, [r3, #2]
 8010f7a:	4619      	mov	r1, r3
 8010f7c:	484e      	ldr	r0, [pc, #312]	@ (80110b8 <HRS_Init+0x1fc>)
 8010f7e:	f002 fabb 	bl	80134f8 <iprintf>
 8010f82:	e00e      	b.n	8010fa2 <HRS_Init+0xe6>
                        HRS_Context.HeartRatemeasurementCharHdle);
  }
  else
  {
    BLE_DBG_HRS_MSG ("FAILED to add Heart Rate Measurement Characteristic, Error: %02X !!\r\n",
 8010f84:	4846      	ldr	r0, [pc, #280]	@ (80110a0 <HRS_Init+0x1e4>)
 8010f86:	f7ff fc69 	bl	801085c <DbgTraceGetFileName>
 8010f8a:	4601      	mov	r1, r0
 8010f8c:	f44f 73f5 	mov.w	r3, #490	@ 0x1ea
 8010f90:	4a44      	ldr	r2, [pc, #272]	@ (80110a4 <HRS_Init+0x1e8>)
 8010f92:	4845      	ldr	r0, [pc, #276]	@ (80110a8 <HRS_Init+0x1ec>)
 8010f94:	f002 fab0 	bl	80134f8 <iprintf>
 8010f98:	79fb      	ldrb	r3, [r7, #7]
 8010f9a:	4619      	mov	r1, r3
 8010f9c:	4847      	ldr	r0, [pc, #284]	@ (80110bc <HRS_Init+0x200>)
 8010f9e:	f002 faab 	bl	80134f8 <iprintf>

#if (BLE_CFG_HRS_BODY_SENSOR_LOCATION_CHAR != 0)
  /**
   *  Add Body Sensor Location Characteristic
   */
  uuid = SENSOR_LOCATION_UUID;
 8010fa2:	f642 2338 	movw	r3, #10808	@ 0x2a38
 8010fa6:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle,
 8010fa8:	4b3c      	ldr	r3, [pc, #240]	@ (801109c <HRS_Init+0x1e0>)
 8010faa:	8818      	ldrh	r0, [r3, #0]
 8010fac:	1d3a      	adds	r2, r7, #4
 8010fae:	4b44      	ldr	r3, [pc, #272]	@ (80110c0 <HRS_Init+0x204>)
 8010fb0:	9305      	str	r3, [sp, #20]
 8010fb2:	2300      	movs	r3, #0
 8010fb4:	9304      	str	r3, [sp, #16]
 8010fb6:	230a      	movs	r3, #10
 8010fb8:	9303      	str	r3, [sp, #12]
 8010fba:	2300      	movs	r3, #0
 8010fbc:	9302      	str	r3, [sp, #8]
 8010fbe:	2300      	movs	r3, #0
 8010fc0:	9301      	str	r3, [sp, #4]
 8010fc2:	2302      	movs	r3, #2
 8010fc4:	9300      	str	r3, [sp, #0]
 8010fc6:	2301      	movs	r3, #1
 8010fc8:	2101      	movs	r1, #1
 8010fca:	f7fe ff34 	bl	800fe36 <aci_gatt_add_char>
 8010fce:	4603      	mov	r3, r0
 8010fd0:	71fb      	strb	r3, [r7, #7]
                                   GATT_DONT_NOTIFY_EVENTS, /* gattEvtMask */
                                   10, /* encryKeySize */
                                   0, /* isVariable: 0 */
                                   &(HRS_Context.BodySensorLocationCharHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 8010fd2:	79fb      	ldrb	r3, [r7, #7]
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	d110      	bne.n	8010ffa <HRS_Init+0x13e>
  {
    BLE_DBG_HRS_MSG ("Sensor Location Characteristic Added Successfully  %04X \r\n",
 8010fd8:	4831      	ldr	r0, [pc, #196]	@ (80110a0 <HRS_Init+0x1e4>)
 8010fda:	f7ff fc3f 	bl	801085c <DbgTraceGetFileName>
 8010fde:	4601      	mov	r1, r0
 8010fe0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010fe4:	4a2f      	ldr	r2, [pc, #188]	@ (80110a4 <HRS_Init+0x1e8>)
 8010fe6:	4830      	ldr	r0, [pc, #192]	@ (80110a8 <HRS_Init+0x1ec>)
 8010fe8:	f002 fa86 	bl	80134f8 <iprintf>
 8010fec:	4b2b      	ldr	r3, [pc, #172]	@ (801109c <HRS_Init+0x1e0>)
 8010fee:	889b      	ldrh	r3, [r3, #4]
 8010ff0:	4619      	mov	r1, r3
 8010ff2:	4834      	ldr	r0, [pc, #208]	@ (80110c4 <HRS_Init+0x208>)
 8010ff4:	f002 fa80 	bl	80134f8 <iprintf>
 8010ff8:	e00e      	b.n	8011018 <HRS_Init+0x15c>
                        HRS_Context.BodySensorLocationCharHdle);
  }
  else
  {
    BLE_DBG_HRS_MSG ("FAILED to add Sensor Location Characteristic, Error: %02X !!\r\n",
 8010ffa:	4829      	ldr	r0, [pc, #164]	@ (80110a0 <HRS_Init+0x1e4>)
 8010ffc:	f7ff fc2e 	bl	801085c <DbgTraceGetFileName>
 8011000:	4601      	mov	r1, r0
 8011002:	f240 2305 	movw	r3, #517	@ 0x205
 8011006:	4a27      	ldr	r2, [pc, #156]	@ (80110a4 <HRS_Init+0x1e8>)
 8011008:	4827      	ldr	r0, [pc, #156]	@ (80110a8 <HRS_Init+0x1ec>)
 801100a:	f002 fa75 	bl	80134f8 <iprintf>
 801100e:	79fb      	ldrb	r3, [r7, #7]
 8011010:	4619      	mov	r1, r3
 8011012:	482d      	ldr	r0, [pc, #180]	@ (80110c8 <HRS_Init+0x20c>)
 8011014:	f002 fa70 	bl	80134f8 <iprintf>
  }

#endif

#if (BLE_CFG_HRS_ENERGY_EXPENDED_INFO_FLAG != 0)
  uuid = CONTROL_POINT_UUID;
 8011018:	f642 2339 	movw	r3, #10809	@ 0x2a39
 801101c:	80bb      	strh	r3, [r7, #4]
  hciCmdResult = aci_gatt_add_char(HRS_Context.HeartRateSvcHdle,
 801101e:	4b1f      	ldr	r3, [pc, #124]	@ (801109c <HRS_Init+0x1e0>)
 8011020:	8818      	ldrh	r0, [r3, #0]
 8011022:	1d3a      	adds	r2, r7, #4
 8011024:	4b29      	ldr	r3, [pc, #164]	@ (80110cc <HRS_Init+0x210>)
 8011026:	9305      	str	r3, [sp, #20]
 8011028:	2300      	movs	r3, #0
 801102a:	9304      	str	r3, [sp, #16]
 801102c:	230a      	movs	r3, #10
 801102e:	9303      	str	r3, [sp, #12]
 8011030:	2302      	movs	r3, #2
 8011032:	9302      	str	r3, [sp, #8]
 8011034:	2300      	movs	r3, #0
 8011036:	9301      	str	r3, [sp, #4]
 8011038:	2308      	movs	r3, #8
 801103a:	9300      	str	r3, [sp, #0]
 801103c:	23f0      	movs	r3, #240	@ 0xf0
 801103e:	2101      	movs	r1, #1
 8011040:	f7fe fef9 	bl	800fe36 <aci_gatt_add_char>
 8011044:	4603      	mov	r3, r0
 8011046:	71fb      	strb	r3, [r7, #7]
                                   GATT_NOTIFY_WRITE_REQ_AND_WAIT_FOR_APPL_RESP, /* gattEvtMask */
                                   10, /* encryKeySize */
                                   0, /* isVariable: 0*/
                                   &(HRS_Context.ControlPointCharHdle));

  if (hciCmdResult == BLE_STATUS_SUCCESS)
 8011048:	79fb      	ldrb	r3, [r7, #7]
 801104a:	2b00      	cmp	r3, #0
 801104c:	d110      	bne.n	8011070 <HRS_Init+0x1b4>
  {
    BLE_DBG_HRS_MSG ("Control Point Characteristic Added Successfully  %04X \r\n",
 801104e:	4814      	ldr	r0, [pc, #80]	@ (80110a0 <HRS_Init+0x1e4>)
 8011050:	f7ff fc04 	bl	801085c <DbgTraceGetFileName>
 8011054:	4601      	mov	r1, r0
 8011056:	f240 231a 	movw	r3, #538	@ 0x21a
 801105a:	4a12      	ldr	r2, [pc, #72]	@ (80110a4 <HRS_Init+0x1e8>)
 801105c:	4812      	ldr	r0, [pc, #72]	@ (80110a8 <HRS_Init+0x1ec>)
 801105e:	f002 fa4b 	bl	80134f8 <iprintf>
 8011062:	4b0e      	ldr	r3, [pc, #56]	@ (801109c <HRS_Init+0x1e0>)
 8011064:	88db      	ldrh	r3, [r3, #6]
 8011066:	4619      	mov	r1, r3
 8011068:	4819      	ldr	r0, [pc, #100]	@ (80110d0 <HRS_Init+0x214>)
 801106a:	f002 fa45 	bl	80134f8 <iprintf>
  }
#endif
  
  
  
  return;
 801106e:	e00f      	b.n	8011090 <HRS_Init+0x1d4>
    BLE_DBG_HRS_MSG ("FAILED to add Control Point Characteristic, Error: %02X !!\r\n",
 8011070:	480b      	ldr	r0, [pc, #44]	@ (80110a0 <HRS_Init+0x1e4>)
 8011072:	f7ff fbf3 	bl	801085c <DbgTraceGetFileName>
 8011076:	4601      	mov	r1, r0
 8011078:	f240 231f 	movw	r3, #543	@ 0x21f
 801107c:	4a09      	ldr	r2, [pc, #36]	@ (80110a4 <HRS_Init+0x1e8>)
 801107e:	480a      	ldr	r0, [pc, #40]	@ (80110a8 <HRS_Init+0x1ec>)
 8011080:	f002 fa3a 	bl	80134f8 <iprintf>
 8011084:	79fb      	ldrb	r3, [r7, #7]
 8011086:	4619      	mov	r1, r3
 8011088:	4812      	ldr	r0, [pc, #72]	@ (80110d4 <HRS_Init+0x218>)
 801108a:	f002 fa35 	bl	80134f8 <iprintf>
  return;
 801108e:	bf00      	nop
}
 8011090:	3708      	adds	r7, #8
 8011092:	46bd      	mov	sp, r7
 8011094:	bd80      	pop	{r7, pc}
 8011096:	bf00      	nop
 8011098:	08010d5d 	.word	0x08010d5d
 801109c:	20000604 	.word	0x20000604
 80110a0:	080173ac 	.word	0x080173ac
 80110a4:	0801c34c 	.word	0x0801c34c
 80110a8:	08017414 	.word	0x08017414
 80110ac:	080174e0 	.word	0x080174e0
 80110b0:	08017518 	.word	0x08017518
 80110b4:	20000606 	.word	0x20000606
 80110b8:	08017554 	.word	0x08017554
 80110bc:	08017598 	.word	0x08017598
 80110c0:	20000608 	.word	0x20000608
 80110c4:	080175e0 	.word	0x080175e0
 80110c8:	08017620 	.word	0x08017620
 80110cc:	2000060a 	.word	0x2000060a
 80110d0:	08017664 	.word	0x08017664
 80110d4:	080176a0 	.word	0x080176a0

080110d8 <Osal_MemCpy>:
 * Osal_MemCpy
 *
 */

void* Osal_MemCpy( void *dest, const void *src, unsigned int size )
{
 80110d8:	b580      	push	{r7, lr}
 80110da:	b084      	sub	sp, #16
 80110dc:	af00      	add	r7, sp, #0
 80110de:	60f8      	str	r0, [r7, #12]
 80110e0:	60b9      	str	r1, [r7, #8]
 80110e2:	607a      	str	r2, [r7, #4]
  return memcpy( dest, src, size );
 80110e4:	687a      	ldr	r2, [r7, #4]
 80110e6:	68b9      	ldr	r1, [r7, #8]
 80110e8:	68f8      	ldr	r0, [r7, #12]
 80110ea:	f002 fc2a 	bl	8013942 <memcpy>
 80110ee:	4603      	mov	r3, r0
}
 80110f0:	4618      	mov	r0, r3
 80110f2:	3710      	adds	r7, #16
 80110f4:	46bd      	mov	sp, r7
 80110f6:	bd80      	pop	{r7, pc}

080110f8 <Osal_MemSet>:
 * Osal_MemSet
 *
 */

void* Osal_MemSet( void *ptr, int value, unsigned int size )
{
 80110f8:	b580      	push	{r7, lr}
 80110fa:	b084      	sub	sp, #16
 80110fc:	af00      	add	r7, sp, #0
 80110fe:	60f8      	str	r0, [r7, #12]
 8011100:	60b9      	str	r1, [r7, #8]
 8011102:	607a      	str	r2, [r7, #4]
  return memset( ptr, value, size );
 8011104:	687a      	ldr	r2, [r7, #4]
 8011106:	68b9      	ldr	r1, [r7, #8]
 8011108:	68f8      	ldr	r0, [r7, #12]
 801110a:	f002 fb75 	bl	80137f8 <memset>
 801110e:	4603      	mov	r3, r0
}
 8011110:	4618      	mov	r0, r3
 8011112:	3710      	adds	r7, #16
 8011114:	46bd      	mov	sp, r7
 8011116:	bd80      	pop	{r7, pc}

08011118 <OTP_Read>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

uint8_t * OTP_Read( uint8_t id )
{
 8011118:	b480      	push	{r7}
 801111a:	b085      	sub	sp, #20
 801111c:	af00      	add	r7, sp, #0
 801111e:	4603      	mov	r3, r0
 8011120:	71fb      	strb	r3, [r7, #7]
  uint8_t *p_id;

  p_id = (uint8_t*)(CFG_OTP_END_ADRESS - 7) ;
 8011122:	4b0f      	ldr	r3, [pc, #60]	@ (8011160 <OTP_Read+0x48>)
 8011124:	60fb      	str	r3, [r7, #12]

  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 8011126:	e002      	b.n	801112e <OTP_Read+0x16>
  {
    p_id -= 8 ;
 8011128:	68fb      	ldr	r3, [r7, #12]
 801112a:	3b08      	subs	r3, #8
 801112c:	60fb      	str	r3, [r7, #12]
  while( ((*( p_id + 7 )) != id) && ( p_id != (uint8_t*)CFG_OTP_BASE_ADDRESS) )
 801112e:	68fb      	ldr	r3, [r7, #12]
 8011130:	3307      	adds	r3, #7
 8011132:	781b      	ldrb	r3, [r3, #0]
 8011134:	79fa      	ldrb	r2, [r7, #7]
 8011136:	429a      	cmp	r2, r3
 8011138:	d003      	beq.n	8011142 <OTP_Read+0x2a>
 801113a:	68fb      	ldr	r3, [r7, #12]
 801113c:	4a09      	ldr	r2, [pc, #36]	@ (8011164 <OTP_Read+0x4c>)
 801113e:	4293      	cmp	r3, r2
 8011140:	d1f2      	bne.n	8011128 <OTP_Read+0x10>
  }

  if((*( p_id + 7 )) != id)
 8011142:	68fb      	ldr	r3, [r7, #12]
 8011144:	3307      	adds	r3, #7
 8011146:	781b      	ldrb	r3, [r3, #0]
 8011148:	79fa      	ldrb	r2, [r7, #7]
 801114a:	429a      	cmp	r2, r3
 801114c:	d001      	beq.n	8011152 <OTP_Read+0x3a>
  {
    p_id = 0 ;
 801114e:	2300      	movs	r3, #0
 8011150:	60fb      	str	r3, [r7, #12]
  }

  return p_id ;
 8011152:	68fb      	ldr	r3, [r7, #12]
}
 8011154:	4618      	mov	r0, r3
 8011156:	3714      	adds	r7, #20
 8011158:	46bd      	mov	sp, r7
 801115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801115e:	4770      	bx	lr
 8011160:	1fff73f8 	.word	0x1fff73f8
 8011164:	1fff7000 	.word	0x1fff7000

08011168 <SHCI_C2_BLE_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_BLE_Init( SHCI_C2_Ble_Init_Cmd_Packet_t *pCmdPacket )
{
 8011168:	b580      	push	{r7, lr}
 801116a:	b088      	sub	sp, #32
 801116c:	af00      	add	r7, sp, #0
 801116e:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 8011170:	f107 030c 	add.w	r3, r7, #12
 8011174:	61fb      	str	r3, [r7, #28]

 shci_send( SHCI_OPCODE_C2_BLE_INIT,
            sizeof( SHCI_C2_Ble_Init_Cmd_Param_t ),
            (uint8_t*)&pCmdPacket->Param,
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	f103 020c 	add.w	r2, r3, #12
 shci_send( SHCI_OPCODE_C2_BLE_INIT,
 801117c:	69fb      	ldr	r3, [r7, #28]
 801117e:	212e      	movs	r1, #46	@ 0x2e
 8011180:	f64f 4066 	movw	r0, #64614	@ 0xfc66
 8011184:	f000 f94c 	bl	8011420 <shci_send>
            p_rsp );
 
  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 8011188:	69fb      	ldr	r3, [r7, #28]
 801118a:	330b      	adds	r3, #11
 801118c:	78db      	ldrb	r3, [r3, #3]
}
 801118e:	4618      	mov	r0, r3
 8011190:	3720      	adds	r7, #32
 8011192:	46bd      	mov	sp, r7
 8011194:	bd80      	pop	{r7, pc}

08011196 <SHCI_C2_DEBUG_Init>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_DEBUG_Init( SHCI_C2_DEBUG_Init_Cmd_Packet_t *pCmdPacket  )
{
 8011196:	b580      	push	{r7, lr}
 8011198:	b088      	sub	sp, #32
 801119a:	af00      	add	r7, sp, #0
 801119c:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 801119e:	f107 030c 	add.w	r3, r7, #12
 80111a2:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
             sizeof( SHCI_C2_DEBUG_init_Cmd_Param_t ),
             (uint8_t*)&pCmdPacket->Param,
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	f103 020c 	add.w	r2, r3, #12
  shci_send( SHCI_OPCODE_C2_DEBUG_INIT,
 80111aa:	69fb      	ldr	r3, [r7, #28]
 80111ac:	210f      	movs	r1, #15
 80111ae:	f64f 4068 	movw	r0, #64616	@ 0xfc68
 80111b2:	f000 f935 	bl	8011420 <shci_send>
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80111b6:	69fb      	ldr	r3, [r7, #28]
 80111b8:	330b      	adds	r3, #11
 80111ba:	78db      	ldrb	r3, [r3, #3]
}
 80111bc:	4618      	mov	r0, r3
 80111be:	3720      	adds	r7, #32
 80111c0:	46bd      	mov	sp, r7
 80111c2:	bd80      	pop	{r7, pc}

080111c4 <SHCI_C2_Config>:

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
}

SHCI_CmdStatus_t SHCI_C2_Config(SHCI_C2_CONFIG_Cmd_Param_t *pCmdPacket)
{
 80111c4:	b580      	push	{r7, lr}
 80111c6:	b088      	sub	sp, #32
 80111c8:	af00      	add	r7, sp, #0
 80111ca:	6078      	str	r0, [r7, #4]
   * Buffer is large enough to hold command complete without payload
   */
  uint8_t local_buffer[TL_BLEEVT_CC_BUFFER_SIZE];
  TL_EvtPacket_t * p_rsp;

  p_rsp = (TL_EvtPacket_t *)local_buffer;
 80111cc:	f107 030c 	add.w	r3, r7, #12
 80111d0:	61fb      	str	r3, [r7, #28]

  shci_send( SHCI_OPCODE_C2_CONFIG,
 80111d2:	69fb      	ldr	r3, [r7, #28]
 80111d4:	687a      	ldr	r2, [r7, #4]
 80111d6:	2110      	movs	r1, #16
 80111d8:	f64f 4075 	movw	r0, #64629	@ 0xfc75
 80111dc:	f000 f920 	bl	8011420 <shci_send>
             sizeof(SHCI_C2_CONFIG_Cmd_Param_t),
             (uint8_t*)pCmdPacket,
             p_rsp );

  return (SHCI_CmdStatus_t)(((TL_CcEvt_t*)(p_rsp->evtserial.evt.payload))->payload[0]);
 80111e0:	69fb      	ldr	r3, [r7, #28]
 80111e2:	330b      	adds	r3, #11
 80111e4:	78db      	ldrb	r3, [r3, #3]
}
 80111e6:	4618      	mov	r0, r3
 80111e8:	3720      	adds	r7, #32
 80111ea:	46bd      	mov	sp, r7
 80111ec:	bd80      	pop	{r7, pc}
	...

080111f0 <SHCI_GetWirelessFwInfo>:
 *  Local System COMMAND
 *  These commands are NOT sent to the CPU2
 */

SHCI_CmdStatus_t SHCI_GetWirelessFwInfo( WirelessFwInfo_t* pWirelessInfo )
{
 80111f0:	b480      	push	{r7}
 80111f2:	b08b      	sub	sp, #44	@ 0x2c
 80111f4:	af00      	add	r7, sp, #0
 80111f6:	6078      	str	r0, [r7, #4]
  uint32_t ipccdba = 0;
 80111f8:	2300      	movs	r3, #0
 80111fa:	613b      	str	r3, [r7, #16]
  MB_RefTable_t * p_RefTable = NULL;
 80111fc:	2300      	movs	r3, #0
 80111fe:	60fb      	str	r3, [r7, #12]
  uint32_t wireless_firmware_version = 0;
 8011200:	2300      	movs	r3, #0
 8011202:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t wireless_firmware_memorySize = 0;
 8011204:	2300      	movs	r3, #0
 8011206:	623b      	str	r3, [r7, #32]
  uint32_t wireless_firmware_infoStack = 0;
 8011208:	2300      	movs	r3, #0
 801120a:	61fb      	str	r3, [r7, #28]
  MB_FUS_DeviceInfoTable_t * p_fus_device_info_table = NULL;
 801120c:	2300      	movs	r3, #0
 801120e:	60bb      	str	r3, [r7, #8]
  uint32_t fus_version = 0;
 8011210:	2300      	movs	r3, #0
 8011212:	61bb      	str	r3, [r7, #24]
  uint32_t fus_memorySize = 0;
 8011214:	2300      	movs	r3, #0
 8011216:	617b      	str	r3, [r7, #20]

  ipccdba = READ_BIT( FLASH->IPCCBR, FLASH_IPCCBR_IPCCDBA );
 8011218:	4b4a      	ldr	r3, [pc, #296]	@ (8011344 <SHCI_GetWirelessFwInfo+0x154>)
 801121a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801121c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8011220:	613b      	str	r3, [r7, #16]
  /**
   * The Device Info Table mapping depends on which firmware is running on CPU2.
   * If the FUS is running on CPU2, FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD shall be written in the table.
   * Otherwise, it means the Wireless Firmware is running on the CPU2
   */
  p_fus_device_info_table = (MB_FUS_DeviceInfoTable_t*)(*(uint32_t*)((ipccdba<<2) + SRAM2A_BASE));
 8011222:	693b      	ldr	r3, [r7, #16]
 8011224:	009b      	lsls	r3, r3, #2
 8011226:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 801122a:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 801122e:	681b      	ldr	r3, [r3, #0]
 8011230:	60bb      	str	r3, [r7, #8]

  if(p_fus_device_info_table->DeviceInfoTableState == FUS_DEVICE_INFO_TABLE_VALIDITY_KEYWORD)
 8011232:	68bb      	ldr	r3, [r7, #8]
 8011234:	681b      	ldr	r3, [r3, #0]
 8011236:	4a44      	ldr	r2, [pc, #272]	@ (8011348 <SHCI_GetWirelessFwInfo+0x158>)
 8011238:	4293      	cmp	r3, r2
 801123a:	d10f      	bne.n	801125c <SHCI_GetWirelessFwInfo+0x6c>
    /* The FUS is running on CPU2 */
    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_fus_device_info_table->WirelessStackVersion;
 801123c:	68bb      	ldr	r3, [r7, #8]
 801123e:	695b      	ldr	r3, [r3, #20]
 8011240:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_fus_device_info_table->WirelessStackMemorySize;
 8011242:	68bb      	ldr	r3, [r7, #8]
 8011244:	699b      	ldr	r3, [r3, #24]
 8011246:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_fus_device_info_table->WirelessFirmwareBleInfo;
 8011248:	68bb      	ldr	r3, [r7, #8]
 801124a:	69db      	ldr	r3, [r3, #28]
 801124c:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_fus_device_info_table->FusVersion;
 801124e:	68bb      	ldr	r3, [r7, #8]
 8011250:	68db      	ldr	r3, [r3, #12]
 8011252:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_fus_device_info_table->FusMemorySize;
 8011254:	68bb      	ldr	r3, [r7, #8]
 8011256:	691b      	ldr	r3, [r3, #16]
 8011258:	617b      	str	r3, [r7, #20]
 801125a:	e01a      	b.n	8011292 <SHCI_GetWirelessFwInfo+0xa2>
  }
  else
  {
    /* The Wireless Firmware is running on CPU2 */
    p_RefTable = (MB_RefTable_t*)((ipccdba<<2) + SRAM2A_BASE);
 801125c:	693b      	ldr	r3, [r7, #16]
 801125e:	009b      	lsls	r3, r3, #2
 8011260:	f103 5300 	add.w	r3, r3, #536870912	@ 0x20000000
 8011264:	f503 3340 	add.w	r3, r3, #196608	@ 0x30000
 8011268:	60fb      	str	r3, [r7, #12]

    /**
     *  Retrieve the WirelessFwInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    wireless_firmware_version =  p_RefTable->p_device_info_table->WirelessFwInfoTable.Version;
 801126a:	68fb      	ldr	r3, [r7, #12]
 801126c:	681b      	ldr	r3, [r3, #0]
 801126e:	691b      	ldr	r3, [r3, #16]
 8011270:	627b      	str	r3, [r7, #36]	@ 0x24
    wireless_firmware_memorySize =  p_RefTable->p_device_info_table->WirelessFwInfoTable.MemorySize;
 8011272:	68fb      	ldr	r3, [r7, #12]
 8011274:	681b      	ldr	r3, [r3, #0]
 8011276:	695b      	ldr	r3, [r3, #20]
 8011278:	623b      	str	r3, [r7, #32]
    wireless_firmware_infoStack =  p_RefTable->p_device_info_table->WirelessFwInfoTable.InfoStack;
 801127a:	68fb      	ldr	r3, [r7, #12]
 801127c:	681b      	ldr	r3, [r3, #0]
 801127e:	699b      	ldr	r3, [r3, #24]
 8011280:	61fb      	str	r3, [r7, #28]

    /**
     *  Retrieve the FusInfoTable
     *  This table is stored in RAM at startup during the TL (transport layer) initialization
     */
    fus_version =  p_RefTable->p_device_info_table->FusInfoTable.Version;
 8011282:	68fb      	ldr	r3, [r7, #12]
 8011284:	681b      	ldr	r3, [r3, #0]
 8011286:	685b      	ldr	r3, [r3, #4]
 8011288:	61bb      	str	r3, [r7, #24]
    fus_memorySize =  p_RefTable->p_device_info_table->FusInfoTable.MemorySize;
 801128a:	68fb      	ldr	r3, [r7, #12]
 801128c:	681b      	ldr	r3, [r3, #0]
 801128e:	689b      	ldr	r3, [r3, #8]
 8011290:	617b      	str	r3, [r7, #20]

  /**
   *  Retrieve the WirelessFwInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->VersionMajor       = ((wireless_firmware_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 8011292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011294:	0e1b      	lsrs	r3, r3, #24
 8011296:	b2da      	uxtb	r2, r3
 8011298:	687b      	ldr	r3, [r7, #4]
 801129a:	701a      	strb	r2, [r3, #0]
  pWirelessInfo->VersionMinor       = ((wireless_firmware_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 801129c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801129e:	0c1b      	lsrs	r3, r3, #16
 80112a0:	b2da      	uxtb	r2, r3
 80112a2:	687b      	ldr	r3, [r7, #4]
 80112a4:	705a      	strb	r2, [r3, #1]
  pWirelessInfo->VersionSub         = ((wireless_firmware_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 80112a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112a8:	0a1b      	lsrs	r3, r3, #8
 80112aa:	b2da      	uxtb	r2, r3
 80112ac:	687b      	ldr	r3, [r7, #4]
 80112ae:	709a      	strb	r2, [r3, #2]
  pWirelessInfo->VersionBranch      = ((wireless_firmware_version & INFO_VERSION_BRANCH_MASK) >> INFO_VERSION_BRANCH_OFFSET);
 80112b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112b2:	091b      	lsrs	r3, r3, #4
 80112b4:	b2db      	uxtb	r3, r3
 80112b6:	f003 030f 	and.w	r3, r3, #15
 80112ba:	b2da      	uxtb	r2, r3
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	70da      	strb	r2, [r3, #3]
  pWirelessInfo->VersionReleaseType = ((wireless_firmware_version & INFO_VERSION_TYPE_MASK) >> INFO_VERSION_TYPE_OFFSET);
 80112c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112c2:	b2db      	uxtb	r3, r3
 80112c4:	f003 030f 	and.w	r3, r3, #15
 80112c8:	b2da      	uxtb	r2, r3
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	711a      	strb	r2, [r3, #4]

  pWirelessInfo->MemorySizeSram2B   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 80112ce:	6a3b      	ldr	r3, [r7, #32]
 80112d0:	0e1b      	lsrs	r3, r3, #24
 80112d2:	b2da      	uxtb	r2, r3
 80112d4:	687b      	ldr	r3, [r7, #4]
 80112d6:	715a      	strb	r2, [r3, #5]
  pWirelessInfo->MemorySizeSram2A   = ((wireless_firmware_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 80112d8:	6a3b      	ldr	r3, [r7, #32]
 80112da:	0c1b      	lsrs	r3, r3, #16
 80112dc:	b2da      	uxtb	r2, r3
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	719a      	strb	r2, [r3, #6]
  pWirelessInfo->MemorySizeSram1    = ((wireless_firmware_memorySize & INFO_SIZE_SRAM1_MASK) >> INFO_SIZE_SRAM1_OFFSET);
 80112e2:	6a3b      	ldr	r3, [r7, #32]
 80112e4:	0a1b      	lsrs	r3, r3, #8
 80112e6:	b2da      	uxtb	r2, r3
 80112e8:	687b      	ldr	r3, [r7, #4]
 80112ea:	71da      	strb	r2, [r3, #7]
  pWirelessInfo->MemorySizeFlash    = ((wireless_firmware_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 80112ec:	6a3b      	ldr	r3, [r7, #32]
 80112ee:	b2da      	uxtb	r2, r3
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	721a      	strb	r2, [r3, #8]

  pWirelessInfo->StackType          = ((wireless_firmware_infoStack & INFO_STACK_TYPE_MASK) >> INFO_STACK_TYPE_OFFSET);
 80112f4:	69fb      	ldr	r3, [r7, #28]
 80112f6:	b2da      	uxtb	r2, r3
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	725a      	strb	r2, [r3, #9]

  /**
   *  Retrieve the FusInfoTable
   *  This table is stored in RAM at startup during the TL (transport layer) initialization
   */
  pWirelessInfo->FusVersionMajor       = ((fus_version & INFO_VERSION_MAJOR_MASK) >> INFO_VERSION_MAJOR_OFFSET);
 80112fc:	69bb      	ldr	r3, [r7, #24]
 80112fe:	0e1b      	lsrs	r3, r3, #24
 8011300:	b2da      	uxtb	r2, r3
 8011302:	687b      	ldr	r3, [r7, #4]
 8011304:	729a      	strb	r2, [r3, #10]
  pWirelessInfo->FusVersionMinor       = ((fus_version & INFO_VERSION_MINOR_MASK) >> INFO_VERSION_MINOR_OFFSET);
 8011306:	69bb      	ldr	r3, [r7, #24]
 8011308:	0c1b      	lsrs	r3, r3, #16
 801130a:	b2da      	uxtb	r2, r3
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	72da      	strb	r2, [r3, #11]
  pWirelessInfo->FusVersionSub         = ((fus_version & INFO_VERSION_SUB_MASK) >> INFO_VERSION_SUB_OFFSET);
 8011310:	69bb      	ldr	r3, [r7, #24]
 8011312:	0a1b      	lsrs	r3, r3, #8
 8011314:	b2da      	uxtb	r2, r3
 8011316:	687b      	ldr	r3, [r7, #4]
 8011318:	731a      	strb	r2, [r3, #12]

  pWirelessInfo->FusMemorySizeSram2B   = ((fus_memorySize & INFO_SIZE_SRAM2B_MASK) >> INFO_SIZE_SRAM2B_OFFSET);
 801131a:	697b      	ldr	r3, [r7, #20]
 801131c:	0e1b      	lsrs	r3, r3, #24
 801131e:	b2da      	uxtb	r2, r3
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	735a      	strb	r2, [r3, #13]
  pWirelessInfo->FusMemorySizeSram2A   = ((fus_memorySize & INFO_SIZE_SRAM2A_MASK) >> INFO_SIZE_SRAM2A_OFFSET);
 8011324:	697b      	ldr	r3, [r7, #20]
 8011326:	0c1b      	lsrs	r3, r3, #16
 8011328:	b2da      	uxtb	r2, r3
 801132a:	687b      	ldr	r3, [r7, #4]
 801132c:	739a      	strb	r2, [r3, #14]
  pWirelessInfo->FusMemorySizeFlash    = ((fus_memorySize & INFO_SIZE_FLASH_MASK) >> INFO_SIZE_FLASH_OFFSET);
 801132e:	697b      	ldr	r3, [r7, #20]
 8011330:	b2da      	uxtb	r2, r3
 8011332:	687b      	ldr	r3, [r7, #4]
 8011334:	73da      	strb	r2, [r3, #15]

  return (SHCI_Success);
 8011336:	2300      	movs	r3, #0
}
 8011338:	4618      	mov	r0, r3
 801133a:	372c      	adds	r7, #44	@ 0x2c
 801133c:	46bd      	mov	sp, r7
 801133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011342:	4770      	bx	lr
 8011344:	58004000 	.word	0x58004000
 8011348:	a94656b9 	.word	0xa94656b9

0801134c <shci_init>:
static void TlUserEvtReceived(TL_EvtPacket_t *shcievt);
static void TlInit( TL_CmdPacket_t * p_cmdbuffer );

/* Interface ------- ---------------------------------------------------------*/
void shci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 801134c:	b580      	push	{r7, lr}
 801134e:	b082      	sub	sp, #8
 8011350:	af00      	add	r7, sp, #0
 8011352:	6078      	str	r0, [r7, #4]
 8011354:	6039      	str	r1, [r7, #0]
  StatusNotCallBackFunction = ((SHCI_TL_HciInitConf_t *)pConf)->StatusNotCallBack;
 8011356:	683b      	ldr	r3, [r7, #0]
 8011358:	685b      	ldr	r3, [r3, #4]
 801135a:	4a08      	ldr	r2, [pc, #32]	@ (801137c <shci_init+0x30>)
 801135c:	6013      	str	r3, [r2, #0]
  shciContext.UserEvtRx = UserEvtRx;
 801135e:	4a08      	ldr	r2, [pc, #32]	@ (8011380 <shci_init+0x34>)
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	61d3      	str	r3, [r2, #28]

  shci_register_io_bus (&shciContext.io);
 8011364:	4806      	ldr	r0, [pc, #24]	@ (8011380 <shci_init+0x34>)
 8011366:	f000 f915 	bl	8011594 <shci_register_io_bus>

  TlInit((TL_CmdPacket_t *)(((SHCI_TL_HciInitConf_t *)pConf)->p_cmdbuffer));
 801136a:	683b      	ldr	r3, [r7, #0]
 801136c:	681b      	ldr	r3, [r3, #0]
 801136e:	4618      	mov	r0, r3
 8011370:	f000 f898 	bl	80114a4 <TlInit>

  return;
 8011374:	bf00      	nop
}
 8011376:	3708      	adds	r7, #8
 8011378:	46bd      	mov	sp, r7
 801137a:	bd80      	pop	{r7, pc}
 801137c:	200025d4 	.word	0x200025d4
 8011380:	200025b4 	.word	0x200025b4

08011384 <shci_user_evt_proc>:

void shci_user_evt_proc(void)
{
 8011384:	b580      	push	{r7, lr}
 8011386:	b084      	sub	sp, #16
 8011388:	af00      	add	r7, sp, #0

  /**
   * It is more secure to use LST_remove_head()/LST_insert_head() compare to LST_get_next_node()/LST_remove_node()
   * in case the user overwrite the header where the next/prev pointers are located
   */
  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 801138a:	4822      	ldr	r0, [pc, #136]	@ (8011414 <shci_user_evt_proc+0x90>)
 801138c:	f000 f926 	bl	80115dc <LST_is_empty>
 8011390:	4603      	mov	r3, r0
 8011392:	2b00      	cmp	r3, #0
 8011394:	d12b      	bne.n	80113ee <shci_user_evt_proc+0x6a>
 8011396:	4b20      	ldr	r3, [pc, #128]	@ (8011418 <shci_user_evt_proc+0x94>)
 8011398:	781b      	ldrb	r3, [r3, #0]
 801139a:	2b00      	cmp	r3, #0
 801139c:	d027      	beq.n	80113ee <shci_user_evt_proc+0x6a>
  {
    LST_remove_head ( &SHciAsynchEventQueue, (tListNode **)&phcievtbuffer );
 801139e:	f107 030c 	add.w	r3, r7, #12
 80113a2:	4619      	mov	r1, r3
 80113a4:	481b      	ldr	r0, [pc, #108]	@ (8011414 <shci_user_evt_proc+0x90>)
 80113a6:	f000 f9a8 	bl	80116fa <LST_remove_head>

    if (shciContext.UserEvtRx != NULL)
 80113aa:	4b1c      	ldr	r3, [pc, #112]	@ (801141c <shci_user_evt_proc+0x98>)
 80113ac:	69db      	ldr	r3, [r3, #28]
 80113ae:	2b00      	cmp	r3, #0
 80113b0:	d00c      	beq.n	80113cc <shci_user_evt_proc+0x48>
    {
      UserEvtRxParam.pckt = phcievtbuffer;
 80113b2:	68fb      	ldr	r3, [r7, #12]
 80113b4:	60bb      	str	r3, [r7, #8]
      UserEvtRxParam.status = SHCI_TL_UserEventFlow_Enable;
 80113b6:	2301      	movs	r3, #1
 80113b8:	713b      	strb	r3, [r7, #4]
      shciContext.UserEvtRx((void *)&UserEvtRxParam);
 80113ba:	4b18      	ldr	r3, [pc, #96]	@ (801141c <shci_user_evt_proc+0x98>)
 80113bc:	69db      	ldr	r3, [r3, #28]
 80113be:	1d3a      	adds	r2, r7, #4
 80113c0:	4610      	mov	r0, r2
 80113c2:	4798      	blx	r3
      SHCI_TL_UserEventFlow = UserEvtRxParam.status;
 80113c4:	793a      	ldrb	r2, [r7, #4]
 80113c6:	4b14      	ldr	r3, [pc, #80]	@ (8011418 <shci_user_evt_proc+0x94>)
 80113c8:	701a      	strb	r2, [r3, #0]
 80113ca:	e002      	b.n	80113d2 <shci_user_evt_proc+0x4e>
    }
    else
    {
      SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 80113cc:	4b12      	ldr	r3, [pc, #72]	@ (8011418 <shci_user_evt_proc+0x94>)
 80113ce:	2201      	movs	r2, #1
 80113d0:	701a      	strb	r2, [r3, #0]
    }

    if(SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable)
 80113d2:	4b11      	ldr	r3, [pc, #68]	@ (8011418 <shci_user_evt_proc+0x94>)
 80113d4:	781b      	ldrb	r3, [r3, #0]
 80113d6:	2b00      	cmp	r3, #0
 80113d8:	d004      	beq.n	80113e4 <shci_user_evt_proc+0x60>
    {
      TL_MM_EvtDone( phcievtbuffer );
 80113da:	68fb      	ldr	r3, [r7, #12]
 80113dc:	4618      	mov	r0, r3
 80113de:	f000 fc77 	bl	8011cd0 <TL_MM_EvtDone>
 80113e2:	e004      	b.n	80113ee <shci_user_evt_proc+0x6a>
    else
    {
      /**
       * put back the event in the queue
       */
      LST_insert_head ( &SHciAsynchEventQueue, (tListNode *)phcievtbuffer );
 80113e4:	68fb      	ldr	r3, [r7, #12]
 80113e6:	4619      	mov	r1, r3
 80113e8:	480a      	ldr	r0, [pc, #40]	@ (8011414 <shci_user_evt_proc+0x90>)
 80113ea:	f000 f919 	bl	8011620 <LST_insert_head>
    }
  }

  if((LST_is_empty(&SHciAsynchEventQueue) == FALSE) && (SHCI_TL_UserEventFlow != SHCI_TL_UserEventFlow_Disable))
 80113ee:	4809      	ldr	r0, [pc, #36]	@ (8011414 <shci_user_evt_proc+0x90>)
 80113f0:	f000 f8f4 	bl	80115dc <LST_is_empty>
 80113f4:	4603      	mov	r3, r0
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	d107      	bne.n	801140a <shci_user_evt_proc+0x86>
 80113fa:	4b07      	ldr	r3, [pc, #28]	@ (8011418 <shci_user_evt_proc+0x94>)
 80113fc:	781b      	ldrb	r3, [r3, #0]
 80113fe:	2b00      	cmp	r3, #0
 8011400:	d003      	beq.n	801140a <shci_user_evt_proc+0x86>
  {
    shci_notify_asynch_evt((void*) &SHciAsynchEventQueue);
 8011402:	4804      	ldr	r0, [pc, #16]	@ (8011414 <shci_user_evt_proc+0x90>)
 8011404:	f7f0 fa57 	bl	80018b6 <shci_notify_asynch_evt>
  }


  return;
 8011408:	bf00      	nop
 801140a:	bf00      	nop
}
 801140c:	3710      	adds	r7, #16
 801140e:	46bd      	mov	sp, r7
 8011410:	bd80      	pop	{r7, pc}
 8011412:	bf00      	nop
 8011414:	20000630 	.word	0x20000630
 8011418:	20000640 	.word	0x20000640
 801141c:	200025b4 	.word	0x200025b4

08011420 <shci_send>:

  return;
}

void shci_send( uint16_t cmd_code, uint8_t len_cmd_payload, uint8_t * p_cmd_payload, TL_EvtPacket_t * p_rsp )
{
 8011420:	b580      	push	{r7, lr}
 8011422:	b084      	sub	sp, #16
 8011424:	af00      	add	r7, sp, #0
 8011426:	60ba      	str	r2, [r7, #8]
 8011428:	607b      	str	r3, [r7, #4]
 801142a:	4603      	mov	r3, r0
 801142c:	81fb      	strh	r3, [r7, #14]
 801142e:	460b      	mov	r3, r1
 8011430:	737b      	strb	r3, [r7, #13]
  Cmd_SetStatus(SHCI_TL_CmdBusy);
 8011432:	2000      	movs	r0, #0
 8011434:	f000 f868 	bl	8011508 <Cmd_SetStatus>

  pCmdBuffer->cmdserial.cmd.cmdcode = cmd_code;
 8011438:	4b17      	ldr	r3, [pc, #92]	@ (8011498 <shci_send+0x78>)
 801143a:	681b      	ldr	r3, [r3, #0]
 801143c:	89fa      	ldrh	r2, [r7, #14]
 801143e:	f8a3 2009 	strh.w	r2, [r3, #9]
  pCmdBuffer->cmdserial.cmd.plen = len_cmd_payload;
 8011442:	4b15      	ldr	r3, [pc, #84]	@ (8011498 <shci_send+0x78>)
 8011444:	681b      	ldr	r3, [r3, #0]
 8011446:	7b7a      	ldrb	r2, [r7, #13]
 8011448:	72da      	strb	r2, [r3, #11]

  memcpy(pCmdBuffer->cmdserial.cmd.payload, p_cmd_payload, len_cmd_payload );
 801144a:	4b13      	ldr	r3, [pc, #76]	@ (8011498 <shci_send+0x78>)
 801144c:	681b      	ldr	r3, [r3, #0]
 801144e:	330c      	adds	r3, #12
 8011450:	7b7a      	ldrb	r2, [r7, #13]
 8011452:	68b9      	ldr	r1, [r7, #8]
 8011454:	4618      	mov	r0, r3
 8011456:	f002 fa74 	bl	8013942 <memcpy>
  CmdRspStatusFlag = SHCI_TL_CMD_RESP_WAIT;
 801145a:	4b10      	ldr	r3, [pc, #64]	@ (801149c <shci_send+0x7c>)
 801145c:	2201      	movs	r2, #1
 801145e:	701a      	strb	r2, [r3, #0]
  shciContext.io.Send(0,0);
 8011460:	4b0f      	ldr	r3, [pc, #60]	@ (80114a0 <shci_send+0x80>)
 8011462:	691b      	ldr	r3, [r3, #16]
 8011464:	2100      	movs	r1, #0
 8011466:	2000      	movs	r0, #0
 8011468:	4798      	blx	r3

  shci_cmd_resp_wait(SHCI_TL_DEFAULT_TIMEOUT);
 801146a:	f248 00e8 	movw	r0, #33000	@ 0x80e8
 801146e:	f7f0 fa39 	bl	80018e4 <shci_cmd_resp_wait>

  /**
   * The command complete of a system command does not have the header
   * It starts immediately with the evtserial field
   */
  memcpy( &(p_rsp->evtserial), pCmdBuffer, ((TL_EvtSerial_t*)pCmdBuffer)->evt.plen + TL_EVT_HDR_SIZE );
 8011472:	687b      	ldr	r3, [r7, #4]
 8011474:	f103 0008 	add.w	r0, r3, #8
 8011478:	4b07      	ldr	r3, [pc, #28]	@ (8011498 <shci_send+0x78>)
 801147a:	6819      	ldr	r1, [r3, #0]
 801147c:	4b06      	ldr	r3, [pc, #24]	@ (8011498 <shci_send+0x78>)
 801147e:	681b      	ldr	r3, [r3, #0]
 8011480:	789b      	ldrb	r3, [r3, #2]
 8011482:	3303      	adds	r3, #3
 8011484:	461a      	mov	r2, r3
 8011486:	f002 fa5c 	bl	8013942 <memcpy>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 801148a:	2001      	movs	r0, #1
 801148c:	f000 f83c 	bl	8011508 <Cmd_SetStatus>

  return;
 8011490:	bf00      	nop
}
 8011492:	3710      	adds	r7, #16
 8011494:	46bd      	mov	sp, r7
 8011496:	bd80      	pop	{r7, pc}
 8011498:	2000063c 	.word	0x2000063c
 801149c:	200025d8 	.word	0x200025d8
 80114a0:	200025b4 	.word	0x200025b4

080114a4 <TlInit>:

/* Private functions ---------------------------------------------------------*/
static void TlInit( TL_CmdPacket_t * p_cmdbuffer )
{
 80114a4:	b580      	push	{r7, lr}
 80114a6:	b086      	sub	sp, #24
 80114a8:	af00      	add	r7, sp, #0
 80114aa:	6078      	str	r0, [r7, #4]
  TL_SYS_InitConf_t Conf;

  pCmdBuffer = p_cmdbuffer;
 80114ac:	4a10      	ldr	r2, [pc, #64]	@ (80114f0 <TlInit+0x4c>)
 80114ae:	687b      	ldr	r3, [r7, #4]
 80114b0:	6013      	str	r3, [r2, #0]

  LST_init_head (&SHciAsynchEventQueue);
 80114b2:	4810      	ldr	r0, [pc, #64]	@ (80114f4 <TlInit+0x50>)
 80114b4:	f000 f882 	bl	80115bc <LST_init_head>

  Cmd_SetStatus(SHCI_TL_CmdAvailable);
 80114b8:	2001      	movs	r0, #1
 80114ba:	f000 f825 	bl	8011508 <Cmd_SetStatus>

  SHCI_TL_UserEventFlow = SHCI_TL_UserEventFlow_Enable;
 80114be:	4b0e      	ldr	r3, [pc, #56]	@ (80114f8 <TlInit+0x54>)
 80114c0:	2201      	movs	r2, #1
 80114c2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  if (shciContext.io.Init)
 80114c4:	4b0d      	ldr	r3, [pc, #52]	@ (80114fc <TlInit+0x58>)
 80114c6:	681b      	ldr	r3, [r3, #0]
 80114c8:	2b00      	cmp	r3, #0
 80114ca:	d00c      	beq.n	80114e6 <TlInit+0x42>
  {

    Conf.p_cmdbuffer = (uint8_t *)p_cmdbuffer;
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	617b      	str	r3, [r7, #20]
    Conf.IoBusCallBackCmdEvt = TlCmdEvtReceived;
 80114d0:	4b0b      	ldr	r3, [pc, #44]	@ (8011500 <TlInit+0x5c>)
 80114d2:	60fb      	str	r3, [r7, #12]
    Conf.IoBusCallBackUserEvt = TlUserEvtReceived;
 80114d4:	4b0b      	ldr	r3, [pc, #44]	@ (8011504 <TlInit+0x60>)
 80114d6:	613b      	str	r3, [r7, #16]
    shciContext.io.Init(&Conf);
 80114d8:	4b08      	ldr	r3, [pc, #32]	@ (80114fc <TlInit+0x58>)
 80114da:	681b      	ldr	r3, [r3, #0]
 80114dc:	f107 020c 	add.w	r2, r7, #12
 80114e0:	4610      	mov	r0, r2
 80114e2:	4798      	blx	r3
  }

  return;
 80114e4:	bf00      	nop
 80114e6:	bf00      	nop
}
 80114e8:	3718      	adds	r7, #24
 80114ea:	46bd      	mov	sp, r7
 80114ec:	bd80      	pop	{r7, pc}
 80114ee:	bf00      	nop
 80114f0:	2000063c 	.word	0x2000063c
 80114f4:	20000630 	.word	0x20000630
 80114f8:	20000640 	.word	0x20000640
 80114fc:	200025b4 	.word	0x200025b4
 8011500:	08011559 	.word	0x08011559
 8011504:	08011571 	.word	0x08011571

08011508 <Cmd_SetStatus>:

static void Cmd_SetStatus(SHCI_TL_CmdStatus_t shcicmdstatus)
{
 8011508:	b580      	push	{r7, lr}
 801150a:	b082      	sub	sp, #8
 801150c:	af00      	add	r7, sp, #0
 801150e:	4603      	mov	r3, r0
 8011510:	71fb      	strb	r3, [r7, #7]
  if(shcicmdstatus == SHCI_TL_CmdBusy)
 8011512:	79fb      	ldrb	r3, [r7, #7]
 8011514:	2b00      	cmp	r3, #0
 8011516:	d10b      	bne.n	8011530 <Cmd_SetStatus+0x28>
  {
    if(StatusNotCallBackFunction != 0)
 8011518:	4b0d      	ldr	r3, [pc, #52]	@ (8011550 <Cmd_SetStatus+0x48>)
 801151a:	681b      	ldr	r3, [r3, #0]
 801151c:	2b00      	cmp	r3, #0
 801151e:	d003      	beq.n	8011528 <Cmd_SetStatus+0x20>
    {
      StatusNotCallBackFunction( SHCI_TL_CmdBusy );
 8011520:	4b0b      	ldr	r3, [pc, #44]	@ (8011550 <Cmd_SetStatus+0x48>)
 8011522:	681b      	ldr	r3, [r3, #0]
 8011524:	2000      	movs	r0, #0
 8011526:	4798      	blx	r3
    }
    SHCICmdStatus = SHCI_TL_CmdBusy;
 8011528:	4b0a      	ldr	r3, [pc, #40]	@ (8011554 <Cmd_SetStatus+0x4c>)
 801152a:	2200      	movs	r2, #0
 801152c:	701a      	strb	r2, [r3, #0]
    {
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
    }
  }

  return;
 801152e:	e00b      	b.n	8011548 <Cmd_SetStatus+0x40>
    SHCICmdStatus = SHCI_TL_CmdAvailable;
 8011530:	4b08      	ldr	r3, [pc, #32]	@ (8011554 <Cmd_SetStatus+0x4c>)
 8011532:	2201      	movs	r2, #1
 8011534:	701a      	strb	r2, [r3, #0]
    if(StatusNotCallBackFunction != 0)
 8011536:	4b06      	ldr	r3, [pc, #24]	@ (8011550 <Cmd_SetStatus+0x48>)
 8011538:	681b      	ldr	r3, [r3, #0]
 801153a:	2b00      	cmp	r3, #0
 801153c:	d004      	beq.n	8011548 <Cmd_SetStatus+0x40>
      StatusNotCallBackFunction( SHCI_TL_CmdAvailable );
 801153e:	4b04      	ldr	r3, [pc, #16]	@ (8011550 <Cmd_SetStatus+0x48>)
 8011540:	681b      	ldr	r3, [r3, #0]
 8011542:	2001      	movs	r0, #1
 8011544:	4798      	blx	r3
  return;
 8011546:	bf00      	nop
 8011548:	bf00      	nop
}
 801154a:	3708      	adds	r7, #8
 801154c:	46bd      	mov	sp, r7
 801154e:	bd80      	pop	{r7, pc}
 8011550:	200025d4 	.word	0x200025d4
 8011554:	20000638 	.word	0x20000638

08011558 <TlCmdEvtReceived>:

static void TlCmdEvtReceived(TL_EvtPacket_t *shcievt)
{
 8011558:	b580      	push	{r7, lr}
 801155a:	b082      	sub	sp, #8
 801155c:	af00      	add	r7, sp, #0
 801155e:	6078      	str	r0, [r7, #4]
  (void)(shcievt);
  shci_cmd_resp_release(0); /**< Notify the application the Cmd response has been received */
 8011560:	2000      	movs	r0, #0
 8011562:	f7f0 f9b4 	bl	80018ce <shci_cmd_resp_release>

  return;
 8011566:	bf00      	nop
}
 8011568:	3708      	adds	r7, #8
 801156a:	46bd      	mov	sp, r7
 801156c:	bd80      	pop	{r7, pc}
	...

08011570 <TlUserEvtReceived>:

static void TlUserEvtReceived(TL_EvtPacket_t *shcievt)
{
 8011570:	b580      	push	{r7, lr}
 8011572:	b082      	sub	sp, #8
 8011574:	af00      	add	r7, sp, #0
 8011576:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&SHciAsynchEventQueue, (tListNode *)shcievt);
 8011578:	6879      	ldr	r1, [r7, #4]
 801157a:	4805      	ldr	r0, [pc, #20]	@ (8011590 <TlUserEvtReceived+0x20>)
 801157c:	f000 f876 	bl	801166c <LST_insert_tail>
  shci_notify_asynch_evt((void*) &SHciAsynchEventQueue); /**< Notify the application a full HCI event has been received */
 8011580:	4803      	ldr	r0, [pc, #12]	@ (8011590 <TlUserEvtReceived+0x20>)
 8011582:	f7f0 f998 	bl	80018b6 <shci_notify_asynch_evt>

  return;
 8011586:	bf00      	nop
}
 8011588:	3708      	adds	r7, #8
 801158a:	46bd      	mov	sp, r7
 801158c:	bd80      	pop	{r7, pc}
 801158e:	bf00      	nop
 8011590:	20000630 	.word	0x20000630

08011594 <shci_register_io_bus>:
#include "shci_tl.h"
#include "tl.h"


void shci_register_io_bus(tSHciIO* fops)
{
 8011594:	b480      	push	{r7}
 8011596:	b083      	sub	sp, #12
 8011598:	af00      	add	r7, sp, #0
 801159a:	6078      	str	r0, [r7, #4]
  /* Register IO bus services */
  fops->Init    = TL_SYS_Init;
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	4a05      	ldr	r2, [pc, #20]	@ (80115b4 <shci_register_io_bus+0x20>)
 80115a0:	601a      	str	r2, [r3, #0]
  fops->Send    = TL_SYS_SendCmd;
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	4a04      	ldr	r2, [pc, #16]	@ (80115b8 <shci_register_io_bus+0x24>)
 80115a6:	611a      	str	r2, [r3, #16]

  return;
 80115a8:	bf00      	nop
}
 80115aa:	370c      	adds	r7, #12
 80115ac:	46bd      	mov	sp, r7
 80115ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115b2:	4770      	bx	lr
 80115b4:	08011b5d 	.word	0x08011b5d
 80115b8:	08011bb1 	.word	0x08011bb1

080115bc <LST_init_head>:

/******************************************************************************
 * Function Definitions 
 ******************************************************************************/
void LST_init_head (tListNode * listHead)
{
 80115bc:	b480      	push	{r7}
 80115be:	b083      	sub	sp, #12
 80115c0:	af00      	add	r7, sp, #0
 80115c2:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 80115c4:	687b      	ldr	r3, [r7, #4]
 80115c6:	687a      	ldr	r2, [r7, #4]
 80115c8:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;
 80115ca:	687b      	ldr	r3, [r7, #4]
 80115cc:	687a      	ldr	r2, [r7, #4]
 80115ce:	605a      	str	r2, [r3, #4]
}
 80115d0:	bf00      	nop
 80115d2:	370c      	adds	r7, #12
 80115d4:	46bd      	mov	sp, r7
 80115d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115da:	4770      	bx	lr

080115dc <LST_is_empty>:

uint8_t LST_is_empty (tListNode * listHead)
{
 80115dc:	b480      	push	{r7}
 80115de:	b087      	sub	sp, #28
 80115e0:	af00      	add	r7, sp, #0
 80115e2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80115e4:	f3ef 8310 	mrs	r3, PRIMASK
 80115e8:	60fb      	str	r3, [r7, #12]
  return(result);
 80115ea:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;
  uint8_t return_value;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80115ec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80115ee:	b672      	cpsid	i
}
 80115f0:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  if(listHead->next == listHead)
 80115f2:	687b      	ldr	r3, [r7, #4]
 80115f4:	681b      	ldr	r3, [r3, #0]
 80115f6:	687a      	ldr	r2, [r7, #4]
 80115f8:	429a      	cmp	r2, r3
 80115fa:	d102      	bne.n	8011602 <LST_is_empty+0x26>
  {
    return_value = TRUE;
 80115fc:	2301      	movs	r3, #1
 80115fe:	75fb      	strb	r3, [r7, #23]
 8011600:	e001      	b.n	8011606 <LST_is_empty+0x2a>
  }
  else
  {
    return_value = FALSE;
 8011602:	2300      	movs	r3, #0
 8011604:	75fb      	strb	r3, [r7, #23]
 8011606:	693b      	ldr	r3, [r7, #16]
 8011608:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801160a:	68bb      	ldr	r3, [r7, #8]
 801160c:	f383 8810 	msr	PRIMASK, r3
}
 8011610:	bf00      	nop
  }
  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/

  return return_value;
 8011612:	7dfb      	ldrb	r3, [r7, #23]
}
 8011614:	4618      	mov	r0, r3
 8011616:	371c      	adds	r7, #28
 8011618:	46bd      	mov	sp, r7
 801161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801161e:	4770      	bx	lr

08011620 <LST_insert_head>:

void LST_insert_head (tListNode * listHead, tListNode * node)
{
 8011620:	b480      	push	{r7}
 8011622:	b087      	sub	sp, #28
 8011624:	af00      	add	r7, sp, #0
 8011626:	6078      	str	r0, [r7, #4]
 8011628:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801162a:	f3ef 8310 	mrs	r3, PRIMASK
 801162e:	60fb      	str	r3, [r7, #12]
  return(result);
 8011630:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8011632:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8011634:	b672      	cpsid	i
}
 8011636:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead->next;
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	681a      	ldr	r2, [r3, #0]
 801163c:	683b      	ldr	r3, [r7, #0]
 801163e:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8011640:	683b      	ldr	r3, [r7, #0]
 8011642:	687a      	ldr	r2, [r7, #4]
 8011644:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8011646:	687b      	ldr	r3, [r7, #4]
 8011648:	683a      	ldr	r2, [r7, #0]
 801164a:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 801164c:	683b      	ldr	r3, [r7, #0]
 801164e:	681b      	ldr	r3, [r3, #0]
 8011650:	683a      	ldr	r2, [r7, #0]
 8011652:	605a      	str	r2, [r3, #4]
 8011654:	697b      	ldr	r3, [r7, #20]
 8011656:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011658:	693b      	ldr	r3, [r7, #16]
 801165a:	f383 8810 	msr	PRIMASK, r3
}
 801165e:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8011660:	bf00      	nop
 8011662:	371c      	adds	r7, #28
 8011664:	46bd      	mov	sp, r7
 8011666:	f85d 7b04 	ldr.w	r7, [sp], #4
 801166a:	4770      	bx	lr

0801166c <LST_insert_tail>:


void LST_insert_tail (tListNode * listHead, tListNode * node)
{
 801166c:	b480      	push	{r7}
 801166e:	b087      	sub	sp, #28
 8011670:	af00      	add	r7, sp, #0
 8011672:	6078      	str	r0, [r7, #4]
 8011674:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011676:	f3ef 8310 	mrs	r3, PRIMASK
 801167a:	60fb      	str	r3, [r7, #12]
  return(result);
 801167c:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801167e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8011680:	b672      	cpsid	i
}
 8011682:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  node->next = listHead;
 8011684:	683b      	ldr	r3, [r7, #0]
 8011686:	687a      	ldr	r2, [r7, #4]
 8011688:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 801168a:	687b      	ldr	r3, [r7, #4]
 801168c:	685a      	ldr	r2, [r3, #4]
 801168e:	683b      	ldr	r3, [r7, #0]
 8011690:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	683a      	ldr	r2, [r7, #0]
 8011696:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8011698:	683b      	ldr	r3, [r7, #0]
 801169a:	685b      	ldr	r3, [r3, #4]
 801169c:	683a      	ldr	r2, [r7, #0]
 801169e:	601a      	str	r2, [r3, #0]
 80116a0:	697b      	ldr	r3, [r7, #20]
 80116a2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80116a4:	693b      	ldr	r3, [r7, #16]
 80116a6:	f383 8810 	msr	PRIMASK, r3
}
 80116aa:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80116ac:	bf00      	nop
 80116ae:	371c      	adds	r7, #28
 80116b0:	46bd      	mov	sp, r7
 80116b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116b6:	4770      	bx	lr

080116b8 <LST_remove_node>:


void LST_remove_node (tListNode * node)
{
 80116b8:	b480      	push	{r7}
 80116ba:	b087      	sub	sp, #28
 80116bc:	af00      	add	r7, sp, #0
 80116be:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80116c0:	f3ef 8310 	mrs	r3, PRIMASK
 80116c4:	60fb      	str	r3, [r7, #12]
  return(result);
 80116c6:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80116c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80116ca:	b672      	cpsid	i
}
 80116cc:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  (node->prev)->next = node->next;
 80116ce:	687b      	ldr	r3, [r7, #4]
 80116d0:	685b      	ldr	r3, [r3, #4]
 80116d2:	687a      	ldr	r2, [r7, #4]
 80116d4:	6812      	ldr	r2, [r2, #0]
 80116d6:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 80116d8:	687b      	ldr	r3, [r7, #4]
 80116da:	681b      	ldr	r3, [r3, #0]
 80116dc:	687a      	ldr	r2, [r7, #4]
 80116de:	6852      	ldr	r2, [r2, #4]
 80116e0:	605a      	str	r2, [r3, #4]
 80116e2:	697b      	ldr	r3, [r7, #20]
 80116e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80116e6:	693b      	ldr	r3, [r7, #16]
 80116e8:	f383 8810 	msr	PRIMASK, r3
}
 80116ec:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 80116ee:	bf00      	nop
 80116f0:	371c      	adds	r7, #28
 80116f2:	46bd      	mov	sp, r7
 80116f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116f8:	4770      	bx	lr

080116fa <LST_remove_head>:


void LST_remove_head (tListNode * listHead, tListNode ** node )
{
 80116fa:	b580      	push	{r7, lr}
 80116fc:	b086      	sub	sp, #24
 80116fe:	af00      	add	r7, sp, #0
 8011700:	6078      	str	r0, [r7, #4]
 8011702:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8011704:	f3ef 8310 	mrs	r3, PRIMASK
 8011708:	60fb      	str	r3, [r7, #12]
  return(result);
 801170a:	68fb      	ldr	r3, [r7, #12]
  uint32_t primask_bit;

  primask_bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 801170c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801170e:	b672      	cpsid	i
}
 8011710:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  *node = listHead->next;
 8011712:	687b      	ldr	r3, [r7, #4]
 8011714:	681a      	ldr	r2, [r3, #0]
 8011716:	683b      	ldr	r3, [r7, #0]
 8011718:	601a      	str	r2, [r3, #0]
  LST_remove_node (listHead->next);
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	681b      	ldr	r3, [r3, #0]
 801171e:	4618      	mov	r0, r3
 8011720:	f7ff ffca 	bl	80116b8 <LST_remove_node>
 8011724:	697b      	ldr	r3, [r7, #20]
 8011726:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8011728:	693b      	ldr	r3, [r7, #16]
 801172a:	f383 8810 	msr	PRIMASK, r3
}
 801172e:	bf00      	nop

  __set_PRIMASK(primask_bit);     /**< Restore PRIMASK bit*/
}
 8011730:	bf00      	nop
 8011732:	3718      	adds	r7, #24
 8011734:	46bd      	mov	sp, r7
 8011736:	bd80      	pop	{r7, pc}

08011738 <CircularQueue_Init>:
  * @param  queueSize:  Size of Queue Buffer
  * @param  elementSize: Size of an element in the queue. if =0, the queue will manage variable sizze elements
  * @retval   always 0
  */
int CircularQueue_Init(queue_t *q, uint8_t* queueBuffer, uint32_t queueSize, uint16_t elementSize, uint8_t optionFlags)
{
 8011738:	b480      	push	{r7}
 801173a:	b085      	sub	sp, #20
 801173c:	af00      	add	r7, sp, #0
 801173e:	60f8      	str	r0, [r7, #12]
 8011740:	60b9      	str	r1, [r7, #8]
 8011742:	607a      	str	r2, [r7, #4]
 8011744:	807b      	strh	r3, [r7, #2]
  q->qBuff = queueBuffer;
 8011746:	68fb      	ldr	r3, [r7, #12]
 8011748:	68ba      	ldr	r2, [r7, #8]
 801174a:	601a      	str	r2, [r3, #0]
  q->first = 0;
 801174c:	68fb      	ldr	r3, [r7, #12]
 801174e:	2200      	movs	r2, #0
 8011750:	60da      	str	r2, [r3, #12]
  q->last = 0; /* queueSize-1; */
 8011752:	68fb      	ldr	r3, [r7, #12]
 8011754:	2200      	movs	r2, #0
 8011756:	611a      	str	r2, [r3, #16]
  q->byteCount = 0;
 8011758:	68fb      	ldr	r3, [r7, #12]
 801175a:	2200      	movs	r2, #0
 801175c:	615a      	str	r2, [r3, #20]
  q->elementCount = 0;
 801175e:	68fb      	ldr	r3, [r7, #12]
 8011760:	2200      	movs	r2, #0
 8011762:	619a      	str	r2, [r3, #24]
  q->queueMaxSize = queueSize;
 8011764:	68fb      	ldr	r3, [r7, #12]
 8011766:	687a      	ldr	r2, [r7, #4]
 8011768:	605a      	str	r2, [r3, #4]
  q->elementSize = elementSize;
 801176a:	68fb      	ldr	r3, [r7, #12]
 801176c:	887a      	ldrh	r2, [r7, #2]
 801176e:	811a      	strh	r2, [r3, #8]
  q->optionFlags = optionFlags;
 8011770:	68fb      	ldr	r3, [r7, #12]
 8011772:	7e3a      	ldrb	r2, [r7, #24]
 8011774:	771a      	strb	r2, [r3, #28]

   if ((optionFlags & CIRCULAR_QUEUE_SPLIT_IF_WRAPPING_FLAG) && q-> elementSize)
 8011776:	7e3b      	ldrb	r3, [r7, #24]
 8011778:	f003 0302 	and.w	r3, r3, #2
 801177c:	2b00      	cmp	r3, #0
 801177e:	d006      	beq.n	801178e <CircularQueue_Init+0x56>
 8011780:	68fb      	ldr	r3, [r7, #12]
 8011782:	891b      	ldrh	r3, [r3, #8]
 8011784:	2b00      	cmp	r3, #0
 8011786:	d002      	beq.n	801178e <CircularQueue_Init+0x56>
   {
    /* can not deal with splitting at the end of buffer with fixed size element */
    return -1;
 8011788:	f04f 33ff 	mov.w	r3, #4294967295
 801178c:	e000      	b.n	8011790 <CircularQueue_Init+0x58>
  }
  return 0;
 801178e:	2300      	movs	r3, #0
}
 8011790:	4618      	mov	r0, r3
 8011792:	3714      	adds	r7, #20
 8011794:	46bd      	mov	sp, r7
 8011796:	f85d 7b04 	ldr.w	r7, [sp], #4
 801179a:	4770      	bx	lr

0801179c <BAS_Init>:
/* Private functions ----------------------------------------------------------*/
/* Weak functions ----------------------------------------------------------*/
void BVOPUS_STM_Init(void);

__WEAK void BAS_Init( void )
{
 801179c:	b480      	push	{r7}
 801179e:	af00      	add	r7, sp, #0
  return;
 80117a0:	bf00      	nop
}
 80117a2:	46bd      	mov	sp, r7
 80117a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117a8:	4770      	bx	lr

080117aa <BLS_Init>:

__WEAK void BLS_Init( void )
{
 80117aa:	b480      	push	{r7}
 80117ac:	af00      	add	r7, sp, #0
  return;
 80117ae:	bf00      	nop
}
 80117b0:	46bd      	mov	sp, r7
 80117b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117b6:	4770      	bx	lr

080117b8 <CRS_STM_Init>:
__WEAK void CRS_STM_Init( void )
{
 80117b8:	b480      	push	{r7}
 80117ba:	af00      	add	r7, sp, #0
  return;
 80117bc:	bf00      	nop
}
 80117be:	46bd      	mov	sp, r7
 80117c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117c4:	4770      	bx	lr

080117c6 <EDS_STM_Init>:
__WEAK void DIS_Init( void )
{
  return;
}
__WEAK void EDS_STM_Init( void )
{
 80117c6:	b480      	push	{r7}
 80117c8:	af00      	add	r7, sp, #0
  return;
 80117ca:	bf00      	nop
}
 80117cc:	46bd      	mov	sp, r7
 80117ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117d2:	4770      	bx	lr

080117d4 <HIDS_Init>:
__WEAK void HIDS_Init( void )
{
 80117d4:	b480      	push	{r7}
 80117d6:	af00      	add	r7, sp, #0
  return;
 80117d8:	bf00      	nop
}
 80117da:	46bd      	mov	sp, r7
 80117dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117e0:	4770      	bx	lr

080117e2 <HTS_Init>:
__WEAK void HRS_Init( void )
{
  return;
}
__WEAK void HTS_Init( void )
{
 80117e2:	b480      	push	{r7}
 80117e4:	af00      	add	r7, sp, #0
  return;
 80117e6:	bf00      	nop
}
 80117e8:	46bd      	mov	sp, r7
 80117ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117ee:	4770      	bx	lr

080117f0 <IAS_Init>:
__WEAK void IAS_Init( void )
{
 80117f0:	b480      	push	{r7}
 80117f2:	af00      	add	r7, sp, #0
  return;
 80117f4:	bf00      	nop
}
 80117f6:	46bd      	mov	sp, r7
 80117f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117fc:	4770      	bx	lr

080117fe <LLS_Init>:
__WEAK void LLS_Init( void )
{
 80117fe:	b480      	push	{r7}
 8011800:	af00      	add	r7, sp, #0
  return;
 8011802:	bf00      	nop
}
 8011804:	46bd      	mov	sp, r7
 8011806:	f85d 7b04 	ldr.w	r7, [sp], #4
 801180a:	4770      	bx	lr

0801180c <TPS_Init>:
__WEAK void TPS_Init( void )
{
 801180c:	b480      	push	{r7}
 801180e:	af00      	add	r7, sp, #0
  return;
 8011810:	bf00      	nop
}
 8011812:	46bd      	mov	sp, r7
 8011814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011818:	4770      	bx	lr

0801181a <MOTENV_STM_Init>:
__WEAK void MOTENV_STM_Init( void )
{
 801181a:	b480      	push	{r7}
 801181c:	af00      	add	r7, sp, #0
  return;
 801181e:	bf00      	nop
}
 8011820:	46bd      	mov	sp, r7
 8011822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011826:	4770      	bx	lr

08011828 <P2PS_STM_Init>:
__WEAK void P2PS_STM_Init( void )
{
 8011828:	b480      	push	{r7}
 801182a:	af00      	add	r7, sp, #0
  return;
 801182c:	bf00      	nop
}
 801182e:	46bd      	mov	sp, r7
 8011830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011834:	4770      	bx	lr

08011836 <ZDD_STM_Init>:
__WEAK void ZDD_STM_Init( void )
{
 8011836:	b480      	push	{r7}
 8011838:	af00      	add	r7, sp, #0
  return;
 801183a:	bf00      	nop
}
 801183c:	46bd      	mov	sp, r7
 801183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011842:	4770      	bx	lr

08011844 <OTAS_STM_Init>:
__WEAK void OTAS_STM_Init( void )
{
 8011844:	b480      	push	{r7}
 8011846:	af00      	add	r7, sp, #0
  return;
 8011848:	bf00      	nop
}
 801184a:	46bd      	mov	sp, r7
 801184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011850:	4770      	bx	lr

08011852 <MESH_Init>:
__WEAK void MESH_Init( void )
{
 8011852:	b480      	push	{r7}
 8011854:	af00      	add	r7, sp, #0
  return;
 8011856:	bf00      	nop
}
 8011858:	46bd      	mov	sp, r7
 801185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801185e:	4770      	bx	lr

08011860 <BVOPUS_STM_Init>:
__WEAK void BVOPUS_STM_Init( void )
{
 8011860:	b480      	push	{r7}
 8011862:	af00      	add	r7, sp, #0
  return;
 8011864:	bf00      	nop
}
 8011866:	46bd      	mov	sp, r7
 8011868:	f85d 7b04 	ldr.w	r7, [sp], #4
 801186c:	4770      	bx	lr

0801186e <SVCCTL_InitCustomSvc>:
__WEAK void SVCCTL_InitCustomSvc( void )
{
 801186e:	b480      	push	{r7}
 8011870:	af00      	add	r7, sp, #0
  return;
 8011872:	bf00      	nop
}
 8011874:	46bd      	mov	sp, r7
 8011876:	f85d 7b04 	ldr.w	r7, [sp], #4
 801187a:	4770      	bx	lr

0801187c <SVCCTL_Init>:

/* Functions Definition ------------------------------------------------------*/

void SVCCTL_Init( void )
{
 801187c:	b580      	push	{r7, lr}
 801187e:	af00      	add	r7, sp, #0
 
  /**
   * Initialize the number of registered Handler
   */
  SVCCTL_EvtHandler.NbreOfRegisteredHandler = 0;
 8011880:	4b04      	ldr	r3, [pc, #16]	@ (8011894 <SVCCTL_Init+0x18>)
 8011882:	2200      	movs	r2, #0
 8011884:	771a      	strb	r2, [r3, #28]
  SVCCTL_CltHandler.NbreOfRegisteredHandler = 0;
 8011886:	4b04      	ldr	r3, [pc, #16]	@ (8011898 <SVCCTL_Init+0x1c>)
 8011888:	2200      	movs	r2, #0
 801188a:	701a      	strb	r2, [r3, #0]

  /**
   * Add and Initialize requested services
   */
  SVCCTL_SvcInit();
 801188c:	f000 f806 	bl	801189c <SVCCTL_SvcInit>

  return;
 8011890:	bf00      	nop
}
 8011892:	bd80      	pop	{r7, pc}
 8011894:	2000060c 	.word	0x2000060c
 8011898:	2000062c 	.word	0x2000062c

0801189c <SVCCTL_SvcInit>:

__WEAK void SVCCTL_SvcInit(void)
{
 801189c:	b580      	push	{r7, lr}
 801189e:	af00      	add	r7, sp, #0
  BAS_Init();
 80118a0:	f7ff ff7c 	bl	801179c <BAS_Init>

  BLS_Init();
 80118a4:	f7ff ff81 	bl	80117aa <BLS_Init>

  CRS_STM_Init();
 80118a8:	f7ff ff86 	bl	80117b8 <CRS_STM_Init>

  DIS_Init();
 80118ac:	f7ff f82a 	bl	8010904 <DIS_Init>

  EDS_STM_Init();
 80118b0:	f7ff ff89 	bl	80117c6 <EDS_STM_Init>

  HIDS_Init();
 80118b4:	f7ff ff8e 	bl	80117d4 <HIDS_Init>

  HRS_Init();
 80118b8:	f7ff fb00 	bl	8010ebc <HRS_Init>

  HTS_Init();
 80118bc:	f7ff ff91 	bl	80117e2 <HTS_Init>

  IAS_Init();
 80118c0:	f7ff ff96 	bl	80117f0 <IAS_Init>

  LLS_Init();
 80118c4:	f7ff ff9b 	bl	80117fe <LLS_Init>

  TPS_Init();
 80118c8:	f7ff ffa0 	bl	801180c <TPS_Init>

  MOTENV_STM_Init();
 80118cc:	f7ff ffa5 	bl	801181a <MOTENV_STM_Init>

  P2PS_STM_Init();
 80118d0:	f7ff ffaa 	bl	8011828 <P2PS_STM_Init>

  ZDD_STM_Init();
 80118d4:	f7ff ffaf 	bl	8011836 <ZDD_STM_Init>

  OTAS_STM_Init();
 80118d8:	f7ff ffb4 	bl	8011844 <OTAS_STM_Init>
  
  BVOPUS_STM_Init();
 80118dc:	f7ff ffc0 	bl	8011860 <BVOPUS_STM_Init>

  MESH_Init();
 80118e0:	f7ff ffb7 	bl	8011852 <MESH_Init>

  SVCCTL_InitCustomSvc();
 80118e4:	f7ff ffc3 	bl	801186e <SVCCTL_InitCustomSvc>
  
  return;
 80118e8:	bf00      	nop
}
 80118ea:	bd80      	pop	{r7, pc}

080118ec <SVCCTL_RegisterSvcHandler>:
 * @brief  BLE Controller initialization
 * @param  None
 * @retval None
 */
void SVCCTL_RegisterSvcHandler( SVC_CTL_p_EvtHandler_t pfBLE_SVC_Service_Event_Handler )
{
 80118ec:	b480      	push	{r7}
 80118ee:	b083      	sub	sp, #12
 80118f0:	af00      	add	r7, sp, #0
 80118f2:	6078      	str	r0, [r7, #4]
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
  SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[SVCCTL_EvtHandler.NbreOfRegisteredHandler] = pfBLE_SVC_Service_Event_Handler;
 80118f4:	4b09      	ldr	r3, [pc, #36]	@ (801191c <SVCCTL_RegisterSvcHandler+0x30>)
 80118f6:	7f1b      	ldrb	r3, [r3, #28]
 80118f8:	4619      	mov	r1, r3
 80118fa:	4a08      	ldr	r2, [pc, #32]	@ (801191c <SVCCTL_RegisterSvcHandler+0x30>)
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  SVCCTL_EvtHandler.NbreOfRegisteredHandler++;
 8011902:	4b06      	ldr	r3, [pc, #24]	@ (801191c <SVCCTL_RegisterSvcHandler+0x30>)
 8011904:	7f1b      	ldrb	r3, [r3, #28]
 8011906:	3301      	adds	r3, #1
 8011908:	b2da      	uxtb	r2, r3
 801190a:	4b04      	ldr	r3, [pc, #16]	@ (801191c <SVCCTL_RegisterSvcHandler+0x30>)
 801190c:	771a      	strb	r2, [r3, #28]
#else
  (void)(pfBLE_SVC_Service_Event_Handler);
#endif

  return;
 801190e:	bf00      	nop
}
 8011910:	370c      	adds	r7, #12
 8011912:	46bd      	mov	sp, r7
 8011914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011918:	4770      	bx	lr
 801191a:	bf00      	nop
 801191c:	2000060c 	.word	0x2000060c

08011920 <SVCCTL_UserEvtRx>:

  return;
}

__WEAK SVCCTL_UserEvtFlowStatus_t SVCCTL_UserEvtRx( void *pckt )
{
 8011920:	b580      	push	{r7, lr}
 8011922:	b086      	sub	sp, #24
 8011924:	af00      	add	r7, sp, #0
 8011926:	6078      	str	r0, [r7, #4]
  evt_blecore_aci *blecore_evt;
  SVCCTL_EvtAckStatus_t event_notification_status;
  SVCCTL_UserEvtFlowStatus_t return_status;
  uint8_t index;

  event_pckt = (hci_event_pckt*) ((hci_uart_pckt *) pckt)->data;
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	3301      	adds	r3, #1
 801192c:	613b      	str	r3, [r7, #16]
  event_notification_status = SVCCTL_EvtNotAck;
 801192e:	2300      	movs	r3, #0
 8011930:	75fb      	strb	r3, [r7, #23]

  switch (event_pckt->evt)
 8011932:	693b      	ldr	r3, [r7, #16]
 8011934:	781b      	ldrb	r3, [r3, #0]
 8011936:	2bff      	cmp	r3, #255	@ 0xff
 8011938:	d125      	bne.n	8011986 <SVCCTL_UserEvtRx+0x66>
  {
    case HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE:
    {
      blecore_evt = (evt_blecore_aci*) event_pckt->data;
 801193a:	693b      	ldr	r3, [r7, #16]
 801193c:	3302      	adds	r3, #2
 801193e:	60fb      	str	r3, [r7, #12]

      switch ((blecore_evt->ecode) & SVCCTL_EGID_EVT_MASK)
 8011940:	68fb      	ldr	r3, [r7, #12]
 8011942:	881b      	ldrh	r3, [r3, #0]
 8011944:	b29b      	uxth	r3, r3
 8011946:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 801194a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 801194e:	d118      	bne.n	8011982 <SVCCTL_UserEvtRx+0x62>
      {
        case SVCCTL_GATT_EVT_TYPE:
#if (BLE_CFG_SVC_MAX_NBR_CB > 0)
          /* For Service event handler */
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 8011950:	2300      	movs	r3, #0
 8011952:	757b      	strb	r3, [r7, #21]
 8011954:	e00d      	b.n	8011972 <SVCCTL_UserEvtRx+0x52>
          {
            event_notification_status = SVCCTL_EvtHandler.SVCCTL__SvcHandlerTab[index](pckt);
 8011956:	7d7b      	ldrb	r3, [r7, #21]
 8011958:	4a1a      	ldr	r2, [pc, #104]	@ (80119c4 <SVCCTL_UserEvtRx+0xa4>)
 801195a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801195e:	6878      	ldr	r0, [r7, #4]
 8011960:	4798      	blx	r3
 8011962:	4603      	mov	r3, r0
 8011964:	75fb      	strb	r3, [r7, #23]
            /**
             * When a GATT event has been acknowledged by a Service, there is no need to call the other registered handlers
             * a GATT event is relevant for only one Service
             */
            if (event_notification_status != SVCCTL_EvtNotAck)
 8011966:	7dfb      	ldrb	r3, [r7, #23]
 8011968:	2b00      	cmp	r3, #0
 801196a:	d108      	bne.n	801197e <SVCCTL_UserEvtRx+0x5e>
          for (index = 0; index < SVCCTL_EvtHandler.NbreOfRegisteredHandler; index++)
 801196c:	7d7b      	ldrb	r3, [r7, #21]
 801196e:	3301      	adds	r3, #1
 8011970:	757b      	strb	r3, [r7, #21]
 8011972:	4b14      	ldr	r3, [pc, #80]	@ (80119c4 <SVCCTL_UserEvtRx+0xa4>)
 8011974:	7f1b      	ldrb	r3, [r3, #28]
 8011976:	7d7a      	ldrb	r2, [r7, #21]
 8011978:	429a      	cmp	r2, r3
 801197a:	d3ec      	bcc.n	8011956 <SVCCTL_UserEvtRx+0x36>
               */
              break;
            }
          }
#endif
          break;
 801197c:	e002      	b.n	8011984 <SVCCTL_UserEvtRx+0x64>
              break;
 801197e:	bf00      	nop
          break;
 8011980:	e000      	b.n	8011984 <SVCCTL_UserEvtRx+0x64>

        default:
          break;
 8011982:	bf00      	nop
      }
    }
      break; /* HCI_HCI_VENDOR_SPECIFIC_DEBUG_EVT_CODE_SPECIFIC */
 8011984:	e000      	b.n	8011988 <SVCCTL_UserEvtRx+0x68>

    default:
      break;
 8011986:	bf00      	nop

  /**
   * When no registered handlers (either Service or Client) has acknowledged the GATT event, it is reported to the application
   * a GAP event is always reported to the application.
   */
  switch (event_notification_status)
 8011988:	7dfb      	ldrb	r3, [r7, #23]
 801198a:	2b02      	cmp	r3, #2
 801198c:	d00f      	beq.n	80119ae <SVCCTL_UserEvtRx+0x8e>
 801198e:	2b02      	cmp	r3, #2
 8011990:	dc10      	bgt.n	80119b4 <SVCCTL_UserEvtRx+0x94>
 8011992:	2b00      	cmp	r3, #0
 8011994:	d002      	beq.n	801199c <SVCCTL_UserEvtRx+0x7c>
 8011996:	2b01      	cmp	r3, #1
 8011998:	d006      	beq.n	80119a8 <SVCCTL_UserEvtRx+0x88>
 801199a:	e00b      	b.n	80119b4 <SVCCTL_UserEvtRx+0x94>
    case SVCCTL_EvtNotAck:
      /**
       *  The event has NOT been managed.
       *  It shall be passed to the application for processing
       */
      return_status = SVCCTL_App_Notification(pckt);
 801199c:	6878      	ldr	r0, [r7, #4]
 801199e:	f7f2 f835 	bl	8003a0c <SVCCTL_App_Notification>
 80119a2:	4603      	mov	r3, r0
 80119a4:	75bb      	strb	r3, [r7, #22]
      break;
 80119a6:	e008      	b.n	80119ba <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowEnable:
      return_status = SVCCTL_UserEvtFlowEnable;
 80119a8:	2301      	movs	r3, #1
 80119aa:	75bb      	strb	r3, [r7, #22]
      break;
 80119ac:	e005      	b.n	80119ba <SVCCTL_UserEvtRx+0x9a>

    case SVCCTL_EvtAckFlowDisable:
      return_status = SVCCTL_UserEvtFlowDisable;
 80119ae:	2300      	movs	r3, #0
 80119b0:	75bb      	strb	r3, [r7, #22]
      break;
 80119b2:	e002      	b.n	80119ba <SVCCTL_UserEvtRx+0x9a>

    default:
      return_status = SVCCTL_UserEvtFlowEnable;
 80119b4:	2301      	movs	r3, #1
 80119b6:	75bb      	strb	r3, [r7, #22]
      break;
 80119b8:	bf00      	nop
  }

  return (return_status);
 80119ba:	7dbb      	ldrb	r3, [r7, #22]
}
 80119bc:	4618      	mov	r0, r3
 80119be:	3718      	adds	r7, #24
 80119c0:	46bd      	mov	sp, r7
 80119c2:	bd80      	pop	{r7, pc}
 80119c4:	2000060c 	.word	0x2000060c

080119c8 <TL_Enable>:

/******************************************************************************
 * GENERAL - refer to AN5289 for functions description.
 ******************************************************************************/
void TL_Enable( void )
{
 80119c8:	b580      	push	{r7, lr}
 80119ca:	af00      	add	r7, sp, #0
  HW_IPCC_Enable();
 80119cc:	f7f3 fb4a 	bl	8005064 <HW_IPCC_Enable>

  return;
 80119d0:	bf00      	nop
}
 80119d2:	bd80      	pop	{r7, pc}

080119d4 <TL_Init>:


void TL_Init( void )
{
 80119d4:	b580      	push	{r7, lr}
 80119d6:	af00      	add	r7, sp, #0
  TL_RefTable.p_device_info_table = &TL_DeviceInfoTable;
 80119d8:	4b10      	ldr	r3, [pc, #64]	@ (8011a1c <TL_Init+0x48>)
 80119da:	4a11      	ldr	r2, [pc, #68]	@ (8011a20 <TL_Init+0x4c>)
 80119dc:	601a      	str	r2, [r3, #0]
  TL_RefTable.p_ble_table = &TL_BleTable;
 80119de:	4b0f      	ldr	r3, [pc, #60]	@ (8011a1c <TL_Init+0x48>)
 80119e0:	4a10      	ldr	r2, [pc, #64]	@ (8011a24 <TL_Init+0x50>)
 80119e2:	605a      	str	r2, [r3, #4]
  TL_RefTable.p_thread_table = &TL_ThreadTable;
 80119e4:	4b0d      	ldr	r3, [pc, #52]	@ (8011a1c <TL_Init+0x48>)
 80119e6:	4a10      	ldr	r2, [pc, #64]	@ (8011a28 <TL_Init+0x54>)
 80119e8:	609a      	str	r2, [r3, #8]
  TL_RefTable.p_lld_tests_table = &TL_LldTestsTable;
 80119ea:	4b0c      	ldr	r3, [pc, #48]	@ (8011a1c <TL_Init+0x48>)
 80119ec:	4a0f      	ldr	r2, [pc, #60]	@ (8011a2c <TL_Init+0x58>)
 80119ee:	621a      	str	r2, [r3, #32]
  TL_RefTable.p_ble_lld_table = &TL_BleLldTable;
 80119f0:	4b0a      	ldr	r3, [pc, #40]	@ (8011a1c <TL_Init+0x48>)
 80119f2:	4a0f      	ldr	r2, [pc, #60]	@ (8011a30 <TL_Init+0x5c>)
 80119f4:	625a      	str	r2, [r3, #36]	@ 0x24
  TL_RefTable.p_sys_table = &TL_SysTable;
 80119f6:	4b09      	ldr	r3, [pc, #36]	@ (8011a1c <TL_Init+0x48>)
 80119f8:	4a0e      	ldr	r2, [pc, #56]	@ (8011a34 <TL_Init+0x60>)
 80119fa:	60da      	str	r2, [r3, #12]
  TL_RefTable.p_mem_manager_table = &TL_MemManagerTable;
 80119fc:	4b07      	ldr	r3, [pc, #28]	@ (8011a1c <TL_Init+0x48>)
 80119fe:	4a0e      	ldr	r2, [pc, #56]	@ (8011a38 <TL_Init+0x64>)
 8011a00:	611a      	str	r2, [r3, #16]
  TL_RefTable.p_traces_table = &TL_TracesTable;
 8011a02:	4b06      	ldr	r3, [pc, #24]	@ (8011a1c <TL_Init+0x48>)
 8011a04:	4a0d      	ldr	r2, [pc, #52]	@ (8011a3c <TL_Init+0x68>)
 8011a06:	615a      	str	r2, [r3, #20]
  TL_RefTable.p_mac_802_15_4_table = &TL_Mac_802_15_4_Table;
 8011a08:	4b04      	ldr	r3, [pc, #16]	@ (8011a1c <TL_Init+0x48>)
 8011a0a:	4a0d      	ldr	r2, [pc, #52]	@ (8011a40 <TL_Init+0x6c>)
 8011a0c:	619a      	str	r2, [r3, #24]
  TL_RefTable.p_zigbee_table = &TL_Zigbee_Table;
 8011a0e:	4b03      	ldr	r3, [pc, #12]	@ (8011a1c <TL_Init+0x48>)
 8011a10:	4a0c      	ldr	r2, [pc, #48]	@ (8011a44 <TL_Init+0x70>)
 8011a12:	61da      	str	r2, [r3, #28]
  HW_IPCC_Init();
 8011a14:	f7f3 fb3a 	bl	800508c <HW_IPCC_Init>

  return;
 8011a18:	bf00      	nop
}
 8011a1a:	bd80      	pop	{r7, pc}
 8011a1c:	20030000 	.word	0x20030000
 8011a20:	20030134 	.word	0x20030134
 8011a24:	20030154 	.word	0x20030154
 8011a28:	20030164 	.word	0x20030164
 8011a2c:	20030174 	.word	0x20030174
 8011a30:	2003017c 	.word	0x2003017c
 8011a34:	20030184 	.word	0x20030184
 8011a38:	2003018c 	.word	0x2003018c
 8011a3c:	200301a8 	.word	0x200301a8
 8011a40:	200301ac 	.word	0x200301ac
 8011a44:	200301b8 	.word	0x200301b8

08011a48 <TL_BLE_Init>:

/******************************************************************************
 * BLE
 ******************************************************************************/
int32_t TL_BLE_Init( void* pConf )
{
 8011a48:	b580      	push	{r7, lr}
 8011a4a:	b084      	sub	sp, #16
 8011a4c:	af00      	add	r7, sp, #0
 8011a4e:	6078      	str	r0, [r7, #4]
  MB_BleTable_t  * p_bletable;

  TL_BLE_InitConf_t *pInitHciConf = (TL_BLE_InitConf_t *) pConf;
 8011a50:	687b      	ldr	r3, [r7, #4]
 8011a52:	60fb      	str	r3, [r7, #12]

  LST_init_head (&EvtQueue);
 8011a54:	4811      	ldr	r0, [pc, #68]	@ (8011a9c <TL_BLE_Init+0x54>)
 8011a56:	f7ff fdb1 	bl	80115bc <LST_init_head>

  p_bletable = TL_RefTable.p_ble_table;
 8011a5a:	4b11      	ldr	r3, [pc, #68]	@ (8011aa0 <TL_BLE_Init+0x58>)
 8011a5c:	685b      	ldr	r3, [r3, #4]
 8011a5e:	60bb      	str	r3, [r7, #8]

  p_bletable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8011a60:	68fb      	ldr	r3, [r7, #12]
 8011a62:	689a      	ldr	r2, [r3, #8]
 8011a64:	68bb      	ldr	r3, [r7, #8]
 8011a66:	601a      	str	r2, [r3, #0]
  p_bletable->phci_acl_data_buffer = pInitHciConf->p_AclDataBuffer;
 8011a68:	68fb      	ldr	r3, [r7, #12]
 8011a6a:	68da      	ldr	r2, [r3, #12]
 8011a6c:	68bb      	ldr	r3, [r7, #8]
 8011a6e:	60da      	str	r2, [r3, #12]
  p_bletable->pcs_buffer  = (uint8_t*)CsBuffer;
 8011a70:	68bb      	ldr	r3, [r7, #8]
 8011a72:	4a0c      	ldr	r2, [pc, #48]	@ (8011aa4 <TL_BLE_Init+0x5c>)
 8011a74:	605a      	str	r2, [r3, #4]
  p_bletable->pevt_queue  = (uint8_t*)&EvtQueue;
 8011a76:	68bb      	ldr	r3, [r7, #8]
 8011a78:	4a08      	ldr	r2, [pc, #32]	@ (8011a9c <TL_BLE_Init+0x54>)
 8011a7a:	609a      	str	r2, [r3, #8]

  HW_IPCC_BLE_Init();
 8011a7c:	f7f3 fb1c 	bl	80050b8 <HW_IPCC_BLE_Init>

  BLE_IoBusEvtCallBackFunction = pInitHciConf->IoBusEvtCallBack;
 8011a80:	68fb      	ldr	r3, [r7, #12]
 8011a82:	681b      	ldr	r3, [r3, #0]
 8011a84:	4a08      	ldr	r2, [pc, #32]	@ (8011aa8 <TL_BLE_Init+0x60>)
 8011a86:	6013      	str	r3, [r2, #0]
  BLE_IoBusAclDataTxAck = pInitHciConf->IoBusAclDataTxAck;
 8011a88:	68fb      	ldr	r3, [r7, #12]
 8011a8a:	685b      	ldr	r3, [r3, #4]
 8011a8c:	4a07      	ldr	r2, [pc, #28]	@ (8011aac <TL_BLE_Init+0x64>)
 8011a8e:	6013      	str	r3, [r2, #0]

  return 0;
 8011a90:	2300      	movs	r3, #0
}
 8011a92:	4618      	mov	r0, r3
 8011a94:	3710      	adds	r7, #16
 8011a96:	46bd      	mov	sp, r7
 8011a98:	bd80      	pop	{r7, pc}
 8011a9a:	bf00      	nop
 8011a9c:	200301d4 	.word	0x200301d4
 8011aa0:	20030000 	.word	0x20030000
 8011aa4:	20030a58 	.word	0x20030a58
 8011aa8:	200025e4 	.word	0x200025e4
 8011aac:	200025e8 	.word	0x200025e8

08011ab0 <TL_BLE_SendCmd>:

int32_t TL_BLE_SendCmd( uint8_t* buffer, uint16_t size )
{
 8011ab0:	b580      	push	{r7, lr}
 8011ab2:	b082      	sub	sp, #8
 8011ab4:	af00      	add	r7, sp, #0
 8011ab6:	6078      	str	r0, [r7, #4]
 8011ab8:	460b      	mov	r3, r1
 8011aba:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t*)(TL_RefTable.p_ble_table->pcmd_buffer))->cmdserial.type = TL_BLECMD_PKT_TYPE;
 8011abc:	4b09      	ldr	r3, [pc, #36]	@ (8011ae4 <TL_BLE_SendCmd+0x34>)
 8011abe:	685b      	ldr	r3, [r3, #4]
 8011ac0:	681b      	ldr	r3, [r3, #0]
 8011ac2:	2201      	movs	r2, #1
 8011ac4:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_BLE_CMD, TL_RefTable.p_ble_table->pcmd_buffer);
 8011ac6:	4b07      	ldr	r3, [pc, #28]	@ (8011ae4 <TL_BLE_SendCmd+0x34>)
 8011ac8:	685b      	ldr	r3, [r3, #4]
 8011aca:	681b      	ldr	r3, [r3, #0]
 8011acc:	4619      	mov	r1, r3
 8011ace:	2001      	movs	r0, #1
 8011ad0:	f000 f96c 	bl	8011dac <OutputDbgTrace>

  HW_IPCC_BLE_SendCmd();
 8011ad4:	f7f3 fafa 	bl	80050cc <HW_IPCC_BLE_SendCmd>

  return 0;
 8011ad8:	2300      	movs	r3, #0
}
 8011ada:	4618      	mov	r0, r3
 8011adc:	3708      	adds	r7, #8
 8011ade:	46bd      	mov	sp, r7
 8011ae0:	bd80      	pop	{r7, pc}
 8011ae2:	bf00      	nop
 8011ae4:	20030000 	.word	0x20030000

08011ae8 <HW_IPCC_BLE_RxEvtNot>:

void HW_IPCC_BLE_RxEvtNot(void)
{
 8011ae8:	b580      	push	{r7, lr}
 8011aea:	b082      	sub	sp, #8
 8011aec:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&EvtQueue) == FALSE)
 8011aee:	e01c      	b.n	8011b2a <HW_IPCC_BLE_RxEvtNot+0x42>
  {
    LST_remove_head (&EvtQueue, (tListNode **)&phcievt);
 8011af0:	1d3b      	adds	r3, r7, #4
 8011af2:	4619      	mov	r1, r3
 8011af4:	4812      	ldr	r0, [pc, #72]	@ (8011b40 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8011af6:	f7ff fe00 	bl	80116fa <LST_remove_head>

    if ( ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CS_OPCODE) || ((phcievt->evtserial.evt.evtcode) == TL_BLEEVT_CC_OPCODE ) )
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	7a5b      	ldrb	r3, [r3, #9]
 8011afe:	2b0f      	cmp	r3, #15
 8011b00:	d003      	beq.n	8011b0a <HW_IPCC_BLE_RxEvtNot+0x22>
 8011b02:	687b      	ldr	r3, [r7, #4]
 8011b04:	7a5b      	ldrb	r3, [r3, #9]
 8011b06:	2b0e      	cmp	r3, #14
 8011b08:	d105      	bne.n	8011b16 <HW_IPCC_BLE_RxEvtNot+0x2e>
    {
      OutputDbgTrace(TL_MB_BLE_CMD_RSP, (uint8_t*)phcievt);
 8011b0a:	687b      	ldr	r3, [r7, #4]
 8011b0c:	4619      	mov	r1, r3
 8011b0e:	2002      	movs	r0, #2
 8011b10:	f000 f94c 	bl	8011dac <OutputDbgTrace>
 8011b14:	e004      	b.n	8011b20 <HW_IPCC_BLE_RxEvtNot+0x38>
    }
    else
    {
      OutputDbgTrace(TL_MB_BLE_ASYNCH_EVT, (uint8_t*)phcievt);
 8011b16:	687b      	ldr	r3, [r7, #4]
 8011b18:	4619      	mov	r1, r3
 8011b1a:	2003      	movs	r0, #3
 8011b1c:	f000 f946 	bl	8011dac <OutputDbgTrace>
    }

    BLE_IoBusEvtCallBackFunction(phcievt);
 8011b20:	4b08      	ldr	r3, [pc, #32]	@ (8011b44 <HW_IPCC_BLE_RxEvtNot+0x5c>)
 8011b22:	681b      	ldr	r3, [r3, #0]
 8011b24:	687a      	ldr	r2, [r7, #4]
 8011b26:	4610      	mov	r0, r2
 8011b28:	4798      	blx	r3
  while(LST_is_empty(&EvtQueue) == FALSE)
 8011b2a:	4805      	ldr	r0, [pc, #20]	@ (8011b40 <HW_IPCC_BLE_RxEvtNot+0x58>)
 8011b2c:	f7ff fd56 	bl	80115dc <LST_is_empty>
 8011b30:	4603      	mov	r3, r0
 8011b32:	2b00      	cmp	r3, #0
 8011b34:	d0dc      	beq.n	8011af0 <HW_IPCC_BLE_RxEvtNot+0x8>
  }

  return;
 8011b36:	bf00      	nop
}
 8011b38:	3708      	adds	r7, #8
 8011b3a:	46bd      	mov	sp, r7
 8011b3c:	bd80      	pop	{r7, pc}
 8011b3e:	bf00      	nop
 8011b40:	200301d4 	.word	0x200301d4
 8011b44:	200025e4 	.word	0x200025e4

08011b48 <HW_IPCC_BLE_AclDataAckNot>:

  return 0;
}

void HW_IPCC_BLE_AclDataAckNot(void)
{
 8011b48:	b580      	push	{r7, lr}
 8011b4a:	af00      	add	r7, sp, #0
  BLE_IoBusAclDataTxAck( );
 8011b4c:	4b02      	ldr	r3, [pc, #8]	@ (8011b58 <HW_IPCC_BLE_AclDataAckNot+0x10>)
 8011b4e:	681b      	ldr	r3, [r3, #0]
 8011b50:	4798      	blx	r3

  return;
 8011b52:	bf00      	nop
}
 8011b54:	bd80      	pop	{r7, pc}
 8011b56:	bf00      	nop
 8011b58:	200025e8 	.word	0x200025e8

08011b5c <TL_SYS_Init>:

/******************************************************************************
 * SYSTEM
 ******************************************************************************/
int32_t TL_SYS_Init( void* pConf  )
{
 8011b5c:	b580      	push	{r7, lr}
 8011b5e:	b084      	sub	sp, #16
 8011b60:	af00      	add	r7, sp, #0
 8011b62:	6078      	str	r0, [r7, #4]
  MB_SysTable_t  * p_systable;

  TL_SYS_InitConf_t *pInitHciConf = (TL_SYS_InitConf_t *) pConf;
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	60fb      	str	r3, [r7, #12]

  LST_init_head (&SystemEvtQueue);
 8011b68:	480d      	ldr	r0, [pc, #52]	@ (8011ba0 <TL_SYS_Init+0x44>)
 8011b6a:	f7ff fd27 	bl	80115bc <LST_init_head>
  p_systable = TL_RefTable.p_sys_table;
 8011b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8011ba4 <TL_SYS_Init+0x48>)
 8011b70:	68db      	ldr	r3, [r3, #12]
 8011b72:	60bb      	str	r3, [r7, #8]
  p_systable->pcmd_buffer = pInitHciConf->p_cmdbuffer;
 8011b74:	68fb      	ldr	r3, [r7, #12]
 8011b76:	689a      	ldr	r2, [r3, #8]
 8011b78:	68bb      	ldr	r3, [r7, #8]
 8011b7a:	601a      	str	r2, [r3, #0]
  p_systable->sys_queue = (uint8_t*)&SystemEvtQueue;
 8011b7c:	68bb      	ldr	r3, [r7, #8]
 8011b7e:	4a08      	ldr	r2, [pc, #32]	@ (8011ba0 <TL_SYS_Init+0x44>)
 8011b80:	605a      	str	r2, [r3, #4]

  HW_IPCC_SYS_Init();
 8011b82:	f7f3 fac5 	bl	8005110 <HW_IPCC_SYS_Init>

  SYS_CMD_IoBusCallBackFunction = pInitHciConf->IoBusCallBackCmdEvt;
 8011b86:	68fb      	ldr	r3, [r7, #12]
 8011b88:	681b      	ldr	r3, [r3, #0]
 8011b8a:	4a07      	ldr	r2, [pc, #28]	@ (8011ba8 <TL_SYS_Init+0x4c>)
 8011b8c:	6013      	str	r3, [r2, #0]
  SYS_EVT_IoBusCallBackFunction = pInitHciConf->IoBusCallBackUserEvt;
 8011b8e:	68fb      	ldr	r3, [r7, #12]
 8011b90:	685b      	ldr	r3, [r3, #4]
 8011b92:	4a06      	ldr	r2, [pc, #24]	@ (8011bac <TL_SYS_Init+0x50>)
 8011b94:	6013      	str	r3, [r2, #0]

  return 0;
 8011b96:	2300      	movs	r3, #0
}
 8011b98:	4618      	mov	r0, r3
 8011b9a:	3710      	adds	r7, #16
 8011b9c:	46bd      	mov	sp, r7
 8011b9e:	bd80      	pop	{r7, pc}
 8011ba0:	200301dc 	.word	0x200301dc
 8011ba4:	20030000 	.word	0x20030000
 8011ba8:	200025ec 	.word	0x200025ec
 8011bac:	200025f0 	.word	0x200025f0

08011bb0 <TL_SYS_SendCmd>:

int32_t TL_SYS_SendCmd( uint8_t* buffer, uint16_t size )
{
 8011bb0:	b580      	push	{r7, lr}
 8011bb2:	b082      	sub	sp, #8
 8011bb4:	af00      	add	r7, sp, #0
 8011bb6:	6078      	str	r0, [r7, #4]
 8011bb8:	460b      	mov	r3, r1
 8011bba:	807b      	strh	r3, [r7, #2]
  (void)(buffer);
  (void)(size);

  ((TL_CmdPacket_t *)(TL_RefTable.p_sys_table->pcmd_buffer))->cmdserial.type = TL_SYSCMD_PKT_TYPE;
 8011bbc:	4b09      	ldr	r3, [pc, #36]	@ (8011be4 <TL_SYS_SendCmd+0x34>)
 8011bbe:	68db      	ldr	r3, [r3, #12]
 8011bc0:	681b      	ldr	r3, [r3, #0]
 8011bc2:	2210      	movs	r2, #16
 8011bc4:	721a      	strb	r2, [r3, #8]

  OutputDbgTrace(TL_MB_SYS_CMD, TL_RefTable.p_sys_table->pcmd_buffer);
 8011bc6:	4b07      	ldr	r3, [pc, #28]	@ (8011be4 <TL_SYS_SendCmd+0x34>)
 8011bc8:	68db      	ldr	r3, [r3, #12]
 8011bca:	681b      	ldr	r3, [r3, #0]
 8011bcc:	4619      	mov	r1, r3
 8011bce:	2004      	movs	r0, #4
 8011bd0:	f000 f8ec 	bl	8011dac <OutputDbgTrace>

  HW_IPCC_SYS_SendCmd();
 8011bd4:	f7f3 faa6 	bl	8005124 <HW_IPCC_SYS_SendCmd>

  return 0;
 8011bd8:	2300      	movs	r3, #0
}
 8011bda:	4618      	mov	r0, r3
 8011bdc:	3708      	adds	r7, #8
 8011bde:	46bd      	mov	sp, r7
 8011be0:	bd80      	pop	{r7, pc}
 8011be2:	bf00      	nop
 8011be4:	20030000 	.word	0x20030000

08011be8 <HW_IPCC_SYS_CmdEvtNot>:

void HW_IPCC_SYS_CmdEvtNot(void)
{
 8011be8:	b580      	push	{r7, lr}
 8011bea:	af00      	add	r7, sp, #0
  OutputDbgTrace(TL_MB_SYS_CMD_RSP, (uint8_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8011bec:	4b07      	ldr	r3, [pc, #28]	@ (8011c0c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8011bee:	68db      	ldr	r3, [r3, #12]
 8011bf0:	681b      	ldr	r3, [r3, #0]
 8011bf2:	4619      	mov	r1, r3
 8011bf4:	2005      	movs	r0, #5
 8011bf6:	f000 f8d9 	bl	8011dac <OutputDbgTrace>

  SYS_CMD_IoBusCallBackFunction( (TL_EvtPacket_t*)(TL_RefTable.p_sys_table->pcmd_buffer) );
 8011bfa:	4b05      	ldr	r3, [pc, #20]	@ (8011c10 <HW_IPCC_SYS_CmdEvtNot+0x28>)
 8011bfc:	681b      	ldr	r3, [r3, #0]
 8011bfe:	4a03      	ldr	r2, [pc, #12]	@ (8011c0c <HW_IPCC_SYS_CmdEvtNot+0x24>)
 8011c00:	68d2      	ldr	r2, [r2, #12]
 8011c02:	6812      	ldr	r2, [r2, #0]
 8011c04:	4610      	mov	r0, r2
 8011c06:	4798      	blx	r3

  return;
 8011c08:	bf00      	nop
}
 8011c0a:	bd80      	pop	{r7, pc}
 8011c0c:	20030000 	.word	0x20030000
 8011c10:	200025ec 	.word	0x200025ec

08011c14 <HW_IPCC_SYS_EvtNot>:

void HW_IPCC_SYS_EvtNot( void )
{
 8011c14:	b580      	push	{r7, lr}
 8011c16:	b082      	sub	sp, #8
 8011c18:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *p_evt;

  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8011c1a:	e00e      	b.n	8011c3a <HW_IPCC_SYS_EvtNot+0x26>
  {
    LST_remove_head (&SystemEvtQueue, (tListNode **)&p_evt);
 8011c1c:	1d3b      	adds	r3, r7, #4
 8011c1e:	4619      	mov	r1, r3
 8011c20:	480b      	ldr	r0, [pc, #44]	@ (8011c50 <HW_IPCC_SYS_EvtNot+0x3c>)
 8011c22:	f7ff fd6a 	bl	80116fa <LST_remove_head>

    OutputDbgTrace(TL_MB_SYS_ASYNCH_EVT, (uint8_t*)p_evt );
 8011c26:	687b      	ldr	r3, [r7, #4]
 8011c28:	4619      	mov	r1, r3
 8011c2a:	2006      	movs	r0, #6
 8011c2c:	f000 f8be 	bl	8011dac <OutputDbgTrace>

    SYS_EVT_IoBusCallBackFunction( p_evt );
 8011c30:	4b08      	ldr	r3, [pc, #32]	@ (8011c54 <HW_IPCC_SYS_EvtNot+0x40>)
 8011c32:	681b      	ldr	r3, [r3, #0]
 8011c34:	687a      	ldr	r2, [r7, #4]
 8011c36:	4610      	mov	r0, r2
 8011c38:	4798      	blx	r3
  while(LST_is_empty(&SystemEvtQueue) == FALSE)
 8011c3a:	4805      	ldr	r0, [pc, #20]	@ (8011c50 <HW_IPCC_SYS_EvtNot+0x3c>)
 8011c3c:	f7ff fcce 	bl	80115dc <LST_is_empty>
 8011c40:	4603      	mov	r3, r0
 8011c42:	2b00      	cmp	r3, #0
 8011c44:	d0ea      	beq.n	8011c1c <HW_IPCC_SYS_EvtNot+0x8>
  }

  return;
 8011c46:	bf00      	nop
}
 8011c48:	3708      	adds	r7, #8
 8011c4a:	46bd      	mov	sp, r7
 8011c4c:	bd80      	pop	{r7, pc}
 8011c4e:	bf00      	nop
 8011c50:	200301dc 	.word	0x200301dc
 8011c54:	200025f0 	.word	0x200025f0

08011c58 <TL_MM_Init>:

/******************************************************************************
 * MEMORY MANAGER
 ******************************************************************************/
void TL_MM_Init( TL_MM_Config_t *p_Config )
{
 8011c58:	b580      	push	{r7, lr}
 8011c5a:	b082      	sub	sp, #8
 8011c5c:	af00      	add	r7, sp, #0
 8011c5e:	6078      	str	r0, [r7, #4]
  static MB_MemManagerTable_t  * p_mem_manager_table;

  LST_init_head (&FreeBufQueue);
 8011c60:	4817      	ldr	r0, [pc, #92]	@ (8011cc0 <TL_MM_Init+0x68>)
 8011c62:	f7ff fcab 	bl	80115bc <LST_init_head>
  LST_init_head (&LocalFreeBufQueue);
 8011c66:	4817      	ldr	r0, [pc, #92]	@ (8011cc4 <TL_MM_Init+0x6c>)
 8011c68:	f7ff fca8 	bl	80115bc <LST_init_head>

  p_mem_manager_table = TL_RefTable.p_mem_manager_table;
 8011c6c:	4b16      	ldr	r3, [pc, #88]	@ (8011cc8 <TL_MM_Init+0x70>)
 8011c6e:	691b      	ldr	r3, [r3, #16]
 8011c70:	4a16      	ldr	r2, [pc, #88]	@ (8011ccc <TL_MM_Init+0x74>)
 8011c72:	6013      	str	r3, [r2, #0]

  p_mem_manager_table->blepool = p_Config->p_AsynchEvtPool;
 8011c74:	4b15      	ldr	r3, [pc, #84]	@ (8011ccc <TL_MM_Init+0x74>)
 8011c76:	681b      	ldr	r3, [r3, #0]
 8011c78:	687a      	ldr	r2, [r7, #4]
 8011c7a:	6892      	ldr	r2, [r2, #8]
 8011c7c:	609a      	str	r2, [r3, #8]
  p_mem_manager_table->blepoolsize = p_Config->AsynchEvtPoolSize;
 8011c7e:	4b13      	ldr	r3, [pc, #76]	@ (8011ccc <TL_MM_Init+0x74>)
 8011c80:	681b      	ldr	r3, [r3, #0]
 8011c82:	687a      	ldr	r2, [r7, #4]
 8011c84:	68d2      	ldr	r2, [r2, #12]
 8011c86:	60da      	str	r2, [r3, #12]
  p_mem_manager_table->pevt_free_buffer_queue = (uint8_t*)&FreeBufQueue;
 8011c88:	4b10      	ldr	r3, [pc, #64]	@ (8011ccc <TL_MM_Init+0x74>)
 8011c8a:	681b      	ldr	r3, [r3, #0]
 8011c8c:	4a0c      	ldr	r2, [pc, #48]	@ (8011cc0 <TL_MM_Init+0x68>)
 8011c8e:	611a      	str	r2, [r3, #16]
  p_mem_manager_table->spare_ble_buffer = p_Config->p_BleSpareEvtBuffer;
 8011c90:	4b0e      	ldr	r3, [pc, #56]	@ (8011ccc <TL_MM_Init+0x74>)
 8011c92:	681b      	ldr	r3, [r3, #0]
 8011c94:	687a      	ldr	r2, [r7, #4]
 8011c96:	6812      	ldr	r2, [r2, #0]
 8011c98:	601a      	str	r2, [r3, #0]
  p_mem_manager_table->spare_sys_buffer = p_Config->p_SystemSpareEvtBuffer;
 8011c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8011ccc <TL_MM_Init+0x74>)
 8011c9c:	681b      	ldr	r3, [r3, #0]
 8011c9e:	687a      	ldr	r2, [r7, #4]
 8011ca0:	6852      	ldr	r2, [r2, #4]
 8011ca2:	605a      	str	r2, [r3, #4]
  p_mem_manager_table->traces_evt_pool = p_Config->p_TracesEvtPool;
 8011ca4:	4b09      	ldr	r3, [pc, #36]	@ (8011ccc <TL_MM_Init+0x74>)
 8011ca6:	681b      	ldr	r3, [r3, #0]
 8011ca8:	687a      	ldr	r2, [r7, #4]
 8011caa:	6912      	ldr	r2, [r2, #16]
 8011cac:	615a      	str	r2, [r3, #20]
  p_mem_manager_table->tracespoolsize = p_Config->TracesEvtPoolSize;
 8011cae:	4b07      	ldr	r3, [pc, #28]	@ (8011ccc <TL_MM_Init+0x74>)
 8011cb0:	681b      	ldr	r3, [r3, #0]
 8011cb2:	687a      	ldr	r2, [r7, #4]
 8011cb4:	6952      	ldr	r2, [r2, #20]
 8011cb6:	619a      	str	r2, [r3, #24]

  return;
 8011cb8:	bf00      	nop
}
 8011cba:	3708      	adds	r7, #8
 8011cbc:	46bd      	mov	sp, r7
 8011cbe:	bd80      	pop	{r7, pc}
 8011cc0:	200301c4 	.word	0x200301c4
 8011cc4:	200025dc 	.word	0x200025dc
 8011cc8:	20030000 	.word	0x20030000
 8011ccc:	200025f4 	.word	0x200025f4

08011cd0 <TL_MM_EvtDone>:

void TL_MM_EvtDone(TL_EvtPacket_t * phcievt)
{
 8011cd0:	b580      	push	{r7, lr}
 8011cd2:	b082      	sub	sp, #8
 8011cd4:	af00      	add	r7, sp, #0
 8011cd6:	6078      	str	r0, [r7, #4]
  LST_insert_tail(&LocalFreeBufQueue, (tListNode *)phcievt);
 8011cd8:	6879      	ldr	r1, [r7, #4]
 8011cda:	4807      	ldr	r0, [pc, #28]	@ (8011cf8 <TL_MM_EvtDone+0x28>)
 8011cdc:	f7ff fcc6 	bl	801166c <LST_insert_tail>

  OutputDbgTrace(TL_MB_MM_RELEASE_BUFFER, (uint8_t*)phcievt);
 8011ce0:	6879      	ldr	r1, [r7, #4]
 8011ce2:	2000      	movs	r0, #0
 8011ce4:	f000 f862 	bl	8011dac <OutputDbgTrace>

  HW_IPCC_MM_SendFreeBuf( SendFreeBuf );
 8011ce8:	4804      	ldr	r0, [pc, #16]	@ (8011cfc <TL_MM_EvtDone+0x2c>)
 8011cea:	f7f3 fa41 	bl	8005170 <HW_IPCC_MM_SendFreeBuf>

  return;
 8011cee:	bf00      	nop
}
 8011cf0:	3708      	adds	r7, #8
 8011cf2:	46bd      	mov	sp, r7
 8011cf4:	bd80      	pop	{r7, pc}
 8011cf6:	bf00      	nop
 8011cf8:	200025dc 	.word	0x200025dc
 8011cfc:	08011d01 	.word	0x08011d01

08011d00 <SendFreeBuf>:

static void SendFreeBuf( void )
{
 8011d00:	b580      	push	{r7, lr}
 8011d02:	b082      	sub	sp, #8
 8011d04:	af00      	add	r7, sp, #0
  tListNode *p_node;

  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8011d06:	e00c      	b.n	8011d22 <SendFreeBuf+0x22>
  {
    LST_remove_head( &LocalFreeBufQueue, (tListNode **)&p_node );
 8011d08:	1d3b      	adds	r3, r7, #4
 8011d0a:	4619      	mov	r1, r3
 8011d0c:	480a      	ldr	r0, [pc, #40]	@ (8011d38 <SendFreeBuf+0x38>)
 8011d0e:	f7ff fcf4 	bl	80116fa <LST_remove_head>
    LST_insert_tail( (tListNode*)(TL_RefTable.p_mem_manager_table->pevt_free_buffer_queue), p_node );
 8011d12:	4b0a      	ldr	r3, [pc, #40]	@ (8011d3c <SendFreeBuf+0x3c>)
 8011d14:	691b      	ldr	r3, [r3, #16]
 8011d16:	691b      	ldr	r3, [r3, #16]
 8011d18:	687a      	ldr	r2, [r7, #4]
 8011d1a:	4611      	mov	r1, r2
 8011d1c:	4618      	mov	r0, r3
 8011d1e:	f7ff fca5 	bl	801166c <LST_insert_tail>
  while ( FALSE == LST_is_empty (&LocalFreeBufQueue) )
 8011d22:	4805      	ldr	r0, [pc, #20]	@ (8011d38 <SendFreeBuf+0x38>)
 8011d24:	f7ff fc5a 	bl	80115dc <LST_is_empty>
 8011d28:	4603      	mov	r3, r0
 8011d2a:	2b00      	cmp	r3, #0
 8011d2c:	d0ec      	beq.n	8011d08 <SendFreeBuf+0x8>
  }

  return;
 8011d2e:	bf00      	nop
}
 8011d30:	3708      	adds	r7, #8
 8011d32:	46bd      	mov	sp, r7
 8011d34:	bd80      	pop	{r7, pc}
 8011d36:	bf00      	nop
 8011d38:	200025dc 	.word	0x200025dc
 8011d3c:	20030000 	.word	0x20030000

08011d40 <TL_TRACES_Init>:

/******************************************************************************
 * TRACES
 ******************************************************************************/
void TL_TRACES_Init( void )
{
 8011d40:	b580      	push	{r7, lr}
 8011d42:	af00      	add	r7, sp, #0
  LST_init_head (&TracesEvtQueue);
 8011d44:	4805      	ldr	r0, [pc, #20]	@ (8011d5c <TL_TRACES_Init+0x1c>)
 8011d46:	f7ff fc39 	bl	80115bc <LST_init_head>

  TL_RefTable.p_traces_table->traces_queue = (uint8_t*)&TracesEvtQueue;
 8011d4a:	4b05      	ldr	r3, [pc, #20]	@ (8011d60 <TL_TRACES_Init+0x20>)
 8011d4c:	695b      	ldr	r3, [r3, #20]
 8011d4e:	4a03      	ldr	r2, [pc, #12]	@ (8011d5c <TL_TRACES_Init+0x1c>)
 8011d50:	601a      	str	r2, [r3, #0]

  HW_IPCC_TRACES_Init();
 8011d52:	f7f3 fa43 	bl	80051dc <HW_IPCC_TRACES_Init>

  return;
 8011d56:	bf00      	nop
}
 8011d58:	bd80      	pop	{r7, pc}
 8011d5a:	bf00      	nop
 8011d5c:	200301cc 	.word	0x200301cc
 8011d60:	20030000 	.word	0x20030000

08011d64 <HW_IPCC_TRACES_EvtNot>:

void HW_IPCC_TRACES_EvtNot(void)
{
 8011d64:	b580      	push	{r7, lr}
 8011d66:	b082      	sub	sp, #8
 8011d68:	af00      	add	r7, sp, #0
  TL_EvtPacket_t *phcievt;

  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8011d6a:	e008      	b.n	8011d7e <HW_IPCC_TRACES_EvtNot+0x1a>
  {
    LST_remove_head (&TracesEvtQueue, (tListNode **)&phcievt);
 8011d6c:	1d3b      	adds	r3, r7, #4
 8011d6e:	4619      	mov	r1, r3
 8011d70:	4808      	ldr	r0, [pc, #32]	@ (8011d94 <HW_IPCC_TRACES_EvtNot+0x30>)
 8011d72:	f7ff fcc2 	bl	80116fa <LST_remove_head>
    TL_TRACES_EvtReceived( phcievt );
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	4618      	mov	r0, r3
 8011d7a:	f000 f80d 	bl	8011d98 <TL_TRACES_EvtReceived>
  while(LST_is_empty(&TracesEvtQueue) == FALSE)
 8011d7e:	4805      	ldr	r0, [pc, #20]	@ (8011d94 <HW_IPCC_TRACES_EvtNot+0x30>)
 8011d80:	f7ff fc2c 	bl	80115dc <LST_is_empty>
 8011d84:	4603      	mov	r3, r0
 8011d86:	2b00      	cmp	r3, #0
 8011d88:	d0f0      	beq.n	8011d6c <HW_IPCC_TRACES_EvtNot+0x8>
  }

  return;
 8011d8a:	bf00      	nop
}
 8011d8c:	3708      	adds	r7, #8
 8011d8e:	46bd      	mov	sp, r7
 8011d90:	bd80      	pop	{r7, pc}
 8011d92:	bf00      	nop
 8011d94:	200301cc 	.word	0x200301cc

08011d98 <TL_TRACES_EvtReceived>:

__WEAK void TL_TRACES_EvtReceived( TL_EvtPacket_t * hcievt )
{
 8011d98:	b480      	push	{r7}
 8011d9a:	b083      	sub	sp, #12
 8011d9c:	af00      	add	r7, sp, #0
 8011d9e:	6078      	str	r0, [r7, #4]
  (void)(hcievt);
}
 8011da0:	bf00      	nop
 8011da2:	370c      	adds	r7, #12
 8011da4:	46bd      	mov	sp, r7
 8011da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011daa:	4770      	bx	lr

08011dac <OutputDbgTrace>:

/******************************************************************************
 * DEBUG INFORMATION
 ******************************************************************************/
static void OutputDbgTrace(TL_MB_PacketType_t packet_type, uint8_t* buffer)
{
 8011dac:	b480      	push	{r7}
 8011dae:	b087      	sub	sp, #28
 8011db0:	af00      	add	r7, sp, #0
 8011db2:	4603      	mov	r3, r0
 8011db4:	6039      	str	r1, [r7, #0]
 8011db6:	71fb      	strb	r3, [r7, #7]
  TL_EvtPacket_t *p_evt_packet;
  TL_CmdPacket_t *p_cmd_packet;
  TL_EvtSerial_t *p_cmd_rsp_packet;

  switch(packet_type)
 8011db8:	79fb      	ldrb	r3, [r7, #7]
 8011dba:	2b06      	cmp	r3, #6
 8011dbc:	d845      	bhi.n	8011e4a <OutputDbgTrace+0x9e>
 8011dbe:	a201      	add	r2, pc, #4	@ (adr r2, 8011dc4 <OutputDbgTrace+0x18>)
 8011dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011dc4:	08011de1 	.word	0x08011de1
 8011dc8:	08011e05 	.word	0x08011e05
 8011dcc:	08011e0b 	.word	0x08011e0b
 8011dd0:	08011e1f 	.word	0x08011e1f
 8011dd4:	08011e2b 	.word	0x08011e2b
 8011dd8:	08011e31 	.word	0x08011e31
 8011ddc:	08011e3f 	.word	0x08011e3f
  {
    case TL_MB_MM_RELEASE_BUFFER:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8011de0:	683b      	ldr	r3, [r7, #0]
 8011de2:	617b      	str	r3, [r7, #20]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8011de4:	697b      	ldr	r3, [r7, #20]
 8011de6:	7a5b      	ldrb	r3, [r3, #9]
 8011de8:	2bff      	cmp	r3, #255	@ 0xff
 8011dea:	d005      	beq.n	8011df8 <OutputDbgTrace+0x4c>
 8011dec:	2bff      	cmp	r3, #255	@ 0xff
 8011dee:	dc05      	bgt.n	8011dfc <OutputDbgTrace+0x50>
 8011df0:	2b0e      	cmp	r3, #14
 8011df2:	d005      	beq.n	8011e00 <OutputDbgTrace+0x54>
 8011df4:	2b0f      	cmp	r3, #15
          break;

        default:
          TL_MM_DBG_MSG("mm evt released: 0x%02X", p_evt_packet->evtserial.evt.evtcode);
          TL_MM_DBG_MSG(" buffer addr: 0x%08X", p_evt_packet);
          break;
 8011df6:	e001      	b.n	8011dfc <OutputDbgTrace+0x50>
          break;
 8011df8:	bf00      	nop
 8011dfa:	e027      	b.n	8011e4c <OutputDbgTrace+0xa0>
          break;
 8011dfc:	bf00      	nop
 8011dfe:	e025      	b.n	8011e4c <OutputDbgTrace+0xa0>
          break;
 8011e00:	bf00      	nop
      }

      TL_MM_DBG_MSG("\r\n");
      break;
 8011e02:	e023      	b.n	8011e4c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8011e04:	683b      	ldr	r3, [r7, #0]
 8011e06:	60fb      	str	r3, [r7, #12]
        TL_HCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8011e08:	e020      	b.n	8011e4c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_CMD_RSP:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8011e0a:	683b      	ldr	r3, [r7, #0]
 8011e0c:	617b      	str	r3, [r7, #20]
      switch(p_evt_packet->evtserial.evt.evtcode)
 8011e0e:	697b      	ldr	r3, [r7, #20]
 8011e10:	7a5b      	ldrb	r3, [r3, #9]
 8011e12:	2b0e      	cmp	r3, #14
 8011e14:	d001      	beq.n	8011e1a <OutputDbgTrace+0x6e>
 8011e16:	2b0f      	cmp	r3, #15
          }
          break;

        default:
          TL_HCI_CMD_DBG_MSG("unknown ble rsp received: %02X", p_evt_packet->evtserial.evt.evtcode);
          break;
 8011e18:	e000      	b.n	8011e1c <OutputDbgTrace+0x70>
          break;
 8011e1a:	bf00      	nop
      }

      TL_HCI_CMD_DBG_MSG("\r\n");

      TL_HCI_CMD_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8011e1c:	e016      	b.n	8011e4c <OutputDbgTrace+0xa0>

    case TL_MB_BLE_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8011e1e:	683b      	ldr	r3, [r7, #0]
 8011e20:	617b      	str	r3, [r7, #20]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8011e22:	697b      	ldr	r3, [r7, #20]
 8011e24:	7a5b      	ldrb	r3, [r3, #9]
 8011e26:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_HCI_EVT_DBG_MSG("\r\n");

      TL_HCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8011e28:	e010      	b.n	8011e4c <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD:
      p_cmd_packet = (TL_CmdPacket_t*)buffer;
 8011e2a:	683b      	ldr	r3, [r7, #0]
 8011e2c:	60fb      	str	r3, [r7, #12]
        TL_SHCI_CMD_DBG_BUF(p_cmd_packet->cmdserial.cmd.payload, p_cmd_packet->cmdserial.cmd.plen, "");
      }
      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_packet->cmdserial, p_cmd_packet->cmdserial.cmd.plen+TL_CMD_HDR_SIZE);
      break;
 8011e2e:	e00d      	b.n	8011e4c <OutputDbgTrace+0xa0>

    case TL_MB_SYS_CMD_RSP:
      p_cmd_rsp_packet = (TL_EvtSerial_t*)buffer;
 8011e30:	683b      	ldr	r3, [r7, #0]
 8011e32:	613b      	str	r3, [r7, #16]
      switch(p_cmd_rsp_packet->evt.evtcode)
 8011e34:	693b      	ldr	r3, [r7, #16]
 8011e36:	785b      	ldrb	r3, [r3, #1]
 8011e38:	2b0e      	cmp	r3, #14
          }
          break;

        default:
          TL_SHCI_CMD_DBG_MSG("unknown sys rsp received: %02X", p_cmd_rsp_packet->evt.evtcode);
          break;
 8011e3a:	bf00      	nop
      }

      TL_SHCI_CMD_DBG_MSG("\r\n");

      TL_SHCI_CMD_DBG_RAW(&p_cmd_rsp_packet->evt, p_cmd_rsp_packet->evt.plen+TL_EVT_HDR_SIZE);
      break;
 8011e3c:	e006      	b.n	8011e4c <OutputDbgTrace+0xa0>

    case  TL_MB_SYS_ASYNCH_EVT:
      p_evt_packet = (TL_EvtPacket_t*)buffer;
 8011e3e:	683b      	ldr	r3, [r7, #0]
 8011e40:	617b      	str	r3, [r7, #20]
      if(p_evt_packet->evtserial.evt.evtcode != TL_BLEEVT_VS_OPCODE)
 8011e42:	697b      	ldr	r3, [r7, #20]
 8011e44:	7a5b      	ldrb	r3, [r3, #9]
 8011e46:	2bff      	cmp	r3, #255	@ 0xff
      }

      TL_SHCI_EVT_DBG_MSG("\r\n");

      TL_SHCI_EVT_DBG_RAW(&p_evt_packet->evtserial, p_evt_packet->evtserial.evt.plen+TL_EVT_HDR_SIZE);
      break;
 8011e48:	e000      	b.n	8011e4c <OutputDbgTrace+0xa0>

    default:
      break;
 8011e4a:	bf00      	nop
  }

  return;
 8011e4c:	bf00      	nop
}
 8011e4e:	371c      	adds	r7, #28
 8011e50:	46bd      	mov	sp, r7
 8011e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e56:	4770      	bx	lr

08011e58 <UTIL_LCD_SetFuncDriver>:
/**
  * @brief  Link board LCD drivers to STM32 LCD Utility drivers
  * @param  pDrv Structure of LCD functions
  */
void UTIL_LCD_SetFuncDriver(const LCD_UTILS_Drv_t *pDrv)
{
 8011e58:	b580      	push	{r7, lr}
 8011e5a:	b082      	sub	sp, #8
 8011e5c:	af00      	add	r7, sp, #0
 8011e5e:	6078      	str	r0, [r7, #4]
  FuncDriver.DrawBitmap     = pDrv->DrawBitmap;
 8011e60:	687b      	ldr	r3, [r7, #4]
 8011e62:	681b      	ldr	r3, [r3, #0]
 8011e64:	4a22      	ldr	r2, [pc, #136]	@ (8011ef0 <UTIL_LCD_SetFuncDriver+0x98>)
 8011e66:	6013      	str	r3, [r2, #0]
  FuncDriver.FillRGBRect    = pDrv->FillRGBRect;
 8011e68:	687b      	ldr	r3, [r7, #4]
 8011e6a:	685b      	ldr	r3, [r3, #4]
 8011e6c:	4a20      	ldr	r2, [pc, #128]	@ (8011ef0 <UTIL_LCD_SetFuncDriver+0x98>)
 8011e6e:	6053      	str	r3, [r2, #4]
  FuncDriver.DrawHLine      = pDrv->DrawHLine;
 8011e70:	687b      	ldr	r3, [r7, #4]
 8011e72:	689b      	ldr	r3, [r3, #8]
 8011e74:	4a1e      	ldr	r2, [pc, #120]	@ (8011ef0 <UTIL_LCD_SetFuncDriver+0x98>)
 8011e76:	6093      	str	r3, [r2, #8]
  FuncDriver.DrawVLine      = pDrv->DrawVLine;
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	68db      	ldr	r3, [r3, #12]
 8011e7c:	4a1c      	ldr	r2, [pc, #112]	@ (8011ef0 <UTIL_LCD_SetFuncDriver+0x98>)
 8011e7e:	60d3      	str	r3, [r2, #12]
  FuncDriver.FillRect       = pDrv->FillRect;
 8011e80:	687b      	ldr	r3, [r7, #4]
 8011e82:	691b      	ldr	r3, [r3, #16]
 8011e84:	4a1a      	ldr	r2, [pc, #104]	@ (8011ef0 <UTIL_LCD_SetFuncDriver+0x98>)
 8011e86:	6113      	str	r3, [r2, #16]
  FuncDriver.GetPixel       = pDrv->GetPixel;
 8011e88:	687b      	ldr	r3, [r7, #4]
 8011e8a:	695b      	ldr	r3, [r3, #20]
 8011e8c:	4a18      	ldr	r2, [pc, #96]	@ (8011ef0 <UTIL_LCD_SetFuncDriver+0x98>)
 8011e8e:	6153      	str	r3, [r2, #20]
  FuncDriver.SetPixel       = pDrv->SetPixel;
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	699b      	ldr	r3, [r3, #24]
 8011e94:	4a16      	ldr	r2, [pc, #88]	@ (8011ef0 <UTIL_LCD_SetFuncDriver+0x98>)
 8011e96:	6193      	str	r3, [r2, #24]
  FuncDriver.GetXSize       = pDrv->GetXSize;
 8011e98:	687b      	ldr	r3, [r7, #4]
 8011e9a:	69db      	ldr	r3, [r3, #28]
 8011e9c:	4a14      	ldr	r2, [pc, #80]	@ (8011ef0 <UTIL_LCD_SetFuncDriver+0x98>)
 8011e9e:	61d3      	str	r3, [r2, #28]
  FuncDriver.GetYSize       = pDrv->GetYSize;
 8011ea0:	687b      	ldr	r3, [r7, #4]
 8011ea2:	6a1b      	ldr	r3, [r3, #32]
 8011ea4:	4a12      	ldr	r2, [pc, #72]	@ (8011ef0 <UTIL_LCD_SetFuncDriver+0x98>)
 8011ea6:	6213      	str	r3, [r2, #32]
  FuncDriver.SetLayer       = pDrv->SetLayer;
 8011ea8:	687b      	ldr	r3, [r7, #4]
 8011eaa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011eac:	4a10      	ldr	r2, [pc, #64]	@ (8011ef0 <UTIL_LCD_SetFuncDriver+0x98>)
 8011eae:	6253      	str	r3, [r2, #36]	@ 0x24
  FuncDriver.GetFormat      = pDrv->GetFormat;
 8011eb0:	687b      	ldr	r3, [r7, #4]
 8011eb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011eb4:	4a0e      	ldr	r2, [pc, #56]	@ (8011ef0 <UTIL_LCD_SetFuncDriver+0x98>)
 8011eb6:	6293      	str	r3, [r2, #40]	@ 0x28

  DrawProp->LcdLayer = 0;
 8011eb8:	4b0e      	ldr	r3, [pc, #56]	@ (8011ef4 <UTIL_LCD_SetFuncDriver+0x9c>)
 8011eba:	2200      	movs	r2, #0
 8011ebc:	60da      	str	r2, [r3, #12]
  DrawProp->LcdDevice = 0;
 8011ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8011ef4 <UTIL_LCD_SetFuncDriver+0x9c>)
 8011ec0:	2200      	movs	r2, #0
 8011ec2:	611a      	str	r2, [r3, #16]
  FuncDriver.GetXSize(0, &DrawProp->LcdXsize);
 8011ec4:	4b0a      	ldr	r3, [pc, #40]	@ (8011ef0 <UTIL_LCD_SetFuncDriver+0x98>)
 8011ec6:	69db      	ldr	r3, [r3, #28]
 8011ec8:	4a0b      	ldr	r2, [pc, #44]	@ (8011ef8 <UTIL_LCD_SetFuncDriver+0xa0>)
 8011eca:	4611      	mov	r1, r2
 8011ecc:	2000      	movs	r0, #0
 8011ece:	4798      	blx	r3
  FuncDriver.GetYSize(0, &DrawProp->LcdYsize);
 8011ed0:	4b07      	ldr	r3, [pc, #28]	@ (8011ef0 <UTIL_LCD_SetFuncDriver+0x98>)
 8011ed2:	6a1b      	ldr	r3, [r3, #32]
 8011ed4:	4a09      	ldr	r2, [pc, #36]	@ (8011efc <UTIL_LCD_SetFuncDriver+0xa4>)
 8011ed6:	4611      	mov	r1, r2
 8011ed8:	2000      	movs	r0, #0
 8011eda:	4798      	blx	r3
  FuncDriver.GetFormat(0, &DrawProp->LcdPixelFormat);
 8011edc:	4b04      	ldr	r3, [pc, #16]	@ (8011ef0 <UTIL_LCD_SetFuncDriver+0x98>)
 8011ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011ee0:	4a07      	ldr	r2, [pc, #28]	@ (8011f00 <UTIL_LCD_SetFuncDriver+0xa8>)
 8011ee2:	4611      	mov	r1, r2
 8011ee4:	2000      	movs	r0, #0
 8011ee6:	4798      	blx	r3
}
 8011ee8:	bf00      	nop
 8011eea:	3708      	adds	r7, #8
 8011eec:	46bd      	mov	sp, r7
 8011eee:	bd80      	pop	{r7, pc}
 8011ef0:	20002638 	.word	0x20002638
 8011ef4:	200025f8 	.word	0x200025f8
 8011ef8:	2000260c 	.word	0x2000260c
 8011efc:	20002610 	.word	0x20002610
 8011f00:	20002614 	.word	0x20002614

08011f04 <UTIL_LCD_SetDevice>:
/**
  * @brief  Set the LCD instance to be used.
  * @param  Device  LCD instance
  */
void UTIL_LCD_SetDevice(uint32_t Device)
{
 8011f04:	b580      	push	{r7, lr}
 8011f06:	b082      	sub	sp, #8
 8011f08:	af00      	add	r7, sp, #0
 8011f0a:	6078      	str	r0, [r7, #4]
  DrawProp->LcdDevice = Device;
 8011f0c:	4a09      	ldr	r2, [pc, #36]	@ (8011f34 <UTIL_LCD_SetDevice+0x30>)
 8011f0e:	687b      	ldr	r3, [r7, #4]
 8011f10:	6113      	str	r3, [r2, #16]
  FuncDriver.GetXSize(Device, &DrawProp->LcdXsize);
 8011f12:	4b09      	ldr	r3, [pc, #36]	@ (8011f38 <UTIL_LCD_SetDevice+0x34>)
 8011f14:	69db      	ldr	r3, [r3, #28]
 8011f16:	4a09      	ldr	r2, [pc, #36]	@ (8011f3c <UTIL_LCD_SetDevice+0x38>)
 8011f18:	4611      	mov	r1, r2
 8011f1a:	6878      	ldr	r0, [r7, #4]
 8011f1c:	4798      	blx	r3
  FuncDriver.GetYSize(Device, &DrawProp->LcdYsize);
 8011f1e:	4b06      	ldr	r3, [pc, #24]	@ (8011f38 <UTIL_LCD_SetDevice+0x34>)
 8011f20:	6a1b      	ldr	r3, [r3, #32]
 8011f22:	4a07      	ldr	r2, [pc, #28]	@ (8011f40 <UTIL_LCD_SetDevice+0x3c>)
 8011f24:	4611      	mov	r1, r2
 8011f26:	6878      	ldr	r0, [r7, #4]
 8011f28:	4798      	blx	r3
}
 8011f2a:	bf00      	nop
 8011f2c:	3708      	adds	r7, #8
 8011f2e:	46bd      	mov	sp, r7
 8011f30:	bd80      	pop	{r7, pc}
 8011f32:	bf00      	nop
 8011f34:	200025f8 	.word	0x200025f8
 8011f38:	20002638 	.word	0x20002638
 8011f3c:	2000260c 	.word	0x2000260c
 8011f40:	20002610 	.word	0x20002610

08011f44 <UTIL_LCD_SetTextColor>:
/**
  * @brief  Sets the LCD text color.
  * @param  Color  Text color code
  */
void UTIL_LCD_SetTextColor(uint32_t Color)
{
 8011f44:	b480      	push	{r7}
 8011f46:	b083      	sub	sp, #12
 8011f48:	af00      	add	r7, sp, #0
 8011f4a:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].TextColor = Color;
 8011f4c:	4b06      	ldr	r3, [pc, #24]	@ (8011f68 <UTIL_LCD_SetTextColor+0x24>)
 8011f4e:	68db      	ldr	r3, [r3, #12]
 8011f50:	4a05      	ldr	r2, [pc, #20]	@ (8011f68 <UTIL_LCD_SetTextColor+0x24>)
 8011f52:	015b      	lsls	r3, r3, #5
 8011f54:	4413      	add	r3, r2
 8011f56:	687a      	ldr	r2, [r7, #4]
 8011f58:	601a      	str	r2, [r3, #0]
}
 8011f5a:	bf00      	nop
 8011f5c:	370c      	adds	r7, #12
 8011f5e:	46bd      	mov	sp, r7
 8011f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f64:	4770      	bx	lr
 8011f66:	bf00      	nop
 8011f68:	200025f8 	.word	0x200025f8

08011f6c <UTIL_LCD_SetBackColor>:
/**
  * @brief  Sets the LCD background color.
  * @param  Color  Layer background color code
  */
void UTIL_LCD_SetBackColor(uint32_t Color)
{
 8011f6c:	b480      	push	{r7}
 8011f6e:	b083      	sub	sp, #12
 8011f70:	af00      	add	r7, sp, #0
 8011f72:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].BackColor = Color;
 8011f74:	4b06      	ldr	r3, [pc, #24]	@ (8011f90 <UTIL_LCD_SetBackColor+0x24>)
 8011f76:	68db      	ldr	r3, [r3, #12]
 8011f78:	4a05      	ldr	r2, [pc, #20]	@ (8011f90 <UTIL_LCD_SetBackColor+0x24>)
 8011f7a:	015b      	lsls	r3, r3, #5
 8011f7c:	4413      	add	r3, r2
 8011f7e:	3304      	adds	r3, #4
 8011f80:	687a      	ldr	r2, [r7, #4]
 8011f82:	601a      	str	r2, [r3, #0]
}
 8011f84:	bf00      	nop
 8011f86:	370c      	adds	r7, #12
 8011f88:	46bd      	mov	sp, r7
 8011f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f8e:	4770      	bx	lr
 8011f90:	200025f8 	.word	0x200025f8

08011f94 <UTIL_LCD_SetFont>:
/**
  * @brief  Sets the LCD text font.
  * @param  fonts  Layer font to be used
  */
void UTIL_LCD_SetFont(sFONT *fonts)
{
 8011f94:	b480      	push	{r7}
 8011f96:	b083      	sub	sp, #12
 8011f98:	af00      	add	r7, sp, #0
 8011f9a:	6078      	str	r0, [r7, #4]
  DrawProp[DrawProp->LcdLayer].pFont = fonts;
 8011f9c:	4b06      	ldr	r3, [pc, #24]	@ (8011fb8 <UTIL_LCD_SetFont+0x24>)
 8011f9e:	68db      	ldr	r3, [r3, #12]
 8011fa0:	4a05      	ldr	r2, [pc, #20]	@ (8011fb8 <UTIL_LCD_SetFont+0x24>)
 8011fa2:	015b      	lsls	r3, r3, #5
 8011fa4:	4413      	add	r3, r2
 8011fa6:	3308      	adds	r3, #8
 8011fa8:	687a      	ldr	r2, [r7, #4]
 8011faa:	601a      	str	r2, [r3, #0]
}
 8011fac:	bf00      	nop
 8011fae:	370c      	adds	r7, #12
 8011fb0:	46bd      	mov	sp, r7
 8011fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fb6:	4770      	bx	lr
 8011fb8:	200025f8 	.word	0x200025f8

08011fbc <UTIL_LCD_GetFont>:
/**
  * @brief  Gets the LCD text font.
  * @retval Used layer font
  */
sFONT *UTIL_LCD_GetFont(void)
{
 8011fbc:	b480      	push	{r7}
 8011fbe:	af00      	add	r7, sp, #0
  return DrawProp[DrawProp->LcdLayer].pFont;
 8011fc0:	4b05      	ldr	r3, [pc, #20]	@ (8011fd8 <UTIL_LCD_GetFont+0x1c>)
 8011fc2:	68db      	ldr	r3, [r3, #12]
 8011fc4:	4a04      	ldr	r2, [pc, #16]	@ (8011fd8 <UTIL_LCD_GetFont+0x1c>)
 8011fc6:	015b      	lsls	r3, r3, #5
 8011fc8:	4413      	add	r3, r2
 8011fca:	3308      	adds	r3, #8
 8011fcc:	681b      	ldr	r3, [r3, #0]
}
 8011fce:	4618      	mov	r0, r3
 8011fd0:	46bd      	mov	sp, r7
 8011fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fd6:	4770      	bx	lr
 8011fd8:	200025f8 	.word	0x200025f8

08011fdc <UTIL_LCD_FillRGBRect>:
  * @param  Xpos    X position
  * @param  Ypos    Y position
  * @param  Length  Line length
  */
void UTIL_LCD_FillRGBRect(uint32_t Xpos, uint32_t Ypos, uint8_t *pData, uint32_t Width, uint32_t Height)
{
 8011fdc:	b590      	push	{r4, r7, lr}
 8011fde:	b087      	sub	sp, #28
 8011fe0:	af02      	add	r7, sp, #8
 8011fe2:	60f8      	str	r0, [r7, #12]
 8011fe4:	60b9      	str	r1, [r7, #8]
 8011fe6:	607a      	str	r2, [r7, #4]
 8011fe8:	603b      	str	r3, [r7, #0]
  /* Write RGB rectangle data */
  FuncDriver.FillRGBRect(DrawProp->LcdDevice, Xpos, Ypos, pData, Width, Height);
 8011fea:	4b08      	ldr	r3, [pc, #32]	@ (801200c <UTIL_LCD_FillRGBRect+0x30>)
 8011fec:	685c      	ldr	r4, [r3, #4]
 8011fee:	4b08      	ldr	r3, [pc, #32]	@ (8012010 <UTIL_LCD_FillRGBRect+0x34>)
 8011ff0:	6918      	ldr	r0, [r3, #16]
 8011ff2:	6a3b      	ldr	r3, [r7, #32]
 8011ff4:	9301      	str	r3, [sp, #4]
 8011ff6:	683b      	ldr	r3, [r7, #0]
 8011ff8:	9300      	str	r3, [sp, #0]
 8011ffa:	687b      	ldr	r3, [r7, #4]
 8011ffc:	68ba      	ldr	r2, [r7, #8]
 8011ffe:	68f9      	ldr	r1, [r7, #12]
 8012000:	47a0      	blx	r4
}
 8012002:	bf00      	nop
 8012004:	3714      	adds	r7, #20
 8012006:	46bd      	mov	sp, r7
 8012008:	bd90      	pop	{r4, r7, pc}
 801200a:	bf00      	nop
 801200c:	20002638 	.word	0x20002638
 8012010:	200025f8 	.word	0x200025f8

08012014 <UTIL_LCD_DisplayChar>:
  * @param  Ypos Line where to display the character shape.
  * @param  Ascii Character ascii code
  *           This parameter must be a number between Min_Data = 0x20 and Max_Data = 0x7E
  */
void UTIL_LCD_DisplayChar(uint32_t Xpos, uint32_t Ypos, uint8_t Ascii)
{
 8012014:	b580      	push	{r7, lr}
 8012016:	b084      	sub	sp, #16
 8012018:	af00      	add	r7, sp, #0
 801201a:	60f8      	str	r0, [r7, #12]
 801201c:	60b9      	str	r1, [r7, #8]
 801201e:	4613      	mov	r3, r2
 8012020:	71fb      	strb	r3, [r7, #7]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 8012022:	4b16      	ldr	r3, [pc, #88]	@ (801207c <UTIL_LCD_DisplayChar+0x68>)
 8012024:	68db      	ldr	r3, [r3, #12]
 8012026:	4a15      	ldr	r2, [pc, #84]	@ (801207c <UTIL_LCD_DisplayChar+0x68>)
 8012028:	015b      	lsls	r3, r3, #5
 801202a:	4413      	add	r3, r2
 801202c:	3308      	adds	r3, #8
 801202e:	681b      	ldr	r3, [r3, #0]
 8012030:	681a      	ldr	r2, [r3, #0]
 8012032:	79fb      	ldrb	r3, [r7, #7]
 8012034:	3b20      	subs	r3, #32
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 8012036:	4911      	ldr	r1, [pc, #68]	@ (801207c <UTIL_LCD_DisplayChar+0x68>)
 8012038:	68c9      	ldr	r1, [r1, #12]
 801203a:	4810      	ldr	r0, [pc, #64]	@ (801207c <UTIL_LCD_DisplayChar+0x68>)
 801203c:	0149      	lsls	r1, r1, #5
 801203e:	4401      	add	r1, r0
 8012040:	3108      	adds	r1, #8
 8012042:	6809      	ldr	r1, [r1, #0]
 8012044:	88c9      	ldrh	r1, [r1, #6]
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 8012046:	fb03 f101 	mul.w	r1, r3, r1
  DrawProp[DrawProp->LcdLayer].pFont->Height * ((DrawProp[DrawProp->LcdLayer].pFont->Width + 7) / 8)]);
 801204a:	4b0c      	ldr	r3, [pc, #48]	@ (801207c <UTIL_LCD_DisplayChar+0x68>)
 801204c:	68db      	ldr	r3, [r3, #12]
 801204e:	480b      	ldr	r0, [pc, #44]	@ (801207c <UTIL_LCD_DisplayChar+0x68>)
 8012050:	015b      	lsls	r3, r3, #5
 8012052:	4403      	add	r3, r0
 8012054:	3308      	adds	r3, #8
 8012056:	681b      	ldr	r3, [r3, #0]
 8012058:	889b      	ldrh	r3, [r3, #4]
 801205a:	3307      	adds	r3, #7
 801205c:	2b00      	cmp	r3, #0
 801205e:	da00      	bge.n	8012062 <UTIL_LCD_DisplayChar+0x4e>
 8012060:	3307      	adds	r3, #7
 8012062:	10db      	asrs	r3, r3, #3
 8012064:	fb01 f303 	mul.w	r3, r1, r3
  DrawChar(Xpos, Ypos, &DrawProp[DrawProp->LcdLayer].pFont->table[(Ascii-' ') *\
 8012068:	4413      	add	r3, r2
 801206a:	461a      	mov	r2, r3
 801206c:	68b9      	ldr	r1, [r7, #8]
 801206e:	68f8      	ldr	r0, [r7, #12]
 8012070:	f000 f8b4 	bl	80121dc <DrawChar>
}
 8012074:	bf00      	nop
 8012076:	3710      	adds	r7, #16
 8012078:	46bd      	mov	sp, r7
 801207a:	bd80      	pop	{r7, pc}
 801207c:	200025f8 	.word	0x200025f8

08012080 <UTIL_LCD_DisplayStringAt>:
  *            @arg  CENTER_MODE
  *            @arg  RIGHT_MODE
  *            @arg  LEFT_MODE
  */
void UTIL_LCD_DisplayStringAt(uint32_t Xpos, uint32_t Ypos, uint8_t *Text, Text_AlignModeTypdef Mode)
{
 8012080:	b580      	push	{r7, lr}
 8012082:	b08a      	sub	sp, #40	@ 0x28
 8012084:	af00      	add	r7, sp, #0
 8012086:	60f8      	str	r0, [r7, #12]
 8012088:	60b9      	str	r1, [r7, #8]
 801208a:	607a      	str	r2, [r7, #4]
 801208c:	70fb      	strb	r3, [r7, #3]
  uint32_t refcolumn = 1, i = 0;
 801208e:	2301      	movs	r3, #1
 8012090:	627b      	str	r3, [r7, #36]	@ 0x24
 8012092:	2300      	movs	r3, #0
 8012094:	623b      	str	r3, [r7, #32]
  uint32_t size = 0, xsize = 0;
 8012096:	2300      	movs	r3, #0
 8012098:	61fb      	str	r3, [r7, #28]
 801209a:	2300      	movs	r3, #0
 801209c:	617b      	str	r3, [r7, #20]
  uint8_t  *ptr = Text;
 801209e:	687b      	ldr	r3, [r7, #4]
 80120a0:	61bb      	str	r3, [r7, #24]

  /* Get the text size */
  while (*ptr++) size ++ ;
 80120a2:	e002      	b.n	80120aa <UTIL_LCD_DisplayStringAt+0x2a>
 80120a4:	69fb      	ldr	r3, [r7, #28]
 80120a6:	3301      	adds	r3, #1
 80120a8:	61fb      	str	r3, [r7, #28]
 80120aa:	69bb      	ldr	r3, [r7, #24]
 80120ac:	1c5a      	adds	r2, r3, #1
 80120ae:	61ba      	str	r2, [r7, #24]
 80120b0:	781b      	ldrb	r3, [r3, #0]
 80120b2:	2b00      	cmp	r3, #0
 80120b4:	d1f6      	bne.n	80120a4 <UTIL_LCD_DisplayStringAt+0x24>

  /* Characters number per line */
  xsize = (DrawProp->LcdXsize/DrawProp[DrawProp->LcdLayer].pFont->Width);
 80120b6:	4b48      	ldr	r3, [pc, #288]	@ (80121d8 <UTIL_LCD_DisplayStringAt+0x158>)
 80120b8:	695b      	ldr	r3, [r3, #20]
 80120ba:	4a47      	ldr	r2, [pc, #284]	@ (80121d8 <UTIL_LCD_DisplayStringAt+0x158>)
 80120bc:	68d2      	ldr	r2, [r2, #12]
 80120be:	4946      	ldr	r1, [pc, #280]	@ (80121d8 <UTIL_LCD_DisplayStringAt+0x158>)
 80120c0:	0152      	lsls	r2, r2, #5
 80120c2:	440a      	add	r2, r1
 80120c4:	3208      	adds	r2, #8
 80120c6:	6812      	ldr	r2, [r2, #0]
 80120c8:	8892      	ldrh	r2, [r2, #4]
 80120ca:	fbb3 f3f2 	udiv	r3, r3, r2
 80120ce:	617b      	str	r3, [r7, #20]

  switch (Mode)
 80120d0:	78fb      	ldrb	r3, [r7, #3]
 80120d2:	2b03      	cmp	r3, #3
 80120d4:	d018      	beq.n	8012108 <UTIL_LCD_DisplayStringAt+0x88>
 80120d6:	2b03      	cmp	r3, #3
 80120d8:	dc2a      	bgt.n	8012130 <UTIL_LCD_DisplayStringAt+0xb0>
 80120da:	2b01      	cmp	r3, #1
 80120dc:	d002      	beq.n	80120e4 <UTIL_LCD_DisplayStringAt+0x64>
 80120de:	2b02      	cmp	r3, #2
 80120e0:	d015      	beq.n	801210e <UTIL_LCD_DisplayStringAt+0x8e>
 80120e2:	e025      	b.n	8012130 <UTIL_LCD_DisplayStringAt+0xb0>
  {
  case CENTER_MODE:
    {
      refcolumn = Xpos + ((xsize - size)* DrawProp[DrawProp->LcdLayer].pFont->Width) / 2;
 80120e4:	697a      	ldr	r2, [r7, #20]
 80120e6:	69fb      	ldr	r3, [r7, #28]
 80120e8:	1ad3      	subs	r3, r2, r3
 80120ea:	4a3b      	ldr	r2, [pc, #236]	@ (80121d8 <UTIL_LCD_DisplayStringAt+0x158>)
 80120ec:	68d2      	ldr	r2, [r2, #12]
 80120ee:	493a      	ldr	r1, [pc, #232]	@ (80121d8 <UTIL_LCD_DisplayStringAt+0x158>)
 80120f0:	0152      	lsls	r2, r2, #5
 80120f2:	440a      	add	r2, r1
 80120f4:	3208      	adds	r2, #8
 80120f6:	6812      	ldr	r2, [r2, #0]
 80120f8:	8892      	ldrh	r2, [r2, #4]
 80120fa:	fb02 f303 	mul.w	r3, r2, r3
 80120fe:	085b      	lsrs	r3, r3, #1
 8012100:	68fa      	ldr	r2, [r7, #12]
 8012102:	4413      	add	r3, r2
 8012104:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8012106:	e016      	b.n	8012136 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case LEFT_MODE:
    {
      refcolumn = Xpos;
 8012108:	68fb      	ldr	r3, [r7, #12]
 801210a:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801210c:	e013      	b.n	8012136 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  case RIGHT_MODE:
    {
      refcolumn = - Xpos + ((xsize - size)*DrawProp[DrawProp->LcdLayer].pFont->Width);
 801210e:	697a      	ldr	r2, [r7, #20]
 8012110:	69fb      	ldr	r3, [r7, #28]
 8012112:	1ad3      	subs	r3, r2, r3
 8012114:	4a30      	ldr	r2, [pc, #192]	@ (80121d8 <UTIL_LCD_DisplayStringAt+0x158>)
 8012116:	68d2      	ldr	r2, [r2, #12]
 8012118:	492f      	ldr	r1, [pc, #188]	@ (80121d8 <UTIL_LCD_DisplayStringAt+0x158>)
 801211a:	0152      	lsls	r2, r2, #5
 801211c:	440a      	add	r2, r1
 801211e:	3208      	adds	r2, #8
 8012120:	6812      	ldr	r2, [r2, #0]
 8012122:	8892      	ldrh	r2, [r2, #4]
 8012124:	fb03 f202 	mul.w	r2, r3, r2
 8012128:	68fb      	ldr	r3, [r7, #12]
 801212a:	1ad3      	subs	r3, r2, r3
 801212c:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 801212e:	e002      	b.n	8012136 <UTIL_LCD_DisplayStringAt+0xb6>
    }
  default:
    {
      refcolumn = Xpos;
 8012130:	68fb      	ldr	r3, [r7, #12]
 8012132:	627b      	str	r3, [r7, #36]	@ 0x24
      break;
 8012134:	bf00      	nop
    }
  }

  /* Check that the Start column is located in the screen */
  if ((refcolumn < 1) || (refcolumn >= 0x8000))
 8012136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012138:	2b00      	cmp	r3, #0
 801213a:	d003      	beq.n	8012144 <UTIL_LCD_DisplayStringAt+0xc4>
 801213c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801213e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012142:	d31b      	bcc.n	801217c <UTIL_LCD_DisplayStringAt+0xfc>
  {
    refcolumn = 1;
 8012144:	2301      	movs	r3, #1
 8012146:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Send the string character by character on LCD */
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 8012148:	e018      	b.n	801217c <UTIL_LCD_DisplayStringAt+0xfc>
  {
    /* Display one character on LCD */
    UTIL_LCD_DisplayChar(refcolumn, Ypos, *Text);
 801214a:	687b      	ldr	r3, [r7, #4]
 801214c:	781b      	ldrb	r3, [r3, #0]
 801214e:	461a      	mov	r2, r3
 8012150:	68b9      	ldr	r1, [r7, #8]
 8012152:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8012154:	f7ff ff5e 	bl	8012014 <UTIL_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[DrawProp->LcdLayer].pFont->Width;
 8012158:	4b1f      	ldr	r3, [pc, #124]	@ (80121d8 <UTIL_LCD_DisplayStringAt+0x158>)
 801215a:	68db      	ldr	r3, [r3, #12]
 801215c:	4a1e      	ldr	r2, [pc, #120]	@ (80121d8 <UTIL_LCD_DisplayStringAt+0x158>)
 801215e:	015b      	lsls	r3, r3, #5
 8012160:	4413      	add	r3, r2
 8012162:	3308      	adds	r3, #8
 8012164:	681b      	ldr	r3, [r3, #0]
 8012166:	889b      	ldrh	r3, [r3, #4]
 8012168:	461a      	mov	r2, r3
 801216a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801216c:	4413      	add	r3, r2
 801216e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Point on the next character */
    Text++;
 8012170:	687b      	ldr	r3, [r7, #4]
 8012172:	3301      	adds	r3, #1
 8012174:	607b      	str	r3, [r7, #4]
    i++;
 8012176:	6a3b      	ldr	r3, [r7, #32]
 8012178:	3301      	adds	r3, #1
 801217a:	623b      	str	r3, [r7, #32]
  while ((*Text != 0) & (((DrawProp->LcdXsize - (i*DrawProp[DrawProp->LcdLayer].pFont->Width)) & 0xFFFF) >= DrawProp[DrawProp->LcdLayer].pFont->Width))
 801217c:	687b      	ldr	r3, [r7, #4]
 801217e:	781b      	ldrb	r3, [r3, #0]
 8012180:	2b00      	cmp	r3, #0
 8012182:	bf14      	ite	ne
 8012184:	2301      	movne	r3, #1
 8012186:	2300      	moveq	r3, #0
 8012188:	b2da      	uxtb	r2, r3
 801218a:	4b13      	ldr	r3, [pc, #76]	@ (80121d8 <UTIL_LCD_DisplayStringAt+0x158>)
 801218c:	6959      	ldr	r1, [r3, #20]
 801218e:	4b12      	ldr	r3, [pc, #72]	@ (80121d8 <UTIL_LCD_DisplayStringAt+0x158>)
 8012190:	68db      	ldr	r3, [r3, #12]
 8012192:	4811      	ldr	r0, [pc, #68]	@ (80121d8 <UTIL_LCD_DisplayStringAt+0x158>)
 8012194:	015b      	lsls	r3, r3, #5
 8012196:	4403      	add	r3, r0
 8012198:	3308      	adds	r3, #8
 801219a:	681b      	ldr	r3, [r3, #0]
 801219c:	889b      	ldrh	r3, [r3, #4]
 801219e:	4618      	mov	r0, r3
 80121a0:	6a3b      	ldr	r3, [r7, #32]
 80121a2:	fb00 f303 	mul.w	r3, r0, r3
 80121a6:	1acb      	subs	r3, r1, r3
 80121a8:	b29b      	uxth	r3, r3
 80121aa:	490b      	ldr	r1, [pc, #44]	@ (80121d8 <UTIL_LCD_DisplayStringAt+0x158>)
 80121ac:	68c9      	ldr	r1, [r1, #12]
 80121ae:	480a      	ldr	r0, [pc, #40]	@ (80121d8 <UTIL_LCD_DisplayStringAt+0x158>)
 80121b0:	0149      	lsls	r1, r1, #5
 80121b2:	4401      	add	r1, r0
 80121b4:	3108      	adds	r1, #8
 80121b6:	6809      	ldr	r1, [r1, #0]
 80121b8:	8889      	ldrh	r1, [r1, #4]
 80121ba:	428b      	cmp	r3, r1
 80121bc:	bf2c      	ite	cs
 80121be:	2301      	movcs	r3, #1
 80121c0:	2300      	movcc	r3, #0
 80121c2:	b2db      	uxtb	r3, r3
 80121c4:	4013      	ands	r3, r2
 80121c6:	b2db      	uxtb	r3, r3
 80121c8:	2b00      	cmp	r3, #0
 80121ca:	d1be      	bne.n	801214a <UTIL_LCD_DisplayStringAt+0xca>
  }
}
 80121cc:	bf00      	nop
 80121ce:	bf00      	nop
 80121d0:	3728      	adds	r7, #40	@ 0x28
 80121d2:	46bd      	mov	sp, r7
 80121d4:	bd80      	pop	{r7, pc}
 80121d6:	bf00      	nop
 80121d8:	200025f8 	.word	0x200025f8

080121dc <DrawChar>:
  * @param  Xpos  Line where to display the character shape
  * @param  Ypos  Start column address
  * @param  pData Pointer to the character data
  */
static void DrawChar(uint32_t Xpos, uint32_t Ypos, const uint8_t *pData)
{
 80121dc:	b580      	push	{r7, lr}
 80121de:	b0b2      	sub	sp, #200	@ 0xc8
 80121e0:	af02      	add	r7, sp, #8
 80121e2:	60f8      	str	r0, [r7, #12]
 80121e4:	60b9      	str	r1, [r7, #8]
 80121e6:	607a      	str	r2, [r7, #4]
  uint32_t i = 0, j = 0, offset;
 80121e8:	2300      	movs	r3, #0
 80121ea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80121ee:	2300      	movs	r3, #0
 80121f0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t height, width;
  uint8_t  *pchar;
  uint32_t line;

  height = DrawProp[DrawProp->LcdLayer].pFont->Height;
 80121f4:	4ba5      	ldr	r3, [pc, #660]	@ (801248c <DrawChar+0x2b0>)
 80121f6:	68db      	ldr	r3, [r3, #12]
 80121f8:	4aa4      	ldr	r2, [pc, #656]	@ (801248c <DrawChar+0x2b0>)
 80121fa:	015b      	lsls	r3, r3, #5
 80121fc:	4413      	add	r3, r2
 80121fe:	3308      	adds	r3, #8
 8012200:	681b      	ldr	r3, [r3, #0]
 8012202:	88db      	ldrh	r3, [r3, #6]
 8012204:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  width  = DrawProp[DrawProp->LcdLayer].pFont->Width;
 8012208:	4ba0      	ldr	r3, [pc, #640]	@ (801248c <DrawChar+0x2b0>)
 801220a:	68db      	ldr	r3, [r3, #12]
 801220c:	4a9f      	ldr	r2, [pc, #636]	@ (801248c <DrawChar+0x2b0>)
 801220e:	015b      	lsls	r3, r3, #5
 8012210:	4413      	add	r3, r2
 8012212:	3308      	adds	r3, #8
 8012214:	681b      	ldr	r3, [r3, #0]
 8012216:	889b      	ldrh	r3, [r3, #4]
 8012218:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint16_t rgb565[24];
  uint32_t argb8888[24];

  offset =  8 *((width + 7)/8) -  width ;
 801221c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012220:	3307      	adds	r3, #7
 8012222:	f023 0207 	bic.w	r2, r3, #7
 8012226:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801222a:	1ad3      	subs	r3, r2, r3
 801222c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  for(i = 0; i < height; i++)
 8012230:	2300      	movs	r3, #0
 8012232:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8012236:	e11c      	b.n	8012472 <DrawChar+0x296>
  {
    pchar = ((uint8_t *)pData + (width + 7)/8 * i);
 8012238:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801223c:	3307      	adds	r3, #7
 801223e:	08db      	lsrs	r3, r3, #3
 8012240:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8012244:	fb02 f303 	mul.w	r3, r2, r3
 8012248:	687a      	ldr	r2, [r7, #4]
 801224a:	4413      	add	r3, r2
 801224c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

    switch(((width + 7)/8))
 8012250:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012254:	3307      	adds	r3, #7
 8012256:	08db      	lsrs	r3, r3, #3
 8012258:	2b01      	cmp	r3, #1
 801225a:	d002      	beq.n	8012262 <DrawChar+0x86>
 801225c:	2b02      	cmp	r3, #2
 801225e:	d006      	beq.n	801226e <DrawChar+0x92>
 8012260:	e011      	b.n	8012286 <DrawChar+0xaa>
    {

    case 1:
      line =  pchar[0];
 8012262:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012266:	781b      	ldrb	r3, [r3, #0]
 8012268:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 801226c:	e01d      	b.n	80122aa <DrawChar+0xce>

    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 801226e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012272:	781b      	ldrb	r3, [r3, #0]
 8012274:	021b      	lsls	r3, r3, #8
 8012276:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 801227a:	3201      	adds	r2, #1
 801227c:	7812      	ldrb	r2, [r2, #0]
 801227e:	4313      	orrs	r3, r2
 8012280:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 8012284:	e011      	b.n	80122aa <DrawChar+0xce>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];
 8012286:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801228a:	781b      	ldrb	r3, [r3, #0]
 801228c:	041a      	lsls	r2, r3, #16
 801228e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8012292:	3301      	adds	r3, #1
 8012294:	781b      	ldrb	r3, [r3, #0]
 8012296:	021b      	lsls	r3, r3, #8
 8012298:	4313      	orrs	r3, r2
 801229a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 801229e:	3202      	adds	r2, #2
 80122a0:	7812      	ldrb	r2, [r2, #0]
 80122a2:	4313      	orrs	r3, r2
 80122a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      break;
 80122a8:	bf00      	nop
    }

    if(DrawProp[DrawProp->LcdLayer].LcdPixelFormat == LCD_PIXEL_FORMAT_RGB565)
 80122aa:	4b78      	ldr	r3, [pc, #480]	@ (801248c <DrawChar+0x2b0>)
 80122ac:	68db      	ldr	r3, [r3, #12]
 80122ae:	4a77      	ldr	r2, [pc, #476]	@ (801248c <DrawChar+0x2b0>)
 80122b0:	015b      	lsls	r3, r3, #5
 80122b2:	4413      	add	r3, r2
 80122b4:	331c      	adds	r3, #28
 80122b6:	681b      	ldr	r3, [r3, #0]
 80122b8:	2b02      	cmp	r3, #2
 80122ba:	f040 808c 	bne.w	80123d6 <DrawChar+0x1fa>
    {
      for (j = 0; j < width; j++)
 80122be:	2300      	movs	r3, #0
 80122c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80122c4:	e074      	b.n	80123b0 <DrawChar+0x1d4>
      {
        if(line & (1 << (width- j + offset- 1)))
 80122c6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80122ca:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80122ce:	1ad2      	subs	r2, r2, r3
 80122d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80122d4:	4413      	add	r3, r2
 80122d6:	3b01      	subs	r3, #1
 80122d8:	2201      	movs	r2, #1
 80122da:	fa02 f303 	lsl.w	r3, r2, r3
 80122de:	461a      	mov	r2, r3
 80122e0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80122e4:	4013      	ands	r3, r2
 80122e6:	2b00      	cmp	r3, #0
 80122e8:	d02d      	beq.n	8012346 <DrawChar+0x16a>
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].TextColor);
 80122ea:	4b68      	ldr	r3, [pc, #416]	@ (801248c <DrawChar+0x2b0>)
 80122ec:	68db      	ldr	r3, [r3, #12]
 80122ee:	4a67      	ldr	r2, [pc, #412]	@ (801248c <DrawChar+0x2b0>)
 80122f0:	015b      	lsls	r3, r3, #5
 80122f2:	4413      	add	r3, r2
 80122f4:	681b      	ldr	r3, [r3, #0]
 80122f6:	08db      	lsrs	r3, r3, #3
 80122f8:	b29b      	uxth	r3, r3
 80122fa:	f003 031f 	and.w	r3, r3, #31
 80122fe:	b29a      	uxth	r2, r3
 8012300:	4b62      	ldr	r3, [pc, #392]	@ (801248c <DrawChar+0x2b0>)
 8012302:	68db      	ldr	r3, [r3, #12]
 8012304:	4961      	ldr	r1, [pc, #388]	@ (801248c <DrawChar+0x2b0>)
 8012306:	015b      	lsls	r3, r3, #5
 8012308:	440b      	add	r3, r1
 801230a:	681b      	ldr	r3, [r3, #0]
 801230c:	0a9b      	lsrs	r3, r3, #10
 801230e:	b29b      	uxth	r3, r3
 8012310:	015b      	lsls	r3, r3, #5
 8012312:	b29b      	uxth	r3, r3
 8012314:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8012318:	b29b      	uxth	r3, r3
 801231a:	4313      	orrs	r3, r2
 801231c:	b29a      	uxth	r2, r3
 801231e:	4b5b      	ldr	r3, [pc, #364]	@ (801248c <DrawChar+0x2b0>)
 8012320:	68db      	ldr	r3, [r3, #12]
 8012322:	495a      	ldr	r1, [pc, #360]	@ (801248c <DrawChar+0x2b0>)
 8012324:	015b      	lsls	r3, r3, #5
 8012326:	440b      	add	r3, r1
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	0cdb      	lsrs	r3, r3, #19
 801232c:	b29b      	uxth	r3, r3
 801232e:	02db      	lsls	r3, r3, #11
 8012330:	b29b      	uxth	r3, r3
 8012332:	4313      	orrs	r3, r2
 8012334:	b29a      	uxth	r2, r3
 8012336:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801233a:	005b      	lsls	r3, r3, #1
 801233c:	33c0      	adds	r3, #192	@ 0xc0
 801233e:	443b      	add	r3, r7
 8012340:	f823 2c4c 	strh.w	r2, [r3, #-76]
 8012344:	e02f      	b.n	80123a6 <DrawChar+0x1ca>
        }
        else
        {
          rgb565[j] = CONVERTARGB88882RGB565(DrawProp[DrawProp->LcdLayer].BackColor);
 8012346:	4b51      	ldr	r3, [pc, #324]	@ (801248c <DrawChar+0x2b0>)
 8012348:	68db      	ldr	r3, [r3, #12]
 801234a:	4a50      	ldr	r2, [pc, #320]	@ (801248c <DrawChar+0x2b0>)
 801234c:	015b      	lsls	r3, r3, #5
 801234e:	4413      	add	r3, r2
 8012350:	3304      	adds	r3, #4
 8012352:	681b      	ldr	r3, [r3, #0]
 8012354:	08db      	lsrs	r3, r3, #3
 8012356:	b29b      	uxth	r3, r3
 8012358:	f003 031f 	and.w	r3, r3, #31
 801235c:	b29a      	uxth	r2, r3
 801235e:	4b4b      	ldr	r3, [pc, #300]	@ (801248c <DrawChar+0x2b0>)
 8012360:	68db      	ldr	r3, [r3, #12]
 8012362:	494a      	ldr	r1, [pc, #296]	@ (801248c <DrawChar+0x2b0>)
 8012364:	015b      	lsls	r3, r3, #5
 8012366:	440b      	add	r3, r1
 8012368:	3304      	adds	r3, #4
 801236a:	681b      	ldr	r3, [r3, #0]
 801236c:	0a9b      	lsrs	r3, r3, #10
 801236e:	b29b      	uxth	r3, r3
 8012370:	015b      	lsls	r3, r3, #5
 8012372:	b29b      	uxth	r3, r3
 8012374:	f403 63fc 	and.w	r3, r3, #2016	@ 0x7e0
 8012378:	b29b      	uxth	r3, r3
 801237a:	4313      	orrs	r3, r2
 801237c:	b29a      	uxth	r2, r3
 801237e:	4b43      	ldr	r3, [pc, #268]	@ (801248c <DrawChar+0x2b0>)
 8012380:	68db      	ldr	r3, [r3, #12]
 8012382:	4942      	ldr	r1, [pc, #264]	@ (801248c <DrawChar+0x2b0>)
 8012384:	015b      	lsls	r3, r3, #5
 8012386:	440b      	add	r3, r1
 8012388:	3304      	adds	r3, #4
 801238a:	681b      	ldr	r3, [r3, #0]
 801238c:	0cdb      	lsrs	r3, r3, #19
 801238e:	b29b      	uxth	r3, r3
 8012390:	02db      	lsls	r3, r3, #11
 8012392:	b29b      	uxth	r3, r3
 8012394:	4313      	orrs	r3, r2
 8012396:	b29a      	uxth	r2, r3
 8012398:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801239c:	005b      	lsls	r3, r3, #1
 801239e:	33c0      	adds	r3, #192	@ 0xc0
 80123a0:	443b      	add	r3, r7
 80123a2:	f823 2c4c 	strh.w	r2, [r3, #-76]
      for (j = 0; j < width; j++)
 80123a6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80123aa:	3301      	adds	r3, #1
 80123ac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80123b0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80123b4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80123b8:	429a      	cmp	r2, r3
 80123ba:	d384      	bcc.n	80122c6 <DrawChar+0xea>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&rgb565[0], width, 1);
 80123bc:	68b9      	ldr	r1, [r7, #8]
 80123be:	1c4b      	adds	r3, r1, #1
 80123c0:	60bb      	str	r3, [r7, #8]
 80123c2:	f107 0274 	add.w	r2, r7, #116	@ 0x74
 80123c6:	2301      	movs	r3, #1
 80123c8:	9300      	str	r3, [sp, #0]
 80123ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80123ce:	68f8      	ldr	r0, [r7, #12]
 80123d0:	f7ff fe04 	bl	8011fdc <UTIL_LCD_FillRGBRect>
 80123d4:	e048      	b.n	8012468 <DrawChar+0x28c>
    }
    else
    {
      for (j = 0; j < width; j++)
 80123d6:	2300      	movs	r3, #0
 80123d8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80123dc:	e032      	b.n	8012444 <DrawChar+0x268>
      {
        if(line & (1 << (width- j + offset- 1)))
 80123de:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80123e2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80123e6:	1ad2      	subs	r2, r2, r3
 80123e8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80123ec:	4413      	add	r3, r2
 80123ee:	3b01      	subs	r3, #1
 80123f0:	2201      	movs	r2, #1
 80123f2:	fa02 f303 	lsl.w	r3, r2, r3
 80123f6:	461a      	mov	r2, r3
 80123f8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80123fc:	4013      	ands	r3, r2
 80123fe:	2b00      	cmp	r3, #0
 8012400:	d00d      	beq.n	801241e <DrawChar+0x242>
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].TextColor;
 8012402:	4b22      	ldr	r3, [pc, #136]	@ (801248c <DrawChar+0x2b0>)
 8012404:	68db      	ldr	r3, [r3, #12]
 8012406:	4a21      	ldr	r2, [pc, #132]	@ (801248c <DrawChar+0x2b0>)
 8012408:	015b      	lsls	r3, r3, #5
 801240a:	4413      	add	r3, r2
 801240c:	681a      	ldr	r2, [r3, #0]
 801240e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012412:	009b      	lsls	r3, r3, #2
 8012414:	33c0      	adds	r3, #192	@ 0xc0
 8012416:	443b      	add	r3, r7
 8012418:	f843 2cac 	str.w	r2, [r3, #-172]
 801241c:	e00d      	b.n	801243a <DrawChar+0x25e>
        }
        else
        {
          argb8888[j] = DrawProp[DrawProp->LcdLayer].BackColor;
 801241e:	4b1b      	ldr	r3, [pc, #108]	@ (801248c <DrawChar+0x2b0>)
 8012420:	68db      	ldr	r3, [r3, #12]
 8012422:	4a1a      	ldr	r2, [pc, #104]	@ (801248c <DrawChar+0x2b0>)
 8012424:	015b      	lsls	r3, r3, #5
 8012426:	4413      	add	r3, r2
 8012428:	3304      	adds	r3, #4
 801242a:	681a      	ldr	r2, [r3, #0]
 801242c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8012430:	009b      	lsls	r3, r3, #2
 8012432:	33c0      	adds	r3, #192	@ 0xc0
 8012434:	443b      	add	r3, r7
 8012436:	f843 2cac 	str.w	r2, [r3, #-172]
      for (j = 0; j < width; j++)
 801243a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 801243e:	3301      	adds	r3, #1
 8012440:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8012444:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8012448:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 801244c:	429a      	cmp	r2, r3
 801244e:	d3c6      	bcc.n	80123de <DrawChar+0x202>
        }
      }
      UTIL_LCD_FillRGBRect(Xpos,  Ypos++, (uint8_t*)&argb8888[0], width, 1);
 8012450:	68b9      	ldr	r1, [r7, #8]
 8012452:	1c4b      	adds	r3, r1, #1
 8012454:	60bb      	str	r3, [r7, #8]
 8012456:	f107 0214 	add.w	r2, r7, #20
 801245a:	2301      	movs	r3, #1
 801245c:	9300      	str	r3, [sp, #0]
 801245e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8012462:	68f8      	ldr	r0, [r7, #12]
 8012464:	f7ff fdba 	bl	8011fdc <UTIL_LCD_FillRGBRect>
  for(i = 0; i < height; i++)
 8012468:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 801246c:	3301      	adds	r3, #1
 801246e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8012472:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8012476:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 801247a:	429a      	cmp	r2, r3
 801247c:	f4ff aedc 	bcc.w	8012238 <DrawChar+0x5c>
    }
  }
}
 8012480:	bf00      	nop
 8012482:	bf00      	nop
 8012484:	37c0      	adds	r7, #192	@ 0xc0
 8012486:	46bd      	mov	sp, r7
 8012488:	bd80      	pop	{r7, pc}
 801248a:	bf00      	nop
 801248c:	200025f8 	.word	0x200025f8

08012490 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8012490:	b480      	push	{r7}
 8012492:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8012494:	4b05      	ldr	r3, [pc, #20]	@ (80124ac <UTIL_LPM_Init+0x1c>)
 8012496:	2200      	movs	r2, #0
 8012498:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801249a:	4b05      	ldr	r3, [pc, #20]	@ (80124b0 <UTIL_LPM_Init+0x20>)
 801249c:	2200      	movs	r2, #0
 801249e:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 80124a0:	bf00      	nop
 80124a2:	46bd      	mov	sp, r7
 80124a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124a8:	4770      	bx	lr
 80124aa:	bf00      	nop
 80124ac:	20002664 	.word	0x20002664
 80124b0:	20002668 	.word	0x20002668

080124b4 <UTIL_LPM_SetOffMode>:
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 80124b4:	b480      	push	{r7}
 80124b6:	b087      	sub	sp, #28
 80124b8:	af00      	add	r7, sp, #0
 80124ba:	6078      	str	r0, [r7, #4]
 80124bc:	460b      	mov	r3, r1
 80124be:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80124c0:	f3ef 8310 	mrs	r3, PRIMASK
 80124c4:	613b      	str	r3, [r7, #16]
  return(result);
 80124c6:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 80124c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80124ca:	b672      	cpsid	i
}
 80124cc:	bf00      	nop
  
  switch(state)
 80124ce:	78fb      	ldrb	r3, [r7, #3]
 80124d0:	2b00      	cmp	r3, #0
 80124d2:	d008      	beq.n	80124e6 <UTIL_LPM_SetOffMode+0x32>
 80124d4:	2b01      	cmp	r3, #1
 80124d6:	d10e      	bne.n	80124f6 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 80124d8:	4b0d      	ldr	r3, [pc, #52]	@ (8012510 <UTIL_LPM_SetOffMode+0x5c>)
 80124da:	681a      	ldr	r2, [r3, #0]
 80124dc:	687b      	ldr	r3, [r7, #4]
 80124de:	4313      	orrs	r3, r2
 80124e0:	4a0b      	ldr	r2, [pc, #44]	@ (8012510 <UTIL_LPM_SetOffMode+0x5c>)
 80124e2:	6013      	str	r3, [r2, #0]
      break;
 80124e4:	e008      	b.n	80124f8 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 80124e6:	687b      	ldr	r3, [r7, #4]
 80124e8:	43da      	mvns	r2, r3
 80124ea:	4b09      	ldr	r3, [pc, #36]	@ (8012510 <UTIL_LPM_SetOffMode+0x5c>)
 80124ec:	681b      	ldr	r3, [r3, #0]
 80124ee:	4013      	ands	r3, r2
 80124f0:	4a07      	ldr	r2, [pc, #28]	@ (8012510 <UTIL_LPM_SetOffMode+0x5c>)
 80124f2:	6013      	str	r3, [r2, #0]
      break;
 80124f4:	e000      	b.n	80124f8 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 80124f6:	bf00      	nop
 80124f8:	697b      	ldr	r3, [r7, #20]
 80124fa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80124fc:	68fb      	ldr	r3, [r7, #12]
 80124fe:	f383 8810 	msr	PRIMASK, r3
}
 8012502:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8012504:	bf00      	nop
 8012506:	371c      	adds	r7, #28
 8012508:	46bd      	mov	sp, r7
 801250a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801250e:	4770      	bx	lr
 8012510:	20002668 	.word	0x20002668

08012514 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8012514:	b580      	push	{r7, lr}
 8012516:	b090      	sub	sp, #64	@ 0x40
 8012518:	af00      	add	r7, sp, #0
 801251a:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801251c:	4b73      	ldr	r3, [pc, #460]	@ (80126ec <UTIL_SEQ_Run+0x1d8>)
 801251e:	681b      	ldr	r3, [r3, #0]
 8012520:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 8012522:	4b72      	ldr	r3, [pc, #456]	@ (80126ec <UTIL_SEQ_Run+0x1d8>)
 8012524:	681a      	ldr	r2, [r3, #0]
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	4013      	ands	r3, r2
 801252a:	4a70      	ldr	r2, [pc, #448]	@ (80126ec <UTIL_SEQ_Run+0x1d8>)
 801252c:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 801252e:	4b70      	ldr	r3, [pc, #448]	@ (80126f0 <UTIL_SEQ_Run+0x1dc>)
 8012530:	681b      	ldr	r3, [r3, #0]
 8012532:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 8012534:	4b6f      	ldr	r3, [pc, #444]	@ (80126f4 <UTIL_SEQ_Run+0x1e0>)
 8012536:	681b      	ldr	r3, [r3, #0]
 8012538:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801253a:	4b6f      	ldr	r3, [pc, #444]	@ (80126f8 <UTIL_SEQ_Run+0x1e4>)
 801253c:	681b      	ldr	r3, [r3, #0]
 801253e:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 8012540:	4b6e      	ldr	r3, [pc, #440]	@ (80126fc <UTIL_SEQ_Run+0x1e8>)
 8012542:	681b      	ldr	r3, [r3, #0]
 8012544:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8012546:	e08d      	b.n	8012664 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 8012548:	2300      	movs	r3, #0
 801254a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801254c:	e002      	b.n	8012554 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 801254e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012550:	3301      	adds	r3, #1
 8012552:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 8012554:	4a6a      	ldr	r2, [pc, #424]	@ (8012700 <UTIL_SEQ_Run+0x1ec>)
 8012556:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012558:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801255c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801255e:	401a      	ands	r2, r3
 8012560:	4b62      	ldr	r3, [pc, #392]	@ (80126ec <UTIL_SEQ_Run+0x1d8>)
 8012562:	681b      	ldr	r3, [r3, #0]
 8012564:	4013      	ands	r3, r2
 8012566:	2b00      	cmp	r3, #0
 8012568:	d0f1      	beq.n	801254e <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 801256a:	4a65      	ldr	r2, [pc, #404]	@ (8012700 <UTIL_SEQ_Run+0x1ec>)
 801256c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801256e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8012572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012574:	401a      	ands	r2, r3
 8012576:	4b5d      	ldr	r3, [pc, #372]	@ (80126ec <UTIL_SEQ_Run+0x1d8>)
 8012578:	681b      	ldr	r3, [r3, #0]
 801257a:	4013      	ands	r3, r2
 801257c:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801257e:	4a60      	ldr	r2, [pc, #384]	@ (8012700 <UTIL_SEQ_Run+0x1ec>)
 8012580:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012582:	00db      	lsls	r3, r3, #3
 8012584:	4413      	add	r3, r2
 8012586:	685a      	ldr	r2, [r3, #4]
 8012588:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801258a:	4013      	ands	r3, r2
 801258c:	2b00      	cmp	r3, #0
 801258e:	d106      	bne.n	801259e <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8012590:	4a5b      	ldr	r2, [pc, #364]	@ (8012700 <UTIL_SEQ_Run+0x1ec>)
 8012592:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012594:	00db      	lsls	r3, r3, #3
 8012596:	4413      	add	r3, r2
 8012598:	f04f 32ff 	mov.w	r2, #4294967295
 801259c:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801259e:	4a58      	ldr	r2, [pc, #352]	@ (8012700 <UTIL_SEQ_Run+0x1ec>)
 80125a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80125a2:	00db      	lsls	r3, r3, #3
 80125a4:	4413      	add	r3, r2
 80125a6:	685a      	ldr	r2, [r3, #4]
 80125a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80125aa:	4013      	ands	r3, r2
 80125ac:	4618      	mov	r0, r3
 80125ae:	f000 f9b3 	bl	8012918 <SEQ_BitPosition>
 80125b2:	4603      	mov	r3, r0
 80125b4:	461a      	mov	r2, r3
 80125b6:	4b53      	ldr	r3, [pc, #332]	@ (8012704 <UTIL_SEQ_Run+0x1f0>)
 80125b8:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 80125ba:	4a51      	ldr	r2, [pc, #324]	@ (8012700 <UTIL_SEQ_Run+0x1ec>)
 80125bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80125be:	00db      	lsls	r3, r3, #3
 80125c0:	4413      	add	r3, r2
 80125c2:	685a      	ldr	r2, [r3, #4]
 80125c4:	4b4f      	ldr	r3, [pc, #316]	@ (8012704 <UTIL_SEQ_Run+0x1f0>)
 80125c6:	681b      	ldr	r3, [r3, #0]
 80125c8:	2101      	movs	r1, #1
 80125ca:	fa01 f303 	lsl.w	r3, r1, r3
 80125ce:	43db      	mvns	r3, r3
 80125d0:	401a      	ands	r2, r3
 80125d2:	494b      	ldr	r1, [pc, #300]	@ (8012700 <UTIL_SEQ_Run+0x1ec>)
 80125d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80125d6:	00db      	lsls	r3, r3, #3
 80125d8:	440b      	add	r3, r1
 80125da:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80125dc:	f3ef 8310 	mrs	r3, PRIMASK
 80125e0:	61bb      	str	r3, [r7, #24]
  return(result);
 80125e2:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80125e4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80125e6:	b672      	cpsid	i
}
 80125e8:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 80125ea:	4b46      	ldr	r3, [pc, #280]	@ (8012704 <UTIL_SEQ_Run+0x1f0>)
 80125ec:	681b      	ldr	r3, [r3, #0]
 80125ee:	2201      	movs	r2, #1
 80125f0:	fa02 f303 	lsl.w	r3, r2, r3
 80125f4:	43da      	mvns	r2, r3
 80125f6:	4b3e      	ldr	r3, [pc, #248]	@ (80126f0 <UTIL_SEQ_Run+0x1dc>)
 80125f8:	681b      	ldr	r3, [r3, #0]
 80125fa:	4013      	ands	r3, r2
 80125fc:	4a3c      	ldr	r2, [pc, #240]	@ (80126f0 <UTIL_SEQ_Run+0x1dc>)
 80125fe:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8012600:	2301      	movs	r3, #1
 8012602:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8012604:	e013      	b.n	801262e <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 8012606:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012608:	3b01      	subs	r3, #1
 801260a:	4a3d      	ldr	r2, [pc, #244]	@ (8012700 <UTIL_SEQ_Run+0x1ec>)
 801260c:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8012610:	4b3c      	ldr	r3, [pc, #240]	@ (8012704 <UTIL_SEQ_Run+0x1f0>)
 8012612:	681b      	ldr	r3, [r3, #0]
 8012614:	2201      	movs	r2, #1
 8012616:	fa02 f303 	lsl.w	r3, r2, r3
 801261a:	43da      	mvns	r2, r3
 801261c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801261e:	3b01      	subs	r3, #1
 8012620:	400a      	ands	r2, r1
 8012622:	4937      	ldr	r1, [pc, #220]	@ (8012700 <UTIL_SEQ_Run+0x1ec>)
 8012624:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8012628:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801262a:	3b01      	subs	r3, #1
 801262c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801262e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012630:	2b00      	cmp	r3, #0
 8012632:	d1e8      	bne.n	8012606 <UTIL_SEQ_Run+0xf2>
 8012634:	6a3b      	ldr	r3, [r7, #32]
 8012636:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8012638:	697b      	ldr	r3, [r7, #20]
 801263a:	f383 8810 	msr	PRIMASK, r3
}
 801263e:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 8012640:	4b30      	ldr	r3, [pc, #192]	@ (8012704 <UTIL_SEQ_Run+0x1f0>)
 8012642:	681b      	ldr	r3, [r3, #0]
 8012644:	4a30      	ldr	r2, [pc, #192]	@ (8012708 <UTIL_SEQ_Run+0x1f4>)
 8012646:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801264a:	4798      	blx	r3

    local_taskset = TaskSet;
 801264c:	4b28      	ldr	r3, [pc, #160]	@ (80126f0 <UTIL_SEQ_Run+0x1dc>)
 801264e:	681b      	ldr	r3, [r3, #0]
 8012650:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 8012652:	4b28      	ldr	r3, [pc, #160]	@ (80126f4 <UTIL_SEQ_Run+0x1e0>)
 8012654:	681b      	ldr	r3, [r3, #0]
 8012656:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 8012658:	4b27      	ldr	r3, [pc, #156]	@ (80126f8 <UTIL_SEQ_Run+0x1e4>)
 801265a:	681b      	ldr	r3, [r3, #0]
 801265c:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 801265e:	4b27      	ldr	r3, [pc, #156]	@ (80126fc <UTIL_SEQ_Run+0x1e8>)
 8012660:	681b      	ldr	r3, [r3, #0]
 8012662:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 8012664:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012666:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012668:	401a      	ands	r2, r3
 801266a:	4b20      	ldr	r3, [pc, #128]	@ (80126ec <UTIL_SEQ_Run+0x1d8>)
 801266c:	681b      	ldr	r3, [r3, #0]
 801266e:	4013      	ands	r3, r2
 8012670:	2b00      	cmp	r3, #0
 8012672:	d005      	beq.n	8012680 <UTIL_SEQ_Run+0x16c>
 8012674:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012676:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012678:	4013      	ands	r3, r2
 801267a:	2b00      	cmp	r3, #0
 801267c:	f43f af64 	beq.w	8012548 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 8012680:	4b20      	ldr	r3, [pc, #128]	@ (8012704 <UTIL_SEQ_Run+0x1f0>)
 8012682:	f04f 32ff 	mov.w	r2, #4294967295
 8012686:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8012688:	f000 f938 	bl	80128fc <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801268c:	f3ef 8310 	mrs	r3, PRIMASK
 8012690:	613b      	str	r3, [r7, #16]
  return(result);
 8012692:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 8012694:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8012696:	b672      	cpsid	i
}
 8012698:	bf00      	nop
  local_taskset = TaskSet;
 801269a:	4b15      	ldr	r3, [pc, #84]	@ (80126f0 <UTIL_SEQ_Run+0x1dc>)
 801269c:	681b      	ldr	r3, [r3, #0]
 801269e:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 80126a0:	4b14      	ldr	r3, [pc, #80]	@ (80126f4 <UTIL_SEQ_Run+0x1e0>)
 80126a2:	681b      	ldr	r3, [r3, #0]
 80126a4:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 80126a6:	4b14      	ldr	r3, [pc, #80]	@ (80126f8 <UTIL_SEQ_Run+0x1e4>)
 80126a8:	681b      	ldr	r3, [r3, #0]
 80126aa:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 80126ac:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80126ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80126b0:	401a      	ands	r2, r3
 80126b2:	4b0e      	ldr	r3, [pc, #56]	@ (80126ec <UTIL_SEQ_Run+0x1d8>)
 80126b4:	681b      	ldr	r3, [r3, #0]
 80126b6:	4013      	ands	r3, r2
 80126b8:	2b00      	cmp	r3, #0
 80126ba:	d107      	bne.n	80126cc <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 80126bc:	4b0f      	ldr	r3, [pc, #60]	@ (80126fc <UTIL_SEQ_Run+0x1e8>)
 80126be:	681a      	ldr	r2, [r3, #0]
 80126c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80126c2:	4013      	ands	r3, r2
 80126c4:	2b00      	cmp	r3, #0
 80126c6:	d101      	bne.n	80126cc <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 80126c8:	f7ef f8e1 	bl	800188e <UTIL_SEQ_Idle>
 80126cc:	69fb      	ldr	r3, [r7, #28]
 80126ce:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80126d0:	68fb      	ldr	r3, [r7, #12]
 80126d2:	f383 8810 	msr	PRIMASK, r3
}
 80126d6:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 80126d8:	f000 f917 	bl	801290a <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 80126dc:	4a03      	ldr	r2, [pc, #12]	@ (80126ec <UTIL_SEQ_Run+0x1d8>)
 80126de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80126e0:	6013      	str	r3, [r2, #0]

  return;
 80126e2:	bf00      	nop
}
 80126e4:	3740      	adds	r7, #64	@ 0x40
 80126e6:	46bd      	mov	sp, r7
 80126e8:	bd80      	pop	{r7, pc}
 80126ea:	bf00      	nop
 80126ec:	20000420 	.word	0x20000420
 80126f0:	2000266c 	.word	0x2000266c
 80126f4:	20002670 	.word	0x20002670
 80126f8:	2000041c 	.word	0x2000041c
 80126fc:	20002674 	.word	0x20002674
 8012700:	200026fc 	.word	0x200026fc
 8012704:	20002678 	.word	0x20002678
 8012708:	2000267c 	.word	0x2000267c

0801270c <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801270c:	b580      	push	{r7, lr}
 801270e:	b088      	sub	sp, #32
 8012710:	af00      	add	r7, sp, #0
 8012712:	60f8      	str	r0, [r7, #12]
 8012714:	60b9      	str	r1, [r7, #8]
 8012716:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012718:	f3ef 8310 	mrs	r3, PRIMASK
 801271c:	617b      	str	r3, [r7, #20]
  return(result);
 801271e:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8012720:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8012722:	b672      	cpsid	i
}
 8012724:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8012726:	68f8      	ldr	r0, [r7, #12]
 8012728:	f000 f8f6 	bl	8012918 <SEQ_BitPosition>
 801272c:	4603      	mov	r3, r0
 801272e:	4619      	mov	r1, r3
 8012730:	4a06      	ldr	r2, [pc, #24]	@ (801274c <UTIL_SEQ_RegTask+0x40>)
 8012732:	687b      	ldr	r3, [r7, #4]
 8012734:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8012738:	69fb      	ldr	r3, [r7, #28]
 801273a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801273c:	69bb      	ldr	r3, [r7, #24]
 801273e:	f383 8810 	msr	PRIMASK, r3
}
 8012742:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8012744:	bf00      	nop
}
 8012746:	3720      	adds	r7, #32
 8012748:	46bd      	mov	sp, r7
 801274a:	bd80      	pop	{r7, pc}
 801274c:	2000267c 	.word	0x2000267c

08012750 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 8012750:	b480      	push	{r7}
 8012752:	b087      	sub	sp, #28
 8012754:	af00      	add	r7, sp, #0
 8012756:	6078      	str	r0, [r7, #4]
 8012758:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801275a:	f3ef 8310 	mrs	r3, PRIMASK
 801275e:	60fb      	str	r3, [r7, #12]
  return(result);
 8012760:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8012762:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8012764:	b672      	cpsid	i
}
 8012766:	bf00      	nop

  TaskSet |= TaskId_bm;
 8012768:	4b0d      	ldr	r3, [pc, #52]	@ (80127a0 <UTIL_SEQ_SetTask+0x50>)
 801276a:	681a      	ldr	r2, [r3, #0]
 801276c:	687b      	ldr	r3, [r7, #4]
 801276e:	4313      	orrs	r3, r2
 8012770:	4a0b      	ldr	r2, [pc, #44]	@ (80127a0 <UTIL_SEQ_SetTask+0x50>)
 8012772:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8012774:	4a0b      	ldr	r2, [pc, #44]	@ (80127a4 <UTIL_SEQ_SetTask+0x54>)
 8012776:	683b      	ldr	r3, [r7, #0]
 8012778:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801277c:	687b      	ldr	r3, [r7, #4]
 801277e:	431a      	orrs	r2, r3
 8012780:	4908      	ldr	r1, [pc, #32]	@ (80127a4 <UTIL_SEQ_SetTask+0x54>)
 8012782:	683b      	ldr	r3, [r7, #0]
 8012784:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8012788:	697b      	ldr	r3, [r7, #20]
 801278a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801278c:	693b      	ldr	r3, [r7, #16]
 801278e:	f383 8810 	msr	PRIMASK, r3
}
 8012792:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8012794:	bf00      	nop
}
 8012796:	371c      	adds	r7, #28
 8012798:	46bd      	mov	sp, r7
 801279a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801279e:	4770      	bx	lr
 80127a0:	2000266c 	.word	0x2000266c
 80127a4:	200026fc 	.word	0x200026fc

080127a8 <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 80127a8:	b480      	push	{r7}
 80127aa:	b087      	sub	sp, #28
 80127ac:	af00      	add	r7, sp, #0
 80127ae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80127b0:	f3ef 8310 	mrs	r3, PRIMASK
 80127b4:	60fb      	str	r3, [r7, #12]
  return(result);
 80127b6:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80127b8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80127ba:	b672      	cpsid	i
}
 80127bc:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	43da      	mvns	r2, r3
 80127c2:	4b08      	ldr	r3, [pc, #32]	@ (80127e4 <UTIL_SEQ_PauseTask+0x3c>)
 80127c4:	681b      	ldr	r3, [r3, #0]
 80127c6:	4013      	ands	r3, r2
 80127c8:	4a06      	ldr	r2, [pc, #24]	@ (80127e4 <UTIL_SEQ_PauseTask+0x3c>)
 80127ca:	6013      	str	r3, [r2, #0]
 80127cc:	697b      	ldr	r3, [r7, #20]
 80127ce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80127d0:	693b      	ldr	r3, [r7, #16]
 80127d2:	f383 8810 	msr	PRIMASK, r3
}
 80127d6:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 80127d8:	bf00      	nop
}
 80127da:	371c      	adds	r7, #28
 80127dc:	46bd      	mov	sp, r7
 80127de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80127e2:	4770      	bx	lr
 80127e4:	2000041c 	.word	0x2000041c

080127e8 <UTIL_SEQ_ResumeTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION( );
  return _status;
}

void UTIL_SEQ_ResumeTask( UTIL_SEQ_bm_t TaskId_bm )
{
 80127e8:	b480      	push	{r7}
 80127ea:	b087      	sub	sp, #28
 80127ec:	af00      	add	r7, sp, #0
 80127ee:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80127f0:	f3ef 8310 	mrs	r3, PRIMASK
 80127f4:	60fb      	str	r3, [r7, #12]
  return(result);
 80127f6:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80127f8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80127fa:	b672      	cpsid	i
}
 80127fc:	bf00      	nop

  TaskMask |= TaskId_bm;
 80127fe:	4b09      	ldr	r3, [pc, #36]	@ (8012824 <UTIL_SEQ_ResumeTask+0x3c>)
 8012800:	681a      	ldr	r2, [r3, #0]
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	4313      	orrs	r3, r2
 8012806:	4a07      	ldr	r2, [pc, #28]	@ (8012824 <UTIL_SEQ_ResumeTask+0x3c>)
 8012808:	6013      	str	r3, [r2, #0]
 801280a:	697b      	ldr	r3, [r7, #20]
 801280c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801280e:	693b      	ldr	r3, [r7, #16]
 8012810:	f383 8810 	msr	PRIMASK, r3
}
 8012814:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8012816:	bf00      	nop
}
 8012818:	371c      	adds	r7, #28
 801281a:	46bd      	mov	sp, r7
 801281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012820:	4770      	bx	lr
 8012822:	bf00      	nop
 8012824:	2000041c 	.word	0x2000041c

08012828 <UTIL_SEQ_SetEvt>:

void UTIL_SEQ_SetEvt( UTIL_SEQ_bm_t EvtId_bm )
{
 8012828:	b480      	push	{r7}
 801282a:	b087      	sub	sp, #28
 801282c:	af00      	add	r7, sp, #0
 801282e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012830:	f3ef 8310 	mrs	r3, PRIMASK
 8012834:	60fb      	str	r3, [r7, #12]
  return(result);
 8012836:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8012838:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801283a:	b672      	cpsid	i
}
 801283c:	bf00      	nop

  EvtSet |= EvtId_bm;
 801283e:	4b09      	ldr	r3, [pc, #36]	@ (8012864 <UTIL_SEQ_SetEvt+0x3c>)
 8012840:	681a      	ldr	r2, [r3, #0]
 8012842:	687b      	ldr	r3, [r7, #4]
 8012844:	4313      	orrs	r3, r2
 8012846:	4a07      	ldr	r2, [pc, #28]	@ (8012864 <UTIL_SEQ_SetEvt+0x3c>)
 8012848:	6013      	str	r3, [r2, #0]
 801284a:	697b      	ldr	r3, [r7, #20]
 801284c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801284e:	693b      	ldr	r3, [r7, #16]
 8012850:	f383 8810 	msr	PRIMASK, r3
}
 8012854:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8012856:	bf00      	nop
}
 8012858:	371c      	adds	r7, #28
 801285a:	46bd      	mov	sp, r7
 801285c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012860:	4770      	bx	lr
 8012862:	bf00      	nop
 8012864:	20002670 	.word	0x20002670

08012868 <UTIL_SEQ_WaitEvt>:

  return;
}

void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm)
{
 8012868:	b580      	push	{r7, lr}
 801286a:	b088      	sub	sp, #32
 801286c:	af00      	add	r7, sp, #0
 801286e:	6078      	str	r0, [r7, #4]
  UTIL_SEQ_bm_t wait_task_idx;
  /*
   * store in local the current_task_id_bm as the global variable CurrentTaskIdx
   * may be overwritten in case there are nested call of UTIL_SEQ_Run()
   */
  current_task_idx = CurrentTaskIdx;
 8012870:	4b1f      	ldr	r3, [pc, #124]	@ (80128f0 <UTIL_SEQ_WaitEvt+0x88>)
 8012872:	681b      	ldr	r3, [r3, #0]
 8012874:	61bb      	str	r3, [r7, #24]
  if(UTIL_SEQ_NOTASKRUNNING == CurrentTaskIdx)
 8012876:	4b1e      	ldr	r3, [pc, #120]	@ (80128f0 <UTIL_SEQ_WaitEvt+0x88>)
 8012878:	681b      	ldr	r3, [r3, #0]
 801287a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801287e:	d102      	bne.n	8012886 <UTIL_SEQ_WaitEvt+0x1e>
  {
    wait_task_idx = 0u;
 8012880:	2300      	movs	r3, #0
 8012882:	61fb      	str	r3, [r7, #28]
 8012884:	e005      	b.n	8012892 <UTIL_SEQ_WaitEvt+0x2a>
  }
  else
  {
    wait_task_idx = (uint32_t)1u << CurrentTaskIdx;
 8012886:	4b1a      	ldr	r3, [pc, #104]	@ (80128f0 <UTIL_SEQ_WaitEvt+0x88>)
 8012888:	681b      	ldr	r3, [r3, #0]
 801288a:	2201      	movs	r2, #1
 801288c:	fa02 f303 	lsl.w	r3, r2, r3
 8012890:	61fb      	str	r3, [r7, #28]
  }

  /* backup the event id that was currently waited */
  event_waited_id_backup = EvtWaited;
 8012892:	4b18      	ldr	r3, [pc, #96]	@ (80128f4 <UTIL_SEQ_WaitEvt+0x8c>)
 8012894:	681b      	ldr	r3, [r3, #0]
 8012896:	617b      	str	r3, [r7, #20]
  EvtWaited = EvtId_bm;
 8012898:	4a16      	ldr	r2, [pc, #88]	@ (80128f4 <UTIL_SEQ_WaitEvt+0x8c>)
 801289a:	687b      	ldr	r3, [r7, #4]
 801289c:	6013      	str	r3, [r2, #0]
   * The system is waiting only for the last waited event.
   * When it will go out, it will wait again from the previous one.
   * It case it occurs while waiting for the second one, the while loop will exit immediately
   */

  while ((EvtSet & EvtId_bm) == 0U)
 801289e:	e003      	b.n	80128a8 <UTIL_SEQ_WaitEvt+0x40>
  {
    UTIL_SEQ_EvtIdle(wait_task_idx, EvtId_bm);
 80128a0:	6879      	ldr	r1, [r7, #4]
 80128a2:	69f8      	ldr	r0, [r7, #28]
 80128a4:	f7ee fffa 	bl	800189c <UTIL_SEQ_EvtIdle>
  while ((EvtSet & EvtId_bm) == 0U)
 80128a8:	4b13      	ldr	r3, [pc, #76]	@ (80128f8 <UTIL_SEQ_WaitEvt+0x90>)
 80128aa:	681a      	ldr	r2, [r3, #0]
 80128ac:	687b      	ldr	r3, [r7, #4]
 80128ae:	4013      	ands	r3, r2
 80128b0:	2b00      	cmp	r3, #0
 80128b2:	d0f5      	beq.n	80128a0 <UTIL_SEQ_WaitEvt+0x38>
  /*
   * Restore the CurrentTaskIdx that may have been modified by call of UTIL_SEQ_Run() from UTIL_SEQ_EvtIdle()
   * This is required so that a second call of UTIL_SEQ_WaitEvt() in the same process pass the correct current_task_id_bm
   * in the call of UTIL_SEQ_EvtIdle()
   */
  CurrentTaskIdx = current_task_idx;
 80128b4:	4a0e      	ldr	r2, [pc, #56]	@ (80128f0 <UTIL_SEQ_WaitEvt+0x88>)
 80128b6:	69bb      	ldr	r3, [r7, #24]
 80128b8:	6013      	str	r3, [r2, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80128ba:	f3ef 8310 	mrs	r3, PRIMASK
 80128be:	60bb      	str	r3, [r7, #8]
  return(result);
 80128c0:	68bb      	ldr	r3, [r7, #8]

  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80128c2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80128c4:	b672      	cpsid	i
}
 80128c6:	bf00      	nop

  EvtSet &= (~EvtId_bm);
 80128c8:	687b      	ldr	r3, [r7, #4]
 80128ca:	43da      	mvns	r2, r3
 80128cc:	4b0a      	ldr	r3, [pc, #40]	@ (80128f8 <UTIL_SEQ_WaitEvt+0x90>)
 80128ce:	681b      	ldr	r3, [r3, #0]
 80128d0:	4013      	ands	r3, r2
 80128d2:	4a09      	ldr	r2, [pc, #36]	@ (80128f8 <UTIL_SEQ_WaitEvt+0x90>)
 80128d4:	6013      	str	r3, [r2, #0]
 80128d6:	693b      	ldr	r3, [r7, #16]
 80128d8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80128da:	68fb      	ldr	r3, [r7, #12]
 80128dc:	f383 8810 	msr	PRIMASK, r3
}
 80128e0:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  EvtWaited = event_waited_id_backup;
 80128e2:	4a04      	ldr	r2, [pc, #16]	@ (80128f4 <UTIL_SEQ_WaitEvt+0x8c>)
 80128e4:	697b      	ldr	r3, [r7, #20]
 80128e6:	6013      	str	r3, [r2, #0]
  return;
 80128e8:	bf00      	nop
}
 80128ea:	3720      	adds	r7, #32
 80128ec:	46bd      	mov	sp, r7
 80128ee:	bd80      	pop	{r7, pc}
 80128f0:	20002678 	.word	0x20002678
 80128f4:	20002674 	.word	0x20002674
 80128f8:	20002670 	.word	0x20002670

080128fc <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 80128fc:	b480      	push	{r7}
 80128fe:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8012900:	bf00      	nop
}
 8012902:	46bd      	mov	sp, r7
 8012904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012908:	4770      	bx	lr

0801290a <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801290a:	b480      	push	{r7}
 801290c:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801290e:	bf00      	nop
}
 8012910:	46bd      	mov	sp, r7
 8012912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012916:	4770      	bx	lr

08012918 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8012918:	b480      	push	{r7}
 801291a:	b085      	sub	sp, #20
 801291c:	af00      	add	r7, sp, #0
 801291e:	6078      	str	r0, [r7, #4]
 8012920:	687b      	ldr	r3, [r7, #4]
 8012922:	60fb      	str	r3, [r7, #12]
  if (value == 0U)
 8012924:	68fb      	ldr	r3, [r7, #12]
 8012926:	2b00      	cmp	r3, #0
 8012928:	d101      	bne.n	801292e <SEQ_BitPosition+0x16>
    return 32U;
 801292a:	2320      	movs	r3, #32
 801292c:	e003      	b.n	8012936 <SEQ_BitPosition+0x1e>
  return __builtin_clz(value);
 801292e:	68fb      	ldr	r3, [r7, #12]
 8012930:	fab3 f383 	clz	r3, r3
 8012934:	b2db      	uxtb	r3, r3
  return (uint8_t)(31 -__CLZ( Value ));
 8012936:	f1c3 031f 	rsb	r3, r3, #31
 801293a:	b2db      	uxtb	r3, r3
}
 801293c:	4618      	mov	r0, r3
 801293e:	3714      	adds	r7, #20
 8012940:	46bd      	mov	sp, r7
 8012942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012946:	4770      	bx	lr

08012948 <malloc>:
 8012948:	4b02      	ldr	r3, [pc, #8]	@ (8012954 <malloc+0xc>)
 801294a:	4601      	mov	r1, r0
 801294c:	6818      	ldr	r0, [r3, #0]
 801294e:	f000 b82d 	b.w	80129ac <_malloc_r>
 8012952:	bf00      	nop
 8012954:	20000430 	.word	0x20000430

08012958 <free>:
 8012958:	4b02      	ldr	r3, [pc, #8]	@ (8012964 <free+0xc>)
 801295a:	4601      	mov	r1, r0
 801295c:	6818      	ldr	r0, [r3, #0]
 801295e:	f001 be4b 	b.w	80145f8 <_free_r>
 8012962:	bf00      	nop
 8012964:	20000430 	.word	0x20000430

08012968 <sbrk_aligned>:
 8012968:	b570      	push	{r4, r5, r6, lr}
 801296a:	4e0f      	ldr	r6, [pc, #60]	@ (80129a8 <sbrk_aligned+0x40>)
 801296c:	460c      	mov	r4, r1
 801296e:	6831      	ldr	r1, [r6, #0]
 8012970:	4605      	mov	r5, r0
 8012972:	b911      	cbnz	r1, 801297a <sbrk_aligned+0x12>
 8012974:	f000 ff96 	bl	80138a4 <_sbrk_r>
 8012978:	6030      	str	r0, [r6, #0]
 801297a:	4621      	mov	r1, r4
 801297c:	4628      	mov	r0, r5
 801297e:	f000 ff91 	bl	80138a4 <_sbrk_r>
 8012982:	1c43      	adds	r3, r0, #1
 8012984:	d103      	bne.n	801298e <sbrk_aligned+0x26>
 8012986:	f04f 34ff 	mov.w	r4, #4294967295
 801298a:	4620      	mov	r0, r4
 801298c:	bd70      	pop	{r4, r5, r6, pc}
 801298e:	1cc4      	adds	r4, r0, #3
 8012990:	f024 0403 	bic.w	r4, r4, #3
 8012994:	42a0      	cmp	r0, r4
 8012996:	d0f8      	beq.n	801298a <sbrk_aligned+0x22>
 8012998:	1a21      	subs	r1, r4, r0
 801299a:	4628      	mov	r0, r5
 801299c:	f000 ff82 	bl	80138a4 <_sbrk_r>
 80129a0:	3001      	adds	r0, #1
 80129a2:	d1f2      	bne.n	801298a <sbrk_aligned+0x22>
 80129a4:	e7ef      	b.n	8012986 <sbrk_aligned+0x1e>
 80129a6:	bf00      	nop
 80129a8:	20002704 	.word	0x20002704

080129ac <_malloc_r>:
 80129ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80129b0:	1ccd      	adds	r5, r1, #3
 80129b2:	f025 0503 	bic.w	r5, r5, #3
 80129b6:	3508      	adds	r5, #8
 80129b8:	2d0c      	cmp	r5, #12
 80129ba:	bf38      	it	cc
 80129bc:	250c      	movcc	r5, #12
 80129be:	2d00      	cmp	r5, #0
 80129c0:	4606      	mov	r6, r0
 80129c2:	db01      	blt.n	80129c8 <_malloc_r+0x1c>
 80129c4:	42a9      	cmp	r1, r5
 80129c6:	d904      	bls.n	80129d2 <_malloc_r+0x26>
 80129c8:	230c      	movs	r3, #12
 80129ca:	6033      	str	r3, [r6, #0]
 80129cc:	2000      	movs	r0, #0
 80129ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80129d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012aa8 <_malloc_r+0xfc>
 80129d6:	f000 f869 	bl	8012aac <__malloc_lock>
 80129da:	f8d8 3000 	ldr.w	r3, [r8]
 80129de:	461c      	mov	r4, r3
 80129e0:	bb44      	cbnz	r4, 8012a34 <_malloc_r+0x88>
 80129e2:	4629      	mov	r1, r5
 80129e4:	4630      	mov	r0, r6
 80129e6:	f7ff ffbf 	bl	8012968 <sbrk_aligned>
 80129ea:	1c43      	adds	r3, r0, #1
 80129ec:	4604      	mov	r4, r0
 80129ee:	d158      	bne.n	8012aa2 <_malloc_r+0xf6>
 80129f0:	f8d8 4000 	ldr.w	r4, [r8]
 80129f4:	4627      	mov	r7, r4
 80129f6:	2f00      	cmp	r7, #0
 80129f8:	d143      	bne.n	8012a82 <_malloc_r+0xd6>
 80129fa:	2c00      	cmp	r4, #0
 80129fc:	d04b      	beq.n	8012a96 <_malloc_r+0xea>
 80129fe:	6823      	ldr	r3, [r4, #0]
 8012a00:	4639      	mov	r1, r7
 8012a02:	4630      	mov	r0, r6
 8012a04:	eb04 0903 	add.w	r9, r4, r3
 8012a08:	f000 ff4c 	bl	80138a4 <_sbrk_r>
 8012a0c:	4581      	cmp	r9, r0
 8012a0e:	d142      	bne.n	8012a96 <_malloc_r+0xea>
 8012a10:	6821      	ldr	r1, [r4, #0]
 8012a12:	1a6d      	subs	r5, r5, r1
 8012a14:	4629      	mov	r1, r5
 8012a16:	4630      	mov	r0, r6
 8012a18:	f7ff ffa6 	bl	8012968 <sbrk_aligned>
 8012a1c:	3001      	adds	r0, #1
 8012a1e:	d03a      	beq.n	8012a96 <_malloc_r+0xea>
 8012a20:	6823      	ldr	r3, [r4, #0]
 8012a22:	442b      	add	r3, r5
 8012a24:	6023      	str	r3, [r4, #0]
 8012a26:	f8d8 3000 	ldr.w	r3, [r8]
 8012a2a:	685a      	ldr	r2, [r3, #4]
 8012a2c:	bb62      	cbnz	r2, 8012a88 <_malloc_r+0xdc>
 8012a2e:	f8c8 7000 	str.w	r7, [r8]
 8012a32:	e00f      	b.n	8012a54 <_malloc_r+0xa8>
 8012a34:	6822      	ldr	r2, [r4, #0]
 8012a36:	1b52      	subs	r2, r2, r5
 8012a38:	d420      	bmi.n	8012a7c <_malloc_r+0xd0>
 8012a3a:	2a0b      	cmp	r2, #11
 8012a3c:	d917      	bls.n	8012a6e <_malloc_r+0xc2>
 8012a3e:	1961      	adds	r1, r4, r5
 8012a40:	42a3      	cmp	r3, r4
 8012a42:	6025      	str	r5, [r4, #0]
 8012a44:	bf18      	it	ne
 8012a46:	6059      	strne	r1, [r3, #4]
 8012a48:	6863      	ldr	r3, [r4, #4]
 8012a4a:	bf08      	it	eq
 8012a4c:	f8c8 1000 	streq.w	r1, [r8]
 8012a50:	5162      	str	r2, [r4, r5]
 8012a52:	604b      	str	r3, [r1, #4]
 8012a54:	4630      	mov	r0, r6
 8012a56:	f000 f82f 	bl	8012ab8 <__malloc_unlock>
 8012a5a:	f104 000b 	add.w	r0, r4, #11
 8012a5e:	1d23      	adds	r3, r4, #4
 8012a60:	f020 0007 	bic.w	r0, r0, #7
 8012a64:	1ac2      	subs	r2, r0, r3
 8012a66:	bf1c      	itt	ne
 8012a68:	1a1b      	subne	r3, r3, r0
 8012a6a:	50a3      	strne	r3, [r4, r2]
 8012a6c:	e7af      	b.n	80129ce <_malloc_r+0x22>
 8012a6e:	6862      	ldr	r2, [r4, #4]
 8012a70:	42a3      	cmp	r3, r4
 8012a72:	bf0c      	ite	eq
 8012a74:	f8c8 2000 	streq.w	r2, [r8]
 8012a78:	605a      	strne	r2, [r3, #4]
 8012a7a:	e7eb      	b.n	8012a54 <_malloc_r+0xa8>
 8012a7c:	4623      	mov	r3, r4
 8012a7e:	6864      	ldr	r4, [r4, #4]
 8012a80:	e7ae      	b.n	80129e0 <_malloc_r+0x34>
 8012a82:	463c      	mov	r4, r7
 8012a84:	687f      	ldr	r7, [r7, #4]
 8012a86:	e7b6      	b.n	80129f6 <_malloc_r+0x4a>
 8012a88:	461a      	mov	r2, r3
 8012a8a:	685b      	ldr	r3, [r3, #4]
 8012a8c:	42a3      	cmp	r3, r4
 8012a8e:	d1fb      	bne.n	8012a88 <_malloc_r+0xdc>
 8012a90:	2300      	movs	r3, #0
 8012a92:	6053      	str	r3, [r2, #4]
 8012a94:	e7de      	b.n	8012a54 <_malloc_r+0xa8>
 8012a96:	230c      	movs	r3, #12
 8012a98:	6033      	str	r3, [r6, #0]
 8012a9a:	4630      	mov	r0, r6
 8012a9c:	f000 f80c 	bl	8012ab8 <__malloc_unlock>
 8012aa0:	e794      	b.n	80129cc <_malloc_r+0x20>
 8012aa2:	6005      	str	r5, [r0, #0]
 8012aa4:	e7d6      	b.n	8012a54 <_malloc_r+0xa8>
 8012aa6:	bf00      	nop
 8012aa8:	20002708 	.word	0x20002708

08012aac <__malloc_lock>:
 8012aac:	4801      	ldr	r0, [pc, #4]	@ (8012ab4 <__malloc_lock+0x8>)
 8012aae:	f000 bf46 	b.w	801393e <__retarget_lock_acquire_recursive>
 8012ab2:	bf00      	nop
 8012ab4:	2000284c 	.word	0x2000284c

08012ab8 <__malloc_unlock>:
 8012ab8:	4801      	ldr	r0, [pc, #4]	@ (8012ac0 <__malloc_unlock+0x8>)
 8012aba:	f000 bf41 	b.w	8013940 <__retarget_lock_release_recursive>
 8012abe:	bf00      	nop
 8012ac0:	2000284c 	.word	0x2000284c

08012ac4 <__cvt>:
 8012ac4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012ac8:	ec57 6b10 	vmov	r6, r7, d0
 8012acc:	2f00      	cmp	r7, #0
 8012ace:	460c      	mov	r4, r1
 8012ad0:	4619      	mov	r1, r3
 8012ad2:	463b      	mov	r3, r7
 8012ad4:	bfbb      	ittet	lt
 8012ad6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8012ada:	461f      	movlt	r7, r3
 8012adc:	2300      	movge	r3, #0
 8012ade:	232d      	movlt	r3, #45	@ 0x2d
 8012ae0:	700b      	strb	r3, [r1, #0]
 8012ae2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012ae4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8012ae8:	4691      	mov	r9, r2
 8012aea:	f023 0820 	bic.w	r8, r3, #32
 8012aee:	bfbc      	itt	lt
 8012af0:	4632      	movlt	r2, r6
 8012af2:	4616      	movlt	r6, r2
 8012af4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012af8:	d005      	beq.n	8012b06 <__cvt+0x42>
 8012afa:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8012afe:	d100      	bne.n	8012b02 <__cvt+0x3e>
 8012b00:	3401      	adds	r4, #1
 8012b02:	2102      	movs	r1, #2
 8012b04:	e000      	b.n	8012b08 <__cvt+0x44>
 8012b06:	2103      	movs	r1, #3
 8012b08:	ab03      	add	r3, sp, #12
 8012b0a:	9301      	str	r3, [sp, #4]
 8012b0c:	ab02      	add	r3, sp, #8
 8012b0e:	9300      	str	r3, [sp, #0]
 8012b10:	ec47 6b10 	vmov	d0, r6, r7
 8012b14:	4653      	mov	r3, sl
 8012b16:	4622      	mov	r2, r4
 8012b18:	f000 ffaa 	bl	8013a70 <_dtoa_r>
 8012b1c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8012b20:	4605      	mov	r5, r0
 8012b22:	d119      	bne.n	8012b58 <__cvt+0x94>
 8012b24:	f019 0f01 	tst.w	r9, #1
 8012b28:	d00e      	beq.n	8012b48 <__cvt+0x84>
 8012b2a:	eb00 0904 	add.w	r9, r0, r4
 8012b2e:	2200      	movs	r2, #0
 8012b30:	2300      	movs	r3, #0
 8012b32:	4630      	mov	r0, r6
 8012b34:	4639      	mov	r1, r7
 8012b36:	f7ed ff9f 	bl	8000a78 <__aeabi_dcmpeq>
 8012b3a:	b108      	cbz	r0, 8012b40 <__cvt+0x7c>
 8012b3c:	f8cd 900c 	str.w	r9, [sp, #12]
 8012b40:	2230      	movs	r2, #48	@ 0x30
 8012b42:	9b03      	ldr	r3, [sp, #12]
 8012b44:	454b      	cmp	r3, r9
 8012b46:	d31e      	bcc.n	8012b86 <__cvt+0xc2>
 8012b48:	9b03      	ldr	r3, [sp, #12]
 8012b4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012b4c:	1b5b      	subs	r3, r3, r5
 8012b4e:	4628      	mov	r0, r5
 8012b50:	6013      	str	r3, [r2, #0]
 8012b52:	b004      	add	sp, #16
 8012b54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012b58:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8012b5c:	eb00 0904 	add.w	r9, r0, r4
 8012b60:	d1e5      	bne.n	8012b2e <__cvt+0x6a>
 8012b62:	7803      	ldrb	r3, [r0, #0]
 8012b64:	2b30      	cmp	r3, #48	@ 0x30
 8012b66:	d10a      	bne.n	8012b7e <__cvt+0xba>
 8012b68:	2200      	movs	r2, #0
 8012b6a:	2300      	movs	r3, #0
 8012b6c:	4630      	mov	r0, r6
 8012b6e:	4639      	mov	r1, r7
 8012b70:	f7ed ff82 	bl	8000a78 <__aeabi_dcmpeq>
 8012b74:	b918      	cbnz	r0, 8012b7e <__cvt+0xba>
 8012b76:	f1c4 0401 	rsb	r4, r4, #1
 8012b7a:	f8ca 4000 	str.w	r4, [sl]
 8012b7e:	f8da 3000 	ldr.w	r3, [sl]
 8012b82:	4499      	add	r9, r3
 8012b84:	e7d3      	b.n	8012b2e <__cvt+0x6a>
 8012b86:	1c59      	adds	r1, r3, #1
 8012b88:	9103      	str	r1, [sp, #12]
 8012b8a:	701a      	strb	r2, [r3, #0]
 8012b8c:	e7d9      	b.n	8012b42 <__cvt+0x7e>

08012b8e <__exponent>:
 8012b8e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012b90:	2900      	cmp	r1, #0
 8012b92:	bfba      	itte	lt
 8012b94:	4249      	neglt	r1, r1
 8012b96:	232d      	movlt	r3, #45	@ 0x2d
 8012b98:	232b      	movge	r3, #43	@ 0x2b
 8012b9a:	2909      	cmp	r1, #9
 8012b9c:	7002      	strb	r2, [r0, #0]
 8012b9e:	7043      	strb	r3, [r0, #1]
 8012ba0:	dd29      	ble.n	8012bf6 <__exponent+0x68>
 8012ba2:	f10d 0307 	add.w	r3, sp, #7
 8012ba6:	461d      	mov	r5, r3
 8012ba8:	270a      	movs	r7, #10
 8012baa:	461a      	mov	r2, r3
 8012bac:	fbb1 f6f7 	udiv	r6, r1, r7
 8012bb0:	fb07 1416 	mls	r4, r7, r6, r1
 8012bb4:	3430      	adds	r4, #48	@ 0x30
 8012bb6:	f802 4c01 	strb.w	r4, [r2, #-1]
 8012bba:	460c      	mov	r4, r1
 8012bbc:	2c63      	cmp	r4, #99	@ 0x63
 8012bbe:	f103 33ff 	add.w	r3, r3, #4294967295
 8012bc2:	4631      	mov	r1, r6
 8012bc4:	dcf1      	bgt.n	8012baa <__exponent+0x1c>
 8012bc6:	3130      	adds	r1, #48	@ 0x30
 8012bc8:	1e94      	subs	r4, r2, #2
 8012bca:	f803 1c01 	strb.w	r1, [r3, #-1]
 8012bce:	1c41      	adds	r1, r0, #1
 8012bd0:	4623      	mov	r3, r4
 8012bd2:	42ab      	cmp	r3, r5
 8012bd4:	d30a      	bcc.n	8012bec <__exponent+0x5e>
 8012bd6:	f10d 0309 	add.w	r3, sp, #9
 8012bda:	1a9b      	subs	r3, r3, r2
 8012bdc:	42ac      	cmp	r4, r5
 8012bde:	bf88      	it	hi
 8012be0:	2300      	movhi	r3, #0
 8012be2:	3302      	adds	r3, #2
 8012be4:	4403      	add	r3, r0
 8012be6:	1a18      	subs	r0, r3, r0
 8012be8:	b003      	add	sp, #12
 8012bea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012bec:	f813 6b01 	ldrb.w	r6, [r3], #1
 8012bf0:	f801 6f01 	strb.w	r6, [r1, #1]!
 8012bf4:	e7ed      	b.n	8012bd2 <__exponent+0x44>
 8012bf6:	2330      	movs	r3, #48	@ 0x30
 8012bf8:	3130      	adds	r1, #48	@ 0x30
 8012bfa:	7083      	strb	r3, [r0, #2]
 8012bfc:	70c1      	strb	r1, [r0, #3]
 8012bfe:	1d03      	adds	r3, r0, #4
 8012c00:	e7f1      	b.n	8012be6 <__exponent+0x58>
	...

08012c04 <_printf_float>:
 8012c04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012c08:	b08d      	sub	sp, #52	@ 0x34
 8012c0a:	460c      	mov	r4, r1
 8012c0c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8012c10:	4616      	mov	r6, r2
 8012c12:	461f      	mov	r7, r3
 8012c14:	4605      	mov	r5, r0
 8012c16:	f000 fe0d 	bl	8013834 <_localeconv_r>
 8012c1a:	6803      	ldr	r3, [r0, #0]
 8012c1c:	9304      	str	r3, [sp, #16]
 8012c1e:	4618      	mov	r0, r3
 8012c20:	f7ed fafe 	bl	8000220 <strlen>
 8012c24:	2300      	movs	r3, #0
 8012c26:	930a      	str	r3, [sp, #40]	@ 0x28
 8012c28:	f8d8 3000 	ldr.w	r3, [r8]
 8012c2c:	9005      	str	r0, [sp, #20]
 8012c2e:	3307      	adds	r3, #7
 8012c30:	f023 0307 	bic.w	r3, r3, #7
 8012c34:	f103 0208 	add.w	r2, r3, #8
 8012c38:	f894 a018 	ldrb.w	sl, [r4, #24]
 8012c3c:	f8d4 b000 	ldr.w	fp, [r4]
 8012c40:	f8c8 2000 	str.w	r2, [r8]
 8012c44:	e9d3 8900 	ldrd	r8, r9, [r3]
 8012c48:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8012c4c:	9307      	str	r3, [sp, #28]
 8012c4e:	f8cd 8018 	str.w	r8, [sp, #24]
 8012c52:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8012c56:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012c5a:	4b9c      	ldr	r3, [pc, #624]	@ (8012ecc <_printf_float+0x2c8>)
 8012c5c:	f04f 32ff 	mov.w	r2, #4294967295
 8012c60:	f7ed ff3c 	bl	8000adc <__aeabi_dcmpun>
 8012c64:	bb70      	cbnz	r0, 8012cc4 <_printf_float+0xc0>
 8012c66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012c6a:	4b98      	ldr	r3, [pc, #608]	@ (8012ecc <_printf_float+0x2c8>)
 8012c6c:	f04f 32ff 	mov.w	r2, #4294967295
 8012c70:	f7ed ff16 	bl	8000aa0 <__aeabi_dcmple>
 8012c74:	bb30      	cbnz	r0, 8012cc4 <_printf_float+0xc0>
 8012c76:	2200      	movs	r2, #0
 8012c78:	2300      	movs	r3, #0
 8012c7a:	4640      	mov	r0, r8
 8012c7c:	4649      	mov	r1, r9
 8012c7e:	f7ed ff05 	bl	8000a8c <__aeabi_dcmplt>
 8012c82:	b110      	cbz	r0, 8012c8a <_printf_float+0x86>
 8012c84:	232d      	movs	r3, #45	@ 0x2d
 8012c86:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012c8a:	4a91      	ldr	r2, [pc, #580]	@ (8012ed0 <_printf_float+0x2cc>)
 8012c8c:	4b91      	ldr	r3, [pc, #580]	@ (8012ed4 <_printf_float+0x2d0>)
 8012c8e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8012c92:	bf94      	ite	ls
 8012c94:	4690      	movls	r8, r2
 8012c96:	4698      	movhi	r8, r3
 8012c98:	2303      	movs	r3, #3
 8012c9a:	6123      	str	r3, [r4, #16]
 8012c9c:	f02b 0304 	bic.w	r3, fp, #4
 8012ca0:	6023      	str	r3, [r4, #0]
 8012ca2:	f04f 0900 	mov.w	r9, #0
 8012ca6:	9700      	str	r7, [sp, #0]
 8012ca8:	4633      	mov	r3, r6
 8012caa:	aa0b      	add	r2, sp, #44	@ 0x2c
 8012cac:	4621      	mov	r1, r4
 8012cae:	4628      	mov	r0, r5
 8012cb0:	f000 f9d2 	bl	8013058 <_printf_common>
 8012cb4:	3001      	adds	r0, #1
 8012cb6:	f040 808d 	bne.w	8012dd4 <_printf_float+0x1d0>
 8012cba:	f04f 30ff 	mov.w	r0, #4294967295
 8012cbe:	b00d      	add	sp, #52	@ 0x34
 8012cc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012cc4:	4642      	mov	r2, r8
 8012cc6:	464b      	mov	r3, r9
 8012cc8:	4640      	mov	r0, r8
 8012cca:	4649      	mov	r1, r9
 8012ccc:	f7ed ff06 	bl	8000adc <__aeabi_dcmpun>
 8012cd0:	b140      	cbz	r0, 8012ce4 <_printf_float+0xe0>
 8012cd2:	464b      	mov	r3, r9
 8012cd4:	2b00      	cmp	r3, #0
 8012cd6:	bfbc      	itt	lt
 8012cd8:	232d      	movlt	r3, #45	@ 0x2d
 8012cda:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8012cde:	4a7e      	ldr	r2, [pc, #504]	@ (8012ed8 <_printf_float+0x2d4>)
 8012ce0:	4b7e      	ldr	r3, [pc, #504]	@ (8012edc <_printf_float+0x2d8>)
 8012ce2:	e7d4      	b.n	8012c8e <_printf_float+0x8a>
 8012ce4:	6863      	ldr	r3, [r4, #4]
 8012ce6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8012cea:	9206      	str	r2, [sp, #24]
 8012cec:	1c5a      	adds	r2, r3, #1
 8012cee:	d13b      	bne.n	8012d68 <_printf_float+0x164>
 8012cf0:	2306      	movs	r3, #6
 8012cf2:	6063      	str	r3, [r4, #4]
 8012cf4:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8012cf8:	2300      	movs	r3, #0
 8012cfa:	6022      	str	r2, [r4, #0]
 8012cfc:	9303      	str	r3, [sp, #12]
 8012cfe:	ab0a      	add	r3, sp, #40	@ 0x28
 8012d00:	e9cd a301 	strd	sl, r3, [sp, #4]
 8012d04:	ab09      	add	r3, sp, #36	@ 0x24
 8012d06:	9300      	str	r3, [sp, #0]
 8012d08:	6861      	ldr	r1, [r4, #4]
 8012d0a:	ec49 8b10 	vmov	d0, r8, r9
 8012d0e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8012d12:	4628      	mov	r0, r5
 8012d14:	f7ff fed6 	bl	8012ac4 <__cvt>
 8012d18:	9b06      	ldr	r3, [sp, #24]
 8012d1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012d1c:	2b47      	cmp	r3, #71	@ 0x47
 8012d1e:	4680      	mov	r8, r0
 8012d20:	d129      	bne.n	8012d76 <_printf_float+0x172>
 8012d22:	1cc8      	adds	r0, r1, #3
 8012d24:	db02      	blt.n	8012d2c <_printf_float+0x128>
 8012d26:	6863      	ldr	r3, [r4, #4]
 8012d28:	4299      	cmp	r1, r3
 8012d2a:	dd41      	ble.n	8012db0 <_printf_float+0x1ac>
 8012d2c:	f1aa 0a02 	sub.w	sl, sl, #2
 8012d30:	fa5f fa8a 	uxtb.w	sl, sl
 8012d34:	3901      	subs	r1, #1
 8012d36:	4652      	mov	r2, sl
 8012d38:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8012d3c:	9109      	str	r1, [sp, #36]	@ 0x24
 8012d3e:	f7ff ff26 	bl	8012b8e <__exponent>
 8012d42:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012d44:	1813      	adds	r3, r2, r0
 8012d46:	2a01      	cmp	r2, #1
 8012d48:	4681      	mov	r9, r0
 8012d4a:	6123      	str	r3, [r4, #16]
 8012d4c:	dc02      	bgt.n	8012d54 <_printf_float+0x150>
 8012d4e:	6822      	ldr	r2, [r4, #0]
 8012d50:	07d2      	lsls	r2, r2, #31
 8012d52:	d501      	bpl.n	8012d58 <_printf_float+0x154>
 8012d54:	3301      	adds	r3, #1
 8012d56:	6123      	str	r3, [r4, #16]
 8012d58:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	d0a2      	beq.n	8012ca6 <_printf_float+0xa2>
 8012d60:	232d      	movs	r3, #45	@ 0x2d
 8012d62:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012d66:	e79e      	b.n	8012ca6 <_printf_float+0xa2>
 8012d68:	9a06      	ldr	r2, [sp, #24]
 8012d6a:	2a47      	cmp	r2, #71	@ 0x47
 8012d6c:	d1c2      	bne.n	8012cf4 <_printf_float+0xf0>
 8012d6e:	2b00      	cmp	r3, #0
 8012d70:	d1c0      	bne.n	8012cf4 <_printf_float+0xf0>
 8012d72:	2301      	movs	r3, #1
 8012d74:	e7bd      	b.n	8012cf2 <_printf_float+0xee>
 8012d76:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012d7a:	d9db      	bls.n	8012d34 <_printf_float+0x130>
 8012d7c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8012d80:	d118      	bne.n	8012db4 <_printf_float+0x1b0>
 8012d82:	2900      	cmp	r1, #0
 8012d84:	6863      	ldr	r3, [r4, #4]
 8012d86:	dd0b      	ble.n	8012da0 <_printf_float+0x19c>
 8012d88:	6121      	str	r1, [r4, #16]
 8012d8a:	b913      	cbnz	r3, 8012d92 <_printf_float+0x18e>
 8012d8c:	6822      	ldr	r2, [r4, #0]
 8012d8e:	07d0      	lsls	r0, r2, #31
 8012d90:	d502      	bpl.n	8012d98 <_printf_float+0x194>
 8012d92:	3301      	adds	r3, #1
 8012d94:	440b      	add	r3, r1
 8012d96:	6123      	str	r3, [r4, #16]
 8012d98:	65a1      	str	r1, [r4, #88]	@ 0x58
 8012d9a:	f04f 0900 	mov.w	r9, #0
 8012d9e:	e7db      	b.n	8012d58 <_printf_float+0x154>
 8012da0:	b913      	cbnz	r3, 8012da8 <_printf_float+0x1a4>
 8012da2:	6822      	ldr	r2, [r4, #0]
 8012da4:	07d2      	lsls	r2, r2, #31
 8012da6:	d501      	bpl.n	8012dac <_printf_float+0x1a8>
 8012da8:	3302      	adds	r3, #2
 8012daa:	e7f4      	b.n	8012d96 <_printf_float+0x192>
 8012dac:	2301      	movs	r3, #1
 8012dae:	e7f2      	b.n	8012d96 <_printf_float+0x192>
 8012db0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8012db4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012db6:	4299      	cmp	r1, r3
 8012db8:	db05      	blt.n	8012dc6 <_printf_float+0x1c2>
 8012dba:	6823      	ldr	r3, [r4, #0]
 8012dbc:	6121      	str	r1, [r4, #16]
 8012dbe:	07d8      	lsls	r0, r3, #31
 8012dc0:	d5ea      	bpl.n	8012d98 <_printf_float+0x194>
 8012dc2:	1c4b      	adds	r3, r1, #1
 8012dc4:	e7e7      	b.n	8012d96 <_printf_float+0x192>
 8012dc6:	2900      	cmp	r1, #0
 8012dc8:	bfd4      	ite	le
 8012dca:	f1c1 0202 	rsble	r2, r1, #2
 8012dce:	2201      	movgt	r2, #1
 8012dd0:	4413      	add	r3, r2
 8012dd2:	e7e0      	b.n	8012d96 <_printf_float+0x192>
 8012dd4:	6823      	ldr	r3, [r4, #0]
 8012dd6:	055a      	lsls	r2, r3, #21
 8012dd8:	d407      	bmi.n	8012dea <_printf_float+0x1e6>
 8012dda:	6923      	ldr	r3, [r4, #16]
 8012ddc:	4642      	mov	r2, r8
 8012dde:	4631      	mov	r1, r6
 8012de0:	4628      	mov	r0, r5
 8012de2:	47b8      	blx	r7
 8012de4:	3001      	adds	r0, #1
 8012de6:	d12b      	bne.n	8012e40 <_printf_float+0x23c>
 8012de8:	e767      	b.n	8012cba <_printf_float+0xb6>
 8012dea:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8012dee:	f240 80dd 	bls.w	8012fac <_printf_float+0x3a8>
 8012df2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012df6:	2200      	movs	r2, #0
 8012df8:	2300      	movs	r3, #0
 8012dfa:	f7ed fe3d 	bl	8000a78 <__aeabi_dcmpeq>
 8012dfe:	2800      	cmp	r0, #0
 8012e00:	d033      	beq.n	8012e6a <_printf_float+0x266>
 8012e02:	4a37      	ldr	r2, [pc, #220]	@ (8012ee0 <_printf_float+0x2dc>)
 8012e04:	2301      	movs	r3, #1
 8012e06:	4631      	mov	r1, r6
 8012e08:	4628      	mov	r0, r5
 8012e0a:	47b8      	blx	r7
 8012e0c:	3001      	adds	r0, #1
 8012e0e:	f43f af54 	beq.w	8012cba <_printf_float+0xb6>
 8012e12:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8012e16:	4543      	cmp	r3, r8
 8012e18:	db02      	blt.n	8012e20 <_printf_float+0x21c>
 8012e1a:	6823      	ldr	r3, [r4, #0]
 8012e1c:	07d8      	lsls	r0, r3, #31
 8012e1e:	d50f      	bpl.n	8012e40 <_printf_float+0x23c>
 8012e20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012e24:	4631      	mov	r1, r6
 8012e26:	4628      	mov	r0, r5
 8012e28:	47b8      	blx	r7
 8012e2a:	3001      	adds	r0, #1
 8012e2c:	f43f af45 	beq.w	8012cba <_printf_float+0xb6>
 8012e30:	f04f 0900 	mov.w	r9, #0
 8012e34:	f108 38ff 	add.w	r8, r8, #4294967295
 8012e38:	f104 0a1a 	add.w	sl, r4, #26
 8012e3c:	45c8      	cmp	r8, r9
 8012e3e:	dc09      	bgt.n	8012e54 <_printf_float+0x250>
 8012e40:	6823      	ldr	r3, [r4, #0]
 8012e42:	079b      	lsls	r3, r3, #30
 8012e44:	f100 8103 	bmi.w	801304e <_printf_float+0x44a>
 8012e48:	68e0      	ldr	r0, [r4, #12]
 8012e4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012e4c:	4298      	cmp	r0, r3
 8012e4e:	bfb8      	it	lt
 8012e50:	4618      	movlt	r0, r3
 8012e52:	e734      	b.n	8012cbe <_printf_float+0xba>
 8012e54:	2301      	movs	r3, #1
 8012e56:	4652      	mov	r2, sl
 8012e58:	4631      	mov	r1, r6
 8012e5a:	4628      	mov	r0, r5
 8012e5c:	47b8      	blx	r7
 8012e5e:	3001      	adds	r0, #1
 8012e60:	f43f af2b 	beq.w	8012cba <_printf_float+0xb6>
 8012e64:	f109 0901 	add.w	r9, r9, #1
 8012e68:	e7e8      	b.n	8012e3c <_printf_float+0x238>
 8012e6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e6c:	2b00      	cmp	r3, #0
 8012e6e:	dc39      	bgt.n	8012ee4 <_printf_float+0x2e0>
 8012e70:	4a1b      	ldr	r2, [pc, #108]	@ (8012ee0 <_printf_float+0x2dc>)
 8012e72:	2301      	movs	r3, #1
 8012e74:	4631      	mov	r1, r6
 8012e76:	4628      	mov	r0, r5
 8012e78:	47b8      	blx	r7
 8012e7a:	3001      	adds	r0, #1
 8012e7c:	f43f af1d 	beq.w	8012cba <_printf_float+0xb6>
 8012e80:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8012e84:	ea59 0303 	orrs.w	r3, r9, r3
 8012e88:	d102      	bne.n	8012e90 <_printf_float+0x28c>
 8012e8a:	6823      	ldr	r3, [r4, #0]
 8012e8c:	07d9      	lsls	r1, r3, #31
 8012e8e:	d5d7      	bpl.n	8012e40 <_printf_float+0x23c>
 8012e90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012e94:	4631      	mov	r1, r6
 8012e96:	4628      	mov	r0, r5
 8012e98:	47b8      	blx	r7
 8012e9a:	3001      	adds	r0, #1
 8012e9c:	f43f af0d 	beq.w	8012cba <_printf_float+0xb6>
 8012ea0:	f04f 0a00 	mov.w	sl, #0
 8012ea4:	f104 0b1a 	add.w	fp, r4, #26
 8012ea8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012eaa:	425b      	negs	r3, r3
 8012eac:	4553      	cmp	r3, sl
 8012eae:	dc01      	bgt.n	8012eb4 <_printf_float+0x2b0>
 8012eb0:	464b      	mov	r3, r9
 8012eb2:	e793      	b.n	8012ddc <_printf_float+0x1d8>
 8012eb4:	2301      	movs	r3, #1
 8012eb6:	465a      	mov	r2, fp
 8012eb8:	4631      	mov	r1, r6
 8012eba:	4628      	mov	r0, r5
 8012ebc:	47b8      	blx	r7
 8012ebe:	3001      	adds	r0, #1
 8012ec0:	f43f aefb 	beq.w	8012cba <_printf_float+0xb6>
 8012ec4:	f10a 0a01 	add.w	sl, sl, #1
 8012ec8:	e7ee      	b.n	8012ea8 <_printf_float+0x2a4>
 8012eca:	bf00      	nop
 8012ecc:	7fefffff 	.word	0x7fefffff
 8012ed0:	0801c7cc 	.word	0x0801c7cc
 8012ed4:	0801c7d0 	.word	0x0801c7d0
 8012ed8:	0801c7d4 	.word	0x0801c7d4
 8012edc:	0801c7d8 	.word	0x0801c7d8
 8012ee0:	0801c7dc 	.word	0x0801c7dc
 8012ee4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012ee6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012eea:	4553      	cmp	r3, sl
 8012eec:	bfa8      	it	ge
 8012eee:	4653      	movge	r3, sl
 8012ef0:	2b00      	cmp	r3, #0
 8012ef2:	4699      	mov	r9, r3
 8012ef4:	dc36      	bgt.n	8012f64 <_printf_float+0x360>
 8012ef6:	f04f 0b00 	mov.w	fp, #0
 8012efa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012efe:	f104 021a 	add.w	r2, r4, #26
 8012f02:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8012f04:	9306      	str	r3, [sp, #24]
 8012f06:	eba3 0309 	sub.w	r3, r3, r9
 8012f0a:	455b      	cmp	r3, fp
 8012f0c:	dc31      	bgt.n	8012f72 <_printf_float+0x36e>
 8012f0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f10:	459a      	cmp	sl, r3
 8012f12:	dc3a      	bgt.n	8012f8a <_printf_float+0x386>
 8012f14:	6823      	ldr	r3, [r4, #0]
 8012f16:	07da      	lsls	r2, r3, #31
 8012f18:	d437      	bmi.n	8012f8a <_printf_float+0x386>
 8012f1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f1c:	ebaa 0903 	sub.w	r9, sl, r3
 8012f20:	9b06      	ldr	r3, [sp, #24]
 8012f22:	ebaa 0303 	sub.w	r3, sl, r3
 8012f26:	4599      	cmp	r9, r3
 8012f28:	bfa8      	it	ge
 8012f2a:	4699      	movge	r9, r3
 8012f2c:	f1b9 0f00 	cmp.w	r9, #0
 8012f30:	dc33      	bgt.n	8012f9a <_printf_float+0x396>
 8012f32:	f04f 0800 	mov.w	r8, #0
 8012f36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8012f3a:	f104 0b1a 	add.w	fp, r4, #26
 8012f3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f40:	ebaa 0303 	sub.w	r3, sl, r3
 8012f44:	eba3 0309 	sub.w	r3, r3, r9
 8012f48:	4543      	cmp	r3, r8
 8012f4a:	f77f af79 	ble.w	8012e40 <_printf_float+0x23c>
 8012f4e:	2301      	movs	r3, #1
 8012f50:	465a      	mov	r2, fp
 8012f52:	4631      	mov	r1, r6
 8012f54:	4628      	mov	r0, r5
 8012f56:	47b8      	blx	r7
 8012f58:	3001      	adds	r0, #1
 8012f5a:	f43f aeae 	beq.w	8012cba <_printf_float+0xb6>
 8012f5e:	f108 0801 	add.w	r8, r8, #1
 8012f62:	e7ec      	b.n	8012f3e <_printf_float+0x33a>
 8012f64:	4642      	mov	r2, r8
 8012f66:	4631      	mov	r1, r6
 8012f68:	4628      	mov	r0, r5
 8012f6a:	47b8      	blx	r7
 8012f6c:	3001      	adds	r0, #1
 8012f6e:	d1c2      	bne.n	8012ef6 <_printf_float+0x2f2>
 8012f70:	e6a3      	b.n	8012cba <_printf_float+0xb6>
 8012f72:	2301      	movs	r3, #1
 8012f74:	4631      	mov	r1, r6
 8012f76:	4628      	mov	r0, r5
 8012f78:	9206      	str	r2, [sp, #24]
 8012f7a:	47b8      	blx	r7
 8012f7c:	3001      	adds	r0, #1
 8012f7e:	f43f ae9c 	beq.w	8012cba <_printf_float+0xb6>
 8012f82:	9a06      	ldr	r2, [sp, #24]
 8012f84:	f10b 0b01 	add.w	fp, fp, #1
 8012f88:	e7bb      	b.n	8012f02 <_printf_float+0x2fe>
 8012f8a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012f8e:	4631      	mov	r1, r6
 8012f90:	4628      	mov	r0, r5
 8012f92:	47b8      	blx	r7
 8012f94:	3001      	adds	r0, #1
 8012f96:	d1c0      	bne.n	8012f1a <_printf_float+0x316>
 8012f98:	e68f      	b.n	8012cba <_printf_float+0xb6>
 8012f9a:	9a06      	ldr	r2, [sp, #24]
 8012f9c:	464b      	mov	r3, r9
 8012f9e:	4442      	add	r2, r8
 8012fa0:	4631      	mov	r1, r6
 8012fa2:	4628      	mov	r0, r5
 8012fa4:	47b8      	blx	r7
 8012fa6:	3001      	adds	r0, #1
 8012fa8:	d1c3      	bne.n	8012f32 <_printf_float+0x32e>
 8012faa:	e686      	b.n	8012cba <_printf_float+0xb6>
 8012fac:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8012fb0:	f1ba 0f01 	cmp.w	sl, #1
 8012fb4:	dc01      	bgt.n	8012fba <_printf_float+0x3b6>
 8012fb6:	07db      	lsls	r3, r3, #31
 8012fb8:	d536      	bpl.n	8013028 <_printf_float+0x424>
 8012fba:	2301      	movs	r3, #1
 8012fbc:	4642      	mov	r2, r8
 8012fbe:	4631      	mov	r1, r6
 8012fc0:	4628      	mov	r0, r5
 8012fc2:	47b8      	blx	r7
 8012fc4:	3001      	adds	r0, #1
 8012fc6:	f43f ae78 	beq.w	8012cba <_printf_float+0xb6>
 8012fca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012fce:	4631      	mov	r1, r6
 8012fd0:	4628      	mov	r0, r5
 8012fd2:	47b8      	blx	r7
 8012fd4:	3001      	adds	r0, #1
 8012fd6:	f43f ae70 	beq.w	8012cba <_printf_float+0xb6>
 8012fda:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8012fde:	2200      	movs	r2, #0
 8012fe0:	2300      	movs	r3, #0
 8012fe2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8012fe6:	f7ed fd47 	bl	8000a78 <__aeabi_dcmpeq>
 8012fea:	b9c0      	cbnz	r0, 801301e <_printf_float+0x41a>
 8012fec:	4653      	mov	r3, sl
 8012fee:	f108 0201 	add.w	r2, r8, #1
 8012ff2:	4631      	mov	r1, r6
 8012ff4:	4628      	mov	r0, r5
 8012ff6:	47b8      	blx	r7
 8012ff8:	3001      	adds	r0, #1
 8012ffa:	d10c      	bne.n	8013016 <_printf_float+0x412>
 8012ffc:	e65d      	b.n	8012cba <_printf_float+0xb6>
 8012ffe:	2301      	movs	r3, #1
 8013000:	465a      	mov	r2, fp
 8013002:	4631      	mov	r1, r6
 8013004:	4628      	mov	r0, r5
 8013006:	47b8      	blx	r7
 8013008:	3001      	adds	r0, #1
 801300a:	f43f ae56 	beq.w	8012cba <_printf_float+0xb6>
 801300e:	f108 0801 	add.w	r8, r8, #1
 8013012:	45d0      	cmp	r8, sl
 8013014:	dbf3      	blt.n	8012ffe <_printf_float+0x3fa>
 8013016:	464b      	mov	r3, r9
 8013018:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801301c:	e6df      	b.n	8012dde <_printf_float+0x1da>
 801301e:	f04f 0800 	mov.w	r8, #0
 8013022:	f104 0b1a 	add.w	fp, r4, #26
 8013026:	e7f4      	b.n	8013012 <_printf_float+0x40e>
 8013028:	2301      	movs	r3, #1
 801302a:	4642      	mov	r2, r8
 801302c:	e7e1      	b.n	8012ff2 <_printf_float+0x3ee>
 801302e:	2301      	movs	r3, #1
 8013030:	464a      	mov	r2, r9
 8013032:	4631      	mov	r1, r6
 8013034:	4628      	mov	r0, r5
 8013036:	47b8      	blx	r7
 8013038:	3001      	adds	r0, #1
 801303a:	f43f ae3e 	beq.w	8012cba <_printf_float+0xb6>
 801303e:	f108 0801 	add.w	r8, r8, #1
 8013042:	68e3      	ldr	r3, [r4, #12]
 8013044:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013046:	1a5b      	subs	r3, r3, r1
 8013048:	4543      	cmp	r3, r8
 801304a:	dcf0      	bgt.n	801302e <_printf_float+0x42a>
 801304c:	e6fc      	b.n	8012e48 <_printf_float+0x244>
 801304e:	f04f 0800 	mov.w	r8, #0
 8013052:	f104 0919 	add.w	r9, r4, #25
 8013056:	e7f4      	b.n	8013042 <_printf_float+0x43e>

08013058 <_printf_common>:
 8013058:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801305c:	4616      	mov	r6, r2
 801305e:	4698      	mov	r8, r3
 8013060:	688a      	ldr	r2, [r1, #8]
 8013062:	690b      	ldr	r3, [r1, #16]
 8013064:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8013068:	4293      	cmp	r3, r2
 801306a:	bfb8      	it	lt
 801306c:	4613      	movlt	r3, r2
 801306e:	6033      	str	r3, [r6, #0]
 8013070:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8013074:	4607      	mov	r7, r0
 8013076:	460c      	mov	r4, r1
 8013078:	b10a      	cbz	r2, 801307e <_printf_common+0x26>
 801307a:	3301      	adds	r3, #1
 801307c:	6033      	str	r3, [r6, #0]
 801307e:	6823      	ldr	r3, [r4, #0]
 8013080:	0699      	lsls	r1, r3, #26
 8013082:	bf42      	ittt	mi
 8013084:	6833      	ldrmi	r3, [r6, #0]
 8013086:	3302      	addmi	r3, #2
 8013088:	6033      	strmi	r3, [r6, #0]
 801308a:	6825      	ldr	r5, [r4, #0]
 801308c:	f015 0506 	ands.w	r5, r5, #6
 8013090:	d106      	bne.n	80130a0 <_printf_common+0x48>
 8013092:	f104 0a19 	add.w	sl, r4, #25
 8013096:	68e3      	ldr	r3, [r4, #12]
 8013098:	6832      	ldr	r2, [r6, #0]
 801309a:	1a9b      	subs	r3, r3, r2
 801309c:	42ab      	cmp	r3, r5
 801309e:	dc26      	bgt.n	80130ee <_printf_common+0x96>
 80130a0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80130a4:	6822      	ldr	r2, [r4, #0]
 80130a6:	3b00      	subs	r3, #0
 80130a8:	bf18      	it	ne
 80130aa:	2301      	movne	r3, #1
 80130ac:	0692      	lsls	r2, r2, #26
 80130ae:	d42b      	bmi.n	8013108 <_printf_common+0xb0>
 80130b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80130b4:	4641      	mov	r1, r8
 80130b6:	4638      	mov	r0, r7
 80130b8:	47c8      	blx	r9
 80130ba:	3001      	adds	r0, #1
 80130bc:	d01e      	beq.n	80130fc <_printf_common+0xa4>
 80130be:	6823      	ldr	r3, [r4, #0]
 80130c0:	6922      	ldr	r2, [r4, #16]
 80130c2:	f003 0306 	and.w	r3, r3, #6
 80130c6:	2b04      	cmp	r3, #4
 80130c8:	bf02      	ittt	eq
 80130ca:	68e5      	ldreq	r5, [r4, #12]
 80130cc:	6833      	ldreq	r3, [r6, #0]
 80130ce:	1aed      	subeq	r5, r5, r3
 80130d0:	68a3      	ldr	r3, [r4, #8]
 80130d2:	bf0c      	ite	eq
 80130d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80130d8:	2500      	movne	r5, #0
 80130da:	4293      	cmp	r3, r2
 80130dc:	bfc4      	itt	gt
 80130de:	1a9b      	subgt	r3, r3, r2
 80130e0:	18ed      	addgt	r5, r5, r3
 80130e2:	2600      	movs	r6, #0
 80130e4:	341a      	adds	r4, #26
 80130e6:	42b5      	cmp	r5, r6
 80130e8:	d11a      	bne.n	8013120 <_printf_common+0xc8>
 80130ea:	2000      	movs	r0, #0
 80130ec:	e008      	b.n	8013100 <_printf_common+0xa8>
 80130ee:	2301      	movs	r3, #1
 80130f0:	4652      	mov	r2, sl
 80130f2:	4641      	mov	r1, r8
 80130f4:	4638      	mov	r0, r7
 80130f6:	47c8      	blx	r9
 80130f8:	3001      	adds	r0, #1
 80130fa:	d103      	bne.n	8013104 <_printf_common+0xac>
 80130fc:	f04f 30ff 	mov.w	r0, #4294967295
 8013100:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013104:	3501      	adds	r5, #1
 8013106:	e7c6      	b.n	8013096 <_printf_common+0x3e>
 8013108:	18e1      	adds	r1, r4, r3
 801310a:	1c5a      	adds	r2, r3, #1
 801310c:	2030      	movs	r0, #48	@ 0x30
 801310e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8013112:	4422      	add	r2, r4
 8013114:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8013118:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801311c:	3302      	adds	r3, #2
 801311e:	e7c7      	b.n	80130b0 <_printf_common+0x58>
 8013120:	2301      	movs	r3, #1
 8013122:	4622      	mov	r2, r4
 8013124:	4641      	mov	r1, r8
 8013126:	4638      	mov	r0, r7
 8013128:	47c8      	blx	r9
 801312a:	3001      	adds	r0, #1
 801312c:	d0e6      	beq.n	80130fc <_printf_common+0xa4>
 801312e:	3601      	adds	r6, #1
 8013130:	e7d9      	b.n	80130e6 <_printf_common+0x8e>
	...

08013134 <_printf_i>:
 8013134:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013138:	7e0f      	ldrb	r7, [r1, #24]
 801313a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801313c:	2f78      	cmp	r7, #120	@ 0x78
 801313e:	4691      	mov	r9, r2
 8013140:	4680      	mov	r8, r0
 8013142:	460c      	mov	r4, r1
 8013144:	469a      	mov	sl, r3
 8013146:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801314a:	d807      	bhi.n	801315c <_printf_i+0x28>
 801314c:	2f62      	cmp	r7, #98	@ 0x62
 801314e:	d80a      	bhi.n	8013166 <_printf_i+0x32>
 8013150:	2f00      	cmp	r7, #0
 8013152:	f000 80d2 	beq.w	80132fa <_printf_i+0x1c6>
 8013156:	2f58      	cmp	r7, #88	@ 0x58
 8013158:	f000 80b9 	beq.w	80132ce <_printf_i+0x19a>
 801315c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8013160:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8013164:	e03a      	b.n	80131dc <_printf_i+0xa8>
 8013166:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801316a:	2b15      	cmp	r3, #21
 801316c:	d8f6      	bhi.n	801315c <_printf_i+0x28>
 801316e:	a101      	add	r1, pc, #4	@ (adr r1, 8013174 <_printf_i+0x40>)
 8013170:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8013174:	080131cd 	.word	0x080131cd
 8013178:	080131e1 	.word	0x080131e1
 801317c:	0801315d 	.word	0x0801315d
 8013180:	0801315d 	.word	0x0801315d
 8013184:	0801315d 	.word	0x0801315d
 8013188:	0801315d 	.word	0x0801315d
 801318c:	080131e1 	.word	0x080131e1
 8013190:	0801315d 	.word	0x0801315d
 8013194:	0801315d 	.word	0x0801315d
 8013198:	0801315d 	.word	0x0801315d
 801319c:	0801315d 	.word	0x0801315d
 80131a0:	080132e1 	.word	0x080132e1
 80131a4:	0801320b 	.word	0x0801320b
 80131a8:	0801329b 	.word	0x0801329b
 80131ac:	0801315d 	.word	0x0801315d
 80131b0:	0801315d 	.word	0x0801315d
 80131b4:	08013303 	.word	0x08013303
 80131b8:	0801315d 	.word	0x0801315d
 80131bc:	0801320b 	.word	0x0801320b
 80131c0:	0801315d 	.word	0x0801315d
 80131c4:	0801315d 	.word	0x0801315d
 80131c8:	080132a3 	.word	0x080132a3
 80131cc:	6833      	ldr	r3, [r6, #0]
 80131ce:	1d1a      	adds	r2, r3, #4
 80131d0:	681b      	ldr	r3, [r3, #0]
 80131d2:	6032      	str	r2, [r6, #0]
 80131d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80131d8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80131dc:	2301      	movs	r3, #1
 80131de:	e09d      	b.n	801331c <_printf_i+0x1e8>
 80131e0:	6833      	ldr	r3, [r6, #0]
 80131e2:	6820      	ldr	r0, [r4, #0]
 80131e4:	1d19      	adds	r1, r3, #4
 80131e6:	6031      	str	r1, [r6, #0]
 80131e8:	0606      	lsls	r6, r0, #24
 80131ea:	d501      	bpl.n	80131f0 <_printf_i+0xbc>
 80131ec:	681d      	ldr	r5, [r3, #0]
 80131ee:	e003      	b.n	80131f8 <_printf_i+0xc4>
 80131f0:	0645      	lsls	r5, r0, #25
 80131f2:	d5fb      	bpl.n	80131ec <_printf_i+0xb8>
 80131f4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80131f8:	2d00      	cmp	r5, #0
 80131fa:	da03      	bge.n	8013204 <_printf_i+0xd0>
 80131fc:	232d      	movs	r3, #45	@ 0x2d
 80131fe:	426d      	negs	r5, r5
 8013200:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013204:	4859      	ldr	r0, [pc, #356]	@ (801336c <_printf_i+0x238>)
 8013206:	230a      	movs	r3, #10
 8013208:	e011      	b.n	801322e <_printf_i+0xfa>
 801320a:	6821      	ldr	r1, [r4, #0]
 801320c:	6833      	ldr	r3, [r6, #0]
 801320e:	0608      	lsls	r0, r1, #24
 8013210:	f853 5b04 	ldr.w	r5, [r3], #4
 8013214:	d402      	bmi.n	801321c <_printf_i+0xe8>
 8013216:	0649      	lsls	r1, r1, #25
 8013218:	bf48      	it	mi
 801321a:	b2ad      	uxthmi	r5, r5
 801321c:	2f6f      	cmp	r7, #111	@ 0x6f
 801321e:	4853      	ldr	r0, [pc, #332]	@ (801336c <_printf_i+0x238>)
 8013220:	6033      	str	r3, [r6, #0]
 8013222:	bf14      	ite	ne
 8013224:	230a      	movne	r3, #10
 8013226:	2308      	moveq	r3, #8
 8013228:	2100      	movs	r1, #0
 801322a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801322e:	6866      	ldr	r6, [r4, #4]
 8013230:	60a6      	str	r6, [r4, #8]
 8013232:	2e00      	cmp	r6, #0
 8013234:	bfa2      	ittt	ge
 8013236:	6821      	ldrge	r1, [r4, #0]
 8013238:	f021 0104 	bicge.w	r1, r1, #4
 801323c:	6021      	strge	r1, [r4, #0]
 801323e:	b90d      	cbnz	r5, 8013244 <_printf_i+0x110>
 8013240:	2e00      	cmp	r6, #0
 8013242:	d04b      	beq.n	80132dc <_printf_i+0x1a8>
 8013244:	4616      	mov	r6, r2
 8013246:	fbb5 f1f3 	udiv	r1, r5, r3
 801324a:	fb03 5711 	mls	r7, r3, r1, r5
 801324e:	5dc7      	ldrb	r7, [r0, r7]
 8013250:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8013254:	462f      	mov	r7, r5
 8013256:	42bb      	cmp	r3, r7
 8013258:	460d      	mov	r5, r1
 801325a:	d9f4      	bls.n	8013246 <_printf_i+0x112>
 801325c:	2b08      	cmp	r3, #8
 801325e:	d10b      	bne.n	8013278 <_printf_i+0x144>
 8013260:	6823      	ldr	r3, [r4, #0]
 8013262:	07df      	lsls	r7, r3, #31
 8013264:	d508      	bpl.n	8013278 <_printf_i+0x144>
 8013266:	6923      	ldr	r3, [r4, #16]
 8013268:	6861      	ldr	r1, [r4, #4]
 801326a:	4299      	cmp	r1, r3
 801326c:	bfde      	ittt	le
 801326e:	2330      	movle	r3, #48	@ 0x30
 8013270:	f806 3c01 	strble.w	r3, [r6, #-1]
 8013274:	f106 36ff 	addle.w	r6, r6, #4294967295
 8013278:	1b92      	subs	r2, r2, r6
 801327a:	6122      	str	r2, [r4, #16]
 801327c:	f8cd a000 	str.w	sl, [sp]
 8013280:	464b      	mov	r3, r9
 8013282:	aa03      	add	r2, sp, #12
 8013284:	4621      	mov	r1, r4
 8013286:	4640      	mov	r0, r8
 8013288:	f7ff fee6 	bl	8013058 <_printf_common>
 801328c:	3001      	adds	r0, #1
 801328e:	d14a      	bne.n	8013326 <_printf_i+0x1f2>
 8013290:	f04f 30ff 	mov.w	r0, #4294967295
 8013294:	b004      	add	sp, #16
 8013296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801329a:	6823      	ldr	r3, [r4, #0]
 801329c:	f043 0320 	orr.w	r3, r3, #32
 80132a0:	6023      	str	r3, [r4, #0]
 80132a2:	4833      	ldr	r0, [pc, #204]	@ (8013370 <_printf_i+0x23c>)
 80132a4:	2778      	movs	r7, #120	@ 0x78
 80132a6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80132aa:	6823      	ldr	r3, [r4, #0]
 80132ac:	6831      	ldr	r1, [r6, #0]
 80132ae:	061f      	lsls	r7, r3, #24
 80132b0:	f851 5b04 	ldr.w	r5, [r1], #4
 80132b4:	d402      	bmi.n	80132bc <_printf_i+0x188>
 80132b6:	065f      	lsls	r7, r3, #25
 80132b8:	bf48      	it	mi
 80132ba:	b2ad      	uxthmi	r5, r5
 80132bc:	6031      	str	r1, [r6, #0]
 80132be:	07d9      	lsls	r1, r3, #31
 80132c0:	bf44      	itt	mi
 80132c2:	f043 0320 	orrmi.w	r3, r3, #32
 80132c6:	6023      	strmi	r3, [r4, #0]
 80132c8:	b11d      	cbz	r5, 80132d2 <_printf_i+0x19e>
 80132ca:	2310      	movs	r3, #16
 80132cc:	e7ac      	b.n	8013228 <_printf_i+0xf4>
 80132ce:	4827      	ldr	r0, [pc, #156]	@ (801336c <_printf_i+0x238>)
 80132d0:	e7e9      	b.n	80132a6 <_printf_i+0x172>
 80132d2:	6823      	ldr	r3, [r4, #0]
 80132d4:	f023 0320 	bic.w	r3, r3, #32
 80132d8:	6023      	str	r3, [r4, #0]
 80132da:	e7f6      	b.n	80132ca <_printf_i+0x196>
 80132dc:	4616      	mov	r6, r2
 80132de:	e7bd      	b.n	801325c <_printf_i+0x128>
 80132e0:	6833      	ldr	r3, [r6, #0]
 80132e2:	6825      	ldr	r5, [r4, #0]
 80132e4:	6961      	ldr	r1, [r4, #20]
 80132e6:	1d18      	adds	r0, r3, #4
 80132e8:	6030      	str	r0, [r6, #0]
 80132ea:	062e      	lsls	r6, r5, #24
 80132ec:	681b      	ldr	r3, [r3, #0]
 80132ee:	d501      	bpl.n	80132f4 <_printf_i+0x1c0>
 80132f0:	6019      	str	r1, [r3, #0]
 80132f2:	e002      	b.n	80132fa <_printf_i+0x1c6>
 80132f4:	0668      	lsls	r0, r5, #25
 80132f6:	d5fb      	bpl.n	80132f0 <_printf_i+0x1bc>
 80132f8:	8019      	strh	r1, [r3, #0]
 80132fa:	2300      	movs	r3, #0
 80132fc:	6123      	str	r3, [r4, #16]
 80132fe:	4616      	mov	r6, r2
 8013300:	e7bc      	b.n	801327c <_printf_i+0x148>
 8013302:	6833      	ldr	r3, [r6, #0]
 8013304:	1d1a      	adds	r2, r3, #4
 8013306:	6032      	str	r2, [r6, #0]
 8013308:	681e      	ldr	r6, [r3, #0]
 801330a:	6862      	ldr	r2, [r4, #4]
 801330c:	2100      	movs	r1, #0
 801330e:	4630      	mov	r0, r6
 8013310:	f7ec ff36 	bl	8000180 <memchr>
 8013314:	b108      	cbz	r0, 801331a <_printf_i+0x1e6>
 8013316:	1b80      	subs	r0, r0, r6
 8013318:	6060      	str	r0, [r4, #4]
 801331a:	6863      	ldr	r3, [r4, #4]
 801331c:	6123      	str	r3, [r4, #16]
 801331e:	2300      	movs	r3, #0
 8013320:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8013324:	e7aa      	b.n	801327c <_printf_i+0x148>
 8013326:	6923      	ldr	r3, [r4, #16]
 8013328:	4632      	mov	r2, r6
 801332a:	4649      	mov	r1, r9
 801332c:	4640      	mov	r0, r8
 801332e:	47d0      	blx	sl
 8013330:	3001      	adds	r0, #1
 8013332:	d0ad      	beq.n	8013290 <_printf_i+0x15c>
 8013334:	6823      	ldr	r3, [r4, #0]
 8013336:	079b      	lsls	r3, r3, #30
 8013338:	d413      	bmi.n	8013362 <_printf_i+0x22e>
 801333a:	68e0      	ldr	r0, [r4, #12]
 801333c:	9b03      	ldr	r3, [sp, #12]
 801333e:	4298      	cmp	r0, r3
 8013340:	bfb8      	it	lt
 8013342:	4618      	movlt	r0, r3
 8013344:	e7a6      	b.n	8013294 <_printf_i+0x160>
 8013346:	2301      	movs	r3, #1
 8013348:	4632      	mov	r2, r6
 801334a:	4649      	mov	r1, r9
 801334c:	4640      	mov	r0, r8
 801334e:	47d0      	blx	sl
 8013350:	3001      	adds	r0, #1
 8013352:	d09d      	beq.n	8013290 <_printf_i+0x15c>
 8013354:	3501      	adds	r5, #1
 8013356:	68e3      	ldr	r3, [r4, #12]
 8013358:	9903      	ldr	r1, [sp, #12]
 801335a:	1a5b      	subs	r3, r3, r1
 801335c:	42ab      	cmp	r3, r5
 801335e:	dcf2      	bgt.n	8013346 <_printf_i+0x212>
 8013360:	e7eb      	b.n	801333a <_printf_i+0x206>
 8013362:	2500      	movs	r5, #0
 8013364:	f104 0619 	add.w	r6, r4, #25
 8013368:	e7f5      	b.n	8013356 <_printf_i+0x222>
 801336a:	bf00      	nop
 801336c:	0801c7de 	.word	0x0801c7de
 8013370:	0801c7ef 	.word	0x0801c7ef

08013374 <std>:
 8013374:	2300      	movs	r3, #0
 8013376:	b510      	push	{r4, lr}
 8013378:	4604      	mov	r4, r0
 801337a:	e9c0 3300 	strd	r3, r3, [r0]
 801337e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013382:	6083      	str	r3, [r0, #8]
 8013384:	8181      	strh	r1, [r0, #12]
 8013386:	6643      	str	r3, [r0, #100]	@ 0x64
 8013388:	81c2      	strh	r2, [r0, #14]
 801338a:	6183      	str	r3, [r0, #24]
 801338c:	4619      	mov	r1, r3
 801338e:	2208      	movs	r2, #8
 8013390:	305c      	adds	r0, #92	@ 0x5c
 8013392:	f000 fa31 	bl	80137f8 <memset>
 8013396:	4b0d      	ldr	r3, [pc, #52]	@ (80133cc <std+0x58>)
 8013398:	6263      	str	r3, [r4, #36]	@ 0x24
 801339a:	4b0d      	ldr	r3, [pc, #52]	@ (80133d0 <std+0x5c>)
 801339c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801339e:	4b0d      	ldr	r3, [pc, #52]	@ (80133d4 <std+0x60>)
 80133a0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80133a2:	4b0d      	ldr	r3, [pc, #52]	@ (80133d8 <std+0x64>)
 80133a4:	6323      	str	r3, [r4, #48]	@ 0x30
 80133a6:	4b0d      	ldr	r3, [pc, #52]	@ (80133dc <std+0x68>)
 80133a8:	6224      	str	r4, [r4, #32]
 80133aa:	429c      	cmp	r4, r3
 80133ac:	d006      	beq.n	80133bc <std+0x48>
 80133ae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80133b2:	4294      	cmp	r4, r2
 80133b4:	d002      	beq.n	80133bc <std+0x48>
 80133b6:	33d0      	adds	r3, #208	@ 0xd0
 80133b8:	429c      	cmp	r4, r3
 80133ba:	d105      	bne.n	80133c8 <std+0x54>
 80133bc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80133c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80133c4:	f000 baba 	b.w	801393c <__retarget_lock_init_recursive>
 80133c8:	bd10      	pop	{r4, pc}
 80133ca:	bf00      	nop
 80133cc:	08013629 	.word	0x08013629
 80133d0:	0801364b 	.word	0x0801364b
 80133d4:	08013683 	.word	0x08013683
 80133d8:	080136a7 	.word	0x080136a7
 80133dc:	2000270c 	.word	0x2000270c

080133e0 <stdio_exit_handler>:
 80133e0:	4a02      	ldr	r2, [pc, #8]	@ (80133ec <stdio_exit_handler+0xc>)
 80133e2:	4903      	ldr	r1, [pc, #12]	@ (80133f0 <stdio_exit_handler+0x10>)
 80133e4:	4803      	ldr	r0, [pc, #12]	@ (80133f4 <stdio_exit_handler+0x14>)
 80133e6:	f000 b869 	b.w	80134bc <_fwalk_sglue>
 80133ea:	bf00      	nop
 80133ec:	20000424 	.word	0x20000424
 80133f0:	080153cd 	.word	0x080153cd
 80133f4:	20000434 	.word	0x20000434

080133f8 <cleanup_stdio>:
 80133f8:	6841      	ldr	r1, [r0, #4]
 80133fa:	4b0c      	ldr	r3, [pc, #48]	@ (801342c <cleanup_stdio+0x34>)
 80133fc:	4299      	cmp	r1, r3
 80133fe:	b510      	push	{r4, lr}
 8013400:	4604      	mov	r4, r0
 8013402:	d001      	beq.n	8013408 <cleanup_stdio+0x10>
 8013404:	f001 ffe2 	bl	80153cc <_fflush_r>
 8013408:	68a1      	ldr	r1, [r4, #8]
 801340a:	4b09      	ldr	r3, [pc, #36]	@ (8013430 <cleanup_stdio+0x38>)
 801340c:	4299      	cmp	r1, r3
 801340e:	d002      	beq.n	8013416 <cleanup_stdio+0x1e>
 8013410:	4620      	mov	r0, r4
 8013412:	f001 ffdb 	bl	80153cc <_fflush_r>
 8013416:	68e1      	ldr	r1, [r4, #12]
 8013418:	4b06      	ldr	r3, [pc, #24]	@ (8013434 <cleanup_stdio+0x3c>)
 801341a:	4299      	cmp	r1, r3
 801341c:	d004      	beq.n	8013428 <cleanup_stdio+0x30>
 801341e:	4620      	mov	r0, r4
 8013420:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013424:	f001 bfd2 	b.w	80153cc <_fflush_r>
 8013428:	bd10      	pop	{r4, pc}
 801342a:	bf00      	nop
 801342c:	2000270c 	.word	0x2000270c
 8013430:	20002774 	.word	0x20002774
 8013434:	200027dc 	.word	0x200027dc

08013438 <global_stdio_init.part.0>:
 8013438:	b510      	push	{r4, lr}
 801343a:	4b0b      	ldr	r3, [pc, #44]	@ (8013468 <global_stdio_init.part.0+0x30>)
 801343c:	4c0b      	ldr	r4, [pc, #44]	@ (801346c <global_stdio_init.part.0+0x34>)
 801343e:	4a0c      	ldr	r2, [pc, #48]	@ (8013470 <global_stdio_init.part.0+0x38>)
 8013440:	601a      	str	r2, [r3, #0]
 8013442:	4620      	mov	r0, r4
 8013444:	2200      	movs	r2, #0
 8013446:	2104      	movs	r1, #4
 8013448:	f7ff ff94 	bl	8013374 <std>
 801344c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8013450:	2201      	movs	r2, #1
 8013452:	2109      	movs	r1, #9
 8013454:	f7ff ff8e 	bl	8013374 <std>
 8013458:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801345c:	2202      	movs	r2, #2
 801345e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013462:	2112      	movs	r1, #18
 8013464:	f7ff bf86 	b.w	8013374 <std>
 8013468:	20002844 	.word	0x20002844
 801346c:	2000270c 	.word	0x2000270c
 8013470:	080133e1 	.word	0x080133e1

08013474 <__sfp_lock_acquire>:
 8013474:	4801      	ldr	r0, [pc, #4]	@ (801347c <__sfp_lock_acquire+0x8>)
 8013476:	f000 ba62 	b.w	801393e <__retarget_lock_acquire_recursive>
 801347a:	bf00      	nop
 801347c:	2000284d 	.word	0x2000284d

08013480 <__sfp_lock_release>:
 8013480:	4801      	ldr	r0, [pc, #4]	@ (8013488 <__sfp_lock_release+0x8>)
 8013482:	f000 ba5d 	b.w	8013940 <__retarget_lock_release_recursive>
 8013486:	bf00      	nop
 8013488:	2000284d 	.word	0x2000284d

0801348c <__sinit>:
 801348c:	b510      	push	{r4, lr}
 801348e:	4604      	mov	r4, r0
 8013490:	f7ff fff0 	bl	8013474 <__sfp_lock_acquire>
 8013494:	6a23      	ldr	r3, [r4, #32]
 8013496:	b11b      	cbz	r3, 80134a0 <__sinit+0x14>
 8013498:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801349c:	f7ff bff0 	b.w	8013480 <__sfp_lock_release>
 80134a0:	4b04      	ldr	r3, [pc, #16]	@ (80134b4 <__sinit+0x28>)
 80134a2:	6223      	str	r3, [r4, #32]
 80134a4:	4b04      	ldr	r3, [pc, #16]	@ (80134b8 <__sinit+0x2c>)
 80134a6:	681b      	ldr	r3, [r3, #0]
 80134a8:	2b00      	cmp	r3, #0
 80134aa:	d1f5      	bne.n	8013498 <__sinit+0xc>
 80134ac:	f7ff ffc4 	bl	8013438 <global_stdio_init.part.0>
 80134b0:	e7f2      	b.n	8013498 <__sinit+0xc>
 80134b2:	bf00      	nop
 80134b4:	080133f9 	.word	0x080133f9
 80134b8:	20002844 	.word	0x20002844

080134bc <_fwalk_sglue>:
 80134bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80134c0:	4607      	mov	r7, r0
 80134c2:	4688      	mov	r8, r1
 80134c4:	4614      	mov	r4, r2
 80134c6:	2600      	movs	r6, #0
 80134c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80134cc:	f1b9 0901 	subs.w	r9, r9, #1
 80134d0:	d505      	bpl.n	80134de <_fwalk_sglue+0x22>
 80134d2:	6824      	ldr	r4, [r4, #0]
 80134d4:	2c00      	cmp	r4, #0
 80134d6:	d1f7      	bne.n	80134c8 <_fwalk_sglue+0xc>
 80134d8:	4630      	mov	r0, r6
 80134da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80134de:	89ab      	ldrh	r3, [r5, #12]
 80134e0:	2b01      	cmp	r3, #1
 80134e2:	d907      	bls.n	80134f4 <_fwalk_sglue+0x38>
 80134e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80134e8:	3301      	adds	r3, #1
 80134ea:	d003      	beq.n	80134f4 <_fwalk_sglue+0x38>
 80134ec:	4629      	mov	r1, r5
 80134ee:	4638      	mov	r0, r7
 80134f0:	47c0      	blx	r8
 80134f2:	4306      	orrs	r6, r0
 80134f4:	3568      	adds	r5, #104	@ 0x68
 80134f6:	e7e9      	b.n	80134cc <_fwalk_sglue+0x10>

080134f8 <iprintf>:
 80134f8:	b40f      	push	{r0, r1, r2, r3}
 80134fa:	b507      	push	{r0, r1, r2, lr}
 80134fc:	4906      	ldr	r1, [pc, #24]	@ (8013518 <iprintf+0x20>)
 80134fe:	ab04      	add	r3, sp, #16
 8013500:	6808      	ldr	r0, [r1, #0]
 8013502:	f853 2b04 	ldr.w	r2, [r3], #4
 8013506:	6881      	ldr	r1, [r0, #8]
 8013508:	9301      	str	r3, [sp, #4]
 801350a:	f001 fdc3 	bl	8015094 <_vfiprintf_r>
 801350e:	b003      	add	sp, #12
 8013510:	f85d eb04 	ldr.w	lr, [sp], #4
 8013514:	b004      	add	sp, #16
 8013516:	4770      	bx	lr
 8013518:	20000430 	.word	0x20000430

0801351c <putchar>:
 801351c:	4b02      	ldr	r3, [pc, #8]	@ (8013528 <putchar+0xc>)
 801351e:	4601      	mov	r1, r0
 8013520:	6818      	ldr	r0, [r3, #0]
 8013522:	6882      	ldr	r2, [r0, #8]
 8013524:	f001 bfdc 	b.w	80154e0 <_putc_r>
 8013528:	20000430 	.word	0x20000430

0801352c <_puts_r>:
 801352c:	6a03      	ldr	r3, [r0, #32]
 801352e:	b570      	push	{r4, r5, r6, lr}
 8013530:	6884      	ldr	r4, [r0, #8]
 8013532:	4605      	mov	r5, r0
 8013534:	460e      	mov	r6, r1
 8013536:	b90b      	cbnz	r3, 801353c <_puts_r+0x10>
 8013538:	f7ff ffa8 	bl	801348c <__sinit>
 801353c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801353e:	07db      	lsls	r3, r3, #31
 8013540:	d405      	bmi.n	801354e <_puts_r+0x22>
 8013542:	89a3      	ldrh	r3, [r4, #12]
 8013544:	0598      	lsls	r0, r3, #22
 8013546:	d402      	bmi.n	801354e <_puts_r+0x22>
 8013548:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801354a:	f000 f9f8 	bl	801393e <__retarget_lock_acquire_recursive>
 801354e:	89a3      	ldrh	r3, [r4, #12]
 8013550:	0719      	lsls	r1, r3, #28
 8013552:	d502      	bpl.n	801355a <_puts_r+0x2e>
 8013554:	6923      	ldr	r3, [r4, #16]
 8013556:	2b00      	cmp	r3, #0
 8013558:	d135      	bne.n	80135c6 <_puts_r+0x9a>
 801355a:	4621      	mov	r1, r4
 801355c:	4628      	mov	r0, r5
 801355e:	f000 f8e5 	bl	801372c <__swsetup_r>
 8013562:	b380      	cbz	r0, 80135c6 <_puts_r+0x9a>
 8013564:	f04f 35ff 	mov.w	r5, #4294967295
 8013568:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801356a:	07da      	lsls	r2, r3, #31
 801356c:	d405      	bmi.n	801357a <_puts_r+0x4e>
 801356e:	89a3      	ldrh	r3, [r4, #12]
 8013570:	059b      	lsls	r3, r3, #22
 8013572:	d402      	bmi.n	801357a <_puts_r+0x4e>
 8013574:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013576:	f000 f9e3 	bl	8013940 <__retarget_lock_release_recursive>
 801357a:	4628      	mov	r0, r5
 801357c:	bd70      	pop	{r4, r5, r6, pc}
 801357e:	2b00      	cmp	r3, #0
 8013580:	da04      	bge.n	801358c <_puts_r+0x60>
 8013582:	69a2      	ldr	r2, [r4, #24]
 8013584:	429a      	cmp	r2, r3
 8013586:	dc17      	bgt.n	80135b8 <_puts_r+0x8c>
 8013588:	290a      	cmp	r1, #10
 801358a:	d015      	beq.n	80135b8 <_puts_r+0x8c>
 801358c:	6823      	ldr	r3, [r4, #0]
 801358e:	1c5a      	adds	r2, r3, #1
 8013590:	6022      	str	r2, [r4, #0]
 8013592:	7019      	strb	r1, [r3, #0]
 8013594:	68a3      	ldr	r3, [r4, #8]
 8013596:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801359a:	3b01      	subs	r3, #1
 801359c:	60a3      	str	r3, [r4, #8]
 801359e:	2900      	cmp	r1, #0
 80135a0:	d1ed      	bne.n	801357e <_puts_r+0x52>
 80135a2:	2b00      	cmp	r3, #0
 80135a4:	da11      	bge.n	80135ca <_puts_r+0x9e>
 80135a6:	4622      	mov	r2, r4
 80135a8:	210a      	movs	r1, #10
 80135aa:	4628      	mov	r0, r5
 80135ac:	f000 f87f 	bl	80136ae <__swbuf_r>
 80135b0:	3001      	adds	r0, #1
 80135b2:	d0d7      	beq.n	8013564 <_puts_r+0x38>
 80135b4:	250a      	movs	r5, #10
 80135b6:	e7d7      	b.n	8013568 <_puts_r+0x3c>
 80135b8:	4622      	mov	r2, r4
 80135ba:	4628      	mov	r0, r5
 80135bc:	f000 f877 	bl	80136ae <__swbuf_r>
 80135c0:	3001      	adds	r0, #1
 80135c2:	d1e7      	bne.n	8013594 <_puts_r+0x68>
 80135c4:	e7ce      	b.n	8013564 <_puts_r+0x38>
 80135c6:	3e01      	subs	r6, #1
 80135c8:	e7e4      	b.n	8013594 <_puts_r+0x68>
 80135ca:	6823      	ldr	r3, [r4, #0]
 80135cc:	1c5a      	adds	r2, r3, #1
 80135ce:	6022      	str	r2, [r4, #0]
 80135d0:	220a      	movs	r2, #10
 80135d2:	701a      	strb	r2, [r3, #0]
 80135d4:	e7ee      	b.n	80135b4 <_puts_r+0x88>
	...

080135d8 <puts>:
 80135d8:	4b02      	ldr	r3, [pc, #8]	@ (80135e4 <puts+0xc>)
 80135da:	4601      	mov	r1, r0
 80135dc:	6818      	ldr	r0, [r3, #0]
 80135de:	f7ff bfa5 	b.w	801352c <_puts_r>
 80135e2:	bf00      	nop
 80135e4:	20000430 	.word	0x20000430

080135e8 <siprintf>:
 80135e8:	b40e      	push	{r1, r2, r3}
 80135ea:	b500      	push	{lr}
 80135ec:	b09c      	sub	sp, #112	@ 0x70
 80135ee:	ab1d      	add	r3, sp, #116	@ 0x74
 80135f0:	9002      	str	r0, [sp, #8]
 80135f2:	9006      	str	r0, [sp, #24]
 80135f4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80135f8:	4809      	ldr	r0, [pc, #36]	@ (8013620 <siprintf+0x38>)
 80135fa:	9107      	str	r1, [sp, #28]
 80135fc:	9104      	str	r1, [sp, #16]
 80135fe:	4909      	ldr	r1, [pc, #36]	@ (8013624 <siprintf+0x3c>)
 8013600:	f853 2b04 	ldr.w	r2, [r3], #4
 8013604:	9105      	str	r1, [sp, #20]
 8013606:	6800      	ldr	r0, [r0, #0]
 8013608:	9301      	str	r3, [sp, #4]
 801360a:	a902      	add	r1, sp, #8
 801360c:	f001 fc1c 	bl	8014e48 <_svfiprintf_r>
 8013610:	9b02      	ldr	r3, [sp, #8]
 8013612:	2200      	movs	r2, #0
 8013614:	701a      	strb	r2, [r3, #0]
 8013616:	b01c      	add	sp, #112	@ 0x70
 8013618:	f85d eb04 	ldr.w	lr, [sp], #4
 801361c:	b003      	add	sp, #12
 801361e:	4770      	bx	lr
 8013620:	20000430 	.word	0x20000430
 8013624:	ffff0208 	.word	0xffff0208

08013628 <__sread>:
 8013628:	b510      	push	{r4, lr}
 801362a:	460c      	mov	r4, r1
 801362c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013630:	f000 f926 	bl	8013880 <_read_r>
 8013634:	2800      	cmp	r0, #0
 8013636:	bfab      	itete	ge
 8013638:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801363a:	89a3      	ldrhlt	r3, [r4, #12]
 801363c:	181b      	addge	r3, r3, r0
 801363e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8013642:	bfac      	ite	ge
 8013644:	6563      	strge	r3, [r4, #84]	@ 0x54
 8013646:	81a3      	strhlt	r3, [r4, #12]
 8013648:	bd10      	pop	{r4, pc}

0801364a <__swrite>:
 801364a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801364e:	461f      	mov	r7, r3
 8013650:	898b      	ldrh	r3, [r1, #12]
 8013652:	05db      	lsls	r3, r3, #23
 8013654:	4605      	mov	r5, r0
 8013656:	460c      	mov	r4, r1
 8013658:	4616      	mov	r6, r2
 801365a:	d505      	bpl.n	8013668 <__swrite+0x1e>
 801365c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013660:	2302      	movs	r3, #2
 8013662:	2200      	movs	r2, #0
 8013664:	f000 f8fa 	bl	801385c <_lseek_r>
 8013668:	89a3      	ldrh	r3, [r4, #12]
 801366a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801366e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8013672:	81a3      	strh	r3, [r4, #12]
 8013674:	4632      	mov	r2, r6
 8013676:	463b      	mov	r3, r7
 8013678:	4628      	mov	r0, r5
 801367a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801367e:	f000 b921 	b.w	80138c4 <_write_r>

08013682 <__sseek>:
 8013682:	b510      	push	{r4, lr}
 8013684:	460c      	mov	r4, r1
 8013686:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801368a:	f000 f8e7 	bl	801385c <_lseek_r>
 801368e:	1c43      	adds	r3, r0, #1
 8013690:	89a3      	ldrh	r3, [r4, #12]
 8013692:	bf15      	itete	ne
 8013694:	6560      	strne	r0, [r4, #84]	@ 0x54
 8013696:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801369a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801369e:	81a3      	strheq	r3, [r4, #12]
 80136a0:	bf18      	it	ne
 80136a2:	81a3      	strhne	r3, [r4, #12]
 80136a4:	bd10      	pop	{r4, pc}

080136a6 <__sclose>:
 80136a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80136aa:	f000 b8c7 	b.w	801383c <_close_r>

080136ae <__swbuf_r>:
 80136ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80136b0:	460e      	mov	r6, r1
 80136b2:	4614      	mov	r4, r2
 80136b4:	4605      	mov	r5, r0
 80136b6:	b118      	cbz	r0, 80136c0 <__swbuf_r+0x12>
 80136b8:	6a03      	ldr	r3, [r0, #32]
 80136ba:	b90b      	cbnz	r3, 80136c0 <__swbuf_r+0x12>
 80136bc:	f7ff fee6 	bl	801348c <__sinit>
 80136c0:	69a3      	ldr	r3, [r4, #24]
 80136c2:	60a3      	str	r3, [r4, #8]
 80136c4:	89a3      	ldrh	r3, [r4, #12]
 80136c6:	071a      	lsls	r2, r3, #28
 80136c8:	d501      	bpl.n	80136ce <__swbuf_r+0x20>
 80136ca:	6923      	ldr	r3, [r4, #16]
 80136cc:	b943      	cbnz	r3, 80136e0 <__swbuf_r+0x32>
 80136ce:	4621      	mov	r1, r4
 80136d0:	4628      	mov	r0, r5
 80136d2:	f000 f82b 	bl	801372c <__swsetup_r>
 80136d6:	b118      	cbz	r0, 80136e0 <__swbuf_r+0x32>
 80136d8:	f04f 37ff 	mov.w	r7, #4294967295
 80136dc:	4638      	mov	r0, r7
 80136de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80136e0:	6823      	ldr	r3, [r4, #0]
 80136e2:	6922      	ldr	r2, [r4, #16]
 80136e4:	1a98      	subs	r0, r3, r2
 80136e6:	6963      	ldr	r3, [r4, #20]
 80136e8:	b2f6      	uxtb	r6, r6
 80136ea:	4283      	cmp	r3, r0
 80136ec:	4637      	mov	r7, r6
 80136ee:	dc05      	bgt.n	80136fc <__swbuf_r+0x4e>
 80136f0:	4621      	mov	r1, r4
 80136f2:	4628      	mov	r0, r5
 80136f4:	f001 fe6a 	bl	80153cc <_fflush_r>
 80136f8:	2800      	cmp	r0, #0
 80136fa:	d1ed      	bne.n	80136d8 <__swbuf_r+0x2a>
 80136fc:	68a3      	ldr	r3, [r4, #8]
 80136fe:	3b01      	subs	r3, #1
 8013700:	60a3      	str	r3, [r4, #8]
 8013702:	6823      	ldr	r3, [r4, #0]
 8013704:	1c5a      	adds	r2, r3, #1
 8013706:	6022      	str	r2, [r4, #0]
 8013708:	701e      	strb	r6, [r3, #0]
 801370a:	6962      	ldr	r2, [r4, #20]
 801370c:	1c43      	adds	r3, r0, #1
 801370e:	429a      	cmp	r2, r3
 8013710:	d004      	beq.n	801371c <__swbuf_r+0x6e>
 8013712:	89a3      	ldrh	r3, [r4, #12]
 8013714:	07db      	lsls	r3, r3, #31
 8013716:	d5e1      	bpl.n	80136dc <__swbuf_r+0x2e>
 8013718:	2e0a      	cmp	r6, #10
 801371a:	d1df      	bne.n	80136dc <__swbuf_r+0x2e>
 801371c:	4621      	mov	r1, r4
 801371e:	4628      	mov	r0, r5
 8013720:	f001 fe54 	bl	80153cc <_fflush_r>
 8013724:	2800      	cmp	r0, #0
 8013726:	d0d9      	beq.n	80136dc <__swbuf_r+0x2e>
 8013728:	e7d6      	b.n	80136d8 <__swbuf_r+0x2a>
	...

0801372c <__swsetup_r>:
 801372c:	b538      	push	{r3, r4, r5, lr}
 801372e:	4b29      	ldr	r3, [pc, #164]	@ (80137d4 <__swsetup_r+0xa8>)
 8013730:	4605      	mov	r5, r0
 8013732:	6818      	ldr	r0, [r3, #0]
 8013734:	460c      	mov	r4, r1
 8013736:	b118      	cbz	r0, 8013740 <__swsetup_r+0x14>
 8013738:	6a03      	ldr	r3, [r0, #32]
 801373a:	b90b      	cbnz	r3, 8013740 <__swsetup_r+0x14>
 801373c:	f7ff fea6 	bl	801348c <__sinit>
 8013740:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013744:	0719      	lsls	r1, r3, #28
 8013746:	d422      	bmi.n	801378e <__swsetup_r+0x62>
 8013748:	06da      	lsls	r2, r3, #27
 801374a:	d407      	bmi.n	801375c <__swsetup_r+0x30>
 801374c:	2209      	movs	r2, #9
 801374e:	602a      	str	r2, [r5, #0]
 8013750:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013754:	81a3      	strh	r3, [r4, #12]
 8013756:	f04f 30ff 	mov.w	r0, #4294967295
 801375a:	e033      	b.n	80137c4 <__swsetup_r+0x98>
 801375c:	0758      	lsls	r0, r3, #29
 801375e:	d512      	bpl.n	8013786 <__swsetup_r+0x5a>
 8013760:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013762:	b141      	cbz	r1, 8013776 <__swsetup_r+0x4a>
 8013764:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013768:	4299      	cmp	r1, r3
 801376a:	d002      	beq.n	8013772 <__swsetup_r+0x46>
 801376c:	4628      	mov	r0, r5
 801376e:	f000 ff43 	bl	80145f8 <_free_r>
 8013772:	2300      	movs	r3, #0
 8013774:	6363      	str	r3, [r4, #52]	@ 0x34
 8013776:	89a3      	ldrh	r3, [r4, #12]
 8013778:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801377c:	81a3      	strh	r3, [r4, #12]
 801377e:	2300      	movs	r3, #0
 8013780:	6063      	str	r3, [r4, #4]
 8013782:	6923      	ldr	r3, [r4, #16]
 8013784:	6023      	str	r3, [r4, #0]
 8013786:	89a3      	ldrh	r3, [r4, #12]
 8013788:	f043 0308 	orr.w	r3, r3, #8
 801378c:	81a3      	strh	r3, [r4, #12]
 801378e:	6923      	ldr	r3, [r4, #16]
 8013790:	b94b      	cbnz	r3, 80137a6 <__swsetup_r+0x7a>
 8013792:	89a3      	ldrh	r3, [r4, #12]
 8013794:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8013798:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801379c:	d003      	beq.n	80137a6 <__swsetup_r+0x7a>
 801379e:	4621      	mov	r1, r4
 80137a0:	4628      	mov	r0, r5
 80137a2:	f001 fe61 	bl	8015468 <__smakebuf_r>
 80137a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80137aa:	f013 0201 	ands.w	r2, r3, #1
 80137ae:	d00a      	beq.n	80137c6 <__swsetup_r+0x9a>
 80137b0:	2200      	movs	r2, #0
 80137b2:	60a2      	str	r2, [r4, #8]
 80137b4:	6962      	ldr	r2, [r4, #20]
 80137b6:	4252      	negs	r2, r2
 80137b8:	61a2      	str	r2, [r4, #24]
 80137ba:	6922      	ldr	r2, [r4, #16]
 80137bc:	b942      	cbnz	r2, 80137d0 <__swsetup_r+0xa4>
 80137be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80137c2:	d1c5      	bne.n	8013750 <__swsetup_r+0x24>
 80137c4:	bd38      	pop	{r3, r4, r5, pc}
 80137c6:	0799      	lsls	r1, r3, #30
 80137c8:	bf58      	it	pl
 80137ca:	6962      	ldrpl	r2, [r4, #20]
 80137cc:	60a2      	str	r2, [r4, #8]
 80137ce:	e7f4      	b.n	80137ba <__swsetup_r+0x8e>
 80137d0:	2000      	movs	r0, #0
 80137d2:	e7f7      	b.n	80137c4 <__swsetup_r+0x98>
 80137d4:	20000430 	.word	0x20000430

080137d8 <memcmp>:
 80137d8:	b510      	push	{r4, lr}
 80137da:	3901      	subs	r1, #1
 80137dc:	4402      	add	r2, r0
 80137de:	4290      	cmp	r0, r2
 80137e0:	d101      	bne.n	80137e6 <memcmp+0xe>
 80137e2:	2000      	movs	r0, #0
 80137e4:	e005      	b.n	80137f2 <memcmp+0x1a>
 80137e6:	7803      	ldrb	r3, [r0, #0]
 80137e8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80137ec:	42a3      	cmp	r3, r4
 80137ee:	d001      	beq.n	80137f4 <memcmp+0x1c>
 80137f0:	1b18      	subs	r0, r3, r4
 80137f2:	bd10      	pop	{r4, pc}
 80137f4:	3001      	adds	r0, #1
 80137f6:	e7f2      	b.n	80137de <memcmp+0x6>

080137f8 <memset>:
 80137f8:	4402      	add	r2, r0
 80137fa:	4603      	mov	r3, r0
 80137fc:	4293      	cmp	r3, r2
 80137fe:	d100      	bne.n	8013802 <memset+0xa>
 8013800:	4770      	bx	lr
 8013802:	f803 1b01 	strb.w	r1, [r3], #1
 8013806:	e7f9      	b.n	80137fc <memset+0x4>

08013808 <strrchr>:
 8013808:	b538      	push	{r3, r4, r5, lr}
 801380a:	f011 04ff 	ands.w	r4, r1, #255	@ 0xff
 801380e:	4603      	mov	r3, r0
 8013810:	d10e      	bne.n	8013830 <strrchr+0x28>
 8013812:	4621      	mov	r1, r4
 8013814:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013818:	f001 beb0 	b.w	801557c <strchr>
 801381c:	1c43      	adds	r3, r0, #1
 801381e:	4605      	mov	r5, r0
 8013820:	4621      	mov	r1, r4
 8013822:	4618      	mov	r0, r3
 8013824:	f001 feaa 	bl	801557c <strchr>
 8013828:	2800      	cmp	r0, #0
 801382a:	d1f7      	bne.n	801381c <strrchr+0x14>
 801382c:	4628      	mov	r0, r5
 801382e:	bd38      	pop	{r3, r4, r5, pc}
 8013830:	2500      	movs	r5, #0
 8013832:	e7f5      	b.n	8013820 <strrchr+0x18>

08013834 <_localeconv_r>:
 8013834:	4800      	ldr	r0, [pc, #0]	@ (8013838 <_localeconv_r+0x4>)
 8013836:	4770      	bx	lr
 8013838:	20000570 	.word	0x20000570

0801383c <_close_r>:
 801383c:	b538      	push	{r3, r4, r5, lr}
 801383e:	4d06      	ldr	r5, [pc, #24]	@ (8013858 <_close_r+0x1c>)
 8013840:	2300      	movs	r3, #0
 8013842:	4604      	mov	r4, r0
 8013844:	4608      	mov	r0, r1
 8013846:	602b      	str	r3, [r5, #0]
 8013848:	f7ef fee6 	bl	8003618 <_close>
 801384c:	1c43      	adds	r3, r0, #1
 801384e:	d102      	bne.n	8013856 <_close_r+0x1a>
 8013850:	682b      	ldr	r3, [r5, #0]
 8013852:	b103      	cbz	r3, 8013856 <_close_r+0x1a>
 8013854:	6023      	str	r3, [r4, #0]
 8013856:	bd38      	pop	{r3, r4, r5, pc}
 8013858:	20002848 	.word	0x20002848

0801385c <_lseek_r>:
 801385c:	b538      	push	{r3, r4, r5, lr}
 801385e:	4d07      	ldr	r5, [pc, #28]	@ (801387c <_lseek_r+0x20>)
 8013860:	4604      	mov	r4, r0
 8013862:	4608      	mov	r0, r1
 8013864:	4611      	mov	r1, r2
 8013866:	2200      	movs	r2, #0
 8013868:	602a      	str	r2, [r5, #0]
 801386a:	461a      	mov	r2, r3
 801386c:	f7ef fefb 	bl	8003666 <_lseek>
 8013870:	1c43      	adds	r3, r0, #1
 8013872:	d102      	bne.n	801387a <_lseek_r+0x1e>
 8013874:	682b      	ldr	r3, [r5, #0]
 8013876:	b103      	cbz	r3, 801387a <_lseek_r+0x1e>
 8013878:	6023      	str	r3, [r4, #0]
 801387a:	bd38      	pop	{r3, r4, r5, pc}
 801387c:	20002848 	.word	0x20002848

08013880 <_read_r>:
 8013880:	b538      	push	{r3, r4, r5, lr}
 8013882:	4d07      	ldr	r5, [pc, #28]	@ (80138a0 <_read_r+0x20>)
 8013884:	4604      	mov	r4, r0
 8013886:	4608      	mov	r0, r1
 8013888:	4611      	mov	r1, r2
 801388a:	2200      	movs	r2, #0
 801388c:	602a      	str	r2, [r5, #0]
 801388e:	461a      	mov	r2, r3
 8013890:	f7ef fea5 	bl	80035de <_read>
 8013894:	1c43      	adds	r3, r0, #1
 8013896:	d102      	bne.n	801389e <_read_r+0x1e>
 8013898:	682b      	ldr	r3, [r5, #0]
 801389a:	b103      	cbz	r3, 801389e <_read_r+0x1e>
 801389c:	6023      	str	r3, [r4, #0]
 801389e:	bd38      	pop	{r3, r4, r5, pc}
 80138a0:	20002848 	.word	0x20002848

080138a4 <_sbrk_r>:
 80138a4:	b538      	push	{r3, r4, r5, lr}
 80138a6:	4d06      	ldr	r5, [pc, #24]	@ (80138c0 <_sbrk_r+0x1c>)
 80138a8:	2300      	movs	r3, #0
 80138aa:	4604      	mov	r4, r0
 80138ac:	4608      	mov	r0, r1
 80138ae:	602b      	str	r3, [r5, #0]
 80138b0:	f7ef fee6 	bl	8003680 <_sbrk>
 80138b4:	1c43      	adds	r3, r0, #1
 80138b6:	d102      	bne.n	80138be <_sbrk_r+0x1a>
 80138b8:	682b      	ldr	r3, [r5, #0]
 80138ba:	b103      	cbz	r3, 80138be <_sbrk_r+0x1a>
 80138bc:	6023      	str	r3, [r4, #0]
 80138be:	bd38      	pop	{r3, r4, r5, pc}
 80138c0:	20002848 	.word	0x20002848

080138c4 <_write_r>:
 80138c4:	b538      	push	{r3, r4, r5, lr}
 80138c6:	4d07      	ldr	r5, [pc, #28]	@ (80138e4 <_write_r+0x20>)
 80138c8:	4604      	mov	r4, r0
 80138ca:	4608      	mov	r0, r1
 80138cc:	4611      	mov	r1, r2
 80138ce:	2200      	movs	r2, #0
 80138d0:	602a      	str	r2, [r5, #0]
 80138d2:	461a      	mov	r2, r3
 80138d4:	f7fd f800 	bl	80108d8 <_write>
 80138d8:	1c43      	adds	r3, r0, #1
 80138da:	d102      	bne.n	80138e2 <_write_r+0x1e>
 80138dc:	682b      	ldr	r3, [r5, #0]
 80138de:	b103      	cbz	r3, 80138e2 <_write_r+0x1e>
 80138e0:	6023      	str	r3, [r4, #0]
 80138e2:	bd38      	pop	{r3, r4, r5, pc}
 80138e4:	20002848 	.word	0x20002848

080138e8 <__errno>:
 80138e8:	4b01      	ldr	r3, [pc, #4]	@ (80138f0 <__errno+0x8>)
 80138ea:	6818      	ldr	r0, [r3, #0]
 80138ec:	4770      	bx	lr
 80138ee:	bf00      	nop
 80138f0:	20000430 	.word	0x20000430

080138f4 <__libc_init_array>:
 80138f4:	b570      	push	{r4, r5, r6, lr}
 80138f6:	4d0d      	ldr	r5, [pc, #52]	@ (801392c <__libc_init_array+0x38>)
 80138f8:	4c0d      	ldr	r4, [pc, #52]	@ (8013930 <__libc_init_array+0x3c>)
 80138fa:	1b64      	subs	r4, r4, r5
 80138fc:	10a4      	asrs	r4, r4, #2
 80138fe:	2600      	movs	r6, #0
 8013900:	42a6      	cmp	r6, r4
 8013902:	d109      	bne.n	8013918 <__libc_init_array+0x24>
 8013904:	4d0b      	ldr	r5, [pc, #44]	@ (8013934 <__libc_init_array+0x40>)
 8013906:	4c0c      	ldr	r4, [pc, #48]	@ (8013938 <__libc_init_array+0x44>)
 8013908:	f001 ff4e 	bl	80157a8 <_init>
 801390c:	1b64      	subs	r4, r4, r5
 801390e:	10a4      	asrs	r4, r4, #2
 8013910:	2600      	movs	r6, #0
 8013912:	42a6      	cmp	r6, r4
 8013914:	d105      	bne.n	8013922 <__libc_init_array+0x2e>
 8013916:	bd70      	pop	{r4, r5, r6, pc}
 8013918:	f855 3b04 	ldr.w	r3, [r5], #4
 801391c:	4798      	blx	r3
 801391e:	3601      	adds	r6, #1
 8013920:	e7ee      	b.n	8013900 <__libc_init_array+0xc>
 8013922:	f855 3b04 	ldr.w	r3, [r5], #4
 8013926:	4798      	blx	r3
 8013928:	3601      	adds	r6, #1
 801392a:	e7f2      	b.n	8013912 <__libc_init_array+0x1e>
 801392c:	0801cb48 	.word	0x0801cb48
 8013930:	0801cb48 	.word	0x0801cb48
 8013934:	0801cb48 	.word	0x0801cb48
 8013938:	0801cb4c 	.word	0x0801cb4c

0801393c <__retarget_lock_init_recursive>:
 801393c:	4770      	bx	lr

0801393e <__retarget_lock_acquire_recursive>:
 801393e:	4770      	bx	lr

08013940 <__retarget_lock_release_recursive>:
 8013940:	4770      	bx	lr

08013942 <memcpy>:
 8013942:	440a      	add	r2, r1
 8013944:	4291      	cmp	r1, r2
 8013946:	f100 33ff 	add.w	r3, r0, #4294967295
 801394a:	d100      	bne.n	801394e <memcpy+0xc>
 801394c:	4770      	bx	lr
 801394e:	b510      	push	{r4, lr}
 8013950:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013954:	f803 4f01 	strb.w	r4, [r3, #1]!
 8013958:	4291      	cmp	r1, r2
 801395a:	d1f9      	bne.n	8013950 <memcpy+0xe>
 801395c:	bd10      	pop	{r4, pc}

0801395e <quorem>:
 801395e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013962:	6903      	ldr	r3, [r0, #16]
 8013964:	690c      	ldr	r4, [r1, #16]
 8013966:	42a3      	cmp	r3, r4
 8013968:	4607      	mov	r7, r0
 801396a:	db7e      	blt.n	8013a6a <quorem+0x10c>
 801396c:	3c01      	subs	r4, #1
 801396e:	f101 0814 	add.w	r8, r1, #20
 8013972:	00a3      	lsls	r3, r4, #2
 8013974:	f100 0514 	add.w	r5, r0, #20
 8013978:	9300      	str	r3, [sp, #0]
 801397a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801397e:	9301      	str	r3, [sp, #4]
 8013980:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8013984:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013988:	3301      	adds	r3, #1
 801398a:	429a      	cmp	r2, r3
 801398c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8013990:	fbb2 f6f3 	udiv	r6, r2, r3
 8013994:	d32e      	bcc.n	80139f4 <quorem+0x96>
 8013996:	f04f 0a00 	mov.w	sl, #0
 801399a:	46c4      	mov	ip, r8
 801399c:	46ae      	mov	lr, r5
 801399e:	46d3      	mov	fp, sl
 80139a0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80139a4:	b298      	uxth	r0, r3
 80139a6:	fb06 a000 	mla	r0, r6, r0, sl
 80139aa:	0c02      	lsrs	r2, r0, #16
 80139ac:	0c1b      	lsrs	r3, r3, #16
 80139ae:	fb06 2303 	mla	r3, r6, r3, r2
 80139b2:	f8de 2000 	ldr.w	r2, [lr]
 80139b6:	b280      	uxth	r0, r0
 80139b8:	b292      	uxth	r2, r2
 80139ba:	1a12      	subs	r2, r2, r0
 80139bc:	445a      	add	r2, fp
 80139be:	f8de 0000 	ldr.w	r0, [lr]
 80139c2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80139c6:	b29b      	uxth	r3, r3
 80139c8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80139cc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80139d0:	b292      	uxth	r2, r2
 80139d2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80139d6:	45e1      	cmp	r9, ip
 80139d8:	f84e 2b04 	str.w	r2, [lr], #4
 80139dc:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80139e0:	d2de      	bcs.n	80139a0 <quorem+0x42>
 80139e2:	9b00      	ldr	r3, [sp, #0]
 80139e4:	58eb      	ldr	r3, [r5, r3]
 80139e6:	b92b      	cbnz	r3, 80139f4 <quorem+0x96>
 80139e8:	9b01      	ldr	r3, [sp, #4]
 80139ea:	3b04      	subs	r3, #4
 80139ec:	429d      	cmp	r5, r3
 80139ee:	461a      	mov	r2, r3
 80139f0:	d32f      	bcc.n	8013a52 <quorem+0xf4>
 80139f2:	613c      	str	r4, [r7, #16]
 80139f4:	4638      	mov	r0, r7
 80139f6:	f001 f8c3 	bl	8014b80 <__mcmp>
 80139fa:	2800      	cmp	r0, #0
 80139fc:	db25      	blt.n	8013a4a <quorem+0xec>
 80139fe:	4629      	mov	r1, r5
 8013a00:	2000      	movs	r0, #0
 8013a02:	f858 2b04 	ldr.w	r2, [r8], #4
 8013a06:	f8d1 c000 	ldr.w	ip, [r1]
 8013a0a:	fa1f fe82 	uxth.w	lr, r2
 8013a0e:	fa1f f38c 	uxth.w	r3, ip
 8013a12:	eba3 030e 	sub.w	r3, r3, lr
 8013a16:	4403      	add	r3, r0
 8013a18:	0c12      	lsrs	r2, r2, #16
 8013a1a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8013a1e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8013a22:	b29b      	uxth	r3, r3
 8013a24:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013a28:	45c1      	cmp	r9, r8
 8013a2a:	f841 3b04 	str.w	r3, [r1], #4
 8013a2e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8013a32:	d2e6      	bcs.n	8013a02 <quorem+0xa4>
 8013a34:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013a38:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013a3c:	b922      	cbnz	r2, 8013a48 <quorem+0xea>
 8013a3e:	3b04      	subs	r3, #4
 8013a40:	429d      	cmp	r5, r3
 8013a42:	461a      	mov	r2, r3
 8013a44:	d30b      	bcc.n	8013a5e <quorem+0x100>
 8013a46:	613c      	str	r4, [r7, #16]
 8013a48:	3601      	adds	r6, #1
 8013a4a:	4630      	mov	r0, r6
 8013a4c:	b003      	add	sp, #12
 8013a4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a52:	6812      	ldr	r2, [r2, #0]
 8013a54:	3b04      	subs	r3, #4
 8013a56:	2a00      	cmp	r2, #0
 8013a58:	d1cb      	bne.n	80139f2 <quorem+0x94>
 8013a5a:	3c01      	subs	r4, #1
 8013a5c:	e7c6      	b.n	80139ec <quorem+0x8e>
 8013a5e:	6812      	ldr	r2, [r2, #0]
 8013a60:	3b04      	subs	r3, #4
 8013a62:	2a00      	cmp	r2, #0
 8013a64:	d1ef      	bne.n	8013a46 <quorem+0xe8>
 8013a66:	3c01      	subs	r4, #1
 8013a68:	e7ea      	b.n	8013a40 <quorem+0xe2>
 8013a6a:	2000      	movs	r0, #0
 8013a6c:	e7ee      	b.n	8013a4c <quorem+0xee>
	...

08013a70 <_dtoa_r>:
 8013a70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a74:	69c7      	ldr	r7, [r0, #28]
 8013a76:	b099      	sub	sp, #100	@ 0x64
 8013a78:	ed8d 0b02 	vstr	d0, [sp, #8]
 8013a7c:	ec55 4b10 	vmov	r4, r5, d0
 8013a80:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8013a82:	9109      	str	r1, [sp, #36]	@ 0x24
 8013a84:	4683      	mov	fp, r0
 8013a86:	920e      	str	r2, [sp, #56]	@ 0x38
 8013a88:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013a8a:	b97f      	cbnz	r7, 8013aac <_dtoa_r+0x3c>
 8013a8c:	2010      	movs	r0, #16
 8013a8e:	f7fe ff5b 	bl	8012948 <malloc>
 8013a92:	4602      	mov	r2, r0
 8013a94:	f8cb 001c 	str.w	r0, [fp, #28]
 8013a98:	b920      	cbnz	r0, 8013aa4 <_dtoa_r+0x34>
 8013a9a:	4ba7      	ldr	r3, [pc, #668]	@ (8013d38 <_dtoa_r+0x2c8>)
 8013a9c:	21ef      	movs	r1, #239	@ 0xef
 8013a9e:	48a7      	ldr	r0, [pc, #668]	@ (8013d3c <_dtoa_r+0x2cc>)
 8013aa0:	f001 fd9c 	bl	80155dc <__assert_func>
 8013aa4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8013aa8:	6007      	str	r7, [r0, #0]
 8013aaa:	60c7      	str	r7, [r0, #12]
 8013aac:	f8db 301c 	ldr.w	r3, [fp, #28]
 8013ab0:	6819      	ldr	r1, [r3, #0]
 8013ab2:	b159      	cbz	r1, 8013acc <_dtoa_r+0x5c>
 8013ab4:	685a      	ldr	r2, [r3, #4]
 8013ab6:	604a      	str	r2, [r1, #4]
 8013ab8:	2301      	movs	r3, #1
 8013aba:	4093      	lsls	r3, r2
 8013abc:	608b      	str	r3, [r1, #8]
 8013abe:	4658      	mov	r0, fp
 8013ac0:	f000 fe24 	bl	801470c <_Bfree>
 8013ac4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8013ac8:	2200      	movs	r2, #0
 8013aca:	601a      	str	r2, [r3, #0]
 8013acc:	1e2b      	subs	r3, r5, #0
 8013ace:	bfb9      	ittee	lt
 8013ad0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8013ad4:	9303      	strlt	r3, [sp, #12]
 8013ad6:	2300      	movge	r3, #0
 8013ad8:	6033      	strge	r3, [r6, #0]
 8013ada:	9f03      	ldr	r7, [sp, #12]
 8013adc:	4b98      	ldr	r3, [pc, #608]	@ (8013d40 <_dtoa_r+0x2d0>)
 8013ade:	bfbc      	itt	lt
 8013ae0:	2201      	movlt	r2, #1
 8013ae2:	6032      	strlt	r2, [r6, #0]
 8013ae4:	43bb      	bics	r3, r7
 8013ae6:	d112      	bne.n	8013b0e <_dtoa_r+0x9e>
 8013ae8:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8013aea:	f242 730f 	movw	r3, #9999	@ 0x270f
 8013aee:	6013      	str	r3, [r2, #0]
 8013af0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8013af4:	4323      	orrs	r3, r4
 8013af6:	f000 854d 	beq.w	8014594 <_dtoa_r+0xb24>
 8013afa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013afc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8013d54 <_dtoa_r+0x2e4>
 8013b00:	2b00      	cmp	r3, #0
 8013b02:	f000 854f 	beq.w	80145a4 <_dtoa_r+0xb34>
 8013b06:	f10a 0303 	add.w	r3, sl, #3
 8013b0a:	f000 bd49 	b.w	80145a0 <_dtoa_r+0xb30>
 8013b0e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013b12:	2200      	movs	r2, #0
 8013b14:	ec51 0b17 	vmov	r0, r1, d7
 8013b18:	2300      	movs	r3, #0
 8013b1a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8013b1e:	f7ec ffab 	bl	8000a78 <__aeabi_dcmpeq>
 8013b22:	4680      	mov	r8, r0
 8013b24:	b158      	cbz	r0, 8013b3e <_dtoa_r+0xce>
 8013b26:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8013b28:	2301      	movs	r3, #1
 8013b2a:	6013      	str	r3, [r2, #0]
 8013b2c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013b2e:	b113      	cbz	r3, 8013b36 <_dtoa_r+0xc6>
 8013b30:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8013b32:	4b84      	ldr	r3, [pc, #528]	@ (8013d44 <_dtoa_r+0x2d4>)
 8013b34:	6013      	str	r3, [r2, #0]
 8013b36:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8013d58 <_dtoa_r+0x2e8>
 8013b3a:	f000 bd33 	b.w	80145a4 <_dtoa_r+0xb34>
 8013b3e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8013b42:	aa16      	add	r2, sp, #88	@ 0x58
 8013b44:	a917      	add	r1, sp, #92	@ 0x5c
 8013b46:	4658      	mov	r0, fp
 8013b48:	f001 f8ca 	bl	8014ce0 <__d2b>
 8013b4c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8013b50:	4681      	mov	r9, r0
 8013b52:	2e00      	cmp	r6, #0
 8013b54:	d077      	beq.n	8013c46 <_dtoa_r+0x1d6>
 8013b56:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013b58:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8013b5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013b60:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8013b64:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8013b68:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8013b6c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8013b70:	4619      	mov	r1, r3
 8013b72:	2200      	movs	r2, #0
 8013b74:	4b74      	ldr	r3, [pc, #464]	@ (8013d48 <_dtoa_r+0x2d8>)
 8013b76:	f7ec fb5f 	bl	8000238 <__aeabi_dsub>
 8013b7a:	a369      	add	r3, pc, #420	@ (adr r3, 8013d20 <_dtoa_r+0x2b0>)
 8013b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b80:	f7ec fd12 	bl	80005a8 <__aeabi_dmul>
 8013b84:	a368      	add	r3, pc, #416	@ (adr r3, 8013d28 <_dtoa_r+0x2b8>)
 8013b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b8a:	f7ec fb57 	bl	800023c <__adddf3>
 8013b8e:	4604      	mov	r4, r0
 8013b90:	4630      	mov	r0, r6
 8013b92:	460d      	mov	r5, r1
 8013b94:	f7ec fc9e 	bl	80004d4 <__aeabi_i2d>
 8013b98:	a365      	add	r3, pc, #404	@ (adr r3, 8013d30 <_dtoa_r+0x2c0>)
 8013b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013b9e:	f7ec fd03 	bl	80005a8 <__aeabi_dmul>
 8013ba2:	4602      	mov	r2, r0
 8013ba4:	460b      	mov	r3, r1
 8013ba6:	4620      	mov	r0, r4
 8013ba8:	4629      	mov	r1, r5
 8013baa:	f7ec fb47 	bl	800023c <__adddf3>
 8013bae:	4604      	mov	r4, r0
 8013bb0:	460d      	mov	r5, r1
 8013bb2:	f7ec ffa9 	bl	8000b08 <__aeabi_d2iz>
 8013bb6:	2200      	movs	r2, #0
 8013bb8:	4607      	mov	r7, r0
 8013bba:	2300      	movs	r3, #0
 8013bbc:	4620      	mov	r0, r4
 8013bbe:	4629      	mov	r1, r5
 8013bc0:	f7ec ff64 	bl	8000a8c <__aeabi_dcmplt>
 8013bc4:	b140      	cbz	r0, 8013bd8 <_dtoa_r+0x168>
 8013bc6:	4638      	mov	r0, r7
 8013bc8:	f7ec fc84 	bl	80004d4 <__aeabi_i2d>
 8013bcc:	4622      	mov	r2, r4
 8013bce:	462b      	mov	r3, r5
 8013bd0:	f7ec ff52 	bl	8000a78 <__aeabi_dcmpeq>
 8013bd4:	b900      	cbnz	r0, 8013bd8 <_dtoa_r+0x168>
 8013bd6:	3f01      	subs	r7, #1
 8013bd8:	2f16      	cmp	r7, #22
 8013bda:	d851      	bhi.n	8013c80 <_dtoa_r+0x210>
 8013bdc:	4b5b      	ldr	r3, [pc, #364]	@ (8013d4c <_dtoa_r+0x2dc>)
 8013bde:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013be6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8013bea:	f7ec ff4f 	bl	8000a8c <__aeabi_dcmplt>
 8013bee:	2800      	cmp	r0, #0
 8013bf0:	d048      	beq.n	8013c84 <_dtoa_r+0x214>
 8013bf2:	3f01      	subs	r7, #1
 8013bf4:	2300      	movs	r3, #0
 8013bf6:	9312      	str	r3, [sp, #72]	@ 0x48
 8013bf8:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8013bfa:	1b9b      	subs	r3, r3, r6
 8013bfc:	1e5a      	subs	r2, r3, #1
 8013bfe:	bf44      	itt	mi
 8013c00:	f1c3 0801 	rsbmi	r8, r3, #1
 8013c04:	2300      	movmi	r3, #0
 8013c06:	9208      	str	r2, [sp, #32]
 8013c08:	bf54      	ite	pl
 8013c0a:	f04f 0800 	movpl.w	r8, #0
 8013c0e:	9308      	strmi	r3, [sp, #32]
 8013c10:	2f00      	cmp	r7, #0
 8013c12:	db39      	blt.n	8013c88 <_dtoa_r+0x218>
 8013c14:	9b08      	ldr	r3, [sp, #32]
 8013c16:	970f      	str	r7, [sp, #60]	@ 0x3c
 8013c18:	443b      	add	r3, r7
 8013c1a:	9308      	str	r3, [sp, #32]
 8013c1c:	2300      	movs	r3, #0
 8013c1e:	930a      	str	r3, [sp, #40]	@ 0x28
 8013c20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c22:	2b09      	cmp	r3, #9
 8013c24:	d864      	bhi.n	8013cf0 <_dtoa_r+0x280>
 8013c26:	2b05      	cmp	r3, #5
 8013c28:	bfc4      	itt	gt
 8013c2a:	3b04      	subgt	r3, #4
 8013c2c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8013c2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c30:	f1a3 0302 	sub.w	r3, r3, #2
 8013c34:	bfcc      	ite	gt
 8013c36:	2400      	movgt	r4, #0
 8013c38:	2401      	movle	r4, #1
 8013c3a:	2b03      	cmp	r3, #3
 8013c3c:	d863      	bhi.n	8013d06 <_dtoa_r+0x296>
 8013c3e:	e8df f003 	tbb	[pc, r3]
 8013c42:	372a      	.short	0x372a
 8013c44:	5535      	.short	0x5535
 8013c46:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8013c4a:	441e      	add	r6, r3
 8013c4c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8013c50:	2b20      	cmp	r3, #32
 8013c52:	bfc1      	itttt	gt
 8013c54:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8013c58:	409f      	lslgt	r7, r3
 8013c5a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8013c5e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8013c62:	bfd6      	itet	le
 8013c64:	f1c3 0320 	rsble	r3, r3, #32
 8013c68:	ea47 0003 	orrgt.w	r0, r7, r3
 8013c6c:	fa04 f003 	lslle.w	r0, r4, r3
 8013c70:	f7ec fc20 	bl	80004b4 <__aeabi_ui2d>
 8013c74:	2201      	movs	r2, #1
 8013c76:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8013c7a:	3e01      	subs	r6, #1
 8013c7c:	9214      	str	r2, [sp, #80]	@ 0x50
 8013c7e:	e777      	b.n	8013b70 <_dtoa_r+0x100>
 8013c80:	2301      	movs	r3, #1
 8013c82:	e7b8      	b.n	8013bf6 <_dtoa_r+0x186>
 8013c84:	9012      	str	r0, [sp, #72]	@ 0x48
 8013c86:	e7b7      	b.n	8013bf8 <_dtoa_r+0x188>
 8013c88:	427b      	negs	r3, r7
 8013c8a:	930a      	str	r3, [sp, #40]	@ 0x28
 8013c8c:	2300      	movs	r3, #0
 8013c8e:	eba8 0807 	sub.w	r8, r8, r7
 8013c92:	930f      	str	r3, [sp, #60]	@ 0x3c
 8013c94:	e7c4      	b.n	8013c20 <_dtoa_r+0x1b0>
 8013c96:	2300      	movs	r3, #0
 8013c98:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013c9a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013c9c:	2b00      	cmp	r3, #0
 8013c9e:	dc35      	bgt.n	8013d0c <_dtoa_r+0x29c>
 8013ca0:	2301      	movs	r3, #1
 8013ca2:	9300      	str	r3, [sp, #0]
 8013ca4:	9307      	str	r3, [sp, #28]
 8013ca6:	461a      	mov	r2, r3
 8013ca8:	920e      	str	r2, [sp, #56]	@ 0x38
 8013caa:	e00b      	b.n	8013cc4 <_dtoa_r+0x254>
 8013cac:	2301      	movs	r3, #1
 8013cae:	e7f3      	b.n	8013c98 <_dtoa_r+0x228>
 8013cb0:	2300      	movs	r3, #0
 8013cb2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013cb4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013cb6:	18fb      	adds	r3, r7, r3
 8013cb8:	9300      	str	r3, [sp, #0]
 8013cba:	3301      	adds	r3, #1
 8013cbc:	2b01      	cmp	r3, #1
 8013cbe:	9307      	str	r3, [sp, #28]
 8013cc0:	bfb8      	it	lt
 8013cc2:	2301      	movlt	r3, #1
 8013cc4:	f8db 001c 	ldr.w	r0, [fp, #28]
 8013cc8:	2100      	movs	r1, #0
 8013cca:	2204      	movs	r2, #4
 8013ccc:	f102 0514 	add.w	r5, r2, #20
 8013cd0:	429d      	cmp	r5, r3
 8013cd2:	d91f      	bls.n	8013d14 <_dtoa_r+0x2a4>
 8013cd4:	6041      	str	r1, [r0, #4]
 8013cd6:	4658      	mov	r0, fp
 8013cd8:	f000 fcd8 	bl	801468c <_Balloc>
 8013cdc:	4682      	mov	sl, r0
 8013cde:	2800      	cmp	r0, #0
 8013ce0:	d13c      	bne.n	8013d5c <_dtoa_r+0x2ec>
 8013ce2:	4b1b      	ldr	r3, [pc, #108]	@ (8013d50 <_dtoa_r+0x2e0>)
 8013ce4:	4602      	mov	r2, r0
 8013ce6:	f240 11af 	movw	r1, #431	@ 0x1af
 8013cea:	e6d8      	b.n	8013a9e <_dtoa_r+0x2e>
 8013cec:	2301      	movs	r3, #1
 8013cee:	e7e0      	b.n	8013cb2 <_dtoa_r+0x242>
 8013cf0:	2401      	movs	r4, #1
 8013cf2:	2300      	movs	r3, #0
 8013cf4:	9309      	str	r3, [sp, #36]	@ 0x24
 8013cf6:	940b      	str	r4, [sp, #44]	@ 0x2c
 8013cf8:	f04f 33ff 	mov.w	r3, #4294967295
 8013cfc:	9300      	str	r3, [sp, #0]
 8013cfe:	9307      	str	r3, [sp, #28]
 8013d00:	2200      	movs	r2, #0
 8013d02:	2312      	movs	r3, #18
 8013d04:	e7d0      	b.n	8013ca8 <_dtoa_r+0x238>
 8013d06:	2301      	movs	r3, #1
 8013d08:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013d0a:	e7f5      	b.n	8013cf8 <_dtoa_r+0x288>
 8013d0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013d0e:	9300      	str	r3, [sp, #0]
 8013d10:	9307      	str	r3, [sp, #28]
 8013d12:	e7d7      	b.n	8013cc4 <_dtoa_r+0x254>
 8013d14:	3101      	adds	r1, #1
 8013d16:	0052      	lsls	r2, r2, #1
 8013d18:	e7d8      	b.n	8013ccc <_dtoa_r+0x25c>
 8013d1a:	bf00      	nop
 8013d1c:	f3af 8000 	nop.w
 8013d20:	636f4361 	.word	0x636f4361
 8013d24:	3fd287a7 	.word	0x3fd287a7
 8013d28:	8b60c8b3 	.word	0x8b60c8b3
 8013d2c:	3fc68a28 	.word	0x3fc68a28
 8013d30:	509f79fb 	.word	0x509f79fb
 8013d34:	3fd34413 	.word	0x3fd34413
 8013d38:	0801c80d 	.word	0x0801c80d
 8013d3c:	0801c824 	.word	0x0801c824
 8013d40:	7ff00000 	.word	0x7ff00000
 8013d44:	0801c7dd 	.word	0x0801c7dd
 8013d48:	3ff80000 	.word	0x3ff80000
 8013d4c:	0801c920 	.word	0x0801c920
 8013d50:	0801c87c 	.word	0x0801c87c
 8013d54:	0801c809 	.word	0x0801c809
 8013d58:	0801c7dc 	.word	0x0801c7dc
 8013d5c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8013d60:	6018      	str	r0, [r3, #0]
 8013d62:	9b07      	ldr	r3, [sp, #28]
 8013d64:	2b0e      	cmp	r3, #14
 8013d66:	f200 80a4 	bhi.w	8013eb2 <_dtoa_r+0x442>
 8013d6a:	2c00      	cmp	r4, #0
 8013d6c:	f000 80a1 	beq.w	8013eb2 <_dtoa_r+0x442>
 8013d70:	2f00      	cmp	r7, #0
 8013d72:	dd33      	ble.n	8013ddc <_dtoa_r+0x36c>
 8013d74:	4bad      	ldr	r3, [pc, #692]	@ (801402c <_dtoa_r+0x5bc>)
 8013d76:	f007 020f 	and.w	r2, r7, #15
 8013d7a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013d7e:	ed93 7b00 	vldr	d7, [r3]
 8013d82:	05f8      	lsls	r0, r7, #23
 8013d84:	ed8d 7b04 	vstr	d7, [sp, #16]
 8013d88:	ea4f 1427 	mov.w	r4, r7, asr #4
 8013d8c:	d516      	bpl.n	8013dbc <_dtoa_r+0x34c>
 8013d8e:	4ba8      	ldr	r3, [pc, #672]	@ (8014030 <_dtoa_r+0x5c0>)
 8013d90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8013d94:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013d98:	f7ec fd30 	bl	80007fc <__aeabi_ddiv>
 8013d9c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013da0:	f004 040f 	and.w	r4, r4, #15
 8013da4:	2603      	movs	r6, #3
 8013da6:	4da2      	ldr	r5, [pc, #648]	@ (8014030 <_dtoa_r+0x5c0>)
 8013da8:	b954      	cbnz	r4, 8013dc0 <_dtoa_r+0x350>
 8013daa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013dae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013db2:	f7ec fd23 	bl	80007fc <__aeabi_ddiv>
 8013db6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013dba:	e028      	b.n	8013e0e <_dtoa_r+0x39e>
 8013dbc:	2602      	movs	r6, #2
 8013dbe:	e7f2      	b.n	8013da6 <_dtoa_r+0x336>
 8013dc0:	07e1      	lsls	r1, r4, #31
 8013dc2:	d508      	bpl.n	8013dd6 <_dtoa_r+0x366>
 8013dc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8013dc8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013dcc:	f7ec fbec 	bl	80005a8 <__aeabi_dmul>
 8013dd0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013dd4:	3601      	adds	r6, #1
 8013dd6:	1064      	asrs	r4, r4, #1
 8013dd8:	3508      	adds	r5, #8
 8013dda:	e7e5      	b.n	8013da8 <_dtoa_r+0x338>
 8013ddc:	f000 80d2 	beq.w	8013f84 <_dtoa_r+0x514>
 8013de0:	427c      	negs	r4, r7
 8013de2:	4b92      	ldr	r3, [pc, #584]	@ (801402c <_dtoa_r+0x5bc>)
 8013de4:	4d92      	ldr	r5, [pc, #584]	@ (8014030 <_dtoa_r+0x5c0>)
 8013de6:	f004 020f 	and.w	r2, r4, #15
 8013dea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013dee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013df2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8013df6:	f7ec fbd7 	bl	80005a8 <__aeabi_dmul>
 8013dfa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013dfe:	1124      	asrs	r4, r4, #4
 8013e00:	2300      	movs	r3, #0
 8013e02:	2602      	movs	r6, #2
 8013e04:	2c00      	cmp	r4, #0
 8013e06:	f040 80b2 	bne.w	8013f6e <_dtoa_r+0x4fe>
 8013e0a:	2b00      	cmp	r3, #0
 8013e0c:	d1d3      	bne.n	8013db6 <_dtoa_r+0x346>
 8013e0e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013e10:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8013e14:	2b00      	cmp	r3, #0
 8013e16:	f000 80b7 	beq.w	8013f88 <_dtoa_r+0x518>
 8013e1a:	4b86      	ldr	r3, [pc, #536]	@ (8014034 <_dtoa_r+0x5c4>)
 8013e1c:	2200      	movs	r2, #0
 8013e1e:	4620      	mov	r0, r4
 8013e20:	4629      	mov	r1, r5
 8013e22:	f7ec fe33 	bl	8000a8c <__aeabi_dcmplt>
 8013e26:	2800      	cmp	r0, #0
 8013e28:	f000 80ae 	beq.w	8013f88 <_dtoa_r+0x518>
 8013e2c:	9b07      	ldr	r3, [sp, #28]
 8013e2e:	2b00      	cmp	r3, #0
 8013e30:	f000 80aa 	beq.w	8013f88 <_dtoa_r+0x518>
 8013e34:	9b00      	ldr	r3, [sp, #0]
 8013e36:	2b00      	cmp	r3, #0
 8013e38:	dd37      	ble.n	8013eaa <_dtoa_r+0x43a>
 8013e3a:	1e7b      	subs	r3, r7, #1
 8013e3c:	9304      	str	r3, [sp, #16]
 8013e3e:	4620      	mov	r0, r4
 8013e40:	4b7d      	ldr	r3, [pc, #500]	@ (8014038 <_dtoa_r+0x5c8>)
 8013e42:	2200      	movs	r2, #0
 8013e44:	4629      	mov	r1, r5
 8013e46:	f7ec fbaf 	bl	80005a8 <__aeabi_dmul>
 8013e4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013e4e:	9c00      	ldr	r4, [sp, #0]
 8013e50:	3601      	adds	r6, #1
 8013e52:	4630      	mov	r0, r6
 8013e54:	f7ec fb3e 	bl	80004d4 <__aeabi_i2d>
 8013e58:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013e5c:	f7ec fba4 	bl	80005a8 <__aeabi_dmul>
 8013e60:	4b76      	ldr	r3, [pc, #472]	@ (801403c <_dtoa_r+0x5cc>)
 8013e62:	2200      	movs	r2, #0
 8013e64:	f7ec f9ea 	bl	800023c <__adddf3>
 8013e68:	4605      	mov	r5, r0
 8013e6a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8013e6e:	2c00      	cmp	r4, #0
 8013e70:	f040 808d 	bne.w	8013f8e <_dtoa_r+0x51e>
 8013e74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013e78:	4b71      	ldr	r3, [pc, #452]	@ (8014040 <_dtoa_r+0x5d0>)
 8013e7a:	2200      	movs	r2, #0
 8013e7c:	f7ec f9dc 	bl	8000238 <__aeabi_dsub>
 8013e80:	4602      	mov	r2, r0
 8013e82:	460b      	mov	r3, r1
 8013e84:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013e88:	462a      	mov	r2, r5
 8013e8a:	4633      	mov	r3, r6
 8013e8c:	f7ec fe1c 	bl	8000ac8 <__aeabi_dcmpgt>
 8013e90:	2800      	cmp	r0, #0
 8013e92:	f040 828b 	bne.w	80143ac <_dtoa_r+0x93c>
 8013e96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013e9a:	462a      	mov	r2, r5
 8013e9c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8013ea0:	f7ec fdf4 	bl	8000a8c <__aeabi_dcmplt>
 8013ea4:	2800      	cmp	r0, #0
 8013ea6:	f040 8128 	bne.w	80140fa <_dtoa_r+0x68a>
 8013eaa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8013eae:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8013eb2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013eb4:	2b00      	cmp	r3, #0
 8013eb6:	f2c0 815a 	blt.w	801416e <_dtoa_r+0x6fe>
 8013eba:	2f0e      	cmp	r7, #14
 8013ebc:	f300 8157 	bgt.w	801416e <_dtoa_r+0x6fe>
 8013ec0:	4b5a      	ldr	r3, [pc, #360]	@ (801402c <_dtoa_r+0x5bc>)
 8013ec2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8013ec6:	ed93 7b00 	vldr	d7, [r3]
 8013eca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013ecc:	2b00      	cmp	r3, #0
 8013ece:	ed8d 7b00 	vstr	d7, [sp]
 8013ed2:	da03      	bge.n	8013edc <_dtoa_r+0x46c>
 8013ed4:	9b07      	ldr	r3, [sp, #28]
 8013ed6:	2b00      	cmp	r3, #0
 8013ed8:	f340 8101 	ble.w	80140de <_dtoa_r+0x66e>
 8013edc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8013ee0:	4656      	mov	r6, sl
 8013ee2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013ee6:	4620      	mov	r0, r4
 8013ee8:	4629      	mov	r1, r5
 8013eea:	f7ec fc87 	bl	80007fc <__aeabi_ddiv>
 8013eee:	f7ec fe0b 	bl	8000b08 <__aeabi_d2iz>
 8013ef2:	4680      	mov	r8, r0
 8013ef4:	f7ec faee 	bl	80004d4 <__aeabi_i2d>
 8013ef8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013efc:	f7ec fb54 	bl	80005a8 <__aeabi_dmul>
 8013f00:	4602      	mov	r2, r0
 8013f02:	460b      	mov	r3, r1
 8013f04:	4620      	mov	r0, r4
 8013f06:	4629      	mov	r1, r5
 8013f08:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8013f0c:	f7ec f994 	bl	8000238 <__aeabi_dsub>
 8013f10:	f806 4b01 	strb.w	r4, [r6], #1
 8013f14:	9d07      	ldr	r5, [sp, #28]
 8013f16:	eba6 040a 	sub.w	r4, r6, sl
 8013f1a:	42a5      	cmp	r5, r4
 8013f1c:	4602      	mov	r2, r0
 8013f1e:	460b      	mov	r3, r1
 8013f20:	f040 8117 	bne.w	8014152 <_dtoa_r+0x6e2>
 8013f24:	f7ec f98a 	bl	800023c <__adddf3>
 8013f28:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013f2c:	4604      	mov	r4, r0
 8013f2e:	460d      	mov	r5, r1
 8013f30:	f7ec fdca 	bl	8000ac8 <__aeabi_dcmpgt>
 8013f34:	2800      	cmp	r0, #0
 8013f36:	f040 80f9 	bne.w	801412c <_dtoa_r+0x6bc>
 8013f3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013f3e:	4620      	mov	r0, r4
 8013f40:	4629      	mov	r1, r5
 8013f42:	f7ec fd99 	bl	8000a78 <__aeabi_dcmpeq>
 8013f46:	b118      	cbz	r0, 8013f50 <_dtoa_r+0x4e0>
 8013f48:	f018 0f01 	tst.w	r8, #1
 8013f4c:	f040 80ee 	bne.w	801412c <_dtoa_r+0x6bc>
 8013f50:	4649      	mov	r1, r9
 8013f52:	4658      	mov	r0, fp
 8013f54:	f000 fbda 	bl	801470c <_Bfree>
 8013f58:	2300      	movs	r3, #0
 8013f5a:	7033      	strb	r3, [r6, #0]
 8013f5c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8013f5e:	3701      	adds	r7, #1
 8013f60:	601f      	str	r7, [r3, #0]
 8013f62:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8013f64:	2b00      	cmp	r3, #0
 8013f66:	f000 831d 	beq.w	80145a4 <_dtoa_r+0xb34>
 8013f6a:	601e      	str	r6, [r3, #0]
 8013f6c:	e31a      	b.n	80145a4 <_dtoa_r+0xb34>
 8013f6e:	07e2      	lsls	r2, r4, #31
 8013f70:	d505      	bpl.n	8013f7e <_dtoa_r+0x50e>
 8013f72:	e9d5 2300 	ldrd	r2, r3, [r5]
 8013f76:	f7ec fb17 	bl	80005a8 <__aeabi_dmul>
 8013f7a:	3601      	adds	r6, #1
 8013f7c:	2301      	movs	r3, #1
 8013f7e:	1064      	asrs	r4, r4, #1
 8013f80:	3508      	adds	r5, #8
 8013f82:	e73f      	b.n	8013e04 <_dtoa_r+0x394>
 8013f84:	2602      	movs	r6, #2
 8013f86:	e742      	b.n	8013e0e <_dtoa_r+0x39e>
 8013f88:	9c07      	ldr	r4, [sp, #28]
 8013f8a:	9704      	str	r7, [sp, #16]
 8013f8c:	e761      	b.n	8013e52 <_dtoa_r+0x3e2>
 8013f8e:	4b27      	ldr	r3, [pc, #156]	@ (801402c <_dtoa_r+0x5bc>)
 8013f90:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8013f92:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013f96:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8013f9a:	4454      	add	r4, sl
 8013f9c:	2900      	cmp	r1, #0
 8013f9e:	d053      	beq.n	8014048 <_dtoa_r+0x5d8>
 8013fa0:	4928      	ldr	r1, [pc, #160]	@ (8014044 <_dtoa_r+0x5d4>)
 8013fa2:	2000      	movs	r0, #0
 8013fa4:	f7ec fc2a 	bl	80007fc <__aeabi_ddiv>
 8013fa8:	4633      	mov	r3, r6
 8013faa:	462a      	mov	r2, r5
 8013fac:	f7ec f944 	bl	8000238 <__aeabi_dsub>
 8013fb0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8013fb4:	4656      	mov	r6, sl
 8013fb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013fba:	f7ec fda5 	bl	8000b08 <__aeabi_d2iz>
 8013fbe:	4605      	mov	r5, r0
 8013fc0:	f7ec fa88 	bl	80004d4 <__aeabi_i2d>
 8013fc4:	4602      	mov	r2, r0
 8013fc6:	460b      	mov	r3, r1
 8013fc8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013fcc:	f7ec f934 	bl	8000238 <__aeabi_dsub>
 8013fd0:	3530      	adds	r5, #48	@ 0x30
 8013fd2:	4602      	mov	r2, r0
 8013fd4:	460b      	mov	r3, r1
 8013fd6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8013fda:	f806 5b01 	strb.w	r5, [r6], #1
 8013fde:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8013fe2:	f7ec fd53 	bl	8000a8c <__aeabi_dcmplt>
 8013fe6:	2800      	cmp	r0, #0
 8013fe8:	d171      	bne.n	80140ce <_dtoa_r+0x65e>
 8013fea:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013fee:	4911      	ldr	r1, [pc, #68]	@ (8014034 <_dtoa_r+0x5c4>)
 8013ff0:	2000      	movs	r0, #0
 8013ff2:	f7ec f921 	bl	8000238 <__aeabi_dsub>
 8013ff6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8013ffa:	f7ec fd47 	bl	8000a8c <__aeabi_dcmplt>
 8013ffe:	2800      	cmp	r0, #0
 8014000:	f040 8095 	bne.w	801412e <_dtoa_r+0x6be>
 8014004:	42a6      	cmp	r6, r4
 8014006:	f43f af50 	beq.w	8013eaa <_dtoa_r+0x43a>
 801400a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801400e:	4b0a      	ldr	r3, [pc, #40]	@ (8014038 <_dtoa_r+0x5c8>)
 8014010:	2200      	movs	r2, #0
 8014012:	f7ec fac9 	bl	80005a8 <__aeabi_dmul>
 8014016:	4b08      	ldr	r3, [pc, #32]	@ (8014038 <_dtoa_r+0x5c8>)
 8014018:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801401c:	2200      	movs	r2, #0
 801401e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014022:	f7ec fac1 	bl	80005a8 <__aeabi_dmul>
 8014026:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801402a:	e7c4      	b.n	8013fb6 <_dtoa_r+0x546>
 801402c:	0801c920 	.word	0x0801c920
 8014030:	0801c8f8 	.word	0x0801c8f8
 8014034:	3ff00000 	.word	0x3ff00000
 8014038:	40240000 	.word	0x40240000
 801403c:	401c0000 	.word	0x401c0000
 8014040:	40140000 	.word	0x40140000
 8014044:	3fe00000 	.word	0x3fe00000
 8014048:	4631      	mov	r1, r6
 801404a:	4628      	mov	r0, r5
 801404c:	f7ec faac 	bl	80005a8 <__aeabi_dmul>
 8014050:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8014054:	9415      	str	r4, [sp, #84]	@ 0x54
 8014056:	4656      	mov	r6, sl
 8014058:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801405c:	f7ec fd54 	bl	8000b08 <__aeabi_d2iz>
 8014060:	4605      	mov	r5, r0
 8014062:	f7ec fa37 	bl	80004d4 <__aeabi_i2d>
 8014066:	4602      	mov	r2, r0
 8014068:	460b      	mov	r3, r1
 801406a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801406e:	f7ec f8e3 	bl	8000238 <__aeabi_dsub>
 8014072:	3530      	adds	r5, #48	@ 0x30
 8014074:	f806 5b01 	strb.w	r5, [r6], #1
 8014078:	4602      	mov	r2, r0
 801407a:	460b      	mov	r3, r1
 801407c:	42a6      	cmp	r6, r4
 801407e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8014082:	f04f 0200 	mov.w	r2, #0
 8014086:	d124      	bne.n	80140d2 <_dtoa_r+0x662>
 8014088:	4bac      	ldr	r3, [pc, #688]	@ (801433c <_dtoa_r+0x8cc>)
 801408a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 801408e:	f7ec f8d5 	bl	800023c <__adddf3>
 8014092:	4602      	mov	r2, r0
 8014094:	460b      	mov	r3, r1
 8014096:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801409a:	f7ec fd15 	bl	8000ac8 <__aeabi_dcmpgt>
 801409e:	2800      	cmp	r0, #0
 80140a0:	d145      	bne.n	801412e <_dtoa_r+0x6be>
 80140a2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80140a6:	49a5      	ldr	r1, [pc, #660]	@ (801433c <_dtoa_r+0x8cc>)
 80140a8:	2000      	movs	r0, #0
 80140aa:	f7ec f8c5 	bl	8000238 <__aeabi_dsub>
 80140ae:	4602      	mov	r2, r0
 80140b0:	460b      	mov	r3, r1
 80140b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80140b6:	f7ec fce9 	bl	8000a8c <__aeabi_dcmplt>
 80140ba:	2800      	cmp	r0, #0
 80140bc:	f43f aef5 	beq.w	8013eaa <_dtoa_r+0x43a>
 80140c0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80140c2:	1e73      	subs	r3, r6, #1
 80140c4:	9315      	str	r3, [sp, #84]	@ 0x54
 80140c6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80140ca:	2b30      	cmp	r3, #48	@ 0x30
 80140cc:	d0f8      	beq.n	80140c0 <_dtoa_r+0x650>
 80140ce:	9f04      	ldr	r7, [sp, #16]
 80140d0:	e73e      	b.n	8013f50 <_dtoa_r+0x4e0>
 80140d2:	4b9b      	ldr	r3, [pc, #620]	@ (8014340 <_dtoa_r+0x8d0>)
 80140d4:	f7ec fa68 	bl	80005a8 <__aeabi_dmul>
 80140d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80140dc:	e7bc      	b.n	8014058 <_dtoa_r+0x5e8>
 80140de:	d10c      	bne.n	80140fa <_dtoa_r+0x68a>
 80140e0:	4b98      	ldr	r3, [pc, #608]	@ (8014344 <_dtoa_r+0x8d4>)
 80140e2:	2200      	movs	r2, #0
 80140e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80140e8:	f7ec fa5e 	bl	80005a8 <__aeabi_dmul>
 80140ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80140f0:	f7ec fce0 	bl	8000ab4 <__aeabi_dcmpge>
 80140f4:	2800      	cmp	r0, #0
 80140f6:	f000 8157 	beq.w	80143a8 <_dtoa_r+0x938>
 80140fa:	2400      	movs	r4, #0
 80140fc:	4625      	mov	r5, r4
 80140fe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014100:	43db      	mvns	r3, r3
 8014102:	9304      	str	r3, [sp, #16]
 8014104:	4656      	mov	r6, sl
 8014106:	2700      	movs	r7, #0
 8014108:	4621      	mov	r1, r4
 801410a:	4658      	mov	r0, fp
 801410c:	f000 fafe 	bl	801470c <_Bfree>
 8014110:	2d00      	cmp	r5, #0
 8014112:	d0dc      	beq.n	80140ce <_dtoa_r+0x65e>
 8014114:	b12f      	cbz	r7, 8014122 <_dtoa_r+0x6b2>
 8014116:	42af      	cmp	r7, r5
 8014118:	d003      	beq.n	8014122 <_dtoa_r+0x6b2>
 801411a:	4639      	mov	r1, r7
 801411c:	4658      	mov	r0, fp
 801411e:	f000 faf5 	bl	801470c <_Bfree>
 8014122:	4629      	mov	r1, r5
 8014124:	4658      	mov	r0, fp
 8014126:	f000 faf1 	bl	801470c <_Bfree>
 801412a:	e7d0      	b.n	80140ce <_dtoa_r+0x65e>
 801412c:	9704      	str	r7, [sp, #16]
 801412e:	4633      	mov	r3, r6
 8014130:	461e      	mov	r6, r3
 8014132:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014136:	2a39      	cmp	r2, #57	@ 0x39
 8014138:	d107      	bne.n	801414a <_dtoa_r+0x6da>
 801413a:	459a      	cmp	sl, r3
 801413c:	d1f8      	bne.n	8014130 <_dtoa_r+0x6c0>
 801413e:	9a04      	ldr	r2, [sp, #16]
 8014140:	3201      	adds	r2, #1
 8014142:	9204      	str	r2, [sp, #16]
 8014144:	2230      	movs	r2, #48	@ 0x30
 8014146:	f88a 2000 	strb.w	r2, [sl]
 801414a:	781a      	ldrb	r2, [r3, #0]
 801414c:	3201      	adds	r2, #1
 801414e:	701a      	strb	r2, [r3, #0]
 8014150:	e7bd      	b.n	80140ce <_dtoa_r+0x65e>
 8014152:	4b7b      	ldr	r3, [pc, #492]	@ (8014340 <_dtoa_r+0x8d0>)
 8014154:	2200      	movs	r2, #0
 8014156:	f7ec fa27 	bl	80005a8 <__aeabi_dmul>
 801415a:	2200      	movs	r2, #0
 801415c:	2300      	movs	r3, #0
 801415e:	4604      	mov	r4, r0
 8014160:	460d      	mov	r5, r1
 8014162:	f7ec fc89 	bl	8000a78 <__aeabi_dcmpeq>
 8014166:	2800      	cmp	r0, #0
 8014168:	f43f aebb 	beq.w	8013ee2 <_dtoa_r+0x472>
 801416c:	e6f0      	b.n	8013f50 <_dtoa_r+0x4e0>
 801416e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8014170:	2a00      	cmp	r2, #0
 8014172:	f000 80db 	beq.w	801432c <_dtoa_r+0x8bc>
 8014176:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014178:	2a01      	cmp	r2, #1
 801417a:	f300 80bf 	bgt.w	80142fc <_dtoa_r+0x88c>
 801417e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8014180:	2a00      	cmp	r2, #0
 8014182:	f000 80b7 	beq.w	80142f4 <_dtoa_r+0x884>
 8014186:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801418a:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801418c:	4646      	mov	r6, r8
 801418e:	9a08      	ldr	r2, [sp, #32]
 8014190:	2101      	movs	r1, #1
 8014192:	441a      	add	r2, r3
 8014194:	4658      	mov	r0, fp
 8014196:	4498      	add	r8, r3
 8014198:	9208      	str	r2, [sp, #32]
 801419a:	f000 fb6b 	bl	8014874 <__i2b>
 801419e:	4605      	mov	r5, r0
 80141a0:	b15e      	cbz	r6, 80141ba <_dtoa_r+0x74a>
 80141a2:	9b08      	ldr	r3, [sp, #32]
 80141a4:	2b00      	cmp	r3, #0
 80141a6:	dd08      	ble.n	80141ba <_dtoa_r+0x74a>
 80141a8:	42b3      	cmp	r3, r6
 80141aa:	9a08      	ldr	r2, [sp, #32]
 80141ac:	bfa8      	it	ge
 80141ae:	4633      	movge	r3, r6
 80141b0:	eba8 0803 	sub.w	r8, r8, r3
 80141b4:	1af6      	subs	r6, r6, r3
 80141b6:	1ad3      	subs	r3, r2, r3
 80141b8:	9308      	str	r3, [sp, #32]
 80141ba:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80141bc:	b1f3      	cbz	r3, 80141fc <_dtoa_r+0x78c>
 80141be:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80141c0:	2b00      	cmp	r3, #0
 80141c2:	f000 80b7 	beq.w	8014334 <_dtoa_r+0x8c4>
 80141c6:	b18c      	cbz	r4, 80141ec <_dtoa_r+0x77c>
 80141c8:	4629      	mov	r1, r5
 80141ca:	4622      	mov	r2, r4
 80141cc:	4658      	mov	r0, fp
 80141ce:	f000 fc11 	bl	80149f4 <__pow5mult>
 80141d2:	464a      	mov	r2, r9
 80141d4:	4601      	mov	r1, r0
 80141d6:	4605      	mov	r5, r0
 80141d8:	4658      	mov	r0, fp
 80141da:	f000 fb61 	bl	80148a0 <__multiply>
 80141de:	4649      	mov	r1, r9
 80141e0:	9004      	str	r0, [sp, #16]
 80141e2:	4658      	mov	r0, fp
 80141e4:	f000 fa92 	bl	801470c <_Bfree>
 80141e8:	9b04      	ldr	r3, [sp, #16]
 80141ea:	4699      	mov	r9, r3
 80141ec:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80141ee:	1b1a      	subs	r2, r3, r4
 80141f0:	d004      	beq.n	80141fc <_dtoa_r+0x78c>
 80141f2:	4649      	mov	r1, r9
 80141f4:	4658      	mov	r0, fp
 80141f6:	f000 fbfd 	bl	80149f4 <__pow5mult>
 80141fa:	4681      	mov	r9, r0
 80141fc:	2101      	movs	r1, #1
 80141fe:	4658      	mov	r0, fp
 8014200:	f000 fb38 	bl	8014874 <__i2b>
 8014204:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014206:	4604      	mov	r4, r0
 8014208:	2b00      	cmp	r3, #0
 801420a:	f000 81cf 	beq.w	80145ac <_dtoa_r+0xb3c>
 801420e:	461a      	mov	r2, r3
 8014210:	4601      	mov	r1, r0
 8014212:	4658      	mov	r0, fp
 8014214:	f000 fbee 	bl	80149f4 <__pow5mult>
 8014218:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801421a:	2b01      	cmp	r3, #1
 801421c:	4604      	mov	r4, r0
 801421e:	f300 8095 	bgt.w	801434c <_dtoa_r+0x8dc>
 8014222:	9b02      	ldr	r3, [sp, #8]
 8014224:	2b00      	cmp	r3, #0
 8014226:	f040 8087 	bne.w	8014338 <_dtoa_r+0x8c8>
 801422a:	9b03      	ldr	r3, [sp, #12]
 801422c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014230:	2b00      	cmp	r3, #0
 8014232:	f040 8089 	bne.w	8014348 <_dtoa_r+0x8d8>
 8014236:	9b03      	ldr	r3, [sp, #12]
 8014238:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801423c:	0d1b      	lsrs	r3, r3, #20
 801423e:	051b      	lsls	r3, r3, #20
 8014240:	b12b      	cbz	r3, 801424e <_dtoa_r+0x7de>
 8014242:	9b08      	ldr	r3, [sp, #32]
 8014244:	3301      	adds	r3, #1
 8014246:	9308      	str	r3, [sp, #32]
 8014248:	f108 0801 	add.w	r8, r8, #1
 801424c:	2301      	movs	r3, #1
 801424e:	930a      	str	r3, [sp, #40]	@ 0x28
 8014250:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014252:	2b00      	cmp	r3, #0
 8014254:	f000 81b0 	beq.w	80145b8 <_dtoa_r+0xb48>
 8014258:	6923      	ldr	r3, [r4, #16]
 801425a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801425e:	6918      	ldr	r0, [r3, #16]
 8014260:	f000 fabc 	bl	80147dc <__hi0bits>
 8014264:	f1c0 0020 	rsb	r0, r0, #32
 8014268:	9b08      	ldr	r3, [sp, #32]
 801426a:	4418      	add	r0, r3
 801426c:	f010 001f 	ands.w	r0, r0, #31
 8014270:	d077      	beq.n	8014362 <_dtoa_r+0x8f2>
 8014272:	f1c0 0320 	rsb	r3, r0, #32
 8014276:	2b04      	cmp	r3, #4
 8014278:	dd6b      	ble.n	8014352 <_dtoa_r+0x8e2>
 801427a:	9b08      	ldr	r3, [sp, #32]
 801427c:	f1c0 001c 	rsb	r0, r0, #28
 8014280:	4403      	add	r3, r0
 8014282:	4480      	add	r8, r0
 8014284:	4406      	add	r6, r0
 8014286:	9308      	str	r3, [sp, #32]
 8014288:	f1b8 0f00 	cmp.w	r8, #0
 801428c:	dd05      	ble.n	801429a <_dtoa_r+0x82a>
 801428e:	4649      	mov	r1, r9
 8014290:	4642      	mov	r2, r8
 8014292:	4658      	mov	r0, fp
 8014294:	f000 fc08 	bl	8014aa8 <__lshift>
 8014298:	4681      	mov	r9, r0
 801429a:	9b08      	ldr	r3, [sp, #32]
 801429c:	2b00      	cmp	r3, #0
 801429e:	dd05      	ble.n	80142ac <_dtoa_r+0x83c>
 80142a0:	4621      	mov	r1, r4
 80142a2:	461a      	mov	r2, r3
 80142a4:	4658      	mov	r0, fp
 80142a6:	f000 fbff 	bl	8014aa8 <__lshift>
 80142aa:	4604      	mov	r4, r0
 80142ac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80142ae:	2b00      	cmp	r3, #0
 80142b0:	d059      	beq.n	8014366 <_dtoa_r+0x8f6>
 80142b2:	4621      	mov	r1, r4
 80142b4:	4648      	mov	r0, r9
 80142b6:	f000 fc63 	bl	8014b80 <__mcmp>
 80142ba:	2800      	cmp	r0, #0
 80142bc:	da53      	bge.n	8014366 <_dtoa_r+0x8f6>
 80142be:	1e7b      	subs	r3, r7, #1
 80142c0:	9304      	str	r3, [sp, #16]
 80142c2:	4649      	mov	r1, r9
 80142c4:	2300      	movs	r3, #0
 80142c6:	220a      	movs	r2, #10
 80142c8:	4658      	mov	r0, fp
 80142ca:	f000 fa41 	bl	8014750 <__multadd>
 80142ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80142d0:	4681      	mov	r9, r0
 80142d2:	2b00      	cmp	r3, #0
 80142d4:	f000 8172 	beq.w	80145bc <_dtoa_r+0xb4c>
 80142d8:	2300      	movs	r3, #0
 80142da:	4629      	mov	r1, r5
 80142dc:	220a      	movs	r2, #10
 80142de:	4658      	mov	r0, fp
 80142e0:	f000 fa36 	bl	8014750 <__multadd>
 80142e4:	9b00      	ldr	r3, [sp, #0]
 80142e6:	2b00      	cmp	r3, #0
 80142e8:	4605      	mov	r5, r0
 80142ea:	dc67      	bgt.n	80143bc <_dtoa_r+0x94c>
 80142ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80142ee:	2b02      	cmp	r3, #2
 80142f0:	dc41      	bgt.n	8014376 <_dtoa_r+0x906>
 80142f2:	e063      	b.n	80143bc <_dtoa_r+0x94c>
 80142f4:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80142f6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80142fa:	e746      	b.n	801418a <_dtoa_r+0x71a>
 80142fc:	9b07      	ldr	r3, [sp, #28]
 80142fe:	1e5c      	subs	r4, r3, #1
 8014300:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8014302:	42a3      	cmp	r3, r4
 8014304:	bfbf      	itttt	lt
 8014306:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8014308:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 801430a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 801430c:	1ae3      	sublt	r3, r4, r3
 801430e:	bfb4      	ite	lt
 8014310:	18d2      	addlt	r2, r2, r3
 8014312:	1b1c      	subge	r4, r3, r4
 8014314:	9b07      	ldr	r3, [sp, #28]
 8014316:	bfbc      	itt	lt
 8014318:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 801431a:	2400      	movlt	r4, #0
 801431c:	2b00      	cmp	r3, #0
 801431e:	bfb5      	itete	lt
 8014320:	eba8 0603 	sublt.w	r6, r8, r3
 8014324:	9b07      	ldrge	r3, [sp, #28]
 8014326:	2300      	movlt	r3, #0
 8014328:	4646      	movge	r6, r8
 801432a:	e730      	b.n	801418e <_dtoa_r+0x71e>
 801432c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 801432e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8014330:	4646      	mov	r6, r8
 8014332:	e735      	b.n	80141a0 <_dtoa_r+0x730>
 8014334:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8014336:	e75c      	b.n	80141f2 <_dtoa_r+0x782>
 8014338:	2300      	movs	r3, #0
 801433a:	e788      	b.n	801424e <_dtoa_r+0x7de>
 801433c:	3fe00000 	.word	0x3fe00000
 8014340:	40240000 	.word	0x40240000
 8014344:	40140000 	.word	0x40140000
 8014348:	9b02      	ldr	r3, [sp, #8]
 801434a:	e780      	b.n	801424e <_dtoa_r+0x7de>
 801434c:	2300      	movs	r3, #0
 801434e:	930a      	str	r3, [sp, #40]	@ 0x28
 8014350:	e782      	b.n	8014258 <_dtoa_r+0x7e8>
 8014352:	d099      	beq.n	8014288 <_dtoa_r+0x818>
 8014354:	9a08      	ldr	r2, [sp, #32]
 8014356:	331c      	adds	r3, #28
 8014358:	441a      	add	r2, r3
 801435a:	4498      	add	r8, r3
 801435c:	441e      	add	r6, r3
 801435e:	9208      	str	r2, [sp, #32]
 8014360:	e792      	b.n	8014288 <_dtoa_r+0x818>
 8014362:	4603      	mov	r3, r0
 8014364:	e7f6      	b.n	8014354 <_dtoa_r+0x8e4>
 8014366:	9b07      	ldr	r3, [sp, #28]
 8014368:	9704      	str	r7, [sp, #16]
 801436a:	2b00      	cmp	r3, #0
 801436c:	dc20      	bgt.n	80143b0 <_dtoa_r+0x940>
 801436e:	9300      	str	r3, [sp, #0]
 8014370:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014372:	2b02      	cmp	r3, #2
 8014374:	dd1e      	ble.n	80143b4 <_dtoa_r+0x944>
 8014376:	9b00      	ldr	r3, [sp, #0]
 8014378:	2b00      	cmp	r3, #0
 801437a:	f47f aec0 	bne.w	80140fe <_dtoa_r+0x68e>
 801437e:	4621      	mov	r1, r4
 8014380:	2205      	movs	r2, #5
 8014382:	4658      	mov	r0, fp
 8014384:	f000 f9e4 	bl	8014750 <__multadd>
 8014388:	4601      	mov	r1, r0
 801438a:	4604      	mov	r4, r0
 801438c:	4648      	mov	r0, r9
 801438e:	f000 fbf7 	bl	8014b80 <__mcmp>
 8014392:	2800      	cmp	r0, #0
 8014394:	f77f aeb3 	ble.w	80140fe <_dtoa_r+0x68e>
 8014398:	4656      	mov	r6, sl
 801439a:	2331      	movs	r3, #49	@ 0x31
 801439c:	f806 3b01 	strb.w	r3, [r6], #1
 80143a0:	9b04      	ldr	r3, [sp, #16]
 80143a2:	3301      	adds	r3, #1
 80143a4:	9304      	str	r3, [sp, #16]
 80143a6:	e6ae      	b.n	8014106 <_dtoa_r+0x696>
 80143a8:	9c07      	ldr	r4, [sp, #28]
 80143aa:	9704      	str	r7, [sp, #16]
 80143ac:	4625      	mov	r5, r4
 80143ae:	e7f3      	b.n	8014398 <_dtoa_r+0x928>
 80143b0:	9b07      	ldr	r3, [sp, #28]
 80143b2:	9300      	str	r3, [sp, #0]
 80143b4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80143b6:	2b00      	cmp	r3, #0
 80143b8:	f000 8104 	beq.w	80145c4 <_dtoa_r+0xb54>
 80143bc:	2e00      	cmp	r6, #0
 80143be:	dd05      	ble.n	80143cc <_dtoa_r+0x95c>
 80143c0:	4629      	mov	r1, r5
 80143c2:	4632      	mov	r2, r6
 80143c4:	4658      	mov	r0, fp
 80143c6:	f000 fb6f 	bl	8014aa8 <__lshift>
 80143ca:	4605      	mov	r5, r0
 80143cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80143ce:	2b00      	cmp	r3, #0
 80143d0:	d05a      	beq.n	8014488 <_dtoa_r+0xa18>
 80143d2:	6869      	ldr	r1, [r5, #4]
 80143d4:	4658      	mov	r0, fp
 80143d6:	f000 f959 	bl	801468c <_Balloc>
 80143da:	4606      	mov	r6, r0
 80143dc:	b928      	cbnz	r0, 80143ea <_dtoa_r+0x97a>
 80143de:	4b84      	ldr	r3, [pc, #528]	@ (80145f0 <_dtoa_r+0xb80>)
 80143e0:	4602      	mov	r2, r0
 80143e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80143e6:	f7ff bb5a 	b.w	8013a9e <_dtoa_r+0x2e>
 80143ea:	692a      	ldr	r2, [r5, #16]
 80143ec:	3202      	adds	r2, #2
 80143ee:	0092      	lsls	r2, r2, #2
 80143f0:	f105 010c 	add.w	r1, r5, #12
 80143f4:	300c      	adds	r0, #12
 80143f6:	f7ff faa4 	bl	8013942 <memcpy>
 80143fa:	2201      	movs	r2, #1
 80143fc:	4631      	mov	r1, r6
 80143fe:	4658      	mov	r0, fp
 8014400:	f000 fb52 	bl	8014aa8 <__lshift>
 8014404:	f10a 0301 	add.w	r3, sl, #1
 8014408:	9307      	str	r3, [sp, #28]
 801440a:	9b00      	ldr	r3, [sp, #0]
 801440c:	4453      	add	r3, sl
 801440e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014410:	9b02      	ldr	r3, [sp, #8]
 8014412:	f003 0301 	and.w	r3, r3, #1
 8014416:	462f      	mov	r7, r5
 8014418:	930a      	str	r3, [sp, #40]	@ 0x28
 801441a:	4605      	mov	r5, r0
 801441c:	9b07      	ldr	r3, [sp, #28]
 801441e:	4621      	mov	r1, r4
 8014420:	3b01      	subs	r3, #1
 8014422:	4648      	mov	r0, r9
 8014424:	9300      	str	r3, [sp, #0]
 8014426:	f7ff fa9a 	bl	801395e <quorem>
 801442a:	4639      	mov	r1, r7
 801442c:	9002      	str	r0, [sp, #8]
 801442e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8014432:	4648      	mov	r0, r9
 8014434:	f000 fba4 	bl	8014b80 <__mcmp>
 8014438:	462a      	mov	r2, r5
 801443a:	9008      	str	r0, [sp, #32]
 801443c:	4621      	mov	r1, r4
 801443e:	4658      	mov	r0, fp
 8014440:	f000 fbba 	bl	8014bb8 <__mdiff>
 8014444:	68c2      	ldr	r2, [r0, #12]
 8014446:	4606      	mov	r6, r0
 8014448:	bb02      	cbnz	r2, 801448c <_dtoa_r+0xa1c>
 801444a:	4601      	mov	r1, r0
 801444c:	4648      	mov	r0, r9
 801444e:	f000 fb97 	bl	8014b80 <__mcmp>
 8014452:	4602      	mov	r2, r0
 8014454:	4631      	mov	r1, r6
 8014456:	4658      	mov	r0, fp
 8014458:	920e      	str	r2, [sp, #56]	@ 0x38
 801445a:	f000 f957 	bl	801470c <_Bfree>
 801445e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014460:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014462:	9e07      	ldr	r6, [sp, #28]
 8014464:	ea43 0102 	orr.w	r1, r3, r2
 8014468:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801446a:	4319      	orrs	r1, r3
 801446c:	d110      	bne.n	8014490 <_dtoa_r+0xa20>
 801446e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8014472:	d029      	beq.n	80144c8 <_dtoa_r+0xa58>
 8014474:	9b08      	ldr	r3, [sp, #32]
 8014476:	2b00      	cmp	r3, #0
 8014478:	dd02      	ble.n	8014480 <_dtoa_r+0xa10>
 801447a:	9b02      	ldr	r3, [sp, #8]
 801447c:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8014480:	9b00      	ldr	r3, [sp, #0]
 8014482:	f883 8000 	strb.w	r8, [r3]
 8014486:	e63f      	b.n	8014108 <_dtoa_r+0x698>
 8014488:	4628      	mov	r0, r5
 801448a:	e7bb      	b.n	8014404 <_dtoa_r+0x994>
 801448c:	2201      	movs	r2, #1
 801448e:	e7e1      	b.n	8014454 <_dtoa_r+0x9e4>
 8014490:	9b08      	ldr	r3, [sp, #32]
 8014492:	2b00      	cmp	r3, #0
 8014494:	db04      	blt.n	80144a0 <_dtoa_r+0xa30>
 8014496:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8014498:	430b      	orrs	r3, r1
 801449a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801449c:	430b      	orrs	r3, r1
 801449e:	d120      	bne.n	80144e2 <_dtoa_r+0xa72>
 80144a0:	2a00      	cmp	r2, #0
 80144a2:	dded      	ble.n	8014480 <_dtoa_r+0xa10>
 80144a4:	4649      	mov	r1, r9
 80144a6:	2201      	movs	r2, #1
 80144a8:	4658      	mov	r0, fp
 80144aa:	f000 fafd 	bl	8014aa8 <__lshift>
 80144ae:	4621      	mov	r1, r4
 80144b0:	4681      	mov	r9, r0
 80144b2:	f000 fb65 	bl	8014b80 <__mcmp>
 80144b6:	2800      	cmp	r0, #0
 80144b8:	dc03      	bgt.n	80144c2 <_dtoa_r+0xa52>
 80144ba:	d1e1      	bne.n	8014480 <_dtoa_r+0xa10>
 80144bc:	f018 0f01 	tst.w	r8, #1
 80144c0:	d0de      	beq.n	8014480 <_dtoa_r+0xa10>
 80144c2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80144c6:	d1d8      	bne.n	801447a <_dtoa_r+0xa0a>
 80144c8:	9a00      	ldr	r2, [sp, #0]
 80144ca:	2339      	movs	r3, #57	@ 0x39
 80144cc:	7013      	strb	r3, [r2, #0]
 80144ce:	4633      	mov	r3, r6
 80144d0:	461e      	mov	r6, r3
 80144d2:	3b01      	subs	r3, #1
 80144d4:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80144d8:	2a39      	cmp	r2, #57	@ 0x39
 80144da:	d052      	beq.n	8014582 <_dtoa_r+0xb12>
 80144dc:	3201      	adds	r2, #1
 80144de:	701a      	strb	r2, [r3, #0]
 80144e0:	e612      	b.n	8014108 <_dtoa_r+0x698>
 80144e2:	2a00      	cmp	r2, #0
 80144e4:	dd07      	ble.n	80144f6 <_dtoa_r+0xa86>
 80144e6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80144ea:	d0ed      	beq.n	80144c8 <_dtoa_r+0xa58>
 80144ec:	9a00      	ldr	r2, [sp, #0]
 80144ee:	f108 0301 	add.w	r3, r8, #1
 80144f2:	7013      	strb	r3, [r2, #0]
 80144f4:	e608      	b.n	8014108 <_dtoa_r+0x698>
 80144f6:	9b07      	ldr	r3, [sp, #28]
 80144f8:	9a07      	ldr	r2, [sp, #28]
 80144fa:	f803 8c01 	strb.w	r8, [r3, #-1]
 80144fe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8014500:	4293      	cmp	r3, r2
 8014502:	d028      	beq.n	8014556 <_dtoa_r+0xae6>
 8014504:	4649      	mov	r1, r9
 8014506:	2300      	movs	r3, #0
 8014508:	220a      	movs	r2, #10
 801450a:	4658      	mov	r0, fp
 801450c:	f000 f920 	bl	8014750 <__multadd>
 8014510:	42af      	cmp	r7, r5
 8014512:	4681      	mov	r9, r0
 8014514:	f04f 0300 	mov.w	r3, #0
 8014518:	f04f 020a 	mov.w	r2, #10
 801451c:	4639      	mov	r1, r7
 801451e:	4658      	mov	r0, fp
 8014520:	d107      	bne.n	8014532 <_dtoa_r+0xac2>
 8014522:	f000 f915 	bl	8014750 <__multadd>
 8014526:	4607      	mov	r7, r0
 8014528:	4605      	mov	r5, r0
 801452a:	9b07      	ldr	r3, [sp, #28]
 801452c:	3301      	adds	r3, #1
 801452e:	9307      	str	r3, [sp, #28]
 8014530:	e774      	b.n	801441c <_dtoa_r+0x9ac>
 8014532:	f000 f90d 	bl	8014750 <__multadd>
 8014536:	4629      	mov	r1, r5
 8014538:	4607      	mov	r7, r0
 801453a:	2300      	movs	r3, #0
 801453c:	220a      	movs	r2, #10
 801453e:	4658      	mov	r0, fp
 8014540:	f000 f906 	bl	8014750 <__multadd>
 8014544:	4605      	mov	r5, r0
 8014546:	e7f0      	b.n	801452a <_dtoa_r+0xaba>
 8014548:	9b00      	ldr	r3, [sp, #0]
 801454a:	2b00      	cmp	r3, #0
 801454c:	bfcc      	ite	gt
 801454e:	461e      	movgt	r6, r3
 8014550:	2601      	movle	r6, #1
 8014552:	4456      	add	r6, sl
 8014554:	2700      	movs	r7, #0
 8014556:	4649      	mov	r1, r9
 8014558:	2201      	movs	r2, #1
 801455a:	4658      	mov	r0, fp
 801455c:	f000 faa4 	bl	8014aa8 <__lshift>
 8014560:	4621      	mov	r1, r4
 8014562:	4681      	mov	r9, r0
 8014564:	f000 fb0c 	bl	8014b80 <__mcmp>
 8014568:	2800      	cmp	r0, #0
 801456a:	dcb0      	bgt.n	80144ce <_dtoa_r+0xa5e>
 801456c:	d102      	bne.n	8014574 <_dtoa_r+0xb04>
 801456e:	f018 0f01 	tst.w	r8, #1
 8014572:	d1ac      	bne.n	80144ce <_dtoa_r+0xa5e>
 8014574:	4633      	mov	r3, r6
 8014576:	461e      	mov	r6, r3
 8014578:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801457c:	2a30      	cmp	r2, #48	@ 0x30
 801457e:	d0fa      	beq.n	8014576 <_dtoa_r+0xb06>
 8014580:	e5c2      	b.n	8014108 <_dtoa_r+0x698>
 8014582:	459a      	cmp	sl, r3
 8014584:	d1a4      	bne.n	80144d0 <_dtoa_r+0xa60>
 8014586:	9b04      	ldr	r3, [sp, #16]
 8014588:	3301      	adds	r3, #1
 801458a:	9304      	str	r3, [sp, #16]
 801458c:	2331      	movs	r3, #49	@ 0x31
 801458e:	f88a 3000 	strb.w	r3, [sl]
 8014592:	e5b9      	b.n	8014108 <_dtoa_r+0x698>
 8014594:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8014596:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 80145f4 <_dtoa_r+0xb84>
 801459a:	b11b      	cbz	r3, 80145a4 <_dtoa_r+0xb34>
 801459c:	f10a 0308 	add.w	r3, sl, #8
 80145a0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80145a2:	6013      	str	r3, [r2, #0]
 80145a4:	4650      	mov	r0, sl
 80145a6:	b019      	add	sp, #100	@ 0x64
 80145a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80145ac:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80145ae:	2b01      	cmp	r3, #1
 80145b0:	f77f ae37 	ble.w	8014222 <_dtoa_r+0x7b2>
 80145b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80145b6:	930a      	str	r3, [sp, #40]	@ 0x28
 80145b8:	2001      	movs	r0, #1
 80145ba:	e655      	b.n	8014268 <_dtoa_r+0x7f8>
 80145bc:	9b00      	ldr	r3, [sp, #0]
 80145be:	2b00      	cmp	r3, #0
 80145c0:	f77f aed6 	ble.w	8014370 <_dtoa_r+0x900>
 80145c4:	4656      	mov	r6, sl
 80145c6:	4621      	mov	r1, r4
 80145c8:	4648      	mov	r0, r9
 80145ca:	f7ff f9c8 	bl	801395e <quorem>
 80145ce:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80145d2:	f806 8b01 	strb.w	r8, [r6], #1
 80145d6:	9b00      	ldr	r3, [sp, #0]
 80145d8:	eba6 020a 	sub.w	r2, r6, sl
 80145dc:	4293      	cmp	r3, r2
 80145de:	ddb3      	ble.n	8014548 <_dtoa_r+0xad8>
 80145e0:	4649      	mov	r1, r9
 80145e2:	2300      	movs	r3, #0
 80145e4:	220a      	movs	r2, #10
 80145e6:	4658      	mov	r0, fp
 80145e8:	f000 f8b2 	bl	8014750 <__multadd>
 80145ec:	4681      	mov	r9, r0
 80145ee:	e7ea      	b.n	80145c6 <_dtoa_r+0xb56>
 80145f0:	0801c87c 	.word	0x0801c87c
 80145f4:	0801c800 	.word	0x0801c800

080145f8 <_free_r>:
 80145f8:	b538      	push	{r3, r4, r5, lr}
 80145fa:	4605      	mov	r5, r0
 80145fc:	2900      	cmp	r1, #0
 80145fe:	d041      	beq.n	8014684 <_free_r+0x8c>
 8014600:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014604:	1f0c      	subs	r4, r1, #4
 8014606:	2b00      	cmp	r3, #0
 8014608:	bfb8      	it	lt
 801460a:	18e4      	addlt	r4, r4, r3
 801460c:	f7fe fa4e 	bl	8012aac <__malloc_lock>
 8014610:	4a1d      	ldr	r2, [pc, #116]	@ (8014688 <_free_r+0x90>)
 8014612:	6813      	ldr	r3, [r2, #0]
 8014614:	b933      	cbnz	r3, 8014624 <_free_r+0x2c>
 8014616:	6063      	str	r3, [r4, #4]
 8014618:	6014      	str	r4, [r2, #0]
 801461a:	4628      	mov	r0, r5
 801461c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014620:	f7fe ba4a 	b.w	8012ab8 <__malloc_unlock>
 8014624:	42a3      	cmp	r3, r4
 8014626:	d908      	bls.n	801463a <_free_r+0x42>
 8014628:	6820      	ldr	r0, [r4, #0]
 801462a:	1821      	adds	r1, r4, r0
 801462c:	428b      	cmp	r3, r1
 801462e:	bf01      	itttt	eq
 8014630:	6819      	ldreq	r1, [r3, #0]
 8014632:	685b      	ldreq	r3, [r3, #4]
 8014634:	1809      	addeq	r1, r1, r0
 8014636:	6021      	streq	r1, [r4, #0]
 8014638:	e7ed      	b.n	8014616 <_free_r+0x1e>
 801463a:	461a      	mov	r2, r3
 801463c:	685b      	ldr	r3, [r3, #4]
 801463e:	b10b      	cbz	r3, 8014644 <_free_r+0x4c>
 8014640:	42a3      	cmp	r3, r4
 8014642:	d9fa      	bls.n	801463a <_free_r+0x42>
 8014644:	6811      	ldr	r1, [r2, #0]
 8014646:	1850      	adds	r0, r2, r1
 8014648:	42a0      	cmp	r0, r4
 801464a:	d10b      	bne.n	8014664 <_free_r+0x6c>
 801464c:	6820      	ldr	r0, [r4, #0]
 801464e:	4401      	add	r1, r0
 8014650:	1850      	adds	r0, r2, r1
 8014652:	4283      	cmp	r3, r0
 8014654:	6011      	str	r1, [r2, #0]
 8014656:	d1e0      	bne.n	801461a <_free_r+0x22>
 8014658:	6818      	ldr	r0, [r3, #0]
 801465a:	685b      	ldr	r3, [r3, #4]
 801465c:	6053      	str	r3, [r2, #4]
 801465e:	4408      	add	r0, r1
 8014660:	6010      	str	r0, [r2, #0]
 8014662:	e7da      	b.n	801461a <_free_r+0x22>
 8014664:	d902      	bls.n	801466c <_free_r+0x74>
 8014666:	230c      	movs	r3, #12
 8014668:	602b      	str	r3, [r5, #0]
 801466a:	e7d6      	b.n	801461a <_free_r+0x22>
 801466c:	6820      	ldr	r0, [r4, #0]
 801466e:	1821      	adds	r1, r4, r0
 8014670:	428b      	cmp	r3, r1
 8014672:	bf04      	itt	eq
 8014674:	6819      	ldreq	r1, [r3, #0]
 8014676:	685b      	ldreq	r3, [r3, #4]
 8014678:	6063      	str	r3, [r4, #4]
 801467a:	bf04      	itt	eq
 801467c:	1809      	addeq	r1, r1, r0
 801467e:	6021      	streq	r1, [r4, #0]
 8014680:	6054      	str	r4, [r2, #4]
 8014682:	e7ca      	b.n	801461a <_free_r+0x22>
 8014684:	bd38      	pop	{r3, r4, r5, pc}
 8014686:	bf00      	nop
 8014688:	20002708 	.word	0x20002708

0801468c <_Balloc>:
 801468c:	b570      	push	{r4, r5, r6, lr}
 801468e:	69c6      	ldr	r6, [r0, #28]
 8014690:	4604      	mov	r4, r0
 8014692:	460d      	mov	r5, r1
 8014694:	b976      	cbnz	r6, 80146b4 <_Balloc+0x28>
 8014696:	2010      	movs	r0, #16
 8014698:	f7fe f956 	bl	8012948 <malloc>
 801469c:	4602      	mov	r2, r0
 801469e:	61e0      	str	r0, [r4, #28]
 80146a0:	b920      	cbnz	r0, 80146ac <_Balloc+0x20>
 80146a2:	4b18      	ldr	r3, [pc, #96]	@ (8014704 <_Balloc+0x78>)
 80146a4:	4818      	ldr	r0, [pc, #96]	@ (8014708 <_Balloc+0x7c>)
 80146a6:	216b      	movs	r1, #107	@ 0x6b
 80146a8:	f000 ff98 	bl	80155dc <__assert_func>
 80146ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80146b0:	6006      	str	r6, [r0, #0]
 80146b2:	60c6      	str	r6, [r0, #12]
 80146b4:	69e6      	ldr	r6, [r4, #28]
 80146b6:	68f3      	ldr	r3, [r6, #12]
 80146b8:	b183      	cbz	r3, 80146dc <_Balloc+0x50>
 80146ba:	69e3      	ldr	r3, [r4, #28]
 80146bc:	68db      	ldr	r3, [r3, #12]
 80146be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80146c2:	b9b8      	cbnz	r0, 80146f4 <_Balloc+0x68>
 80146c4:	2101      	movs	r1, #1
 80146c6:	fa01 f605 	lsl.w	r6, r1, r5
 80146ca:	1d72      	adds	r2, r6, #5
 80146cc:	0092      	lsls	r2, r2, #2
 80146ce:	4620      	mov	r0, r4
 80146d0:	f000 ffa2 	bl	8015618 <_calloc_r>
 80146d4:	b160      	cbz	r0, 80146f0 <_Balloc+0x64>
 80146d6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80146da:	e00e      	b.n	80146fa <_Balloc+0x6e>
 80146dc:	2221      	movs	r2, #33	@ 0x21
 80146de:	2104      	movs	r1, #4
 80146e0:	4620      	mov	r0, r4
 80146e2:	f000 ff99 	bl	8015618 <_calloc_r>
 80146e6:	69e3      	ldr	r3, [r4, #28]
 80146e8:	60f0      	str	r0, [r6, #12]
 80146ea:	68db      	ldr	r3, [r3, #12]
 80146ec:	2b00      	cmp	r3, #0
 80146ee:	d1e4      	bne.n	80146ba <_Balloc+0x2e>
 80146f0:	2000      	movs	r0, #0
 80146f2:	bd70      	pop	{r4, r5, r6, pc}
 80146f4:	6802      	ldr	r2, [r0, #0]
 80146f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80146fa:	2300      	movs	r3, #0
 80146fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8014700:	e7f7      	b.n	80146f2 <_Balloc+0x66>
 8014702:	bf00      	nop
 8014704:	0801c80d 	.word	0x0801c80d
 8014708:	0801c88d 	.word	0x0801c88d

0801470c <_Bfree>:
 801470c:	b570      	push	{r4, r5, r6, lr}
 801470e:	69c6      	ldr	r6, [r0, #28]
 8014710:	4605      	mov	r5, r0
 8014712:	460c      	mov	r4, r1
 8014714:	b976      	cbnz	r6, 8014734 <_Bfree+0x28>
 8014716:	2010      	movs	r0, #16
 8014718:	f7fe f916 	bl	8012948 <malloc>
 801471c:	4602      	mov	r2, r0
 801471e:	61e8      	str	r0, [r5, #28]
 8014720:	b920      	cbnz	r0, 801472c <_Bfree+0x20>
 8014722:	4b09      	ldr	r3, [pc, #36]	@ (8014748 <_Bfree+0x3c>)
 8014724:	4809      	ldr	r0, [pc, #36]	@ (801474c <_Bfree+0x40>)
 8014726:	218f      	movs	r1, #143	@ 0x8f
 8014728:	f000 ff58 	bl	80155dc <__assert_func>
 801472c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014730:	6006      	str	r6, [r0, #0]
 8014732:	60c6      	str	r6, [r0, #12]
 8014734:	b13c      	cbz	r4, 8014746 <_Bfree+0x3a>
 8014736:	69eb      	ldr	r3, [r5, #28]
 8014738:	6862      	ldr	r2, [r4, #4]
 801473a:	68db      	ldr	r3, [r3, #12]
 801473c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014740:	6021      	str	r1, [r4, #0]
 8014742:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8014746:	bd70      	pop	{r4, r5, r6, pc}
 8014748:	0801c80d 	.word	0x0801c80d
 801474c:	0801c88d 	.word	0x0801c88d

08014750 <__multadd>:
 8014750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014754:	690d      	ldr	r5, [r1, #16]
 8014756:	4607      	mov	r7, r0
 8014758:	460c      	mov	r4, r1
 801475a:	461e      	mov	r6, r3
 801475c:	f101 0c14 	add.w	ip, r1, #20
 8014760:	2000      	movs	r0, #0
 8014762:	f8dc 3000 	ldr.w	r3, [ip]
 8014766:	b299      	uxth	r1, r3
 8014768:	fb02 6101 	mla	r1, r2, r1, r6
 801476c:	0c1e      	lsrs	r6, r3, #16
 801476e:	0c0b      	lsrs	r3, r1, #16
 8014770:	fb02 3306 	mla	r3, r2, r6, r3
 8014774:	b289      	uxth	r1, r1
 8014776:	3001      	adds	r0, #1
 8014778:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801477c:	4285      	cmp	r5, r0
 801477e:	f84c 1b04 	str.w	r1, [ip], #4
 8014782:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8014786:	dcec      	bgt.n	8014762 <__multadd+0x12>
 8014788:	b30e      	cbz	r6, 80147ce <__multadd+0x7e>
 801478a:	68a3      	ldr	r3, [r4, #8]
 801478c:	42ab      	cmp	r3, r5
 801478e:	dc19      	bgt.n	80147c4 <__multadd+0x74>
 8014790:	6861      	ldr	r1, [r4, #4]
 8014792:	4638      	mov	r0, r7
 8014794:	3101      	adds	r1, #1
 8014796:	f7ff ff79 	bl	801468c <_Balloc>
 801479a:	4680      	mov	r8, r0
 801479c:	b928      	cbnz	r0, 80147aa <__multadd+0x5a>
 801479e:	4602      	mov	r2, r0
 80147a0:	4b0c      	ldr	r3, [pc, #48]	@ (80147d4 <__multadd+0x84>)
 80147a2:	480d      	ldr	r0, [pc, #52]	@ (80147d8 <__multadd+0x88>)
 80147a4:	21ba      	movs	r1, #186	@ 0xba
 80147a6:	f000 ff19 	bl	80155dc <__assert_func>
 80147aa:	6922      	ldr	r2, [r4, #16]
 80147ac:	3202      	adds	r2, #2
 80147ae:	f104 010c 	add.w	r1, r4, #12
 80147b2:	0092      	lsls	r2, r2, #2
 80147b4:	300c      	adds	r0, #12
 80147b6:	f7ff f8c4 	bl	8013942 <memcpy>
 80147ba:	4621      	mov	r1, r4
 80147bc:	4638      	mov	r0, r7
 80147be:	f7ff ffa5 	bl	801470c <_Bfree>
 80147c2:	4644      	mov	r4, r8
 80147c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80147c8:	3501      	adds	r5, #1
 80147ca:	615e      	str	r6, [r3, #20]
 80147cc:	6125      	str	r5, [r4, #16]
 80147ce:	4620      	mov	r0, r4
 80147d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80147d4:	0801c87c 	.word	0x0801c87c
 80147d8:	0801c88d 	.word	0x0801c88d

080147dc <__hi0bits>:
 80147dc:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80147e0:	4603      	mov	r3, r0
 80147e2:	bf36      	itet	cc
 80147e4:	0403      	lslcc	r3, r0, #16
 80147e6:	2000      	movcs	r0, #0
 80147e8:	2010      	movcc	r0, #16
 80147ea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80147ee:	bf3c      	itt	cc
 80147f0:	021b      	lslcc	r3, r3, #8
 80147f2:	3008      	addcc	r0, #8
 80147f4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80147f8:	bf3c      	itt	cc
 80147fa:	011b      	lslcc	r3, r3, #4
 80147fc:	3004      	addcc	r0, #4
 80147fe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014802:	bf3c      	itt	cc
 8014804:	009b      	lslcc	r3, r3, #2
 8014806:	3002      	addcc	r0, #2
 8014808:	2b00      	cmp	r3, #0
 801480a:	db05      	blt.n	8014818 <__hi0bits+0x3c>
 801480c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8014810:	f100 0001 	add.w	r0, r0, #1
 8014814:	bf08      	it	eq
 8014816:	2020      	moveq	r0, #32
 8014818:	4770      	bx	lr

0801481a <__lo0bits>:
 801481a:	6803      	ldr	r3, [r0, #0]
 801481c:	4602      	mov	r2, r0
 801481e:	f013 0007 	ands.w	r0, r3, #7
 8014822:	d00b      	beq.n	801483c <__lo0bits+0x22>
 8014824:	07d9      	lsls	r1, r3, #31
 8014826:	d421      	bmi.n	801486c <__lo0bits+0x52>
 8014828:	0798      	lsls	r0, r3, #30
 801482a:	bf49      	itett	mi
 801482c:	085b      	lsrmi	r3, r3, #1
 801482e:	089b      	lsrpl	r3, r3, #2
 8014830:	2001      	movmi	r0, #1
 8014832:	6013      	strmi	r3, [r2, #0]
 8014834:	bf5c      	itt	pl
 8014836:	6013      	strpl	r3, [r2, #0]
 8014838:	2002      	movpl	r0, #2
 801483a:	4770      	bx	lr
 801483c:	b299      	uxth	r1, r3
 801483e:	b909      	cbnz	r1, 8014844 <__lo0bits+0x2a>
 8014840:	0c1b      	lsrs	r3, r3, #16
 8014842:	2010      	movs	r0, #16
 8014844:	b2d9      	uxtb	r1, r3
 8014846:	b909      	cbnz	r1, 801484c <__lo0bits+0x32>
 8014848:	3008      	adds	r0, #8
 801484a:	0a1b      	lsrs	r3, r3, #8
 801484c:	0719      	lsls	r1, r3, #28
 801484e:	bf04      	itt	eq
 8014850:	091b      	lsreq	r3, r3, #4
 8014852:	3004      	addeq	r0, #4
 8014854:	0799      	lsls	r1, r3, #30
 8014856:	bf04      	itt	eq
 8014858:	089b      	lsreq	r3, r3, #2
 801485a:	3002      	addeq	r0, #2
 801485c:	07d9      	lsls	r1, r3, #31
 801485e:	d403      	bmi.n	8014868 <__lo0bits+0x4e>
 8014860:	085b      	lsrs	r3, r3, #1
 8014862:	f100 0001 	add.w	r0, r0, #1
 8014866:	d003      	beq.n	8014870 <__lo0bits+0x56>
 8014868:	6013      	str	r3, [r2, #0]
 801486a:	4770      	bx	lr
 801486c:	2000      	movs	r0, #0
 801486e:	4770      	bx	lr
 8014870:	2020      	movs	r0, #32
 8014872:	4770      	bx	lr

08014874 <__i2b>:
 8014874:	b510      	push	{r4, lr}
 8014876:	460c      	mov	r4, r1
 8014878:	2101      	movs	r1, #1
 801487a:	f7ff ff07 	bl	801468c <_Balloc>
 801487e:	4602      	mov	r2, r0
 8014880:	b928      	cbnz	r0, 801488e <__i2b+0x1a>
 8014882:	4b05      	ldr	r3, [pc, #20]	@ (8014898 <__i2b+0x24>)
 8014884:	4805      	ldr	r0, [pc, #20]	@ (801489c <__i2b+0x28>)
 8014886:	f240 1145 	movw	r1, #325	@ 0x145
 801488a:	f000 fea7 	bl	80155dc <__assert_func>
 801488e:	2301      	movs	r3, #1
 8014890:	6144      	str	r4, [r0, #20]
 8014892:	6103      	str	r3, [r0, #16]
 8014894:	bd10      	pop	{r4, pc}
 8014896:	bf00      	nop
 8014898:	0801c87c 	.word	0x0801c87c
 801489c:	0801c88d 	.word	0x0801c88d

080148a0 <__multiply>:
 80148a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148a4:	4614      	mov	r4, r2
 80148a6:	690a      	ldr	r2, [r1, #16]
 80148a8:	6923      	ldr	r3, [r4, #16]
 80148aa:	429a      	cmp	r2, r3
 80148ac:	bfa8      	it	ge
 80148ae:	4623      	movge	r3, r4
 80148b0:	460f      	mov	r7, r1
 80148b2:	bfa4      	itt	ge
 80148b4:	460c      	movge	r4, r1
 80148b6:	461f      	movge	r7, r3
 80148b8:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80148bc:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80148c0:	68a3      	ldr	r3, [r4, #8]
 80148c2:	6861      	ldr	r1, [r4, #4]
 80148c4:	eb0a 0609 	add.w	r6, sl, r9
 80148c8:	42b3      	cmp	r3, r6
 80148ca:	b085      	sub	sp, #20
 80148cc:	bfb8      	it	lt
 80148ce:	3101      	addlt	r1, #1
 80148d0:	f7ff fedc 	bl	801468c <_Balloc>
 80148d4:	b930      	cbnz	r0, 80148e4 <__multiply+0x44>
 80148d6:	4602      	mov	r2, r0
 80148d8:	4b44      	ldr	r3, [pc, #272]	@ (80149ec <__multiply+0x14c>)
 80148da:	4845      	ldr	r0, [pc, #276]	@ (80149f0 <__multiply+0x150>)
 80148dc:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80148e0:	f000 fe7c 	bl	80155dc <__assert_func>
 80148e4:	f100 0514 	add.w	r5, r0, #20
 80148e8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80148ec:	462b      	mov	r3, r5
 80148ee:	2200      	movs	r2, #0
 80148f0:	4543      	cmp	r3, r8
 80148f2:	d321      	bcc.n	8014938 <__multiply+0x98>
 80148f4:	f107 0114 	add.w	r1, r7, #20
 80148f8:	f104 0214 	add.w	r2, r4, #20
 80148fc:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8014900:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8014904:	9302      	str	r3, [sp, #8]
 8014906:	1b13      	subs	r3, r2, r4
 8014908:	3b15      	subs	r3, #21
 801490a:	f023 0303 	bic.w	r3, r3, #3
 801490e:	3304      	adds	r3, #4
 8014910:	f104 0715 	add.w	r7, r4, #21
 8014914:	42ba      	cmp	r2, r7
 8014916:	bf38      	it	cc
 8014918:	2304      	movcc	r3, #4
 801491a:	9301      	str	r3, [sp, #4]
 801491c:	9b02      	ldr	r3, [sp, #8]
 801491e:	9103      	str	r1, [sp, #12]
 8014920:	428b      	cmp	r3, r1
 8014922:	d80c      	bhi.n	801493e <__multiply+0x9e>
 8014924:	2e00      	cmp	r6, #0
 8014926:	dd03      	ble.n	8014930 <__multiply+0x90>
 8014928:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801492c:	2b00      	cmp	r3, #0
 801492e:	d05b      	beq.n	80149e8 <__multiply+0x148>
 8014930:	6106      	str	r6, [r0, #16]
 8014932:	b005      	add	sp, #20
 8014934:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014938:	f843 2b04 	str.w	r2, [r3], #4
 801493c:	e7d8      	b.n	80148f0 <__multiply+0x50>
 801493e:	f8b1 a000 	ldrh.w	sl, [r1]
 8014942:	f1ba 0f00 	cmp.w	sl, #0
 8014946:	d024      	beq.n	8014992 <__multiply+0xf2>
 8014948:	f104 0e14 	add.w	lr, r4, #20
 801494c:	46a9      	mov	r9, r5
 801494e:	f04f 0c00 	mov.w	ip, #0
 8014952:	f85e 7b04 	ldr.w	r7, [lr], #4
 8014956:	f8d9 3000 	ldr.w	r3, [r9]
 801495a:	fa1f fb87 	uxth.w	fp, r7
 801495e:	b29b      	uxth	r3, r3
 8014960:	fb0a 330b 	mla	r3, sl, fp, r3
 8014964:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8014968:	f8d9 7000 	ldr.w	r7, [r9]
 801496c:	4463      	add	r3, ip
 801496e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8014972:	fb0a c70b 	mla	r7, sl, fp, ip
 8014976:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 801497a:	b29b      	uxth	r3, r3
 801497c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8014980:	4572      	cmp	r2, lr
 8014982:	f849 3b04 	str.w	r3, [r9], #4
 8014986:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 801498a:	d8e2      	bhi.n	8014952 <__multiply+0xb2>
 801498c:	9b01      	ldr	r3, [sp, #4]
 801498e:	f845 c003 	str.w	ip, [r5, r3]
 8014992:	9b03      	ldr	r3, [sp, #12]
 8014994:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8014998:	3104      	adds	r1, #4
 801499a:	f1b9 0f00 	cmp.w	r9, #0
 801499e:	d021      	beq.n	80149e4 <__multiply+0x144>
 80149a0:	682b      	ldr	r3, [r5, #0]
 80149a2:	f104 0c14 	add.w	ip, r4, #20
 80149a6:	46ae      	mov	lr, r5
 80149a8:	f04f 0a00 	mov.w	sl, #0
 80149ac:	f8bc b000 	ldrh.w	fp, [ip]
 80149b0:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80149b4:	fb09 770b 	mla	r7, r9, fp, r7
 80149b8:	4457      	add	r7, sl
 80149ba:	b29b      	uxth	r3, r3
 80149bc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80149c0:	f84e 3b04 	str.w	r3, [lr], #4
 80149c4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80149c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80149cc:	f8be 3000 	ldrh.w	r3, [lr]
 80149d0:	fb09 330a 	mla	r3, r9, sl, r3
 80149d4:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 80149d8:	4562      	cmp	r2, ip
 80149da:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80149de:	d8e5      	bhi.n	80149ac <__multiply+0x10c>
 80149e0:	9f01      	ldr	r7, [sp, #4]
 80149e2:	51eb      	str	r3, [r5, r7]
 80149e4:	3504      	adds	r5, #4
 80149e6:	e799      	b.n	801491c <__multiply+0x7c>
 80149e8:	3e01      	subs	r6, #1
 80149ea:	e79b      	b.n	8014924 <__multiply+0x84>
 80149ec:	0801c87c 	.word	0x0801c87c
 80149f0:	0801c88d 	.word	0x0801c88d

080149f4 <__pow5mult>:
 80149f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80149f8:	4615      	mov	r5, r2
 80149fa:	f012 0203 	ands.w	r2, r2, #3
 80149fe:	4607      	mov	r7, r0
 8014a00:	460e      	mov	r6, r1
 8014a02:	d007      	beq.n	8014a14 <__pow5mult+0x20>
 8014a04:	4c25      	ldr	r4, [pc, #148]	@ (8014a9c <__pow5mult+0xa8>)
 8014a06:	3a01      	subs	r2, #1
 8014a08:	2300      	movs	r3, #0
 8014a0a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014a0e:	f7ff fe9f 	bl	8014750 <__multadd>
 8014a12:	4606      	mov	r6, r0
 8014a14:	10ad      	asrs	r5, r5, #2
 8014a16:	d03d      	beq.n	8014a94 <__pow5mult+0xa0>
 8014a18:	69fc      	ldr	r4, [r7, #28]
 8014a1a:	b97c      	cbnz	r4, 8014a3c <__pow5mult+0x48>
 8014a1c:	2010      	movs	r0, #16
 8014a1e:	f7fd ff93 	bl	8012948 <malloc>
 8014a22:	4602      	mov	r2, r0
 8014a24:	61f8      	str	r0, [r7, #28]
 8014a26:	b928      	cbnz	r0, 8014a34 <__pow5mult+0x40>
 8014a28:	4b1d      	ldr	r3, [pc, #116]	@ (8014aa0 <__pow5mult+0xac>)
 8014a2a:	481e      	ldr	r0, [pc, #120]	@ (8014aa4 <__pow5mult+0xb0>)
 8014a2c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8014a30:	f000 fdd4 	bl	80155dc <__assert_func>
 8014a34:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014a38:	6004      	str	r4, [r0, #0]
 8014a3a:	60c4      	str	r4, [r0, #12]
 8014a3c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8014a40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014a44:	b94c      	cbnz	r4, 8014a5a <__pow5mult+0x66>
 8014a46:	f240 2171 	movw	r1, #625	@ 0x271
 8014a4a:	4638      	mov	r0, r7
 8014a4c:	f7ff ff12 	bl	8014874 <__i2b>
 8014a50:	2300      	movs	r3, #0
 8014a52:	f8c8 0008 	str.w	r0, [r8, #8]
 8014a56:	4604      	mov	r4, r0
 8014a58:	6003      	str	r3, [r0, #0]
 8014a5a:	f04f 0900 	mov.w	r9, #0
 8014a5e:	07eb      	lsls	r3, r5, #31
 8014a60:	d50a      	bpl.n	8014a78 <__pow5mult+0x84>
 8014a62:	4631      	mov	r1, r6
 8014a64:	4622      	mov	r2, r4
 8014a66:	4638      	mov	r0, r7
 8014a68:	f7ff ff1a 	bl	80148a0 <__multiply>
 8014a6c:	4631      	mov	r1, r6
 8014a6e:	4680      	mov	r8, r0
 8014a70:	4638      	mov	r0, r7
 8014a72:	f7ff fe4b 	bl	801470c <_Bfree>
 8014a76:	4646      	mov	r6, r8
 8014a78:	106d      	asrs	r5, r5, #1
 8014a7a:	d00b      	beq.n	8014a94 <__pow5mult+0xa0>
 8014a7c:	6820      	ldr	r0, [r4, #0]
 8014a7e:	b938      	cbnz	r0, 8014a90 <__pow5mult+0x9c>
 8014a80:	4622      	mov	r2, r4
 8014a82:	4621      	mov	r1, r4
 8014a84:	4638      	mov	r0, r7
 8014a86:	f7ff ff0b 	bl	80148a0 <__multiply>
 8014a8a:	6020      	str	r0, [r4, #0]
 8014a8c:	f8c0 9000 	str.w	r9, [r0]
 8014a90:	4604      	mov	r4, r0
 8014a92:	e7e4      	b.n	8014a5e <__pow5mult+0x6a>
 8014a94:	4630      	mov	r0, r6
 8014a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014a9a:	bf00      	nop
 8014a9c:	0801c8e8 	.word	0x0801c8e8
 8014aa0:	0801c80d 	.word	0x0801c80d
 8014aa4:	0801c88d 	.word	0x0801c88d

08014aa8 <__lshift>:
 8014aa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014aac:	460c      	mov	r4, r1
 8014aae:	6849      	ldr	r1, [r1, #4]
 8014ab0:	6923      	ldr	r3, [r4, #16]
 8014ab2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8014ab6:	68a3      	ldr	r3, [r4, #8]
 8014ab8:	4607      	mov	r7, r0
 8014aba:	4691      	mov	r9, r2
 8014abc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014ac0:	f108 0601 	add.w	r6, r8, #1
 8014ac4:	42b3      	cmp	r3, r6
 8014ac6:	db0b      	blt.n	8014ae0 <__lshift+0x38>
 8014ac8:	4638      	mov	r0, r7
 8014aca:	f7ff fddf 	bl	801468c <_Balloc>
 8014ace:	4605      	mov	r5, r0
 8014ad0:	b948      	cbnz	r0, 8014ae6 <__lshift+0x3e>
 8014ad2:	4602      	mov	r2, r0
 8014ad4:	4b28      	ldr	r3, [pc, #160]	@ (8014b78 <__lshift+0xd0>)
 8014ad6:	4829      	ldr	r0, [pc, #164]	@ (8014b7c <__lshift+0xd4>)
 8014ad8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8014adc:	f000 fd7e 	bl	80155dc <__assert_func>
 8014ae0:	3101      	adds	r1, #1
 8014ae2:	005b      	lsls	r3, r3, #1
 8014ae4:	e7ee      	b.n	8014ac4 <__lshift+0x1c>
 8014ae6:	2300      	movs	r3, #0
 8014ae8:	f100 0114 	add.w	r1, r0, #20
 8014aec:	f100 0210 	add.w	r2, r0, #16
 8014af0:	4618      	mov	r0, r3
 8014af2:	4553      	cmp	r3, sl
 8014af4:	db33      	blt.n	8014b5e <__lshift+0xb6>
 8014af6:	6920      	ldr	r0, [r4, #16]
 8014af8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8014afc:	f104 0314 	add.w	r3, r4, #20
 8014b00:	f019 091f 	ands.w	r9, r9, #31
 8014b04:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8014b08:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014b0c:	d02b      	beq.n	8014b66 <__lshift+0xbe>
 8014b0e:	f1c9 0e20 	rsb	lr, r9, #32
 8014b12:	468a      	mov	sl, r1
 8014b14:	2200      	movs	r2, #0
 8014b16:	6818      	ldr	r0, [r3, #0]
 8014b18:	fa00 f009 	lsl.w	r0, r0, r9
 8014b1c:	4310      	orrs	r0, r2
 8014b1e:	f84a 0b04 	str.w	r0, [sl], #4
 8014b22:	f853 2b04 	ldr.w	r2, [r3], #4
 8014b26:	459c      	cmp	ip, r3
 8014b28:	fa22 f20e 	lsr.w	r2, r2, lr
 8014b2c:	d8f3      	bhi.n	8014b16 <__lshift+0x6e>
 8014b2e:	ebac 0304 	sub.w	r3, ip, r4
 8014b32:	3b15      	subs	r3, #21
 8014b34:	f023 0303 	bic.w	r3, r3, #3
 8014b38:	3304      	adds	r3, #4
 8014b3a:	f104 0015 	add.w	r0, r4, #21
 8014b3e:	4584      	cmp	ip, r0
 8014b40:	bf38      	it	cc
 8014b42:	2304      	movcc	r3, #4
 8014b44:	50ca      	str	r2, [r1, r3]
 8014b46:	b10a      	cbz	r2, 8014b4c <__lshift+0xa4>
 8014b48:	f108 0602 	add.w	r6, r8, #2
 8014b4c:	3e01      	subs	r6, #1
 8014b4e:	4638      	mov	r0, r7
 8014b50:	612e      	str	r6, [r5, #16]
 8014b52:	4621      	mov	r1, r4
 8014b54:	f7ff fdda 	bl	801470c <_Bfree>
 8014b58:	4628      	mov	r0, r5
 8014b5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014b5e:	f842 0f04 	str.w	r0, [r2, #4]!
 8014b62:	3301      	adds	r3, #1
 8014b64:	e7c5      	b.n	8014af2 <__lshift+0x4a>
 8014b66:	3904      	subs	r1, #4
 8014b68:	f853 2b04 	ldr.w	r2, [r3], #4
 8014b6c:	f841 2f04 	str.w	r2, [r1, #4]!
 8014b70:	459c      	cmp	ip, r3
 8014b72:	d8f9      	bhi.n	8014b68 <__lshift+0xc0>
 8014b74:	e7ea      	b.n	8014b4c <__lshift+0xa4>
 8014b76:	bf00      	nop
 8014b78:	0801c87c 	.word	0x0801c87c
 8014b7c:	0801c88d 	.word	0x0801c88d

08014b80 <__mcmp>:
 8014b80:	690a      	ldr	r2, [r1, #16]
 8014b82:	4603      	mov	r3, r0
 8014b84:	6900      	ldr	r0, [r0, #16]
 8014b86:	1a80      	subs	r0, r0, r2
 8014b88:	b530      	push	{r4, r5, lr}
 8014b8a:	d10e      	bne.n	8014baa <__mcmp+0x2a>
 8014b8c:	3314      	adds	r3, #20
 8014b8e:	3114      	adds	r1, #20
 8014b90:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014b94:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8014b98:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014b9c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014ba0:	4295      	cmp	r5, r2
 8014ba2:	d003      	beq.n	8014bac <__mcmp+0x2c>
 8014ba4:	d205      	bcs.n	8014bb2 <__mcmp+0x32>
 8014ba6:	f04f 30ff 	mov.w	r0, #4294967295
 8014baa:	bd30      	pop	{r4, r5, pc}
 8014bac:	42a3      	cmp	r3, r4
 8014bae:	d3f3      	bcc.n	8014b98 <__mcmp+0x18>
 8014bb0:	e7fb      	b.n	8014baa <__mcmp+0x2a>
 8014bb2:	2001      	movs	r0, #1
 8014bb4:	e7f9      	b.n	8014baa <__mcmp+0x2a>
	...

08014bb8 <__mdiff>:
 8014bb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014bbc:	4689      	mov	r9, r1
 8014bbe:	4606      	mov	r6, r0
 8014bc0:	4611      	mov	r1, r2
 8014bc2:	4648      	mov	r0, r9
 8014bc4:	4614      	mov	r4, r2
 8014bc6:	f7ff ffdb 	bl	8014b80 <__mcmp>
 8014bca:	1e05      	subs	r5, r0, #0
 8014bcc:	d112      	bne.n	8014bf4 <__mdiff+0x3c>
 8014bce:	4629      	mov	r1, r5
 8014bd0:	4630      	mov	r0, r6
 8014bd2:	f7ff fd5b 	bl	801468c <_Balloc>
 8014bd6:	4602      	mov	r2, r0
 8014bd8:	b928      	cbnz	r0, 8014be6 <__mdiff+0x2e>
 8014bda:	4b3f      	ldr	r3, [pc, #252]	@ (8014cd8 <__mdiff+0x120>)
 8014bdc:	f240 2137 	movw	r1, #567	@ 0x237
 8014be0:	483e      	ldr	r0, [pc, #248]	@ (8014cdc <__mdiff+0x124>)
 8014be2:	f000 fcfb 	bl	80155dc <__assert_func>
 8014be6:	2301      	movs	r3, #1
 8014be8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8014bec:	4610      	mov	r0, r2
 8014bee:	b003      	add	sp, #12
 8014bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014bf4:	bfbc      	itt	lt
 8014bf6:	464b      	movlt	r3, r9
 8014bf8:	46a1      	movlt	r9, r4
 8014bfa:	4630      	mov	r0, r6
 8014bfc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8014c00:	bfba      	itte	lt
 8014c02:	461c      	movlt	r4, r3
 8014c04:	2501      	movlt	r5, #1
 8014c06:	2500      	movge	r5, #0
 8014c08:	f7ff fd40 	bl	801468c <_Balloc>
 8014c0c:	4602      	mov	r2, r0
 8014c0e:	b918      	cbnz	r0, 8014c18 <__mdiff+0x60>
 8014c10:	4b31      	ldr	r3, [pc, #196]	@ (8014cd8 <__mdiff+0x120>)
 8014c12:	f240 2145 	movw	r1, #581	@ 0x245
 8014c16:	e7e3      	b.n	8014be0 <__mdiff+0x28>
 8014c18:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8014c1c:	6926      	ldr	r6, [r4, #16]
 8014c1e:	60c5      	str	r5, [r0, #12]
 8014c20:	f109 0310 	add.w	r3, r9, #16
 8014c24:	f109 0514 	add.w	r5, r9, #20
 8014c28:	f104 0e14 	add.w	lr, r4, #20
 8014c2c:	f100 0b14 	add.w	fp, r0, #20
 8014c30:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8014c34:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8014c38:	9301      	str	r3, [sp, #4]
 8014c3a:	46d9      	mov	r9, fp
 8014c3c:	f04f 0c00 	mov.w	ip, #0
 8014c40:	9b01      	ldr	r3, [sp, #4]
 8014c42:	f85e 0b04 	ldr.w	r0, [lr], #4
 8014c46:	f853 af04 	ldr.w	sl, [r3, #4]!
 8014c4a:	9301      	str	r3, [sp, #4]
 8014c4c:	fa1f f38a 	uxth.w	r3, sl
 8014c50:	4619      	mov	r1, r3
 8014c52:	b283      	uxth	r3, r0
 8014c54:	1acb      	subs	r3, r1, r3
 8014c56:	0c00      	lsrs	r0, r0, #16
 8014c58:	4463      	add	r3, ip
 8014c5a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8014c5e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8014c62:	b29b      	uxth	r3, r3
 8014c64:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8014c68:	4576      	cmp	r6, lr
 8014c6a:	f849 3b04 	str.w	r3, [r9], #4
 8014c6e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014c72:	d8e5      	bhi.n	8014c40 <__mdiff+0x88>
 8014c74:	1b33      	subs	r3, r6, r4
 8014c76:	3b15      	subs	r3, #21
 8014c78:	f023 0303 	bic.w	r3, r3, #3
 8014c7c:	3415      	adds	r4, #21
 8014c7e:	3304      	adds	r3, #4
 8014c80:	42a6      	cmp	r6, r4
 8014c82:	bf38      	it	cc
 8014c84:	2304      	movcc	r3, #4
 8014c86:	441d      	add	r5, r3
 8014c88:	445b      	add	r3, fp
 8014c8a:	461e      	mov	r6, r3
 8014c8c:	462c      	mov	r4, r5
 8014c8e:	4544      	cmp	r4, r8
 8014c90:	d30e      	bcc.n	8014cb0 <__mdiff+0xf8>
 8014c92:	f108 0103 	add.w	r1, r8, #3
 8014c96:	1b49      	subs	r1, r1, r5
 8014c98:	f021 0103 	bic.w	r1, r1, #3
 8014c9c:	3d03      	subs	r5, #3
 8014c9e:	45a8      	cmp	r8, r5
 8014ca0:	bf38      	it	cc
 8014ca2:	2100      	movcc	r1, #0
 8014ca4:	440b      	add	r3, r1
 8014ca6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014caa:	b191      	cbz	r1, 8014cd2 <__mdiff+0x11a>
 8014cac:	6117      	str	r7, [r2, #16]
 8014cae:	e79d      	b.n	8014bec <__mdiff+0x34>
 8014cb0:	f854 1b04 	ldr.w	r1, [r4], #4
 8014cb4:	46e6      	mov	lr, ip
 8014cb6:	0c08      	lsrs	r0, r1, #16
 8014cb8:	fa1c fc81 	uxtah	ip, ip, r1
 8014cbc:	4471      	add	r1, lr
 8014cbe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8014cc2:	b289      	uxth	r1, r1
 8014cc4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8014cc8:	f846 1b04 	str.w	r1, [r6], #4
 8014ccc:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014cd0:	e7dd      	b.n	8014c8e <__mdiff+0xd6>
 8014cd2:	3f01      	subs	r7, #1
 8014cd4:	e7e7      	b.n	8014ca6 <__mdiff+0xee>
 8014cd6:	bf00      	nop
 8014cd8:	0801c87c 	.word	0x0801c87c
 8014cdc:	0801c88d 	.word	0x0801c88d

08014ce0 <__d2b>:
 8014ce0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014ce4:	460f      	mov	r7, r1
 8014ce6:	2101      	movs	r1, #1
 8014ce8:	ec59 8b10 	vmov	r8, r9, d0
 8014cec:	4616      	mov	r6, r2
 8014cee:	f7ff fccd 	bl	801468c <_Balloc>
 8014cf2:	4604      	mov	r4, r0
 8014cf4:	b930      	cbnz	r0, 8014d04 <__d2b+0x24>
 8014cf6:	4602      	mov	r2, r0
 8014cf8:	4b23      	ldr	r3, [pc, #140]	@ (8014d88 <__d2b+0xa8>)
 8014cfa:	4824      	ldr	r0, [pc, #144]	@ (8014d8c <__d2b+0xac>)
 8014cfc:	f240 310f 	movw	r1, #783	@ 0x30f
 8014d00:	f000 fc6c 	bl	80155dc <__assert_func>
 8014d04:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014d08:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8014d0c:	b10d      	cbz	r5, 8014d12 <__d2b+0x32>
 8014d0e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014d12:	9301      	str	r3, [sp, #4]
 8014d14:	f1b8 0300 	subs.w	r3, r8, #0
 8014d18:	d023      	beq.n	8014d62 <__d2b+0x82>
 8014d1a:	4668      	mov	r0, sp
 8014d1c:	9300      	str	r3, [sp, #0]
 8014d1e:	f7ff fd7c 	bl	801481a <__lo0bits>
 8014d22:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014d26:	b1d0      	cbz	r0, 8014d5e <__d2b+0x7e>
 8014d28:	f1c0 0320 	rsb	r3, r0, #32
 8014d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8014d30:	430b      	orrs	r3, r1
 8014d32:	40c2      	lsrs	r2, r0
 8014d34:	6163      	str	r3, [r4, #20]
 8014d36:	9201      	str	r2, [sp, #4]
 8014d38:	9b01      	ldr	r3, [sp, #4]
 8014d3a:	61a3      	str	r3, [r4, #24]
 8014d3c:	2b00      	cmp	r3, #0
 8014d3e:	bf0c      	ite	eq
 8014d40:	2201      	moveq	r2, #1
 8014d42:	2202      	movne	r2, #2
 8014d44:	6122      	str	r2, [r4, #16]
 8014d46:	b1a5      	cbz	r5, 8014d72 <__d2b+0x92>
 8014d48:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014d4c:	4405      	add	r5, r0
 8014d4e:	603d      	str	r5, [r7, #0]
 8014d50:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8014d54:	6030      	str	r0, [r6, #0]
 8014d56:	4620      	mov	r0, r4
 8014d58:	b003      	add	sp, #12
 8014d5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014d5e:	6161      	str	r1, [r4, #20]
 8014d60:	e7ea      	b.n	8014d38 <__d2b+0x58>
 8014d62:	a801      	add	r0, sp, #4
 8014d64:	f7ff fd59 	bl	801481a <__lo0bits>
 8014d68:	9b01      	ldr	r3, [sp, #4]
 8014d6a:	6163      	str	r3, [r4, #20]
 8014d6c:	3020      	adds	r0, #32
 8014d6e:	2201      	movs	r2, #1
 8014d70:	e7e8      	b.n	8014d44 <__d2b+0x64>
 8014d72:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014d76:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8014d7a:	6038      	str	r0, [r7, #0]
 8014d7c:	6918      	ldr	r0, [r3, #16]
 8014d7e:	f7ff fd2d 	bl	80147dc <__hi0bits>
 8014d82:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8014d86:	e7e5      	b.n	8014d54 <__d2b+0x74>
 8014d88:	0801c87c 	.word	0x0801c87c
 8014d8c:	0801c88d 	.word	0x0801c88d

08014d90 <__ssputs_r>:
 8014d90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014d94:	688e      	ldr	r6, [r1, #8]
 8014d96:	461f      	mov	r7, r3
 8014d98:	42be      	cmp	r6, r7
 8014d9a:	680b      	ldr	r3, [r1, #0]
 8014d9c:	4682      	mov	sl, r0
 8014d9e:	460c      	mov	r4, r1
 8014da0:	4690      	mov	r8, r2
 8014da2:	d82d      	bhi.n	8014e00 <__ssputs_r+0x70>
 8014da4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014da8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014dac:	d026      	beq.n	8014dfc <__ssputs_r+0x6c>
 8014dae:	6965      	ldr	r5, [r4, #20]
 8014db0:	6909      	ldr	r1, [r1, #16]
 8014db2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014db6:	eba3 0901 	sub.w	r9, r3, r1
 8014dba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014dbe:	1c7b      	adds	r3, r7, #1
 8014dc0:	444b      	add	r3, r9
 8014dc2:	106d      	asrs	r5, r5, #1
 8014dc4:	429d      	cmp	r5, r3
 8014dc6:	bf38      	it	cc
 8014dc8:	461d      	movcc	r5, r3
 8014dca:	0553      	lsls	r3, r2, #21
 8014dcc:	d527      	bpl.n	8014e1e <__ssputs_r+0x8e>
 8014dce:	4629      	mov	r1, r5
 8014dd0:	f7fd fdec 	bl	80129ac <_malloc_r>
 8014dd4:	4606      	mov	r6, r0
 8014dd6:	b360      	cbz	r0, 8014e32 <__ssputs_r+0xa2>
 8014dd8:	6921      	ldr	r1, [r4, #16]
 8014dda:	464a      	mov	r2, r9
 8014ddc:	f7fe fdb1 	bl	8013942 <memcpy>
 8014de0:	89a3      	ldrh	r3, [r4, #12]
 8014de2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8014de6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014dea:	81a3      	strh	r3, [r4, #12]
 8014dec:	6126      	str	r6, [r4, #16]
 8014dee:	6165      	str	r5, [r4, #20]
 8014df0:	444e      	add	r6, r9
 8014df2:	eba5 0509 	sub.w	r5, r5, r9
 8014df6:	6026      	str	r6, [r4, #0]
 8014df8:	60a5      	str	r5, [r4, #8]
 8014dfa:	463e      	mov	r6, r7
 8014dfc:	42be      	cmp	r6, r7
 8014dfe:	d900      	bls.n	8014e02 <__ssputs_r+0x72>
 8014e00:	463e      	mov	r6, r7
 8014e02:	6820      	ldr	r0, [r4, #0]
 8014e04:	4632      	mov	r2, r6
 8014e06:	4641      	mov	r1, r8
 8014e08:	f000 fb9e 	bl	8015548 <memmove>
 8014e0c:	68a3      	ldr	r3, [r4, #8]
 8014e0e:	1b9b      	subs	r3, r3, r6
 8014e10:	60a3      	str	r3, [r4, #8]
 8014e12:	6823      	ldr	r3, [r4, #0]
 8014e14:	4433      	add	r3, r6
 8014e16:	6023      	str	r3, [r4, #0]
 8014e18:	2000      	movs	r0, #0
 8014e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014e1e:	462a      	mov	r2, r5
 8014e20:	f000 fc20 	bl	8015664 <_realloc_r>
 8014e24:	4606      	mov	r6, r0
 8014e26:	2800      	cmp	r0, #0
 8014e28:	d1e0      	bne.n	8014dec <__ssputs_r+0x5c>
 8014e2a:	6921      	ldr	r1, [r4, #16]
 8014e2c:	4650      	mov	r0, sl
 8014e2e:	f7ff fbe3 	bl	80145f8 <_free_r>
 8014e32:	230c      	movs	r3, #12
 8014e34:	f8ca 3000 	str.w	r3, [sl]
 8014e38:	89a3      	ldrh	r3, [r4, #12]
 8014e3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014e3e:	81a3      	strh	r3, [r4, #12]
 8014e40:	f04f 30ff 	mov.w	r0, #4294967295
 8014e44:	e7e9      	b.n	8014e1a <__ssputs_r+0x8a>
	...

08014e48 <_svfiprintf_r>:
 8014e48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e4c:	4698      	mov	r8, r3
 8014e4e:	898b      	ldrh	r3, [r1, #12]
 8014e50:	061b      	lsls	r3, r3, #24
 8014e52:	b09d      	sub	sp, #116	@ 0x74
 8014e54:	4607      	mov	r7, r0
 8014e56:	460d      	mov	r5, r1
 8014e58:	4614      	mov	r4, r2
 8014e5a:	d510      	bpl.n	8014e7e <_svfiprintf_r+0x36>
 8014e5c:	690b      	ldr	r3, [r1, #16]
 8014e5e:	b973      	cbnz	r3, 8014e7e <_svfiprintf_r+0x36>
 8014e60:	2140      	movs	r1, #64	@ 0x40
 8014e62:	f7fd fda3 	bl	80129ac <_malloc_r>
 8014e66:	6028      	str	r0, [r5, #0]
 8014e68:	6128      	str	r0, [r5, #16]
 8014e6a:	b930      	cbnz	r0, 8014e7a <_svfiprintf_r+0x32>
 8014e6c:	230c      	movs	r3, #12
 8014e6e:	603b      	str	r3, [r7, #0]
 8014e70:	f04f 30ff 	mov.w	r0, #4294967295
 8014e74:	b01d      	add	sp, #116	@ 0x74
 8014e76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e7a:	2340      	movs	r3, #64	@ 0x40
 8014e7c:	616b      	str	r3, [r5, #20]
 8014e7e:	2300      	movs	r3, #0
 8014e80:	9309      	str	r3, [sp, #36]	@ 0x24
 8014e82:	2320      	movs	r3, #32
 8014e84:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014e88:	f8cd 800c 	str.w	r8, [sp, #12]
 8014e8c:	2330      	movs	r3, #48	@ 0x30
 8014e8e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801502c <_svfiprintf_r+0x1e4>
 8014e92:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8014e96:	f04f 0901 	mov.w	r9, #1
 8014e9a:	4623      	mov	r3, r4
 8014e9c:	469a      	mov	sl, r3
 8014e9e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014ea2:	b10a      	cbz	r2, 8014ea8 <_svfiprintf_r+0x60>
 8014ea4:	2a25      	cmp	r2, #37	@ 0x25
 8014ea6:	d1f9      	bne.n	8014e9c <_svfiprintf_r+0x54>
 8014ea8:	ebba 0b04 	subs.w	fp, sl, r4
 8014eac:	d00b      	beq.n	8014ec6 <_svfiprintf_r+0x7e>
 8014eae:	465b      	mov	r3, fp
 8014eb0:	4622      	mov	r2, r4
 8014eb2:	4629      	mov	r1, r5
 8014eb4:	4638      	mov	r0, r7
 8014eb6:	f7ff ff6b 	bl	8014d90 <__ssputs_r>
 8014eba:	3001      	adds	r0, #1
 8014ebc:	f000 80a7 	beq.w	801500e <_svfiprintf_r+0x1c6>
 8014ec0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014ec2:	445a      	add	r2, fp
 8014ec4:	9209      	str	r2, [sp, #36]	@ 0x24
 8014ec6:	f89a 3000 	ldrb.w	r3, [sl]
 8014eca:	2b00      	cmp	r3, #0
 8014ecc:	f000 809f 	beq.w	801500e <_svfiprintf_r+0x1c6>
 8014ed0:	2300      	movs	r3, #0
 8014ed2:	f04f 32ff 	mov.w	r2, #4294967295
 8014ed6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014eda:	f10a 0a01 	add.w	sl, sl, #1
 8014ede:	9304      	str	r3, [sp, #16]
 8014ee0:	9307      	str	r3, [sp, #28]
 8014ee2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8014ee6:	931a      	str	r3, [sp, #104]	@ 0x68
 8014ee8:	4654      	mov	r4, sl
 8014eea:	2205      	movs	r2, #5
 8014eec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014ef0:	484e      	ldr	r0, [pc, #312]	@ (801502c <_svfiprintf_r+0x1e4>)
 8014ef2:	f7eb f945 	bl	8000180 <memchr>
 8014ef6:	9a04      	ldr	r2, [sp, #16]
 8014ef8:	b9d8      	cbnz	r0, 8014f32 <_svfiprintf_r+0xea>
 8014efa:	06d0      	lsls	r0, r2, #27
 8014efc:	bf44      	itt	mi
 8014efe:	2320      	movmi	r3, #32
 8014f00:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014f04:	0711      	lsls	r1, r2, #28
 8014f06:	bf44      	itt	mi
 8014f08:	232b      	movmi	r3, #43	@ 0x2b
 8014f0a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014f0e:	f89a 3000 	ldrb.w	r3, [sl]
 8014f12:	2b2a      	cmp	r3, #42	@ 0x2a
 8014f14:	d015      	beq.n	8014f42 <_svfiprintf_r+0xfa>
 8014f16:	9a07      	ldr	r2, [sp, #28]
 8014f18:	4654      	mov	r4, sl
 8014f1a:	2000      	movs	r0, #0
 8014f1c:	f04f 0c0a 	mov.w	ip, #10
 8014f20:	4621      	mov	r1, r4
 8014f22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014f26:	3b30      	subs	r3, #48	@ 0x30
 8014f28:	2b09      	cmp	r3, #9
 8014f2a:	d94b      	bls.n	8014fc4 <_svfiprintf_r+0x17c>
 8014f2c:	b1b0      	cbz	r0, 8014f5c <_svfiprintf_r+0x114>
 8014f2e:	9207      	str	r2, [sp, #28]
 8014f30:	e014      	b.n	8014f5c <_svfiprintf_r+0x114>
 8014f32:	eba0 0308 	sub.w	r3, r0, r8
 8014f36:	fa09 f303 	lsl.w	r3, r9, r3
 8014f3a:	4313      	orrs	r3, r2
 8014f3c:	9304      	str	r3, [sp, #16]
 8014f3e:	46a2      	mov	sl, r4
 8014f40:	e7d2      	b.n	8014ee8 <_svfiprintf_r+0xa0>
 8014f42:	9b03      	ldr	r3, [sp, #12]
 8014f44:	1d19      	adds	r1, r3, #4
 8014f46:	681b      	ldr	r3, [r3, #0]
 8014f48:	9103      	str	r1, [sp, #12]
 8014f4a:	2b00      	cmp	r3, #0
 8014f4c:	bfbb      	ittet	lt
 8014f4e:	425b      	neglt	r3, r3
 8014f50:	f042 0202 	orrlt.w	r2, r2, #2
 8014f54:	9307      	strge	r3, [sp, #28]
 8014f56:	9307      	strlt	r3, [sp, #28]
 8014f58:	bfb8      	it	lt
 8014f5a:	9204      	strlt	r2, [sp, #16]
 8014f5c:	7823      	ldrb	r3, [r4, #0]
 8014f5e:	2b2e      	cmp	r3, #46	@ 0x2e
 8014f60:	d10a      	bne.n	8014f78 <_svfiprintf_r+0x130>
 8014f62:	7863      	ldrb	r3, [r4, #1]
 8014f64:	2b2a      	cmp	r3, #42	@ 0x2a
 8014f66:	d132      	bne.n	8014fce <_svfiprintf_r+0x186>
 8014f68:	9b03      	ldr	r3, [sp, #12]
 8014f6a:	1d1a      	adds	r2, r3, #4
 8014f6c:	681b      	ldr	r3, [r3, #0]
 8014f6e:	9203      	str	r2, [sp, #12]
 8014f70:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014f74:	3402      	adds	r4, #2
 8014f76:	9305      	str	r3, [sp, #20]
 8014f78:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801503c <_svfiprintf_r+0x1f4>
 8014f7c:	7821      	ldrb	r1, [r4, #0]
 8014f7e:	2203      	movs	r2, #3
 8014f80:	4650      	mov	r0, sl
 8014f82:	f7eb f8fd 	bl	8000180 <memchr>
 8014f86:	b138      	cbz	r0, 8014f98 <_svfiprintf_r+0x150>
 8014f88:	9b04      	ldr	r3, [sp, #16]
 8014f8a:	eba0 000a 	sub.w	r0, r0, sl
 8014f8e:	2240      	movs	r2, #64	@ 0x40
 8014f90:	4082      	lsls	r2, r0
 8014f92:	4313      	orrs	r3, r2
 8014f94:	3401      	adds	r4, #1
 8014f96:	9304      	str	r3, [sp, #16]
 8014f98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014f9c:	4824      	ldr	r0, [pc, #144]	@ (8015030 <_svfiprintf_r+0x1e8>)
 8014f9e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014fa2:	2206      	movs	r2, #6
 8014fa4:	f7eb f8ec 	bl	8000180 <memchr>
 8014fa8:	2800      	cmp	r0, #0
 8014faa:	d036      	beq.n	801501a <_svfiprintf_r+0x1d2>
 8014fac:	4b21      	ldr	r3, [pc, #132]	@ (8015034 <_svfiprintf_r+0x1ec>)
 8014fae:	bb1b      	cbnz	r3, 8014ff8 <_svfiprintf_r+0x1b0>
 8014fb0:	9b03      	ldr	r3, [sp, #12]
 8014fb2:	3307      	adds	r3, #7
 8014fb4:	f023 0307 	bic.w	r3, r3, #7
 8014fb8:	3308      	adds	r3, #8
 8014fba:	9303      	str	r3, [sp, #12]
 8014fbc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014fbe:	4433      	add	r3, r6
 8014fc0:	9309      	str	r3, [sp, #36]	@ 0x24
 8014fc2:	e76a      	b.n	8014e9a <_svfiprintf_r+0x52>
 8014fc4:	fb0c 3202 	mla	r2, ip, r2, r3
 8014fc8:	460c      	mov	r4, r1
 8014fca:	2001      	movs	r0, #1
 8014fcc:	e7a8      	b.n	8014f20 <_svfiprintf_r+0xd8>
 8014fce:	2300      	movs	r3, #0
 8014fd0:	3401      	adds	r4, #1
 8014fd2:	9305      	str	r3, [sp, #20]
 8014fd4:	4619      	mov	r1, r3
 8014fd6:	f04f 0c0a 	mov.w	ip, #10
 8014fda:	4620      	mov	r0, r4
 8014fdc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014fe0:	3a30      	subs	r2, #48	@ 0x30
 8014fe2:	2a09      	cmp	r2, #9
 8014fe4:	d903      	bls.n	8014fee <_svfiprintf_r+0x1a6>
 8014fe6:	2b00      	cmp	r3, #0
 8014fe8:	d0c6      	beq.n	8014f78 <_svfiprintf_r+0x130>
 8014fea:	9105      	str	r1, [sp, #20]
 8014fec:	e7c4      	b.n	8014f78 <_svfiprintf_r+0x130>
 8014fee:	fb0c 2101 	mla	r1, ip, r1, r2
 8014ff2:	4604      	mov	r4, r0
 8014ff4:	2301      	movs	r3, #1
 8014ff6:	e7f0      	b.n	8014fda <_svfiprintf_r+0x192>
 8014ff8:	ab03      	add	r3, sp, #12
 8014ffa:	9300      	str	r3, [sp, #0]
 8014ffc:	462a      	mov	r2, r5
 8014ffe:	4b0e      	ldr	r3, [pc, #56]	@ (8015038 <_svfiprintf_r+0x1f0>)
 8015000:	a904      	add	r1, sp, #16
 8015002:	4638      	mov	r0, r7
 8015004:	f7fd fdfe 	bl	8012c04 <_printf_float>
 8015008:	1c42      	adds	r2, r0, #1
 801500a:	4606      	mov	r6, r0
 801500c:	d1d6      	bne.n	8014fbc <_svfiprintf_r+0x174>
 801500e:	89ab      	ldrh	r3, [r5, #12]
 8015010:	065b      	lsls	r3, r3, #25
 8015012:	f53f af2d 	bmi.w	8014e70 <_svfiprintf_r+0x28>
 8015016:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015018:	e72c      	b.n	8014e74 <_svfiprintf_r+0x2c>
 801501a:	ab03      	add	r3, sp, #12
 801501c:	9300      	str	r3, [sp, #0]
 801501e:	462a      	mov	r2, r5
 8015020:	4b05      	ldr	r3, [pc, #20]	@ (8015038 <_svfiprintf_r+0x1f0>)
 8015022:	a904      	add	r1, sp, #16
 8015024:	4638      	mov	r0, r7
 8015026:	f7fe f885 	bl	8013134 <_printf_i>
 801502a:	e7ed      	b.n	8015008 <_svfiprintf_r+0x1c0>
 801502c:	0801c9e8 	.word	0x0801c9e8
 8015030:	0801c9f2 	.word	0x0801c9f2
 8015034:	08012c05 	.word	0x08012c05
 8015038:	08014d91 	.word	0x08014d91
 801503c:	0801c9ee 	.word	0x0801c9ee

08015040 <__sfputc_r>:
 8015040:	6893      	ldr	r3, [r2, #8]
 8015042:	3b01      	subs	r3, #1
 8015044:	2b00      	cmp	r3, #0
 8015046:	b410      	push	{r4}
 8015048:	6093      	str	r3, [r2, #8]
 801504a:	da08      	bge.n	801505e <__sfputc_r+0x1e>
 801504c:	6994      	ldr	r4, [r2, #24]
 801504e:	42a3      	cmp	r3, r4
 8015050:	db01      	blt.n	8015056 <__sfputc_r+0x16>
 8015052:	290a      	cmp	r1, #10
 8015054:	d103      	bne.n	801505e <__sfputc_r+0x1e>
 8015056:	f85d 4b04 	ldr.w	r4, [sp], #4
 801505a:	f7fe bb28 	b.w	80136ae <__swbuf_r>
 801505e:	6813      	ldr	r3, [r2, #0]
 8015060:	1c58      	adds	r0, r3, #1
 8015062:	6010      	str	r0, [r2, #0]
 8015064:	7019      	strb	r1, [r3, #0]
 8015066:	4608      	mov	r0, r1
 8015068:	f85d 4b04 	ldr.w	r4, [sp], #4
 801506c:	4770      	bx	lr

0801506e <__sfputs_r>:
 801506e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015070:	4606      	mov	r6, r0
 8015072:	460f      	mov	r7, r1
 8015074:	4614      	mov	r4, r2
 8015076:	18d5      	adds	r5, r2, r3
 8015078:	42ac      	cmp	r4, r5
 801507a:	d101      	bne.n	8015080 <__sfputs_r+0x12>
 801507c:	2000      	movs	r0, #0
 801507e:	e007      	b.n	8015090 <__sfputs_r+0x22>
 8015080:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015084:	463a      	mov	r2, r7
 8015086:	4630      	mov	r0, r6
 8015088:	f7ff ffda 	bl	8015040 <__sfputc_r>
 801508c:	1c43      	adds	r3, r0, #1
 801508e:	d1f3      	bne.n	8015078 <__sfputs_r+0xa>
 8015090:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08015094 <_vfiprintf_r>:
 8015094:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015098:	460d      	mov	r5, r1
 801509a:	b09d      	sub	sp, #116	@ 0x74
 801509c:	4614      	mov	r4, r2
 801509e:	4698      	mov	r8, r3
 80150a0:	4606      	mov	r6, r0
 80150a2:	b118      	cbz	r0, 80150ac <_vfiprintf_r+0x18>
 80150a4:	6a03      	ldr	r3, [r0, #32]
 80150a6:	b90b      	cbnz	r3, 80150ac <_vfiprintf_r+0x18>
 80150a8:	f7fe f9f0 	bl	801348c <__sinit>
 80150ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80150ae:	07d9      	lsls	r1, r3, #31
 80150b0:	d405      	bmi.n	80150be <_vfiprintf_r+0x2a>
 80150b2:	89ab      	ldrh	r3, [r5, #12]
 80150b4:	059a      	lsls	r2, r3, #22
 80150b6:	d402      	bmi.n	80150be <_vfiprintf_r+0x2a>
 80150b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80150ba:	f7fe fc40 	bl	801393e <__retarget_lock_acquire_recursive>
 80150be:	89ab      	ldrh	r3, [r5, #12]
 80150c0:	071b      	lsls	r3, r3, #28
 80150c2:	d501      	bpl.n	80150c8 <_vfiprintf_r+0x34>
 80150c4:	692b      	ldr	r3, [r5, #16]
 80150c6:	b99b      	cbnz	r3, 80150f0 <_vfiprintf_r+0x5c>
 80150c8:	4629      	mov	r1, r5
 80150ca:	4630      	mov	r0, r6
 80150cc:	f7fe fb2e 	bl	801372c <__swsetup_r>
 80150d0:	b170      	cbz	r0, 80150f0 <_vfiprintf_r+0x5c>
 80150d2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80150d4:	07dc      	lsls	r4, r3, #31
 80150d6:	d504      	bpl.n	80150e2 <_vfiprintf_r+0x4e>
 80150d8:	f04f 30ff 	mov.w	r0, #4294967295
 80150dc:	b01d      	add	sp, #116	@ 0x74
 80150de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80150e2:	89ab      	ldrh	r3, [r5, #12]
 80150e4:	0598      	lsls	r0, r3, #22
 80150e6:	d4f7      	bmi.n	80150d8 <_vfiprintf_r+0x44>
 80150e8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80150ea:	f7fe fc29 	bl	8013940 <__retarget_lock_release_recursive>
 80150ee:	e7f3      	b.n	80150d8 <_vfiprintf_r+0x44>
 80150f0:	2300      	movs	r3, #0
 80150f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80150f4:	2320      	movs	r3, #32
 80150f6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80150fa:	f8cd 800c 	str.w	r8, [sp, #12]
 80150fe:	2330      	movs	r3, #48	@ 0x30
 8015100:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80152b0 <_vfiprintf_r+0x21c>
 8015104:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015108:	f04f 0901 	mov.w	r9, #1
 801510c:	4623      	mov	r3, r4
 801510e:	469a      	mov	sl, r3
 8015110:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015114:	b10a      	cbz	r2, 801511a <_vfiprintf_r+0x86>
 8015116:	2a25      	cmp	r2, #37	@ 0x25
 8015118:	d1f9      	bne.n	801510e <_vfiprintf_r+0x7a>
 801511a:	ebba 0b04 	subs.w	fp, sl, r4
 801511e:	d00b      	beq.n	8015138 <_vfiprintf_r+0xa4>
 8015120:	465b      	mov	r3, fp
 8015122:	4622      	mov	r2, r4
 8015124:	4629      	mov	r1, r5
 8015126:	4630      	mov	r0, r6
 8015128:	f7ff ffa1 	bl	801506e <__sfputs_r>
 801512c:	3001      	adds	r0, #1
 801512e:	f000 80a7 	beq.w	8015280 <_vfiprintf_r+0x1ec>
 8015132:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015134:	445a      	add	r2, fp
 8015136:	9209      	str	r2, [sp, #36]	@ 0x24
 8015138:	f89a 3000 	ldrb.w	r3, [sl]
 801513c:	2b00      	cmp	r3, #0
 801513e:	f000 809f 	beq.w	8015280 <_vfiprintf_r+0x1ec>
 8015142:	2300      	movs	r3, #0
 8015144:	f04f 32ff 	mov.w	r2, #4294967295
 8015148:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801514c:	f10a 0a01 	add.w	sl, sl, #1
 8015150:	9304      	str	r3, [sp, #16]
 8015152:	9307      	str	r3, [sp, #28]
 8015154:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015158:	931a      	str	r3, [sp, #104]	@ 0x68
 801515a:	4654      	mov	r4, sl
 801515c:	2205      	movs	r2, #5
 801515e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015162:	4853      	ldr	r0, [pc, #332]	@ (80152b0 <_vfiprintf_r+0x21c>)
 8015164:	f7eb f80c 	bl	8000180 <memchr>
 8015168:	9a04      	ldr	r2, [sp, #16]
 801516a:	b9d8      	cbnz	r0, 80151a4 <_vfiprintf_r+0x110>
 801516c:	06d1      	lsls	r1, r2, #27
 801516e:	bf44      	itt	mi
 8015170:	2320      	movmi	r3, #32
 8015172:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015176:	0713      	lsls	r3, r2, #28
 8015178:	bf44      	itt	mi
 801517a:	232b      	movmi	r3, #43	@ 0x2b
 801517c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015180:	f89a 3000 	ldrb.w	r3, [sl]
 8015184:	2b2a      	cmp	r3, #42	@ 0x2a
 8015186:	d015      	beq.n	80151b4 <_vfiprintf_r+0x120>
 8015188:	9a07      	ldr	r2, [sp, #28]
 801518a:	4654      	mov	r4, sl
 801518c:	2000      	movs	r0, #0
 801518e:	f04f 0c0a 	mov.w	ip, #10
 8015192:	4621      	mov	r1, r4
 8015194:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015198:	3b30      	subs	r3, #48	@ 0x30
 801519a:	2b09      	cmp	r3, #9
 801519c:	d94b      	bls.n	8015236 <_vfiprintf_r+0x1a2>
 801519e:	b1b0      	cbz	r0, 80151ce <_vfiprintf_r+0x13a>
 80151a0:	9207      	str	r2, [sp, #28]
 80151a2:	e014      	b.n	80151ce <_vfiprintf_r+0x13a>
 80151a4:	eba0 0308 	sub.w	r3, r0, r8
 80151a8:	fa09 f303 	lsl.w	r3, r9, r3
 80151ac:	4313      	orrs	r3, r2
 80151ae:	9304      	str	r3, [sp, #16]
 80151b0:	46a2      	mov	sl, r4
 80151b2:	e7d2      	b.n	801515a <_vfiprintf_r+0xc6>
 80151b4:	9b03      	ldr	r3, [sp, #12]
 80151b6:	1d19      	adds	r1, r3, #4
 80151b8:	681b      	ldr	r3, [r3, #0]
 80151ba:	9103      	str	r1, [sp, #12]
 80151bc:	2b00      	cmp	r3, #0
 80151be:	bfbb      	ittet	lt
 80151c0:	425b      	neglt	r3, r3
 80151c2:	f042 0202 	orrlt.w	r2, r2, #2
 80151c6:	9307      	strge	r3, [sp, #28]
 80151c8:	9307      	strlt	r3, [sp, #28]
 80151ca:	bfb8      	it	lt
 80151cc:	9204      	strlt	r2, [sp, #16]
 80151ce:	7823      	ldrb	r3, [r4, #0]
 80151d0:	2b2e      	cmp	r3, #46	@ 0x2e
 80151d2:	d10a      	bne.n	80151ea <_vfiprintf_r+0x156>
 80151d4:	7863      	ldrb	r3, [r4, #1]
 80151d6:	2b2a      	cmp	r3, #42	@ 0x2a
 80151d8:	d132      	bne.n	8015240 <_vfiprintf_r+0x1ac>
 80151da:	9b03      	ldr	r3, [sp, #12]
 80151dc:	1d1a      	adds	r2, r3, #4
 80151de:	681b      	ldr	r3, [r3, #0]
 80151e0:	9203      	str	r2, [sp, #12]
 80151e2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80151e6:	3402      	adds	r4, #2
 80151e8:	9305      	str	r3, [sp, #20]
 80151ea:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80152c0 <_vfiprintf_r+0x22c>
 80151ee:	7821      	ldrb	r1, [r4, #0]
 80151f0:	2203      	movs	r2, #3
 80151f2:	4650      	mov	r0, sl
 80151f4:	f7ea ffc4 	bl	8000180 <memchr>
 80151f8:	b138      	cbz	r0, 801520a <_vfiprintf_r+0x176>
 80151fa:	9b04      	ldr	r3, [sp, #16]
 80151fc:	eba0 000a 	sub.w	r0, r0, sl
 8015200:	2240      	movs	r2, #64	@ 0x40
 8015202:	4082      	lsls	r2, r0
 8015204:	4313      	orrs	r3, r2
 8015206:	3401      	adds	r4, #1
 8015208:	9304      	str	r3, [sp, #16]
 801520a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801520e:	4829      	ldr	r0, [pc, #164]	@ (80152b4 <_vfiprintf_r+0x220>)
 8015210:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015214:	2206      	movs	r2, #6
 8015216:	f7ea ffb3 	bl	8000180 <memchr>
 801521a:	2800      	cmp	r0, #0
 801521c:	d03f      	beq.n	801529e <_vfiprintf_r+0x20a>
 801521e:	4b26      	ldr	r3, [pc, #152]	@ (80152b8 <_vfiprintf_r+0x224>)
 8015220:	bb1b      	cbnz	r3, 801526a <_vfiprintf_r+0x1d6>
 8015222:	9b03      	ldr	r3, [sp, #12]
 8015224:	3307      	adds	r3, #7
 8015226:	f023 0307 	bic.w	r3, r3, #7
 801522a:	3308      	adds	r3, #8
 801522c:	9303      	str	r3, [sp, #12]
 801522e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015230:	443b      	add	r3, r7
 8015232:	9309      	str	r3, [sp, #36]	@ 0x24
 8015234:	e76a      	b.n	801510c <_vfiprintf_r+0x78>
 8015236:	fb0c 3202 	mla	r2, ip, r2, r3
 801523a:	460c      	mov	r4, r1
 801523c:	2001      	movs	r0, #1
 801523e:	e7a8      	b.n	8015192 <_vfiprintf_r+0xfe>
 8015240:	2300      	movs	r3, #0
 8015242:	3401      	adds	r4, #1
 8015244:	9305      	str	r3, [sp, #20]
 8015246:	4619      	mov	r1, r3
 8015248:	f04f 0c0a 	mov.w	ip, #10
 801524c:	4620      	mov	r0, r4
 801524e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015252:	3a30      	subs	r2, #48	@ 0x30
 8015254:	2a09      	cmp	r2, #9
 8015256:	d903      	bls.n	8015260 <_vfiprintf_r+0x1cc>
 8015258:	2b00      	cmp	r3, #0
 801525a:	d0c6      	beq.n	80151ea <_vfiprintf_r+0x156>
 801525c:	9105      	str	r1, [sp, #20]
 801525e:	e7c4      	b.n	80151ea <_vfiprintf_r+0x156>
 8015260:	fb0c 2101 	mla	r1, ip, r1, r2
 8015264:	4604      	mov	r4, r0
 8015266:	2301      	movs	r3, #1
 8015268:	e7f0      	b.n	801524c <_vfiprintf_r+0x1b8>
 801526a:	ab03      	add	r3, sp, #12
 801526c:	9300      	str	r3, [sp, #0]
 801526e:	462a      	mov	r2, r5
 8015270:	4b12      	ldr	r3, [pc, #72]	@ (80152bc <_vfiprintf_r+0x228>)
 8015272:	a904      	add	r1, sp, #16
 8015274:	4630      	mov	r0, r6
 8015276:	f7fd fcc5 	bl	8012c04 <_printf_float>
 801527a:	4607      	mov	r7, r0
 801527c:	1c78      	adds	r0, r7, #1
 801527e:	d1d6      	bne.n	801522e <_vfiprintf_r+0x19a>
 8015280:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015282:	07d9      	lsls	r1, r3, #31
 8015284:	d405      	bmi.n	8015292 <_vfiprintf_r+0x1fe>
 8015286:	89ab      	ldrh	r3, [r5, #12]
 8015288:	059a      	lsls	r2, r3, #22
 801528a:	d402      	bmi.n	8015292 <_vfiprintf_r+0x1fe>
 801528c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801528e:	f7fe fb57 	bl	8013940 <__retarget_lock_release_recursive>
 8015292:	89ab      	ldrh	r3, [r5, #12]
 8015294:	065b      	lsls	r3, r3, #25
 8015296:	f53f af1f 	bmi.w	80150d8 <_vfiprintf_r+0x44>
 801529a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801529c:	e71e      	b.n	80150dc <_vfiprintf_r+0x48>
 801529e:	ab03      	add	r3, sp, #12
 80152a0:	9300      	str	r3, [sp, #0]
 80152a2:	462a      	mov	r2, r5
 80152a4:	4b05      	ldr	r3, [pc, #20]	@ (80152bc <_vfiprintf_r+0x228>)
 80152a6:	a904      	add	r1, sp, #16
 80152a8:	4630      	mov	r0, r6
 80152aa:	f7fd ff43 	bl	8013134 <_printf_i>
 80152ae:	e7e4      	b.n	801527a <_vfiprintf_r+0x1e6>
 80152b0:	0801c9e8 	.word	0x0801c9e8
 80152b4:	0801c9f2 	.word	0x0801c9f2
 80152b8:	08012c05 	.word	0x08012c05
 80152bc:	0801506f 	.word	0x0801506f
 80152c0:	0801c9ee 	.word	0x0801c9ee

080152c4 <__sflush_r>:
 80152c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80152c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80152cc:	0716      	lsls	r6, r2, #28
 80152ce:	4605      	mov	r5, r0
 80152d0:	460c      	mov	r4, r1
 80152d2:	d454      	bmi.n	801537e <__sflush_r+0xba>
 80152d4:	684b      	ldr	r3, [r1, #4]
 80152d6:	2b00      	cmp	r3, #0
 80152d8:	dc02      	bgt.n	80152e0 <__sflush_r+0x1c>
 80152da:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80152dc:	2b00      	cmp	r3, #0
 80152de:	dd48      	ble.n	8015372 <__sflush_r+0xae>
 80152e0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80152e2:	2e00      	cmp	r6, #0
 80152e4:	d045      	beq.n	8015372 <__sflush_r+0xae>
 80152e6:	2300      	movs	r3, #0
 80152e8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80152ec:	682f      	ldr	r7, [r5, #0]
 80152ee:	6a21      	ldr	r1, [r4, #32]
 80152f0:	602b      	str	r3, [r5, #0]
 80152f2:	d030      	beq.n	8015356 <__sflush_r+0x92>
 80152f4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80152f6:	89a3      	ldrh	r3, [r4, #12]
 80152f8:	0759      	lsls	r1, r3, #29
 80152fa:	d505      	bpl.n	8015308 <__sflush_r+0x44>
 80152fc:	6863      	ldr	r3, [r4, #4]
 80152fe:	1ad2      	subs	r2, r2, r3
 8015300:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8015302:	b10b      	cbz	r3, 8015308 <__sflush_r+0x44>
 8015304:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8015306:	1ad2      	subs	r2, r2, r3
 8015308:	2300      	movs	r3, #0
 801530a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801530c:	6a21      	ldr	r1, [r4, #32]
 801530e:	4628      	mov	r0, r5
 8015310:	47b0      	blx	r6
 8015312:	1c43      	adds	r3, r0, #1
 8015314:	89a3      	ldrh	r3, [r4, #12]
 8015316:	d106      	bne.n	8015326 <__sflush_r+0x62>
 8015318:	6829      	ldr	r1, [r5, #0]
 801531a:	291d      	cmp	r1, #29
 801531c:	d82b      	bhi.n	8015376 <__sflush_r+0xb2>
 801531e:	4a2a      	ldr	r2, [pc, #168]	@ (80153c8 <__sflush_r+0x104>)
 8015320:	410a      	asrs	r2, r1
 8015322:	07d6      	lsls	r6, r2, #31
 8015324:	d427      	bmi.n	8015376 <__sflush_r+0xb2>
 8015326:	2200      	movs	r2, #0
 8015328:	6062      	str	r2, [r4, #4]
 801532a:	04d9      	lsls	r1, r3, #19
 801532c:	6922      	ldr	r2, [r4, #16]
 801532e:	6022      	str	r2, [r4, #0]
 8015330:	d504      	bpl.n	801533c <__sflush_r+0x78>
 8015332:	1c42      	adds	r2, r0, #1
 8015334:	d101      	bne.n	801533a <__sflush_r+0x76>
 8015336:	682b      	ldr	r3, [r5, #0]
 8015338:	b903      	cbnz	r3, 801533c <__sflush_r+0x78>
 801533a:	6560      	str	r0, [r4, #84]	@ 0x54
 801533c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801533e:	602f      	str	r7, [r5, #0]
 8015340:	b1b9      	cbz	r1, 8015372 <__sflush_r+0xae>
 8015342:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015346:	4299      	cmp	r1, r3
 8015348:	d002      	beq.n	8015350 <__sflush_r+0x8c>
 801534a:	4628      	mov	r0, r5
 801534c:	f7ff f954 	bl	80145f8 <_free_r>
 8015350:	2300      	movs	r3, #0
 8015352:	6363      	str	r3, [r4, #52]	@ 0x34
 8015354:	e00d      	b.n	8015372 <__sflush_r+0xae>
 8015356:	2301      	movs	r3, #1
 8015358:	4628      	mov	r0, r5
 801535a:	47b0      	blx	r6
 801535c:	4602      	mov	r2, r0
 801535e:	1c50      	adds	r0, r2, #1
 8015360:	d1c9      	bne.n	80152f6 <__sflush_r+0x32>
 8015362:	682b      	ldr	r3, [r5, #0]
 8015364:	2b00      	cmp	r3, #0
 8015366:	d0c6      	beq.n	80152f6 <__sflush_r+0x32>
 8015368:	2b1d      	cmp	r3, #29
 801536a:	d001      	beq.n	8015370 <__sflush_r+0xac>
 801536c:	2b16      	cmp	r3, #22
 801536e:	d11e      	bne.n	80153ae <__sflush_r+0xea>
 8015370:	602f      	str	r7, [r5, #0]
 8015372:	2000      	movs	r0, #0
 8015374:	e022      	b.n	80153bc <__sflush_r+0xf8>
 8015376:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801537a:	b21b      	sxth	r3, r3
 801537c:	e01b      	b.n	80153b6 <__sflush_r+0xf2>
 801537e:	690f      	ldr	r7, [r1, #16]
 8015380:	2f00      	cmp	r7, #0
 8015382:	d0f6      	beq.n	8015372 <__sflush_r+0xae>
 8015384:	0793      	lsls	r3, r2, #30
 8015386:	680e      	ldr	r6, [r1, #0]
 8015388:	bf08      	it	eq
 801538a:	694b      	ldreq	r3, [r1, #20]
 801538c:	600f      	str	r7, [r1, #0]
 801538e:	bf18      	it	ne
 8015390:	2300      	movne	r3, #0
 8015392:	eba6 0807 	sub.w	r8, r6, r7
 8015396:	608b      	str	r3, [r1, #8]
 8015398:	f1b8 0f00 	cmp.w	r8, #0
 801539c:	dde9      	ble.n	8015372 <__sflush_r+0xae>
 801539e:	6a21      	ldr	r1, [r4, #32]
 80153a0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80153a2:	4643      	mov	r3, r8
 80153a4:	463a      	mov	r2, r7
 80153a6:	4628      	mov	r0, r5
 80153a8:	47b0      	blx	r6
 80153aa:	2800      	cmp	r0, #0
 80153ac:	dc08      	bgt.n	80153c0 <__sflush_r+0xfc>
 80153ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80153b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80153b6:	81a3      	strh	r3, [r4, #12]
 80153b8:	f04f 30ff 	mov.w	r0, #4294967295
 80153bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80153c0:	4407      	add	r7, r0
 80153c2:	eba8 0800 	sub.w	r8, r8, r0
 80153c6:	e7e7      	b.n	8015398 <__sflush_r+0xd4>
 80153c8:	dfbffffe 	.word	0xdfbffffe

080153cc <_fflush_r>:
 80153cc:	b538      	push	{r3, r4, r5, lr}
 80153ce:	690b      	ldr	r3, [r1, #16]
 80153d0:	4605      	mov	r5, r0
 80153d2:	460c      	mov	r4, r1
 80153d4:	b913      	cbnz	r3, 80153dc <_fflush_r+0x10>
 80153d6:	2500      	movs	r5, #0
 80153d8:	4628      	mov	r0, r5
 80153da:	bd38      	pop	{r3, r4, r5, pc}
 80153dc:	b118      	cbz	r0, 80153e6 <_fflush_r+0x1a>
 80153de:	6a03      	ldr	r3, [r0, #32]
 80153e0:	b90b      	cbnz	r3, 80153e6 <_fflush_r+0x1a>
 80153e2:	f7fe f853 	bl	801348c <__sinit>
 80153e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80153ea:	2b00      	cmp	r3, #0
 80153ec:	d0f3      	beq.n	80153d6 <_fflush_r+0xa>
 80153ee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80153f0:	07d0      	lsls	r0, r2, #31
 80153f2:	d404      	bmi.n	80153fe <_fflush_r+0x32>
 80153f4:	0599      	lsls	r1, r3, #22
 80153f6:	d402      	bmi.n	80153fe <_fflush_r+0x32>
 80153f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80153fa:	f7fe faa0 	bl	801393e <__retarget_lock_acquire_recursive>
 80153fe:	4628      	mov	r0, r5
 8015400:	4621      	mov	r1, r4
 8015402:	f7ff ff5f 	bl	80152c4 <__sflush_r>
 8015406:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015408:	07da      	lsls	r2, r3, #31
 801540a:	4605      	mov	r5, r0
 801540c:	d4e4      	bmi.n	80153d8 <_fflush_r+0xc>
 801540e:	89a3      	ldrh	r3, [r4, #12]
 8015410:	059b      	lsls	r3, r3, #22
 8015412:	d4e1      	bmi.n	80153d8 <_fflush_r+0xc>
 8015414:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015416:	f7fe fa93 	bl	8013940 <__retarget_lock_release_recursive>
 801541a:	e7dd      	b.n	80153d8 <_fflush_r+0xc>

0801541c <__swhatbuf_r>:
 801541c:	b570      	push	{r4, r5, r6, lr}
 801541e:	460c      	mov	r4, r1
 8015420:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015424:	2900      	cmp	r1, #0
 8015426:	b096      	sub	sp, #88	@ 0x58
 8015428:	4615      	mov	r5, r2
 801542a:	461e      	mov	r6, r3
 801542c:	da0d      	bge.n	801544a <__swhatbuf_r+0x2e>
 801542e:	89a3      	ldrh	r3, [r4, #12]
 8015430:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015434:	f04f 0100 	mov.w	r1, #0
 8015438:	bf14      	ite	ne
 801543a:	2340      	movne	r3, #64	@ 0x40
 801543c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015440:	2000      	movs	r0, #0
 8015442:	6031      	str	r1, [r6, #0]
 8015444:	602b      	str	r3, [r5, #0]
 8015446:	b016      	add	sp, #88	@ 0x58
 8015448:	bd70      	pop	{r4, r5, r6, pc}
 801544a:	466a      	mov	r2, sp
 801544c:	f000 f8a4 	bl	8015598 <_fstat_r>
 8015450:	2800      	cmp	r0, #0
 8015452:	dbec      	blt.n	801542e <__swhatbuf_r+0x12>
 8015454:	9901      	ldr	r1, [sp, #4]
 8015456:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801545a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801545e:	4259      	negs	r1, r3
 8015460:	4159      	adcs	r1, r3
 8015462:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015466:	e7eb      	b.n	8015440 <__swhatbuf_r+0x24>

08015468 <__smakebuf_r>:
 8015468:	898b      	ldrh	r3, [r1, #12]
 801546a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801546c:	079d      	lsls	r5, r3, #30
 801546e:	4606      	mov	r6, r0
 8015470:	460c      	mov	r4, r1
 8015472:	d507      	bpl.n	8015484 <__smakebuf_r+0x1c>
 8015474:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8015478:	6023      	str	r3, [r4, #0]
 801547a:	6123      	str	r3, [r4, #16]
 801547c:	2301      	movs	r3, #1
 801547e:	6163      	str	r3, [r4, #20]
 8015480:	b003      	add	sp, #12
 8015482:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015484:	ab01      	add	r3, sp, #4
 8015486:	466a      	mov	r2, sp
 8015488:	f7ff ffc8 	bl	801541c <__swhatbuf_r>
 801548c:	9f00      	ldr	r7, [sp, #0]
 801548e:	4605      	mov	r5, r0
 8015490:	4639      	mov	r1, r7
 8015492:	4630      	mov	r0, r6
 8015494:	f7fd fa8a 	bl	80129ac <_malloc_r>
 8015498:	b948      	cbnz	r0, 80154ae <__smakebuf_r+0x46>
 801549a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801549e:	059a      	lsls	r2, r3, #22
 80154a0:	d4ee      	bmi.n	8015480 <__smakebuf_r+0x18>
 80154a2:	f023 0303 	bic.w	r3, r3, #3
 80154a6:	f043 0302 	orr.w	r3, r3, #2
 80154aa:	81a3      	strh	r3, [r4, #12]
 80154ac:	e7e2      	b.n	8015474 <__smakebuf_r+0xc>
 80154ae:	89a3      	ldrh	r3, [r4, #12]
 80154b0:	6020      	str	r0, [r4, #0]
 80154b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80154b6:	81a3      	strh	r3, [r4, #12]
 80154b8:	9b01      	ldr	r3, [sp, #4]
 80154ba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80154be:	b15b      	cbz	r3, 80154d8 <__smakebuf_r+0x70>
 80154c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80154c4:	4630      	mov	r0, r6
 80154c6:	f000 f879 	bl	80155bc <_isatty_r>
 80154ca:	b128      	cbz	r0, 80154d8 <__smakebuf_r+0x70>
 80154cc:	89a3      	ldrh	r3, [r4, #12]
 80154ce:	f023 0303 	bic.w	r3, r3, #3
 80154d2:	f043 0301 	orr.w	r3, r3, #1
 80154d6:	81a3      	strh	r3, [r4, #12]
 80154d8:	89a3      	ldrh	r3, [r4, #12]
 80154da:	431d      	orrs	r5, r3
 80154dc:	81a5      	strh	r5, [r4, #12]
 80154de:	e7cf      	b.n	8015480 <__smakebuf_r+0x18>

080154e0 <_putc_r>:
 80154e0:	b570      	push	{r4, r5, r6, lr}
 80154e2:	460d      	mov	r5, r1
 80154e4:	4614      	mov	r4, r2
 80154e6:	4606      	mov	r6, r0
 80154e8:	b118      	cbz	r0, 80154f2 <_putc_r+0x12>
 80154ea:	6a03      	ldr	r3, [r0, #32]
 80154ec:	b90b      	cbnz	r3, 80154f2 <_putc_r+0x12>
 80154ee:	f7fd ffcd 	bl	801348c <__sinit>
 80154f2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80154f4:	07d8      	lsls	r0, r3, #31
 80154f6:	d405      	bmi.n	8015504 <_putc_r+0x24>
 80154f8:	89a3      	ldrh	r3, [r4, #12]
 80154fa:	0599      	lsls	r1, r3, #22
 80154fc:	d402      	bmi.n	8015504 <_putc_r+0x24>
 80154fe:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015500:	f7fe fa1d 	bl	801393e <__retarget_lock_acquire_recursive>
 8015504:	68a3      	ldr	r3, [r4, #8]
 8015506:	3b01      	subs	r3, #1
 8015508:	2b00      	cmp	r3, #0
 801550a:	60a3      	str	r3, [r4, #8]
 801550c:	da05      	bge.n	801551a <_putc_r+0x3a>
 801550e:	69a2      	ldr	r2, [r4, #24]
 8015510:	4293      	cmp	r3, r2
 8015512:	db12      	blt.n	801553a <_putc_r+0x5a>
 8015514:	b2eb      	uxtb	r3, r5
 8015516:	2b0a      	cmp	r3, #10
 8015518:	d00f      	beq.n	801553a <_putc_r+0x5a>
 801551a:	6823      	ldr	r3, [r4, #0]
 801551c:	1c5a      	adds	r2, r3, #1
 801551e:	6022      	str	r2, [r4, #0]
 8015520:	701d      	strb	r5, [r3, #0]
 8015522:	b2ed      	uxtb	r5, r5
 8015524:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015526:	07da      	lsls	r2, r3, #31
 8015528:	d405      	bmi.n	8015536 <_putc_r+0x56>
 801552a:	89a3      	ldrh	r3, [r4, #12]
 801552c:	059b      	lsls	r3, r3, #22
 801552e:	d402      	bmi.n	8015536 <_putc_r+0x56>
 8015530:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015532:	f7fe fa05 	bl	8013940 <__retarget_lock_release_recursive>
 8015536:	4628      	mov	r0, r5
 8015538:	bd70      	pop	{r4, r5, r6, pc}
 801553a:	4629      	mov	r1, r5
 801553c:	4622      	mov	r2, r4
 801553e:	4630      	mov	r0, r6
 8015540:	f7fe f8b5 	bl	80136ae <__swbuf_r>
 8015544:	4605      	mov	r5, r0
 8015546:	e7ed      	b.n	8015524 <_putc_r+0x44>

08015548 <memmove>:
 8015548:	4288      	cmp	r0, r1
 801554a:	b510      	push	{r4, lr}
 801554c:	eb01 0402 	add.w	r4, r1, r2
 8015550:	d902      	bls.n	8015558 <memmove+0x10>
 8015552:	4284      	cmp	r4, r0
 8015554:	4623      	mov	r3, r4
 8015556:	d807      	bhi.n	8015568 <memmove+0x20>
 8015558:	1e43      	subs	r3, r0, #1
 801555a:	42a1      	cmp	r1, r4
 801555c:	d008      	beq.n	8015570 <memmove+0x28>
 801555e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015562:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015566:	e7f8      	b.n	801555a <memmove+0x12>
 8015568:	4402      	add	r2, r0
 801556a:	4601      	mov	r1, r0
 801556c:	428a      	cmp	r2, r1
 801556e:	d100      	bne.n	8015572 <memmove+0x2a>
 8015570:	bd10      	pop	{r4, pc}
 8015572:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015576:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801557a:	e7f7      	b.n	801556c <memmove+0x24>

0801557c <strchr>:
 801557c:	b2c9      	uxtb	r1, r1
 801557e:	4603      	mov	r3, r0
 8015580:	4618      	mov	r0, r3
 8015582:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015586:	b112      	cbz	r2, 801558e <strchr+0x12>
 8015588:	428a      	cmp	r2, r1
 801558a:	d1f9      	bne.n	8015580 <strchr+0x4>
 801558c:	4770      	bx	lr
 801558e:	2900      	cmp	r1, #0
 8015590:	bf18      	it	ne
 8015592:	2000      	movne	r0, #0
 8015594:	4770      	bx	lr
	...

08015598 <_fstat_r>:
 8015598:	b538      	push	{r3, r4, r5, lr}
 801559a:	4d07      	ldr	r5, [pc, #28]	@ (80155b8 <_fstat_r+0x20>)
 801559c:	2300      	movs	r3, #0
 801559e:	4604      	mov	r4, r0
 80155a0:	4608      	mov	r0, r1
 80155a2:	4611      	mov	r1, r2
 80155a4:	602b      	str	r3, [r5, #0]
 80155a6:	f7ee f843 	bl	8003630 <_fstat>
 80155aa:	1c43      	adds	r3, r0, #1
 80155ac:	d102      	bne.n	80155b4 <_fstat_r+0x1c>
 80155ae:	682b      	ldr	r3, [r5, #0]
 80155b0:	b103      	cbz	r3, 80155b4 <_fstat_r+0x1c>
 80155b2:	6023      	str	r3, [r4, #0]
 80155b4:	bd38      	pop	{r3, r4, r5, pc}
 80155b6:	bf00      	nop
 80155b8:	20002848 	.word	0x20002848

080155bc <_isatty_r>:
 80155bc:	b538      	push	{r3, r4, r5, lr}
 80155be:	4d06      	ldr	r5, [pc, #24]	@ (80155d8 <_isatty_r+0x1c>)
 80155c0:	2300      	movs	r3, #0
 80155c2:	4604      	mov	r4, r0
 80155c4:	4608      	mov	r0, r1
 80155c6:	602b      	str	r3, [r5, #0]
 80155c8:	f7ee f842 	bl	8003650 <_isatty>
 80155cc:	1c43      	adds	r3, r0, #1
 80155ce:	d102      	bne.n	80155d6 <_isatty_r+0x1a>
 80155d0:	682b      	ldr	r3, [r5, #0]
 80155d2:	b103      	cbz	r3, 80155d6 <_isatty_r+0x1a>
 80155d4:	6023      	str	r3, [r4, #0]
 80155d6:	bd38      	pop	{r3, r4, r5, pc}
 80155d8:	20002848 	.word	0x20002848

080155dc <__assert_func>:
 80155dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80155de:	4614      	mov	r4, r2
 80155e0:	461a      	mov	r2, r3
 80155e2:	4b09      	ldr	r3, [pc, #36]	@ (8015608 <__assert_func+0x2c>)
 80155e4:	681b      	ldr	r3, [r3, #0]
 80155e6:	4605      	mov	r5, r0
 80155e8:	68d8      	ldr	r0, [r3, #12]
 80155ea:	b954      	cbnz	r4, 8015602 <__assert_func+0x26>
 80155ec:	4b07      	ldr	r3, [pc, #28]	@ (801560c <__assert_func+0x30>)
 80155ee:	461c      	mov	r4, r3
 80155f0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80155f4:	9100      	str	r1, [sp, #0]
 80155f6:	462b      	mov	r3, r5
 80155f8:	4905      	ldr	r1, [pc, #20]	@ (8015610 <__assert_func+0x34>)
 80155fa:	f000 f86f 	bl	80156dc <fiprintf>
 80155fe:	f000 f87f 	bl	8015700 <abort>
 8015602:	4b04      	ldr	r3, [pc, #16]	@ (8015614 <__assert_func+0x38>)
 8015604:	e7f4      	b.n	80155f0 <__assert_func+0x14>
 8015606:	bf00      	nop
 8015608:	20000430 	.word	0x20000430
 801560c:	0801ca3e 	.word	0x0801ca3e
 8015610:	0801ca10 	.word	0x0801ca10
 8015614:	0801ca03 	.word	0x0801ca03

08015618 <_calloc_r>:
 8015618:	b570      	push	{r4, r5, r6, lr}
 801561a:	fba1 5402 	umull	r5, r4, r1, r2
 801561e:	b93c      	cbnz	r4, 8015630 <_calloc_r+0x18>
 8015620:	4629      	mov	r1, r5
 8015622:	f7fd f9c3 	bl	80129ac <_malloc_r>
 8015626:	4606      	mov	r6, r0
 8015628:	b928      	cbnz	r0, 8015636 <_calloc_r+0x1e>
 801562a:	2600      	movs	r6, #0
 801562c:	4630      	mov	r0, r6
 801562e:	bd70      	pop	{r4, r5, r6, pc}
 8015630:	220c      	movs	r2, #12
 8015632:	6002      	str	r2, [r0, #0]
 8015634:	e7f9      	b.n	801562a <_calloc_r+0x12>
 8015636:	462a      	mov	r2, r5
 8015638:	4621      	mov	r1, r4
 801563a:	f7fe f8dd 	bl	80137f8 <memset>
 801563e:	e7f5      	b.n	801562c <_calloc_r+0x14>

08015640 <__ascii_mbtowc>:
 8015640:	b082      	sub	sp, #8
 8015642:	b901      	cbnz	r1, 8015646 <__ascii_mbtowc+0x6>
 8015644:	a901      	add	r1, sp, #4
 8015646:	b142      	cbz	r2, 801565a <__ascii_mbtowc+0x1a>
 8015648:	b14b      	cbz	r3, 801565e <__ascii_mbtowc+0x1e>
 801564a:	7813      	ldrb	r3, [r2, #0]
 801564c:	600b      	str	r3, [r1, #0]
 801564e:	7812      	ldrb	r2, [r2, #0]
 8015650:	1e10      	subs	r0, r2, #0
 8015652:	bf18      	it	ne
 8015654:	2001      	movne	r0, #1
 8015656:	b002      	add	sp, #8
 8015658:	4770      	bx	lr
 801565a:	4610      	mov	r0, r2
 801565c:	e7fb      	b.n	8015656 <__ascii_mbtowc+0x16>
 801565e:	f06f 0001 	mvn.w	r0, #1
 8015662:	e7f8      	b.n	8015656 <__ascii_mbtowc+0x16>

08015664 <_realloc_r>:
 8015664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015668:	4680      	mov	r8, r0
 801566a:	4615      	mov	r5, r2
 801566c:	460c      	mov	r4, r1
 801566e:	b921      	cbnz	r1, 801567a <_realloc_r+0x16>
 8015670:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015674:	4611      	mov	r1, r2
 8015676:	f7fd b999 	b.w	80129ac <_malloc_r>
 801567a:	b92a      	cbnz	r2, 8015688 <_realloc_r+0x24>
 801567c:	f7fe ffbc 	bl	80145f8 <_free_r>
 8015680:	2400      	movs	r4, #0
 8015682:	4620      	mov	r0, r4
 8015684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015688:	f000 f841 	bl	801570e <_malloc_usable_size_r>
 801568c:	4285      	cmp	r5, r0
 801568e:	4606      	mov	r6, r0
 8015690:	d802      	bhi.n	8015698 <_realloc_r+0x34>
 8015692:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8015696:	d8f4      	bhi.n	8015682 <_realloc_r+0x1e>
 8015698:	4629      	mov	r1, r5
 801569a:	4640      	mov	r0, r8
 801569c:	f7fd f986 	bl	80129ac <_malloc_r>
 80156a0:	4607      	mov	r7, r0
 80156a2:	2800      	cmp	r0, #0
 80156a4:	d0ec      	beq.n	8015680 <_realloc_r+0x1c>
 80156a6:	42b5      	cmp	r5, r6
 80156a8:	462a      	mov	r2, r5
 80156aa:	4621      	mov	r1, r4
 80156ac:	bf28      	it	cs
 80156ae:	4632      	movcs	r2, r6
 80156b0:	f7fe f947 	bl	8013942 <memcpy>
 80156b4:	4621      	mov	r1, r4
 80156b6:	4640      	mov	r0, r8
 80156b8:	f7fe ff9e 	bl	80145f8 <_free_r>
 80156bc:	463c      	mov	r4, r7
 80156be:	e7e0      	b.n	8015682 <_realloc_r+0x1e>

080156c0 <__ascii_wctomb>:
 80156c0:	4603      	mov	r3, r0
 80156c2:	4608      	mov	r0, r1
 80156c4:	b141      	cbz	r1, 80156d8 <__ascii_wctomb+0x18>
 80156c6:	2aff      	cmp	r2, #255	@ 0xff
 80156c8:	d904      	bls.n	80156d4 <__ascii_wctomb+0x14>
 80156ca:	228a      	movs	r2, #138	@ 0x8a
 80156cc:	601a      	str	r2, [r3, #0]
 80156ce:	f04f 30ff 	mov.w	r0, #4294967295
 80156d2:	4770      	bx	lr
 80156d4:	700a      	strb	r2, [r1, #0]
 80156d6:	2001      	movs	r0, #1
 80156d8:	4770      	bx	lr
	...

080156dc <fiprintf>:
 80156dc:	b40e      	push	{r1, r2, r3}
 80156de:	b503      	push	{r0, r1, lr}
 80156e0:	4601      	mov	r1, r0
 80156e2:	ab03      	add	r3, sp, #12
 80156e4:	4805      	ldr	r0, [pc, #20]	@ (80156fc <fiprintf+0x20>)
 80156e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80156ea:	6800      	ldr	r0, [r0, #0]
 80156ec:	9301      	str	r3, [sp, #4]
 80156ee:	f7ff fcd1 	bl	8015094 <_vfiprintf_r>
 80156f2:	b002      	add	sp, #8
 80156f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80156f8:	b003      	add	sp, #12
 80156fa:	4770      	bx	lr
 80156fc:	20000430 	.word	0x20000430

08015700 <abort>:
 8015700:	b508      	push	{r3, lr}
 8015702:	2006      	movs	r0, #6
 8015704:	f000 f834 	bl	8015770 <raise>
 8015708:	2001      	movs	r0, #1
 801570a:	f7ed ff5d 	bl	80035c8 <_exit>

0801570e <_malloc_usable_size_r>:
 801570e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015712:	1f18      	subs	r0, r3, #4
 8015714:	2b00      	cmp	r3, #0
 8015716:	bfbc      	itt	lt
 8015718:	580b      	ldrlt	r3, [r1, r0]
 801571a:	18c0      	addlt	r0, r0, r3
 801571c:	4770      	bx	lr

0801571e <_raise_r>:
 801571e:	291f      	cmp	r1, #31
 8015720:	b538      	push	{r3, r4, r5, lr}
 8015722:	4605      	mov	r5, r0
 8015724:	460c      	mov	r4, r1
 8015726:	d904      	bls.n	8015732 <_raise_r+0x14>
 8015728:	2316      	movs	r3, #22
 801572a:	6003      	str	r3, [r0, #0]
 801572c:	f04f 30ff 	mov.w	r0, #4294967295
 8015730:	bd38      	pop	{r3, r4, r5, pc}
 8015732:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015734:	b112      	cbz	r2, 801573c <_raise_r+0x1e>
 8015736:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801573a:	b94b      	cbnz	r3, 8015750 <_raise_r+0x32>
 801573c:	4628      	mov	r0, r5
 801573e:	f000 f831 	bl	80157a4 <_getpid_r>
 8015742:	4622      	mov	r2, r4
 8015744:	4601      	mov	r1, r0
 8015746:	4628      	mov	r0, r5
 8015748:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801574c:	f000 b818 	b.w	8015780 <_kill_r>
 8015750:	2b01      	cmp	r3, #1
 8015752:	d00a      	beq.n	801576a <_raise_r+0x4c>
 8015754:	1c59      	adds	r1, r3, #1
 8015756:	d103      	bne.n	8015760 <_raise_r+0x42>
 8015758:	2316      	movs	r3, #22
 801575a:	6003      	str	r3, [r0, #0]
 801575c:	2001      	movs	r0, #1
 801575e:	e7e7      	b.n	8015730 <_raise_r+0x12>
 8015760:	2100      	movs	r1, #0
 8015762:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015766:	4620      	mov	r0, r4
 8015768:	4798      	blx	r3
 801576a:	2000      	movs	r0, #0
 801576c:	e7e0      	b.n	8015730 <_raise_r+0x12>
	...

08015770 <raise>:
 8015770:	4b02      	ldr	r3, [pc, #8]	@ (801577c <raise+0xc>)
 8015772:	4601      	mov	r1, r0
 8015774:	6818      	ldr	r0, [r3, #0]
 8015776:	f7ff bfd2 	b.w	801571e <_raise_r>
 801577a:	bf00      	nop
 801577c:	20000430 	.word	0x20000430

08015780 <_kill_r>:
 8015780:	b538      	push	{r3, r4, r5, lr}
 8015782:	4d07      	ldr	r5, [pc, #28]	@ (80157a0 <_kill_r+0x20>)
 8015784:	2300      	movs	r3, #0
 8015786:	4604      	mov	r4, r0
 8015788:	4608      	mov	r0, r1
 801578a:	4611      	mov	r1, r2
 801578c:	602b      	str	r3, [r5, #0]
 801578e:	f7ed ff0b 	bl	80035a8 <_kill>
 8015792:	1c43      	adds	r3, r0, #1
 8015794:	d102      	bne.n	801579c <_kill_r+0x1c>
 8015796:	682b      	ldr	r3, [r5, #0]
 8015798:	b103      	cbz	r3, 801579c <_kill_r+0x1c>
 801579a:	6023      	str	r3, [r4, #0]
 801579c:	bd38      	pop	{r3, r4, r5, pc}
 801579e:	bf00      	nop
 80157a0:	20002848 	.word	0x20002848

080157a4 <_getpid_r>:
 80157a4:	f7ed bef8 	b.w	8003598 <_getpid>

080157a8 <_init>:
 80157a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80157aa:	bf00      	nop
 80157ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80157ae:	bc08      	pop	{r3}
 80157b0:	469e      	mov	lr, r3
 80157b2:	4770      	bx	lr

080157b4 <_fini>:
 80157b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80157b6:	bf00      	nop
 80157b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80157ba:	bc08      	pop	{r3}
 80157bc:	469e      	mov	lr, r3
 80157be:	4770      	bx	lr
