<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="microProcessor.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name=".prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name=".stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name=".xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ARM.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ARM.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ARM.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ARM.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ARM.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ARM.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ARM.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ARM.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ARM.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ARM.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ARM_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="InmExtension.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="InmExtension.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="InmExtension.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Instruction_MEM.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Instruction_MEM.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="adder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="adder.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="arm_test_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="condTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="conditionals.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="conditionals.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="conditionals.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dataPath.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="dataPath.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="dataPath.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dataPath_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dataPath_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="dataPath_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="data_mem.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="data_mem.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="data_mem.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="deco_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decode_alu.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="decode_alu.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="decode_alu.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="decode_alu.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="decode_alu_test_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="decoder.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="decoder.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="decoder.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="decoder.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="decoder.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="decoder.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="decoder.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="decoder.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="decoder.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="decoder.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decoder.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="decoder.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="decoder.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="decoder.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="decoder.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="decoder.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="decoder.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="decoder.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="decoder.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="decoder_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="decoder_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="decoder_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="decoder_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="decoder_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="decoder_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="decoder_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="decoder_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="decoder_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="decoder_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="decoder_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="decoder_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="decoder_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="decoder_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="decoder_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="flipflipEN_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flipflop.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="flipflop.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="flipflop.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="flipflopEN.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="flipflopEN.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="flipflopEN.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="fullController.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="fullController.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="fullController.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="fullController.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fullController.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="fullController.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="fullController.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="fullController.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fullController_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="fullController_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="fullController_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logicControl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="logicControl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="logicControl.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="logicControl_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="logicControl_test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pc_decoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="pc_decoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="pc_decoder.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="principalDeco_Test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="principalDeco_Test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="principalDecoder.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="principalDecoder.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="principalDecoder.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="regFileTest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="testbench.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="testbench.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="testbench.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="testbench.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="testbench.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="testbench.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="testbench.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="testbench_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="testbench_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="testbench_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="topLevelModule.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="topLevelModule.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="topLevelModule.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="topLevelModule.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="topLevelModule.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="topLevelModule.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="topLevelModule.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="topLevelModule.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="topLevelModule.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="topLevelModule.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="topLevelModule.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="topLevelModule.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="topLevelModule_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="topLevelModule_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="topLevelModule_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="topLevelModule_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topLevelModule_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="topLevelModule_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topLevelModule_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="total_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="total_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="total_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1511898273" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1511898273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511902310" xil_pn:in_ck="-8295527393377827618" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1511902310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ARM.v"/>
      <outfile xil_pn:name="InmExtension.v"/>
      <outfile xil_pn:name="Instruction_mem.v"/>
      <outfile xil_pn:name="Mux.v"/>
      <outfile xil_pn:name="Mux_Test.v"/>
      <outfile xil_pn:name="adder.v"/>
      <outfile xil_pn:name="adder_test.v"/>
      <outfile xil_pn:name="alu_test.v"/>
      <outfile xil_pn:name="arm_test.v"/>
      <outfile xil_pn:name="condTest.v"/>
      <outfile xil_pn:name="conditionals.v"/>
      <outfile xil_pn:name="dataPath.v"/>
      <outfile xil_pn:name="dataPath_test.v"/>
      <outfile xil_pn:name="data_mem.v"/>
      <outfile xil_pn:name="deco_test.v"/>
      <outfile xil_pn:name="decode_alu.v"/>
      <outfile xil_pn:name="decode_alu_test.v"/>
      <outfile xil_pn:name="decoder.v"/>
      <outfile xil_pn:name="dmem_test.v"/>
      <outfile xil_pn:name="extendTest.v"/>
      <outfile xil_pn:name="flip-flop.v"/>
      <outfile xil_pn:name="flipflipEN_test.v"/>
      <outfile xil_pn:name="flipflopEN.v"/>
      <outfile xil_pn:name="flipflopr_Test.v"/>
      <outfile xil_pn:name="fullController.v"/>
      <outfile xil_pn:name="fullController_test.v"/>
      <outfile xil_pn:name="imem_test.v"/>
      <outfile xil_pn:name="logicControl.v"/>
      <outfile xil_pn:name="logicControl_test.v"/>
      <outfile xil_pn:name="pc_deco_test.v"/>
      <outfile xil_pn:name="pc_decoder.v"/>
      <outfile xil_pn:name="principalDeco_Test.v"/>
      <outfile xil_pn:name="principalDecoder.v"/>
      <outfile xil_pn:name="regFileTest.v"/>
      <outfile xil_pn:name="regFile_test.v"/>
      <outfile xil_pn:name="registerFile.v"/>
      <outfile xil_pn:name="topLevelModule.v"/>
      <outfile xil_pn:name="total_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1511898273" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4230204347139166598" xil_pn:start_ts="1511898273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511898273" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3363725485948224968" xil_pn:start_ts="1511898273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511898273" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="53538091018847125" xil_pn:start_ts="1511898273">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1511902311" xil_pn:in_ck="-8295527393377827618" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1511902310">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ARM.v"/>
      <outfile xil_pn:name="InmExtension.v"/>
      <outfile xil_pn:name="Instruction_mem.v"/>
      <outfile xil_pn:name="Mux.v"/>
      <outfile xil_pn:name="Mux_Test.v"/>
      <outfile xil_pn:name="adder.v"/>
      <outfile xil_pn:name="adder_test.v"/>
      <outfile xil_pn:name="alu_test.v"/>
      <outfile xil_pn:name="arm_test.v"/>
      <outfile xil_pn:name="condTest.v"/>
      <outfile xil_pn:name="conditionals.v"/>
      <outfile xil_pn:name="dataPath.v"/>
      <outfile xil_pn:name="dataPath_test.v"/>
      <outfile xil_pn:name="data_mem.v"/>
      <outfile xil_pn:name="deco_test.v"/>
      <outfile xil_pn:name="decode_alu.v"/>
      <outfile xil_pn:name="decode_alu_test.v"/>
      <outfile xil_pn:name="decoder.v"/>
      <outfile xil_pn:name="dmem_test.v"/>
      <outfile xil_pn:name="extendTest.v"/>
      <outfile xil_pn:name="flip-flop.v"/>
      <outfile xil_pn:name="flipflipEN_test.v"/>
      <outfile xil_pn:name="flipflopEN.v"/>
      <outfile xil_pn:name="flipflopr_Test.v"/>
      <outfile xil_pn:name="fullController.v"/>
      <outfile xil_pn:name="fullController_test.v"/>
      <outfile xil_pn:name="imem_test.v"/>
      <outfile xil_pn:name="logicControl.v"/>
      <outfile xil_pn:name="logicControl_test.v"/>
      <outfile xil_pn:name="pc_deco_test.v"/>
      <outfile xil_pn:name="pc_decoder.v"/>
      <outfile xil_pn:name="principalDeco_Test.v"/>
      <outfile xil_pn:name="principalDecoder.v"/>
      <outfile xil_pn:name="regFileTest.v"/>
      <outfile xil_pn:name="regFile_test.v"/>
      <outfile xil_pn:name="registerFile.v"/>
      <outfile xil_pn:name="topLevelModule.v"/>
      <outfile xil_pn:name="total_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1511902314" xil_pn:in_ck="-8295527393377827618" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5880260140635008915" xil_pn:start_ts="1511902311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="total_test_beh.prj"/>
      <outfile xil_pn:name="total_test_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1511902315" xil_pn:in_ck="8918181080947884037" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8609068630929814730" xil_pn:start_ts="1511902314">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="total_test_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1511903503" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1511903503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511903503" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6036497448274842266" xil_pn:start_ts="1511903503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511903503" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="53538091018847125" xil_pn:start_ts="1511903503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511903503" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1511903503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511903503" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7751028673385695464" xil_pn:start_ts="1511903503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511903503" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1511903503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511903503" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2461901821870096353" xil_pn:start_ts="1511903503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1511905414" xil_pn:in_ck="5560315818679575614" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8163355376994318396" xil_pn:start_ts="1511905400">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ARM.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="decoder.ngr"/>
      <outfile xil_pn:name="fullController.ngr"/>
      <outfile xil_pn:name="topLevelModule.lso"/>
      <outfile xil_pn:name="topLevelModule.ngc"/>
      <outfile xil_pn:name="topLevelModule.ngr"/>
      <outfile xil_pn:name="topLevelModule.prj"/>
      <outfile xil_pn:name="topLevelModule.stx"/>
      <outfile xil_pn:name="topLevelModule.syr"/>
      <outfile xil_pn:name="topLevelModule.xst"/>
      <outfile xil_pn:name="topLevelModule_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1511899608" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-9189476362709303917" xil_pn:start_ts="1511899608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
