library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity numbers is
port(
	key in std_logic_vector(7 downto 0);
	ledr out std_logic_vector(7 downto 0);
	hex0 out std_logic_vector(6 downto 0);
	hex1 out std_logic_vector(6 downto 0);
	hex2 out std_logic_vector(6 downto 0)
	);
end;

architecture behave of numbers is
begin 

for x in 0 to 7 loop
		ledr(x) <= key(x)
end;