;redcode
;assert 1
	SPL 0, #72
	CMP -7, <-420
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB #2, 0
	SUB 2, 250
	SUB #2, 0
	SUB @605, <2
	SPL -7, @-20
	DAT #605, #5
	SLT -0, @2
	SLT -1, <-20
	CMP 12, @0
	ADD 210, 30
	SUB @127, 100
	SUB 12, @10
	SUB 12, @0
	SUB 12, @0
	SUB -7, <-420
	SPL 0, #72
	SPL 0, #72
	SPL 15, #0
	SUB 583, @11
	SUB 583, @11
	CMP -7, <-420
	ADD 1, 421
	ADD #-1, 0
	SUB 831, 110
	SPL 0, #72
	SUB #2, 0
	SUB #2, 0
	SUB @121, 103
	MOV -7, <-20
	SPL 0, #72
	SUB @127, 106
	ADD @21, 3
	ADD 1, 421
	SUB <0, @2
	CMP -7, <-420
	DJN 0, #2
	SUB 2, 250
	SUB <0, @2
	SUB @-127, 106
	SUB 270, 501
	SUB @127, 106
	SLT -10, 9
	SUB 12, @10
	SUB -1, <-20
	SPL 0, #72
	SUB @127, 106
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB #0, -7
	SUB @127, 106
	ADD <10, 9
	SUB 7, 250
	SPL 0, #542
	SPL 12, #0
	ADD #100, 90
	JMZ -7, @-520
	JMZ -7, @-520
	SUB #2, 0
	SPL 0, #72
	ADD 210, 30
	DAT <0, <2
	SLT -0, @2
	JMZ <121, 106
	SUB 12, @0
	DAT #127, #106
	SPL 0, #72
	SPL -7, @-20
	SLT #13, <-0
	SLT -10, 9
	SLT -10, 9
	SUB 12, @0
	JMP 100, 90
	DAT #605, #5
	SUB 831, 110
	SUB #2, 0
	JMP 100, 90
	DJN 0, #2
	DJN 0, #2
	SPL 0, #72
