<stg><name>compute_edge_embedding</name>


<trans_list>

<trans id="116" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond728" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond728" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="8" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="11" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="12" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="13" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0 %layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer

]]></Node>
<StgValue><ssdm name="layer_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %num_of_edges_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_edges

]]></Node>
<StgValue><ssdm name="num_of_edges_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="3">
<![CDATA[
:2 %layer_cast = zext i3 %layer_read

]]></Node>
<StgValue><ssdm name="layer_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_embedding_table_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_embedding_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %edge_attr, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln216 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty = phi i20 0, void, i20 %empty_91, void %memset.loop.split

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
memset.loop:1 %empty_91 = add i20 %empty, i20 1

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="20" op_1_bw="20">
<![CDATA[
memset.loop:3 %exitcond728 = icmp_eq  i20 %empty, i20 600000

]]></Node>
<StgValue><ssdm name="exitcond728"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:4 %empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 600000, i64 600000, i64 600000

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond728, void %memset.loop.split, void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond728" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="20">
<![CDATA[
memset.loop.split:0 %p_cast = zext i20 %empty

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond728" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.split:1 %edge_embedding_V_addr = getelementptr i32 %edge_embedding_V, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="edge_embedding_V_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond728" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="20">
<![CDATA[
memset.loop.split:2 %store_ln0 = store i32 0, i20 %edge_embedding_V_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond728" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split:3 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
split:0 %mul_i = mul i7 %layer_cast, i7 13

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="34" op_0_bw="32">
<![CDATA[
split:1 %cast = zext i32 %num_of_edges_read

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
split:2 %p_shl2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %num_of_edges_read, i2 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
split:3 %bound = sub i34 %p_shl2, i34 %cast

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
split:4 %br_ln217 = br void

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="34" op_0_bw="34" op_1_bw="0" op_2_bw="34" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i34 0, void %split, i34 %add_ln217_1, void

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %e = phi i32 0, void %split, i32 %select_ln217_1, void

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:2 %ef = phi i2 0, void %split, i2 %add_ln218, void

]]></Node>
<StgValue><ssdm name="ef"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:3 %add_ln217_1 = add i34 %indvar_flatten, i34 1

]]></Node>
<StgValue><ssdm name="add_ln217_1"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="32">
<![CDATA[
:4 %trunc_ln217 = trunc i32 %e

]]></Node>
<StgValue><ssdm name="trunc_ln217"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="32">
<![CDATA[
:5 %empty_93 = trunc i32 %e

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
:6 %p_shl = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %empty_93, i2 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:7 %empty_94 = sub i13 %p_shl, i13 %trunc_ln217

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
:8 %icmp_ln217 = icmp_eq  i34 %indvar_flatten, i34 %bound

]]></Node>
<StgValue><ssdm name="icmp_ln217"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9 %br_ln217 = br i1 %icmp_ln217, void %.split6, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6:0 %add_ln217 = add i32 %e, i32 1

]]></Node>
<StgValue><ssdm name="add_ln217"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split6:2 %icmp_ln218 = icmp_eq  i2 %ef, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln218"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.split6:3 %select_ln217 = select i1 %icmp_ln218, i2 0, i2 %ef

]]></Node>
<StgValue><ssdm name="select_ln217"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split6:4 %select_ln217_1 = select i1 %icmp_ln218, i32 %add_ln217, i32 %e

]]></Node>
<StgValue><ssdm name="select_ln217_1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="20" op_0_bw="32">
<![CDATA[
.split6:5 %trunc_ln703 = trunc i32 %select_ln217_1

]]></Node>
<StgValue><ssdm name="trunc_ln703"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split6:6 %mul_ln703 = mul i20 %trunc_ln703, i20 300

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="32">
<![CDATA[
.split6:7 %trunc_ln217_1 = trunc i32 %add_ln217

]]></Node>
<StgValue><ssdm name="trunc_ln217_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="32">
<![CDATA[
.split6:8 %empty_97 = trunc i32 %add_ln217

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
.split6:9 %p_shl_mid1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i11.i2, i11 %empty_97, i2 0

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split6:10 %p_mid1 = sub i13 %p_shl_mid1, i13 %trunc_ln217_1

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.split6:11 %select_ln217_2 = select i1 %icmp_ln218, i13 %p_mid1, i13 %empty_94

]]></Node>
<StgValue><ssdm name="select_ln217_2"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="2">
<![CDATA[
.split6:12 %zext_ln218 = zext i2 %select_ln217

]]></Node>
<StgValue><ssdm name="zext_ln218"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split6:14 %add_ln219 = add i13 %select_ln217_2, i13 %zext_ln218

]]></Node>
<StgValue><ssdm name="add_ln219"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="13">
<![CDATA[
.split6:15 %zext_ln219 = zext i13 %add_ln219

]]></Node>
<StgValue><ssdm name="zext_ln219"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:16 %edge_attr_addr = getelementptr i32 %edge_attr, i64 0, i64 %zext_ln219

]]></Node>
<StgValue><ssdm name="edge_attr_addr"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="13">
<![CDATA[
.split6:17 %e_f = load i13 %edge_attr_addr

]]></Node>
<StgValue><ssdm name="e_f"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln217" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln238 = ret

]]></Node>
<StgValue><ssdm name="ret_ln238"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split6:6 %mul_ln703 = mul i20 %trunc_ln703, i20 300

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="13">
<![CDATA[
.split6:17 %e_f = load i13 %edge_attr_addr

]]></Node>
<StgValue><ssdm name="e_f"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="7" op_0_bw="32">
<![CDATA[
.split6:18 %empty_98 = trunc i32 %e_f

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="66" st_id="6" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split6:6 %mul_ln703 = mul i20 %trunc_ln703, i20 300

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="67" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_217_1_VITIS_LOOP_218_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.split6:6 %mul_ln703 = mul i20 %trunc_ln703, i20 300

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:13 %specloopname_ln218 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln218"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.split6:19 %br_ln204 = br void

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %i = phi i2 %add_ln204, void %.split, i2 0, void %.split6

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1 %addr = phi i4 %addr_2, void %.split, i4 0, void %.split6

]]></Node>
<StgValue><ssdm name="addr"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln204 = add i2 %i, i2 1

]]></Node>
<StgValue><ssdm name="add_ln204"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4 %icmp_ln204 = icmp_eq  i2 %i, i2 %select_ln217

]]></Node>
<StgValue><ssdm name="icmp_ln204"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5 %empty_95 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 2, i64 0

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln204 = br i1 %icmp_ln204, void %.split, void %_Z15get_ed_emb_addrii.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln204"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="2">
<![CDATA[
.split:0 %i_cast = zext i2 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:2 %ed_feature_table_1_addr = getelementptr i3 %ed_feature_table_1, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="ed_feature_table_1_addr"/></StgValue>
</operation>

<operation id="80" st_id="8" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="2">
<![CDATA[
.split:3 %ed_feature_table_1_load = load i2 %ed_feature_table_1_addr

]]></Node>
<StgValue><ssdm name="ed_feature_table_1_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln203 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln203"/></StgValue>
</operation>

<operation id="82" st_id="9" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="2">
<![CDATA[
.split:3 %ed_feature_table_1_load = load i2 %ed_feature_table_1_addr

]]></Node>
<StgValue><ssdm name="ed_feature_table_1_load"/></StgValue>
</operation>

<operation id="83" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="3">
<![CDATA[
.split:4 %ed_feature_table_1_load_cast = zext i3 %ed_feature_table_1_load

]]></Node>
<StgValue><ssdm name="ed_feature_table_1_load_cast"/></StgValue>
</operation>

<operation id="84" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split:5 %addr_2 = add i4 %ed_feature_table_1_load_cast, i4 %addr

]]></Node>
<StgValue><ssdm name="addr_2"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.split:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="4">
<![CDATA[
_Z15get_ed_emb_addrii.exit.loopexit:0 %addr_cast = zext i4 %addr

]]></Node>
<StgValue><ssdm name="addr_cast"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z15get_ed_emb_addrii.exit.loopexit:1 %tmp = add i7 %mul_i, i7 %addr_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
_Z15get_ed_emb_addrii.exit.loopexit:2 %add3 = add i7 %tmp, i7 %empty_98

]]></Node>
<StgValue><ssdm name="add3"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="15" op_0_bw="7">
<![CDATA[
_Z15get_ed_emb_addrii.exit.loopexit:3 %zext_ln220 = zext i7 %add3

]]></Node>
<StgValue><ssdm name="zext_ln220"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_Z15get_ed_emb_addrii.exit.loopexit:4 %mul_ln220 = mul i15 %zext_ln220, i15 300

]]></Node>
<StgValue><ssdm name="mul_ln220"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
_Z15get_ed_emb_addrii.exit.loopexit:5 %br_ln220 = br void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:0 %dim = phi i9 0, void %_Z15get_ed_emb_addrii.exit.loopexit, i9 %add_ln220, void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split

]]></Node>
<StgValue><ssdm name="dim"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:1 %add_ln220 = add i9 %dim, i9 1

]]></Node>
<StgValue><ssdm name="add_ln220"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:3 %icmp_ln220 = icmp_eq  i9 %dim, i9 300

]]></Node>
<StgValue><ssdm name="icmp_ln220"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:4 %empty_96 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit:5 %br_ln220 = br i1 %icmp_ln220, void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split, void

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="15" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:0 %zext_ln703 = zext i9 %dim

]]></Node>
<StgValue><ssdm name="zext_ln703"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="20" op_0_bw="9">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:1 %zext_ln703_7 = zext i9 %dim

]]></Node>
<StgValue><ssdm name="zext_ln703_7"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:2 %add_ln703_7 = add i20 %mul_ln703, i20 %zext_ln703_7

]]></Node>
<StgValue><ssdm name="add_ln703_7"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:3 %zext_ln703_8 = zext i20 %add_ln703_7

]]></Node>
<StgValue><ssdm name="zext_ln703_8"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="20" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:4 %edge_embedding_V_addr_1 = getelementptr i32 %edge_embedding_V, i64 0, i64 %zext_ln703_8

]]></Node>
<StgValue><ssdm name="edge_embedding_V_addr_1"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:5 %add_ln223 = add i15 %mul_ln220, i15 %zext_ln703

]]></Node>
<StgValue><ssdm name="add_ln223"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:6 %zext_ln223 = zext i15 %add_ln223

]]></Node>
<StgValue><ssdm name="zext_ln223"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:7 %edge_embedding_table_V_addr = getelementptr i32 %edge_embedding_table_V, i64 0, i64 %zext_ln223

]]></Node>
<StgValue><ssdm name="edge_embedding_table_V_addr"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:9 %emb_value_V = load i15 %edge_embedding_table_V_addr

]]></Node>
<StgValue><ssdm name="emb_value_V"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:10 %edge_embedding_V_load = load i20 %edge_embedding_V_addr_1

]]></Node>
<StgValue><ssdm name="edge_embedding_V_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="108" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:8 %specloopname_ln220 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln220"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="15">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:9 %emb_value_V = load i15 %edge_embedding_table_V_addr

]]></Node>
<StgValue><ssdm name="emb_value_V"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="20">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:10 %edge_embedding_V_load = load i20 %edge_embedding_V_addr_1

]]></Node>
<StgValue><ssdm name="edge_embedding_V_load"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:11 %add_ln703 = add i32 %edge_embedding_V_load, i32 %emb_value_V

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="32" op_1_bw="20" op_2_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:12 %store_ln703 = store i32 %add_ln703, i20 %edge_embedding_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln703"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln220" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit.split:13 %br_ln0 = br void %_ZN8ap_fixedILi32ELi10EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="114" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0 %add_ln218 = add i2 %select_ln217, i2 1

]]></Node>
<StgValue><ssdm name="add_ln218"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
