--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Softwares\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
1 -n 3 -fastpaths -xml KGP_RISC.twx KGP_RISC.ncd -o KGP_RISC.twr KGP_RISC.pcf
-ucf timing.ucf

Design file:              KGP_RISC.ncd
Physical constraint file: KGP_RISC.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 351 paths analyzed, 85 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.682ns.
--------------------------------------------------------------------------------

Paths for end point a0/counter_25 (SLICE_X30Y90.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.318ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a0/counter_1 (FF)
  Destination:          a0/counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.627ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.168 - 0.188)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a0/counter_1 to a0/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y84.BQ      Tcko                  0.518   a0/counter<3>
                                                       a0/counter_1
    SLICE_X30Y84.B2      net (fanout=1)        0.653   a0/counter<1>
    SLICE_X30Y84.COUT    Topcyb                0.657   a0/counter<3>
                                                       a0/counter<1>_rt
                                                       a0/Mcount_counter_cy<3>
    SLICE_X30Y85.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<3>
    SLICE_X30Y85.COUT    Tbyp                  0.117   a0/counter<7>
                                                       a0/Mcount_counter_cy<7>
    SLICE_X30Y86.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<7>
    SLICE_X30Y86.COUT    Tbyp                  0.117   a0/counter<11>
                                                       a0/Mcount_counter_cy<11>
    SLICE_X30Y87.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<11>
    SLICE_X30Y87.COUT    Tbyp                  0.117   a0/counter<15>
                                                       a0/Mcount_counter_cy<15>
    SLICE_X30Y88.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<15>
    SLICE_X30Y88.COUT    Tbyp                  0.117   a0/counter<19>
                                                       a0/Mcount_counter_cy<19>
    SLICE_X30Y89.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<19>
    SLICE_X30Y89.COUT    Tbyp                  0.117   a0/counter<23>
                                                       a0/Mcount_counter_cy<23>
    SLICE_X30Y90.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<23>
    SLICE_X30Y90.CLK     Tcinck                0.214   a0/counter<25>
                                                       a0/Mcount_counter_xor<25>
                                                       a0/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (1.974ns logic, 0.653ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a0/counter_5 (FF)
  Destination:          a0/counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.510ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.168 - 0.190)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a0/counter_5 to a0/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y85.BQ      Tcko                  0.518   a0/counter<7>
                                                       a0/counter_5
    SLICE_X30Y85.B2      net (fanout=1)        0.653   a0/counter<5>
    SLICE_X30Y85.COUT    Topcyb                0.657   a0/counter<7>
                                                       a0/counter<5>_rt
                                                       a0/Mcount_counter_cy<7>
    SLICE_X30Y86.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<7>
    SLICE_X30Y86.COUT    Tbyp                  0.117   a0/counter<11>
                                                       a0/Mcount_counter_cy<11>
    SLICE_X30Y87.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<11>
    SLICE_X30Y87.COUT    Tbyp                  0.117   a0/counter<15>
                                                       a0/Mcount_counter_cy<15>
    SLICE_X30Y88.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<15>
    SLICE_X30Y88.COUT    Tbyp                  0.117   a0/counter<19>
                                                       a0/Mcount_counter_cy<19>
    SLICE_X30Y89.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<19>
    SLICE_X30Y89.COUT    Tbyp                  0.117   a0/counter<23>
                                                       a0/Mcount_counter_cy<23>
    SLICE_X30Y90.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<23>
    SLICE_X30Y90.CLK     Tcinck                0.214   a0/counter<25>
                                                       a0/Mcount_counter_xor<25>
                                                       a0/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      2.510ns (1.857ns logic, 0.653ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a0/counter_2 (FF)
  Destination:          a0/counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.476ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.168 - 0.188)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a0/counter_2 to a0/counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y84.CQ      Tcko                  0.518   a0/counter<3>
                                                       a0/counter_2
    SLICE_X30Y84.C2      net (fanout=1)        0.655   a0/counter<2>
    SLICE_X30Y84.COUT    Topcyc                0.504   a0/counter<3>
                                                       a0/counter<2>_rt
                                                       a0/Mcount_counter_cy<3>
    SLICE_X30Y85.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<3>
    SLICE_X30Y85.COUT    Tbyp                  0.117   a0/counter<7>
                                                       a0/Mcount_counter_cy<7>
    SLICE_X30Y86.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<7>
    SLICE_X30Y86.COUT    Tbyp                  0.117   a0/counter<11>
                                                       a0/Mcount_counter_cy<11>
    SLICE_X30Y87.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<11>
    SLICE_X30Y87.COUT    Tbyp                  0.117   a0/counter<15>
                                                       a0/Mcount_counter_cy<15>
    SLICE_X30Y88.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<15>
    SLICE_X30Y88.COUT    Tbyp                  0.117   a0/counter<19>
                                                       a0/Mcount_counter_cy<19>
    SLICE_X30Y89.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<19>
    SLICE_X30Y89.COUT    Tbyp                  0.117   a0/counter<23>
                                                       a0/Mcount_counter_cy<23>
    SLICE_X30Y90.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<23>
    SLICE_X30Y90.CLK     Tcinck                0.214   a0/counter<25>
                                                       a0/Mcount_counter_xor<25>
                                                       a0/counter_25
    -------------------------------------------------  ---------------------------
    Total                                      2.476ns (1.821ns logic, 0.655ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------

Paths for end point a0/counter_24 (SLICE_X30Y90.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.423ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a0/counter_1 (FF)
  Destination:          a0/counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.522ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.168 - 0.188)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a0/counter_1 to a0/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y84.BQ      Tcko                  0.518   a0/counter<3>
                                                       a0/counter_1
    SLICE_X30Y84.B2      net (fanout=1)        0.653   a0/counter<1>
    SLICE_X30Y84.COUT    Topcyb                0.657   a0/counter<3>
                                                       a0/counter<1>_rt
                                                       a0/Mcount_counter_cy<3>
    SLICE_X30Y85.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<3>
    SLICE_X30Y85.COUT    Tbyp                  0.117   a0/counter<7>
                                                       a0/Mcount_counter_cy<7>
    SLICE_X30Y86.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<7>
    SLICE_X30Y86.COUT    Tbyp                  0.117   a0/counter<11>
                                                       a0/Mcount_counter_cy<11>
    SLICE_X30Y87.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<11>
    SLICE_X30Y87.COUT    Tbyp                  0.117   a0/counter<15>
                                                       a0/Mcount_counter_cy<15>
    SLICE_X30Y88.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<15>
    SLICE_X30Y88.COUT    Tbyp                  0.117   a0/counter<19>
                                                       a0/Mcount_counter_cy<19>
    SLICE_X30Y89.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<19>
    SLICE_X30Y89.COUT    Tbyp                  0.117   a0/counter<23>
                                                       a0/Mcount_counter_cy<23>
    SLICE_X30Y90.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<23>
    SLICE_X30Y90.CLK     Tcinck                0.109   a0/counter<25>
                                                       a0/Mcount_counter_xor<25>
                                                       a0/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      2.522ns (1.869ns logic, 0.653ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a0/counter_5 (FF)
  Destination:          a0/counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.405ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.168 - 0.190)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a0/counter_5 to a0/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y85.BQ      Tcko                  0.518   a0/counter<7>
                                                       a0/counter_5
    SLICE_X30Y85.B2      net (fanout=1)        0.653   a0/counter<5>
    SLICE_X30Y85.COUT    Topcyb                0.657   a0/counter<7>
                                                       a0/counter<5>_rt
                                                       a0/Mcount_counter_cy<7>
    SLICE_X30Y86.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<7>
    SLICE_X30Y86.COUT    Tbyp                  0.117   a0/counter<11>
                                                       a0/Mcount_counter_cy<11>
    SLICE_X30Y87.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<11>
    SLICE_X30Y87.COUT    Tbyp                  0.117   a0/counter<15>
                                                       a0/Mcount_counter_cy<15>
    SLICE_X30Y88.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<15>
    SLICE_X30Y88.COUT    Tbyp                  0.117   a0/counter<19>
                                                       a0/Mcount_counter_cy<19>
    SLICE_X30Y89.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<19>
    SLICE_X30Y89.COUT    Tbyp                  0.117   a0/counter<23>
                                                       a0/Mcount_counter_cy<23>
    SLICE_X30Y90.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<23>
    SLICE_X30Y90.CLK     Tcinck                0.109   a0/counter<25>
                                                       a0/Mcount_counter_xor<25>
                                                       a0/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      2.405ns (1.752ns logic, 0.653ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a0/counter_2 (FF)
  Destination:          a0/counter_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.371ns (Levels of Logic = 7)
  Clock Path Skew:      -0.020ns (0.168 - 0.188)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a0/counter_2 to a0/counter_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y84.CQ      Tcko                  0.518   a0/counter<3>
                                                       a0/counter_2
    SLICE_X30Y84.C2      net (fanout=1)        0.655   a0/counter<2>
    SLICE_X30Y84.COUT    Topcyc                0.504   a0/counter<3>
                                                       a0/counter<2>_rt
                                                       a0/Mcount_counter_cy<3>
    SLICE_X30Y85.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<3>
    SLICE_X30Y85.COUT    Tbyp                  0.117   a0/counter<7>
                                                       a0/Mcount_counter_cy<7>
    SLICE_X30Y86.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<7>
    SLICE_X30Y86.COUT    Tbyp                  0.117   a0/counter<11>
                                                       a0/Mcount_counter_cy<11>
    SLICE_X30Y87.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<11>
    SLICE_X30Y87.COUT    Tbyp                  0.117   a0/counter<15>
                                                       a0/Mcount_counter_cy<15>
    SLICE_X30Y88.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<15>
    SLICE_X30Y88.COUT    Tbyp                  0.117   a0/counter<19>
                                                       a0/Mcount_counter_cy<19>
    SLICE_X30Y89.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<19>
    SLICE_X30Y89.COUT    Tbyp                  0.117   a0/counter<23>
                                                       a0/Mcount_counter_cy<23>
    SLICE_X30Y90.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<23>
    SLICE_X30Y90.CLK     Tcinck                0.109   a0/counter<25>
                                                       a0/Mcount_counter_xor<25>
                                                       a0/counter_24
    -------------------------------------------------  ---------------------------
    Total                                      2.371ns (1.716ns logic, 0.655ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

Paths for end point a0/counter_21 (SLICE_X30Y89.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a0/counter_1 (FF)
  Destination:          a0/counter_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.510ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.168 - 0.188)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a0/counter_1 to a0/counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y84.BQ      Tcko                  0.518   a0/counter<3>
                                                       a0/counter_1
    SLICE_X30Y84.B2      net (fanout=1)        0.653   a0/counter<1>
    SLICE_X30Y84.COUT    Topcyb                0.657   a0/counter<3>
                                                       a0/counter<1>_rt
                                                       a0/Mcount_counter_cy<3>
    SLICE_X30Y85.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<3>
    SLICE_X30Y85.COUT    Tbyp                  0.117   a0/counter<7>
                                                       a0/Mcount_counter_cy<7>
    SLICE_X30Y86.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<7>
    SLICE_X30Y86.COUT    Tbyp                  0.117   a0/counter<11>
                                                       a0/Mcount_counter_cy<11>
    SLICE_X30Y87.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<11>
    SLICE_X30Y87.COUT    Tbyp                  0.117   a0/counter<15>
                                                       a0/Mcount_counter_cy<15>
    SLICE_X30Y88.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<15>
    SLICE_X30Y88.COUT    Tbyp                  0.117   a0/counter<19>
                                                       a0/Mcount_counter_cy<19>
    SLICE_X30Y89.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<19>
    SLICE_X30Y89.CLK     Tcinck                0.214   a0/counter<23>
                                                       a0/Mcount_counter_cy<23>
                                                       a0/counter_21
    -------------------------------------------------  ---------------------------
    Total                                      2.510ns (1.857ns logic, 0.653ns route)
                                                       (74.0% logic, 26.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a0/counter_5 (FF)
  Destination:          a0/counter_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.393ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.168 - 0.190)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a0/counter_5 to a0/counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y85.BQ      Tcko                  0.518   a0/counter<7>
                                                       a0/counter_5
    SLICE_X30Y85.B2      net (fanout=1)        0.653   a0/counter<5>
    SLICE_X30Y85.COUT    Topcyb                0.657   a0/counter<7>
                                                       a0/counter<5>_rt
                                                       a0/Mcount_counter_cy<7>
    SLICE_X30Y86.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<7>
    SLICE_X30Y86.COUT    Tbyp                  0.117   a0/counter<11>
                                                       a0/Mcount_counter_cy<11>
    SLICE_X30Y87.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<11>
    SLICE_X30Y87.COUT    Tbyp                  0.117   a0/counter<15>
                                                       a0/Mcount_counter_cy<15>
    SLICE_X30Y88.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<15>
    SLICE_X30Y88.COUT    Tbyp                  0.117   a0/counter<19>
                                                       a0/Mcount_counter_cy<19>
    SLICE_X30Y89.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<19>
    SLICE_X30Y89.CLK     Tcinck                0.214   a0/counter<23>
                                                       a0/Mcount_counter_cy<23>
                                                       a0/counter_21
    -------------------------------------------------  ---------------------------
    Total                                      2.393ns (1.740ns logic, 0.653ns route)
                                                       (72.7% logic, 27.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               a0/counter_2 (FF)
  Destination:          a0/counter_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.359ns (Levels of Logic = 6)
  Clock Path Skew:      -0.020ns (0.168 - 0.188)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: a0/counter_2 to a0/counter_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y84.CQ      Tcko                  0.518   a0/counter<3>
                                                       a0/counter_2
    SLICE_X30Y84.C2      net (fanout=1)        0.655   a0/counter<2>
    SLICE_X30Y84.COUT    Topcyc                0.504   a0/counter<3>
                                                       a0/counter<2>_rt
                                                       a0/Mcount_counter_cy<3>
    SLICE_X30Y85.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<3>
    SLICE_X30Y85.COUT    Tbyp                  0.117   a0/counter<7>
                                                       a0/Mcount_counter_cy<7>
    SLICE_X30Y86.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<7>
    SLICE_X30Y86.COUT    Tbyp                  0.117   a0/counter<11>
                                                       a0/Mcount_counter_cy<11>
    SLICE_X30Y87.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<11>
    SLICE_X30Y87.COUT    Tbyp                  0.117   a0/counter<15>
                                                       a0/Mcount_counter_cy<15>
    SLICE_X30Y88.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<15>
    SLICE_X30Y88.COUT    Tbyp                  0.117   a0/counter<19>
                                                       a0/Mcount_counter_cy<19>
    SLICE_X30Y89.CIN     net (fanout=1)        0.000   a0/Mcount_counter_cy<19>
    SLICE_X30Y89.CLK     Tcinck                0.214   a0/counter<23>
                                                       a0/Mcount_counter_cy<23>
                                                       a0/counter_21
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (1.704ns logic, 0.655ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point a0/counter_3 (SLICE_X30Y84.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               a0/counter_3 (FF)
  Destination:          a0/counter_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: a0/counter_3 to a0/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y84.DQ      Tcko                  0.164   a0/counter<3>
                                                       a0/counter_3
    SLICE_X30Y84.D3      net (fanout=1)        0.137   a0/counter<3>
    SLICE_X30Y84.CLK     Tah         (-Th)     0.025   a0/counter<3>
                                                       a0/counter<3>_rt
                                                       a0/Mcount_counter_cy<3>
                                                       a0/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.139ns logic, 0.137ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point a0/counter_7 (SLICE_X30Y85.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               a0/counter_7 (FF)
  Destination:          a0/counter_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: a0/counter_7 to a0/counter_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y85.DQ      Tcko                  0.164   a0/counter<7>
                                                       a0/counter_7
    SLICE_X30Y85.D3      net (fanout=1)        0.137   a0/counter<7>
    SLICE_X30Y85.CLK     Tah         (-Th)     0.025   a0/counter<7>
                                                       a0/counter<7>_rt
                                                       a0/Mcount_counter_cy<7>
                                                       a0/counter_7
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.139ns logic, 0.137ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point a0/counter_11 (SLICE_X30Y86.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               a0/counter_11 (FF)
  Destination:          a0/counter_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: a0/counter_11 to a0/counter_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y86.DQ      Tcko                  0.164   a0/counter<11>
                                                       a0/counter_11
    SLICE_X30Y86.D3      net (fanout=1)        0.137   a0/counter<11>
    SLICE_X30Y86.CLK     Tah         (-Th)     0.025   a0/counter<11>
                                                       a0/counter<11>_rt
                                                       a0/Mcount_counter_cy<11>
                                                       a0/counter_11
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.139ns logic, 0.137ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: a0/counter<3>/CLK
  Logical resource: a0/counter_0/CK
  Location pin: SLICE_X30Y84.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: a0/counter<3>/CLK
  Logical resource: a0/counter_0/CK
  Location pin: SLICE_X30Y84.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.682|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 351 paths, 0 nets, and 40 connections

Design statistics:
   Minimum period:   2.682ns{1}   (Maximum frequency: 372.856MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 04 15:09:46 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4966 MB



