{ "name": "module_name",
  "addr_width": 32,
  "data_width": 32,
  "register": [
      {
      "name": "reg0",
      "mode": "rw",
      "type": "record",
      "entries": [
        {"name": "run", "type": "sl"},
        {"name": "test_word", "type": "slv", "length": 8}
      ],
      "description": "Register 0. Record of std_logic and std_logic_vector."
      },
      {
      "name": "reg1",
      "mode": "rw",
      "type": "default",
      "description": "Register 1. Default data length."
      },
      {
      "name": "reg2",
      "mode": "rw",
      "type": "sl",
      "description": "Register 2. Single bit."
      },
      {
      "name": "reg3",
      "mode": "ro",
      "type": "default",
      "description": "Register 3. Default data length."
      },
      {
      "name": "reg4",
      "mode": "ro",
      "type": "record",
      "entries": [
        {"name": "test", "type": "slv", "length": 6},
        {"name": "test2", "type": "sl"}
      ],
      "description": "Register 4. Record of slv[5:0] and sl."
      }
    ],
    "description": "Module name does things..."
}
