head	1.1;
access;
symbols
	binutils-2_24-branch:1.1.0.4
	binutils-2_24-branchpoint:1.1
	binutils-2_23_2:1.1.2.1
	binutils-2_23_1:1.1.2.1
	binutils-2_23:1.1.2.1
	binutils-2_23-branch:1.1.0.2
	binutils_latest_snapshot:1.1;
locks; strict;
comment	@# @;


1.1
date	2012.08.13.14.52.46;	author nickc;	state Exp;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2012.08.16.09.21.47;	author nickc;	state Exp;
branches;
next	;


desc
@@


1.1
log
@Add support for 64-bit ARM architecture: AArch64
@
text
@

	.macro iterate_regs_types macro_name reg
	.irp index, 0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15
	.irp regs, 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30
	\macro_name \regs b \index \reg
	.endr
	.endr

	.irp index, 0,1,2,3,4,5,6,7
	.irp regs, 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30
	\macro_name \regs h \index \reg
	.endr
	.endr

	.irp index, 0,1,2,3
	.irp regs, 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30
	\macro_name \regs s \index \reg
	.endr
	.endr
	.endm

	.macro ins_mov_main reg_num type index xw_reg 
	ins v\reg_num\().\type[\index], \xw_reg\reg_num
	mov v\reg_num\().\type[\index], \xw_reg\reg_num
	.endm

	.macro ins_mov_element reg_num type index null
	ins v\reg_num\().\type[\index], v\reg_num\().\type[\index] 
	mov v\reg_num\().\type[\index], v\reg_num\().\type[\index] 
	.endm

	.text
	iterate_regs_types macro_name=ins_mov_main reg=w
	iterate_regs_types macro_name=ins_mov_element

	.irp reg, 1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21,22,23,24,25,26,27,28,29,30
	ins v\reg\().d[0], x\reg
	mov v\reg\().d[0], x\reg
	ins v\reg\().d[1], x\reg
	mov v\reg\().d[1], x\reg

	ins v\reg\().d[0], v\reg\().d[1] 
	mov v\reg\().d[0], v\reg\().d[1] 
	ins v\reg\().d[1], v\reg\().d[0] 
	mov v\reg\().d[1], v\reg\().d[0] 
	.endr
	
@


1.1.2.1
log
@Add support for 64-bit ARM architecture: aarch64
@
text
@@

