#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Jun  1 09:44:32 2023
# Process ID: 272
# Current directory: C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.runs/impl_1
# Command line: vivado.exe -log TOP_BoardTest.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source TOP_BoardTest.tcl -notrace
# Log file: C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.runs/impl_1/TOP_BoardTest.vdi
# Journal file: C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source TOP_BoardTest.tcl -notrace
Command: link_design -top TOP_BoardTest -part xc7a200tfbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Netlist 29-17] Analyzing 1037 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.srcs/sources_1/ip/DgLk_RefClk/DgLk_RefClk_board.xdc] for cell 'REFC/inst'
Finished Parsing XDC File [c:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.srcs/sources_1/ip/DgLk_RefClk/DgLk_RefClk_board.xdc] for cell 'REFC/inst'
Parsing XDC File [c:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.srcs/sources_1/ip/DgLk_RefClk/DgLk_RefClk.xdc] for cell 'REFC/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.srcs/sources_1/ip/DgLk_RefClk/DgLk_RefClk.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.srcs/sources_1/ip/DgLk_RefClk/DgLk_RefClk.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1568.352 ; gain = 638.363
Finished Parsing XDC File [c:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.srcs/sources_1/ip/DgLk_RefClk/DgLk_RefClk.xdc] for cell 'REFC/inst'
Parsing XDC File [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/Constraints/ADC.xdc]
Finished Parsing XDC File [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/Constraints/ADC.xdc]
Parsing XDC File [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/Constraints/DAC.xdc]
Finished Parsing XDC File [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/Constraints/DAC.xdc]
Parsing XDC File [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/Constraints/DDS.xdc]
Finished Parsing XDC File [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/Constraints/DDS.xdc]
Parsing XDC File [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/Constraints/FT2232H.xdc]
WARNING: [Vivado 12-584] No ports matched 'FT_ST[0]'. [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/Constraints/FT2232H.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/Constraints/FT2232H.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'FT_ST[1]'. [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/Constraints/FT2232H.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/Constraints/FT2232H.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/Constraints/FT2232H.xdc]
Parsing XDC File [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/Constraints/GPIO.xdc]
WARNING: [Vivado 12-584] No ports matched 'IO_J19'. [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/Constraints/GPIO.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/Constraints/GPIO.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/Constraints/GPIO.xdc]
Parsing XDC File [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/Constraints/Primary.xdc]
Finished Parsing XDC File [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/Constraints/Primary.xdc]
Parsing XDC File [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/Constraints/Timing.xdc]
Finished Parsing XDC File [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/Constraints/Timing.xdc]
Parsing XDC File [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.srcs/constrs_1/new/m_Timing.xdc]
Finished Parsing XDC File [C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.srcs/constrs_1/new/m_Timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1577.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

9 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1577.469 ; gain = 1188.672
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port AT0_SPI[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port AT0_SPI[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port AT0_SPI[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port AT0_SPI[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port AT1_SPI[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port AT1_SPI[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port AT1_SPI[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port AT1_SPI[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DS0_SPI[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DS0_SPI[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DS0_SPI[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DS0_SPI[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DS1_SPI[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DS1_SPI[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DS1_SPI[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DS1_SPI[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port FT_AD[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port FT_AD[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port LMK_SPI[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port LMK_SPI[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port LMK_SPI[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port LMK_SPI[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ROM_SPI[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ROM_SPI[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ROM_SPI[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ROM_SPI[3] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 26 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.469 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ce4929d8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1577.605 ; gain = 0.137

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "fe95a310af6976e1".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.136 . Memory (MB): peak = 1807.426 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1c841f425

Time (s): cpu = 00:00:10 ; elapsed = 00:01:40 . Memory (MB): peak = 1807.426 ; gain = 104.113

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 268fcc19c

Time (s): cpu = 00:00:13 ; elapsed = 00:01:43 . Memory (MB): peak = 1807.426 ; gain = 104.113
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Retarget, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 2978072f8

Time (s): cpu = 00:00:14 ; elapsed = 00:01:43 . Memory (MB): peak = 1807.426 ; gain = 104.113
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 18 cells
INFO: [Opt 31-1021] In phase Constant propagation, 64 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 2422a9660

Time (s): cpu = 00:00:15 ; elapsed = 00:01:44 . Memory (MB): peak = 1807.426 ; gain = 104.113
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 432 cells
INFO: [Opt 31-1021] In phase Sweep, 1042 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 2422a9660

Time (s): cpu = 00:00:16 ; elapsed = 00:01:45 . Memory (MB): peak = 1807.426 ; gain = 104.113
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 2422a9660

Time (s): cpu = 00:00:17 ; elapsed = 00:01:46 . Memory (MB): peak = 1807.426 ; gain = 104.113
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 2422a9660

Time (s): cpu = 00:00:17 ; elapsed = 00:01:46 . Memory (MB): peak = 1807.426 ; gain = 104.113
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              12  |                                             67  |
|  Constant propagation         |               0  |              18  |                                             64  |
|  Sweep                        |               0  |             432  |                                           1042  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1807.426 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1dbfb5ae8

Time (s): cpu = 00:00:17 ; elapsed = 00:01:47 . Memory (MB): peak = 1807.426 ; gain = 104.113

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.069 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 73 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 37 newly gated: 64 Total Ports: 146
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 1ba78f292

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.498 . Memory (MB): peak = 2305.531 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1ba78f292

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2305.531 ; gain = 498.105

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 17650e814

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2305.531 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 17650e814

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2305.531 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2305.531 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 17650e814

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2305.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 29 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:04 ; elapsed = 00:02:18 . Memory (MB): peak = 2305.531 ; gain = 728.062
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2305.531 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2305.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.runs/impl_1/TOP_BoardTest_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2305.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file TOP_BoardTest_drc_opted.rpt -pb TOP_BoardTest_drc_opted.pb -rpx TOP_BoardTest_drc_opted.rpx
Command: report_drc -file TOP_BoardTest_drc_opted.rpt -pb TOP_BoardTest_drc_opted.pb -rpx TOP_BoardTest_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.runs/impl_1/TOP_BoardTest_drc_opted.rpt.
report_drc completed successfully
Command: read_checkpoint -auto_incremental -incremental C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.srcs/utils_1/imports/impl_1/TOP_BoardTest_routed.dcp

Starting Incremental read checkpoint Task

Phase 1 Process Reference Checkpoint Netlist
INFO: [Netlist 29-17] Analyzing 1184 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2305.531 ; gain = 0.000
WARNING: [Project 1-964] Net Matching is less than the threshold needed to run Incremental flow. Switching to default Implementation flow

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2305.531 ; gain = 0.000
read_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2305.531 ; gain = 0.000
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port AT0_SPI[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port AT0_SPI[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port AT0_SPI[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port AT0_SPI[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port AT1_SPI[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port AT1_SPI[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port AT1_SPI[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port AT1_SPI[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DS0_SPI[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DS0_SPI[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DS0_SPI[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DS0_SPI[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DS1_SPI[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DS1_SPI[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DS1_SPI[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port DS1_SPI[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port FT_AD[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port FT_AD[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port LMK_SPI[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port LMK_SPI[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port LMK_SPI[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port LMK_SPI[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ROM_SPI[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ROM_SPI[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ROM_SPI[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ROM_SPI[3] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 26 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2305.531 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e18e316a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 2305.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2305.531 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a15590a4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2305.531 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13e8849d6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2305.531 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13e8849d6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2305.531 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 13e8849d6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 2305.531 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 183dd40df

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2305.531 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net FDS0/PPLN/DS0_IOUPD_OBUF. Replicated 28 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 28 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 28 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 2305.531 ; gain = 0.000
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2305.531 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |           28  |              0  |                     1  |           0  |           1  |  00:00:02  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |           28  |              0  |                     1  |           0  |           5  |  00:00:02  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1b1b92a58

Time (s): cpu = 00:01:34 ; elapsed = 00:00:56 . Memory (MB): peak = 2305.531 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 252119013

Time (s): cpu = 00:01:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2305.531 ; gain = 0.000
Phase 2 Global Placement | Checksum: 252119013

Time (s): cpu = 00:01:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2305.531 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e6bf9087

Time (s): cpu = 00:01:46 ; elapsed = 00:01:04 . Memory (MB): peak = 2305.531 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d5c79a48

Time (s): cpu = 00:01:54 ; elapsed = 00:01:09 . Memory (MB): peak = 2305.531 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 165a8009f

Time (s): cpu = 00:01:55 ; elapsed = 00:01:10 . Memory (MB): peak = 2305.531 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dbcc51ec

Time (s): cpu = 00:01:55 ; elapsed = 00:01:10 . Memory (MB): peak = 2305.531 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 110cc21e3

Time (s): cpu = 00:02:04 ; elapsed = 00:01:15 . Memory (MB): peak = 2305.531 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1bf9a8228

Time (s): cpu = 00:02:26 ; elapsed = 00:01:36 . Memory (MB): peak = 2305.531 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1e97b1ee3

Time (s): cpu = 00:02:31 ; elapsed = 00:01:41 . Memory (MB): peak = 2305.531 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 154ff8147

Time (s): cpu = 00:02:31 ; elapsed = 00:01:42 . Memory (MB): peak = 2305.531 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 154ff8147

Time (s): cpu = 00:02:32 ; elapsed = 00:01:42 . Memory (MB): peak = 2305.531 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12fd1d18b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net SRET/FACS/f_read_reg_rep__1_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 12fd1d18b

Time (s): cpu = 00:02:45 ; elapsed = 00:01:50 . Memory (MB): peak = 2305.531 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.500. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 748c5de4

Time (s): cpu = 00:02:53 ; elapsed = 00:01:58 . Memory (MB): peak = 2305.531 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 748c5de4

Time (s): cpu = 00:02:53 ; elapsed = 00:01:59 . Memory (MB): peak = 2305.531 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 748c5de4

Time (s): cpu = 00:02:53 ; elapsed = 00:01:59 . Memory (MB): peak = 2305.531 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 748c5de4

Time (s): cpu = 00:02:54 ; elapsed = 00:01:59 . Memory (MB): peak = 2305.531 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2305.531 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 9fd29c42

Time (s): cpu = 00:02:54 ; elapsed = 00:02:00 . Memory (MB): peak = 2305.531 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 9fd29c42

Time (s): cpu = 00:02:54 ; elapsed = 00:02:00 . Memory (MB): peak = 2305.531 ; gain = 0.000
Ending Placer Task | Checksum: 8ce5c23e

Time (s): cpu = 00:02:54 ; elapsed = 00:02:00 . Memory (MB): peak = 2305.531 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 56 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:58 ; elapsed = 00:02:02 . Memory (MB): peak = 2305.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2305.531 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2305.531 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.runs/impl_1/TOP_BoardTest_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 2305.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file TOP_BoardTest_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 2305.531 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file TOP_BoardTest_utilization_placed.rpt -pb TOP_BoardTest_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file TOP_BoardTest_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.825 . Memory (MB): peak = 2305.531 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: ce381b1 ConstDB: 0 ShapeSum: 8002408d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 4f4d6643

Time (s): cpu = 00:01:16 ; elapsed = 00:01:00 . Memory (MB): peak = 2305.531 ; gain = 0.000
Post Restoration Checksum: NetGraph: 10977810 NumContArr: 3eb5ee33 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 4f4d6643

Time (s): cpu = 00:01:17 ; elapsed = 00:01:00 . Memory (MB): peak = 2317.543 ; gain = 12.012

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 4f4d6643

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 2328.309 ; gain = 22.777

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 4f4d6643

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 2328.309 ; gain = 22.777
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1513c64de

Time (s): cpu = 00:01:34 ; elapsed = 00:01:12 . Memory (MB): peak = 2406.852 ; gain = 101.320
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.310  | TNS=0.000  | WHS=-0.446 | THS=-859.117|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 13c0ee507

Time (s): cpu = 00:01:45 ; elapsed = 00:01:18 . Memory (MB): peak = 2463.547 ; gain = 158.016
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.310  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 15b8b22cb

Time (s): cpu = 00:01:45 ; elapsed = 00:01:19 . Memory (MB): peak = 2463.547 ; gain = 158.016
Phase 2 Router Initialization | Checksum: 1147aa1de

Time (s): cpu = 00:01:45 ; elapsed = 00:01:19 . Memory (MB): peak = 2463.547 ; gain = 158.016

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 44350
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 44350
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14b71bf3d

Time (s): cpu = 00:02:01 ; elapsed = 00:01:28 . Memory (MB): peak = 2492.301 ; gain = 186.770

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14366
 Number of Nodes with overlaps = 3566
 Number of Nodes with overlaps = 1105
 Number of Nodes with overlaps = 351
 Number of Nodes with overlaps = 97
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.080  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16fef0997

Time (s): cpu = 00:03:51 ; elapsed = 00:02:32 . Memory (MB): peak = 2492.301 ; gain = 186.770
Phase 4 Rip-up And Reroute | Checksum: 16fef0997

Time (s): cpu = 00:03:52 ; elapsed = 00:02:33 . Memory (MB): peak = 2492.301 ; gain = 186.770

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15ee93e43

Time (s): cpu = 00:03:54 ; elapsed = 00:02:34 . Memory (MB): peak = 2492.301 ; gain = 186.770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.087  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 119933542

Time (s): cpu = 00:03:54 ; elapsed = 00:02:35 . Memory (MB): peak = 2492.301 ; gain = 186.770

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 119933542

Time (s): cpu = 00:03:55 ; elapsed = 00:02:35 . Memory (MB): peak = 2492.301 ; gain = 186.770
Phase 5 Delay and Skew Optimization | Checksum: 119933542

Time (s): cpu = 00:03:55 ; elapsed = 00:02:35 . Memory (MB): peak = 2492.301 ; gain = 186.770

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19c8713e7

Time (s): cpu = 00:03:58 ; elapsed = 00:02:37 . Memory (MB): peak = 2492.301 ; gain = 186.770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.087  | TNS=0.000  | WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1780cb206

Time (s): cpu = 00:03:58 ; elapsed = 00:02:37 . Memory (MB): peak = 2492.301 ; gain = 186.770
Phase 6 Post Hold Fix | Checksum: 1780cb206

Time (s): cpu = 00:03:58 ; elapsed = 00:02:37 . Memory (MB): peak = 2492.301 ; gain = 186.770

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.56959 %
  Global Horizontal Routing Utilization  = 6.06887 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 147c5cdb8

Time (s): cpu = 00:03:59 ; elapsed = 00:02:38 . Memory (MB): peak = 2492.301 ; gain = 186.770

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 147c5cdb8

Time (s): cpu = 00:03:59 ; elapsed = 00:02:38 . Memory (MB): peak = 2492.301 ; gain = 186.770

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10e597ca1

Time (s): cpu = 00:04:06 ; elapsed = 00:02:45 . Memory (MB): peak = 2492.301 ; gain = 186.770

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.087  | TNS=0.000  | WHS=0.045  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 10e597ca1

Time (s): cpu = 00:04:06 ; elapsed = 00:02:46 . Memory (MB): peak = 2492.301 ; gain = 186.770
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:06 ; elapsed = 00:02:46 . Memory (MB): peak = 2492.301 ; gain = 186.770

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 56 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:11 ; elapsed = 00:02:49 . Memory (MB): peak = 2492.301 ; gain = 186.770
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2492.301 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 2492.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.runs/impl_1/TOP_BoardTest_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2492.301 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file TOP_BoardTest_drc_routed.rpt -pb TOP_BoardTest_drc_routed.pb -rpx TOP_BoardTest_drc_routed.rpx
Command: report_drc -file TOP_BoardTest_drc_routed.rpt -pb TOP_BoardTest_drc_routed.pb -rpx TOP_BoardTest_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.runs/impl_1/TOP_BoardTest_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2492.301 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file TOP_BoardTest_methodology_drc_routed.rpt -pb TOP_BoardTest_methodology_drc_routed.pb -rpx TOP_BoardTest_methodology_drc_routed.rpx
Command: report_methodology -file TOP_BoardTest_methodology_drc_routed.rpt -pb TOP_BoardTest_methodology_drc_routed.pb -rpx TOP_BoardTest_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.runs/impl_1/TOP_BoardTest_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2492.301 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file TOP_BoardTest_power_routed.rpt -pb TOP_BoardTest_power_summary_routed.pb -rpx TOP_BoardTest_power_routed.rpx
Command: report_power -file TOP_BoardTest_power_routed.rpt -pb TOP_BoardTest_power_summary_routed.pb -rpx TOP_BoardTest_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
117 Infos, 57 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2505.180 ; gain = 12.879
INFO: [runtcl-4] Executing : report_route_status -file TOP_BoardTest_route_status.rpt -pb TOP_BoardTest_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file TOP_BoardTest_timing_summary_routed.rpt -pb TOP_BoardTest_timing_summary_routed.pb -rpx TOP_BoardTest_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file TOP_BoardTest_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file TOP_BoardTest_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file TOP_BoardTest_bus_skew_routed.rpt -pb TOP_BoardTest_bus_skew_routed.pb -rpx TOP_BoardTest_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force TOP_BoardTest.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 25 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[14]... and (the first 15 of 23 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./TOP_BoardTest.bit...
Writing bitstream ./TOP_BoardTest.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/FPGA_Lib/20230416_DigiLock/BoardTest_RTMQ/BoardTest_RTMQ.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jun  1 09:54:30 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
137 Infos, 59 Warnings, 3 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:03 ; elapsed = 00:00:48 . Memory (MB): peak = 3028.402 ; gain = 523.223
INFO: [Common 17-206] Exiting Vivado at Thu Jun  1 09:54:30 2023...
