module UnidadeControle (
    input  [6:0] Opcode,
    output reg RegWrite,
    output reg ALUSrc,
    output reg MemRead,
    output reg MemWrite,
    output reg MemToReg,
    output reg Branch,
    output reg Jump,
    output reg [1:0] ALUOp
);

    always @(*) begin

        RegWrite = 0;
        ALUSrc   = 0;
        MemRead  = 0;
        MemWrite = 0;
        MemToReg = 0;
        Branch   = 0;
        Jump     = 0;
        ALUOp    = 2'b00;

        case(Opcode)

            7'b0110011: begin // R-type
                RegWrite = 1;
                ALUSrc   = 0;
                ALUOp    = 2'b10;
            end

            7'b0010011: begin // I-type
                RegWrite = 1;
                ALUSrc   = 1;
                ALUOp    = 2'b11;
            end

            7'b0000011: begin // LW
                RegWrite = 1;
                ALUSrc   = 1;
                MemRead  = 1;
                MemToReg = 1;
                ALUOp    = 2'b00;
            end

            7'b0100011: begin // SW
                MemWrite = 1;
                ALUSrc   = 1;
                ALUOp    = 2'b00;
            end

            7'b1100011: begin // Branch
                Branch = 1;
                ALUOp  = 2'b01;
            end

            7'b1101111: begin // JAL
                RegWrite = 1;
                Jump     = 1;
            end

            7'b1100111: begin // JALR
                RegWrite = 1;
                ALUSrc   = 1;
                Jump     = 1;
            end

            7'b0110111: begin // LUI
                RegWrite = 1;
                ALUSrc   = 1;
            end

            7'b0010111: begin // AUIPC
                RegWrite = 1;
                ALUSrc   = 1;
            end

        endcase
    end

endmodule