<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="Test2/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="Test2/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="Test2/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="Test2/simulation/submodules/Test2_onchip_memory2_0.hex"
   type="HEX"
   library="onchip_memory2_0" />
 <file
   path="Test2/simulation/submodules/Test2_onchip_memory2_0.v"
   type="VERILOG"
   library="onchip_memory2_0" />
 <file path="Test2/simulation/Test2.v" type="VERILOG" />
 <topLevel name="Test2" />
 <deviceFamily name="cycloneii" />
 <modelMap
   controllerPath="Test2.onchip_memory2_0"
   modelPath="Test2.onchip_memory2_0" />
</simPackage>
