
SN_Keyboard_assistant.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008a5c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b74  08008bec  08008bec  00009bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009760  08009760  0000b0c8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009760  08009760  0000a760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009768  08009768  0000b0c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009768  08009768  0000a768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800976c  0800976c  0000a76c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c8  20000000  08009770  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008bc  200000c8  08009838  0000b0c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000984  08009838  0000b984  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b0c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011e0c  00000000  00000000  0000b0f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000037ce  00000000  00000000  0001cf04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e38  00000000  00000000  000206d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a7e  00000000  00000000  00021510  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028f02  00000000  00000000  00021f8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001265d  00000000  00000000  0004ae90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ec31f  00000000  00000000  0005d4ed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014980c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004138  00000000  00000000  00149850  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  0014d988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000c8 	.word	0x200000c8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08008bd4 	.word	0x08008bd4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000cc 	.word	0x200000cc
 80001cc:	08008bd4 	.word	0x08008bd4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <Lesson_Leds_AllOff>:
static bool lessonFinished = false;

/* Static helper functions for LED control */

/// Turn **all** LEDs (step LEDs and the error LED) off.
static void Lesson_Leds_AllOff(void) {
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0
    for (size_t i = 0; i < LESSON_STEP_COUNT; ++i) {
 80002a6:	2300      	movs	r3, #0
 80002a8:	607b      	str	r3, [r7, #4]
 80002aa:	e00e      	b.n	80002ca <Lesson_Leds_AllOff+0x2a>
        HAL_GPIO_WritePin(noteLedPorts[i], noteLedPins[i], GPIO_PIN_RESET);
 80002ac:	4a0d      	ldr	r2, [pc, #52]	@ (80002e4 <Lesson_Leds_AllOff+0x44>)
 80002ae:	687b      	ldr	r3, [r7, #4]
 80002b0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80002b4:	4a0c      	ldr	r2, [pc, #48]	@ (80002e8 <Lesson_Leds_AllOff+0x48>)
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80002bc:	2200      	movs	r2, #0
 80002be:	4619      	mov	r1, r3
 80002c0:	f001 f9d4 	bl	800166c <HAL_GPIO_WritePin>
    for (size_t i = 0; i < LESSON_STEP_COUNT; ++i) {
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	3301      	adds	r3, #1
 80002c8:	607b      	str	r3, [r7, #4]
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	2b03      	cmp	r3, #3
 80002ce:	d9ed      	bls.n	80002ac <Lesson_Leds_AllOff+0xc>
    }
    HAL_GPIO_WritePin(LESSON_ERROR_LED_PORT, LESSON_ERROR_LED_PIN, GPIO_PIN_RESET);
 80002d0:	2200      	movs	r2, #0
 80002d2:	2102      	movs	r1, #2
 80002d4:	4805      	ldr	r0, [pc, #20]	@ (80002ec <Lesson_Leds_AllOff+0x4c>)
 80002d6:	f001 f9c9 	bl	800166c <HAL_GPIO_WritePin>
}
 80002da:	bf00      	nop
 80002dc:	3708      	adds	r7, #8
 80002de:	46bd      	mov	sp, r7
 80002e0:	bd80      	pop	{r7, pc}
 80002e2:	bf00      	nop
 80002e4:	080095d4 	.word	0x080095d4
 80002e8:	080095e4 	.word	0x080095e4
 80002ec:	48000800 	.word	0x48000800

080002f0 <Lesson_Led_NoteOn>:

/// Turn on the LED for a specific lesson step index.
static void Lesson_Led_NoteOn(size_t stepIndex) {
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b082      	sub	sp, #8
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
    if (stepIndex < LESSON_STEP_COUNT) {
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	2b03      	cmp	r3, #3
 80002fc:	d80b      	bhi.n	8000316 <Lesson_Led_NoteOn+0x26>
        HAL_GPIO_WritePin(noteLedPorts[stepIndex], noteLedPins[stepIndex], GPIO_PIN_SET);
 80002fe:	4a08      	ldr	r2, [pc, #32]	@ (8000320 <Lesson_Led_NoteOn+0x30>)
 8000300:	687b      	ldr	r3, [r7, #4]
 8000302:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000306:	4a07      	ldr	r2, [pc, #28]	@ (8000324 <Lesson_Led_NoteOn+0x34>)
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800030e:	2201      	movs	r2, #1
 8000310:	4619      	mov	r1, r3
 8000312:	f001 f9ab 	bl	800166c <HAL_GPIO_WritePin>
    }
}
 8000316:	bf00      	nop
 8000318:	3708      	adds	r7, #8
 800031a:	46bd      	mov	sp, r7
 800031c:	bd80      	pop	{r7, pc}
 800031e:	bf00      	nop
 8000320:	080095d4 	.word	0x080095d4
 8000324:	080095e4 	.word	0x080095e4

08000328 <Lesson_Led_NoteOff>:

/// Turn off the LED for a specific lesson step index.
static void Lesson_Led_NoteOff(size_t stepIndex) {
 8000328:	b580      	push	{r7, lr}
 800032a:	b082      	sub	sp, #8
 800032c:	af00      	add	r7, sp, #0
 800032e:	6078      	str	r0, [r7, #4]
    if (stepIndex < LESSON_STEP_COUNT) {
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	2b03      	cmp	r3, #3
 8000334:	d80b      	bhi.n	800034e <Lesson_Led_NoteOff+0x26>
        HAL_GPIO_WritePin(noteLedPorts[stepIndex], noteLedPins[stepIndex], GPIO_PIN_RESET);
 8000336:	4a08      	ldr	r2, [pc, #32]	@ (8000358 <Lesson_Led_NoteOff+0x30>)
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800033e:	4a07      	ldr	r2, [pc, #28]	@ (800035c <Lesson_Led_NoteOff+0x34>)
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000346:	2200      	movs	r2, #0
 8000348:	4619      	mov	r1, r3
 800034a:	f001 f98f 	bl	800166c <HAL_GPIO_WritePin>
    }
}
 800034e:	bf00      	nop
 8000350:	3708      	adds	r7, #8
 8000352:	46bd      	mov	sp, r7
 8000354:	bd80      	pop	{r7, pc}
 8000356:	bf00      	nop
 8000358:	080095d4 	.word	0x080095d4
 800035c:	080095e4 	.word	0x080095e4

08000360 <Lesson_Led_ErrorFeedback>:

/// Briefly flash the error LED to indicate a wrong note (blocking delay).
static void Lesson_Led_ErrorFeedback(void) {
 8000360:	b580      	push	{r7, lr}
 8000362:	af00      	add	r7, sp, #0
    // Turn on error LED, wait, then turn it off
    HAL_GPIO_WritePin(LESSON_ERROR_LED_PORT, LESSON_ERROR_LED_PIN, GPIO_PIN_SET);
 8000364:	2201      	movs	r2, #1
 8000366:	2102      	movs	r1, #2
 8000368:	4806      	ldr	r0, [pc, #24]	@ (8000384 <Lesson_Led_ErrorFeedback+0x24>)
 800036a:	f001 f97f 	bl	800166c <HAL_GPIO_WritePin>
    HAL_Delay(100);  // ~100 ms blink; in a real application, consider using a timer or non-blocking method
 800036e:	2064      	movs	r0, #100	@ 0x64
 8000370:	f000 fe9c 	bl	80010ac <HAL_Delay>
    HAL_GPIO_WritePin(LESSON_ERROR_LED_PORT, LESSON_ERROR_LED_PIN, GPIO_PIN_RESET);
 8000374:	2200      	movs	r2, #0
 8000376:	2102      	movs	r1, #2
 8000378:	4802      	ldr	r0, [pc, #8]	@ (8000384 <Lesson_Led_ErrorFeedback+0x24>)
 800037a:	f001 f977 	bl	800166c <HAL_GPIO_WritePin>
}
 800037e:	bf00      	nop
 8000380:	bd80      	pop	{r7, pc}
 8000382:	bf00      	nop
 8000384:	48000800 	.word	0x48000800

08000388 <Lesson_Led_SuccessFeedback>:

/// Flash all note LEDs in unison to indicate lesson success (blocking pattern).
static void Lesson_Led_SuccessFeedback(void) {
 8000388:	b580      	push	{r7, lr}
 800038a:	b084      	sub	sp, #16
 800038c:	af00      	add	r7, sp, #0
    // Blink all step LEDs together a few times
    for (int i = 0; i < 3; ++i) {
 800038e:	2300      	movs	r3, #0
 8000390:	60fb      	str	r3, [r7, #12]
 8000392:	e032      	b.n	80003fa <Lesson_Led_SuccessFeedback+0x72>
        // Turn all note LEDs on
        for (size_t j = 0; j < LESSON_STEP_COUNT; ++j) {
 8000394:	2300      	movs	r3, #0
 8000396:	60bb      	str	r3, [r7, #8]
 8000398:	e00e      	b.n	80003b8 <Lesson_Led_SuccessFeedback+0x30>
            HAL_GPIO_WritePin(noteLedPorts[j], noteLedPins[j], GPIO_PIN_SET);
 800039a:	4a1e      	ldr	r2, [pc, #120]	@ (8000414 <Lesson_Led_SuccessFeedback+0x8c>)
 800039c:	68bb      	ldr	r3, [r7, #8]
 800039e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80003a2:	4a1d      	ldr	r2, [pc, #116]	@ (8000418 <Lesson_Led_SuccessFeedback+0x90>)
 80003a4:	68bb      	ldr	r3, [r7, #8]
 80003a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80003aa:	2201      	movs	r2, #1
 80003ac:	4619      	mov	r1, r3
 80003ae:	f001 f95d 	bl	800166c <HAL_GPIO_WritePin>
        for (size_t j = 0; j < LESSON_STEP_COUNT; ++j) {
 80003b2:	68bb      	ldr	r3, [r7, #8]
 80003b4:	3301      	adds	r3, #1
 80003b6:	60bb      	str	r3, [r7, #8]
 80003b8:	68bb      	ldr	r3, [r7, #8]
 80003ba:	2b03      	cmp	r3, #3
 80003bc:	d9ed      	bls.n	800039a <Lesson_Led_SuccessFeedback+0x12>
        }
        HAL_Delay(200);
 80003be:	20c8      	movs	r0, #200	@ 0xc8
 80003c0:	f000 fe74 	bl	80010ac <HAL_Delay>
        // Turn all note LEDs off
        for (size_t j = 0; j < LESSON_STEP_COUNT; ++j) {
 80003c4:	2300      	movs	r3, #0
 80003c6:	607b      	str	r3, [r7, #4]
 80003c8:	e00e      	b.n	80003e8 <Lesson_Led_SuccessFeedback+0x60>
            HAL_GPIO_WritePin(noteLedPorts[j], noteLedPins[j], GPIO_PIN_RESET);
 80003ca:	4a12      	ldr	r2, [pc, #72]	@ (8000414 <Lesson_Led_SuccessFeedback+0x8c>)
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80003d2:	4a11      	ldr	r2, [pc, #68]	@ (8000418 <Lesson_Led_SuccessFeedback+0x90>)
 80003d4:	687b      	ldr	r3, [r7, #4]
 80003d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80003da:	2200      	movs	r2, #0
 80003dc:	4619      	mov	r1, r3
 80003de:	f001 f945 	bl	800166c <HAL_GPIO_WritePin>
        for (size_t j = 0; j < LESSON_STEP_COUNT; ++j) {
 80003e2:	687b      	ldr	r3, [r7, #4]
 80003e4:	3301      	adds	r3, #1
 80003e6:	607b      	str	r3, [r7, #4]
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	2b03      	cmp	r3, #3
 80003ec:	d9ed      	bls.n	80003ca <Lesson_Led_SuccessFeedback+0x42>
        }
        HAL_Delay(200);
 80003ee:	20c8      	movs	r0, #200	@ 0xc8
 80003f0:	f000 fe5c 	bl	80010ac <HAL_Delay>
    for (int i = 0; i < 3; ++i) {
 80003f4:	68fb      	ldr	r3, [r7, #12]
 80003f6:	3301      	adds	r3, #1
 80003f8:	60fb      	str	r3, [r7, #12]
 80003fa:	68fb      	ldr	r3, [r7, #12]
 80003fc:	2b02      	cmp	r3, #2
 80003fe:	ddc9      	ble.n	8000394 <Lesson_Led_SuccessFeedback+0xc>
    }
    // Ensure error LED is off as well (just in case)
    HAL_GPIO_WritePin(LESSON_ERROR_LED_PORT, LESSON_ERROR_LED_PIN, GPIO_PIN_RESET);
 8000400:	2200      	movs	r2, #0
 8000402:	2102      	movs	r1, #2
 8000404:	4805      	ldr	r0, [pc, #20]	@ (800041c <Lesson_Led_SuccessFeedback+0x94>)
 8000406:	f001 f931 	bl	800166c <HAL_GPIO_WritePin>
}
 800040a:	bf00      	nop
 800040c:	3710      	adds	r7, #16
 800040e:	46bd      	mov	sp, r7
 8000410:	bd80      	pop	{r7, pc}
 8000412:	bf00      	nop
 8000414:	080095d4 	.word	0x080095d4
 8000418:	080095e4 	.word	0x080095e4
 800041c:	48000800 	.word	0x48000800

08000420 <Lesson_Init>:

/* Public API function implementations */

void Lesson_Init(void) {
 8000420:	b580      	push	{r7, lr}
 8000422:	b082      	sub	sp, #8
 8000424:	af00      	add	r7, sp, #0
    // Convert lesson note name strings to MIDI note numbers using NoteNameArray_ToMidi
    NoteParseStatus convStatus = NoteNameArray_ToMidi(lessonNames, LESSON_STEP_COUNT, lessonNotes);
 8000426:	4a15      	ldr	r2, [pc, #84]	@ (800047c <Lesson_Init+0x5c>)
 8000428:	2104      	movs	r1, #4
 800042a:	4815      	ldr	r0, [pc, #84]	@ (8000480 <Lesson_Init+0x60>)
 800042c:	f000 fbf0 	bl	8000c10 <NoteNameArray_ToMidi>
 8000430:	4603      	mov	r3, r0
 8000432:	71fb      	strb	r3, [r7, #7]
    if (convStatus != NOTE_OK) {
 8000434:	79fb      	ldrb	r3, [r7, #7]
 8000436:	2b00      	cmp	r3, #0
 8000438:	d00a      	beq.n	8000450 <Lesson_Init+0x30>
        printf("Lesson_Init: Error parsing lesson note names (status = %d)\r\n", convStatus);
 800043a:	79fb      	ldrb	r3, [r7, #7]
 800043c:	4619      	mov	r1, r3
 800043e:	4811      	ldr	r0, [pc, #68]	@ (8000484 <Lesson_Init+0x64>)
 8000440:	f007 fbb8 	bl	8007bb4 <iprintf>
        // If conversion failed, mark lesson as finished to ignore input (to avoid undefined behavior)
        lessonFinished = true;
 8000444:	4b10      	ldr	r3, [pc, #64]	@ (8000488 <Lesson_Init+0x68>)
 8000446:	2201      	movs	r2, #1
 8000448:	701a      	strb	r2, [r3, #0]
        Lesson_Leds_AllOff();
 800044a:	f7ff ff29 	bl	80002a0 <Lesson_Leds_AllOff>
        return;
 800044e:	e012      	b.n	8000476 <Lesson_Init+0x56>
    }

    // Initialize state
    currentStep = 0;
 8000450:	4b0e      	ldr	r3, [pc, #56]	@ (800048c <Lesson_Init+0x6c>)
 8000452:	2200      	movs	r2, #0
 8000454:	601a      	str	r2, [r3, #0]
    lessonFinished = false;
 8000456:	4b0c      	ldr	r3, [pc, #48]	@ (8000488 <Lesson_Init+0x68>)
 8000458:	2200      	movs	r2, #0
 800045a:	701a      	strb	r2, [r3, #0]
    // Initialize LEDs: all off, then turn on the LED for the first expected note
    Lesson_Leds_AllOff();
 800045c:	f7ff ff20 	bl	80002a0 <Lesson_Leds_AllOff>
    if (LESSON_STEP_COUNT > 0) {
        Lesson_Led_NoteOn(0);
 8000460:	2000      	movs	r0, #0
 8000462:	f7ff ff45 	bl	80002f0 <Lesson_Led_NoteOn>
    }
    printf("Lesson_Init: Ready - first note is %s (MIDI %u)\r\n",
 8000466:	4b06      	ldr	r3, [pc, #24]	@ (8000480 <Lesson_Init+0x60>)
 8000468:	681b      	ldr	r3, [r3, #0]
           lessonNames[0], (unsigned)lessonNotes[0]);
 800046a:	4a04      	ldr	r2, [pc, #16]	@ (800047c <Lesson_Init+0x5c>)
 800046c:	7812      	ldrb	r2, [r2, #0]
    printf("Lesson_Init: Ready - first note is %s (MIDI %u)\r\n",
 800046e:	4619      	mov	r1, r3
 8000470:	4807      	ldr	r0, [pc, #28]	@ (8000490 <Lesson_Init+0x70>)
 8000472:	f007 fb9f 	bl	8007bb4 <iprintf>
}
 8000476:	3708      	adds	r7, #8
 8000478:	46bd      	mov	sp, r7
 800047a:	bd80      	pop	{r7, pc}
 800047c:	200000e4 	.word	0x200000e4
 8000480:	20000000 	.word	0x20000000
 8000484:	08008c00 	.word	0x08008c00
 8000488:	200000ec 	.word	0x200000ec
 800048c:	200000e8 	.word	0x200000e8
 8000490:	08008c40 	.word	0x08008c40

08000494 <Lesson_OnNoteOn>:
        Lesson_Led_NoteOn(0);
    }
    printf("Lesson_Reset: Back to step 1 (note %s)\r\n", lessonNames[0]);
}

void Lesson_OnNoteOn(uint8_t note, uint8_t vel) {
 8000494:	b580      	push	{r7, lr}
 8000496:	b08c      	sub	sp, #48	@ 0x30
 8000498:	af02      	add	r7, sp, #8
 800049a:	4603      	mov	r3, r0
 800049c:	460a      	mov	r2, r1
 800049e:	71fb      	strb	r3, [r7, #7]
 80004a0:	4613      	mov	r3, r2
 80004a2:	71bb      	strb	r3, [r7, #6]
    if (lessonFinished) {
 80004a4:	4b35      	ldr	r3, [pc, #212]	@ (800057c <Lesson_OnNoteOn+0xe8>)
 80004a6:	781b      	ldrb	r3, [r3, #0]
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d163      	bne.n	8000574 <Lesson_OnNoteOn+0xe0>
        // For now, just ignore further notes.
        return;
    }

    // Get the expected MIDI note for the current step
    uint8_t expectedNote = lessonNotes[currentStep];
 80004ac:	4b34      	ldr	r3, [pc, #208]	@ (8000580 <Lesson_OnNoteOn+0xec>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	4a34      	ldr	r2, [pc, #208]	@ (8000584 <Lesson_OnNoteOn+0xf0>)
 80004b2:	5cd3      	ldrb	r3, [r2, r3]
 80004b4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (note == expectedNote) {
 80004b8:	79fa      	ldrb	r2, [r7, #7]
 80004ba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80004be:	429a      	cmp	r2, r3
 80004c0:	d13a      	bne.n	8000538 <Lesson_OnNoteOn+0xa4>
        // Correct note played
        char noteNameBuf[8];
        Midi_ToNoteName(note, noteNameBuf, sizeof(noteNameBuf));
 80004c2:	f107 011c 	add.w	r1, r7, #28
 80004c6:	79fb      	ldrb	r3, [r7, #7]
 80004c8:	2208      	movs	r2, #8
 80004ca:	4618      	mov	r0, r3
 80004cc:	f000 fbd0 	bl	8000c70 <Midi_ToNoteName>
        printf("Lesson: Correct! Note %s (MIDI %u) was the expected note.\r\n",
 80004d0:	79fa      	ldrb	r2, [r7, #7]
 80004d2:	f107 031c 	add.w	r3, r7, #28
 80004d6:	4619      	mov	r1, r3
 80004d8:	482b      	ldr	r0, [pc, #172]	@ (8000588 <Lesson_OnNoteOn+0xf4>)
 80004da:	f007 fb6b 	bl	8007bb4 <iprintf>
               noteNameBuf, (unsigned)note);

        // Turn off LED for this step
        Lesson_Led_NoteOff(currentStep);
 80004de:	4b28      	ldr	r3, [pc, #160]	@ (8000580 <Lesson_OnNoteOn+0xec>)
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	4618      	mov	r0, r3
 80004e4:	f7ff ff20 	bl	8000328 <Lesson_Led_NoteOff>
        // Advance to next step
        currentStep++;
 80004e8:	4b25      	ldr	r3, [pc, #148]	@ (8000580 <Lesson_OnNoteOn+0xec>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	3301      	adds	r3, #1
 80004ee:	4a24      	ldr	r2, [pc, #144]	@ (8000580 <Lesson_OnNoteOn+0xec>)
 80004f0:	6013      	str	r3, [r2, #0]
        if (currentStep >= LESSON_STEP_COUNT) {
 80004f2:	4b23      	ldr	r3, [pc, #140]	@ (8000580 <Lesson_OnNoteOn+0xec>)
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	2b03      	cmp	r3, #3
 80004f8:	d90b      	bls.n	8000512 <Lesson_OnNoteOn+0x7e>
            // All notes completed
            lessonFinished = true;
 80004fa:	4b20      	ldr	r3, [pc, #128]	@ (800057c <Lesson_OnNoteOn+0xe8>)
 80004fc:	2201      	movs	r2, #1
 80004fe:	701a      	strb	r2, [r3, #0]
            printf("Lesson: All %d notes correct! Lesson completed.\r\n", (int)LESSON_STEP_COUNT);
 8000500:	2104      	movs	r1, #4
 8000502:	4822      	ldr	r0, [pc, #136]	@ (800058c <Lesson_OnNoteOn+0xf8>)
 8000504:	f007 fb56 	bl	8007bb4 <iprintf>
            // All LEDs off and success indication
            Lesson_Leds_AllOff();
 8000508:	f7ff feca 	bl	80002a0 <Lesson_Leds_AllOff>
            Lesson_Led_SuccessFeedback();
 800050c:	f7ff ff3c 	bl	8000388 <Lesson_Led_SuccessFeedback>
 8000510:	e031      	b.n	8000576 <Lesson_OnNoteOn+0xe2>
        } else {
            // Turn on LED for the next expected note
            Lesson_Led_NoteOn(currentStep);
 8000512:	4b1b      	ldr	r3, [pc, #108]	@ (8000580 <Lesson_OnNoteOn+0xec>)
 8000514:	681b      	ldr	r3, [r3, #0]
 8000516:	4618      	mov	r0, r3
 8000518:	f7ff feea 	bl	80002f0 <Lesson_Led_NoteOn>
            // (Optional debug) print next expected note name
            printf("Lesson: Next note to play is %s (MIDI %u)\r\n",
 800051c:	4b18      	ldr	r3, [pc, #96]	@ (8000580 <Lesson_OnNoteOn+0xec>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	4a1b      	ldr	r2, [pc, #108]	@ (8000590 <Lesson_OnNoteOn+0xfc>)
 8000522:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
                   lessonNames[currentStep], (unsigned)lessonNotes[currentStep]);
 8000526:	4b16      	ldr	r3, [pc, #88]	@ (8000580 <Lesson_OnNoteOn+0xec>)
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	4a16      	ldr	r2, [pc, #88]	@ (8000584 <Lesson_OnNoteOn+0xf0>)
 800052c:	5cd3      	ldrb	r3, [r2, r3]
            printf("Lesson: Next note to play is %s (MIDI %u)\r\n",
 800052e:	461a      	mov	r2, r3
 8000530:	4818      	ldr	r0, [pc, #96]	@ (8000594 <Lesson_OnNoteOn+0x100>)
 8000532:	f007 fb3f 	bl	8007bb4 <iprintf>
 8000536:	e01e      	b.n	8000576 <Lesson_OnNoteOn+0xe2>
        }
    } else {
        // Wrong note played
        char expName[8], gotName[8];
        Midi_ToNoteName(expectedNote, expName, sizeof(expName));
 8000538:	f107 0114 	add.w	r1, r7, #20
 800053c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000540:	2208      	movs	r2, #8
 8000542:	4618      	mov	r0, r3
 8000544:	f000 fb94 	bl	8000c70 <Midi_ToNoteName>
        Midi_ToNoteName(note, gotName, sizeof(gotName));
 8000548:	f107 010c 	add.w	r1, r7, #12
 800054c:	79fb      	ldrb	r3, [r7, #7]
 800054e:	2208      	movs	r2, #8
 8000550:	4618      	mov	r0, r3
 8000552:	f000 fb8d 	bl	8000c70 <Midi_ToNoteName>
        printf("Lesson: Wrong note! Expected %s (MIDI %u) but got %s (MIDI %u).\r\n",
 8000556:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800055a:	79fb      	ldrb	r3, [r7, #7]
 800055c:	f107 000c 	add.w	r0, r7, #12
 8000560:	f107 0114 	add.w	r1, r7, #20
 8000564:	9300      	str	r3, [sp, #0]
 8000566:	4603      	mov	r3, r0
 8000568:	480b      	ldr	r0, [pc, #44]	@ (8000598 <Lesson_OnNoteOn+0x104>)
 800056a:	f007 fb23 	bl	8007bb4 <iprintf>
               expName, (unsigned)expectedNote, gotName, (unsigned)note);

        // Indicate error (flash error LED). The current step LED stays on.
        Lesson_Led_ErrorFeedback();
 800056e:	f7ff fef7 	bl	8000360 <Lesson_Led_ErrorFeedback>
 8000572:	e000      	b.n	8000576 <Lesson_OnNoteOn+0xe2>
        return;
 8000574:	bf00      	nop
        // Note: currentStep remains the same, user should try the same note again.
    }
}
 8000576:	3728      	adds	r7, #40	@ 0x28
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	200000ec 	.word	0x200000ec
 8000580:	200000e8 	.word	0x200000e8
 8000584:	200000e4 	.word	0x200000e4
 8000588:	08008ca0 	.word	0x08008ca0
 800058c:	08008cdc 	.word	0x08008cdc
 8000590:	20000000 	.word	0x20000000
 8000594:	08008d10 	.word	0x08008d10
 8000598:	08008d3c 	.word	0x08008d3c

0800059c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005a4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005a8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80005ac:	f003 0301 	and.w	r3, r3, #1
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d013      	beq.n	80005dc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005b4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005b8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 80005bc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d00b      	beq.n	80005dc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005c4:	e000      	b.n	80005c8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005c6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005c8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d0f9      	beq.n	80005c6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005d2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80005d6:	687a      	ldr	r2, [r7, #4]
 80005d8:	b2d2      	uxtb	r2, r2
 80005da:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005dc:	687b      	ldr	r3, [r7, #4]
}
 80005de:	4618      	mov	r0, r3
 80005e0:	370c      	adds	r7, #12
 80005e2:	46bd      	mov	sp, r7
 80005e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e8:	4770      	bx	lr
	...

080005ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005f2:	f000 fcdf 	bl	8000fb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005f6:	f000 f8b3 	bl	8000760 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005fa:	f000 f913 	bl	8000824 <MX_GPIO_Init>
  MX_USB_HOST_Init();
 80005fe:	f006 fdfd 	bl	80071fc <MX_USB_HOST_Init>
  /* USER CODE BEGIN 2 */
  printf("\r\n==== SN_Keyboard_assistant started (SWV printf active) ====\r\n");
 8000602:	484a      	ldr	r0, [pc, #296]	@ (800072c <main+0x140>)
 8000604:	f007 fb3e 	bl	8007c84 <puts>

  // Initialize the lesson system (configure LEDs and convert lesson notes)
  Lesson_Init();
 8000608:	f7ff ff0a 	bl	8000420 <Lesson_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USB Host background processing */
    MX_USB_HOST_Process();
 800060c:	f006 fe4c 	bl	80072a8 <MX_USB_HOST_Process>

    /* Log application state changes */
    if (Appli_state != prevState)
 8000610:	4b47      	ldr	r3, [pc, #284]	@ (8000730 <main+0x144>)
 8000612:	781a      	ldrb	r2, [r3, #0]
 8000614:	4b47      	ldr	r3, [pc, #284]	@ (8000734 <main+0x148>)
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	429a      	cmp	r2, r3
 800061a:	d021      	beq.n	8000660 <main+0x74>
    {
      switch (Appli_state)
 800061c:	4b44      	ldr	r3, [pc, #272]	@ (8000730 <main+0x144>)
 800061e:	781b      	ldrb	r3, [r3, #0]
 8000620:	2b03      	cmp	r3, #3
 8000622:	d00e      	beq.n	8000642 <main+0x56>
 8000624:	2b03      	cmp	r3, #3
 8000626:	dc10      	bgt.n	800064a <main+0x5e>
 8000628:	2b01      	cmp	r3, #1
 800062a:	d002      	beq.n	8000632 <main+0x46>
 800062c:	2b02      	cmp	r3, #2
 800062e:	d004      	beq.n	800063a <main+0x4e>
 8000630:	e00b      	b.n	800064a <main+0x5e>
      {
        case APPLICATION_START:
          printf("State: APPLICATION_START (device connected)\r\n");
 8000632:	4841      	ldr	r0, [pc, #260]	@ (8000738 <main+0x14c>)
 8000634:	f007 fb26 	bl	8007c84 <puts>
          break;
 8000638:	e00e      	b.n	8000658 <main+0x6c>
        case APPLICATION_READY:
          printf("State: APPLICATION_READY (MIDI class active)\r\n");
 800063a:	4840      	ldr	r0, [pc, #256]	@ (800073c <main+0x150>)
 800063c:	f007 fb22 	bl	8007c84 <puts>
          break;
 8000640:	e00a      	b.n	8000658 <main+0x6c>
        case APPLICATION_DISCONNECT:
          printf("State: APPLICATION_DISCONNECT (device disconnected)\r\n");
 8000642:	483f      	ldr	r0, [pc, #252]	@ (8000740 <main+0x154>)
 8000644:	f007 fb1e 	bl	8007c84 <puts>
          break;
 8000648:	e006      	b.n	8000658 <main+0x6c>
        default:
          printf("State: %d\r\n", Appli_state);
 800064a:	4b39      	ldr	r3, [pc, #228]	@ (8000730 <main+0x144>)
 800064c:	781b      	ldrb	r3, [r3, #0]
 800064e:	4619      	mov	r1, r3
 8000650:	483c      	ldr	r0, [pc, #240]	@ (8000744 <main+0x158>)
 8000652:	f007 faaf 	bl	8007bb4 <iprintf>
          break;
 8000656:	bf00      	nop
      }
      prevState = Appli_state;
 8000658:	4b35      	ldr	r3, [pc, #212]	@ (8000730 <main+0x144>)
 800065a:	781a      	ldrb	r2, [r3, #0]
 800065c:	4b35      	ldr	r3, [pc, #212]	@ (8000734 <main+0x148>)
 800065e:	701a      	strb	r2, [r3, #0]
    }

    /* When device is started or ready -> read MIDI events */
    if (Appli_state == APPLICATION_START || Appli_state == APPLICATION_READY)
 8000660:	4b33      	ldr	r3, [pc, #204]	@ (8000730 <main+0x144>)
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	2b01      	cmp	r3, #1
 8000666:	d003      	beq.n	8000670 <main+0x84>
 8000668:	4b31      	ldr	r3, [pc, #196]	@ (8000730 <main+0x144>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	2b02      	cmp	r3, #2
 800066e:	d15a      	bne.n	8000726 <main+0x13a>
        {
            uint8_t midi_event[4];
            if (USBH_MIDI_GetEvent(&hUsbHostFS, midi_event) == USBH_OK)
 8000670:	f107 0308 	add.w	r3, r7, #8
 8000674:	4619      	mov	r1, r3
 8000676:	4834      	ldr	r0, [pc, #208]	@ (8000748 <main+0x15c>)
 8000678:	f005 f915 	bl	80058a6 <USBH_MIDI_GetEvent>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d143      	bne.n	800070a <main+0x11e>
            {
                uint8_t status  = midi_event[1] & 0xF0;
 8000682:	7a7b      	ldrb	r3, [r7, #9]
 8000684:	f023 030f 	bic.w	r3, r3, #15
 8000688:	73fb      	strb	r3, [r7, #15]
                uint8_t channel = midi_event[1] & 0x0F;
 800068a:	7a7b      	ldrb	r3, [r7, #9]
 800068c:	f003 030f 	and.w	r3, r3, #15
 8000690:	73bb      	strb	r3, [r7, #14]
                uint8_t note    = midi_event[2];
 8000692:	7abb      	ldrb	r3, [r7, #10]
 8000694:	737b      	strb	r3, [r7, #13]
                uint8_t vel     = midi_event[3];
 8000696:	7afb      	ldrb	r3, [r7, #11]
 8000698:	733b      	strb	r3, [r7, #12]

                if (status == 0x90 && vel != 0)  // NOTE ON event
 800069a:	7bfb      	ldrb	r3, [r7, #15]
 800069c:	2b90      	cmp	r3, #144	@ 0x90
 800069e:	d11d      	bne.n	80006dc <main+0xf0>
 80006a0:	7b3b      	ldrb	r3, [r7, #12]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d01a      	beq.n	80006dc <main+0xf0>
                {
                    printf("NOTE ON  - ch:%u note:%u vel:%u\r\n",
 80006a6:	7bb9      	ldrb	r1, [r7, #14]
 80006a8:	7b7a      	ldrb	r2, [r7, #13]
 80006aa:	7b3b      	ldrb	r3, [r7, #12]
 80006ac:	4827      	ldr	r0, [pc, #156]	@ (800074c <main+0x160>)
 80006ae:	f007 fa81 	bl	8007bb4 <iprintf>
                           (unsigned)channel, (unsigned)note, (unsigned)vel);
                    // (Optional) Convert the note number to name for debugging:
                    char noteName[8];
                    if (Midi_ToNoteName(note, noteName, sizeof(noteName)) == NOTE_OK) {
 80006b2:	4639      	mov	r1, r7
 80006b4:	7b7b      	ldrb	r3, [r7, #13]
 80006b6:	2208      	movs	r2, #8
 80006b8:	4618      	mov	r0, r3
 80006ba:	f000 fad9 	bl	8000c70 <Midi_ToNoteName>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d104      	bne.n	80006ce <main+0xe2>
                        printf("          --> Note name: %s\r\n", noteName);
 80006c4:	463b      	mov	r3, r7
 80006c6:	4619      	mov	r1, r3
 80006c8:	4821      	ldr	r0, [pc, #132]	@ (8000750 <main+0x164>)
 80006ca:	f007 fa73 	bl	8007bb4 <iprintf>
                    }
                    // Pass the Note On event to the lesson system for handling
                    Lesson_OnNoteOn(note, vel);
 80006ce:	7b3a      	ldrb	r2, [r7, #12]
 80006d0:	7b7b      	ldrb	r3, [r7, #13]
 80006d2:	4611      	mov	r1, r2
 80006d4:	4618      	mov	r0, r3
 80006d6:	f7ff fedd 	bl	8000494 <Lesson_OnNoteOn>
                {
 80006da:	e024      	b.n	8000726 <main+0x13a>
                }
                else if (status == 0x80 || (status == 0x90 && vel == 0))  // NOTE OFF event
 80006dc:	7bfb      	ldrb	r3, [r7, #15]
 80006de:	2b80      	cmp	r3, #128	@ 0x80
 80006e0:	d005      	beq.n	80006ee <main+0x102>
 80006e2:	7bfb      	ldrb	r3, [r7, #15]
 80006e4:	2b90      	cmp	r3, #144	@ 0x90
 80006e6:	d109      	bne.n	80006fc <main+0x110>
 80006e8:	7b3b      	ldrb	r3, [r7, #12]
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d106      	bne.n	80006fc <main+0x110>
                {
                    printf("NOTE OFF - ch:%u note:%u vel:%u\r\n",
 80006ee:	7bb9      	ldrb	r1, [r7, #14]
 80006f0:	7b7a      	ldrb	r2, [r7, #13]
 80006f2:	7b3b      	ldrb	r3, [r7, #12]
 80006f4:	4817      	ldr	r0, [pc, #92]	@ (8000754 <main+0x168>)
 80006f6:	f007 fa5d 	bl	8007bb4 <iprintf>
 80006fa:	e014      	b.n	8000726 <main+0x13a>
                           (unsigned)channel, (unsigned)note, (unsigned)vel);
                }
                else
                {
                    printf("Other MIDI status: 0x%02X (ch:%u data:%u)\r\n",
 80006fc:	7bf9      	ldrb	r1, [r7, #15]
 80006fe:	7bba      	ldrb	r2, [r7, #14]
 8000700:	7b7b      	ldrb	r3, [r7, #13]
 8000702:	4815      	ldr	r0, [pc, #84]	@ (8000758 <main+0x16c>)
 8000704:	f007 fa56 	bl	8007bb4 <iprintf>
 8000708:	e00d      	b.n	8000726 <main+0x13a>
                           (unsigned)status, (unsigned)channel, (unsigned)note);
                }
            }
        else
        {
          if (HAL_GetTick() - lastEmptyPrintTick >= 1000)
 800070a:	f000 fcc3 	bl	8001094 <HAL_GetTick>
 800070e:	4602      	mov	r2, r0
 8000710:	4b12      	ldr	r3, [pc, #72]	@ (800075c <main+0x170>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	1ad3      	subs	r3, r2, r3
 8000716:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800071a:	d304      	bcc.n	8000726 <main+0x13a>
          {
            //printf("No MIDI events (FIFO empty), Appli_state=%d\r\n", Appli_state);
            lastEmptyPrintTick = HAL_GetTick();
 800071c:	f000 fcba 	bl	8001094 <HAL_GetTick>
 8000720:	4603      	mov	r3, r0
 8000722:	4a0e      	ldr	r2, [pc, #56]	@ (800075c <main+0x170>)
 8000724:	6013      	str	r3, [r2, #0]
          }
        }
    }

    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000726:	f006 fdbf 	bl	80072a8 <MX_USB_HOST_Process>
    MX_USB_HOST_Process();
 800072a:	e76f      	b.n	800060c <main+0x20>
 800072c:	08008d80 	.word	0x08008d80
 8000730:	200004d4 	.word	0x200004d4
 8000734:	200000ed 	.word	0x200000ed
 8000738:	08008dc0 	.word	0x08008dc0
 800073c:	08008df0 	.word	0x08008df0
 8000740:	08008e20 	.word	0x08008e20
 8000744:	08008e58 	.word	0x08008e58
 8000748:	200000fc 	.word	0x200000fc
 800074c:	08008e64 	.word	0x08008e64
 8000750:	08008e88 	.word	0x08008e88
 8000754:	08008ea8 	.word	0x08008ea8
 8000758:	08008ecc 	.word	0x08008ecc
 800075c:	200000f0 	.word	0x200000f0

08000760 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b096      	sub	sp, #88	@ 0x58
 8000764:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000766:	f107 0314 	add.w	r3, r7, #20
 800076a:	2244      	movs	r2, #68	@ 0x44
 800076c:	2100      	movs	r1, #0
 800076e:	4618      	mov	r0, r3
 8000770:	f007 fb9e 	bl	8007eb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000774:	463b      	mov	r3, r7
 8000776:	2200      	movs	r2, #0
 8000778:	601a      	str	r2, [r3, #0]
 800077a:	605a      	str	r2, [r3, #4]
 800077c:	609a      	str	r2, [r3, #8]
 800077e:	60da      	str	r2, [r3, #12]
 8000780:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000782:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000786:	f002 fbd7 	bl	8002f38 <HAL_PWREx_ControlVoltageScaling>
 800078a:	4603      	mov	r3, r0
 800078c:	2b00      	cmp	r3, #0
 800078e:	d001      	beq.n	8000794 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000790:	f000 f8d5 	bl	800093e <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000794:	f002 fbb2 	bl	8002efc <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000798:	4b21      	ldr	r3, [pc, #132]	@ (8000820 <SystemClock_Config+0xc0>)
 800079a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800079e:	4a20      	ldr	r2, [pc, #128]	@ (8000820 <SystemClock_Config+0xc0>)
 80007a0:	f023 0318 	bic.w	r3, r3, #24
 80007a4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80007a8:	2314      	movs	r3, #20
 80007aa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80007ac:	2301      	movs	r3, #1
 80007ae:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80007b0:	2301      	movs	r3, #1
 80007b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80007b4:	2300      	movs	r3, #0
 80007b6:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80007b8:	2360      	movs	r3, #96	@ 0x60
 80007ba:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007bc:	2302      	movs	r3, #2
 80007be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80007c0:	2301      	movs	r3, #1
 80007c2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80007c4:	2301      	movs	r3, #1
 80007c6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 80007c8:	2310      	movs	r3, #16
 80007ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80007cc:	2307      	movs	r3, #7
 80007ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80007d0:	2302      	movs	r3, #2
 80007d2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80007d4:	2302      	movs	r3, #2
 80007d6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007d8:	f107 0314 	add.w	r3, r7, #20
 80007dc:	4618      	mov	r0, r3
 80007de:	f002 fc11 	bl	8003004 <HAL_RCC_OscConfig>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <SystemClock_Config+0x8c>
  {
    Error_Handler();
 80007e8:	f000 f8a9 	bl	800093e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007ec:	230f      	movs	r3, #15
 80007ee:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007f0:	2303      	movs	r3, #3
 80007f2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007f4:	2300      	movs	r3, #0
 80007f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007f8:	2300      	movs	r3, #0
 80007fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007fc:	2300      	movs	r3, #0
 80007fe:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000800:	463b      	mov	r3, r7
 8000802:	2101      	movs	r1, #1
 8000804:	4618      	mov	r0, r3
 8000806:	f002 ffd9 	bl	80037bc <HAL_RCC_ClockConfig>
 800080a:	4603      	mov	r3, r0
 800080c:	2b00      	cmp	r3, #0
 800080e:	d001      	beq.n	8000814 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000810:	f000 f895 	bl	800093e <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8000814:	f003 fca8 	bl	8004168 <HAL_RCCEx_EnableMSIPLLMode>
}
 8000818:	bf00      	nop
 800081a:	3758      	adds	r7, #88	@ 0x58
 800081c:	46bd      	mov	sp, r7
 800081e:	bd80      	pop	{r7, pc}
 8000820:	40021000 	.word	0x40021000

08000824 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	b08a      	sub	sp, #40	@ 0x28
 8000828:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800082a:	f107 0314 	add.w	r3, r7, #20
 800082e:	2200      	movs	r2, #0
 8000830:	601a      	str	r2, [r3, #0]
 8000832:	605a      	str	r2, [r3, #4]
 8000834:	609a      	str	r2, [r3, #8]
 8000836:	60da      	str	r2, [r3, #12]
 8000838:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800083a:	4b37      	ldr	r3, [pc, #220]	@ (8000918 <MX_GPIO_Init+0xf4>)
 800083c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083e:	4a36      	ldr	r2, [pc, #216]	@ (8000918 <MX_GPIO_Init+0xf4>)
 8000840:	f043 0304 	orr.w	r3, r3, #4
 8000844:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000846:	4b34      	ldr	r3, [pc, #208]	@ (8000918 <MX_GPIO_Init+0xf4>)
 8000848:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800084a:	f003 0304 	and.w	r3, r3, #4
 800084e:	613b      	str	r3, [r7, #16]
 8000850:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000852:	4b31      	ldr	r3, [pc, #196]	@ (8000918 <MX_GPIO_Init+0xf4>)
 8000854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000856:	4a30      	ldr	r2, [pc, #192]	@ (8000918 <MX_GPIO_Init+0xf4>)
 8000858:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800085c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800085e:	4b2e      	ldr	r3, [pc, #184]	@ (8000918 <MX_GPIO_Init+0xf4>)
 8000860:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000862:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000866:	60fb      	str	r3, [r7, #12]
 8000868:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800086a:	4b2b      	ldr	r3, [pc, #172]	@ (8000918 <MX_GPIO_Init+0xf4>)
 800086c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800086e:	4a2a      	ldr	r2, [pc, #168]	@ (8000918 <MX_GPIO_Init+0xf4>)
 8000870:	f043 0301 	orr.w	r3, r3, #1
 8000874:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000876:	4b28      	ldr	r3, [pc, #160]	@ (8000918 <MX_GPIO_Init+0xf4>)
 8000878:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800087a:	f003 0301 	and.w	r3, r3, #1
 800087e:	60bb      	str	r3, [r7, #8]
 8000880:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000882:	4b25      	ldr	r3, [pc, #148]	@ (8000918 <MX_GPIO_Init+0xf4>)
 8000884:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000886:	4a24      	ldr	r2, [pc, #144]	@ (8000918 <MX_GPIO_Init+0xf4>)
 8000888:	f043 0302 	orr.w	r3, r3, #2
 800088c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800088e:	4b22      	ldr	r3, [pc, #136]	@ (8000918 <MX_GPIO_Init+0xf4>)
 8000890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000892:	f003 0302 	and.w	r3, r3, #2
 8000896:	607b      	str	r3, [r7, #4]
 8000898:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_1, GPIO_PIN_RESET);
 800089a:	2200      	movs	r2, #0
 800089c:	2102      	movs	r1, #2
 800089e:	481f      	ldr	r0, [pc, #124]	@ (800091c <MX_GPIO_Init+0xf8>)
 80008a0:	f000 fee4 	bl	800166c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4, GPIO_PIN_RESET);
 80008a4:	2200      	movs	r2, #0
 80008a6:	2113      	movs	r1, #19
 80008a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008ac:	f000 fede 	bl	800166c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80008b0:	2200      	movs	r2, #0
 80008b2:	2101      	movs	r1, #1
 80008b4:	481a      	ldr	r0, [pc, #104]	@ (8000920 <MX_GPIO_Init+0xfc>)
 80008b6:	f000 fed9 	bl	800166c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80008ba:	2302      	movs	r3, #2
 80008bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008be:	2301      	movs	r3, #1
 80008c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c2:	2300      	movs	r3, #0
 80008c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c6:	2300      	movs	r3, #0
 80008c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80008ca:	f107 0314 	add.w	r3, r7, #20
 80008ce:	4619      	mov	r1, r3
 80008d0:	4812      	ldr	r0, [pc, #72]	@ (800091c <MX_GPIO_Init+0xf8>)
 80008d2:	f000 fd21 	bl	8001318 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 80008d6:	2313      	movs	r3, #19
 80008d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008da:	2301      	movs	r3, #1
 80008dc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008de:	2300      	movs	r3, #0
 80008e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e2:	2300      	movs	r3, #0
 80008e4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008e6:	f107 0314 	add.w	r3, r7, #20
 80008ea:	4619      	mov	r1, r3
 80008ec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008f0:	f000 fd12 	bl	8001318 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80008f4:	2301      	movs	r3, #1
 80008f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f8:	2301      	movs	r3, #1
 80008fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fc:	2300      	movs	r3, #0
 80008fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000900:	2300      	movs	r3, #0
 8000902:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000904:	f107 0314 	add.w	r3, r7, #20
 8000908:	4619      	mov	r1, r3
 800090a:	4805      	ldr	r0, [pc, #20]	@ (8000920 <MX_GPIO_Init+0xfc>)
 800090c:	f000 fd04 	bl	8001318 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000910:	bf00      	nop
 8000912:	3728      	adds	r7, #40	@ 0x28
 8000914:	46bd      	mov	sp, r7
 8000916:	bd80      	pop	{r7, pc}
 8000918:	40021000 	.word	0x40021000
 800091c:	48000800 	.word	0x48000800
 8000920:	48000400 	.word	0x48000400

08000924 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch) {
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
 800092a:	6078      	str	r0, [r7, #4]
    return ITM_SendChar(ch);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	4618      	mov	r0, r3
 8000930:	f7ff fe34 	bl	800059c <ITM_SendChar>
 8000934:	4603      	mov	r3, r0
}
 8000936:	4618      	mov	r0, r3
 8000938:	3708      	adds	r7, #8
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}

0800093e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800093e:	b480      	push	{r7}
 8000940:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000942:	b672      	cpsid	i
}
 8000944:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000946:	bf00      	nop
 8000948:	e7fd      	b.n	8000946 <Error_Handler+0x8>
	...

0800094c <NoteName_MapRootToSemitone>:
#include "notes.h"
#include <string.h>
#include <ctype.h>

/// Static helper: Map an uppercase note root string to a semitone number (0=C, 1=C/D, ..., 11=B/H).
static int8_t NoteName_MapRootToSemitone(const char *root) {
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
    // Note names mapping (German/English combined notation)
    if (strcmp(root, "C") == 0)   return 0;
 8000954:	4952      	ldr	r1, [pc, #328]	@ (8000aa0 <NoteName_MapRootToSemitone+0x154>)
 8000956:	6878      	ldr	r0, [r7, #4]
 8000958:	f7ff fc3a 	bl	80001d0 <strcmp>
 800095c:	4603      	mov	r3, r0
 800095e:	2b00      	cmp	r3, #0
 8000960:	d101      	bne.n	8000966 <NoteName_MapRootToSemitone+0x1a>
 8000962:	2300      	movs	r3, #0
 8000964:	e097      	b.n	8000a96 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "CIS") == 0 || strcmp(root, "DES") == 0)  return 1;   // C or D
 8000966:	494f      	ldr	r1, [pc, #316]	@ (8000aa4 <NoteName_MapRootToSemitone+0x158>)
 8000968:	6878      	ldr	r0, [r7, #4]
 800096a:	f7ff fc31 	bl	80001d0 <strcmp>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d006      	beq.n	8000982 <NoteName_MapRootToSemitone+0x36>
 8000974:	494c      	ldr	r1, [pc, #304]	@ (8000aa8 <NoteName_MapRootToSemitone+0x15c>)
 8000976:	6878      	ldr	r0, [r7, #4]
 8000978:	f7ff fc2a 	bl	80001d0 <strcmp>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d101      	bne.n	8000986 <NoteName_MapRootToSemitone+0x3a>
 8000982:	2301      	movs	r3, #1
 8000984:	e087      	b.n	8000a96 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "D") == 0)   return 2;
 8000986:	4949      	ldr	r1, [pc, #292]	@ (8000aac <NoteName_MapRootToSemitone+0x160>)
 8000988:	6878      	ldr	r0, [r7, #4]
 800098a:	f7ff fc21 	bl	80001d0 <strcmp>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d101      	bne.n	8000998 <NoteName_MapRootToSemitone+0x4c>
 8000994:	2302      	movs	r3, #2
 8000996:	e07e      	b.n	8000a96 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "DIS") == 0 || strcmp(root, "ES") == 0)   return 3;   // D or E (Es = E)
 8000998:	4945      	ldr	r1, [pc, #276]	@ (8000ab0 <NoteName_MapRootToSemitone+0x164>)
 800099a:	6878      	ldr	r0, [r7, #4]
 800099c:	f7ff fc18 	bl	80001d0 <strcmp>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d006      	beq.n	80009b4 <NoteName_MapRootToSemitone+0x68>
 80009a6:	4943      	ldr	r1, [pc, #268]	@ (8000ab4 <NoteName_MapRootToSemitone+0x168>)
 80009a8:	6878      	ldr	r0, [r7, #4]
 80009aa:	f7ff fc11 	bl	80001d0 <strcmp>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d101      	bne.n	80009b8 <NoteName_MapRootToSemitone+0x6c>
 80009b4:	2303      	movs	r3, #3
 80009b6:	e06e      	b.n	8000a96 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "E") == 0)   return 4;
 80009b8:	493f      	ldr	r1, [pc, #252]	@ (8000ab8 <NoteName_MapRootToSemitone+0x16c>)
 80009ba:	6878      	ldr	r0, [r7, #4]
 80009bc:	f7ff fc08 	bl	80001d0 <strcmp>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	d101      	bne.n	80009ca <NoteName_MapRootToSemitone+0x7e>
 80009c6:	2304      	movs	r3, #4
 80009c8:	e065      	b.n	8000a96 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "F") == 0)   return 5;
 80009ca:	493c      	ldr	r1, [pc, #240]	@ (8000abc <NoteName_MapRootToSemitone+0x170>)
 80009cc:	6878      	ldr	r0, [r7, #4]
 80009ce:	f7ff fbff 	bl	80001d0 <strcmp>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d101      	bne.n	80009dc <NoteName_MapRootToSemitone+0x90>
 80009d8:	2305      	movs	r3, #5
 80009da:	e05c      	b.n	8000a96 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "FIS") == 0 || strcmp(root, "GES") == 0)  return 6;   // F or G
 80009dc:	4938      	ldr	r1, [pc, #224]	@ (8000ac0 <NoteName_MapRootToSemitone+0x174>)
 80009de:	6878      	ldr	r0, [r7, #4]
 80009e0:	f7ff fbf6 	bl	80001d0 <strcmp>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d006      	beq.n	80009f8 <NoteName_MapRootToSemitone+0xac>
 80009ea:	4936      	ldr	r1, [pc, #216]	@ (8000ac4 <NoteName_MapRootToSemitone+0x178>)
 80009ec:	6878      	ldr	r0, [r7, #4]
 80009ee:	f7ff fbef 	bl	80001d0 <strcmp>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d101      	bne.n	80009fc <NoteName_MapRootToSemitone+0xb0>
 80009f8:	2306      	movs	r3, #6
 80009fa:	e04c      	b.n	8000a96 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "G") == 0)   return 7;
 80009fc:	4932      	ldr	r1, [pc, #200]	@ (8000ac8 <NoteName_MapRootToSemitone+0x17c>)
 80009fe:	6878      	ldr	r0, [r7, #4]
 8000a00:	f7ff fbe6 	bl	80001d0 <strcmp>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d101      	bne.n	8000a0e <NoteName_MapRootToSemitone+0xc2>
 8000a0a:	2307      	movs	r3, #7
 8000a0c:	e043      	b.n	8000a96 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "GIS") == 0 || strcmp(root, "AS") == 0)   return 8;   // G or A (As = A)
 8000a0e:	492f      	ldr	r1, [pc, #188]	@ (8000acc <NoteName_MapRootToSemitone+0x180>)
 8000a10:	6878      	ldr	r0, [r7, #4]
 8000a12:	f7ff fbdd 	bl	80001d0 <strcmp>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d006      	beq.n	8000a2a <NoteName_MapRootToSemitone+0xde>
 8000a1c:	492c      	ldr	r1, [pc, #176]	@ (8000ad0 <NoteName_MapRootToSemitone+0x184>)
 8000a1e:	6878      	ldr	r0, [r7, #4]
 8000a20:	f7ff fbd6 	bl	80001d0 <strcmp>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d101      	bne.n	8000a2e <NoteName_MapRootToSemitone+0xe2>
 8000a2a:	2308      	movs	r3, #8
 8000a2c:	e033      	b.n	8000a96 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "A") == 0)   return 9;
 8000a2e:	4929      	ldr	r1, [pc, #164]	@ (8000ad4 <NoteName_MapRootToSemitone+0x188>)
 8000a30:	6878      	ldr	r0, [r7, #4]
 8000a32:	f7ff fbcd 	bl	80001d0 <strcmp>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b00      	cmp	r3, #0
 8000a3a:	d101      	bne.n	8000a40 <NoteName_MapRootToSemitone+0xf4>
 8000a3c:	2309      	movs	r3, #9
 8000a3e:	e02a      	b.n	8000a96 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "AIS") == 0) return 10;  // A (B in English)
 8000a40:	4925      	ldr	r1, [pc, #148]	@ (8000ad8 <NoteName_MapRootToSemitone+0x18c>)
 8000a42:	6878      	ldr	r0, [r7, #4]
 8000a44:	f7ff fbc4 	bl	80001d0 <strcmp>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d101      	bne.n	8000a52 <NoteName_MapRootToSemitone+0x106>
 8000a4e:	230a      	movs	r3, #10
 8000a50:	e021      	b.n	8000a96 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "B") == 0 || strcmp(root, "BES") == 0 || strcmp(root, "HES") == 0)
 8000a52:	4922      	ldr	r1, [pc, #136]	@ (8000adc <NoteName_MapRootToSemitone+0x190>)
 8000a54:	6878      	ldr	r0, [r7, #4]
 8000a56:	f7ff fbbb 	bl	80001d0 <strcmp>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d00d      	beq.n	8000a7c <NoteName_MapRootToSemitone+0x130>
 8000a60:	491f      	ldr	r1, [pc, #124]	@ (8000ae0 <NoteName_MapRootToSemitone+0x194>)
 8000a62:	6878      	ldr	r0, [r7, #4]
 8000a64:	f7ff fbb4 	bl	80001d0 <strcmp>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d006      	beq.n	8000a7c <NoteName_MapRootToSemitone+0x130>
 8000a6e:	491d      	ldr	r1, [pc, #116]	@ (8000ae4 <NoteName_MapRootToSemitone+0x198>)
 8000a70:	6878      	ldr	r0, [r7, #4]
 8000a72:	f7ff fbad 	bl	80001d0 <strcmp>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d101      	bne.n	8000a80 <NoteName_MapRootToSemitone+0x134>
        return 10;  // In German/Polish notation, "B" or "Bes"/"Hes" = B (semitone 10)
 8000a7c:	230a      	movs	r3, #10
 8000a7e:	e00a      	b.n	8000a96 <NoteName_MapRootToSemitone+0x14a>
    if (strcmp(root, "H") == 0)   return 11;  // H = B natural
 8000a80:	4919      	ldr	r1, [pc, #100]	@ (8000ae8 <NoteName_MapRootToSemitone+0x19c>)
 8000a82:	6878      	ldr	r0, [r7, #4]
 8000a84:	f7ff fba4 	bl	80001d0 <strcmp>
 8000a88:	4603      	mov	r3, r0
 8000a8a:	2b00      	cmp	r3, #0
 8000a8c:	d101      	bne.n	8000a92 <NoteName_MapRootToSemitone+0x146>
 8000a8e:	230b      	movs	r3, #11
 8000a90:	e001      	b.n	8000a96 <NoteName_MapRootToSemitone+0x14a>
    return -1; // not a valid note name
 8000a92:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	3708      	adds	r7, #8
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	bf00      	nop
 8000aa0:	08008ef8 	.word	0x08008ef8
 8000aa4:	08008efc 	.word	0x08008efc
 8000aa8:	08008f00 	.word	0x08008f00
 8000aac:	08008f04 	.word	0x08008f04
 8000ab0:	08008f08 	.word	0x08008f08
 8000ab4:	08008f0c 	.word	0x08008f0c
 8000ab8:	08008f10 	.word	0x08008f10
 8000abc:	08008f14 	.word	0x08008f14
 8000ac0:	08008f18 	.word	0x08008f18
 8000ac4:	08008f1c 	.word	0x08008f1c
 8000ac8:	08008f20 	.word	0x08008f20
 8000acc:	08008f24 	.word	0x08008f24
 8000ad0:	08008f28 	.word	0x08008f28
 8000ad4:	08008f2c 	.word	0x08008f2c
 8000ad8:	08008f30 	.word	0x08008f30
 8000adc:	08008f34 	.word	0x08008f34
 8000ae0:	08008f38 	.word	0x08008f38
 8000ae4:	08008f3c 	.word	0x08008f3c
 8000ae8:	08008f40 	.word	0x08008f40

08000aec <NoteName_ToMidi>:

NoteParseStatus NoteName_ToMidi(const char *name, uint8_t *outNote) {
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b08c      	sub	sp, #48	@ 0x30
 8000af0:	af00      	add	r7, sp, #0
 8000af2:	6078      	str	r0, [r7, #4]
 8000af4:	6039      	str	r1, [r7, #0]
    if (name == NULL || outNote == NULL) {
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d002      	beq.n	8000b02 <NoteName_ToMidi+0x16>
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d101      	bne.n	8000b06 <NoteName_ToMidi+0x1a>
        return NOTE_ERR_INVALID_FORMAT;
 8000b02:	2301      	movs	r3, #1
 8000b04:	e07d      	b.n	8000c02 <NoteName_ToMidi+0x116>
    }

    // Make an uppercase copy of the input string (to handle case-insensitivity)
    char temp[8];
    size_t len = strlen(name);
 8000b06:	6878      	ldr	r0, [r7, #4]
 8000b08:	f7ff fb6c 	bl	80001e4 <strlen>
 8000b0c:	62b8      	str	r0, [r7, #40]	@ 0x28
    if (len < 2 || len >= sizeof(temp)) {
 8000b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b10:	2b01      	cmp	r3, #1
 8000b12:	d902      	bls.n	8000b1a <NoteName_ToMidi+0x2e>
 8000b14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b16:	2b07      	cmp	r3, #7
 8000b18:	d901      	bls.n	8000b1e <NoteName_ToMidi+0x32>
        // Need at least 2 characters (note + octave), and not exceed buffer
        return NOTE_ERR_INVALID_FORMAT;
 8000b1a:	2301      	movs	r3, #1
 8000b1c:	e071      	b.n	8000c02 <NoteName_ToMidi+0x116>
    }
    for (size_t i = 0; i < len; ++i) {
 8000b1e:	2300      	movs	r3, #0
 8000b20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b22:	e01b      	b.n	8000b5c <NoteName_ToMidi+0x70>
        temp[i] = toupper((unsigned char)name[i]);
 8000b24:	687a      	ldr	r2, [r7, #4]
 8000b26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b28:	4413      	add	r3, r2
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	74fb      	strb	r3, [r7, #19]
 8000b2e:	7cfb      	ldrb	r3, [r7, #19]
 8000b30:	3301      	adds	r3, #1
 8000b32:	4a36      	ldr	r2, [pc, #216]	@ (8000c0c <NoteName_ToMidi+0x120>)
 8000b34:	4413      	add	r3, r2
 8000b36:	781b      	ldrb	r3, [r3, #0]
 8000b38:	f003 0303 	and.w	r3, r3, #3
 8000b3c:	2b02      	cmp	r3, #2
 8000b3e:	d102      	bne.n	8000b46 <NoteName_ToMidi+0x5a>
 8000b40:	7cfb      	ldrb	r3, [r7, #19]
 8000b42:	3b20      	subs	r3, #32
 8000b44:	e000      	b.n	8000b48 <NoteName_ToMidi+0x5c>
 8000b46:	7cfb      	ldrb	r3, [r7, #19]
 8000b48:	b2d9      	uxtb	r1, r3
 8000b4a:	f107 0208 	add.w	r2, r7, #8
 8000b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b50:	4413      	add	r3, r2
 8000b52:	460a      	mov	r2, r1
 8000b54:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < len; ++i) {
 8000b56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b58:	3301      	adds	r3, #1
 8000b5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000b5c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b60:	429a      	cmp	r2, r3
 8000b62:	d3df      	bcc.n	8000b24 <NoteName_ToMidi+0x38>
    }
    temp[len] = '\0';
 8000b64:	f107 0208 	add.w	r2, r7, #8
 8000b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b6a:	4413      	add	r3, r2
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	701a      	strb	r2, [r3, #0]

    // The last character should be the octave digit (09)
    char octaveChar = temp[len - 1];
 8000b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b72:	3b01      	subs	r3, #1
 8000b74:	3330      	adds	r3, #48	@ 0x30
 8000b76:	443b      	add	r3, r7
 8000b78:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000b7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (octaveChar < '0' || octaveChar > '9') {
 8000b80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b84:	2b2f      	cmp	r3, #47	@ 0x2f
 8000b86:	d903      	bls.n	8000b90 <NoteName_ToMidi+0xa4>
 8000b88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b8c:	2b39      	cmp	r3, #57	@ 0x39
 8000b8e:	d901      	bls.n	8000b94 <NoteName_ToMidi+0xa8>
        return NOTE_ERR_INVALID_FORMAT;
 8000b90:	2301      	movs	r3, #1
 8000b92:	e036      	b.n	8000c02 <NoteName_ToMidi+0x116>
    }
    int octave = octaveChar - '0';
 8000b94:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000b98:	3b30      	subs	r3, #48	@ 0x30
 8000b9a:	623b      	str	r3, [r7, #32]

    // Everything before the last char is the note root (e.g. "C", "CIS", "DES", "HES", etc.)
    temp[len - 1] = '\0';  // isolate the root part
 8000b9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b9e:	3b01      	subs	r3, #1
 8000ba0:	3330      	adds	r3, #48	@ 0x30
 8000ba2:	443b      	add	r3, r7
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	f803 2c28 	strb.w	r2, [r3, #-40]
    const char *root = temp;
 8000baa:	f107 0308 	add.w	r3, r7, #8
 8000bae:	61fb      	str	r3, [r7, #28]
    if (*root == '\0') {
 8000bb0:	69fb      	ldr	r3, [r7, #28]
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d101      	bne.n	8000bbc <NoteName_ToMidi+0xd0>
        // No note root present (string was just a digit or empty)
        return NOTE_ERR_INVALID_FORMAT;
 8000bb8:	2301      	movs	r3, #1
 8000bba:	e022      	b.n	8000c02 <NoteName_ToMidi+0x116>
    }

    int8_t semitone = NoteName_MapRootToSemitone(root);
 8000bbc:	69f8      	ldr	r0, [r7, #28]
 8000bbe:	f7ff fec5 	bl	800094c <NoteName_MapRootToSemitone>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	76fb      	strb	r3, [r7, #27]
    if (semitone < 0) {
 8000bc6:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	da01      	bge.n	8000bd2 <NoteName_ToMidi+0xe6>
        return NOTE_ERR_INVALID_NOTE;  // root not recognized
 8000bce:	2302      	movs	r3, #2
 8000bd0:	e017      	b.n	8000c02 <NoteName_ToMidi+0x116>
    }

    // Compute MIDI note number: MIDI = 12 * (octave + 1) + semitone
    // (C4 => octave=4, semitone=0, yields 12*(4+1)+0 = 60)
    int midi = 12 * (octave + 1) + semitone;
 8000bd2:	6a3b      	ldr	r3, [r7, #32]
 8000bd4:	1c5a      	adds	r2, r3, #1
 8000bd6:	4613      	mov	r3, r2
 8000bd8:	005b      	lsls	r3, r3, #1
 8000bda:	4413      	add	r3, r2
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	461a      	mov	r2, r3
 8000be0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8000be4:	4413      	add	r3, r2
 8000be6:	617b      	str	r3, [r7, #20]
    if (midi < 0 || midi > 127) {
 8000be8:	697b      	ldr	r3, [r7, #20]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	db02      	blt.n	8000bf4 <NoteName_ToMidi+0x108>
 8000bee:	697b      	ldr	r3, [r7, #20]
 8000bf0:	2b7f      	cmp	r3, #127	@ 0x7f
 8000bf2:	dd01      	ble.n	8000bf8 <NoteName_ToMidi+0x10c>
        return NOTE_ERR_INVALID_OCTAVE;  // out of MIDI range (e.g., "A9" would be >127)
 8000bf4:	2303      	movs	r3, #3
 8000bf6:	e004      	b.n	8000c02 <NoteName_ToMidi+0x116>
    }

    *outNote = (uint8_t)midi;
 8000bf8:	697b      	ldr	r3, [r7, #20]
 8000bfa:	b2da      	uxtb	r2, r3
 8000bfc:	683b      	ldr	r3, [r7, #0]
 8000bfe:	701a      	strb	r2, [r3, #0]
    return NOTE_OK;
 8000c00:	2300      	movs	r3, #0
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3730      	adds	r7, #48	@ 0x30
 8000c06:	46bd      	mov	sp, r7
 8000c08:	bd80      	pop	{r7, pc}
 8000c0a:	bf00      	nop
 8000c0c:	0800962c 	.word	0x0800962c

08000c10 <NoteNameArray_ToMidi>:

NoteParseStatus NoteNameArray_ToMidi(const char *names[], size_t count, uint8_t outNotes[]) {
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b086      	sub	sp, #24
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	60f8      	str	r0, [r7, #12]
 8000c18:	60b9      	str	r1, [r7, #8]
 8000c1a:	607a      	str	r2, [r7, #4]
    if (names == NULL || outNotes == NULL) {
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	d002      	beq.n	8000c28 <NoteNameArray_ToMidi+0x18>
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d101      	bne.n	8000c2c <NoteNameArray_ToMidi+0x1c>
        return NOTE_ERR_INVALID_FORMAT;
 8000c28:	2301      	movs	r3, #1
 8000c2a:	e01c      	b.n	8000c66 <NoteNameArray_ToMidi+0x56>
    }
    for (size_t i = 0; i < count; ++i) {
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	617b      	str	r3, [r7, #20]
 8000c30:	e014      	b.n	8000c5c <NoteNameArray_ToMidi+0x4c>
        NoteParseStatus status = NoteName_ToMidi(names[i], &outNotes[i]);
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	009b      	lsls	r3, r3, #2
 8000c36:	68fa      	ldr	r2, [r7, #12]
 8000c38:	4413      	add	r3, r2
 8000c3a:	6818      	ldr	r0, [r3, #0]
 8000c3c:	687a      	ldr	r2, [r7, #4]
 8000c3e:	697b      	ldr	r3, [r7, #20]
 8000c40:	4413      	add	r3, r2
 8000c42:	4619      	mov	r1, r3
 8000c44:	f7ff ff52 	bl	8000aec <NoteName_ToMidi>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	74fb      	strb	r3, [r7, #19]
        if (status != NOTE_OK) {
 8000c4c:	7cfb      	ldrb	r3, [r7, #19]
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <NoteNameArray_ToMidi+0x46>
            return status;  // return the first error encountered
 8000c52:	7cfb      	ldrb	r3, [r7, #19]
 8000c54:	e007      	b.n	8000c66 <NoteNameArray_ToMidi+0x56>
    for (size_t i = 0; i < count; ++i) {
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	3301      	adds	r3, #1
 8000c5a:	617b      	str	r3, [r7, #20]
 8000c5c:	697a      	ldr	r2, [r7, #20]
 8000c5e:	68bb      	ldr	r3, [r7, #8]
 8000c60:	429a      	cmp	r2, r3
 8000c62:	d3e6      	bcc.n	8000c32 <NoteNameArray_ToMidi+0x22>
        }
    }
    return NOTE_OK;
 8000c64:	2300      	movs	r3, #0
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	3718      	adds	r7, #24
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
	...

08000c70 <Midi_ToNoteName>:

NoteParseStatus Midi_ToNoteName(uint8_t midiNote, char *outName, size_t maxLen) {
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b08c      	sub	sp, #48	@ 0x30
 8000c74:	af02      	add	r7, sp, #8
 8000c76:	4603      	mov	r3, r0
 8000c78:	60b9      	str	r1, [r7, #8]
 8000c7a:	607a      	str	r2, [r7, #4]
 8000c7c:	73fb      	strb	r3, [r7, #15]
    if (outName == NULL || maxLen == 0) {
 8000c7e:	68bb      	ldr	r3, [r7, #8]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d002      	beq.n	8000c8a <Midi_ToNoteName+0x1a>
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d101      	bne.n	8000c8e <Midi_ToNoteName+0x1e>
        return NOTE_ERR_INVALID_FORMAT;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	e049      	b.n	8000d22 <Midi_ToNoteName+0xb2>
    }
    if (midiNote > 127) {
 8000c8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	da01      	bge.n	8000c9a <Midi_ToNoteName+0x2a>
        return NOTE_ERR_INVALID_NOTE;  // MIDI note out of range
 8000c96:	2302      	movs	r3, #2
 8000c98:	e043      	b.n	8000d22 <Midi_ToNoteName+0xb2>
    }

    // Determine octave and semitone from MIDI number
    int semitone = midiNote % 12;
 8000c9a:	7bfa      	ldrb	r2, [r7, #15]
 8000c9c:	4b23      	ldr	r3, [pc, #140]	@ (8000d2c <Midi_ToNoteName+0xbc>)
 8000c9e:	fba3 1302 	umull	r1, r3, r3, r2
 8000ca2:	08d9      	lsrs	r1, r3, #3
 8000ca4:	460b      	mov	r3, r1
 8000ca6:	005b      	lsls	r3, r3, #1
 8000ca8:	440b      	add	r3, r1
 8000caa:	009b      	lsls	r3, r3, #2
 8000cac:	1ad3      	subs	r3, r2, r3
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	627b      	str	r3, [r7, #36]	@ 0x24
    int octave   = midiNote / 12 - 1;
 8000cb2:	7bfb      	ldrb	r3, [r7, #15]
 8000cb4:	4a1d      	ldr	r2, [pc, #116]	@ (8000d2c <Midi_ToNoteName+0xbc>)
 8000cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8000cba:	08db      	lsrs	r3, r3, #3
 8000cbc:	b2db      	uxtb	r3, r3
 8000cbe:	3b01      	subs	r3, #1
 8000cc0:	623b      	str	r3, [r7, #32]
    };

    // Compose the note name string
    // (Ensure the buffer is large enough for up to 3 chars of name + possible '-' + octave digit + null)
    char buf[8];
    const char *noteName = semitoneNames[semitone];
 8000cc2:	4a1b      	ldr	r2, [pc, #108]	@ (8000d30 <Midi_ToNoteName+0xc0>)
 8000cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cca:	61fb      	str	r3, [r7, #28]
    if (octave >= 0) {
 8000ccc:	6a3b      	ldr	r3, [r7, #32]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	db09      	blt.n	8000ce6 <Midi_ToNoteName+0x76>
        // Format like "C4"
        snprintf(buf, sizeof(buf), "%s%d", noteName, octave);
 8000cd2:	f107 0010 	add.w	r0, r7, #16
 8000cd6:	6a3b      	ldr	r3, [r7, #32]
 8000cd8:	9300      	str	r3, [sp, #0]
 8000cda:	69fb      	ldr	r3, [r7, #28]
 8000cdc:	4a15      	ldr	r2, [pc, #84]	@ (8000d34 <Midi_ToNoteName+0xc4>)
 8000cde:	2108      	movs	r1, #8
 8000ce0:	f006 ffd8 	bl	8007c94 <sniprintf>
 8000ce4:	e008      	b.n	8000cf8 <Midi_ToNoteName+0x88>
    } else {
        // Negative octave (e.g., MIDI 0 = C-1)
        snprintf(buf, sizeof(buf), "%s%d", noteName, octave);
 8000ce6:	f107 0010 	add.w	r0, r7, #16
 8000cea:	6a3b      	ldr	r3, [r7, #32]
 8000cec:	9300      	str	r3, [sp, #0]
 8000cee:	69fb      	ldr	r3, [r7, #28]
 8000cf0:	4a10      	ldr	r2, [pc, #64]	@ (8000d34 <Midi_ToNoteName+0xc4>)
 8000cf2:	2108      	movs	r1, #8
 8000cf4:	f006 ffce 	bl	8007c94 <sniprintf>
    }
    // Check length against maxLen (including null terminator)
    size_t outLen = strlen(buf) + 1;
 8000cf8:	f107 0310 	add.w	r3, r7, #16
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f7ff fa71 	bl	80001e4 <strlen>
 8000d02:	4603      	mov	r3, r0
 8000d04:	3301      	adds	r3, #1
 8000d06:	61bb      	str	r3, [r7, #24]
    if (outLen > maxLen) {
 8000d08:	69ba      	ldr	r2, [r7, #24]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	d901      	bls.n	8000d14 <Midi_ToNoteName+0xa4>
        return NOTE_ERR_INVALID_FORMAT;  // buffer too small to hold the output
 8000d10:	2301      	movs	r3, #1
 8000d12:	e006      	b.n	8000d22 <Midi_ToNoteName+0xb2>
    }
    strcpy(outName, buf);
 8000d14:	f107 0310 	add.w	r3, r7, #16
 8000d18:	4619      	mov	r1, r3
 8000d1a:	68b8      	ldr	r0, [r7, #8]
 8000d1c:	f007 f953 	bl	8007fc6 <strcpy>
    return NOTE_OK;
 8000d20:	2300      	movs	r3, #0
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	3728      	adds	r7, #40	@ 0x28
 8000d26:	46bd      	mov	sp, r7
 8000d28:	bd80      	pop	{r7, pc}
 8000d2a:	bf00      	nop
 8000d2c:	aaaaaaab 	.word	0xaaaaaaab
 8000d30:	20000010 	.word	0x20000010
 8000d34:	08008f44 	.word	0x08008f44

08000d38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b083      	sub	sp, #12
 8000d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000d7c <HAL_MspInit+0x44>)
 8000d40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d42:	4a0e      	ldr	r2, [pc, #56]	@ (8000d7c <HAL_MspInit+0x44>)
 8000d44:	f043 0301 	orr.w	r3, r3, #1
 8000d48:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d7c <HAL_MspInit+0x44>)
 8000d4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d4e:	f003 0301 	and.w	r3, r3, #1
 8000d52:	607b      	str	r3, [r7, #4]
 8000d54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d56:	4b09      	ldr	r3, [pc, #36]	@ (8000d7c <HAL_MspInit+0x44>)
 8000d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d5a:	4a08      	ldr	r2, [pc, #32]	@ (8000d7c <HAL_MspInit+0x44>)
 8000d5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d60:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d62:	4b06      	ldr	r3, [pc, #24]	@ (8000d7c <HAL_MspInit+0x44>)
 8000d64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000d66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d6a:	603b      	str	r3, [r7, #0]
 8000d6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d6e:	bf00      	nop
 8000d70:	370c      	adds	r7, #12
 8000d72:	46bd      	mov	sp, r7
 8000d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d78:	4770      	bx	lr
 8000d7a:	bf00      	nop
 8000d7c:	40021000 	.word	0x40021000

08000d80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d80:	b480      	push	{r7}
 8000d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d84:	bf00      	nop
 8000d86:	e7fd      	b.n	8000d84 <NMI_Handler+0x4>

08000d88 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d8c:	bf00      	nop
 8000d8e:	e7fd      	b.n	8000d8c <HardFault_Handler+0x4>

08000d90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d94:	bf00      	nop
 8000d96:	e7fd      	b.n	8000d94 <MemManage_Handler+0x4>

08000d98 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d9c:	bf00      	nop
 8000d9e:	e7fd      	b.n	8000d9c <BusFault_Handler+0x4>

08000da0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000da4:	bf00      	nop
 8000da6:	e7fd      	b.n	8000da4 <UsageFault_Handler+0x4>

08000da8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000dac:	bf00      	nop
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr

08000db6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000db6:	b480      	push	{r7}
 8000db8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dba:	bf00      	nop
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr

08000dc4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dc8:	bf00      	nop
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr

08000dd2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dd2:	b580      	push	{r7, lr}
 8000dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dd6:	f000 f949 	bl	800106c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dda:	bf00      	nop
 8000ddc:	bd80      	pop	{r7, pc}
	...

08000de0 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000de4:	4802      	ldr	r0, [pc, #8]	@ (8000df0 <OTG_FS_IRQHandler+0x10>)
 8000de6:	f000 fec9 	bl	8001b7c <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000dea:	bf00      	nop
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	200004d8 	.word	0x200004d8

08000df4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b086      	sub	sp, #24
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	60f8      	str	r0, [r7, #12]
 8000dfc:	60b9      	str	r1, [r7, #8]
 8000dfe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e00:	2300      	movs	r3, #0
 8000e02:	617b      	str	r3, [r7, #20]
 8000e04:	e00a      	b.n	8000e1c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e06:	f3af 8000 	nop.w
 8000e0a:	4601      	mov	r1, r0
 8000e0c:	68bb      	ldr	r3, [r7, #8]
 8000e0e:	1c5a      	adds	r2, r3, #1
 8000e10:	60ba      	str	r2, [r7, #8]
 8000e12:	b2ca      	uxtb	r2, r1
 8000e14:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e16:	697b      	ldr	r3, [r7, #20]
 8000e18:	3301      	adds	r3, #1
 8000e1a:	617b      	str	r3, [r7, #20]
 8000e1c:	697a      	ldr	r2, [r7, #20]
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	429a      	cmp	r2, r3
 8000e22:	dbf0      	blt.n	8000e06 <_read+0x12>
  }

  return len;
 8000e24:	687b      	ldr	r3, [r7, #4]
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	3718      	adds	r7, #24
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}

08000e2e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e2e:	b580      	push	{r7, lr}
 8000e30:	b086      	sub	sp, #24
 8000e32:	af00      	add	r7, sp, #0
 8000e34:	60f8      	str	r0, [r7, #12]
 8000e36:	60b9      	str	r1, [r7, #8]
 8000e38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	617b      	str	r3, [r7, #20]
 8000e3e:	e009      	b.n	8000e54 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	1c5a      	adds	r2, r3, #1
 8000e44:	60ba      	str	r2, [r7, #8]
 8000e46:	781b      	ldrb	r3, [r3, #0]
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f7ff fd6b 	bl	8000924 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e4e:	697b      	ldr	r3, [r7, #20]
 8000e50:	3301      	adds	r3, #1
 8000e52:	617b      	str	r3, [r7, #20]
 8000e54:	697a      	ldr	r2, [r7, #20]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	429a      	cmp	r2, r3
 8000e5a:	dbf1      	blt.n	8000e40 <_write+0x12>
  }
  return len;
 8000e5c:	687b      	ldr	r3, [r7, #4]
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	3718      	adds	r7, #24
 8000e62:	46bd      	mov	sp, r7
 8000e64:	bd80      	pop	{r7, pc}

08000e66 <_close>:

int _close(int file)
{
 8000e66:	b480      	push	{r7}
 8000e68:	b083      	sub	sp, #12
 8000e6a:	af00      	add	r7, sp, #0
 8000e6c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e6e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e72:	4618      	mov	r0, r3
 8000e74:	370c      	adds	r7, #12
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr

08000e7e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000e7e:	b480      	push	{r7}
 8000e80:	b083      	sub	sp, #12
 8000e82:	af00      	add	r7, sp, #0
 8000e84:	6078      	str	r0, [r7, #4]
 8000e86:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000e8e:	605a      	str	r2, [r3, #4]
  return 0;
 8000e90:	2300      	movs	r3, #0
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	370c      	adds	r7, #12
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr

08000e9e <_isatty>:

int _isatty(int file)
{
 8000e9e:	b480      	push	{r7}
 8000ea0:	b083      	sub	sp, #12
 8000ea2:	af00      	add	r7, sp, #0
 8000ea4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ea6:	2301      	movs	r3, #1
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	370c      	adds	r7, #12
 8000eac:	46bd      	mov	sp, r7
 8000eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb2:	4770      	bx	lr

08000eb4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b085      	sub	sp, #20
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	60f8      	str	r0, [r7, #12]
 8000ebc:	60b9      	str	r1, [r7, #8]
 8000ebe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ec0:	2300      	movs	r3, #0
}
 8000ec2:	4618      	mov	r0, r3
 8000ec4:	3714      	adds	r7, #20
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ecc:	4770      	bx	lr
	...

08000ed0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b086      	sub	sp, #24
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ed8:	4a14      	ldr	r2, [pc, #80]	@ (8000f2c <_sbrk+0x5c>)
 8000eda:	4b15      	ldr	r3, [pc, #84]	@ (8000f30 <_sbrk+0x60>)
 8000edc:	1ad3      	subs	r3, r2, r3
 8000ede:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ee0:	697b      	ldr	r3, [r7, #20]
 8000ee2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ee4:	4b13      	ldr	r3, [pc, #76]	@ (8000f34 <_sbrk+0x64>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d102      	bne.n	8000ef2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000eec:	4b11      	ldr	r3, [pc, #68]	@ (8000f34 <_sbrk+0x64>)
 8000eee:	4a12      	ldr	r2, [pc, #72]	@ (8000f38 <_sbrk+0x68>)
 8000ef0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ef2:	4b10      	ldr	r3, [pc, #64]	@ (8000f34 <_sbrk+0x64>)
 8000ef4:	681a      	ldr	r2, [r3, #0]
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4413      	add	r3, r2
 8000efa:	693a      	ldr	r2, [r7, #16]
 8000efc:	429a      	cmp	r2, r3
 8000efe:	d207      	bcs.n	8000f10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f00:	f007 f834 	bl	8007f6c <__errno>
 8000f04:	4603      	mov	r3, r0
 8000f06:	220c      	movs	r2, #12
 8000f08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f0a:	f04f 33ff 	mov.w	r3, #4294967295
 8000f0e:	e009      	b.n	8000f24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f10:	4b08      	ldr	r3, [pc, #32]	@ (8000f34 <_sbrk+0x64>)
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f16:	4b07      	ldr	r3, [pc, #28]	@ (8000f34 <_sbrk+0x64>)
 8000f18:	681a      	ldr	r2, [r3, #0]
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	4413      	add	r3, r2
 8000f1e:	4a05      	ldr	r2, [pc, #20]	@ (8000f34 <_sbrk+0x64>)
 8000f20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f22:	68fb      	ldr	r3, [r7, #12]
}
 8000f24:	4618      	mov	r0, r3
 8000f26:	3718      	adds	r7, #24
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	bd80      	pop	{r7, pc}
 8000f2c:	20018000 	.word	0x20018000
 8000f30:	00000400 	.word	0x00000400
 8000f34:	200000f4 	.word	0x200000f4
 8000f38:	20000988 	.word	0x20000988

08000f3c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <SystemInit+0x20>)
 8000f42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f46:	4a05      	ldr	r2, [pc, #20]	@ (8000f5c <SystemInit+0x20>)
 8000f48:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f4c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000f50:	bf00      	nop
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	e000ed00 	.word	0xe000ed00

08000f60 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000f60:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000f98 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f64:	f7ff ffea 	bl	8000f3c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f68:	480c      	ldr	r0, [pc, #48]	@ (8000f9c <LoopForever+0x6>)
  ldr r1, =_edata
 8000f6a:	490d      	ldr	r1, [pc, #52]	@ (8000fa0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000f6c:	4a0d      	ldr	r2, [pc, #52]	@ (8000fa4 <LoopForever+0xe>)
  movs r3, #0
 8000f6e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f70:	e002      	b.n	8000f78 <LoopCopyDataInit>

08000f72 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f72:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f74:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f76:	3304      	adds	r3, #4

08000f78 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f78:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f7a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f7c:	d3f9      	bcc.n	8000f72 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f7e:	4a0a      	ldr	r2, [pc, #40]	@ (8000fa8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000f80:	4c0a      	ldr	r4, [pc, #40]	@ (8000fac <LoopForever+0x16>)
  movs r3, #0
 8000f82:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f84:	e001      	b.n	8000f8a <LoopFillZerobss>

08000f86 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f86:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f88:	3204      	adds	r2, #4

08000f8a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f8a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f8c:	d3fb      	bcc.n	8000f86 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f8e:	f006 fff3 	bl	8007f78 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000f92:	f7ff fb2b 	bl	80005ec <main>

08000f96 <LoopForever>:

LoopForever:
    b LoopForever
 8000f96:	e7fe      	b.n	8000f96 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000f98:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000f9c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fa0:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 8000fa4:	08009770 	.word	0x08009770
  ldr r2, =_sbss
 8000fa8:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 8000fac:	20000984 	.word	0x20000984

08000fb0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000fb0:	e7fe      	b.n	8000fb0 <ADC1_2_IRQHandler>
	...

08000fb4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000fba:	2300      	movs	r3, #0
 8000fbc:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fbe:	4b0c      	ldr	r3, [pc, #48]	@ (8000ff0 <HAL_Init+0x3c>)
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	4a0b      	ldr	r2, [pc, #44]	@ (8000ff0 <HAL_Init+0x3c>)
 8000fc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fc8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fca:	2003      	movs	r0, #3
 8000fcc:	f000 f962 	bl	8001294 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000fd0:	2000      	movs	r0, #0
 8000fd2:	f000 f80f 	bl	8000ff4 <HAL_InitTick>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d002      	beq.n	8000fe2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	71fb      	strb	r3, [r7, #7]
 8000fe0:	e001      	b.n	8000fe6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000fe2:	f7ff fea9 	bl	8000d38 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000fe6:	79fb      	ldrb	r3, [r7, #7]
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3708      	adds	r7, #8
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	40022000 	.word	0x40022000

08000ff4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001000:	4b17      	ldr	r3, [pc, #92]	@ (8001060 <HAL_InitTick+0x6c>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d023      	beq.n	8001050 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001008:	4b16      	ldr	r3, [pc, #88]	@ (8001064 <HAL_InitTick+0x70>)
 800100a:	681a      	ldr	r2, [r3, #0]
 800100c:	4b14      	ldr	r3, [pc, #80]	@ (8001060 <HAL_InitTick+0x6c>)
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	4619      	mov	r1, r3
 8001012:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001016:	fbb3 f3f1 	udiv	r3, r3, r1
 800101a:	fbb2 f3f3 	udiv	r3, r2, r3
 800101e:	4618      	mov	r0, r3
 8001020:	f000 f96d 	bl	80012fe <HAL_SYSTICK_Config>
 8001024:	4603      	mov	r3, r0
 8001026:	2b00      	cmp	r3, #0
 8001028:	d10f      	bne.n	800104a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	2b0f      	cmp	r3, #15
 800102e:	d809      	bhi.n	8001044 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001030:	2200      	movs	r2, #0
 8001032:	6879      	ldr	r1, [r7, #4]
 8001034:	f04f 30ff 	mov.w	r0, #4294967295
 8001038:	f000 f937 	bl	80012aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800103c:	4a0a      	ldr	r2, [pc, #40]	@ (8001068 <HAL_InitTick+0x74>)
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	6013      	str	r3, [r2, #0]
 8001042:	e007      	b.n	8001054 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001044:	2301      	movs	r3, #1
 8001046:	73fb      	strb	r3, [r7, #15]
 8001048:	e004      	b.n	8001054 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	73fb      	strb	r3, [r7, #15]
 800104e:	e001      	b.n	8001054 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001050:	2301      	movs	r3, #1
 8001052:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001054:	7bfb      	ldrb	r3, [r7, #15]
}
 8001056:	4618      	mov	r0, r3
 8001058:	3710      	adds	r7, #16
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}
 800105e:	bf00      	nop
 8001060:	20000048 	.word	0x20000048
 8001064:	20000040 	.word	0x20000040
 8001068:	20000044 	.word	0x20000044

0800106c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001070:	4b06      	ldr	r3, [pc, #24]	@ (800108c <HAL_IncTick+0x20>)
 8001072:	781b      	ldrb	r3, [r3, #0]
 8001074:	461a      	mov	r2, r3
 8001076:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <HAL_IncTick+0x24>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4413      	add	r3, r2
 800107c:	4a04      	ldr	r2, [pc, #16]	@ (8001090 <HAL_IncTick+0x24>)
 800107e:	6013      	str	r3, [r2, #0]
}
 8001080:	bf00      	nop
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
 800108a:	bf00      	nop
 800108c:	20000048 	.word	0x20000048
 8001090:	200000f8 	.word	0x200000f8

08001094 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001094:	b480      	push	{r7}
 8001096:	af00      	add	r7, sp, #0
  return uwTick;
 8001098:	4b03      	ldr	r3, [pc, #12]	@ (80010a8 <HAL_GetTick+0x14>)
 800109a:	681b      	ldr	r3, [r3, #0]
}
 800109c:	4618      	mov	r0, r3
 800109e:	46bd      	mov	sp, r7
 80010a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop
 80010a8:	200000f8 	.word	0x200000f8

080010ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b084      	sub	sp, #16
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80010b4:	f7ff ffee 	bl	8001094 <HAL_GetTick>
 80010b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80010be:	68fb      	ldr	r3, [r7, #12]
 80010c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010c4:	d005      	beq.n	80010d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80010c6:	4b0a      	ldr	r3, [pc, #40]	@ (80010f0 <HAL_Delay+0x44>)
 80010c8:	781b      	ldrb	r3, [r3, #0]
 80010ca:	461a      	mov	r2, r3
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	4413      	add	r3, r2
 80010d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80010d2:	bf00      	nop
 80010d4:	f7ff ffde 	bl	8001094 <HAL_GetTick>
 80010d8:	4602      	mov	r2, r0
 80010da:	68bb      	ldr	r3, [r7, #8]
 80010dc:	1ad3      	subs	r3, r2, r3
 80010de:	68fa      	ldr	r2, [r7, #12]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d8f7      	bhi.n	80010d4 <HAL_Delay+0x28>
  {
  }
}
 80010e4:	bf00      	nop
 80010e6:	bf00      	nop
 80010e8:	3710      	adds	r7, #16
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000048 	.word	0x20000048

080010f4 <__NVIC_SetPriorityGrouping>:
{
 80010f4:	b480      	push	{r7}
 80010f6:	b085      	sub	sp, #20
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	f003 0307 	and.w	r3, r3, #7
 8001102:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001104:	4b0c      	ldr	r3, [pc, #48]	@ (8001138 <__NVIC_SetPriorityGrouping+0x44>)
 8001106:	68db      	ldr	r3, [r3, #12]
 8001108:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800110a:	68ba      	ldr	r2, [r7, #8]
 800110c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001110:	4013      	ands	r3, r2
 8001112:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001114:	68fb      	ldr	r3, [r7, #12]
 8001116:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800111c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001120:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001124:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001126:	4a04      	ldr	r2, [pc, #16]	@ (8001138 <__NVIC_SetPriorityGrouping+0x44>)
 8001128:	68bb      	ldr	r3, [r7, #8]
 800112a:	60d3      	str	r3, [r2, #12]
}
 800112c:	bf00      	nop
 800112e:	3714      	adds	r7, #20
 8001130:	46bd      	mov	sp, r7
 8001132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001136:	4770      	bx	lr
 8001138:	e000ed00 	.word	0xe000ed00

0800113c <__NVIC_GetPriorityGrouping>:
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001140:	4b04      	ldr	r3, [pc, #16]	@ (8001154 <__NVIC_GetPriorityGrouping+0x18>)
 8001142:	68db      	ldr	r3, [r3, #12]
 8001144:	0a1b      	lsrs	r3, r3, #8
 8001146:	f003 0307 	and.w	r3, r3, #7
}
 800114a:	4618      	mov	r0, r3
 800114c:	46bd      	mov	sp, r7
 800114e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001152:	4770      	bx	lr
 8001154:	e000ed00 	.word	0xe000ed00

08001158 <__NVIC_EnableIRQ>:
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001162:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001166:	2b00      	cmp	r3, #0
 8001168:	db0b      	blt.n	8001182 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	f003 021f 	and.w	r2, r3, #31
 8001170:	4907      	ldr	r1, [pc, #28]	@ (8001190 <__NVIC_EnableIRQ+0x38>)
 8001172:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001176:	095b      	lsrs	r3, r3, #5
 8001178:	2001      	movs	r0, #1
 800117a:	fa00 f202 	lsl.w	r2, r0, r2
 800117e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001182:	bf00      	nop
 8001184:	370c      	adds	r7, #12
 8001186:	46bd      	mov	sp, r7
 8001188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	e000e100 	.word	0xe000e100

08001194 <__NVIC_SetPriority>:
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	4603      	mov	r3, r0
 800119c:	6039      	str	r1, [r7, #0]
 800119e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	db0a      	blt.n	80011be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	b2da      	uxtb	r2, r3
 80011ac:	490c      	ldr	r1, [pc, #48]	@ (80011e0 <__NVIC_SetPriority+0x4c>)
 80011ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b2:	0112      	lsls	r2, r2, #4
 80011b4:	b2d2      	uxtb	r2, r2
 80011b6:	440b      	add	r3, r1
 80011b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80011bc:	e00a      	b.n	80011d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	b2da      	uxtb	r2, r3
 80011c2:	4908      	ldr	r1, [pc, #32]	@ (80011e4 <__NVIC_SetPriority+0x50>)
 80011c4:	79fb      	ldrb	r3, [r7, #7]
 80011c6:	f003 030f 	and.w	r3, r3, #15
 80011ca:	3b04      	subs	r3, #4
 80011cc:	0112      	lsls	r2, r2, #4
 80011ce:	b2d2      	uxtb	r2, r2
 80011d0:	440b      	add	r3, r1
 80011d2:	761a      	strb	r2, [r3, #24]
}
 80011d4:	bf00      	nop
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr
 80011e0:	e000e100 	.word	0xe000e100
 80011e4:	e000ed00 	.word	0xe000ed00

080011e8 <NVIC_EncodePriority>:
{
 80011e8:	b480      	push	{r7}
 80011ea:	b089      	sub	sp, #36	@ 0x24
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	60f8      	str	r0, [r7, #12]
 80011f0:	60b9      	str	r1, [r7, #8]
 80011f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	f003 0307 	and.w	r3, r3, #7
 80011fa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	f1c3 0307 	rsb	r3, r3, #7
 8001202:	2b04      	cmp	r3, #4
 8001204:	bf28      	it	cs
 8001206:	2304      	movcs	r3, #4
 8001208:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	3304      	adds	r3, #4
 800120e:	2b06      	cmp	r3, #6
 8001210:	d902      	bls.n	8001218 <NVIC_EncodePriority+0x30>
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	3b03      	subs	r3, #3
 8001216:	e000      	b.n	800121a <NVIC_EncodePriority+0x32>
 8001218:	2300      	movs	r3, #0
 800121a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800121c:	f04f 32ff 	mov.w	r2, #4294967295
 8001220:	69bb      	ldr	r3, [r7, #24]
 8001222:	fa02 f303 	lsl.w	r3, r2, r3
 8001226:	43da      	mvns	r2, r3
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	401a      	ands	r2, r3
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001230:	f04f 31ff 	mov.w	r1, #4294967295
 8001234:	697b      	ldr	r3, [r7, #20]
 8001236:	fa01 f303 	lsl.w	r3, r1, r3
 800123a:	43d9      	mvns	r1, r3
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001240:	4313      	orrs	r3, r2
}
 8001242:	4618      	mov	r0, r3
 8001244:	3724      	adds	r7, #36	@ 0x24
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
	...

08001250 <SysTick_Config>:
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	3b01      	subs	r3, #1
 800125c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001260:	d301      	bcc.n	8001266 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001262:	2301      	movs	r3, #1
 8001264:	e00f      	b.n	8001286 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001266:	4a0a      	ldr	r2, [pc, #40]	@ (8001290 <SysTick_Config+0x40>)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	3b01      	subs	r3, #1
 800126c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800126e:	210f      	movs	r1, #15
 8001270:	f04f 30ff 	mov.w	r0, #4294967295
 8001274:	f7ff ff8e 	bl	8001194 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001278:	4b05      	ldr	r3, [pc, #20]	@ (8001290 <SysTick_Config+0x40>)
 800127a:	2200      	movs	r2, #0
 800127c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800127e:	4b04      	ldr	r3, [pc, #16]	@ (8001290 <SysTick_Config+0x40>)
 8001280:	2207      	movs	r2, #7
 8001282:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001284:	2300      	movs	r3, #0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	e000e010 	.word	0xe000e010

08001294 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b082      	sub	sp, #8
 8001298:	af00      	add	r7, sp, #0
 800129a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800129c:	6878      	ldr	r0, [r7, #4]
 800129e:	f7ff ff29 	bl	80010f4 <__NVIC_SetPriorityGrouping>
}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}

080012aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012aa:	b580      	push	{r7, lr}
 80012ac:	b086      	sub	sp, #24
 80012ae:	af00      	add	r7, sp, #0
 80012b0:	4603      	mov	r3, r0
 80012b2:	60b9      	str	r1, [r7, #8]
 80012b4:	607a      	str	r2, [r7, #4]
 80012b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80012b8:	2300      	movs	r3, #0
 80012ba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012bc:	f7ff ff3e 	bl	800113c <__NVIC_GetPriorityGrouping>
 80012c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012c2:	687a      	ldr	r2, [r7, #4]
 80012c4:	68b9      	ldr	r1, [r7, #8]
 80012c6:	6978      	ldr	r0, [r7, #20]
 80012c8:	f7ff ff8e 	bl	80011e8 <NVIC_EncodePriority>
 80012cc:	4602      	mov	r2, r0
 80012ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012d2:	4611      	mov	r1, r2
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff ff5d 	bl	8001194 <__NVIC_SetPriority>
}
 80012da:	bf00      	nop
 80012dc:	3718      	adds	r7, #24
 80012de:	46bd      	mov	sp, r7
 80012e0:	bd80      	pop	{r7, pc}

080012e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012e2:	b580      	push	{r7, lr}
 80012e4:	b082      	sub	sp, #8
 80012e6:	af00      	add	r7, sp, #0
 80012e8:	4603      	mov	r3, r0
 80012ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff ff31 	bl	8001158 <__NVIC_EnableIRQ>
}
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}

080012fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b082      	sub	sp, #8
 8001302:	af00      	add	r7, sp, #0
 8001304:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001306:	6878      	ldr	r0, [r7, #4]
 8001308:	f7ff ffa2 	bl	8001250 <SysTick_Config>
 800130c:	4603      	mov	r3, r0
}
 800130e:	4618      	mov	r0, r3
 8001310:	3708      	adds	r7, #8
 8001312:	46bd      	mov	sp, r7
 8001314:	bd80      	pop	{r7, pc}
	...

08001318 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001318:	b480      	push	{r7}
 800131a:	b087      	sub	sp, #28
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
 8001320:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001322:	2300      	movs	r3, #0
 8001324:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001326:	e17f      	b.n	8001628 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	681a      	ldr	r2, [r3, #0]
 800132c:	2101      	movs	r1, #1
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	fa01 f303 	lsl.w	r3, r1, r3
 8001334:	4013      	ands	r3, r2
 8001336:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	2b00      	cmp	r3, #0
 800133c:	f000 8171 	beq.w	8001622 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f003 0303 	and.w	r3, r3, #3
 8001348:	2b01      	cmp	r3, #1
 800134a:	d005      	beq.n	8001358 <HAL_GPIO_Init+0x40>
 800134c:	683b      	ldr	r3, [r7, #0]
 800134e:	685b      	ldr	r3, [r3, #4]
 8001350:	f003 0303 	and.w	r3, r3, #3
 8001354:	2b02      	cmp	r3, #2
 8001356:	d130      	bne.n	80013ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800135e:	697b      	ldr	r3, [r7, #20]
 8001360:	005b      	lsls	r3, r3, #1
 8001362:	2203      	movs	r2, #3
 8001364:	fa02 f303 	lsl.w	r3, r2, r3
 8001368:	43db      	mvns	r3, r3
 800136a:	693a      	ldr	r2, [r7, #16]
 800136c:	4013      	ands	r3, r2
 800136e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	68da      	ldr	r2, [r3, #12]
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	005b      	lsls	r3, r3, #1
 8001378:	fa02 f303 	lsl.w	r3, r2, r3
 800137c:	693a      	ldr	r2, [r7, #16]
 800137e:	4313      	orrs	r3, r2
 8001380:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	693a      	ldr	r2, [r7, #16]
 8001386:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800138e:	2201      	movs	r2, #1
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	fa02 f303 	lsl.w	r3, r2, r3
 8001396:	43db      	mvns	r3, r3
 8001398:	693a      	ldr	r2, [r7, #16]
 800139a:	4013      	ands	r3, r2
 800139c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	091b      	lsrs	r3, r3, #4
 80013a4:	f003 0201 	and.w	r2, r3, #1
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	fa02 f303 	lsl.w	r3, r2, r3
 80013ae:	693a      	ldr	r2, [r7, #16]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	693a      	ldr	r2, [r7, #16]
 80013b8:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80013ba:	683b      	ldr	r3, [r7, #0]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f003 0303 	and.w	r3, r3, #3
 80013c2:	2b03      	cmp	r3, #3
 80013c4:	d118      	bne.n	80013f8 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80013ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80013cc:	2201      	movs	r2, #1
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	fa02 f303 	lsl.w	r3, r2, r3
 80013d4:	43db      	mvns	r3, r3
 80013d6:	693a      	ldr	r2, [r7, #16]
 80013d8:	4013      	ands	r3, r2
 80013da:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	08db      	lsrs	r3, r3, #3
 80013e2:	f003 0201 	and.w	r2, r3, #1
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	fa02 f303 	lsl.w	r3, r2, r3
 80013ec:	693a      	ldr	r2, [r7, #16]
 80013ee:	4313      	orrs	r3, r2
 80013f0:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	693a      	ldr	r2, [r7, #16]
 80013f6:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80013f8:	683b      	ldr	r3, [r7, #0]
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	f003 0303 	and.w	r3, r3, #3
 8001400:	2b03      	cmp	r3, #3
 8001402:	d017      	beq.n	8001434 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800140a:	697b      	ldr	r3, [r7, #20]
 800140c:	005b      	lsls	r3, r3, #1
 800140e:	2203      	movs	r2, #3
 8001410:	fa02 f303 	lsl.w	r3, r2, r3
 8001414:	43db      	mvns	r3, r3
 8001416:	693a      	ldr	r2, [r7, #16]
 8001418:	4013      	ands	r3, r2
 800141a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800141c:	683b      	ldr	r3, [r7, #0]
 800141e:	689a      	ldr	r2, [r3, #8]
 8001420:	697b      	ldr	r3, [r7, #20]
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	fa02 f303 	lsl.w	r3, r2, r3
 8001428:	693a      	ldr	r2, [r7, #16]
 800142a:	4313      	orrs	r3, r2
 800142c:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	693a      	ldr	r2, [r7, #16]
 8001432:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	685b      	ldr	r3, [r3, #4]
 8001438:	f003 0303 	and.w	r3, r3, #3
 800143c:	2b02      	cmp	r3, #2
 800143e:	d123      	bne.n	8001488 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001440:	697b      	ldr	r3, [r7, #20]
 8001442:	08da      	lsrs	r2, r3, #3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	3208      	adds	r2, #8
 8001448:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800144c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 800144e:	697b      	ldr	r3, [r7, #20]
 8001450:	f003 0307 	and.w	r3, r3, #7
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	220f      	movs	r2, #15
 8001458:	fa02 f303 	lsl.w	r3, r2, r3
 800145c:	43db      	mvns	r3, r3
 800145e:	693a      	ldr	r2, [r7, #16]
 8001460:	4013      	ands	r3, r2
 8001462:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	691a      	ldr	r2, [r3, #16]
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	f003 0307 	and.w	r3, r3, #7
 800146e:	009b      	lsls	r3, r3, #2
 8001470:	fa02 f303 	lsl.w	r3, r2, r3
 8001474:	693a      	ldr	r2, [r7, #16]
 8001476:	4313      	orrs	r3, r2
 8001478:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800147a:	697b      	ldr	r3, [r7, #20]
 800147c:	08da      	lsrs	r2, r3, #3
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	3208      	adds	r2, #8
 8001482:	6939      	ldr	r1, [r7, #16]
 8001484:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800148e:	697b      	ldr	r3, [r7, #20]
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	2203      	movs	r2, #3
 8001494:	fa02 f303 	lsl.w	r3, r2, r3
 8001498:	43db      	mvns	r3, r3
 800149a:	693a      	ldr	r2, [r7, #16]
 800149c:	4013      	ands	r3, r2
 800149e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f003 0203 	and.w	r2, r3, #3
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	005b      	lsls	r3, r3, #1
 80014ac:	fa02 f303 	lsl.w	r3, r2, r3
 80014b0:	693a      	ldr	r2, [r7, #16]
 80014b2:	4313      	orrs	r3, r2
 80014b4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	693a      	ldr	r2, [r7, #16]
 80014ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	685b      	ldr	r3, [r3, #4]
 80014c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	f000 80ac 	beq.w	8001622 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014ca:	4b5f      	ldr	r3, [pc, #380]	@ (8001648 <HAL_GPIO_Init+0x330>)
 80014cc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014ce:	4a5e      	ldr	r2, [pc, #376]	@ (8001648 <HAL_GPIO_Init+0x330>)
 80014d0:	f043 0301 	orr.w	r3, r3, #1
 80014d4:	6613      	str	r3, [r2, #96]	@ 0x60
 80014d6:	4b5c      	ldr	r3, [pc, #368]	@ (8001648 <HAL_GPIO_Init+0x330>)
 80014d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80014da:	f003 0301 	and.w	r3, r3, #1
 80014de:	60bb      	str	r3, [r7, #8]
 80014e0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80014e2:	4a5a      	ldr	r2, [pc, #360]	@ (800164c <HAL_GPIO_Init+0x334>)
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	089b      	lsrs	r3, r3, #2
 80014e8:	3302      	adds	r3, #2
 80014ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014ee:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	f003 0303 	and.w	r3, r3, #3
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	220f      	movs	r2, #15
 80014fa:	fa02 f303 	lsl.w	r3, r2, r3
 80014fe:	43db      	mvns	r3, r3
 8001500:	693a      	ldr	r2, [r7, #16]
 8001502:	4013      	ands	r3, r2
 8001504:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800150c:	d025      	beq.n	800155a <HAL_GPIO_Init+0x242>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	4a4f      	ldr	r2, [pc, #316]	@ (8001650 <HAL_GPIO_Init+0x338>)
 8001512:	4293      	cmp	r3, r2
 8001514:	d01f      	beq.n	8001556 <HAL_GPIO_Init+0x23e>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	4a4e      	ldr	r2, [pc, #312]	@ (8001654 <HAL_GPIO_Init+0x33c>)
 800151a:	4293      	cmp	r3, r2
 800151c:	d019      	beq.n	8001552 <HAL_GPIO_Init+0x23a>
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4a4d      	ldr	r2, [pc, #308]	@ (8001658 <HAL_GPIO_Init+0x340>)
 8001522:	4293      	cmp	r3, r2
 8001524:	d013      	beq.n	800154e <HAL_GPIO_Init+0x236>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	4a4c      	ldr	r2, [pc, #304]	@ (800165c <HAL_GPIO_Init+0x344>)
 800152a:	4293      	cmp	r3, r2
 800152c:	d00d      	beq.n	800154a <HAL_GPIO_Init+0x232>
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	4a4b      	ldr	r2, [pc, #300]	@ (8001660 <HAL_GPIO_Init+0x348>)
 8001532:	4293      	cmp	r3, r2
 8001534:	d007      	beq.n	8001546 <HAL_GPIO_Init+0x22e>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	4a4a      	ldr	r2, [pc, #296]	@ (8001664 <HAL_GPIO_Init+0x34c>)
 800153a:	4293      	cmp	r3, r2
 800153c:	d101      	bne.n	8001542 <HAL_GPIO_Init+0x22a>
 800153e:	2306      	movs	r3, #6
 8001540:	e00c      	b.n	800155c <HAL_GPIO_Init+0x244>
 8001542:	2307      	movs	r3, #7
 8001544:	e00a      	b.n	800155c <HAL_GPIO_Init+0x244>
 8001546:	2305      	movs	r3, #5
 8001548:	e008      	b.n	800155c <HAL_GPIO_Init+0x244>
 800154a:	2304      	movs	r3, #4
 800154c:	e006      	b.n	800155c <HAL_GPIO_Init+0x244>
 800154e:	2303      	movs	r3, #3
 8001550:	e004      	b.n	800155c <HAL_GPIO_Init+0x244>
 8001552:	2302      	movs	r3, #2
 8001554:	e002      	b.n	800155c <HAL_GPIO_Init+0x244>
 8001556:	2301      	movs	r3, #1
 8001558:	e000      	b.n	800155c <HAL_GPIO_Init+0x244>
 800155a:	2300      	movs	r3, #0
 800155c:	697a      	ldr	r2, [r7, #20]
 800155e:	f002 0203 	and.w	r2, r2, #3
 8001562:	0092      	lsls	r2, r2, #2
 8001564:	4093      	lsls	r3, r2
 8001566:	693a      	ldr	r2, [r7, #16]
 8001568:	4313      	orrs	r3, r2
 800156a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800156c:	4937      	ldr	r1, [pc, #220]	@ (800164c <HAL_GPIO_Init+0x334>)
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	089b      	lsrs	r3, r3, #2
 8001572:	3302      	adds	r3, #2
 8001574:	693a      	ldr	r2, [r7, #16]
 8001576:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800157a:	4b3b      	ldr	r3, [pc, #236]	@ (8001668 <HAL_GPIO_Init+0x350>)
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	43db      	mvns	r3, r3
 8001584:	693a      	ldr	r2, [r7, #16]
 8001586:	4013      	ands	r3, r2
 8001588:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800158a:	683b      	ldr	r3, [r7, #0]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001592:	2b00      	cmp	r3, #0
 8001594:	d003      	beq.n	800159e <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8001596:	693a      	ldr	r2, [r7, #16]
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	4313      	orrs	r3, r2
 800159c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800159e:	4a32      	ldr	r2, [pc, #200]	@ (8001668 <HAL_GPIO_Init+0x350>)
 80015a0:	693b      	ldr	r3, [r7, #16]
 80015a2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80015a4:	4b30      	ldr	r3, [pc, #192]	@ (8001668 <HAL_GPIO_Init+0x350>)
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	43db      	mvns	r3, r3
 80015ae:	693a      	ldr	r2, [r7, #16]
 80015b0:	4013      	ands	r3, r2
 80015b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80015b4:	683b      	ldr	r3, [r7, #0]
 80015b6:	685b      	ldr	r3, [r3, #4]
 80015b8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d003      	beq.n	80015c8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80015c0:	693a      	ldr	r2, [r7, #16]
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	4313      	orrs	r3, r2
 80015c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80015c8:	4a27      	ldr	r2, [pc, #156]	@ (8001668 <HAL_GPIO_Init+0x350>)
 80015ca:	693b      	ldr	r3, [r7, #16]
 80015cc:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80015ce:	4b26      	ldr	r3, [pc, #152]	@ (8001668 <HAL_GPIO_Init+0x350>)
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	43db      	mvns	r3, r3
 80015d8:	693a      	ldr	r2, [r7, #16]
 80015da:	4013      	ands	r3, r2
 80015dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	685b      	ldr	r3, [r3, #4]
 80015e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d003      	beq.n	80015f2 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80015ea:	693a      	ldr	r2, [r7, #16]
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	4313      	orrs	r3, r2
 80015f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80015f2:	4a1d      	ldr	r2, [pc, #116]	@ (8001668 <HAL_GPIO_Init+0x350>)
 80015f4:	693b      	ldr	r3, [r7, #16]
 80015f6:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80015f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001668 <HAL_GPIO_Init+0x350>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	43db      	mvns	r3, r3
 8001602:	693a      	ldr	r2, [r7, #16]
 8001604:	4013      	ands	r3, r2
 8001606:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001610:	2b00      	cmp	r3, #0
 8001612:	d003      	beq.n	800161c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8001614:	693a      	ldr	r2, [r7, #16]
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	4313      	orrs	r3, r2
 800161a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800161c:	4a12      	ldr	r2, [pc, #72]	@ (8001668 <HAL_GPIO_Init+0x350>)
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	3301      	adds	r3, #1
 8001626:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	681a      	ldr	r2, [r3, #0]
 800162c:	697b      	ldr	r3, [r7, #20]
 800162e:	fa22 f303 	lsr.w	r3, r2, r3
 8001632:	2b00      	cmp	r3, #0
 8001634:	f47f ae78 	bne.w	8001328 <HAL_GPIO_Init+0x10>
  }
}
 8001638:	bf00      	nop
 800163a:	bf00      	nop
 800163c:	371c      	adds	r7, #28
 800163e:	46bd      	mov	sp, r7
 8001640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001644:	4770      	bx	lr
 8001646:	bf00      	nop
 8001648:	40021000 	.word	0x40021000
 800164c:	40010000 	.word	0x40010000
 8001650:	48000400 	.word	0x48000400
 8001654:	48000800 	.word	0x48000800
 8001658:	48000c00 	.word	0x48000c00
 800165c:	48001000 	.word	0x48001000
 8001660:	48001400 	.word	0x48001400
 8001664:	48001800 	.word	0x48001800
 8001668:	40010400 	.word	0x40010400

0800166c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800166c:	b480      	push	{r7}
 800166e:	b083      	sub	sp, #12
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	460b      	mov	r3, r1
 8001676:	807b      	strh	r3, [r7, #2]
 8001678:	4613      	mov	r3, r2
 800167a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800167c:	787b      	ldrb	r3, [r7, #1]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d003      	beq.n	800168a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001682:	887a      	ldrh	r2, [r7, #2]
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001688:	e002      	b.n	8001690 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800168a:	887a      	ldrh	r2, [r7, #2]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001690:	bf00      	nop
 8001692:	370c      	adds	r7, #12
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr

0800169c <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af02      	add	r7, sp, #8
 80016a2:	6078      	str	r0, [r7, #4]
  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d101      	bne.n	80016ae <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e052      	b.n	8001754 <HAL_HCD_Init+0xb8>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	f893 3355 	ldrb.w	r3, [r3, #853]	@ 0x355
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d106      	bne.n	80016c8 <HAL_HCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2200      	movs	r2, #0
 80016be:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80016c2:	6878      	ldr	r0, [r7, #4]
 80016c4:	f005 fe42 	bl	800734c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2203      	movs	r2, #3
 80016cc:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355

  /* Disable DMA mode for FS instance */
  hhcd->Init.dma_enable = 0U;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2200      	movs	r2, #0
 80016d4:	719a      	strb	r2, [r3, #6]

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4618      	mov	r0, r3
 80016dc:	f002 ff64 	bl	80045a8 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6818      	ldr	r0, [r3, #0]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	7c1a      	ldrb	r2, [r3, #16]
 80016e8:	f88d 2000 	strb.w	r2, [sp]
 80016ec:	3304      	adds	r3, #4
 80016ee:	cb0e      	ldmia	r3, {r1, r2, r3}
 80016f0:	f002 ff1c 	bl	800452c <USB_CoreInit>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d005      	beq.n	8001706 <HAL_HCD_Init+0x6a>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	2202      	movs	r2, #2
 80016fe:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8001702:	2301      	movs	r3, #1
 8001704:	e026      	b.n	8001754 <HAL_HCD_Init+0xb8>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	2101      	movs	r1, #1
 800170c:	4618      	mov	r0, r3
 800170e:	f002 ff5c 	bl	80045ca <USB_SetCurrentMode>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d005      	beq.n	8001724 <HAL_HCD_Init+0x88>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	2202      	movs	r2, #2
 800171c:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8001720:	2301      	movs	r3, #1
 8001722:	e017      	b.n	8001754 <HAL_HCD_Init+0xb8>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6818      	ldr	r0, [r3, #0]
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	7c1a      	ldrb	r2, [r3, #16]
 800172c:	f88d 2000 	strb.w	r2, [sp]
 8001730:	3304      	adds	r3, #4
 8001732:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001734:	f003 f902 	bl	800493c <USB_HostInit>
 8001738:	4603      	mov	r3, r0
 800173a:	2b00      	cmp	r3, #0
 800173c:	d005      	beq.n	800174a <HAL_HCD_Init+0xae>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	2202      	movs	r2, #2
 8001742:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355
    return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e004      	b.n	8001754 <HAL_HCD_Init+0xb8>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2201      	movs	r2, #1
 800174e:	f883 2355 	strb.w	r2, [r3, #853]	@ 0x355

  return HAL_OK;
 8001752:	2300      	movs	r3, #0
}
 8001754:	4618      	mov	r0, r3
 8001756:	3708      	adds	r7, #8
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}

0800175c <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800175c:	b590      	push	{r4, r7, lr}
 800175e:	b089      	sub	sp, #36	@ 0x24
 8001760:	af04      	add	r7, sp, #16
 8001762:	6078      	str	r0, [r7, #4]
 8001764:	4608      	mov	r0, r1
 8001766:	4611      	mov	r1, r2
 8001768:	461a      	mov	r2, r3
 800176a:	4603      	mov	r3, r0
 800176c:	70fb      	strb	r3, [r7, #3]
 800176e:	460b      	mov	r3, r1
 8001770:	70bb      	strb	r3, [r7, #2]
 8001772:	4613      	mov	r3, r2
 8001774:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HCcharMps = mps;
 8001776:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001778:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hhcd);
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8001780:	2b01      	cmp	r3, #1
 8001782:	d101      	bne.n	8001788 <HAL_HCD_HC_Init+0x2c>
 8001784:	2302      	movs	r3, #2
 8001786:	e07e      	b.n	8001886 <HAL_HCD_HC_Init+0x12a>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	2201      	movs	r2, #1
 800178c:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  hhcd->hc[ch_num].do_ping = 0U;
 8001790:	78fb      	ldrb	r3, [r7, #3]
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	2134      	movs	r1, #52	@ 0x34
 8001796:	fb01 f303 	mul.w	r3, r1, r3
 800179a:	4413      	add	r3, r2
 800179c:	331a      	adds	r3, #26
 800179e:	2200      	movs	r2, #0
 80017a0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80017a2:	78fb      	ldrb	r3, [r7, #3]
 80017a4:	687a      	ldr	r2, [r7, #4]
 80017a6:	2134      	movs	r1, #52	@ 0x34
 80017a8:	fb01 f303 	mul.w	r3, r1, r3
 80017ac:	4413      	add	r3, r2
 80017ae:	3314      	adds	r3, #20
 80017b0:	787a      	ldrb	r2, [r7, #1]
 80017b2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80017b4:	78fb      	ldrb	r3, [r7, #3]
 80017b6:	687a      	ldr	r2, [r7, #4]
 80017b8:	2134      	movs	r1, #52	@ 0x34
 80017ba:	fb01 f303 	mul.w	r3, r1, r3
 80017be:	4413      	add	r3, r2
 80017c0:	3315      	adds	r3, #21
 80017c2:	78fa      	ldrb	r2, [r7, #3]
 80017c4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80017c6:	78fb      	ldrb	r3, [r7, #3]
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	2134      	movs	r1, #52	@ 0x34
 80017cc:	fb01 f303 	mul.w	r3, r1, r3
 80017d0:	4413      	add	r3, r2
 80017d2:	331d      	adds	r3, #29
 80017d4:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80017d8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80017da:	78fb      	ldrb	r3, [r7, #3]
 80017dc:	78ba      	ldrb	r2, [r7, #2]
 80017de:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80017e2:	b2d0      	uxtb	r0, r2
 80017e4:	687a      	ldr	r2, [r7, #4]
 80017e6:	2134      	movs	r1, #52	@ 0x34
 80017e8:	fb01 f303 	mul.w	r3, r1, r3
 80017ec:	4413      	add	r3, r2
 80017ee:	3316      	adds	r3, #22
 80017f0:	4602      	mov	r2, r0
 80017f2:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80017f4:	78fb      	ldrb	r3, [r7, #3]
 80017f6:	4619      	mov	r1, r3
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f000 fb61 	bl	8001ec0 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80017fe:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001802:	2b00      	cmp	r3, #0
 8001804:	da09      	bge.n	800181a <HAL_HCD_HC_Init+0xbe>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001806:	78fb      	ldrb	r3, [r7, #3]
 8001808:	687a      	ldr	r2, [r7, #4]
 800180a:	2134      	movs	r1, #52	@ 0x34
 800180c:	fb01 f303 	mul.w	r3, r1, r3
 8001810:	4413      	add	r3, r2
 8001812:	3317      	adds	r3, #23
 8001814:	2201      	movs	r2, #1
 8001816:	701a      	strb	r2, [r3, #0]
 8001818:	e008      	b.n	800182c <HAL_HCD_HC_Init+0xd0>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800181a:	78fb      	ldrb	r3, [r7, #3]
 800181c:	687a      	ldr	r2, [r7, #4]
 800181e:	2134      	movs	r1, #52	@ 0x34
 8001820:	fb01 f303 	mul.w	r3, r1, r3
 8001824:	4413      	add	r3, r2
 8001826:	3317      	adds	r3, #23
 8001828:	2200      	movs	r2, #0
 800182a:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 800182c:	78fb      	ldrb	r3, [r7, #3]
 800182e:	687a      	ldr	r2, [r7, #4]
 8001830:	2134      	movs	r1, #52	@ 0x34
 8001832:	fb01 f303 	mul.w	r3, r1, r3
 8001836:	4413      	add	r3, r2
 8001838:	3319      	adds	r3, #25
 800183a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800183e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001840:	78fb      	ldrb	r3, [r7, #3]
 8001842:	68fa      	ldr	r2, [r7, #12]
 8001844:	b290      	uxth	r0, r2
 8001846:	687a      	ldr	r2, [r7, #4]
 8001848:	2134      	movs	r1, #52	@ 0x34
 800184a:	fb01 f303 	mul.w	r3, r1, r3
 800184e:	4413      	add	r3, r2
 8001850:	331e      	adds	r3, #30
 8001852:	4602      	mov	r2, r0
 8001854:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	6818      	ldr	r0, [r3, #0]
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	b29b      	uxth	r3, r3
 800185e:	787c      	ldrb	r4, [r7, #1]
 8001860:	78ba      	ldrb	r2, [r7, #2]
 8001862:	78f9      	ldrb	r1, [r7, #3]
 8001864:	9302      	str	r3, [sp, #8]
 8001866:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800186a:	9301      	str	r3, [sp, #4]
 800186c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001870:	9300      	str	r3, [sp, #0]
 8001872:	4623      	mov	r3, r4
 8001874:	f003 f9ae 	bl	8004bd4 <USB_HC_Init>
 8001878:	4603      	mov	r3, r0
 800187a:	72fb      	strb	r3, [r7, #11]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2200      	movs	r2, #0
 8001880:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return status;
 8001884:	7afb      	ldrb	r3, [r7, #11]
}
 8001886:	4618      	mov	r0, r3
 8001888:	3714      	adds	r7, #20
 800188a:	46bd      	mov	sp, r7
 800188c:	bd90      	pop	{r4, r7, pc}

0800188e <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800188e:	b580      	push	{r7, lr}
 8001890:	b084      	sub	sp, #16
 8001892:	af00      	add	r7, sp, #0
 8001894:	6078      	str	r0, [r7, #4]
 8001896:	460b      	mov	r3, r1
 8001898:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800189a:	2300      	movs	r3, #0
 800189c:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d101      	bne.n	80018ac <HAL_HCD_HC_Halt+0x1e>
 80018a8:	2302      	movs	r3, #2
 80018aa:	e00f      	b.n	80018cc <HAL_HCD_HC_Halt+0x3e>
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2201      	movs	r2, #1
 80018b0:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	78fa      	ldrb	r2, [r7, #3]
 80018ba:	4611      	mov	r1, r2
 80018bc:	4618      	mov	r0, r3
 80018be:	f003 fb9e 	bl	8004ffe <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2200      	movs	r2, #0
 80018c6:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return status;
 80018ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3710      	adds	r7, #16
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}

080018d4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b082      	sub	sp, #8
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
 80018dc:	4608      	mov	r0, r1
 80018de:	4611      	mov	r1, r2
 80018e0:	461a      	mov	r2, r3
 80018e2:	4603      	mov	r3, r0
 80018e4:	70fb      	strb	r3, [r7, #3]
 80018e6:	460b      	mov	r3, r1
 80018e8:	70bb      	strb	r3, [r7, #2]
 80018ea:	4613      	mov	r3, r2
 80018ec:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80018ee:	78fb      	ldrb	r3, [r7, #3]
 80018f0:	687a      	ldr	r2, [r7, #4]
 80018f2:	2134      	movs	r1, #52	@ 0x34
 80018f4:	fb01 f303 	mul.w	r3, r1, r3
 80018f8:	4413      	add	r3, r2
 80018fa:	3317      	adds	r3, #23
 80018fc:	78ba      	ldrb	r2, [r7, #2]
 80018fe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001900:	78fb      	ldrb	r3, [r7, #3]
 8001902:	687a      	ldr	r2, [r7, #4]
 8001904:	2134      	movs	r1, #52	@ 0x34
 8001906:	fb01 f303 	mul.w	r3, r1, r3
 800190a:	4413      	add	r3, r2
 800190c:	331d      	adds	r3, #29
 800190e:	787a      	ldrb	r2, [r7, #1]
 8001910:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001912:	7c3b      	ldrb	r3, [r7, #16]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d112      	bne.n	800193e <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001918:	78fb      	ldrb	r3, [r7, #3]
 800191a:	687a      	ldr	r2, [r7, #4]
 800191c:	2134      	movs	r1, #52	@ 0x34
 800191e:	fb01 f303 	mul.w	r3, r1, r3
 8001922:	4413      	add	r3, r2
 8001924:	3320      	adds	r3, #32
 8001926:	2203      	movs	r2, #3
 8001928:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800192a:	78fb      	ldrb	r3, [r7, #3]
 800192c:	687a      	ldr	r2, [r7, #4]
 800192e:	2134      	movs	r1, #52	@ 0x34
 8001930:	fb01 f303 	mul.w	r3, r1, r3
 8001934:	4413      	add	r3, r2
 8001936:	331a      	adds	r3, #26
 8001938:	7f3a      	ldrb	r2, [r7, #28]
 800193a:	701a      	strb	r2, [r3, #0]
 800193c:	e008      	b.n	8001950 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800193e:	78fb      	ldrb	r3, [r7, #3]
 8001940:	687a      	ldr	r2, [r7, #4]
 8001942:	2134      	movs	r1, #52	@ 0x34
 8001944:	fb01 f303 	mul.w	r3, r1, r3
 8001948:	4413      	add	r3, r2
 800194a:	3320      	adds	r3, #32
 800194c:	2202      	movs	r2, #2
 800194e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001950:	787b      	ldrb	r3, [r7, #1]
 8001952:	2b03      	cmp	r3, #3
 8001954:	f200 80c6 	bhi.w	8001ae4 <HAL_HCD_HC_SubmitRequest+0x210>
 8001958:	a201      	add	r2, pc, #4	@ (adr r2, 8001960 <HAL_HCD_HC_SubmitRequest+0x8c>)
 800195a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800195e:	bf00      	nop
 8001960:	08001971 	.word	0x08001971
 8001964:	08001ad1 	.word	0x08001ad1
 8001968:	080019d5 	.word	0x080019d5
 800196c:	08001a53 	.word	0x08001a53
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001970:	7c3b      	ldrb	r3, [r7, #16]
 8001972:	2b01      	cmp	r3, #1
 8001974:	f040 80b8 	bne.w	8001ae8 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (direction == 0U)
 8001978:	78bb      	ldrb	r3, [r7, #2]
 800197a:	2b00      	cmp	r3, #0
 800197c:	f040 80b4 	bne.w	8001ae8 <HAL_HCD_HC_SubmitRequest+0x214>
        {
          if (length == 0U)
 8001980:	8b3b      	ldrh	r3, [r7, #24]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d108      	bne.n	8001998 <HAL_HCD_HC_SubmitRequest+0xc4>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001986:	78fb      	ldrb	r3, [r7, #3]
 8001988:	687a      	ldr	r2, [r7, #4]
 800198a:	2134      	movs	r1, #52	@ 0x34
 800198c:	fb01 f303 	mul.w	r3, r1, r3
 8001990:	4413      	add	r3, r2
 8001992:	3335      	adds	r3, #53	@ 0x35
 8001994:	2201      	movs	r2, #1
 8001996:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001998:	78fb      	ldrb	r3, [r7, #3]
 800199a:	687a      	ldr	r2, [r7, #4]
 800199c:	2134      	movs	r1, #52	@ 0x34
 800199e:	fb01 f303 	mul.w	r3, r1, r3
 80019a2:	4413      	add	r3, r2
 80019a4:	3335      	adds	r3, #53	@ 0x35
 80019a6:	781b      	ldrb	r3, [r3, #0]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d109      	bne.n	80019c0 <HAL_HCD_HC_SubmitRequest+0xec>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019ac:	78fb      	ldrb	r3, [r7, #3]
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	2134      	movs	r1, #52	@ 0x34
 80019b2:	fb01 f303 	mul.w	r3, r1, r3
 80019b6:	4413      	add	r3, r2
 80019b8:	3320      	adds	r3, #32
 80019ba:	2200      	movs	r2, #0
 80019bc:	701a      	strb	r2, [r3, #0]
            /* Put the PID 1 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
          }
        }
      }
      break;
 80019be:	e093      	b.n	8001ae8 <HAL_HCD_HC_SubmitRequest+0x214>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80019c0:	78fb      	ldrb	r3, [r7, #3]
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	2134      	movs	r1, #52	@ 0x34
 80019c6:	fb01 f303 	mul.w	r3, r1, r3
 80019ca:	4413      	add	r3, r2
 80019cc:	3320      	adds	r3, #32
 80019ce:	2202      	movs	r2, #2
 80019d0:	701a      	strb	r2, [r3, #0]
      break;
 80019d2:	e089      	b.n	8001ae8 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80019d4:	78bb      	ldrb	r3, [r7, #2]
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d11d      	bne.n	8001a16 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80019da:	78fb      	ldrb	r3, [r7, #3]
 80019dc:	687a      	ldr	r2, [r7, #4]
 80019de:	2134      	movs	r1, #52	@ 0x34
 80019e0:	fb01 f303 	mul.w	r3, r1, r3
 80019e4:	4413      	add	r3, r2
 80019e6:	3335      	adds	r3, #53	@ 0x35
 80019e8:	781b      	ldrb	r3, [r3, #0]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d109      	bne.n	8001a02 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80019ee:	78fb      	ldrb	r3, [r7, #3]
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	2134      	movs	r1, #52	@ 0x34
 80019f4:	fb01 f303 	mul.w	r3, r1, r3
 80019f8:	4413      	add	r3, r2
 80019fa:	3320      	adds	r3, #32
 80019fc:	2200      	movs	r2, #0
 80019fe:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001a00:	e073      	b.n	8001aea <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a02:	78fb      	ldrb	r3, [r7, #3]
 8001a04:	687a      	ldr	r2, [r7, #4]
 8001a06:	2134      	movs	r1, #52	@ 0x34
 8001a08:	fb01 f303 	mul.w	r3, r1, r3
 8001a0c:	4413      	add	r3, r2
 8001a0e:	3320      	adds	r3, #32
 8001a10:	2202      	movs	r2, #2
 8001a12:	701a      	strb	r2, [r3, #0]
      break;
 8001a14:	e069      	b.n	8001aea <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001a16:	78fb      	ldrb	r3, [r7, #3]
 8001a18:	687a      	ldr	r2, [r7, #4]
 8001a1a:	2134      	movs	r1, #52	@ 0x34
 8001a1c:	fb01 f303 	mul.w	r3, r1, r3
 8001a20:	4413      	add	r3, r2
 8001a22:	3334      	adds	r3, #52	@ 0x34
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d109      	bne.n	8001a3e <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a2a:	78fb      	ldrb	r3, [r7, #3]
 8001a2c:	687a      	ldr	r2, [r7, #4]
 8001a2e:	2134      	movs	r1, #52	@ 0x34
 8001a30:	fb01 f303 	mul.w	r3, r1, r3
 8001a34:	4413      	add	r3, r2
 8001a36:	3320      	adds	r3, #32
 8001a38:	2200      	movs	r2, #0
 8001a3a:	701a      	strb	r2, [r3, #0]
      break;
 8001a3c:	e055      	b.n	8001aea <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a3e:	78fb      	ldrb	r3, [r7, #3]
 8001a40:	687a      	ldr	r2, [r7, #4]
 8001a42:	2134      	movs	r1, #52	@ 0x34
 8001a44:	fb01 f303 	mul.w	r3, r1, r3
 8001a48:	4413      	add	r3, r2
 8001a4a:	3320      	adds	r3, #32
 8001a4c:	2202      	movs	r2, #2
 8001a4e:	701a      	strb	r2, [r3, #0]
      break;
 8001a50:	e04b      	b.n	8001aea <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001a52:	78bb      	ldrb	r3, [r7, #2]
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d11d      	bne.n	8001a94 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001a58:	78fb      	ldrb	r3, [r7, #3]
 8001a5a:	687a      	ldr	r2, [r7, #4]
 8001a5c:	2134      	movs	r1, #52	@ 0x34
 8001a5e:	fb01 f303 	mul.w	r3, r1, r3
 8001a62:	4413      	add	r3, r2
 8001a64:	3335      	adds	r3, #53	@ 0x35
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d109      	bne.n	8001a80 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001a6c:	78fb      	ldrb	r3, [r7, #3]
 8001a6e:	687a      	ldr	r2, [r7, #4]
 8001a70:	2134      	movs	r1, #52	@ 0x34
 8001a72:	fb01 f303 	mul.w	r3, r1, r3
 8001a76:	4413      	add	r3, r2
 8001a78:	3320      	adds	r3, #32
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001a7e:	e034      	b.n	8001aea <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001a80:	78fb      	ldrb	r3, [r7, #3]
 8001a82:	687a      	ldr	r2, [r7, #4]
 8001a84:	2134      	movs	r1, #52	@ 0x34
 8001a86:	fb01 f303 	mul.w	r3, r1, r3
 8001a8a:	4413      	add	r3, r2
 8001a8c:	3320      	adds	r3, #32
 8001a8e:	2202      	movs	r2, #2
 8001a90:	701a      	strb	r2, [r3, #0]
      break;
 8001a92:	e02a      	b.n	8001aea <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001a94:	78fb      	ldrb	r3, [r7, #3]
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	2134      	movs	r1, #52	@ 0x34
 8001a9a:	fb01 f303 	mul.w	r3, r1, r3
 8001a9e:	4413      	add	r3, r2
 8001aa0:	3334      	adds	r3, #52	@ 0x34
 8001aa2:	781b      	ldrb	r3, [r3, #0]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d109      	bne.n	8001abc <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001aa8:	78fb      	ldrb	r3, [r7, #3]
 8001aaa:	687a      	ldr	r2, [r7, #4]
 8001aac:	2134      	movs	r1, #52	@ 0x34
 8001aae:	fb01 f303 	mul.w	r3, r1, r3
 8001ab2:	4413      	add	r3, r2
 8001ab4:	3320      	adds	r3, #32
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	701a      	strb	r2, [r3, #0]
      break;
 8001aba:	e016      	b.n	8001aea <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001abc:	78fb      	ldrb	r3, [r7, #3]
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	2134      	movs	r1, #52	@ 0x34
 8001ac2:	fb01 f303 	mul.w	r3, r1, r3
 8001ac6:	4413      	add	r3, r2
 8001ac8:	3320      	adds	r3, #32
 8001aca:	2202      	movs	r2, #2
 8001acc:	701a      	strb	r2, [r3, #0]
      break;
 8001ace:	e00c      	b.n	8001aea <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001ad0:	78fb      	ldrb	r3, [r7, #3]
 8001ad2:	687a      	ldr	r2, [r7, #4]
 8001ad4:	2134      	movs	r1, #52	@ 0x34
 8001ad6:	fb01 f303 	mul.w	r3, r1, r3
 8001ada:	4413      	add	r3, r2
 8001adc:	3320      	adds	r3, #32
 8001ade:	2200      	movs	r2, #0
 8001ae0:	701a      	strb	r2, [r3, #0]
      break;
 8001ae2:	e002      	b.n	8001aea <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8001ae4:	bf00      	nop
 8001ae6:	e000      	b.n	8001aea <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8001ae8:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001aea:	78fb      	ldrb	r3, [r7, #3]
 8001aec:	687a      	ldr	r2, [r7, #4]
 8001aee:	2134      	movs	r1, #52	@ 0x34
 8001af0:	fb01 f303 	mul.w	r3, r1, r3
 8001af4:	4413      	add	r3, r2
 8001af6:	3324      	adds	r3, #36	@ 0x24
 8001af8:	697a      	ldr	r2, [r7, #20]
 8001afa:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001afc:	78fb      	ldrb	r3, [r7, #3]
 8001afe:	8b3a      	ldrh	r2, [r7, #24]
 8001b00:	6879      	ldr	r1, [r7, #4]
 8001b02:	2034      	movs	r0, #52	@ 0x34
 8001b04:	fb00 f303 	mul.w	r3, r0, r3
 8001b08:	440b      	add	r3, r1
 8001b0a:	332c      	adds	r3, #44	@ 0x2c
 8001b0c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001b0e:	78fb      	ldrb	r3, [r7, #3]
 8001b10:	687a      	ldr	r2, [r7, #4]
 8001b12:	2134      	movs	r1, #52	@ 0x34
 8001b14:	fb01 f303 	mul.w	r3, r1, r3
 8001b18:	4413      	add	r3, r2
 8001b1a:	3344      	adds	r3, #68	@ 0x44
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001b20:	78fb      	ldrb	r3, [r7, #3]
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	2134      	movs	r1, #52	@ 0x34
 8001b26:	fb01 f303 	mul.w	r3, r1, r3
 8001b2a:	4413      	add	r3, r2
 8001b2c:	3330      	adds	r3, #48	@ 0x30
 8001b2e:	2200      	movs	r2, #0
 8001b30:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001b32:	78fb      	ldrb	r3, [r7, #3]
 8001b34:	687a      	ldr	r2, [r7, #4]
 8001b36:	2134      	movs	r1, #52	@ 0x34
 8001b38:	fb01 f303 	mul.w	r3, r1, r3
 8001b3c:	4413      	add	r3, r2
 8001b3e:	3315      	adds	r3, #21
 8001b40:	78fa      	ldrb	r2, [r7, #3]
 8001b42:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001b44:	78fb      	ldrb	r3, [r7, #3]
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	2134      	movs	r1, #52	@ 0x34
 8001b4a:	fb01 f303 	mul.w	r3, r1, r3
 8001b4e:	4413      	add	r3, r2
 8001b50:	3345      	adds	r3, #69	@ 0x45
 8001b52:	2200      	movs	r2, #0
 8001b54:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num]);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6818      	ldr	r0, [r3, #0]
 8001b5a:	78fb      	ldrb	r3, [r7, #3]
 8001b5c:	2234      	movs	r2, #52	@ 0x34
 8001b5e:	fb02 f303 	mul.w	r3, r2, r3
 8001b62:	3310      	adds	r3, #16
 8001b64:	687a      	ldr	r2, [r7, #4]
 8001b66:	4413      	add	r3, r2
 8001b68:	3304      	adds	r3, #4
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	f003 f93e 	bl	8004dec <USB_HC_StartXfer>
 8001b70:	4603      	mov	r3, r0
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop

08001b7c <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b086      	sub	sp, #24
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001b8a:	693b      	ldr	r3, [r7, #16]
 8001b8c:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4618      	mov	r0, r3
 8001b94:	f002 fe8b 	bl	80048ae <USB_GetMode>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	f040 80fb 	bne.w	8001d96 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f002 fe4e 	bl	8004846 <USB_ReadInterrupts>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	f000 80f1 	beq.w	8001d94 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	f002 fe45 	bl	8004846 <USB_ReadInterrupts>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001bc2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001bc6:	d104      	bne.n	8001bd2 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001bd0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f002 fe35 	bl	8004846 <USB_ReadInterrupts>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001be2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001be6:	d104      	bne.n	8001bf2 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8001bf0:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f002 fe25 	bl	8004846 <USB_ReadInterrupts>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001c02:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8001c06:	d104      	bne.n	8001c12 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8001c10:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4618      	mov	r0, r3
 8001c18:	f002 fe15 	bl	8004846 <USB_ReadInterrupts>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	f003 0302 	and.w	r3, r3, #2
 8001c22:	2b02      	cmp	r3, #2
 8001c24:	d103      	bne.n	8001c2e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	2202      	movs	r2, #2
 8001c2c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4618      	mov	r0, r3
 8001c34:	f002 fe07 	bl	8004846 <USB_ReadInterrupts>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001c3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001c42:	d120      	bne.n	8001c86 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8001c4c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 0301 	and.w	r3, r3, #1
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d113      	bne.n	8001c86 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001c5e:	2110      	movs	r1, #16
 8001c60:	6938      	ldr	r0, [r7, #16]
 8001c62:	f002 fcfe 	bl	8004662 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001c66:	6938      	ldr	r0, [r7, #16]
 8001c68:	f002 fd2d 	bl	80046c6 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	7a5b      	ldrb	r3, [r3, #9]
 8001c70:	2b02      	cmp	r3, #2
 8001c72:	d105      	bne.n	8001c80 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	2101      	movs	r1, #1
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f002 fee2 	bl	8004a44 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001c80:	6878      	ldr	r0, [r7, #4]
 8001c82:	f005 fc11 	bl	80074a8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f002 fddb 	bl	8004846 <USB_ReadInterrupts>
 8001c90:	4603      	mov	r3, r0
 8001c92:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c9a:	d102      	bne.n	8001ca2 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f001 f8ba 	bl	8002e16 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f002 fdcd 	bl	8004846 <USB_ReadInterrupts>
 8001cac:	4603      	mov	r3, r0
 8001cae:	f003 0308 	and.w	r3, r3, #8
 8001cb2:	2b08      	cmp	r3, #8
 8001cb4:	d106      	bne.n	8001cc4 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	f005 fbda 	bl	8007470 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	2208      	movs	r2, #8
 8001cc2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f002 fdbc 	bl	8004846 <USB_ReadInterrupts>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cd4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8001cd8:	d139      	bne.n	8001d4e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f003 f97c 	bl	8004fdc <USB_HC_ReadInterrupt>
 8001ce4:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	617b      	str	r3, [r7, #20]
 8001cea:	e025      	b.n	8001d38 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001cec:	697b      	ldr	r3, [r7, #20]
 8001cee:	f003 030f 	and.w	r3, r3, #15
 8001cf2:	68ba      	ldr	r2, [r7, #8]
 8001cf4:	fa22 f303 	lsr.w	r3, r2, r3
 8001cf8:	f003 0301 	and.w	r3, r3, #1
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d018      	beq.n	8001d32 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001d00:	697b      	ldr	r3, [r7, #20]
 8001d02:	015a      	lsls	r2, r3, #5
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	4413      	add	r3, r2
 8001d08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d12:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d16:	d106      	bne.n	8001d26 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	b2db      	uxtb	r3, r3
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	6878      	ldr	r0, [r7, #4]
 8001d20:	f000 f8ed 	bl	8001efe <HCD_HC_IN_IRQHandler>
 8001d24:	e005      	b.n	8001d32 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001d26:	697b      	ldr	r3, [r7, #20]
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	4619      	mov	r1, r3
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	f000 fcfc 	bl	800272a <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001d32:	697b      	ldr	r3, [r7, #20]
 8001d34:	3301      	adds	r3, #1
 8001d36:	617b      	str	r3, [r7, #20]
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	795b      	ldrb	r3, [r3, #5]
 8001d3c:	461a      	mov	r2, r3
 8001d3e:	697b      	ldr	r3, [r7, #20]
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d3d3      	bcc.n	8001cec <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001d4c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	4618      	mov	r0, r3
 8001d54:	f002 fd77 	bl	8004846 <USB_ReadInterrupts>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	f003 0310 	and.w	r3, r3, #16
 8001d5e:	2b10      	cmp	r3, #16
 8001d60:	d101      	bne.n	8001d66 <HAL_HCD_IRQHandler+0x1ea>
 8001d62:	2301      	movs	r3, #1
 8001d64:	e000      	b.n	8001d68 <HAL_HCD_IRQHandler+0x1ec>
 8001d66:	2300      	movs	r3, #0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d014      	beq.n	8001d96 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	699a      	ldr	r2, [r3, #24]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f022 0210 	bic.w	r2, r2, #16
 8001d7a:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001d7c:	6878      	ldr	r0, [r7, #4]
 8001d7e:	f000 ff78 	bl	8002c72 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	699a      	ldr	r2, [r3, #24]
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f042 0210 	orr.w	r2, r2, #16
 8001d90:	619a      	str	r2, [r3, #24]
 8001d92:	e000      	b.n	8001d96 <HAL_HCD_IRQHandler+0x21a>
      return;
 8001d94:	bf00      	nop
    }
  }
}
 8001d96:	3718      	adds	r7, #24
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}

08001d9c <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d101      	bne.n	8001db2 <HAL_HCD_Start+0x16>
 8001dae:	2302      	movs	r3, #2
 8001db0:	e013      	b.n	8001dda <HAL_HCD_Start+0x3e>
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	2201      	movs	r2, #1
 8001db6:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	2101      	movs	r1, #1
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	f002 fea6 	bl	8004b12 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	4618      	mov	r0, r3
 8001dcc:	f002 fbdb 	bl	8004586 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return HAL_OK;
 8001dd8:	2300      	movs	r3, #0
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3708      	adds	r7, #8
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001de2:	b580      	push	{r7, lr}
 8001de4:	b082      	sub	sp, #8
 8001de6:	af00      	add	r7, sp, #0
 8001de8:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	f893 3354 	ldrb.w	r3, [r3, #852]	@ 0x354
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d101      	bne.n	8001df8 <HAL_HCD_Stop+0x16>
 8001df4:	2302      	movs	r3, #2
 8001df6:	e00d      	b.n	8001e14 <HAL_HCD_Stop+0x32>
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354
  (void)USB_StopHost(hhcd->Instance);
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f003 fa1a 	bl	800523e <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	f883 2354 	strb.w	r2, [r3, #852]	@ 0x354

  return HAL_OK;
 8001e12:	2300      	movs	r3, #0
}
 8001e14:	4618      	mov	r0, r3
 8001e16:	3708      	adds	r7, #8
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bd80      	pop	{r7, pc}

08001e1c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b082      	sub	sp, #8
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f002 fe48 	bl	8004abe <USB_ResetPort>
 8001e2e:	4603      	mov	r3, r0
}
 8001e30:	4618      	mov	r0, r3
 8001e32:	3708      	adds	r7, #8
 8001e34:	46bd      	mov	sp, r7
 8001e36:	bd80      	pop	{r7, pc}

08001e38 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	b083      	sub	sp, #12
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
 8001e40:	460b      	mov	r3, r1
 8001e42:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001e44:	78fb      	ldrb	r3, [r7, #3]
 8001e46:	687a      	ldr	r2, [r7, #4]
 8001e48:	2134      	movs	r1, #52	@ 0x34
 8001e4a:	fb01 f303 	mul.w	r3, r1, r3
 8001e4e:	4413      	add	r3, r2
 8001e50:	3344      	adds	r3, #68	@ 0x44
 8001e52:	781b      	ldrb	r3, [r3, #0]
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
 8001e68:	460b      	mov	r3, r1
 8001e6a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001e6c:	78fb      	ldrb	r3, [r7, #3]
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	2134      	movs	r1, #52	@ 0x34
 8001e72:	fb01 f303 	mul.w	r3, r1, r3
 8001e76:	4413      	add	r3, r2
 8001e78:	3330      	adds	r3, #48	@ 0x30
 8001e7a:	681b      	ldr	r3, [r3, #0]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	370c      	adds	r7, #12
 8001e80:	46bd      	mov	sp, r7
 8001e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e86:	4770      	bx	lr

08001e88 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b082      	sub	sp, #8
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f002 fe8c 	bl	8004bb2 <USB_GetCurrentFrame>
 8001e9a:	4603      	mov	r3, r0
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	3708      	adds	r7, #8
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}

08001ea4 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f002 fe67 	bl	8004b84 <USB_GetHostSpeed>
 8001eb6:	4603      	mov	r3, r0
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3708      	adds	r7, #8
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
 8001ec8:	460b      	mov	r3, r1
 8001eca:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001ecc:	78fb      	ldrb	r3, [r7, #3]
 8001ece:	687a      	ldr	r2, [r7, #4]
 8001ed0:	2134      	movs	r1, #52	@ 0x34
 8001ed2:	fb01 f303 	mul.w	r3, r1, r3
 8001ed6:	4413      	add	r3, r2
 8001ed8:	331c      	adds	r3, #28
 8001eda:	2200      	movs	r2, #0
 8001edc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001ede:	78fb      	ldrb	r3, [r7, #3]
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	2134      	movs	r1, #52	@ 0x34
 8001ee4:	fb01 f303 	mul.w	r3, r1, r3
 8001ee8:	4413      	add	r3, r2
 8001eea:	331b      	adds	r3, #27
 8001eec:	2200      	movs	r2, #0
 8001eee:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001ef0:	2300      	movs	r3, #0
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	370c      	adds	r7, #12
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr

08001efe <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b086      	sub	sp, #24
 8001f02:	af00      	add	r7, sp, #0
 8001f04:	6078      	str	r0, [r7, #4]
 8001f06:	460b      	mov	r3, r1
 8001f08:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001f10:	697b      	ldr	r3, [r7, #20]
 8001f12:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	78fa      	ldrb	r2, [r7, #3]
 8001f1a:	4611      	mov	r1, r2
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f002 fca5 	bl	800486c <USB_ReadChInterrupts>
 8001f22:	4603      	mov	r3, r0
 8001f24:	f003 0304 	and.w	r3, r3, #4
 8001f28:	2b04      	cmp	r3, #4
 8001f2a:	d119      	bne.n	8001f60 <HCD_HC_IN_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001f2c:	78fb      	ldrb	r3, [r7, #3]
 8001f2e:	015a      	lsls	r2, r3, #5
 8001f30:	693b      	ldr	r3, [r7, #16]
 8001f32:	4413      	add	r3, r2
 8001f34:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f38:	461a      	mov	r2, r3
 8001f3a:	2304      	movs	r3, #4
 8001f3c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001f3e:	78fb      	ldrb	r3, [r7, #3]
 8001f40:	687a      	ldr	r2, [r7, #4]
 8001f42:	2134      	movs	r1, #52	@ 0x34
 8001f44:	fb01 f303 	mul.w	r3, r1, r3
 8001f48:	4413      	add	r3, r2
 8001f4a:	3345      	adds	r3, #69	@ 0x45
 8001f4c:	2207      	movs	r2, #7
 8001f4e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	78fa      	ldrb	r2, [r7, #3]
 8001f56:	4611      	mov	r1, r2
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f003 f850 	bl	8004ffe <USB_HC_Halt>
 8001f5e:	e09a      	b.n	8002096 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	78fa      	ldrb	r2, [r7, #3]
 8001f66:	4611      	mov	r1, r2
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f002 fc7f 	bl	800486c <USB_ReadChInterrupts>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001f78:	d11a      	bne.n	8001fb0 <HCD_HC_IN_IRQHandler+0xb2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8001f7a:	78fb      	ldrb	r3, [r7, #3]
 8001f7c:	015a      	lsls	r2, r3, #5
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	4413      	add	r3, r2
 8001f82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001f86:	461a      	mov	r2, r3
 8001f88:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001f8c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8001f8e:	78fb      	ldrb	r3, [r7, #3]
 8001f90:	687a      	ldr	r2, [r7, #4]
 8001f92:	2134      	movs	r1, #52	@ 0x34
 8001f94:	fb01 f303 	mul.w	r3, r1, r3
 8001f98:	4413      	add	r3, r2
 8001f9a:	3345      	adds	r3, #69	@ 0x45
 8001f9c:	2208      	movs	r2, #8
 8001f9e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	78fa      	ldrb	r2, [r7, #3]
 8001fa6:	4611      	mov	r1, r2
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f003 f828 	bl	8004ffe <USB_HC_Halt>
 8001fae:	e072      	b.n	8002096 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	78fa      	ldrb	r2, [r7, #3]
 8001fb6:	4611      	mov	r1, r2
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f002 fc57 	bl	800486c <USB_ReadChInterrupts>
 8001fbe:	4603      	mov	r3, r0
 8001fc0:	f003 0308 	and.w	r3, r3, #8
 8001fc4:	2b08      	cmp	r3, #8
 8001fc6:	d119      	bne.n	8001ffc <HCD_HC_IN_IRQHandler+0xfe>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8001fc8:	78fb      	ldrb	r3, [r7, #3]
 8001fca:	015a      	lsls	r2, r3, #5
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	4413      	add	r3, r2
 8001fd0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8001fd4:	461a      	mov	r2, r3
 8001fd6:	2308      	movs	r3, #8
 8001fd8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8001fda:	78fb      	ldrb	r3, [r7, #3]
 8001fdc:	687a      	ldr	r2, [r7, #4]
 8001fde:	2134      	movs	r1, #52	@ 0x34
 8001fe0:	fb01 f303 	mul.w	r3, r1, r3
 8001fe4:	4413      	add	r3, r2
 8001fe6:	3345      	adds	r3, #69	@ 0x45
 8001fe8:	2206      	movs	r2, #6
 8001fea:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	78fa      	ldrb	r2, [r7, #3]
 8001ff2:	4611      	mov	r1, r2
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f003 f802 	bl	8004ffe <USB_HC_Halt>
 8001ffa:	e04c      	b.n	8002096 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	78fa      	ldrb	r2, [r7, #3]
 8002002:	4611      	mov	r1, r2
 8002004:	4618      	mov	r0, r3
 8002006:	f002 fc31 	bl	800486c <USB_ReadChInterrupts>
 800200a:	4603      	mov	r3, r0
 800200c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002010:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002014:	d11a      	bne.n	800204c <HCD_HC_IN_IRQHandler+0x14e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002016:	78fb      	ldrb	r3, [r7, #3]
 8002018:	015a      	lsls	r2, r3, #5
 800201a:	693b      	ldr	r3, [r7, #16]
 800201c:	4413      	add	r3, r2
 800201e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002022:	461a      	mov	r2, r3
 8002024:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002028:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800202a:	78fb      	ldrb	r3, [r7, #3]
 800202c:	687a      	ldr	r2, [r7, #4]
 800202e:	2134      	movs	r1, #52	@ 0x34
 8002030:	fb01 f303 	mul.w	r3, r1, r3
 8002034:	4413      	add	r3, r2
 8002036:	3345      	adds	r3, #69	@ 0x45
 8002038:	2209      	movs	r2, #9
 800203a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	78fa      	ldrb	r2, [r7, #3]
 8002042:	4611      	mov	r1, r2
 8002044:	4618      	mov	r0, r3
 8002046:	f002 ffda 	bl	8004ffe <USB_HC_Halt>
 800204a:	e024      	b.n	8002096 <HCD_HC_IN_IRQHandler+0x198>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	78fa      	ldrb	r2, [r7, #3]
 8002052:	4611      	mov	r1, r2
 8002054:	4618      	mov	r0, r3
 8002056:	f002 fc09 	bl	800486c <USB_ReadChInterrupts>
 800205a:	4603      	mov	r3, r0
 800205c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002060:	2b80      	cmp	r3, #128	@ 0x80
 8002062:	d118      	bne.n	8002096 <HCD_HC_IN_IRQHandler+0x198>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002064:	78fb      	ldrb	r3, [r7, #3]
 8002066:	015a      	lsls	r2, r3, #5
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	4413      	add	r3, r2
 800206c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002070:	461a      	mov	r2, r3
 8002072:	2380      	movs	r3, #128	@ 0x80
 8002074:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002076:	78fb      	ldrb	r3, [r7, #3]
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	2134      	movs	r1, #52	@ 0x34
 800207c:	fb01 f303 	mul.w	r3, r1, r3
 8002080:	4413      	add	r3, r2
 8002082:	3345      	adds	r3, #69	@ 0x45
 8002084:	2207      	movs	r2, #7
 8002086:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	78fa      	ldrb	r2, [r7, #3]
 800208e:	4611      	mov	r1, r2
 8002090:	4618      	mov	r0, r3
 8002092:	f002 ffb4 	bl	8004ffe <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	78fa      	ldrb	r2, [r7, #3]
 800209c:	4611      	mov	r1, r2
 800209e:	4618      	mov	r0, r3
 80020a0:	f002 fbe4 	bl	800486c <USB_ReadChInterrupts>
 80020a4:	4603      	mov	r3, r0
 80020a6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80020aa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80020ae:	d111      	bne.n	80020d4 <HCD_HC_IN_IRQHandler+0x1d6>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	78fa      	ldrb	r2, [r7, #3]
 80020b6:	4611      	mov	r1, r2
 80020b8:	4618      	mov	r0, r3
 80020ba:	f002 ffa0 	bl	8004ffe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80020be:	78fb      	ldrb	r3, [r7, #3]
 80020c0:	015a      	lsls	r2, r3, #5
 80020c2:	693b      	ldr	r3, [r7, #16]
 80020c4:	4413      	add	r3, r2
 80020c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80020ca:	461a      	mov	r2, r3
 80020cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80020d0:	6093      	str	r3, [r2, #8]
 80020d2:	e327      	b.n	8002724 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	78fa      	ldrb	r2, [r7, #3]
 80020da:	4611      	mov	r1, r2
 80020dc:	4618      	mov	r0, r3
 80020de:	f002 fbc5 	bl	800486c <USB_ReadChInterrupts>
 80020e2:	4603      	mov	r3, r0
 80020e4:	f003 0301 	and.w	r3, r3, #1
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	f040 80c9 	bne.w	8002280 <HCD_HC_IN_IRQHandler+0x382>
  {
    hhcd->hc[chnum].state = HC_XFRC;
 80020ee:	78fb      	ldrb	r3, [r7, #3]
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	2134      	movs	r1, #52	@ 0x34
 80020f4:	fb01 f303 	mul.w	r3, r1, r3
 80020f8:	4413      	add	r3, r2
 80020fa:	3345      	adds	r3, #69	@ 0x45
 80020fc:	2201      	movs	r2, #1
 80020fe:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002100:	78fb      	ldrb	r3, [r7, #3]
 8002102:	687a      	ldr	r2, [r7, #4]
 8002104:	2134      	movs	r1, #52	@ 0x34
 8002106:	fb01 f303 	mul.w	r3, r1, r3
 800210a:	4413      	add	r3, r2
 800210c:	3340      	adds	r3, #64	@ 0x40
 800210e:	2200      	movs	r2, #0
 8002110:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002112:	78fb      	ldrb	r3, [r7, #3]
 8002114:	015a      	lsls	r2, r3, #5
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	4413      	add	r3, r2
 800211a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800211e:	461a      	mov	r2, r3
 8002120:	2301      	movs	r3, #1
 8002122:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002124:	78fb      	ldrb	r3, [r7, #3]
 8002126:	687a      	ldr	r2, [r7, #4]
 8002128:	2134      	movs	r1, #52	@ 0x34
 800212a:	fb01 f303 	mul.w	r3, r1, r3
 800212e:	4413      	add	r3, r2
 8002130:	331d      	adds	r3, #29
 8002132:	781b      	ldrb	r3, [r3, #0]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d009      	beq.n	800214c <HCD_HC_IN_IRQHandler+0x24e>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002138:	78fb      	ldrb	r3, [r7, #3]
 800213a:	687a      	ldr	r2, [r7, #4]
 800213c:	2134      	movs	r1, #52	@ 0x34
 800213e:	fb01 f303 	mul.w	r3, r1, r3
 8002142:	4413      	add	r3, r2
 8002144:	331d      	adds	r3, #29
 8002146:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002148:	2b02      	cmp	r3, #2
 800214a:	d110      	bne.n	800216e <HCD_HC_IN_IRQHandler+0x270>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	78fa      	ldrb	r2, [r7, #3]
 8002152:	4611      	mov	r1, r2
 8002154:	4618      	mov	r0, r3
 8002156:	f002 ff52 	bl	8004ffe <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800215a:	78fb      	ldrb	r3, [r7, #3]
 800215c:	015a      	lsls	r2, r3, #5
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	4413      	add	r3, r2
 8002162:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002166:	461a      	mov	r2, r3
 8002168:	2310      	movs	r3, #16
 800216a:	6093      	str	r3, [r2, #8]
 800216c:	e039      	b.n	80021e2 <HCD_HC_IN_IRQHandler+0x2e4>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800216e:	78fb      	ldrb	r3, [r7, #3]
 8002170:	687a      	ldr	r2, [r7, #4]
 8002172:	2134      	movs	r1, #52	@ 0x34
 8002174:	fb01 f303 	mul.w	r3, r1, r3
 8002178:	4413      	add	r3, r2
 800217a:	331d      	adds	r3, #29
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	2b03      	cmp	r3, #3
 8002180:	d009      	beq.n	8002196 <HCD_HC_IN_IRQHandler+0x298>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8002182:	78fb      	ldrb	r3, [r7, #3]
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	2134      	movs	r1, #52	@ 0x34
 8002188:	fb01 f303 	mul.w	r3, r1, r3
 800218c:	4413      	add	r3, r2
 800218e:	331d      	adds	r3, #29
 8002190:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002192:	2b01      	cmp	r3, #1
 8002194:	d125      	bne.n	80021e2 <HCD_HC_IN_IRQHandler+0x2e4>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002196:	78fb      	ldrb	r3, [r7, #3]
 8002198:	015a      	lsls	r2, r3, #5
 800219a:	693b      	ldr	r3, [r7, #16]
 800219c:	4413      	add	r3, r2
 800219e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	78fa      	ldrb	r2, [r7, #3]
 80021a6:	0151      	lsls	r1, r2, #5
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	440a      	add	r2, r1
 80021ac:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80021b0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80021b4:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80021b6:	78fb      	ldrb	r3, [r7, #3]
 80021b8:	687a      	ldr	r2, [r7, #4]
 80021ba:	2134      	movs	r1, #52	@ 0x34
 80021bc:	fb01 f303 	mul.w	r3, r1, r3
 80021c0:	4413      	add	r3, r2
 80021c2:	3344      	adds	r3, #68	@ 0x44
 80021c4:	2201      	movs	r2, #1
 80021c6:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80021c8:	78fb      	ldrb	r3, [r7, #3]
 80021ca:	687a      	ldr	r2, [r7, #4]
 80021cc:	2134      	movs	r1, #52	@ 0x34
 80021ce:	fb01 f303 	mul.w	r3, r1, r3
 80021d2:	4413      	add	r3, r2
 80021d4:	3344      	adds	r3, #68	@ 0x44
 80021d6:	781a      	ldrb	r2, [r3, #0]
 80021d8:	78fb      	ldrb	r3, [r7, #3]
 80021da:	4619      	mov	r1, r3
 80021dc:	6878      	ldr	r0, [r7, #4]
 80021de:	f005 f971 	bl	80074c4 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	799b      	ldrb	r3, [r3, #6]
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d135      	bne.n	8002256 <HCD_HC_IN_IRQHandler+0x358>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 80021ea:	78fb      	ldrb	r3, [r7, #3]
 80021ec:	687a      	ldr	r2, [r7, #4]
 80021ee:	2134      	movs	r1, #52	@ 0x34
 80021f0:	fb01 f303 	mul.w	r3, r1, r3
 80021f4:	4413      	add	r3, r2
 80021f6:	3330      	adds	r3, #48	@ 0x30
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	78fa      	ldrb	r2, [r7, #3]
 80021fc:	6879      	ldr	r1, [r7, #4]
 80021fe:	2034      	movs	r0, #52	@ 0x34
 8002200:	fb00 f202 	mul.w	r2, r0, r2
 8002204:	440a      	add	r2, r1
 8002206:	321e      	adds	r2, #30
 8002208:	8812      	ldrh	r2, [r2, #0]
 800220a:	4413      	add	r3, r2
 800220c:	3b01      	subs	r3, #1
 800220e:	78fa      	ldrb	r2, [r7, #3]
 8002210:	6879      	ldr	r1, [r7, #4]
 8002212:	2034      	movs	r0, #52	@ 0x34
 8002214:	fb00 f202 	mul.w	r2, r0, r2
 8002218:	440a      	add	r2, r1
 800221a:	321e      	adds	r2, #30
 800221c:	8812      	ldrh	r2, [r2, #0]
 800221e:	fbb3 f3f2 	udiv	r3, r3, r2
 8002222:	f003 0301 	and.w	r3, r3, #1
 8002226:	2b00      	cmp	r3, #0
 8002228:	f000 827c 	beq.w	8002724 <HCD_HC_IN_IRQHandler+0x826>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 800222c:	78fb      	ldrb	r3, [r7, #3]
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	2134      	movs	r1, #52	@ 0x34
 8002232:	fb01 f303 	mul.w	r3, r1, r3
 8002236:	4413      	add	r3, r2
 8002238:	3334      	adds	r3, #52	@ 0x34
 800223a:	781a      	ldrb	r2, [r3, #0]
 800223c:	78fb      	ldrb	r3, [r7, #3]
 800223e:	f082 0201 	eor.w	r2, r2, #1
 8002242:	b2d0      	uxtb	r0, r2
 8002244:	687a      	ldr	r2, [r7, #4]
 8002246:	2134      	movs	r1, #52	@ 0x34
 8002248:	fb01 f303 	mul.w	r3, r1, r3
 800224c:	4413      	add	r3, r2
 800224e:	3334      	adds	r3, #52	@ 0x34
 8002250:	4602      	mov	r2, r0
 8002252:	701a      	strb	r2, [r3, #0]
 8002254:	e266      	b.n	8002724 <HCD_HC_IN_IRQHandler+0x826>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002256:	78fb      	ldrb	r3, [r7, #3]
 8002258:	687a      	ldr	r2, [r7, #4]
 800225a:	2134      	movs	r1, #52	@ 0x34
 800225c:	fb01 f303 	mul.w	r3, r1, r3
 8002260:	4413      	add	r3, r2
 8002262:	3334      	adds	r3, #52	@ 0x34
 8002264:	781a      	ldrb	r2, [r3, #0]
 8002266:	78fb      	ldrb	r3, [r7, #3]
 8002268:	f082 0201 	eor.w	r2, r2, #1
 800226c:	b2d0      	uxtb	r0, r2
 800226e:	687a      	ldr	r2, [r7, #4]
 8002270:	2134      	movs	r1, #52	@ 0x34
 8002272:	fb01 f303 	mul.w	r3, r1, r3
 8002276:	4413      	add	r3, r2
 8002278:	3334      	adds	r3, #52	@ 0x34
 800227a:	4602      	mov	r2, r0
 800227c:	701a      	strb	r2, [r3, #0]
 800227e:	e251      	b.n	8002724 <HCD_HC_IN_IRQHandler+0x826>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	78fa      	ldrb	r2, [r7, #3]
 8002286:	4611      	mov	r1, r2
 8002288:	4618      	mov	r0, r3
 800228a:	f002 faef 	bl	800486c <USB_ReadChInterrupts>
 800228e:	4603      	mov	r3, r0
 8002290:	f003 0320 	and.w	r3, r3, #32
 8002294:	2b20      	cmp	r3, #32
 8002296:	d112      	bne.n	80022be <HCD_HC_IN_IRQHandler+0x3c0>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002298:	78fb      	ldrb	r3, [r7, #3]
 800229a:	015a      	lsls	r2, r3, #5
 800229c:	693b      	ldr	r3, [r7, #16]
 800229e:	4413      	add	r3, r2
 80022a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022a4:	461a      	mov	r2, r3
 80022a6:	2320      	movs	r3, #32
 80022a8:	6093      	str	r3, [r2, #8]

    hhcd->hc[chnum].NakCnt = 0U;
 80022aa:	78fb      	ldrb	r3, [r7, #3]
 80022ac:	687a      	ldr	r2, [r7, #4]
 80022ae:	2134      	movs	r1, #52	@ 0x34
 80022b0:	fb01 f303 	mul.w	r3, r1, r3
 80022b4:	4413      	add	r3, r2
 80022b6:	333c      	adds	r3, #60	@ 0x3c
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	e232      	b.n	8002724 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	78fa      	ldrb	r2, [r7, #3]
 80022c4:	4611      	mov	r1, r2
 80022c6:	4618      	mov	r0, r3
 80022c8:	f002 fad0 	bl	800486c <USB_ReadChInterrupts>
 80022cc:	4603      	mov	r3, r0
 80022ce:	f003 0302 	and.w	r3, r3, #2
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	f040 818d 	bne.w	80025f2 <HCD_HC_IN_IRQHandler+0x6f4>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80022d8:	78fb      	ldrb	r3, [r7, #3]
 80022da:	015a      	lsls	r2, r3, #5
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	4413      	add	r3, r2
 80022e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022e4:	461a      	mov	r2, r3
 80022e6:	2302      	movs	r3, #2
 80022e8:	6093      	str	r3, [r2, #8]

    tmpreg = USBx_HC(chnum)->HCCHAR;
 80022ea:	78fb      	ldrb	r3, [r7, #3]
 80022ec:	015a      	lsls	r2, r3, #5
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	4413      	add	r3, r2
 80022f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	60fb      	str	r3, [r7, #12]

    if ((tmpreg & USB_OTG_HCCHAR_CHDIS) != 0U)
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8002300:	2b00      	cmp	r3, #0
 8002302:	f040 820c 	bne.w	800271e <HCD_HC_IN_IRQHandler+0x820>
    {
      /* Halt received while channel disable still in progress */
      return;
    }

    if (hhcd->hc[chnum].state == HC_XFRC)
 8002306:	78fb      	ldrb	r3, [r7, #3]
 8002308:	687a      	ldr	r2, [r7, #4]
 800230a:	2134      	movs	r1, #52	@ 0x34
 800230c:	fb01 f303 	mul.w	r3, r1, r3
 8002310:	4413      	add	r3, r2
 8002312:	3345      	adds	r3, #69	@ 0x45
 8002314:	781b      	ldrb	r3, [r3, #0]
 8002316:	2b01      	cmp	r3, #1
 8002318:	d112      	bne.n	8002340 <HCD_HC_IN_IRQHandler+0x442>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800231a:	78fb      	ldrb	r3, [r7, #3]
 800231c:	687a      	ldr	r2, [r7, #4]
 800231e:	2134      	movs	r1, #52	@ 0x34
 8002320:	fb01 f303 	mul.w	r3, r1, r3
 8002324:	4413      	add	r3, r2
 8002326:	3345      	adds	r3, #69	@ 0x45
 8002328:	2202      	movs	r2, #2
 800232a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800232c:	78fb      	ldrb	r3, [r7, #3]
 800232e:	687a      	ldr	r2, [r7, #4]
 8002330:	2134      	movs	r1, #52	@ 0x34
 8002332:	fb01 f303 	mul.w	r3, r1, r3
 8002336:	4413      	add	r3, r2
 8002338:	3344      	adds	r3, #68	@ 0x44
 800233a:	2201      	movs	r2, #1
 800233c:	701a      	strb	r2, [r3, #0]
 800233e:	e14a      	b.n	80025d6 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002340:	78fb      	ldrb	r3, [r7, #3]
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	2134      	movs	r1, #52	@ 0x34
 8002346:	fb01 f303 	mul.w	r3, r1, r3
 800234a:	4413      	add	r3, r2
 800234c:	3345      	adds	r3, #69	@ 0x45
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	2b06      	cmp	r3, #6
 8002352:	d112      	bne.n	800237a <HCD_HC_IN_IRQHandler+0x47c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002354:	78fb      	ldrb	r3, [r7, #3]
 8002356:	687a      	ldr	r2, [r7, #4]
 8002358:	2134      	movs	r1, #52	@ 0x34
 800235a:	fb01 f303 	mul.w	r3, r1, r3
 800235e:	4413      	add	r3, r2
 8002360:	3345      	adds	r3, #69	@ 0x45
 8002362:	2202      	movs	r2, #2
 8002364:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002366:	78fb      	ldrb	r3, [r7, #3]
 8002368:	687a      	ldr	r2, [r7, #4]
 800236a:	2134      	movs	r1, #52	@ 0x34
 800236c:	fb01 f303 	mul.w	r3, r1, r3
 8002370:	4413      	add	r3, r2
 8002372:	3344      	adds	r3, #68	@ 0x44
 8002374:	2205      	movs	r2, #5
 8002376:	701a      	strb	r2, [r3, #0]
 8002378:	e12d      	b.n	80025d6 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800237a:	78fb      	ldrb	r3, [r7, #3]
 800237c:	687a      	ldr	r2, [r7, #4]
 800237e:	2134      	movs	r1, #52	@ 0x34
 8002380:	fb01 f303 	mul.w	r3, r1, r3
 8002384:	4413      	add	r3, r2
 8002386:	3345      	adds	r3, #69	@ 0x45
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	2b07      	cmp	r3, #7
 800238c:	d009      	beq.n	80023a2 <HCD_HC_IN_IRQHandler+0x4a4>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800238e:	78fb      	ldrb	r3, [r7, #3]
 8002390:	687a      	ldr	r2, [r7, #4]
 8002392:	2134      	movs	r1, #52	@ 0x34
 8002394:	fb01 f303 	mul.w	r3, r1, r3
 8002398:	4413      	add	r3, r2
 800239a:	3345      	adds	r3, #69	@ 0x45
 800239c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800239e:	2b09      	cmp	r3, #9
 80023a0:	d16d      	bne.n	800247e <HCD_HC_IN_IRQHandler+0x580>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80023a2:	78fb      	ldrb	r3, [r7, #3]
 80023a4:	687a      	ldr	r2, [r7, #4]
 80023a6:	2134      	movs	r1, #52	@ 0x34
 80023a8:	fb01 f303 	mul.w	r3, r1, r3
 80023ac:	4413      	add	r3, r2
 80023ae:	3345      	adds	r3, #69	@ 0x45
 80023b0:	2202      	movs	r2, #2
 80023b2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80023b4:	78fb      	ldrb	r3, [r7, #3]
 80023b6:	6879      	ldr	r1, [r7, #4]
 80023b8:	2234      	movs	r2, #52	@ 0x34
 80023ba:	fb03 f202 	mul.w	r2, r3, r2
 80023be:	440a      	add	r2, r1
 80023c0:	3240      	adds	r2, #64	@ 0x40
 80023c2:	6812      	ldr	r2, [r2, #0]
 80023c4:	3201      	adds	r2, #1
 80023c6:	6879      	ldr	r1, [r7, #4]
 80023c8:	2034      	movs	r0, #52	@ 0x34
 80023ca:	fb00 f303 	mul.w	r3, r0, r3
 80023ce:	440b      	add	r3, r1
 80023d0:	3340      	adds	r3, #64	@ 0x40
 80023d2:	601a      	str	r2, [r3, #0]

      if (hhcd->hc[chnum].ErrCnt > 2U)
 80023d4:	78fb      	ldrb	r3, [r7, #3]
 80023d6:	687a      	ldr	r2, [r7, #4]
 80023d8:	2134      	movs	r1, #52	@ 0x34
 80023da:	fb01 f303 	mul.w	r3, r1, r3
 80023de:	4413      	add	r3, r2
 80023e0:	3340      	adds	r3, #64	@ 0x40
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	2b02      	cmp	r3, #2
 80023e6:	d912      	bls.n	800240e <HCD_HC_IN_IRQHandler+0x510>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80023e8:	78fb      	ldrb	r3, [r7, #3]
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	2134      	movs	r1, #52	@ 0x34
 80023ee:	fb01 f303 	mul.w	r3, r1, r3
 80023f2:	4413      	add	r3, r2
 80023f4:	3340      	adds	r3, #64	@ 0x40
 80023f6:	2200      	movs	r2, #0
 80023f8:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80023fa:	78fb      	ldrb	r3, [r7, #3]
 80023fc:	687a      	ldr	r2, [r7, #4]
 80023fe:	2134      	movs	r1, #52	@ 0x34
 8002400:	fb01 f303 	mul.w	r3, r1, r3
 8002404:	4413      	add	r3, r2
 8002406:	3344      	adds	r3, #68	@ 0x44
 8002408:	2204      	movs	r2, #4
 800240a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800240c:	e0e2      	b.n	80025d4 <HCD_HC_IN_IRQHandler+0x6d6>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800240e:	78fb      	ldrb	r3, [r7, #3]
 8002410:	687a      	ldr	r2, [r7, #4]
 8002412:	2134      	movs	r1, #52	@ 0x34
 8002414:	fb01 f303 	mul.w	r3, r1, r3
 8002418:	4413      	add	r3, r2
 800241a:	3344      	adds	r3, #68	@ 0x44
 800241c:	2202      	movs	r2, #2
 800241e:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002420:	78fb      	ldrb	r3, [r7, #3]
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	2134      	movs	r1, #52	@ 0x34
 8002426:	fb01 f303 	mul.w	r3, r1, r3
 800242a:	4413      	add	r3, r2
 800242c:	331d      	adds	r3, #29
 800242e:	781b      	ldrb	r3, [r3, #0]
 8002430:	2b00      	cmp	r3, #0
 8002432:	d00a      	beq.n	800244a <HCD_HC_IN_IRQHandler+0x54c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002434:	78fb      	ldrb	r3, [r7, #3]
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	2134      	movs	r1, #52	@ 0x34
 800243a:	fb01 f303 	mul.w	r3, r1, r3
 800243e:	4413      	add	r3, r2
 8002440:	331d      	adds	r3, #29
 8002442:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002444:	2b02      	cmp	r3, #2
 8002446:	f040 80c5 	bne.w	80025d4 <HCD_HC_IN_IRQHandler+0x6d6>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800244a:	78fb      	ldrb	r3, [r7, #3]
 800244c:	015a      	lsls	r2, r3, #5
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	4413      	add	r3, r2
 8002452:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002460:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002468:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800246a:	78fb      	ldrb	r3, [r7, #3]
 800246c:	015a      	lsls	r2, r3, #5
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	4413      	add	r3, r2
 8002472:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002476:	461a      	mov	r2, r3
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800247c:	e0aa      	b.n	80025d4 <HCD_HC_IN_IRQHandler+0x6d6>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800247e:	78fb      	ldrb	r3, [r7, #3]
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	2134      	movs	r1, #52	@ 0x34
 8002484:	fb01 f303 	mul.w	r3, r1, r3
 8002488:	4413      	add	r3, r2
 800248a:	3345      	adds	r3, #69	@ 0x45
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	2b05      	cmp	r3, #5
 8002490:	d109      	bne.n	80024a6 <HCD_HC_IN_IRQHandler+0x5a8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002492:	78fb      	ldrb	r3, [r7, #3]
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	2134      	movs	r1, #52	@ 0x34
 8002498:	fb01 f303 	mul.w	r3, r1, r3
 800249c:	4413      	add	r3, r2
 800249e:	3345      	adds	r3, #69	@ 0x45
 80024a0:	2202      	movs	r2, #2
 80024a2:	701a      	strb	r2, [r3, #0]
 80024a4:	e097      	b.n	80025d6 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80024a6:	78fb      	ldrb	r3, [r7, #3]
 80024a8:	687a      	ldr	r2, [r7, #4]
 80024aa:	2134      	movs	r1, #52	@ 0x34
 80024ac:	fb01 f303 	mul.w	r3, r1, r3
 80024b0:	4413      	add	r3, r2
 80024b2:	3345      	adds	r3, #69	@ 0x45
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	2b03      	cmp	r3, #3
 80024b8:	d109      	bne.n	80024ce <HCD_HC_IN_IRQHandler+0x5d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80024ba:	78fb      	ldrb	r3, [r7, #3]
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	2134      	movs	r1, #52	@ 0x34
 80024c0:	fb01 f303 	mul.w	r3, r1, r3
 80024c4:	4413      	add	r3, r2
 80024c6:	3345      	adds	r3, #69	@ 0x45
 80024c8:	2202      	movs	r2, #2
 80024ca:	701a      	strb	r2, [r3, #0]
 80024cc:	e083      	b.n	80025d6 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80024ce:	78fb      	ldrb	r3, [r7, #3]
 80024d0:	687a      	ldr	r2, [r7, #4]
 80024d2:	2134      	movs	r1, #52	@ 0x34
 80024d4:	fb01 f303 	mul.w	r3, r1, r3
 80024d8:	4413      	add	r3, r2
 80024da:	3345      	adds	r3, #69	@ 0x45
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	2b04      	cmp	r3, #4
 80024e0:	d13f      	bne.n	8002562 <HCD_HC_IN_IRQHandler+0x664>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80024e2:	78fb      	ldrb	r3, [r7, #3]
 80024e4:	687a      	ldr	r2, [r7, #4]
 80024e6:	2134      	movs	r1, #52	@ 0x34
 80024e8:	fb01 f303 	mul.w	r3, r1, r3
 80024ec:	4413      	add	r3, r2
 80024ee:	3345      	adds	r3, #69	@ 0x45
 80024f0:	2202      	movs	r2, #2
 80024f2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80024f4:	78fb      	ldrb	r3, [r7, #3]
 80024f6:	687a      	ldr	r2, [r7, #4]
 80024f8:	2134      	movs	r1, #52	@ 0x34
 80024fa:	fb01 f303 	mul.w	r3, r1, r3
 80024fe:	4413      	add	r3, r2
 8002500:	3344      	adds	r3, #68	@ 0x44
 8002502:	2202      	movs	r2, #2
 8002504:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002506:	78fb      	ldrb	r3, [r7, #3]
 8002508:	687a      	ldr	r2, [r7, #4]
 800250a:	2134      	movs	r1, #52	@ 0x34
 800250c:	fb01 f303 	mul.w	r3, r1, r3
 8002510:	4413      	add	r3, r2
 8002512:	331d      	adds	r3, #29
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d009      	beq.n	800252e <HCD_HC_IN_IRQHandler+0x630>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800251a:	78fb      	ldrb	r3, [r7, #3]
 800251c:	687a      	ldr	r2, [r7, #4]
 800251e:	2134      	movs	r1, #52	@ 0x34
 8002520:	fb01 f303 	mul.w	r3, r1, r3
 8002524:	4413      	add	r3, r2
 8002526:	331d      	adds	r3, #29
 8002528:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800252a:	2b02      	cmp	r3, #2
 800252c:	d153      	bne.n	80025d6 <HCD_HC_IN_IRQHandler+0x6d8>
        }
        else
#endif /* defined (USE_HAL_HCD_IN_NAK_AUTO_ACTIVATE_DISABLE) && (USE_HAL_HCD_IN_NAK_AUTO_ACTIVATE_DISABLE == 1) */
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 800252e:	78fb      	ldrb	r3, [r7, #3]
 8002530:	015a      	lsls	r2, r3, #5
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	4413      	add	r3, r2
 8002536:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002544:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800254c:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 800254e:	78fb      	ldrb	r3, [r7, #3]
 8002550:	015a      	lsls	r2, r3, #5
 8002552:	693b      	ldr	r3, [r7, #16]
 8002554:	4413      	add	r3, r2
 8002556:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800255a:	461a      	mov	r2, r3
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	6013      	str	r3, [r2, #0]
 8002560:	e039      	b.n	80025d6 <HCD_HC_IN_IRQHandler+0x6d8>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002562:	78fb      	ldrb	r3, [r7, #3]
 8002564:	687a      	ldr	r2, [r7, #4]
 8002566:	2134      	movs	r1, #52	@ 0x34
 8002568:	fb01 f303 	mul.w	r3, r1, r3
 800256c:	4413      	add	r3, r2
 800256e:	3345      	adds	r3, #69	@ 0x45
 8002570:	781b      	ldrb	r3, [r3, #0]
 8002572:	2b08      	cmp	r3, #8
 8002574:	d122      	bne.n	80025bc <HCD_HC_IN_IRQHandler+0x6be>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002576:	78fb      	ldrb	r3, [r7, #3]
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	2134      	movs	r1, #52	@ 0x34
 800257c:	fb01 f303 	mul.w	r3, r1, r3
 8002580:	4413      	add	r3, r2
 8002582:	3345      	adds	r3, #69	@ 0x45
 8002584:	2202      	movs	r2, #2
 8002586:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002588:	78fb      	ldrb	r3, [r7, #3]
 800258a:	6879      	ldr	r1, [r7, #4]
 800258c:	2234      	movs	r2, #52	@ 0x34
 800258e:	fb03 f202 	mul.w	r2, r3, r2
 8002592:	440a      	add	r2, r1
 8002594:	3240      	adds	r2, #64	@ 0x40
 8002596:	6812      	ldr	r2, [r2, #0]
 8002598:	3201      	adds	r2, #1
 800259a:	6879      	ldr	r1, [r7, #4]
 800259c:	2034      	movs	r0, #52	@ 0x34
 800259e:	fb00 f303 	mul.w	r3, r0, r3
 80025a2:	440b      	add	r3, r1
 80025a4:	3340      	adds	r3, #64	@ 0x40
 80025a6:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80025a8:	78fb      	ldrb	r3, [r7, #3]
 80025aa:	687a      	ldr	r2, [r7, #4]
 80025ac:	2134      	movs	r1, #52	@ 0x34
 80025ae:	fb01 f303 	mul.w	r3, r1, r3
 80025b2:	4413      	add	r3, r2
 80025b4:	3344      	adds	r3, #68	@ 0x44
 80025b6:	2204      	movs	r2, #4
 80025b8:	701a      	strb	r2, [r3, #0]
 80025ba:	e00c      	b.n	80025d6 <HCD_HC_IN_IRQHandler+0x6d8>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80025bc:	78fb      	ldrb	r3, [r7, #3]
 80025be:	687a      	ldr	r2, [r7, #4]
 80025c0:	2134      	movs	r1, #52	@ 0x34
 80025c2:	fb01 f303 	mul.w	r3, r1, r3
 80025c6:	4413      	add	r3, r2
 80025c8:	3345      	adds	r3, #69	@ 0x45
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	2b02      	cmp	r3, #2
 80025ce:	f000 80a8 	beq.w	8002722 <HCD_HC_IN_IRQHandler+0x824>
 80025d2:	e000      	b.n	80025d6 <HCD_HC_IN_IRQHandler+0x6d8>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80025d4:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80025d6:	78fb      	ldrb	r3, [r7, #3]
 80025d8:	687a      	ldr	r2, [r7, #4]
 80025da:	2134      	movs	r1, #52	@ 0x34
 80025dc:	fb01 f303 	mul.w	r3, r1, r3
 80025e0:	4413      	add	r3, r2
 80025e2:	3344      	adds	r3, #68	@ 0x44
 80025e4:	781a      	ldrb	r2, [r3, #0]
 80025e6:	78fb      	ldrb	r3, [r7, #3]
 80025e8:	4619      	mov	r1, r3
 80025ea:	6878      	ldr	r0, [r7, #4]
 80025ec:	f004 ff6a 	bl	80074c4 <HAL_HCD_HC_NotifyURBChange_Callback>
 80025f0:	e098      	b.n	8002724 <HCD_HC_IN_IRQHandler+0x826>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	78fa      	ldrb	r2, [r7, #3]
 80025f8:	4611      	mov	r1, r2
 80025fa:	4618      	mov	r0, r3
 80025fc:	f002 f936 	bl	800486c <USB_ReadChInterrupts>
 8002600:	4603      	mov	r3, r0
 8002602:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002606:	2b40      	cmp	r3, #64	@ 0x40
 8002608:	d122      	bne.n	8002650 <HCD_HC_IN_IRQHandler+0x752>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800260a:	78fb      	ldrb	r3, [r7, #3]
 800260c:	015a      	lsls	r2, r3, #5
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	4413      	add	r3, r2
 8002612:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002616:	461a      	mov	r2, r3
 8002618:	2340      	movs	r3, #64	@ 0x40
 800261a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800261c:	78fb      	ldrb	r3, [r7, #3]
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	2134      	movs	r1, #52	@ 0x34
 8002622:	fb01 f303 	mul.w	r3, r1, r3
 8002626:	4413      	add	r3, r2
 8002628:	3345      	adds	r3, #69	@ 0x45
 800262a:	2205      	movs	r2, #5
 800262c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800262e:	78fb      	ldrb	r3, [r7, #3]
 8002630:	687a      	ldr	r2, [r7, #4]
 8002632:	2134      	movs	r1, #52	@ 0x34
 8002634:	fb01 f303 	mul.w	r3, r1, r3
 8002638:	4413      	add	r3, r2
 800263a:	3340      	adds	r3, #64	@ 0x40
 800263c:	2200      	movs	r2, #0
 800263e:	601a      	str	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	78fa      	ldrb	r2, [r7, #3]
 8002646:	4611      	mov	r1, r2
 8002648:	4618      	mov	r0, r3
 800264a:	f002 fcd8 	bl	8004ffe <USB_HC_Halt>
 800264e:	e069      	b.n	8002724 <HCD_HC_IN_IRQHandler+0x826>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	78fa      	ldrb	r2, [r7, #3]
 8002656:	4611      	mov	r1, r2
 8002658:	4618      	mov	r0, r3
 800265a:	f002 f907 	bl	800486c <USB_ReadChInterrupts>
 800265e:	4603      	mov	r3, r0
 8002660:	f003 0310 	and.w	r3, r3, #16
 8002664:	2b10      	cmp	r3, #16
 8002666:	d15d      	bne.n	8002724 <HCD_HC_IN_IRQHandler+0x826>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002668:	78fb      	ldrb	r3, [r7, #3]
 800266a:	687a      	ldr	r2, [r7, #4]
 800266c:	2134      	movs	r1, #52	@ 0x34
 800266e:	fb01 f303 	mul.w	r3, r1, r3
 8002672:	4413      	add	r3, r2
 8002674:	331d      	adds	r3, #29
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	2b03      	cmp	r3, #3
 800267a:	d119      	bne.n	80026b0 <HCD_HC_IN_IRQHandler+0x7b2>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800267c:	78fb      	ldrb	r3, [r7, #3]
 800267e:	687a      	ldr	r2, [r7, #4]
 8002680:	2134      	movs	r1, #52	@ 0x34
 8002682:	fb01 f303 	mul.w	r3, r1, r3
 8002686:	4413      	add	r3, r2
 8002688:	3340      	adds	r3, #64	@ 0x40
 800268a:	2200      	movs	r2, #0
 800268c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800268e:	78fb      	ldrb	r3, [r7, #3]
 8002690:	687a      	ldr	r2, [r7, #4]
 8002692:	2134      	movs	r1, #52	@ 0x34
 8002694:	fb01 f303 	mul.w	r3, r1, r3
 8002698:	4413      	add	r3, r2
 800269a:	3345      	adds	r3, #69	@ 0x45
 800269c:	2204      	movs	r2, #4
 800269e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	78fa      	ldrb	r2, [r7, #3]
 80026a6:	4611      	mov	r1, r2
 80026a8:	4618      	mov	r0, r3
 80026aa:	f002 fca8 	bl	8004ffe <USB_HC_Halt>
 80026ae:	e02c      	b.n	800270a <HCD_HC_IN_IRQHandler+0x80c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80026b0:	78fb      	ldrb	r3, [r7, #3]
 80026b2:	687a      	ldr	r2, [r7, #4]
 80026b4:	2134      	movs	r1, #52	@ 0x34
 80026b6:	fb01 f303 	mul.w	r3, r1, r3
 80026ba:	4413      	add	r3, r2
 80026bc:	331d      	adds	r3, #29
 80026be:	781b      	ldrb	r3, [r3, #0]
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d009      	beq.n	80026d8 <HCD_HC_IN_IRQHandler+0x7da>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80026c4:	78fb      	ldrb	r3, [r7, #3]
 80026c6:	687a      	ldr	r2, [r7, #4]
 80026c8:	2134      	movs	r1, #52	@ 0x34
 80026ca:	fb01 f303 	mul.w	r3, r1, r3
 80026ce:	4413      	add	r3, r2
 80026d0:	331d      	adds	r3, #29
 80026d2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80026d4:	2b02      	cmp	r3, #2
 80026d6:	d118      	bne.n	800270a <HCD_HC_IN_IRQHandler+0x80c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80026d8:	78fb      	ldrb	r3, [r7, #3]
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	2134      	movs	r1, #52	@ 0x34
 80026de:	fb01 f303 	mul.w	r3, r1, r3
 80026e2:	4413      	add	r3, r2
 80026e4:	3340      	adds	r3, #64	@ 0x40
 80026e6:	2200      	movs	r2, #0
 80026e8:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80026ea:	78fb      	ldrb	r3, [r7, #3]
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	2134      	movs	r1, #52	@ 0x34
 80026f0:	fb01 f303 	mul.w	r3, r1, r3
 80026f4:	4413      	add	r3, r2
 80026f6:	3345      	adds	r3, #69	@ 0x45
 80026f8:	2204      	movs	r2, #4
 80026fa:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	78fa      	ldrb	r2, [r7, #3]
 8002702:	4611      	mov	r1, r2
 8002704:	4618      	mov	r0, r3
 8002706:	f002 fc7a 	bl	8004ffe <USB_HC_Halt>
    else
    {
      /* ... */
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800270a:	78fb      	ldrb	r3, [r7, #3]
 800270c:	015a      	lsls	r2, r3, #5
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	4413      	add	r3, r2
 8002712:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002716:	461a      	mov	r2, r3
 8002718:	2310      	movs	r3, #16
 800271a:	6093      	str	r3, [r2, #8]
 800271c:	e002      	b.n	8002724 <HCD_HC_IN_IRQHandler+0x826>
      return;
 800271e:	bf00      	nop
 8002720:	e000      	b.n	8002724 <HCD_HC_IN_IRQHandler+0x826>
        return;
 8002722:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002724:	3718      	adds	r7, #24
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}

0800272a <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800272a:	b580      	push	{r7, lr}
 800272c:	b086      	sub	sp, #24
 800272e:	af00      	add	r7, sp, #0
 8002730:	6078      	str	r0, [r7, #4]
 8002732:	460b      	mov	r3, r1
 8002734:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	78fa      	ldrb	r2, [r7, #3]
 8002746:	4611      	mov	r1, r2
 8002748:	4618      	mov	r0, r3
 800274a:	f002 f88f 	bl	800486c <USB_ReadChInterrupts>
 800274e:	4603      	mov	r3, r0
 8002750:	f003 0304 	and.w	r3, r3, #4
 8002754:	2b04      	cmp	r3, #4
 8002756:	d119      	bne.n	800278c <HCD_HC_OUT_IRQHandler+0x62>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002758:	78fb      	ldrb	r3, [r7, #3]
 800275a:	015a      	lsls	r2, r3, #5
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	4413      	add	r3, r2
 8002760:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002764:	461a      	mov	r2, r3
 8002766:	2304      	movs	r3, #4
 8002768:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800276a:	78fb      	ldrb	r3, [r7, #3]
 800276c:	687a      	ldr	r2, [r7, #4]
 800276e:	2134      	movs	r1, #52	@ 0x34
 8002770:	fb01 f303 	mul.w	r3, r1, r3
 8002774:	4413      	add	r3, r2
 8002776:	3345      	adds	r3, #69	@ 0x45
 8002778:	2207      	movs	r2, #7
 800277a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	78fa      	ldrb	r2, [r7, #3]
 8002782:	4611      	mov	r1, r2
 8002784:	4618      	mov	r0, r3
 8002786:	f002 fc3a 	bl	8004ffe <USB_HC_Halt>
 800278a:	e26f      	b.n	8002c6c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	78fa      	ldrb	r2, [r7, #3]
 8002792:	4611      	mov	r1, r2
 8002794:	4618      	mov	r0, r3
 8002796:	f002 f869 	bl	800486c <USB_ReadChInterrupts>
 800279a:	4603      	mov	r3, r0
 800279c:	f003 0320 	and.w	r3, r3, #32
 80027a0:	2b20      	cmp	r3, #32
 80027a2:	d109      	bne.n	80027b8 <HCD_HC_OUT_IRQHandler+0x8e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80027a4:	78fb      	ldrb	r3, [r7, #3]
 80027a6:	015a      	lsls	r2, r3, #5
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	4413      	add	r3, r2
 80027ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027b0:	461a      	mov	r2, r3
 80027b2:	2320      	movs	r3, #32
 80027b4:	6093      	str	r3, [r2, #8]
 80027b6:	e259      	b.n	8002c6c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	78fa      	ldrb	r2, [r7, #3]
 80027be:	4611      	mov	r1, r2
 80027c0:	4618      	mov	r0, r3
 80027c2:	f002 f853 	bl	800486c <USB_ReadChInterrupts>
 80027c6:	4603      	mov	r3, r0
 80027c8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80027cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80027d0:	d111      	bne.n	80027f6 <HCD_HC_OUT_IRQHandler+0xcc>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80027d2:	78fb      	ldrb	r3, [r7, #3]
 80027d4:	015a      	lsls	r2, r3, #5
 80027d6:	693b      	ldr	r3, [r7, #16]
 80027d8:	4413      	add	r3, r2
 80027da:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80027de:	461a      	mov	r2, r3
 80027e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80027e4:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	78fa      	ldrb	r2, [r7, #3]
 80027ec:	4611      	mov	r1, r2
 80027ee:	4618      	mov	r0, r3
 80027f0:	f002 fc05 	bl	8004ffe <USB_HC_Halt>
 80027f4:	e23a      	b.n	8002c6c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	78fa      	ldrb	r2, [r7, #3]
 80027fc:	4611      	mov	r1, r2
 80027fe:	4618      	mov	r0, r3
 8002800:	f002 f834 	bl	800486c <USB_ReadChInterrupts>
 8002804:	4603      	mov	r3, r0
 8002806:	f003 0301 	and.w	r3, r3, #1
 800280a:	2b01      	cmp	r3, #1
 800280c:	d122      	bne.n	8002854 <HCD_HC_OUT_IRQHandler+0x12a>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800280e:	78fb      	ldrb	r3, [r7, #3]
 8002810:	687a      	ldr	r2, [r7, #4]
 8002812:	2134      	movs	r1, #52	@ 0x34
 8002814:	fb01 f303 	mul.w	r3, r1, r3
 8002818:	4413      	add	r3, r2
 800281a:	3340      	adds	r3, #64	@ 0x40
 800281c:	2200      	movs	r2, #0
 800281e:	601a      	str	r2, [r3, #0]

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002820:	78fb      	ldrb	r3, [r7, #3]
 8002822:	015a      	lsls	r2, r3, #5
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	4413      	add	r3, r2
 8002828:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800282c:	461a      	mov	r2, r3
 800282e:	2301      	movs	r3, #1
 8002830:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002832:	78fb      	ldrb	r3, [r7, #3]
 8002834:	687a      	ldr	r2, [r7, #4]
 8002836:	2134      	movs	r1, #52	@ 0x34
 8002838:	fb01 f303 	mul.w	r3, r1, r3
 800283c:	4413      	add	r3, r2
 800283e:	3345      	adds	r3, #69	@ 0x45
 8002840:	2201      	movs	r2, #1
 8002842:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	78fa      	ldrb	r2, [r7, #3]
 800284a:	4611      	mov	r1, r2
 800284c:	4618      	mov	r0, r3
 800284e:	f002 fbd6 	bl	8004ffe <USB_HC_Halt>
 8002852:	e20b      	b.n	8002c6c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	78fa      	ldrb	r2, [r7, #3]
 800285a:	4611      	mov	r1, r2
 800285c:	4618      	mov	r0, r3
 800285e:	f002 f805 	bl	800486c <USB_ReadChInterrupts>
 8002862:	4603      	mov	r3, r0
 8002864:	f003 0308 	and.w	r3, r3, #8
 8002868:	2b08      	cmp	r3, #8
 800286a:	d119      	bne.n	80028a0 <HCD_HC_OUT_IRQHandler+0x176>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800286c:	78fb      	ldrb	r3, [r7, #3]
 800286e:	015a      	lsls	r2, r3, #5
 8002870:	693b      	ldr	r3, [r7, #16]
 8002872:	4413      	add	r3, r2
 8002874:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002878:	461a      	mov	r2, r3
 800287a:	2308      	movs	r3, #8
 800287c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800287e:	78fb      	ldrb	r3, [r7, #3]
 8002880:	687a      	ldr	r2, [r7, #4]
 8002882:	2134      	movs	r1, #52	@ 0x34
 8002884:	fb01 f303 	mul.w	r3, r1, r3
 8002888:	4413      	add	r3, r2
 800288a:	3345      	adds	r3, #69	@ 0x45
 800288c:	2206      	movs	r2, #6
 800288e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	78fa      	ldrb	r2, [r7, #3]
 8002896:	4611      	mov	r1, r2
 8002898:	4618      	mov	r0, r3
 800289a:	f002 fbb0 	bl	8004ffe <USB_HC_Halt>
 800289e:	e1e5      	b.n	8002c6c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	78fa      	ldrb	r2, [r7, #3]
 80028a6:	4611      	mov	r1, r2
 80028a8:	4618      	mov	r0, r3
 80028aa:	f001 ffdf 	bl	800486c <USB_ReadChInterrupts>
 80028ae:	4603      	mov	r3, r0
 80028b0:	f003 0310 	and.w	r3, r3, #16
 80028b4:	2b10      	cmp	r3, #16
 80028b6:	d122      	bne.n	80028fe <HCD_HC_OUT_IRQHandler+0x1d4>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80028b8:	78fb      	ldrb	r3, [r7, #3]
 80028ba:	687a      	ldr	r2, [r7, #4]
 80028bc:	2134      	movs	r1, #52	@ 0x34
 80028be:	fb01 f303 	mul.w	r3, r1, r3
 80028c2:	4413      	add	r3, r2
 80028c4:	3340      	adds	r3, #64	@ 0x40
 80028c6:	2200      	movs	r2, #0
 80028c8:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 80028ca:	78fb      	ldrb	r3, [r7, #3]
 80028cc:	687a      	ldr	r2, [r7, #4]
 80028ce:	2134      	movs	r1, #52	@ 0x34
 80028d0:	fb01 f303 	mul.w	r3, r1, r3
 80028d4:	4413      	add	r3, r2
 80028d6:	3345      	adds	r3, #69	@ 0x45
 80028d8:	2204      	movs	r2, #4
 80028da:	701a      	strb	r2, [r3, #0]

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	78fa      	ldrb	r2, [r7, #3]
 80028e2:	4611      	mov	r1, r2
 80028e4:	4618      	mov	r0, r3
 80028e6:	f002 fb8a 	bl	8004ffe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80028ea:	78fb      	ldrb	r3, [r7, #3]
 80028ec:	015a      	lsls	r2, r3, #5
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	4413      	add	r3, r2
 80028f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80028f6:	461a      	mov	r2, r3
 80028f8:	2310      	movs	r3, #16
 80028fa:	6093      	str	r3, [r2, #8]
 80028fc:	e1b6      	b.n	8002c6c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	78fa      	ldrb	r2, [r7, #3]
 8002904:	4611      	mov	r1, r2
 8002906:	4618      	mov	r0, r3
 8002908:	f001 ffb0 	bl	800486c <USB_ReadChInterrupts>
 800290c:	4603      	mov	r3, r0
 800290e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002912:	2b80      	cmp	r3, #128	@ 0x80
 8002914:	d119      	bne.n	800294a <HCD_HC_OUT_IRQHandler+0x220>
  {
    hhcd->hc[chnum].state = HC_XACTERR;
 8002916:	78fb      	ldrb	r3, [r7, #3]
 8002918:	687a      	ldr	r2, [r7, #4]
 800291a:	2134      	movs	r1, #52	@ 0x34
 800291c:	fb01 f303 	mul.w	r3, r1, r3
 8002920:	4413      	add	r3, r2
 8002922:	3345      	adds	r3, #69	@ 0x45
 8002924:	2207      	movs	r2, #7
 8002926:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	78fa      	ldrb	r2, [r7, #3]
 800292e:	4611      	mov	r1, r2
 8002930:	4618      	mov	r0, r3
 8002932:	f002 fb64 	bl	8004ffe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002936:	78fb      	ldrb	r3, [r7, #3]
 8002938:	015a      	lsls	r2, r3, #5
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	4413      	add	r3, r2
 800293e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002942:	461a      	mov	r2, r3
 8002944:	2380      	movs	r3, #128	@ 0x80
 8002946:	6093      	str	r3, [r2, #8]
 8002948:	e190      	b.n	8002c6c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	78fa      	ldrb	r2, [r7, #3]
 8002950:	4611      	mov	r1, r2
 8002952:	4618      	mov	r0, r3
 8002954:	f001 ff8a 	bl	800486c <USB_ReadChInterrupts>
 8002958:	4603      	mov	r3, r0
 800295a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800295e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002962:	d11a      	bne.n	800299a <HCD_HC_OUT_IRQHandler+0x270>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002964:	78fb      	ldrb	r3, [r7, #3]
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	2134      	movs	r1, #52	@ 0x34
 800296a:	fb01 f303 	mul.w	r3, r1, r3
 800296e:	4413      	add	r3, r2
 8002970:	3345      	adds	r3, #69	@ 0x45
 8002972:	2209      	movs	r2, #9
 8002974:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	78fa      	ldrb	r2, [r7, #3]
 800297c:	4611      	mov	r1, r2
 800297e:	4618      	mov	r0, r3
 8002980:	f002 fb3d 	bl	8004ffe <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8002984:	78fb      	ldrb	r3, [r7, #3]
 8002986:	015a      	lsls	r2, r3, #5
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	4413      	add	r3, r2
 800298c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002990:	461a      	mov	r2, r3
 8002992:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002996:	6093      	str	r3, [r2, #8]
 8002998:	e168      	b.n	8002c6c <HCD_HC_OUT_IRQHandler+0x542>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	78fa      	ldrb	r2, [r7, #3]
 80029a0:	4611      	mov	r1, r2
 80029a2:	4618      	mov	r0, r3
 80029a4:	f001 ff62 	bl	800486c <USB_ReadChInterrupts>
 80029a8:	4603      	mov	r3, r0
 80029aa:	f003 0302 	and.w	r3, r3, #2
 80029ae:	2b02      	cmp	r3, #2
 80029b0:	f040 8159 	bne.w	8002c66 <HCD_HC_OUT_IRQHandler+0x53c>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80029b4:	78fb      	ldrb	r3, [r7, #3]
 80029b6:	015a      	lsls	r2, r3, #5
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	4413      	add	r3, r2
 80029bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80029c0:	461a      	mov	r2, r3
 80029c2:	2302      	movs	r3, #2
 80029c4:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80029c6:	78fb      	ldrb	r3, [r7, #3]
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	2134      	movs	r1, #52	@ 0x34
 80029cc:	fb01 f303 	mul.w	r3, r1, r3
 80029d0:	4413      	add	r3, r2
 80029d2:	3345      	adds	r3, #69	@ 0x45
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d17c      	bne.n	8002ad4 <HCD_HC_OUT_IRQHandler+0x3aa>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80029da:	78fb      	ldrb	r3, [r7, #3]
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	2134      	movs	r1, #52	@ 0x34
 80029e0:	fb01 f303 	mul.w	r3, r1, r3
 80029e4:	4413      	add	r3, r2
 80029e6:	3345      	adds	r3, #69	@ 0x45
 80029e8:	2202      	movs	r2, #2
 80029ea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80029ec:	78fb      	ldrb	r3, [r7, #3]
 80029ee:	687a      	ldr	r2, [r7, #4]
 80029f0:	2134      	movs	r1, #52	@ 0x34
 80029f2:	fb01 f303 	mul.w	r3, r1, r3
 80029f6:	4413      	add	r3, r2
 80029f8:	3344      	adds	r3, #68	@ 0x44
 80029fa:	2201      	movs	r2, #1
 80029fc:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 80029fe:	78fb      	ldrb	r3, [r7, #3]
 8002a00:	687a      	ldr	r2, [r7, #4]
 8002a02:	2134      	movs	r1, #52	@ 0x34
 8002a04:	fb01 f303 	mul.w	r3, r1, r3
 8002a08:	4413      	add	r3, r2
 8002a0a:	331d      	adds	r3, #29
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	2b01      	cmp	r3, #1
 8002a10:	f000 811b 	beq.w	8002c4a <HCD_HC_OUT_IRQHandler+0x520>
      {
        if (hhcd->Init.dma_enable == 0U)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	799b      	ldrb	r3, [r3, #6]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d113      	bne.n	8002a44 <HCD_HC_OUT_IRQHandler+0x31a>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8002a1c:	78fb      	ldrb	r3, [r7, #3]
 8002a1e:	687a      	ldr	r2, [r7, #4]
 8002a20:	2134      	movs	r1, #52	@ 0x34
 8002a22:	fb01 f303 	mul.w	r3, r1, r3
 8002a26:	4413      	add	r3, r2
 8002a28:	3335      	adds	r3, #53	@ 0x35
 8002a2a:	781a      	ldrb	r2, [r3, #0]
 8002a2c:	78fb      	ldrb	r3, [r7, #3]
 8002a2e:	f082 0201 	eor.w	r2, r2, #1
 8002a32:	b2d0      	uxtb	r0, r2
 8002a34:	687a      	ldr	r2, [r7, #4]
 8002a36:	2134      	movs	r1, #52	@ 0x34
 8002a38:	fb01 f303 	mul.w	r3, r1, r3
 8002a3c:	4413      	add	r3, r2
 8002a3e:	3335      	adds	r3, #53	@ 0x35
 8002a40:	4602      	mov	r2, r0
 8002a42:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	799b      	ldrb	r3, [r3, #6]
 8002a48:	2b01      	cmp	r3, #1
 8002a4a:	f040 80fe 	bne.w	8002c4a <HCD_HC_OUT_IRQHandler+0x520>
 8002a4e:	78fb      	ldrb	r3, [r7, #3]
 8002a50:	687a      	ldr	r2, [r7, #4]
 8002a52:	2134      	movs	r1, #52	@ 0x34
 8002a54:	fb01 f303 	mul.w	r3, r1, r3
 8002a58:	4413      	add	r3, r2
 8002a5a:	332c      	adds	r3, #44	@ 0x2c
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	f000 80f3 	beq.w	8002c4a <HCD_HC_OUT_IRQHandler+0x520>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8002a64:	78fb      	ldrb	r3, [r7, #3]
 8002a66:	687a      	ldr	r2, [r7, #4]
 8002a68:	2134      	movs	r1, #52	@ 0x34
 8002a6a:	fb01 f303 	mul.w	r3, r1, r3
 8002a6e:	4413      	add	r3, r2
 8002a70:	332c      	adds	r3, #44	@ 0x2c
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	78fa      	ldrb	r2, [r7, #3]
 8002a76:	6879      	ldr	r1, [r7, #4]
 8002a78:	2034      	movs	r0, #52	@ 0x34
 8002a7a:	fb00 f202 	mul.w	r2, r0, r2
 8002a7e:	440a      	add	r2, r1
 8002a80:	321e      	adds	r2, #30
 8002a82:	8812      	ldrh	r2, [r2, #0]
 8002a84:	4413      	add	r3, r2
 8002a86:	3b01      	subs	r3, #1
 8002a88:	78fa      	ldrb	r2, [r7, #3]
 8002a8a:	6879      	ldr	r1, [r7, #4]
 8002a8c:	2034      	movs	r0, #52	@ 0x34
 8002a8e:	fb00 f202 	mul.w	r2, r0, r2
 8002a92:	440a      	add	r2, r1
 8002a94:	321e      	adds	r2, #30
 8002a96:	8812      	ldrh	r2, [r2, #0]
 8002a98:	fbb3 f3f2 	udiv	r3, r3, r2
 8002a9c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	f003 0301 	and.w	r3, r3, #1
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	f000 80d0 	beq.w	8002c4a <HCD_HC_OUT_IRQHandler+0x520>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8002aaa:	78fb      	ldrb	r3, [r7, #3]
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	2134      	movs	r1, #52	@ 0x34
 8002ab0:	fb01 f303 	mul.w	r3, r1, r3
 8002ab4:	4413      	add	r3, r2
 8002ab6:	3335      	adds	r3, #53	@ 0x35
 8002ab8:	781a      	ldrb	r2, [r3, #0]
 8002aba:	78fb      	ldrb	r3, [r7, #3]
 8002abc:	f082 0201 	eor.w	r2, r2, #1
 8002ac0:	b2d0      	uxtb	r0, r2
 8002ac2:	687a      	ldr	r2, [r7, #4]
 8002ac4:	2134      	movs	r1, #52	@ 0x34
 8002ac6:	fb01 f303 	mul.w	r3, r1, r3
 8002aca:	4413      	add	r3, r2
 8002acc:	3335      	adds	r3, #53	@ 0x35
 8002ace:	4602      	mov	r2, r0
 8002ad0:	701a      	strb	r2, [r3, #0]
 8002ad2:	e0ba      	b.n	8002c4a <HCD_HC_OUT_IRQHandler+0x520>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002ad4:	78fb      	ldrb	r3, [r7, #3]
 8002ad6:	687a      	ldr	r2, [r7, #4]
 8002ad8:	2134      	movs	r1, #52	@ 0x34
 8002ada:	fb01 f303 	mul.w	r3, r1, r3
 8002ade:	4413      	add	r3, r2
 8002ae0:	3345      	adds	r3, #69	@ 0x45
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	2b03      	cmp	r3, #3
 8002ae6:	d109      	bne.n	8002afc <HCD_HC_OUT_IRQHandler+0x3d2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002ae8:	78fb      	ldrb	r3, [r7, #3]
 8002aea:	687a      	ldr	r2, [r7, #4]
 8002aec:	2134      	movs	r1, #52	@ 0x34
 8002aee:	fb01 f303 	mul.w	r3, r1, r3
 8002af2:	4413      	add	r3, r2
 8002af4:	3345      	adds	r3, #69	@ 0x45
 8002af6:	2202      	movs	r2, #2
 8002af8:	701a      	strb	r2, [r3, #0]
 8002afa:	e0a6      	b.n	8002c4a <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002afc:	78fb      	ldrb	r3, [r7, #3]
 8002afe:	687a      	ldr	r2, [r7, #4]
 8002b00:	2134      	movs	r1, #52	@ 0x34
 8002b02:	fb01 f303 	mul.w	r3, r1, r3
 8002b06:	4413      	add	r3, r2
 8002b08:	3345      	adds	r3, #69	@ 0x45
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	2b04      	cmp	r3, #4
 8002b0e:	d112      	bne.n	8002b36 <HCD_HC_OUT_IRQHandler+0x40c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002b10:	78fb      	ldrb	r3, [r7, #3]
 8002b12:	687a      	ldr	r2, [r7, #4]
 8002b14:	2134      	movs	r1, #52	@ 0x34
 8002b16:	fb01 f303 	mul.w	r3, r1, r3
 8002b1a:	4413      	add	r3, r2
 8002b1c:	3345      	adds	r3, #69	@ 0x45
 8002b1e:	2202      	movs	r2, #2
 8002b20:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002b22:	78fb      	ldrb	r3, [r7, #3]
 8002b24:	687a      	ldr	r2, [r7, #4]
 8002b26:	2134      	movs	r1, #52	@ 0x34
 8002b28:	fb01 f303 	mul.w	r3, r1, r3
 8002b2c:	4413      	add	r3, r2
 8002b2e:	3344      	adds	r3, #68	@ 0x44
 8002b30:	2202      	movs	r2, #2
 8002b32:	701a      	strb	r2, [r3, #0]
 8002b34:	e089      	b.n	8002c4a <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8002b36:	78fb      	ldrb	r3, [r7, #3]
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	2134      	movs	r1, #52	@ 0x34
 8002b3c:	fb01 f303 	mul.w	r3, r1, r3
 8002b40:	4413      	add	r3, r2
 8002b42:	3345      	adds	r3, #69	@ 0x45
 8002b44:	781b      	ldrb	r3, [r3, #0]
 8002b46:	2b06      	cmp	r3, #6
 8002b48:	d112      	bne.n	8002b70 <HCD_HC_OUT_IRQHandler+0x446>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002b4a:	78fb      	ldrb	r3, [r7, #3]
 8002b4c:	687a      	ldr	r2, [r7, #4]
 8002b4e:	2134      	movs	r1, #52	@ 0x34
 8002b50:	fb01 f303 	mul.w	r3, r1, r3
 8002b54:	4413      	add	r3, r2
 8002b56:	3345      	adds	r3, #69	@ 0x45
 8002b58:	2202      	movs	r2, #2
 8002b5a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8002b5c:	78fb      	ldrb	r3, [r7, #3]
 8002b5e:	687a      	ldr	r2, [r7, #4]
 8002b60:	2134      	movs	r1, #52	@ 0x34
 8002b62:	fb01 f303 	mul.w	r3, r1, r3
 8002b66:	4413      	add	r3, r2
 8002b68:	3344      	adds	r3, #68	@ 0x44
 8002b6a:	2205      	movs	r2, #5
 8002b6c:	701a      	strb	r2, [r3, #0]
 8002b6e:	e06c      	b.n	8002c4a <HCD_HC_OUT_IRQHandler+0x520>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002b70:	78fb      	ldrb	r3, [r7, #3]
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	2134      	movs	r1, #52	@ 0x34
 8002b76:	fb01 f303 	mul.w	r3, r1, r3
 8002b7a:	4413      	add	r3, r2
 8002b7c:	3345      	adds	r3, #69	@ 0x45
 8002b7e:	781b      	ldrb	r3, [r3, #0]
 8002b80:	2b07      	cmp	r3, #7
 8002b82:	d009      	beq.n	8002b98 <HCD_HC_OUT_IRQHandler+0x46e>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002b84:	78fb      	ldrb	r3, [r7, #3]
 8002b86:	687a      	ldr	r2, [r7, #4]
 8002b88:	2134      	movs	r1, #52	@ 0x34
 8002b8a:	fb01 f303 	mul.w	r3, r1, r3
 8002b8e:	4413      	add	r3, r2
 8002b90:	3345      	adds	r3, #69	@ 0x45
 8002b92:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002b94:	2b09      	cmp	r3, #9
 8002b96:	d168      	bne.n	8002c6a <HCD_HC_OUT_IRQHandler+0x540>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002b98:	78fb      	ldrb	r3, [r7, #3]
 8002b9a:	687a      	ldr	r2, [r7, #4]
 8002b9c:	2134      	movs	r1, #52	@ 0x34
 8002b9e:	fb01 f303 	mul.w	r3, r1, r3
 8002ba2:	4413      	add	r3, r2
 8002ba4:	3345      	adds	r3, #69	@ 0x45
 8002ba6:	2202      	movs	r2, #2
 8002ba8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002baa:	78fb      	ldrb	r3, [r7, #3]
 8002bac:	6879      	ldr	r1, [r7, #4]
 8002bae:	2234      	movs	r2, #52	@ 0x34
 8002bb0:	fb03 f202 	mul.w	r2, r3, r2
 8002bb4:	440a      	add	r2, r1
 8002bb6:	3240      	adds	r2, #64	@ 0x40
 8002bb8:	6812      	ldr	r2, [r2, #0]
 8002bba:	3201      	adds	r2, #1
 8002bbc:	6879      	ldr	r1, [r7, #4]
 8002bbe:	2034      	movs	r0, #52	@ 0x34
 8002bc0:	fb00 f303 	mul.w	r3, r0, r3
 8002bc4:	440b      	add	r3, r1
 8002bc6:	3340      	adds	r3, #64	@ 0x40
 8002bc8:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002bca:	78fb      	ldrb	r3, [r7, #3]
 8002bcc:	687a      	ldr	r2, [r7, #4]
 8002bce:	2134      	movs	r1, #52	@ 0x34
 8002bd0:	fb01 f303 	mul.w	r3, r1, r3
 8002bd4:	4413      	add	r3, r2
 8002bd6:	3340      	adds	r3, #64	@ 0x40
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d912      	bls.n	8002c04 <HCD_HC_OUT_IRQHandler+0x4da>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002bde:	78fb      	ldrb	r3, [r7, #3]
 8002be0:	687a      	ldr	r2, [r7, #4]
 8002be2:	2134      	movs	r1, #52	@ 0x34
 8002be4:	fb01 f303 	mul.w	r3, r1, r3
 8002be8:	4413      	add	r3, r2
 8002bea:	3340      	adds	r3, #64	@ 0x40
 8002bec:	2200      	movs	r2, #0
 8002bee:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002bf0:	78fb      	ldrb	r3, [r7, #3]
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	2134      	movs	r1, #52	@ 0x34
 8002bf6:	fb01 f303 	mul.w	r3, r1, r3
 8002bfa:	4413      	add	r3, r2
 8002bfc:	3344      	adds	r3, #68	@ 0x44
 8002bfe:	2204      	movs	r2, #4
 8002c00:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002c02:	e021      	b.n	8002c48 <HCD_HC_OUT_IRQHandler+0x51e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002c04:	78fb      	ldrb	r3, [r7, #3]
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	2134      	movs	r1, #52	@ 0x34
 8002c0a:	fb01 f303 	mul.w	r3, r1, r3
 8002c0e:	4413      	add	r3, r2
 8002c10:	3344      	adds	r3, #68	@ 0x44
 8002c12:	2202      	movs	r2, #2
 8002c14:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002c16:	78fb      	ldrb	r3, [r7, #3]
 8002c18:	015a      	lsls	r2, r3, #5
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	4413      	add	r3, r2
 8002c1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002c2c:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002c34:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002c36:	78fb      	ldrb	r3, [r7, #3]
 8002c38:	015a      	lsls	r2, r3, #5
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002c42:	461a      	mov	r2, r3
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002c48:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002c4a:	78fb      	ldrb	r3, [r7, #3]
 8002c4c:	687a      	ldr	r2, [r7, #4]
 8002c4e:	2134      	movs	r1, #52	@ 0x34
 8002c50:	fb01 f303 	mul.w	r3, r1, r3
 8002c54:	4413      	add	r3, r2
 8002c56:	3344      	adds	r3, #68	@ 0x44
 8002c58:	781a      	ldrb	r2, [r3, #0]
 8002c5a:	78fb      	ldrb	r3, [r7, #3]
 8002c5c:	4619      	mov	r1, r3
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f004 fc30 	bl	80074c4 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002c64:	e002      	b.n	8002c6c <HCD_HC_OUT_IRQHandler+0x542>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8002c66:	bf00      	nop
 8002c68:	e000      	b.n	8002c6c <HCD_HC_OUT_IRQHandler+0x542>
      return;
 8002c6a:	bf00      	nop
  }
}
 8002c6c:	3718      	adds	r7, #24
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	bd80      	pop	{r7, pc}

08002c72 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002c72:	b580      	push	{r7, lr}
 8002c74:	b08a      	sub	sp, #40	@ 0x28
 8002c76:	af00      	add	r7, sp, #0
 8002c78:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c82:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	6a1b      	ldr	r3, [r3, #32]
 8002c8a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	f003 030f 	and.w	r3, r3, #15
 8002c92:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002c94:	69fb      	ldr	r3, [r7, #28]
 8002c96:	0c5b      	lsrs	r3, r3, #17
 8002c98:	f003 030f 	and.w	r3, r3, #15
 8002c9c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	091b      	lsrs	r3, r3, #4
 8002ca2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002ca6:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8002ca8:	697b      	ldr	r3, [r7, #20]
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d004      	beq.n	8002cb8 <HCD_RXQLVL_IRQHandler+0x46>
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	2b05      	cmp	r3, #5
 8002cb2:	f000 80a9 	beq.w	8002e08 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8002cb6:	e0aa      	b.n	8002e0e <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	f000 80a6 	beq.w	8002e0c <HCD_RXQLVL_IRQHandler+0x19a>
 8002cc0:	687a      	ldr	r2, [r7, #4]
 8002cc2:	69bb      	ldr	r3, [r7, #24]
 8002cc4:	2134      	movs	r1, #52	@ 0x34
 8002cc6:	fb01 f303 	mul.w	r3, r1, r3
 8002cca:	4413      	add	r3, r2
 8002ccc:	3324      	adds	r3, #36	@ 0x24
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	f000 809b 	beq.w	8002e0c <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8002cd6:	687a      	ldr	r2, [r7, #4]
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	2134      	movs	r1, #52	@ 0x34
 8002cdc:	fb01 f303 	mul.w	r3, r1, r3
 8002ce0:	4413      	add	r3, r2
 8002ce2:	3330      	adds	r3, #48	@ 0x30
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	441a      	add	r2, r3
 8002cea:	6879      	ldr	r1, [r7, #4]
 8002cec:	69bb      	ldr	r3, [r7, #24]
 8002cee:	2034      	movs	r0, #52	@ 0x34
 8002cf0:	fb00 f303 	mul.w	r3, r0, r3
 8002cf4:	440b      	add	r3, r1
 8002cf6:	332c      	adds	r3, #44	@ 0x2c
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	429a      	cmp	r2, r3
 8002cfc:	d87a      	bhi.n	8002df4 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6818      	ldr	r0, [r3, #0]
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	2134      	movs	r1, #52	@ 0x34
 8002d08:	fb01 f303 	mul.w	r3, r1, r3
 8002d0c:	4413      	add	r3, r2
 8002d0e:	3324      	adds	r3, #36	@ 0x24
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	693a      	ldr	r2, [r7, #16]
 8002d14:	b292      	uxth	r2, r2
 8002d16:	4619      	mov	r1, r3
 8002d18:	f001 fd3d 	bl	8004796 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	69bb      	ldr	r3, [r7, #24]
 8002d20:	2134      	movs	r1, #52	@ 0x34
 8002d22:	fb01 f303 	mul.w	r3, r1, r3
 8002d26:	4413      	add	r3, r2
 8002d28:	3324      	adds	r3, #36	@ 0x24
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	441a      	add	r2, r3
 8002d30:	6879      	ldr	r1, [r7, #4]
 8002d32:	69bb      	ldr	r3, [r7, #24]
 8002d34:	2034      	movs	r0, #52	@ 0x34
 8002d36:	fb00 f303 	mul.w	r3, r0, r3
 8002d3a:	440b      	add	r3, r1
 8002d3c:	3324      	adds	r3, #36	@ 0x24
 8002d3e:	601a      	str	r2, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8002d40:	687a      	ldr	r2, [r7, #4]
 8002d42:	69bb      	ldr	r3, [r7, #24]
 8002d44:	2134      	movs	r1, #52	@ 0x34
 8002d46:	fb01 f303 	mul.w	r3, r1, r3
 8002d4a:	4413      	add	r3, r2
 8002d4c:	3330      	adds	r3, #48	@ 0x30
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	693b      	ldr	r3, [r7, #16]
 8002d52:	441a      	add	r2, r3
 8002d54:	6879      	ldr	r1, [r7, #4]
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	2034      	movs	r0, #52	@ 0x34
 8002d5a:	fb00 f303 	mul.w	r3, r0, r3
 8002d5e:	440b      	add	r3, r1
 8002d60:	3330      	adds	r3, #48	@ 0x30
 8002d62:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002d64:	69bb      	ldr	r3, [r7, #24]
 8002d66:	015a      	lsls	r2, r3, #5
 8002d68:	6a3b      	ldr	r3, [r7, #32]
 8002d6a:	4413      	add	r3, r2
 8002d6c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002d70:	691b      	ldr	r3, [r3, #16]
 8002d72:	0cdb      	lsrs	r3, r3, #19
 8002d74:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002d78:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8002d7a:	687a      	ldr	r2, [r7, #4]
 8002d7c:	69bb      	ldr	r3, [r7, #24]
 8002d7e:	2134      	movs	r1, #52	@ 0x34
 8002d80:	fb01 f303 	mul.w	r3, r1, r3
 8002d84:	4413      	add	r3, r2
 8002d86:	331e      	adds	r3, #30
 8002d88:	881b      	ldrh	r3, [r3, #0]
 8002d8a:	461a      	mov	r2, r3
 8002d8c:	693b      	ldr	r3, [r7, #16]
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d13c      	bne.n	8002e0c <HCD_RXQLVL_IRQHandler+0x19a>
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d039      	beq.n	8002e0c <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8002d98:	69bb      	ldr	r3, [r7, #24]
 8002d9a:	015a      	lsls	r2, r3, #5
 8002d9c:	6a3b      	ldr	r3, [r7, #32]
 8002d9e:	4413      	add	r3, r2
 8002da0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002da8:	68bb      	ldr	r3, [r7, #8]
 8002daa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8002dae:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8002db6:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	015a      	lsls	r2, r3, #5
 8002dbc:	6a3b      	ldr	r3, [r7, #32]
 8002dbe:	4413      	add	r3, r2
 8002dc0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	68bb      	ldr	r3, [r7, #8]
 8002dc8:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8002dca:	687a      	ldr	r2, [r7, #4]
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	2134      	movs	r1, #52	@ 0x34
 8002dd0:	fb01 f303 	mul.w	r3, r1, r3
 8002dd4:	4413      	add	r3, r2
 8002dd6:	3334      	adds	r3, #52	@ 0x34
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	f083 0301 	eor.w	r3, r3, #1
 8002dde:	b2d8      	uxtb	r0, r3
 8002de0:	687a      	ldr	r2, [r7, #4]
 8002de2:	69bb      	ldr	r3, [r7, #24]
 8002de4:	2134      	movs	r1, #52	@ 0x34
 8002de6:	fb01 f303 	mul.w	r3, r1, r3
 8002dea:	4413      	add	r3, r2
 8002dec:	3334      	adds	r3, #52	@ 0x34
 8002dee:	4602      	mov	r2, r0
 8002df0:	701a      	strb	r2, [r3, #0]
      break;
 8002df2:	e00b      	b.n	8002e0c <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8002df4:	687a      	ldr	r2, [r7, #4]
 8002df6:	69bb      	ldr	r3, [r7, #24]
 8002df8:	2134      	movs	r1, #52	@ 0x34
 8002dfa:	fb01 f303 	mul.w	r3, r1, r3
 8002dfe:	4413      	add	r3, r2
 8002e00:	3344      	adds	r3, #68	@ 0x44
 8002e02:	2204      	movs	r2, #4
 8002e04:	701a      	strb	r2, [r3, #0]
      break;
 8002e06:	e001      	b.n	8002e0c <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8002e08:	bf00      	nop
 8002e0a:	e000      	b.n	8002e0e <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8002e0c:	bf00      	nop
  }
}
 8002e0e:	bf00      	nop
 8002e10:	3728      	adds	r7, #40	@ 0x28
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002e16:	b580      	push	{r7, lr}
 8002e18:	b086      	sub	sp, #24
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002e32:	693b      	ldr	r3, [r7, #16]
 8002e34:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002e3c:	68bb      	ldr	r3, [r7, #8]
 8002e3e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8002e42:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	f003 0302 	and.w	r3, r3, #2
 8002e4a:	2b02      	cmp	r3, #2
 8002e4c:	d10b      	bne.n	8002e66 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	f003 0301 	and.w	r3, r3, #1
 8002e54:	2b01      	cmp	r3, #1
 8002e56:	d102      	bne.n	8002e5e <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002e58:	6878      	ldr	r0, [r7, #4]
 8002e5a:	f004 fb17 	bl	800748c <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002e5e:	68bb      	ldr	r3, [r7, #8]
 8002e60:	f043 0302 	orr.w	r3, r3, #2
 8002e64:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	f003 0308 	and.w	r3, r3, #8
 8002e6c:	2b08      	cmp	r3, #8
 8002e6e:	d132      	bne.n	8002ed6 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	f043 0308 	orr.w	r3, r3, #8
 8002e76:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f003 0304 	and.w	r3, r3, #4
 8002e7e:	2b04      	cmp	r3, #4
 8002e80:	d126      	bne.n	8002ed0 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	7a5b      	ldrb	r3, [r3, #9]
 8002e86:	2b02      	cmp	r3, #2
 8002e88:	d113      	bne.n	8002eb2 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8002e90:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8002e94:	d106      	bne.n	8002ea4 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	2102      	movs	r1, #2
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f001 fdd1 	bl	8004a44 <USB_InitFSLSPClkSel>
 8002ea2:	e011      	b.n	8002ec8 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	2101      	movs	r1, #1
 8002eaa:	4618      	mov	r0, r3
 8002eac:	f001 fdca 	bl	8004a44 <USB_InitFSLSPClkSel>
 8002eb0:	e00a      	b.n	8002ec8 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	79db      	ldrb	r3, [r3, #7]
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d106      	bne.n	8002ec8 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8002eba:	693b      	ldr	r3, [r7, #16]
 8002ebc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8002ec0:	461a      	mov	r2, r3
 8002ec2:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8002ec6:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002ec8:	6878      	ldr	r0, [r7, #4]
 8002eca:	f004 fb09 	bl	80074e0 <HAL_HCD_PortEnabled_Callback>
 8002ece:	e002      	b.n	8002ed6 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	f004 fb13 	bl	80074fc <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	f003 0320 	and.w	r3, r3, #32
 8002edc:	2b20      	cmp	r3, #32
 8002ede:	d103      	bne.n	8002ee8 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	f043 0320 	orr.w	r3, r3, #32
 8002ee6:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8002eee:	461a      	mov	r2, r3
 8002ef0:	68bb      	ldr	r3, [r7, #8]
 8002ef2:	6013      	str	r3, [r2, #0]
}
 8002ef4:	bf00      	nop
 8002ef6:	3718      	adds	r7, #24
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}

08002efc <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002efc:	b480      	push	{r7}
 8002efe:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f00:	4b05      	ldr	r3, [pc, #20]	@ (8002f18 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a04      	ldr	r2, [pc, #16]	@ (8002f18 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002f06:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f0a:	6013      	str	r3, [r2, #0]
}
 8002f0c:	bf00      	nop
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f14:	4770      	bx	lr
 8002f16:	bf00      	nop
 8002f18:	40007000 	.word	0x40007000

08002f1c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002f1c:	b480      	push	{r7}
 8002f1e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002f20:	4b04      	ldr	r3, [pc, #16]	@ (8002f34 <HAL_PWREx_GetVoltageRange+0x18>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002f28:	4618      	mov	r0, r3
 8002f2a:	46bd      	mov	sp, r7
 8002f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f30:	4770      	bx	lr
 8002f32:	bf00      	nop
 8002f34:	40007000 	.word	0x40007000

08002f38 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	b085      	sub	sp, #20
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f46:	d130      	bne.n	8002faa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f48:	4b23      	ldr	r3, [pc, #140]	@ (8002fd8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002f50:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f54:	d038      	beq.n	8002fc8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f56:	4b20      	ldr	r3, [pc, #128]	@ (8002fd8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f5e:	4a1e      	ldr	r2, [pc, #120]	@ (8002fd8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f60:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f64:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002f66:	4b1d      	ldr	r3, [pc, #116]	@ (8002fdc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2232      	movs	r2, #50	@ 0x32
 8002f6c:	fb02 f303 	mul.w	r3, r2, r3
 8002f70:	4a1b      	ldr	r2, [pc, #108]	@ (8002fe0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002f72:	fba2 2303 	umull	r2, r3, r2, r3
 8002f76:	0c9b      	lsrs	r3, r3, #18
 8002f78:	3301      	adds	r3, #1
 8002f7a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f7c:	e002      	b.n	8002f84 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	3b01      	subs	r3, #1
 8002f82:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f84:	4b14      	ldr	r3, [pc, #80]	@ (8002fd8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f86:	695b      	ldr	r3, [r3, #20]
 8002f88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f90:	d102      	bne.n	8002f98 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d1f2      	bne.n	8002f7e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002f98:	4b0f      	ldr	r3, [pc, #60]	@ (8002fd8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002f9a:	695b      	ldr	r3, [r3, #20]
 8002f9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fa0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fa4:	d110      	bne.n	8002fc8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002fa6:	2303      	movs	r3, #3
 8002fa8:	e00f      	b.n	8002fca <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002faa:	4b0b      	ldr	r3, [pc, #44]	@ (8002fd8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002fb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002fb6:	d007      	beq.n	8002fc8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002fb8:	4b07      	ldr	r3, [pc, #28]	@ (8002fd8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002fc0:	4a05      	ldr	r2, [pc, #20]	@ (8002fd8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002fc2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002fc6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002fc8:	2300      	movs	r3, #0
}
 8002fca:	4618      	mov	r0, r3
 8002fcc:	3714      	adds	r7, #20
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	40007000 	.word	0x40007000
 8002fdc:	20000040 	.word	0x20000040
 8002fe0:	431bde83 	.word	0x431bde83

08002fe4 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 8002fe8:	4b05      	ldr	r3, [pc, #20]	@ (8003000 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	4a04      	ldr	r2, [pc, #16]	@ (8003000 <HAL_PWREx_EnableVddUSB+0x1c>)
 8002fee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002ff2:	6053      	str	r3, [r2, #4]
}
 8002ff4:	bf00      	nop
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr
 8002ffe:	bf00      	nop
 8003000:	40007000 	.word	0x40007000

08003004 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003004:	b580      	push	{r7, lr}
 8003006:	b088      	sub	sp, #32
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d101      	bne.n	8003016 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e3ca      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003016:	4b97      	ldr	r3, [pc, #604]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f003 030c 	and.w	r3, r3, #12
 800301e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003020:	4b94      	ldr	r3, [pc, #592]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 8003022:	68db      	ldr	r3, [r3, #12]
 8003024:	f003 0303 	and.w	r3, r3, #3
 8003028:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f003 0310 	and.w	r3, r3, #16
 8003032:	2b00      	cmp	r3, #0
 8003034:	f000 80e4 	beq.w	8003200 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003038:	69bb      	ldr	r3, [r7, #24]
 800303a:	2b00      	cmp	r3, #0
 800303c:	d007      	beq.n	800304e <HAL_RCC_OscConfig+0x4a>
 800303e:	69bb      	ldr	r3, [r7, #24]
 8003040:	2b0c      	cmp	r3, #12
 8003042:	f040 808b 	bne.w	800315c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003046:	697b      	ldr	r3, [r7, #20]
 8003048:	2b01      	cmp	r3, #1
 800304a:	f040 8087 	bne.w	800315c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800304e:	4b89      	ldr	r3, [pc, #548]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0302 	and.w	r3, r3, #2
 8003056:	2b00      	cmp	r3, #0
 8003058:	d005      	beq.n	8003066 <HAL_RCC_OscConfig+0x62>
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	699b      	ldr	r3, [r3, #24]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d101      	bne.n	8003066 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	e3a2      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6a1a      	ldr	r2, [r3, #32]
 800306a:	4b82      	ldr	r3, [pc, #520]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0308 	and.w	r3, r3, #8
 8003072:	2b00      	cmp	r3, #0
 8003074:	d004      	beq.n	8003080 <HAL_RCC_OscConfig+0x7c>
 8003076:	4b7f      	ldr	r3, [pc, #508]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800307e:	e005      	b.n	800308c <HAL_RCC_OscConfig+0x88>
 8003080:	4b7c      	ldr	r3, [pc, #496]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 8003082:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003086:	091b      	lsrs	r3, r3, #4
 8003088:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800308c:	4293      	cmp	r3, r2
 800308e:	d223      	bcs.n	80030d8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6a1b      	ldr	r3, [r3, #32]
 8003094:	4618      	mov	r0, r3
 8003096:	f000 fd1d 	bl	8003ad4 <RCC_SetFlashLatencyFromMSIRange>
 800309a:	4603      	mov	r3, r0
 800309c:	2b00      	cmp	r3, #0
 800309e:	d001      	beq.n	80030a4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80030a0:	2301      	movs	r3, #1
 80030a2:	e383      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030a4:	4b73      	ldr	r3, [pc, #460]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	4a72      	ldr	r2, [pc, #456]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 80030aa:	f043 0308 	orr.w	r3, r3, #8
 80030ae:	6013      	str	r3, [r2, #0]
 80030b0:	4b70      	ldr	r3, [pc, #448]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	6a1b      	ldr	r3, [r3, #32]
 80030bc:	496d      	ldr	r1, [pc, #436]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 80030be:	4313      	orrs	r3, r2
 80030c0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030c2:	4b6c      	ldr	r3, [pc, #432]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	69db      	ldr	r3, [r3, #28]
 80030ce:	021b      	lsls	r3, r3, #8
 80030d0:	4968      	ldr	r1, [pc, #416]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	604b      	str	r3, [r1, #4]
 80030d6:	e025      	b.n	8003124 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030d8:	4b66      	ldr	r3, [pc, #408]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	4a65      	ldr	r2, [pc, #404]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 80030de:	f043 0308 	orr.w	r3, r3, #8
 80030e2:	6013      	str	r3, [r2, #0]
 80030e4:	4b63      	ldr	r3, [pc, #396]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6a1b      	ldr	r3, [r3, #32]
 80030f0:	4960      	ldr	r1, [pc, #384]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 80030f2:	4313      	orrs	r3, r2
 80030f4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030f6:	4b5f      	ldr	r3, [pc, #380]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	69db      	ldr	r3, [r3, #28]
 8003102:	021b      	lsls	r3, r3, #8
 8003104:	495b      	ldr	r1, [pc, #364]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 8003106:	4313      	orrs	r3, r2
 8003108:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800310a:	69bb      	ldr	r3, [r7, #24]
 800310c:	2b00      	cmp	r3, #0
 800310e:	d109      	bne.n	8003124 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6a1b      	ldr	r3, [r3, #32]
 8003114:	4618      	mov	r0, r3
 8003116:	f000 fcdd 	bl	8003ad4 <RCC_SetFlashLatencyFromMSIRange>
 800311a:	4603      	mov	r3, r0
 800311c:	2b00      	cmp	r3, #0
 800311e:	d001      	beq.n	8003124 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003120:	2301      	movs	r3, #1
 8003122:	e343      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003124:	f000 fc4a 	bl	80039bc <HAL_RCC_GetSysClockFreq>
 8003128:	4602      	mov	r2, r0
 800312a:	4b52      	ldr	r3, [pc, #328]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 800312c:	689b      	ldr	r3, [r3, #8]
 800312e:	091b      	lsrs	r3, r3, #4
 8003130:	f003 030f 	and.w	r3, r3, #15
 8003134:	4950      	ldr	r1, [pc, #320]	@ (8003278 <HAL_RCC_OscConfig+0x274>)
 8003136:	5ccb      	ldrb	r3, [r1, r3]
 8003138:	f003 031f 	and.w	r3, r3, #31
 800313c:	fa22 f303 	lsr.w	r3, r2, r3
 8003140:	4a4e      	ldr	r2, [pc, #312]	@ (800327c <HAL_RCC_OscConfig+0x278>)
 8003142:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003144:	4b4e      	ldr	r3, [pc, #312]	@ (8003280 <HAL_RCC_OscConfig+0x27c>)
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4618      	mov	r0, r3
 800314a:	f7fd ff53 	bl	8000ff4 <HAL_InitTick>
 800314e:	4603      	mov	r3, r0
 8003150:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003152:	7bfb      	ldrb	r3, [r7, #15]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d052      	beq.n	80031fe <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003158:	7bfb      	ldrb	r3, [r7, #15]
 800315a:	e327      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	699b      	ldr	r3, [r3, #24]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d032      	beq.n	80031ca <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003164:	4b43      	ldr	r3, [pc, #268]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a42      	ldr	r2, [pc, #264]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 800316a:	f043 0301 	orr.w	r3, r3, #1
 800316e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003170:	f7fd ff90 	bl	8001094 <HAL_GetTick>
 8003174:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003176:	e008      	b.n	800318a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003178:	f7fd ff8c 	bl	8001094 <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	2b02      	cmp	r3, #2
 8003184:	d901      	bls.n	800318a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e310      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800318a:	4b3a      	ldr	r3, [pc, #232]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f003 0302 	and.w	r3, r3, #2
 8003192:	2b00      	cmp	r3, #0
 8003194:	d0f0      	beq.n	8003178 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003196:	4b37      	ldr	r3, [pc, #220]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a36      	ldr	r2, [pc, #216]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 800319c:	f043 0308 	orr.w	r3, r3, #8
 80031a0:	6013      	str	r3, [r2, #0]
 80031a2:	4b34      	ldr	r3, [pc, #208]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	6a1b      	ldr	r3, [r3, #32]
 80031ae:	4931      	ldr	r1, [pc, #196]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 80031b0:	4313      	orrs	r3, r2
 80031b2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80031b4:	4b2f      	ldr	r3, [pc, #188]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	69db      	ldr	r3, [r3, #28]
 80031c0:	021b      	lsls	r3, r3, #8
 80031c2:	492c      	ldr	r1, [pc, #176]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 80031c4:	4313      	orrs	r3, r2
 80031c6:	604b      	str	r3, [r1, #4]
 80031c8:	e01a      	b.n	8003200 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80031ca:	4b2a      	ldr	r3, [pc, #168]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4a29      	ldr	r2, [pc, #164]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 80031d0:	f023 0301 	bic.w	r3, r3, #1
 80031d4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80031d6:	f7fd ff5d 	bl	8001094 <HAL_GetTick>
 80031da:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80031dc:	e008      	b.n	80031f0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80031de:	f7fd ff59 	bl	8001094 <HAL_GetTick>
 80031e2:	4602      	mov	r2, r0
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	1ad3      	subs	r3, r2, r3
 80031e8:	2b02      	cmp	r3, #2
 80031ea:	d901      	bls.n	80031f0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80031ec:	2303      	movs	r3, #3
 80031ee:	e2dd      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80031f0:	4b20      	ldr	r3, [pc, #128]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0302 	and.w	r3, r3, #2
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d1f0      	bne.n	80031de <HAL_RCC_OscConfig+0x1da>
 80031fc:	e000      	b.n	8003200 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80031fe:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f003 0301 	and.w	r3, r3, #1
 8003208:	2b00      	cmp	r3, #0
 800320a:	d074      	beq.n	80032f6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800320c:	69bb      	ldr	r3, [r7, #24]
 800320e:	2b08      	cmp	r3, #8
 8003210:	d005      	beq.n	800321e <HAL_RCC_OscConfig+0x21a>
 8003212:	69bb      	ldr	r3, [r7, #24]
 8003214:	2b0c      	cmp	r3, #12
 8003216:	d10e      	bne.n	8003236 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	2b03      	cmp	r3, #3
 800321c:	d10b      	bne.n	8003236 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800321e:	4b15      	ldr	r3, [pc, #84]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d064      	beq.n	80032f4 <HAL_RCC_OscConfig+0x2f0>
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	685b      	ldr	r3, [r3, #4]
 800322e:	2b00      	cmp	r3, #0
 8003230:	d160      	bne.n	80032f4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003232:	2301      	movs	r3, #1
 8003234:	e2ba      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800323e:	d106      	bne.n	800324e <HAL_RCC_OscConfig+0x24a>
 8003240:	4b0c      	ldr	r3, [pc, #48]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a0b      	ldr	r2, [pc, #44]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 8003246:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800324a:	6013      	str	r3, [r2, #0]
 800324c:	e026      	b.n	800329c <HAL_RCC_OscConfig+0x298>
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003256:	d115      	bne.n	8003284 <HAL_RCC_OscConfig+0x280>
 8003258:	4b06      	ldr	r3, [pc, #24]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a05      	ldr	r2, [pc, #20]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 800325e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003262:	6013      	str	r3, [r2, #0]
 8003264:	4b03      	ldr	r3, [pc, #12]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	4a02      	ldr	r2, [pc, #8]	@ (8003274 <HAL_RCC_OscConfig+0x270>)
 800326a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800326e:	6013      	str	r3, [r2, #0]
 8003270:	e014      	b.n	800329c <HAL_RCC_OscConfig+0x298>
 8003272:	bf00      	nop
 8003274:	40021000 	.word	0x40021000
 8003278:	080095ec 	.word	0x080095ec
 800327c:	20000040 	.word	0x20000040
 8003280:	20000044 	.word	0x20000044
 8003284:	4ba0      	ldr	r3, [pc, #640]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a9f      	ldr	r2, [pc, #636]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 800328a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800328e:	6013      	str	r3, [r2, #0]
 8003290:	4b9d      	ldr	r3, [pc, #628]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a9c      	ldr	r2, [pc, #624]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 8003296:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800329a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d013      	beq.n	80032cc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032a4:	f7fd fef6 	bl	8001094 <HAL_GetTick>
 80032a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032aa:	e008      	b.n	80032be <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032ac:	f7fd fef2 	bl	8001094 <HAL_GetTick>
 80032b0:	4602      	mov	r2, r0
 80032b2:	693b      	ldr	r3, [r7, #16]
 80032b4:	1ad3      	subs	r3, r2, r3
 80032b6:	2b64      	cmp	r3, #100	@ 0x64
 80032b8:	d901      	bls.n	80032be <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e276      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032be:	4b92      	ldr	r3, [pc, #584]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d0f0      	beq.n	80032ac <HAL_RCC_OscConfig+0x2a8>
 80032ca:	e014      	b.n	80032f6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032cc:	f7fd fee2 	bl	8001094 <HAL_GetTick>
 80032d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032d2:	e008      	b.n	80032e6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80032d4:	f7fd fede 	bl	8001094 <HAL_GetTick>
 80032d8:	4602      	mov	r2, r0
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b64      	cmp	r3, #100	@ 0x64
 80032e0:	d901      	bls.n	80032e6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e262      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80032e6:	4b88      	ldr	r3, [pc, #544]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d1f0      	bne.n	80032d4 <HAL_RCC_OscConfig+0x2d0>
 80032f2:	e000      	b.n	80032f6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 0302 	and.w	r3, r3, #2
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d060      	beq.n	80033c4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003302:	69bb      	ldr	r3, [r7, #24]
 8003304:	2b04      	cmp	r3, #4
 8003306:	d005      	beq.n	8003314 <HAL_RCC_OscConfig+0x310>
 8003308:	69bb      	ldr	r3, [r7, #24]
 800330a:	2b0c      	cmp	r3, #12
 800330c:	d119      	bne.n	8003342 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800330e:	697b      	ldr	r3, [r7, #20]
 8003310:	2b02      	cmp	r3, #2
 8003312:	d116      	bne.n	8003342 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003314:	4b7c      	ldr	r3, [pc, #496]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800331c:	2b00      	cmp	r3, #0
 800331e:	d005      	beq.n	800332c <HAL_RCC_OscConfig+0x328>
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	68db      	ldr	r3, [r3, #12]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d101      	bne.n	800332c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e23f      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800332c:	4b76      	ldr	r3, [pc, #472]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	691b      	ldr	r3, [r3, #16]
 8003338:	061b      	lsls	r3, r3, #24
 800333a:	4973      	ldr	r1, [pc, #460]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 800333c:	4313      	orrs	r3, r2
 800333e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003340:	e040      	b.n	80033c4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	68db      	ldr	r3, [r3, #12]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d023      	beq.n	8003392 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800334a:	4b6f      	ldr	r3, [pc, #444]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	4a6e      	ldr	r2, [pc, #440]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 8003350:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003354:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003356:	f7fd fe9d 	bl	8001094 <HAL_GetTick>
 800335a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800335c:	e008      	b.n	8003370 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800335e:	f7fd fe99 	bl	8001094 <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	2b02      	cmp	r3, #2
 800336a:	d901      	bls.n	8003370 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	e21d      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003370:	4b65      	ldr	r3, [pc, #404]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003378:	2b00      	cmp	r3, #0
 800337a:	d0f0      	beq.n	800335e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800337c:	4b62      	ldr	r3, [pc, #392]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	691b      	ldr	r3, [r3, #16]
 8003388:	061b      	lsls	r3, r3, #24
 800338a:	495f      	ldr	r1, [pc, #380]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 800338c:	4313      	orrs	r3, r2
 800338e:	604b      	str	r3, [r1, #4]
 8003390:	e018      	b.n	80033c4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003392:	4b5d      	ldr	r3, [pc, #372]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	4a5c      	ldr	r2, [pc, #368]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 8003398:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800339c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800339e:	f7fd fe79 	bl	8001094 <HAL_GetTick>
 80033a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033a4:	e008      	b.n	80033b8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80033a6:	f7fd fe75 	bl	8001094 <HAL_GetTick>
 80033aa:	4602      	mov	r2, r0
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	1ad3      	subs	r3, r2, r3
 80033b0:	2b02      	cmp	r3, #2
 80033b2:	d901      	bls.n	80033b8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80033b4:	2303      	movs	r3, #3
 80033b6:	e1f9      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80033b8:	4b53      	ldr	r3, [pc, #332]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d1f0      	bne.n	80033a6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0308 	and.w	r3, r3, #8
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d03c      	beq.n	800344a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	695b      	ldr	r3, [r3, #20]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d01c      	beq.n	8003412 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80033d8:	4b4b      	ldr	r3, [pc, #300]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 80033da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033de:	4a4a      	ldr	r2, [pc, #296]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 80033e0:	f043 0301 	orr.w	r3, r3, #1
 80033e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033e8:	f7fd fe54 	bl	8001094 <HAL_GetTick>
 80033ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80033ee:	e008      	b.n	8003402 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80033f0:	f7fd fe50 	bl	8001094 <HAL_GetTick>
 80033f4:	4602      	mov	r2, r0
 80033f6:	693b      	ldr	r3, [r7, #16]
 80033f8:	1ad3      	subs	r3, r2, r3
 80033fa:	2b02      	cmp	r3, #2
 80033fc:	d901      	bls.n	8003402 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	e1d4      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003402:	4b41      	ldr	r3, [pc, #260]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 8003404:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003408:	f003 0302 	and.w	r3, r3, #2
 800340c:	2b00      	cmp	r3, #0
 800340e:	d0ef      	beq.n	80033f0 <HAL_RCC_OscConfig+0x3ec>
 8003410:	e01b      	b.n	800344a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003412:	4b3d      	ldr	r3, [pc, #244]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 8003414:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003418:	4a3b      	ldr	r2, [pc, #236]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 800341a:	f023 0301 	bic.w	r3, r3, #1
 800341e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003422:	f7fd fe37 	bl	8001094 <HAL_GetTick>
 8003426:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003428:	e008      	b.n	800343c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800342a:	f7fd fe33 	bl	8001094 <HAL_GetTick>
 800342e:	4602      	mov	r2, r0
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	2b02      	cmp	r3, #2
 8003436:	d901      	bls.n	800343c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003438:	2303      	movs	r3, #3
 800343a:	e1b7      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800343c:	4b32      	ldr	r3, [pc, #200]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 800343e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003442:	f003 0302 	and.w	r3, r3, #2
 8003446:	2b00      	cmp	r3, #0
 8003448:	d1ef      	bne.n	800342a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0304 	and.w	r3, r3, #4
 8003452:	2b00      	cmp	r3, #0
 8003454:	f000 80a6 	beq.w	80035a4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003458:	2300      	movs	r3, #0
 800345a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800345c:	4b2a      	ldr	r3, [pc, #168]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 800345e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003460:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003464:	2b00      	cmp	r3, #0
 8003466:	d10d      	bne.n	8003484 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003468:	4b27      	ldr	r3, [pc, #156]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 800346a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800346c:	4a26      	ldr	r2, [pc, #152]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 800346e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003472:	6593      	str	r3, [r2, #88]	@ 0x58
 8003474:	4b24      	ldr	r3, [pc, #144]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 8003476:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003478:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800347c:	60bb      	str	r3, [r7, #8]
 800347e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003480:	2301      	movs	r3, #1
 8003482:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003484:	4b21      	ldr	r3, [pc, #132]	@ (800350c <HAL_RCC_OscConfig+0x508>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800348c:	2b00      	cmp	r3, #0
 800348e:	d118      	bne.n	80034c2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003490:	4b1e      	ldr	r3, [pc, #120]	@ (800350c <HAL_RCC_OscConfig+0x508>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4a1d      	ldr	r2, [pc, #116]	@ (800350c <HAL_RCC_OscConfig+0x508>)
 8003496:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800349a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800349c:	f7fd fdfa 	bl	8001094 <HAL_GetTick>
 80034a0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034a2:	e008      	b.n	80034b6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034a4:	f7fd fdf6 	bl	8001094 <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	693b      	ldr	r3, [r7, #16]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	2b02      	cmp	r3, #2
 80034b0:	d901      	bls.n	80034b6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80034b2:	2303      	movs	r3, #3
 80034b4:	e17a      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80034b6:	4b15      	ldr	r3, [pc, #84]	@ (800350c <HAL_RCC_OscConfig+0x508>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d0f0      	beq.n	80034a4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	689b      	ldr	r3, [r3, #8]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d108      	bne.n	80034dc <HAL_RCC_OscConfig+0x4d8>
 80034ca:	4b0f      	ldr	r3, [pc, #60]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 80034cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034d0:	4a0d      	ldr	r2, [pc, #52]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 80034d2:	f043 0301 	orr.w	r3, r3, #1
 80034d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034da:	e029      	b.n	8003530 <HAL_RCC_OscConfig+0x52c>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	2b05      	cmp	r3, #5
 80034e2:	d115      	bne.n	8003510 <HAL_RCC_OscConfig+0x50c>
 80034e4:	4b08      	ldr	r3, [pc, #32]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 80034e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034ea:	4a07      	ldr	r2, [pc, #28]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 80034ec:	f043 0304 	orr.w	r3, r3, #4
 80034f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80034f4:	4b04      	ldr	r3, [pc, #16]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 80034f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034fa:	4a03      	ldr	r2, [pc, #12]	@ (8003508 <HAL_RCC_OscConfig+0x504>)
 80034fc:	f043 0301 	orr.w	r3, r3, #1
 8003500:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003504:	e014      	b.n	8003530 <HAL_RCC_OscConfig+0x52c>
 8003506:	bf00      	nop
 8003508:	40021000 	.word	0x40021000
 800350c:	40007000 	.word	0x40007000
 8003510:	4b9c      	ldr	r3, [pc, #624]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 8003512:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003516:	4a9b      	ldr	r2, [pc, #620]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 8003518:	f023 0301 	bic.w	r3, r3, #1
 800351c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003520:	4b98      	ldr	r3, [pc, #608]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 8003522:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003526:	4a97      	ldr	r2, [pc, #604]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 8003528:	f023 0304 	bic.w	r3, r3, #4
 800352c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	689b      	ldr	r3, [r3, #8]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d016      	beq.n	8003566 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003538:	f7fd fdac 	bl	8001094 <HAL_GetTick>
 800353c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800353e:	e00a      	b.n	8003556 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003540:	f7fd fda8 	bl	8001094 <HAL_GetTick>
 8003544:	4602      	mov	r2, r0
 8003546:	693b      	ldr	r3, [r7, #16]
 8003548:	1ad3      	subs	r3, r2, r3
 800354a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800354e:	4293      	cmp	r3, r2
 8003550:	d901      	bls.n	8003556 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003552:	2303      	movs	r3, #3
 8003554:	e12a      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003556:	4b8b      	ldr	r3, [pc, #556]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 8003558:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800355c:	f003 0302 	and.w	r3, r3, #2
 8003560:	2b00      	cmp	r3, #0
 8003562:	d0ed      	beq.n	8003540 <HAL_RCC_OscConfig+0x53c>
 8003564:	e015      	b.n	8003592 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003566:	f7fd fd95 	bl	8001094 <HAL_GetTick>
 800356a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800356c:	e00a      	b.n	8003584 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800356e:	f7fd fd91 	bl	8001094 <HAL_GetTick>
 8003572:	4602      	mov	r2, r0
 8003574:	693b      	ldr	r3, [r7, #16]
 8003576:	1ad3      	subs	r3, r2, r3
 8003578:	f241 3288 	movw	r2, #5000	@ 0x1388
 800357c:	4293      	cmp	r3, r2
 800357e:	d901      	bls.n	8003584 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	e113      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003584:	4b7f      	ldr	r3, [pc, #508]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 8003586:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800358a:	f003 0302 	and.w	r3, r3, #2
 800358e:	2b00      	cmp	r3, #0
 8003590:	d1ed      	bne.n	800356e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003592:	7ffb      	ldrb	r3, [r7, #31]
 8003594:	2b01      	cmp	r3, #1
 8003596:	d105      	bne.n	80035a4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003598:	4b7a      	ldr	r3, [pc, #488]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 800359a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800359c:	4a79      	ldr	r2, [pc, #484]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 800359e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80035a2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	f000 80fe 	beq.w	80037aa <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	f040 80d0 	bne.w	8003758 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80035b8:	4b72      	ldr	r3, [pc, #456]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80035be:	697b      	ldr	r3, [r7, #20]
 80035c0:	f003 0203 	and.w	r2, r3, #3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d130      	bne.n	800362e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035cc:	697b      	ldr	r3, [r7, #20]
 80035ce:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035d6:	3b01      	subs	r3, #1
 80035d8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80035da:	429a      	cmp	r2, r3
 80035dc:	d127      	bne.n	800362e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035e8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d11f      	bne.n	800362e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80035ee:	697b      	ldr	r3, [r7, #20]
 80035f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035f4:	687a      	ldr	r2, [r7, #4]
 80035f6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80035f8:	2a07      	cmp	r2, #7
 80035fa:	bf14      	ite	ne
 80035fc:	2201      	movne	r2, #1
 80035fe:	2200      	moveq	r2, #0
 8003600:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003602:	4293      	cmp	r3, r2
 8003604:	d113      	bne.n	800362e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003606:	697b      	ldr	r3, [r7, #20]
 8003608:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003610:	085b      	lsrs	r3, r3, #1
 8003612:	3b01      	subs	r3, #1
 8003614:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003616:	429a      	cmp	r2, r3
 8003618:	d109      	bne.n	800362e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003624:	085b      	lsrs	r3, r3, #1
 8003626:	3b01      	subs	r3, #1
 8003628:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800362a:	429a      	cmp	r2, r3
 800362c:	d06e      	beq.n	800370c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800362e:	69bb      	ldr	r3, [r7, #24]
 8003630:	2b0c      	cmp	r3, #12
 8003632:	d069      	beq.n	8003708 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003634:	4b53      	ldr	r3, [pc, #332]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800363c:	2b00      	cmp	r3, #0
 800363e:	d105      	bne.n	800364c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003640:	4b50      	ldr	r3, [pc, #320]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003648:	2b00      	cmp	r3, #0
 800364a:	d001      	beq.n	8003650 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 800364c:	2301      	movs	r3, #1
 800364e:	e0ad      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003650:	4b4c      	ldr	r3, [pc, #304]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	4a4b      	ldr	r2, [pc, #300]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 8003656:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800365a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800365c:	f7fd fd1a 	bl	8001094 <HAL_GetTick>
 8003660:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003662:	e008      	b.n	8003676 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003664:	f7fd fd16 	bl	8001094 <HAL_GetTick>
 8003668:	4602      	mov	r2, r0
 800366a:	693b      	ldr	r3, [r7, #16]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	2b02      	cmp	r3, #2
 8003670:	d901      	bls.n	8003676 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003672:	2303      	movs	r3, #3
 8003674:	e09a      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003676:	4b43      	ldr	r3, [pc, #268]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800367e:	2b00      	cmp	r3, #0
 8003680:	d1f0      	bne.n	8003664 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003682:	4b40      	ldr	r3, [pc, #256]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 8003684:	68da      	ldr	r2, [r3, #12]
 8003686:	4b40      	ldr	r3, [pc, #256]	@ (8003788 <HAL_RCC_OscConfig+0x784>)
 8003688:	4013      	ands	r3, r2
 800368a:	687a      	ldr	r2, [r7, #4]
 800368c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800368e:	687a      	ldr	r2, [r7, #4]
 8003690:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003692:	3a01      	subs	r2, #1
 8003694:	0112      	lsls	r2, r2, #4
 8003696:	4311      	orrs	r1, r2
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800369c:	0212      	lsls	r2, r2, #8
 800369e:	4311      	orrs	r1, r2
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80036a4:	0852      	lsrs	r2, r2, #1
 80036a6:	3a01      	subs	r2, #1
 80036a8:	0552      	lsls	r2, r2, #21
 80036aa:	4311      	orrs	r1, r2
 80036ac:	687a      	ldr	r2, [r7, #4]
 80036ae:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80036b0:	0852      	lsrs	r2, r2, #1
 80036b2:	3a01      	subs	r2, #1
 80036b4:	0652      	lsls	r2, r2, #25
 80036b6:	4311      	orrs	r1, r2
 80036b8:	687a      	ldr	r2, [r7, #4]
 80036ba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80036bc:	0912      	lsrs	r2, r2, #4
 80036be:	0452      	lsls	r2, r2, #17
 80036c0:	430a      	orrs	r2, r1
 80036c2:	4930      	ldr	r1, [pc, #192]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80036c8:	4b2e      	ldr	r3, [pc, #184]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a2d      	ldr	r2, [pc, #180]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 80036ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036d2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80036d4:	4b2b      	ldr	r3, [pc, #172]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	4a2a      	ldr	r2, [pc, #168]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 80036da:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80036de:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80036e0:	f7fd fcd8 	bl	8001094 <HAL_GetTick>
 80036e4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036e6:	e008      	b.n	80036fa <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036e8:	f7fd fcd4 	bl	8001094 <HAL_GetTick>
 80036ec:	4602      	mov	r2, r0
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	1ad3      	subs	r3, r2, r3
 80036f2:	2b02      	cmp	r3, #2
 80036f4:	d901      	bls.n	80036fa <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80036f6:	2303      	movs	r3, #3
 80036f8:	e058      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036fa:	4b22      	ldr	r3, [pc, #136]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003702:	2b00      	cmp	r3, #0
 8003704:	d0f0      	beq.n	80036e8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003706:	e050      	b.n	80037aa <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003708:	2301      	movs	r3, #1
 800370a:	e04f      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800370c:	4b1d      	ldr	r3, [pc, #116]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003714:	2b00      	cmp	r3, #0
 8003716:	d148      	bne.n	80037aa <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003718:	4b1a      	ldr	r3, [pc, #104]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	4a19      	ldr	r2, [pc, #100]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 800371e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003722:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003724:	4b17      	ldr	r3, [pc, #92]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 8003726:	68db      	ldr	r3, [r3, #12]
 8003728:	4a16      	ldr	r2, [pc, #88]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 800372a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800372e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003730:	f7fd fcb0 	bl	8001094 <HAL_GetTick>
 8003734:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003736:	e008      	b.n	800374a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003738:	f7fd fcac 	bl	8001094 <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	693b      	ldr	r3, [r7, #16]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	2b02      	cmp	r3, #2
 8003744:	d901      	bls.n	800374a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003746:	2303      	movs	r3, #3
 8003748:	e030      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800374a:	4b0e      	ldr	r3, [pc, #56]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003752:	2b00      	cmp	r3, #0
 8003754:	d0f0      	beq.n	8003738 <HAL_RCC_OscConfig+0x734>
 8003756:	e028      	b.n	80037aa <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003758:	69bb      	ldr	r3, [r7, #24]
 800375a:	2b0c      	cmp	r3, #12
 800375c:	d023      	beq.n	80037a6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800375e:	4b09      	ldr	r3, [pc, #36]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a08      	ldr	r2, [pc, #32]	@ (8003784 <HAL_RCC_OscConfig+0x780>)
 8003764:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003768:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800376a:	f7fd fc93 	bl	8001094 <HAL_GetTick>
 800376e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003770:	e00c      	b.n	800378c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003772:	f7fd fc8f 	bl	8001094 <HAL_GetTick>
 8003776:	4602      	mov	r2, r0
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	1ad3      	subs	r3, r2, r3
 800377c:	2b02      	cmp	r3, #2
 800377e:	d905      	bls.n	800378c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e013      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
 8003784:	40021000 	.word	0x40021000
 8003788:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800378c:	4b09      	ldr	r3, [pc, #36]	@ (80037b4 <HAL_RCC_OscConfig+0x7b0>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003794:	2b00      	cmp	r3, #0
 8003796:	d1ec      	bne.n	8003772 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003798:	4b06      	ldr	r3, [pc, #24]	@ (80037b4 <HAL_RCC_OscConfig+0x7b0>)
 800379a:	68da      	ldr	r2, [r3, #12]
 800379c:	4905      	ldr	r1, [pc, #20]	@ (80037b4 <HAL_RCC_OscConfig+0x7b0>)
 800379e:	4b06      	ldr	r3, [pc, #24]	@ (80037b8 <HAL_RCC_OscConfig+0x7b4>)
 80037a0:	4013      	ands	r3, r2
 80037a2:	60cb      	str	r3, [r1, #12]
 80037a4:	e001      	b.n	80037aa <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80037a6:	2301      	movs	r3, #1
 80037a8:	e000      	b.n	80037ac <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80037aa:	2300      	movs	r3, #0
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	3720      	adds	r7, #32
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd80      	pop	{r7, pc}
 80037b4:	40021000 	.word	0x40021000
 80037b8:	feeefffc 	.word	0xfeeefffc

080037bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b084      	sub	sp, #16
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
 80037c4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d101      	bne.n	80037d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037cc:	2301      	movs	r3, #1
 80037ce:	e0e7      	b.n	80039a0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80037d0:	4b75      	ldr	r3, [pc, #468]	@ (80039a8 <HAL_RCC_ClockConfig+0x1ec>)
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f003 0307 	and.w	r3, r3, #7
 80037d8:	683a      	ldr	r2, [r7, #0]
 80037da:	429a      	cmp	r2, r3
 80037dc:	d910      	bls.n	8003800 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037de:	4b72      	ldr	r3, [pc, #456]	@ (80039a8 <HAL_RCC_ClockConfig+0x1ec>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f023 0207 	bic.w	r2, r3, #7
 80037e6:	4970      	ldr	r1, [pc, #448]	@ (80039a8 <HAL_RCC_ClockConfig+0x1ec>)
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	4313      	orrs	r3, r2
 80037ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80037ee:	4b6e      	ldr	r3, [pc, #440]	@ (80039a8 <HAL_RCC_ClockConfig+0x1ec>)
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f003 0307 	and.w	r3, r3, #7
 80037f6:	683a      	ldr	r2, [r7, #0]
 80037f8:	429a      	cmp	r2, r3
 80037fa:	d001      	beq.n	8003800 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e0cf      	b.n	80039a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0302 	and.w	r3, r3, #2
 8003808:	2b00      	cmp	r3, #0
 800380a:	d010      	beq.n	800382e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	689a      	ldr	r2, [r3, #8]
 8003810:	4b66      	ldr	r3, [pc, #408]	@ (80039ac <HAL_RCC_ClockConfig+0x1f0>)
 8003812:	689b      	ldr	r3, [r3, #8]
 8003814:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003818:	429a      	cmp	r2, r3
 800381a:	d908      	bls.n	800382e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800381c:	4b63      	ldr	r3, [pc, #396]	@ (80039ac <HAL_RCC_ClockConfig+0x1f0>)
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	4960      	ldr	r1, [pc, #384]	@ (80039ac <HAL_RCC_ClockConfig+0x1f0>)
 800382a:	4313      	orrs	r3, r2
 800382c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0301 	and.w	r3, r3, #1
 8003836:	2b00      	cmp	r3, #0
 8003838:	d04c      	beq.n	80038d4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	2b03      	cmp	r3, #3
 8003840:	d107      	bne.n	8003852 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003842:	4b5a      	ldr	r3, [pc, #360]	@ (80039ac <HAL_RCC_ClockConfig+0x1f0>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800384a:	2b00      	cmp	r3, #0
 800384c:	d121      	bne.n	8003892 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e0a6      	b.n	80039a0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	2b02      	cmp	r3, #2
 8003858:	d107      	bne.n	800386a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800385a:	4b54      	ldr	r3, [pc, #336]	@ (80039ac <HAL_RCC_ClockConfig+0x1f0>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003862:	2b00      	cmp	r3, #0
 8003864:	d115      	bne.n	8003892 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e09a      	b.n	80039a0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	2b00      	cmp	r3, #0
 8003870:	d107      	bne.n	8003882 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003872:	4b4e      	ldr	r3, [pc, #312]	@ (80039ac <HAL_RCC_ClockConfig+0x1f0>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 0302 	and.w	r3, r3, #2
 800387a:	2b00      	cmp	r3, #0
 800387c:	d109      	bne.n	8003892 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e08e      	b.n	80039a0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003882:	4b4a      	ldr	r3, [pc, #296]	@ (80039ac <HAL_RCC_ClockConfig+0x1f0>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800388a:	2b00      	cmp	r3, #0
 800388c:	d101      	bne.n	8003892 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e086      	b.n	80039a0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003892:	4b46      	ldr	r3, [pc, #280]	@ (80039ac <HAL_RCC_ClockConfig+0x1f0>)
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	f023 0203 	bic.w	r2, r3, #3
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	4943      	ldr	r1, [pc, #268]	@ (80039ac <HAL_RCC_ClockConfig+0x1f0>)
 80038a0:	4313      	orrs	r3, r2
 80038a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80038a4:	f7fd fbf6 	bl	8001094 <HAL_GetTick>
 80038a8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038aa:	e00a      	b.n	80038c2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038ac:	f7fd fbf2 	bl	8001094 <HAL_GetTick>
 80038b0:	4602      	mov	r2, r0
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	1ad3      	subs	r3, r2, r3
 80038b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d901      	bls.n	80038c2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e06e      	b.n	80039a0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038c2:	4b3a      	ldr	r3, [pc, #232]	@ (80039ac <HAL_RCC_ClockConfig+0x1f0>)
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	f003 020c 	and.w	r2, r3, #12
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	685b      	ldr	r3, [r3, #4]
 80038ce:	009b      	lsls	r3, r3, #2
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d1eb      	bne.n	80038ac <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f003 0302 	and.w	r3, r3, #2
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d010      	beq.n	8003902 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	689a      	ldr	r2, [r3, #8]
 80038e4:	4b31      	ldr	r3, [pc, #196]	@ (80039ac <HAL_RCC_ClockConfig+0x1f0>)
 80038e6:	689b      	ldr	r3, [r3, #8]
 80038e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d208      	bcs.n	8003902 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038f0:	4b2e      	ldr	r3, [pc, #184]	@ (80039ac <HAL_RCC_ClockConfig+0x1f0>)
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	689b      	ldr	r3, [r3, #8]
 80038fc:	492b      	ldr	r1, [pc, #172]	@ (80039ac <HAL_RCC_ClockConfig+0x1f0>)
 80038fe:	4313      	orrs	r3, r2
 8003900:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003902:	4b29      	ldr	r3, [pc, #164]	@ (80039a8 <HAL_RCC_ClockConfig+0x1ec>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0307 	and.w	r3, r3, #7
 800390a:	683a      	ldr	r2, [r7, #0]
 800390c:	429a      	cmp	r2, r3
 800390e:	d210      	bcs.n	8003932 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003910:	4b25      	ldr	r3, [pc, #148]	@ (80039a8 <HAL_RCC_ClockConfig+0x1ec>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f023 0207 	bic.w	r2, r3, #7
 8003918:	4923      	ldr	r1, [pc, #140]	@ (80039a8 <HAL_RCC_ClockConfig+0x1ec>)
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	4313      	orrs	r3, r2
 800391e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003920:	4b21      	ldr	r3, [pc, #132]	@ (80039a8 <HAL_RCC_ClockConfig+0x1ec>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f003 0307 	and.w	r3, r3, #7
 8003928:	683a      	ldr	r2, [r7, #0]
 800392a:	429a      	cmp	r2, r3
 800392c:	d001      	beq.n	8003932 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e036      	b.n	80039a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f003 0304 	and.w	r3, r3, #4
 800393a:	2b00      	cmp	r3, #0
 800393c:	d008      	beq.n	8003950 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800393e:	4b1b      	ldr	r3, [pc, #108]	@ (80039ac <HAL_RCC_ClockConfig+0x1f0>)
 8003940:	689b      	ldr	r3, [r3, #8]
 8003942:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	68db      	ldr	r3, [r3, #12]
 800394a:	4918      	ldr	r1, [pc, #96]	@ (80039ac <HAL_RCC_ClockConfig+0x1f0>)
 800394c:	4313      	orrs	r3, r2
 800394e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f003 0308 	and.w	r3, r3, #8
 8003958:	2b00      	cmp	r3, #0
 800395a:	d009      	beq.n	8003970 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800395c:	4b13      	ldr	r3, [pc, #76]	@ (80039ac <HAL_RCC_ClockConfig+0x1f0>)
 800395e:	689b      	ldr	r3, [r3, #8]
 8003960:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	691b      	ldr	r3, [r3, #16]
 8003968:	00db      	lsls	r3, r3, #3
 800396a:	4910      	ldr	r1, [pc, #64]	@ (80039ac <HAL_RCC_ClockConfig+0x1f0>)
 800396c:	4313      	orrs	r3, r2
 800396e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003970:	f000 f824 	bl	80039bc <HAL_RCC_GetSysClockFreq>
 8003974:	4602      	mov	r2, r0
 8003976:	4b0d      	ldr	r3, [pc, #52]	@ (80039ac <HAL_RCC_ClockConfig+0x1f0>)
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	091b      	lsrs	r3, r3, #4
 800397c:	f003 030f 	and.w	r3, r3, #15
 8003980:	490b      	ldr	r1, [pc, #44]	@ (80039b0 <HAL_RCC_ClockConfig+0x1f4>)
 8003982:	5ccb      	ldrb	r3, [r1, r3]
 8003984:	f003 031f 	and.w	r3, r3, #31
 8003988:	fa22 f303 	lsr.w	r3, r2, r3
 800398c:	4a09      	ldr	r2, [pc, #36]	@ (80039b4 <HAL_RCC_ClockConfig+0x1f8>)
 800398e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003990:	4b09      	ldr	r3, [pc, #36]	@ (80039b8 <HAL_RCC_ClockConfig+0x1fc>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4618      	mov	r0, r3
 8003996:	f7fd fb2d 	bl	8000ff4 <HAL_InitTick>
 800399a:	4603      	mov	r3, r0
 800399c:	72fb      	strb	r3, [r7, #11]

  return status;
 800399e:	7afb      	ldrb	r3, [r7, #11]
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3710      	adds	r7, #16
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	40022000 	.word	0x40022000
 80039ac:	40021000 	.word	0x40021000
 80039b0:	080095ec 	.word	0x080095ec
 80039b4:	20000040 	.word	0x20000040
 80039b8:	20000044 	.word	0x20000044

080039bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039bc:	b480      	push	{r7}
 80039be:	b089      	sub	sp, #36	@ 0x24
 80039c0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80039c2:	2300      	movs	r3, #0
 80039c4:	61fb      	str	r3, [r7, #28]
 80039c6:	2300      	movs	r3, #0
 80039c8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80039ca:	4b3e      	ldr	r3, [pc, #248]	@ (8003ac4 <HAL_RCC_GetSysClockFreq+0x108>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f003 030c 	and.w	r3, r3, #12
 80039d2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80039d4:	4b3b      	ldr	r3, [pc, #236]	@ (8003ac4 <HAL_RCC_GetSysClockFreq+0x108>)
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	f003 0303 	and.w	r3, r3, #3
 80039dc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d005      	beq.n	80039f0 <HAL_RCC_GetSysClockFreq+0x34>
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	2b0c      	cmp	r3, #12
 80039e8:	d121      	bne.n	8003a2e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d11e      	bne.n	8003a2e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80039f0:	4b34      	ldr	r3, [pc, #208]	@ (8003ac4 <HAL_RCC_GetSysClockFreq+0x108>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f003 0308 	and.w	r3, r3, #8
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d107      	bne.n	8003a0c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80039fc:	4b31      	ldr	r3, [pc, #196]	@ (8003ac4 <HAL_RCC_GetSysClockFreq+0x108>)
 80039fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a02:	0a1b      	lsrs	r3, r3, #8
 8003a04:	f003 030f 	and.w	r3, r3, #15
 8003a08:	61fb      	str	r3, [r7, #28]
 8003a0a:	e005      	b.n	8003a18 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003a0c:	4b2d      	ldr	r3, [pc, #180]	@ (8003ac4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	091b      	lsrs	r3, r3, #4
 8003a12:	f003 030f 	and.w	r3, r3, #15
 8003a16:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003a18:	4a2b      	ldr	r2, [pc, #172]	@ (8003ac8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a20:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d10d      	bne.n	8003a44 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003a2c:	e00a      	b.n	8003a44 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003a2e:	693b      	ldr	r3, [r7, #16]
 8003a30:	2b04      	cmp	r3, #4
 8003a32:	d102      	bne.n	8003a3a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003a34:	4b25      	ldr	r3, [pc, #148]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x110>)
 8003a36:	61bb      	str	r3, [r7, #24]
 8003a38:	e004      	b.n	8003a44 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	2b08      	cmp	r3, #8
 8003a3e:	d101      	bne.n	8003a44 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a40:	4b23      	ldr	r3, [pc, #140]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003a42:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	2b0c      	cmp	r3, #12
 8003a48:	d134      	bne.n	8003ab4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003a4a:	4b1e      	ldr	r3, [pc, #120]	@ (8003ac4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a4c:	68db      	ldr	r3, [r3, #12]
 8003a4e:	f003 0303 	and.w	r3, r3, #3
 8003a52:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	2b02      	cmp	r3, #2
 8003a58:	d003      	beq.n	8003a62 <HAL_RCC_GetSysClockFreq+0xa6>
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	2b03      	cmp	r3, #3
 8003a5e:	d003      	beq.n	8003a68 <HAL_RCC_GetSysClockFreq+0xac>
 8003a60:	e005      	b.n	8003a6e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003a62:	4b1a      	ldr	r3, [pc, #104]	@ (8003acc <HAL_RCC_GetSysClockFreq+0x110>)
 8003a64:	617b      	str	r3, [r7, #20]
      break;
 8003a66:	e005      	b.n	8003a74 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003a68:	4b19      	ldr	r3, [pc, #100]	@ (8003ad0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003a6a:	617b      	str	r3, [r7, #20]
      break;
 8003a6c:	e002      	b.n	8003a74 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	617b      	str	r3, [r7, #20]
      break;
 8003a72:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003a74:	4b13      	ldr	r3, [pc, #76]	@ (8003ac4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a76:	68db      	ldr	r3, [r3, #12]
 8003a78:	091b      	lsrs	r3, r3, #4
 8003a7a:	f003 0307 	and.w	r3, r3, #7
 8003a7e:	3301      	adds	r3, #1
 8003a80:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003a82:	4b10      	ldr	r3, [pc, #64]	@ (8003ac4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a84:	68db      	ldr	r3, [r3, #12]
 8003a86:	0a1b      	lsrs	r3, r3, #8
 8003a88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003a8c:	697a      	ldr	r2, [r7, #20]
 8003a8e:	fb03 f202 	mul.w	r2, r3, r2
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a98:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8003ac4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003a9c:	68db      	ldr	r3, [r3, #12]
 8003a9e:	0e5b      	lsrs	r3, r3, #25
 8003aa0:	f003 0303 	and.w	r3, r3, #3
 8003aa4:	3301      	adds	r3, #1
 8003aa6:	005b      	lsls	r3, r3, #1
 8003aa8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003aaa:	697a      	ldr	r2, [r7, #20]
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ab2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003ab4:	69bb      	ldr	r3, [r7, #24]
}
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	3724      	adds	r7, #36	@ 0x24
 8003aba:	46bd      	mov	sp, r7
 8003abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac0:	4770      	bx	lr
 8003ac2:	bf00      	nop
 8003ac4:	40021000 	.word	0x40021000
 8003ac8:	080095fc 	.word	0x080095fc
 8003acc:	00f42400 	.word	0x00f42400
 8003ad0:	007a1200 	.word	0x007a1200

08003ad4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003ad4:	b580      	push	{r7, lr}
 8003ad6:	b086      	sub	sp, #24
 8003ad8:	af00      	add	r7, sp, #0
 8003ada:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003adc:	2300      	movs	r3, #0
 8003ade:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003ae0:	4b2a      	ldr	r3, [pc, #168]	@ (8003b8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003ae2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ae4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d003      	beq.n	8003af4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003aec:	f7ff fa16 	bl	8002f1c <HAL_PWREx_GetVoltageRange>
 8003af0:	6178      	str	r0, [r7, #20]
 8003af2:	e014      	b.n	8003b1e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003af4:	4b25      	ldr	r3, [pc, #148]	@ (8003b8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003af6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003af8:	4a24      	ldr	r2, [pc, #144]	@ (8003b8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003afa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003afe:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b00:	4b22      	ldr	r3, [pc, #136]	@ (8003b8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b04:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b08:	60fb      	str	r3, [r7, #12]
 8003b0a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003b0c:	f7ff fa06 	bl	8002f1c <HAL_PWREx_GetVoltageRange>
 8003b10:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003b12:	4b1e      	ldr	r3, [pc, #120]	@ (8003b8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b16:	4a1d      	ldr	r2, [pc, #116]	@ (8003b8c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003b18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b1c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b24:	d10b      	bne.n	8003b3e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2b80      	cmp	r3, #128	@ 0x80
 8003b2a:	d919      	bls.n	8003b60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003b30:	d902      	bls.n	8003b38 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003b32:	2302      	movs	r3, #2
 8003b34:	613b      	str	r3, [r7, #16]
 8003b36:	e013      	b.n	8003b60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003b38:	2301      	movs	r3, #1
 8003b3a:	613b      	str	r3, [r7, #16]
 8003b3c:	e010      	b.n	8003b60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2b80      	cmp	r3, #128	@ 0x80
 8003b42:	d902      	bls.n	8003b4a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003b44:	2303      	movs	r3, #3
 8003b46:	613b      	str	r3, [r7, #16]
 8003b48:	e00a      	b.n	8003b60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2b80      	cmp	r3, #128	@ 0x80
 8003b4e:	d102      	bne.n	8003b56 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003b50:	2302      	movs	r3, #2
 8003b52:	613b      	str	r3, [r7, #16]
 8003b54:	e004      	b.n	8003b60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	2b70      	cmp	r3, #112	@ 0x70
 8003b5a:	d101      	bne.n	8003b60 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003b60:	4b0b      	ldr	r3, [pc, #44]	@ (8003b90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f023 0207 	bic.w	r2, r3, #7
 8003b68:	4909      	ldr	r1, [pc, #36]	@ (8003b90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	4313      	orrs	r3, r2
 8003b6e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003b70:	4b07      	ldr	r3, [pc, #28]	@ (8003b90 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f003 0307 	and.w	r3, r3, #7
 8003b78:	693a      	ldr	r2, [r7, #16]
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d001      	beq.n	8003b82 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e000      	b.n	8003b84 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003b82:	2300      	movs	r3, #0
}
 8003b84:	4618      	mov	r0, r3
 8003b86:	3718      	adds	r7, #24
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	40021000 	.word	0x40021000
 8003b90:	40022000 	.word	0x40022000

08003b94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	b086      	sub	sp, #24
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003b9c:	2300      	movs	r3, #0
 8003b9e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003ba0:	2300      	movs	r3, #0
 8003ba2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d041      	beq.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003bb4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003bb8:	d02a      	beq.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003bba:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003bbe:	d824      	bhi.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003bc0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003bc4:	d008      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003bc6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003bca:	d81e      	bhi.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d00a      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003bd0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003bd4:	d010      	beq.n	8003bf8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003bd6:	e018      	b.n	8003c0a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003bd8:	4b86      	ldr	r3, [pc, #536]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bda:	68db      	ldr	r3, [r3, #12]
 8003bdc:	4a85      	ldr	r2, [pc, #532]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003bde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003be2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003be4:	e015      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	3304      	adds	r3, #4
 8003bea:	2100      	movs	r1, #0
 8003bec:	4618      	mov	r0, r3
 8003bee:	f000 facb 	bl	8004188 <RCCEx_PLLSAI1_Config>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003bf6:	e00c      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	3320      	adds	r3, #32
 8003bfc:	2100      	movs	r1, #0
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f000 fbb6 	bl	8004370 <RCCEx_PLLSAI2_Config>
 8003c04:	4603      	mov	r3, r0
 8003c06:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003c08:	e003      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	74fb      	strb	r3, [r7, #19]
      break;
 8003c0e:	e000      	b.n	8003c12 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003c10:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003c12:	7cfb      	ldrb	r3, [r7, #19]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d10b      	bne.n	8003c30 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c18:	4b76      	ldr	r3, [pc, #472]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c1e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c26:	4973      	ldr	r1, [pc, #460]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003c2e:	e001      	b.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c30:	7cfb      	ldrb	r3, [r7, #19]
 8003c32:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d041      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003c44:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003c48:	d02a      	beq.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003c4a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003c4e:	d824      	bhi.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003c50:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003c54:	d008      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003c56:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003c5a:	d81e      	bhi.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d00a      	beq.n	8003c76 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003c60:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003c64:	d010      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003c66:	e018      	b.n	8003c9a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003c68:	4b62      	ldr	r3, [pc, #392]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c6a:	68db      	ldr	r3, [r3, #12]
 8003c6c:	4a61      	ldr	r2, [pc, #388]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003c6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c72:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c74:	e015      	b.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	3304      	adds	r3, #4
 8003c7a:	2100      	movs	r1, #0
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f000 fa83 	bl	8004188 <RCCEx_PLLSAI1_Config>
 8003c82:	4603      	mov	r3, r0
 8003c84:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c86:	e00c      	b.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	3320      	adds	r3, #32
 8003c8c:	2100      	movs	r1, #0
 8003c8e:	4618      	mov	r0, r3
 8003c90:	f000 fb6e 	bl	8004370 <RCCEx_PLLSAI2_Config>
 8003c94:	4603      	mov	r3, r0
 8003c96:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003c98:	e003      	b.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003c9a:	2301      	movs	r3, #1
 8003c9c:	74fb      	strb	r3, [r7, #19]
      break;
 8003c9e:	e000      	b.n	8003ca2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8003ca0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ca2:	7cfb      	ldrb	r3, [r7, #19]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d10b      	bne.n	8003cc0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003ca8:	4b52      	ldr	r3, [pc, #328]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cae:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003cb6:	494f      	ldr	r1, [pc, #316]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003cbe:	e001      	b.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003cc0:	7cfb      	ldrb	r3, [r7, #19]
 8003cc2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	f000 80a0 	beq.w	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003cd6:	4b47      	ldr	r3, [pc, #284]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cd8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d101      	bne.n	8003ce6 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e000      	b.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d00d      	beq.n	8003d08 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cec:	4b41      	ldr	r3, [pc, #260]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cf0:	4a40      	ldr	r2, [pc, #256]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cf2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cf6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003cf8:	4b3e      	ldr	r3, [pc, #248]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003cfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d00:	60bb      	str	r3, [r7, #8]
 8003d02:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d04:	2301      	movs	r3, #1
 8003d06:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d08:	4b3b      	ldr	r3, [pc, #236]	@ (8003df8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4a3a      	ldr	r2, [pc, #232]	@ (8003df8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d12:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d14:	f7fd f9be 	bl	8001094 <HAL_GetTick>
 8003d18:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003d1a:	e009      	b.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d1c:	f7fd f9ba 	bl	8001094 <HAL_GetTick>
 8003d20:	4602      	mov	r2, r0
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	1ad3      	subs	r3, r2, r3
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d902      	bls.n	8003d30 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003d2a:	2303      	movs	r3, #3
 8003d2c:	74fb      	strb	r3, [r7, #19]
        break;
 8003d2e:	e005      	b.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003d30:	4b31      	ldr	r3, [pc, #196]	@ (8003df8 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d0ef      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003d3c:	7cfb      	ldrb	r3, [r7, #19]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d15c      	bne.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003d42:	4b2c      	ldr	r3, [pc, #176]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d48:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d4c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003d4e:	697b      	ldr	r3, [r7, #20]
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d01f      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003d5a:	697a      	ldr	r2, [r7, #20]
 8003d5c:	429a      	cmp	r2, r3
 8003d5e:	d019      	beq.n	8003d94 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003d60:	4b24      	ldr	r3, [pc, #144]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d66:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d6a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d6c:	4b21      	ldr	r3, [pc, #132]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d72:	4a20      	ldr	r2, [pc, #128]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d74:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d78:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003d7c:	4b1d      	ldr	r3, [pc, #116]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d82:	4a1c      	ldr	r2, [pc, #112]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003d8c:	4a19      	ldr	r2, [pc, #100]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	f003 0301 	and.w	r3, r3, #1
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d016      	beq.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d9e:	f7fd f979 	bl	8001094 <HAL_GetTick>
 8003da2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003da4:	e00b      	b.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003da6:	f7fd f975 	bl	8001094 <HAL_GetTick>
 8003daa:	4602      	mov	r2, r0
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d902      	bls.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003db8:	2303      	movs	r3, #3
 8003dba:	74fb      	strb	r3, [r7, #19]
            break;
 8003dbc:	e006      	b.n	8003dcc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dbe:	4b0d      	ldr	r3, [pc, #52]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dc4:	f003 0302 	and.w	r3, r3, #2
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d0ec      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003dcc:	7cfb      	ldrb	r3, [r7, #19]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d10c      	bne.n	8003dec <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003dd2:	4b08      	ldr	r3, [pc, #32]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dd8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003de2:	4904      	ldr	r1, [pc, #16]	@ (8003df4 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003de4:	4313      	orrs	r3, r2
 8003de6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003dea:	e009      	b.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003dec:	7cfb      	ldrb	r3, [r7, #19]
 8003dee:	74bb      	strb	r3, [r7, #18]
 8003df0:	e006      	b.n	8003e00 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003df2:	bf00      	nop
 8003df4:	40021000 	.word	0x40021000
 8003df8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dfc:	7cfb      	ldrb	r3, [r7, #19]
 8003dfe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e00:	7c7b      	ldrb	r3, [r7, #17]
 8003e02:	2b01      	cmp	r3, #1
 8003e04:	d105      	bne.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e06:	4b9e      	ldr	r3, [pc, #632]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e0a:	4a9d      	ldr	r2, [pc, #628]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e0c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e10:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	f003 0301 	and.w	r3, r3, #1
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00a      	beq.n	8003e34 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e1e:	4b98      	ldr	r3, [pc, #608]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e24:	f023 0203 	bic.w	r2, r3, #3
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e2c:	4994      	ldr	r1, [pc, #592]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0302 	and.w	r3, r3, #2
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d00a      	beq.n	8003e56 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003e40:	4b8f      	ldr	r3, [pc, #572]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e46:	f023 020c 	bic.w	r2, r3, #12
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e4e:	498c      	ldr	r1, [pc, #560]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e50:	4313      	orrs	r3, r2
 8003e52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0304 	and.w	r3, r3, #4
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d00a      	beq.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003e62:	4b87      	ldr	r3, [pc, #540]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e68:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e70:	4983      	ldr	r1, [pc, #524]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e72:	4313      	orrs	r3, r2
 8003e74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f003 0308 	and.w	r3, r3, #8
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d00a      	beq.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003e84:	4b7e      	ldr	r3, [pc, #504]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e8a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e92:	497b      	ldr	r1, [pc, #492]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e94:	4313      	orrs	r3, r2
 8003e96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 0310 	and.w	r3, r3, #16
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d00a      	beq.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003ea6:	4b76      	ldr	r3, [pc, #472]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003eb4:	4972      	ldr	r1, [pc, #456]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eb6:	4313      	orrs	r3, r2
 8003eb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0320 	and.w	r3, r3, #32
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d00a      	beq.n	8003ede <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003ec8:	4b6d      	ldr	r3, [pc, #436]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ece:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ed6:	496a      	ldr	r1, [pc, #424]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d00a      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003eea:	4b65      	ldr	r3, [pc, #404]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003eec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ef0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ef8:	4961      	ldr	r1, [pc, #388]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003efa:	4313      	orrs	r3, r2
 8003efc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00a      	beq.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003f0c:	4b5c      	ldr	r3, [pc, #368]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f12:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f1a:	4959      	ldr	r1, [pc, #356]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00a      	beq.n	8003f44 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003f2e:	4b54      	ldr	r3, [pc, #336]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f34:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003f3c:	4950      	ldr	r1, [pc, #320]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d00a      	beq.n	8003f66 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003f50:	4b4b      	ldr	r3, [pc, #300]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f56:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f5e:	4948      	ldr	r1, [pc, #288]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f60:	4313      	orrs	r3, r2
 8003f62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d00a      	beq.n	8003f88 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003f72:	4b43      	ldr	r3, [pc, #268]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f78:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f80:	493f      	ldr	r1, [pc, #252]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f82:	4313      	orrs	r3, r2
 8003f84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d028      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003f94:	4b3a      	ldr	r3, [pc, #232]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003f96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f9a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fa2:	4937      	ldr	r1, [pc, #220]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003fb2:	d106      	bne.n	8003fc2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fb4:	4b32      	ldr	r3, [pc, #200]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fb6:	68db      	ldr	r3, [r3, #12]
 8003fb8:	4a31      	ldr	r2, [pc, #196]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003fba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003fbe:	60d3      	str	r3, [r2, #12]
 8003fc0:	e011      	b.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fc6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003fca:	d10c      	bne.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	3304      	adds	r3, #4
 8003fd0:	2101      	movs	r1, #1
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f000 f8d8 	bl	8004188 <RCCEx_PLLSAI1_Config>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003fdc:	7cfb      	ldrb	r3, [r7, #19]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d001      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003fe2:	7cfb      	ldrb	r3, [r7, #19]
 8003fe4:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d028      	beq.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003ff2:	4b23      	ldr	r3, [pc, #140]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ff4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ff8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004000:	491f      	ldr	r1, [pc, #124]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004002:	4313      	orrs	r3, r2
 8004004:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800400c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004010:	d106      	bne.n	8004020 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004012:	4b1b      	ldr	r3, [pc, #108]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	4a1a      	ldr	r2, [pc, #104]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004018:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800401c:	60d3      	str	r3, [r2, #12]
 800401e:	e011      	b.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004024:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004028:	d10c      	bne.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	3304      	adds	r3, #4
 800402e:	2101      	movs	r1, #1
 8004030:	4618      	mov	r0, r3
 8004032:	f000 f8a9 	bl	8004188 <RCCEx_PLLSAI1_Config>
 8004036:	4603      	mov	r3, r0
 8004038:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800403a:	7cfb      	ldrb	r3, [r7, #19]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d001      	beq.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004040:	7cfb      	ldrb	r3, [r7, #19]
 8004042:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800404c:	2b00      	cmp	r3, #0
 800404e:	d02b      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004050:	4b0b      	ldr	r3, [pc, #44]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004052:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004056:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800405e:	4908      	ldr	r1, [pc, #32]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004060:	4313      	orrs	r3, r2
 8004062:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800406a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800406e:	d109      	bne.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004070:	4b03      	ldr	r3, [pc, #12]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	4a02      	ldr	r2, [pc, #8]	@ (8004080 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004076:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800407a:	60d3      	str	r3, [r2, #12]
 800407c:	e014      	b.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 800407e:	bf00      	nop
 8004080:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004088:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800408c:	d10c      	bne.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	3304      	adds	r3, #4
 8004092:	2101      	movs	r1, #1
 8004094:	4618      	mov	r0, r3
 8004096:	f000 f877 	bl	8004188 <RCCEx_PLLSAI1_Config>
 800409a:	4603      	mov	r3, r0
 800409c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800409e:	7cfb      	ldrb	r3, [r7, #19]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d001      	beq.n	80040a8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80040a4:	7cfb      	ldrb	r3, [r7, #19]
 80040a6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d02f      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80040b4:	4b2b      	ldr	r3, [pc, #172]	@ (8004164 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040ba:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80040c2:	4928      	ldr	r1, [pc, #160]	@ (8004164 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80040c4:	4313      	orrs	r3, r2
 80040c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80040ce:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80040d2:	d10d      	bne.n	80040f0 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	3304      	adds	r3, #4
 80040d8:	2102      	movs	r1, #2
 80040da:	4618      	mov	r0, r3
 80040dc:	f000 f854 	bl	8004188 <RCCEx_PLLSAI1_Config>
 80040e0:	4603      	mov	r3, r0
 80040e2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80040e4:	7cfb      	ldrb	r3, [r7, #19]
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d014      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80040ea:	7cfb      	ldrb	r3, [r7, #19]
 80040ec:	74bb      	strb	r3, [r7, #18]
 80040ee:	e011      	b.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80040f4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80040f8:	d10c      	bne.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	3320      	adds	r3, #32
 80040fe:	2102      	movs	r1, #2
 8004100:	4618      	mov	r0, r3
 8004102:	f000 f935 	bl	8004370 <RCCEx_PLLSAI2_Config>
 8004106:	4603      	mov	r3, r0
 8004108:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800410a:	7cfb      	ldrb	r3, [r7, #19]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d001      	beq.n	8004114 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004110:	7cfb      	ldrb	r3, [r7, #19]
 8004112:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800411c:	2b00      	cmp	r3, #0
 800411e:	d00a      	beq.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004120:	4b10      	ldr	r3, [pc, #64]	@ (8004164 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004126:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800412e:	490d      	ldr	r1, [pc, #52]	@ (8004164 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004130:	4313      	orrs	r3, r2
 8004132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d00b      	beq.n	800415a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004142:	4b08      	ldr	r3, [pc, #32]	@ (8004164 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004144:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004148:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004152:	4904      	ldr	r1, [pc, #16]	@ (8004164 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004154:	4313      	orrs	r3, r2
 8004156:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800415a:	7cbb      	ldrb	r3, [r7, #18]
}
 800415c:	4618      	mov	r0, r3
 800415e:	3718      	adds	r7, #24
 8004160:	46bd      	mov	sp, r7
 8004162:	bd80      	pop	{r7, pc}
 8004164:	40021000 	.word	0x40021000

08004168 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8004168:	b480      	push	{r7}
 800416a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 800416c:	4b05      	ldr	r3, [pc, #20]	@ (8004184 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	4a04      	ldr	r2, [pc, #16]	@ (8004184 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8004172:	f043 0304 	orr.w	r3, r3, #4
 8004176:	6013      	str	r3, [r2, #0]
}
 8004178:	bf00      	nop
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	40021000 	.word	0x40021000

08004188 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b084      	sub	sp, #16
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004192:	2300      	movs	r3, #0
 8004194:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004196:	4b75      	ldr	r3, [pc, #468]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004198:	68db      	ldr	r3, [r3, #12]
 800419a:	f003 0303 	and.w	r3, r3, #3
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d018      	beq.n	80041d4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80041a2:	4b72      	ldr	r3, [pc, #456]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 80041a4:	68db      	ldr	r3, [r3, #12]
 80041a6:	f003 0203 	and.w	r2, r3, #3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d10d      	bne.n	80041ce <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
       ||
 80041b6:	2b00      	cmp	r3, #0
 80041b8:	d009      	beq.n	80041ce <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80041ba:	4b6c      	ldr	r3, [pc, #432]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 80041bc:	68db      	ldr	r3, [r3, #12]
 80041be:	091b      	lsrs	r3, r3, #4
 80041c0:	f003 0307 	and.w	r3, r3, #7
 80041c4:	1c5a      	adds	r2, r3, #1
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	685b      	ldr	r3, [r3, #4]
       ||
 80041ca:	429a      	cmp	r2, r3
 80041cc:	d047      	beq.n	800425e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	73fb      	strb	r3, [r7, #15]
 80041d2:	e044      	b.n	800425e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	2b03      	cmp	r3, #3
 80041da:	d018      	beq.n	800420e <RCCEx_PLLSAI1_Config+0x86>
 80041dc:	2b03      	cmp	r3, #3
 80041de:	d825      	bhi.n	800422c <RCCEx_PLLSAI1_Config+0xa4>
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d002      	beq.n	80041ea <RCCEx_PLLSAI1_Config+0x62>
 80041e4:	2b02      	cmp	r3, #2
 80041e6:	d009      	beq.n	80041fc <RCCEx_PLLSAI1_Config+0x74>
 80041e8:	e020      	b.n	800422c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80041ea:	4b60      	ldr	r3, [pc, #384]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0302 	and.w	r3, r3, #2
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d11d      	bne.n	8004232 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80041fa:	e01a      	b.n	8004232 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80041fc:	4b5b      	ldr	r3, [pc, #364]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004204:	2b00      	cmp	r3, #0
 8004206:	d116      	bne.n	8004236 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800420c:	e013      	b.n	8004236 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800420e:	4b57      	ldr	r3, [pc, #348]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d10f      	bne.n	800423a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800421a:	4b54      	ldr	r3, [pc, #336]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004222:	2b00      	cmp	r3, #0
 8004224:	d109      	bne.n	800423a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800422a:	e006      	b.n	800423a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	73fb      	strb	r3, [r7, #15]
      break;
 8004230:	e004      	b.n	800423c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004232:	bf00      	nop
 8004234:	e002      	b.n	800423c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004236:	bf00      	nop
 8004238:	e000      	b.n	800423c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800423a:	bf00      	nop
    }

    if(status == HAL_OK)
 800423c:	7bfb      	ldrb	r3, [r7, #15]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d10d      	bne.n	800425e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004242:	4b4a      	ldr	r3, [pc, #296]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6819      	ldr	r1, [r3, #0]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	685b      	ldr	r3, [r3, #4]
 8004252:	3b01      	subs	r3, #1
 8004254:	011b      	lsls	r3, r3, #4
 8004256:	430b      	orrs	r3, r1
 8004258:	4944      	ldr	r1, [pc, #272]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 800425a:	4313      	orrs	r3, r2
 800425c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800425e:	7bfb      	ldrb	r3, [r7, #15]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d17d      	bne.n	8004360 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004264:	4b41      	ldr	r3, [pc, #260]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a40      	ldr	r2, [pc, #256]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 800426a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800426e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004270:	f7fc ff10 	bl	8001094 <HAL_GetTick>
 8004274:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004276:	e009      	b.n	800428c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004278:	f7fc ff0c 	bl	8001094 <HAL_GetTick>
 800427c:	4602      	mov	r2, r0
 800427e:	68bb      	ldr	r3, [r7, #8]
 8004280:	1ad3      	subs	r3, r2, r3
 8004282:	2b02      	cmp	r3, #2
 8004284:	d902      	bls.n	800428c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004286:	2303      	movs	r3, #3
 8004288:	73fb      	strb	r3, [r7, #15]
        break;
 800428a:	e005      	b.n	8004298 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800428c:	4b37      	ldr	r3, [pc, #220]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004294:	2b00      	cmp	r3, #0
 8004296:	d1ef      	bne.n	8004278 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004298:	7bfb      	ldrb	r3, [r7, #15]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d160      	bne.n	8004360 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d111      	bne.n	80042c8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80042a4:	4b31      	ldr	r3, [pc, #196]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 80042a6:	691b      	ldr	r3, [r3, #16]
 80042a8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80042ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042b0:	687a      	ldr	r2, [r7, #4]
 80042b2:	6892      	ldr	r2, [r2, #8]
 80042b4:	0211      	lsls	r1, r2, #8
 80042b6:	687a      	ldr	r2, [r7, #4]
 80042b8:	68d2      	ldr	r2, [r2, #12]
 80042ba:	0912      	lsrs	r2, r2, #4
 80042bc:	0452      	lsls	r2, r2, #17
 80042be:	430a      	orrs	r2, r1
 80042c0:	492a      	ldr	r1, [pc, #168]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 80042c2:	4313      	orrs	r3, r2
 80042c4:	610b      	str	r3, [r1, #16]
 80042c6:	e027      	b.n	8004318 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d112      	bne.n	80042f4 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80042ce:	4b27      	ldr	r3, [pc, #156]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 80042d0:	691b      	ldr	r3, [r3, #16]
 80042d2:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80042d6:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80042da:	687a      	ldr	r2, [r7, #4]
 80042dc:	6892      	ldr	r2, [r2, #8]
 80042de:	0211      	lsls	r1, r2, #8
 80042e0:	687a      	ldr	r2, [r7, #4]
 80042e2:	6912      	ldr	r2, [r2, #16]
 80042e4:	0852      	lsrs	r2, r2, #1
 80042e6:	3a01      	subs	r2, #1
 80042e8:	0552      	lsls	r2, r2, #21
 80042ea:	430a      	orrs	r2, r1
 80042ec:	491f      	ldr	r1, [pc, #124]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 80042ee:	4313      	orrs	r3, r2
 80042f0:	610b      	str	r3, [r1, #16]
 80042f2:	e011      	b.n	8004318 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80042f4:	4b1d      	ldr	r3, [pc, #116]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 80042f6:	691b      	ldr	r3, [r3, #16]
 80042f8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80042fc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004300:	687a      	ldr	r2, [r7, #4]
 8004302:	6892      	ldr	r2, [r2, #8]
 8004304:	0211      	lsls	r1, r2, #8
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	6952      	ldr	r2, [r2, #20]
 800430a:	0852      	lsrs	r2, r2, #1
 800430c:	3a01      	subs	r2, #1
 800430e:	0652      	lsls	r2, r2, #25
 8004310:	430a      	orrs	r2, r1
 8004312:	4916      	ldr	r1, [pc, #88]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004314:	4313      	orrs	r3, r2
 8004316:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004318:	4b14      	ldr	r3, [pc, #80]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a13      	ldr	r2, [pc, #76]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 800431e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004322:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004324:	f7fc feb6 	bl	8001094 <HAL_GetTick>
 8004328:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800432a:	e009      	b.n	8004340 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800432c:	f7fc feb2 	bl	8001094 <HAL_GetTick>
 8004330:	4602      	mov	r2, r0
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	1ad3      	subs	r3, r2, r3
 8004336:	2b02      	cmp	r3, #2
 8004338:	d902      	bls.n	8004340 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800433a:	2303      	movs	r3, #3
 800433c:	73fb      	strb	r3, [r7, #15]
          break;
 800433e:	e005      	b.n	800434c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004340:	4b0a      	ldr	r3, [pc, #40]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004348:	2b00      	cmp	r3, #0
 800434a:	d0ef      	beq.n	800432c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800434c:	7bfb      	ldrb	r3, [r7, #15]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d106      	bne.n	8004360 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004352:	4b06      	ldr	r3, [pc, #24]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 8004354:	691a      	ldr	r2, [r3, #16]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	699b      	ldr	r3, [r3, #24]
 800435a:	4904      	ldr	r1, [pc, #16]	@ (800436c <RCCEx_PLLSAI1_Config+0x1e4>)
 800435c:	4313      	orrs	r3, r2
 800435e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004360:	7bfb      	ldrb	r3, [r7, #15]
}
 8004362:	4618      	mov	r0, r3
 8004364:	3710      	adds	r7, #16
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	40021000 	.word	0x40021000

08004370 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004370:	b580      	push	{r7, lr}
 8004372:	b084      	sub	sp, #16
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800437a:	2300      	movs	r3, #0
 800437c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800437e:	4b6a      	ldr	r3, [pc, #424]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004380:	68db      	ldr	r3, [r3, #12]
 8004382:	f003 0303 	and.w	r3, r3, #3
 8004386:	2b00      	cmp	r3, #0
 8004388:	d018      	beq.n	80043bc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800438a:	4b67      	ldr	r3, [pc, #412]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	f003 0203 	and.w	r2, r3, #3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	429a      	cmp	r2, r3
 8004398:	d10d      	bne.n	80043b6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
       ||
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d009      	beq.n	80043b6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80043a2:	4b61      	ldr	r3, [pc, #388]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043a4:	68db      	ldr	r3, [r3, #12]
 80043a6:	091b      	lsrs	r3, r3, #4
 80043a8:	f003 0307 	and.w	r3, r3, #7
 80043ac:	1c5a      	adds	r2, r3, #1
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	685b      	ldr	r3, [r3, #4]
       ||
 80043b2:	429a      	cmp	r2, r3
 80043b4:	d047      	beq.n	8004446 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80043b6:	2301      	movs	r3, #1
 80043b8:	73fb      	strb	r3, [r7, #15]
 80043ba:	e044      	b.n	8004446 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	2b03      	cmp	r3, #3
 80043c2:	d018      	beq.n	80043f6 <RCCEx_PLLSAI2_Config+0x86>
 80043c4:	2b03      	cmp	r3, #3
 80043c6:	d825      	bhi.n	8004414 <RCCEx_PLLSAI2_Config+0xa4>
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d002      	beq.n	80043d2 <RCCEx_PLLSAI2_Config+0x62>
 80043cc:	2b02      	cmp	r3, #2
 80043ce:	d009      	beq.n	80043e4 <RCCEx_PLLSAI2_Config+0x74>
 80043d0:	e020      	b.n	8004414 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80043d2:	4b55      	ldr	r3, [pc, #340]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f003 0302 	and.w	r3, r3, #2
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d11d      	bne.n	800441a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043e2:	e01a      	b.n	800441a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80043e4:	4b50      	ldr	r3, [pc, #320]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d116      	bne.n	800441e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80043f4:	e013      	b.n	800441e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80043f6:	4b4c      	ldr	r3, [pc, #304]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d10f      	bne.n	8004422 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004402:	4b49      	ldr	r3, [pc, #292]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800440a:	2b00      	cmp	r3, #0
 800440c:	d109      	bne.n	8004422 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004412:	e006      	b.n	8004422 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	73fb      	strb	r3, [r7, #15]
      break;
 8004418:	e004      	b.n	8004424 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800441a:	bf00      	nop
 800441c:	e002      	b.n	8004424 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800441e:	bf00      	nop
 8004420:	e000      	b.n	8004424 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004422:	bf00      	nop
    }

    if(status == HAL_OK)
 8004424:	7bfb      	ldrb	r3, [r7, #15]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d10d      	bne.n	8004446 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800442a:	4b3f      	ldr	r3, [pc, #252]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 800442c:	68db      	ldr	r3, [r3, #12]
 800442e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	6819      	ldr	r1, [r3, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	3b01      	subs	r3, #1
 800443c:	011b      	lsls	r3, r3, #4
 800443e:	430b      	orrs	r3, r1
 8004440:	4939      	ldr	r1, [pc, #228]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004442:	4313      	orrs	r3, r2
 8004444:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004446:	7bfb      	ldrb	r3, [r7, #15]
 8004448:	2b00      	cmp	r3, #0
 800444a:	d167      	bne.n	800451c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800444c:	4b36      	ldr	r3, [pc, #216]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a35      	ldr	r2, [pc, #212]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004452:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004456:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004458:	f7fc fe1c 	bl	8001094 <HAL_GetTick>
 800445c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800445e:	e009      	b.n	8004474 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004460:	f7fc fe18 	bl	8001094 <HAL_GetTick>
 8004464:	4602      	mov	r2, r0
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	1ad3      	subs	r3, r2, r3
 800446a:	2b02      	cmp	r3, #2
 800446c:	d902      	bls.n	8004474 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	73fb      	strb	r3, [r7, #15]
        break;
 8004472:	e005      	b.n	8004480 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004474:	4b2c      	ldr	r3, [pc, #176]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800447c:	2b00      	cmp	r3, #0
 800447e:	d1ef      	bne.n	8004460 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004480:	7bfb      	ldrb	r3, [r7, #15]
 8004482:	2b00      	cmp	r3, #0
 8004484:	d14a      	bne.n	800451c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d111      	bne.n	80044b0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800448c:	4b26      	ldr	r3, [pc, #152]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 800448e:	695b      	ldr	r3, [r3, #20]
 8004490:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004494:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004498:	687a      	ldr	r2, [r7, #4]
 800449a:	6892      	ldr	r2, [r2, #8]
 800449c:	0211      	lsls	r1, r2, #8
 800449e:	687a      	ldr	r2, [r7, #4]
 80044a0:	68d2      	ldr	r2, [r2, #12]
 80044a2:	0912      	lsrs	r2, r2, #4
 80044a4:	0452      	lsls	r2, r2, #17
 80044a6:	430a      	orrs	r2, r1
 80044a8:	491f      	ldr	r1, [pc, #124]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044aa:	4313      	orrs	r3, r2
 80044ac:	614b      	str	r3, [r1, #20]
 80044ae:	e011      	b.n	80044d4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80044b0:	4b1d      	ldr	r3, [pc, #116]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044b2:	695b      	ldr	r3, [r3, #20]
 80044b4:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80044b8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80044bc:	687a      	ldr	r2, [r7, #4]
 80044be:	6892      	ldr	r2, [r2, #8]
 80044c0:	0211      	lsls	r1, r2, #8
 80044c2:	687a      	ldr	r2, [r7, #4]
 80044c4:	6912      	ldr	r2, [r2, #16]
 80044c6:	0852      	lsrs	r2, r2, #1
 80044c8:	3a01      	subs	r2, #1
 80044ca:	0652      	lsls	r2, r2, #25
 80044cc:	430a      	orrs	r2, r1
 80044ce:	4916      	ldr	r1, [pc, #88]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044d0:	4313      	orrs	r3, r2
 80044d2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80044d4:	4b14      	ldr	r3, [pc, #80]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	4a13      	ldr	r2, [pc, #76]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80044de:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044e0:	f7fc fdd8 	bl	8001094 <HAL_GetTick>
 80044e4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80044e6:	e009      	b.n	80044fc <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80044e8:	f7fc fdd4 	bl	8001094 <HAL_GetTick>
 80044ec:	4602      	mov	r2, r0
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	1ad3      	subs	r3, r2, r3
 80044f2:	2b02      	cmp	r3, #2
 80044f4:	d902      	bls.n	80044fc <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80044f6:	2303      	movs	r3, #3
 80044f8:	73fb      	strb	r3, [r7, #15]
          break;
 80044fa:	e005      	b.n	8004508 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80044fc:	4b0a      	ldr	r3, [pc, #40]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d0ef      	beq.n	80044e8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8004508:	7bfb      	ldrb	r3, [r7, #15]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d106      	bne.n	800451c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800450e:	4b06      	ldr	r3, [pc, #24]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004510:	695a      	ldr	r2, [r3, #20]
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	695b      	ldr	r3, [r3, #20]
 8004516:	4904      	ldr	r1, [pc, #16]	@ (8004528 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004518:	4313      	orrs	r3, r2
 800451a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800451c:	7bfb      	ldrb	r3, [r7, #15]
}
 800451e:	4618      	mov	r0, r3
 8004520:	3710      	adds	r7, #16
 8004522:	46bd      	mov	sp, r7
 8004524:	bd80      	pop	{r7, pc}
 8004526:	bf00      	nop
 8004528:	40021000 	.word	0x40021000

0800452c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800452c:	b084      	sub	sp, #16
 800452e:	b580      	push	{r7, lr}
 8004530:	b084      	sub	sp, #16
 8004532:	af00      	add	r7, sp, #0
 8004534:	6078      	str	r0, [r7, #4]
 8004536:	f107 001c 	add.w	r0, r7, #28
 800453a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800454a:	6878      	ldr	r0, [r7, #4]
 800454c:	f000 f9bd 	bl	80048ca <USB_CoreReset>
 8004550:	4603      	mov	r3, r0
 8004552:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 8004554:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004558:	2b00      	cmp	r3, #0
 800455a:	d106      	bne.n	800456a <USB_CoreInit+0x3e>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004560:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	639a      	str	r2, [r3, #56]	@ 0x38
 8004568:	e005      	b.n	8004576 <USB_CoreInit+0x4a>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800456e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return ret;
 8004576:	7bfb      	ldrb	r3, [r7, #15]
}
 8004578:	4618      	mov	r0, r3
 800457a:	3710      	adds	r7, #16
 800457c:	46bd      	mov	sp, r7
 800457e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004582:	b004      	add	sp, #16
 8004584:	4770      	bx	lr

08004586 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004586:	b480      	push	{r7}
 8004588:	b083      	sub	sp, #12
 800458a:	af00      	add	r7, sp, #0
 800458c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	f043 0201 	orr.w	r2, r3, #1
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800459a:	2300      	movs	r3, #0
}
 800459c:	4618      	mov	r0, r3
 800459e:	370c      	adds	r7, #12
 80045a0:	46bd      	mov	sp, r7
 80045a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045a6:	4770      	bx	lr

080045a8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80045a8:	b480      	push	{r7}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	f023 0201 	bic.w	r2, r3, #1
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	370c      	adds	r7, #12
 80045c2:	46bd      	mov	sp, r7
 80045c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c8:	4770      	bx	lr

080045ca <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 80045ca:	b580      	push	{r7, lr}
 80045cc:	b084      	sub	sp, #16
 80045ce:	af00      	add	r7, sp, #0
 80045d0:	6078      	str	r0, [r7, #4]
 80045d2:	460b      	mov	r3, r1
 80045d4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80045d6:	2300      	movs	r3, #0
 80045d8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	68db      	ldr	r3, [r3, #12]
 80045de:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80045e6:	78fb      	ldrb	r3, [r7, #3]
 80045e8:	2b01      	cmp	r3, #1
 80045ea:	d115      	bne.n	8004618 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	68db      	ldr	r3, [r3, #12]
 80045f0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80045f8:	200a      	movs	r0, #10
 80045fa:	f7fc fd57 	bl	80010ac <HAL_Delay>
      ms += 10U;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	330a      	adds	r3, #10
 8004602:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004604:	6878      	ldr	r0, [r7, #4]
 8004606:	f000 f952 	bl	80048ae <USB_GetMode>
 800460a:	4603      	mov	r3, r0
 800460c:	2b01      	cmp	r3, #1
 800460e:	d01e      	beq.n	800464e <USB_SetCurrentMode+0x84>
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	2bc7      	cmp	r3, #199	@ 0xc7
 8004614:	d9f0      	bls.n	80045f8 <USB_SetCurrentMode+0x2e>
 8004616:	e01a      	b.n	800464e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004618:	78fb      	ldrb	r3, [r7, #3]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d115      	bne.n	800464a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800462a:	200a      	movs	r0, #10
 800462c:	f7fc fd3e 	bl	80010ac <HAL_Delay>
      ms += 10U;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	330a      	adds	r3, #10
 8004634:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f000 f939 	bl	80048ae <USB_GetMode>
 800463c:	4603      	mov	r3, r0
 800463e:	2b00      	cmp	r3, #0
 8004640:	d005      	beq.n	800464e <USB_SetCurrentMode+0x84>
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2bc7      	cmp	r3, #199	@ 0xc7
 8004646:	d9f0      	bls.n	800462a <USB_SetCurrentMode+0x60>
 8004648:	e001      	b.n	800464e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	e005      	b.n	800465a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	2bc8      	cmp	r3, #200	@ 0xc8
 8004652:	d101      	bne.n	8004658 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004654:	2301      	movs	r3, #1
 8004656:	e000      	b.n	800465a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004658:	2300      	movs	r3, #0
}
 800465a:	4618      	mov	r0, r3
 800465c:	3710      	adds	r7, #16
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}

08004662 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8004662:	b480      	push	{r7}
 8004664:	b085      	sub	sp, #20
 8004666:	af00      	add	r7, sp, #0
 8004668:	6078      	str	r0, [r7, #4]
 800466a:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800466c:	2300      	movs	r3, #0
 800466e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	3301      	adds	r3, #1
 8004674:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800467c:	d901      	bls.n	8004682 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e01b      	b.n	80046ba <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	2b00      	cmp	r3, #0
 8004688:	daf2      	bge.n	8004670 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800468a:	2300      	movs	r3, #0
 800468c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	019b      	lsls	r3, r3, #6
 8004692:	f043 0220 	orr.w	r2, r3, #32
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	3301      	adds	r3, #1
 800469e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80046a6:	d901      	bls.n	80046ac <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80046a8:	2303      	movs	r3, #3
 80046aa:	e006      	b.n	80046ba <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	691b      	ldr	r3, [r3, #16]
 80046b0:	f003 0320 	and.w	r3, r3, #32
 80046b4:	2b20      	cmp	r3, #32
 80046b6:	d0f0      	beq.n	800469a <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3714      	adds	r7, #20
 80046be:	46bd      	mov	sp, r7
 80046c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c4:	4770      	bx	lr

080046c6 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80046c6:	b480      	push	{r7}
 80046c8:	b085      	sub	sp, #20
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80046ce:	2300      	movs	r3, #0
 80046d0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	3301      	adds	r3, #1
 80046d6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80046de:	d901      	bls.n	80046e4 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80046e0:	2303      	movs	r3, #3
 80046e2:	e018      	b.n	8004716 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	691b      	ldr	r3, [r3, #16]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	daf2      	bge.n	80046d2 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80046ec:	2300      	movs	r3, #0
 80046ee:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2210      	movs	r2, #16
 80046f4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	3301      	adds	r3, #1
 80046fa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004702:	d901      	bls.n	8004708 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	e006      	b.n	8004716 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	691b      	ldr	r3, [r3, #16]
 800470c:	f003 0310 	and.w	r3, r3, #16
 8004710:	2b10      	cmp	r3, #16
 8004712:	d0f0      	beq.n	80046f6 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004714:	2300      	movs	r3, #0
}
 8004716:	4618      	mov	r0, r3
 8004718:	3714      	adds	r7, #20
 800471a:	46bd      	mov	sp, r7
 800471c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004720:	4770      	bx	lr

08004722 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8004722:	b480      	push	{r7}
 8004724:	b089      	sub	sp, #36	@ 0x24
 8004726:	af00      	add	r7, sp, #0
 8004728:	60f8      	str	r0, [r7, #12]
 800472a:	60b9      	str	r1, [r7, #8]
 800472c:	4611      	mov	r1, r2
 800472e:	461a      	mov	r2, r3
 8004730:	460b      	mov	r3, r1
 8004732:	71fb      	strb	r3, [r7, #7]
 8004734:	4613      	mov	r3, r2
 8004736:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800473c:	68bb      	ldr	r3, [r7, #8]
 800473e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8004740:	88bb      	ldrh	r3, [r7, #4]
 8004742:	3303      	adds	r3, #3
 8004744:	089b      	lsrs	r3, r3, #2
 8004746:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8004748:	2300      	movs	r3, #0
 800474a:	61bb      	str	r3, [r7, #24]
 800474c:	e018      	b.n	8004780 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800474e:	79fb      	ldrb	r3, [r7, #7]
 8004750:	031a      	lsls	r2, r3, #12
 8004752:	697b      	ldr	r3, [r7, #20]
 8004754:	4413      	add	r3, r2
 8004756:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800475a:	461a      	mov	r2, r3
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	6013      	str	r3, [r2, #0]
    pSrc++;
 8004762:	69fb      	ldr	r3, [r7, #28]
 8004764:	3301      	adds	r3, #1
 8004766:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8004768:	69fb      	ldr	r3, [r7, #28]
 800476a:	3301      	adds	r3, #1
 800476c:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800476e:	69fb      	ldr	r3, [r7, #28]
 8004770:	3301      	adds	r3, #1
 8004772:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8004774:	69fb      	ldr	r3, [r7, #28]
 8004776:	3301      	adds	r3, #1
 8004778:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	3301      	adds	r3, #1
 800477e:	61bb      	str	r3, [r7, #24]
 8004780:	69ba      	ldr	r2, [r7, #24]
 8004782:	693b      	ldr	r3, [r7, #16]
 8004784:	429a      	cmp	r2, r3
 8004786:	d3e2      	bcc.n	800474e <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8004788:	2300      	movs	r3, #0
}
 800478a:	4618      	mov	r0, r3
 800478c:	3724      	adds	r7, #36	@ 0x24
 800478e:	46bd      	mov	sp, r7
 8004790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004794:	4770      	bx	lr

08004796 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004796:	b480      	push	{r7}
 8004798:	b08b      	sub	sp, #44	@ 0x2c
 800479a:	af00      	add	r7, sp, #0
 800479c:	60f8      	str	r0, [r7, #12]
 800479e:	60b9      	str	r1, [r7, #8]
 80047a0:	4613      	mov	r3, r2
 80047a2:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80047ac:	88fb      	ldrh	r3, [r7, #6]
 80047ae:	089b      	lsrs	r3, r3, #2
 80047b0:	b29b      	uxth	r3, r3
 80047b2:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80047b4:	88fb      	ldrh	r3, [r7, #6]
 80047b6:	f003 0303 	and.w	r3, r3, #3
 80047ba:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80047bc:	2300      	movs	r3, #0
 80047be:	623b      	str	r3, [r7, #32]
 80047c0:	e014      	b.n	80047ec <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80047c2:	69bb      	ldr	r3, [r7, #24]
 80047c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047cc:	601a      	str	r2, [r3, #0]
    pDest++;
 80047ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d0:	3301      	adds	r3, #1
 80047d2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80047d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047d6:	3301      	adds	r3, #1
 80047d8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80047da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047dc:	3301      	adds	r3, #1
 80047de:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80047e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e2:	3301      	adds	r3, #1
 80047e4:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80047e6:	6a3b      	ldr	r3, [r7, #32]
 80047e8:	3301      	adds	r3, #1
 80047ea:	623b      	str	r3, [r7, #32]
 80047ec:	6a3a      	ldr	r2, [r7, #32]
 80047ee:	697b      	ldr	r3, [r7, #20]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d3e6      	bcc.n	80047c2 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80047f4:	8bfb      	ldrh	r3, [r7, #30]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d01e      	beq.n	8004838 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80047fa:	2300      	movs	r3, #0
 80047fc:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80047fe:	69bb      	ldr	r3, [r7, #24]
 8004800:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8004804:	461a      	mov	r2, r3
 8004806:	f107 0310 	add.w	r3, r7, #16
 800480a:	6812      	ldr	r2, [r2, #0]
 800480c:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800480e:	693a      	ldr	r2, [r7, #16]
 8004810:	6a3b      	ldr	r3, [r7, #32]
 8004812:	b2db      	uxtb	r3, r3
 8004814:	00db      	lsls	r3, r3, #3
 8004816:	fa22 f303 	lsr.w	r3, r2, r3
 800481a:	b2da      	uxtb	r2, r3
 800481c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800481e:	701a      	strb	r2, [r3, #0]
      i++;
 8004820:	6a3b      	ldr	r3, [r7, #32]
 8004822:	3301      	adds	r3, #1
 8004824:	623b      	str	r3, [r7, #32]
      pDest++;
 8004826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004828:	3301      	adds	r3, #1
 800482a:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800482c:	8bfb      	ldrh	r3, [r7, #30]
 800482e:	3b01      	subs	r3, #1
 8004830:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8004832:	8bfb      	ldrh	r3, [r7, #30]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d1ea      	bne.n	800480e <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8004838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800483a:	4618      	mov	r0, r3
 800483c:	372c      	adds	r7, #44	@ 0x2c
 800483e:	46bd      	mov	sp, r7
 8004840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004844:	4770      	bx	lr

08004846 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8004846:	b480      	push	{r7}
 8004848:	b085      	sub	sp, #20
 800484a:	af00      	add	r7, sp, #0
 800484c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	695b      	ldr	r3, [r3, #20]
 8004852:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	699b      	ldr	r3, [r3, #24]
 8004858:	68fa      	ldr	r2, [r7, #12]
 800485a:	4013      	ands	r3, r2
 800485c:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800485e:	68fb      	ldr	r3, [r7, #12]
}
 8004860:	4618      	mov	r0, r3
 8004862:	3714      	adds	r7, #20
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr

0800486c <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 800486c:	b480      	push	{r7}
 800486e:	b085      	sub	sp, #20
 8004870:	af00      	add	r7, sp, #0
 8004872:	6078      	str	r0, [r7, #4]
 8004874:	460b      	mov	r3, r1
 8004876:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 800487c:	78fb      	ldrb	r3, [r7, #3]
 800487e:	015a      	lsls	r2, r3, #5
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	4413      	add	r3, r2
 8004884:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004888:	689b      	ldr	r3, [r3, #8]
 800488a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 800488c:	78fb      	ldrb	r3, [r7, #3]
 800488e:	015a      	lsls	r2, r3, #5
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	4413      	add	r3, r2
 8004894:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004898:	68db      	ldr	r3, [r3, #12]
 800489a:	68ba      	ldr	r2, [r7, #8]
 800489c:	4013      	ands	r3, r2
 800489e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80048a0:	68bb      	ldr	r3, [r7, #8]
}
 80048a2:	4618      	mov	r0, r3
 80048a4:	3714      	adds	r7, #20
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr

080048ae <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80048ae:	b480      	push	{r7}
 80048b0:	b083      	sub	sp, #12
 80048b2:	af00      	add	r7, sp, #0
 80048b4:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	695b      	ldr	r3, [r3, #20]
 80048ba:	f003 0301 	and.w	r3, r3, #1
}
 80048be:	4618      	mov	r0, r3
 80048c0:	370c      	adds	r7, #12
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr

080048ca <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80048ca:	b480      	push	{r7}
 80048cc:	b085      	sub	sp, #20
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80048d2:	2300      	movs	r3, #0
 80048d4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	3301      	adds	r3, #1
 80048da:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80048e2:	d901      	bls.n	80048e8 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80048e4:	2303      	movs	r3, #3
 80048e6:	e022      	b.n	800492e <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	691b      	ldr	r3, [r3, #16]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	daf2      	bge.n	80048d6 <USB_CoreReset+0xc>

  count = 10U;
 80048f0:	230a      	movs	r3, #10
 80048f2:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80048f4:	e002      	b.n	80048fc <USB_CoreReset+0x32>
  {
    count--;
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	3b01      	subs	r3, #1
 80048fa:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d1f9      	bne.n	80048f6 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	691b      	ldr	r3, [r3, #16]
 8004906:	f043 0201 	orr.w	r2, r3, #1
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	3301      	adds	r3, #1
 8004912:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800491a:	d901      	bls.n	8004920 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800491c:	2303      	movs	r3, #3
 800491e:	e006      	b.n	800492e <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	691b      	ldr	r3, [r3, #16]
 8004924:	f003 0301 	and.w	r3, r3, #1
 8004928:	2b01      	cmp	r3, #1
 800492a:	d0f0      	beq.n	800490e <USB_CoreReset+0x44>

  return HAL_OK;
 800492c:	2300      	movs	r3, #0
}
 800492e:	4618      	mov	r0, r3
 8004930:	3714      	adds	r7, #20
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
	...

0800493c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800493c:	b084      	sub	sp, #16
 800493e:	b580      	push	{r7, lr}
 8004940:	b086      	sub	sp, #24
 8004942:	af00      	add	r7, sp, #0
 8004944:	6078      	str	r0, [r7, #4]
 8004946:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800494a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800494e:	2300      	movs	r3, #0
 8004950:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800495c:	461a      	mov	r2, r3
 800495e:	2300      	movs	r3, #0
 8004960:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004966:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004972:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Set default Max speed support */
  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	68fa      	ldr	r2, [r7, #12]
 8004984:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004988:	f023 0304 	bic.w	r3, r3, #4
 800498c:	6013      	str	r3, [r2, #0]

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800498e:	2110      	movs	r1, #16
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	f7ff fe66 	bl	8004662 <USB_FlushTxFifo>
 8004996:	4603      	mov	r3, r0
 8004998:	2b00      	cmp	r3, #0
 800499a:	d001      	beq.n	80049a0 <USB_HostInit+0x64>
  {
    ret = HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80049a0:	6878      	ldr	r0, [r7, #4]
 80049a2:	f7ff fe90 	bl	80046c6 <USB_FlushRxFifo>
 80049a6:	4603      	mov	r3, r0
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d001      	beq.n	80049b0 <USB_HostInit+0x74>
  {
    ret = HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80049b0:	2300      	movs	r3, #0
 80049b2:	613b      	str	r3, [r7, #16]
 80049b4:	e015      	b.n	80049e2 <USB_HostInit+0xa6>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	015a      	lsls	r2, r3, #5
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	4413      	add	r3, r2
 80049be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049c2:	461a      	mov	r2, r3
 80049c4:	f04f 33ff 	mov.w	r3, #4294967295
 80049c8:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	015a      	lsls	r2, r3, #5
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	4413      	add	r3, r2
 80049d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80049d6:	461a      	mov	r2, r3
 80049d8:	2300      	movs	r3, #0
 80049da:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80049dc:	693b      	ldr	r3, [r7, #16]
 80049de:	3301      	adds	r3, #1
 80049e0:	613b      	str	r3, [r7, #16]
 80049e2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80049e6:	461a      	mov	r2, r3
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d3e3      	bcc.n	80049b6 <USB_HostInit+0x7a>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2200      	movs	r2, #0
 80049f2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	f04f 32ff 	mov.w	r2, #4294967295
 80049fa:	615a      	str	r2, [r3, #20]

  /* set Rx FIFO size */
  USBx->GRXFSIZ  = 0x80U;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2280      	movs	r2, #128	@ 0x80
 8004a00:	625a      	str	r2, [r3, #36]	@ 0x24
  USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60UL << 16) & USB_OTG_NPTXFD) | 0x80U);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	4a0c      	ldr	r2, [pc, #48]	@ (8004a38 <USB_HostInit+0xfc>)
 8004a06:	629a      	str	r2, [r3, #40]	@ 0x28
  USBx->HPTXFSIZ = (uint32_t)(((0x40UL << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	4a0c      	ldr	r2, [pc, #48]	@ (8004a3c <USB_HostInit+0x100>)
 8004a0c:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	699b      	ldr	r3, [r3, #24]
 8004a14:	f043 0210 	orr.w	r2, r3, #16
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	699a      	ldr	r2, [r3, #24]
 8004a20:	4b07      	ldr	r3, [pc, #28]	@ (8004a40 <USB_HostInit+0x104>)
 8004a22:	4313      	orrs	r3, r2
 8004a24:	687a      	ldr	r2, [r7, #4]
 8004a26:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8004a28:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	3718      	adds	r7, #24
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004a34:	b004      	add	sp, #16
 8004a36:	4770      	bx	lr
 8004a38:	00600080 	.word	0x00600080
 8004a3c:	004000e0 	.word	0x004000e0
 8004a40:	a3200008 	.word	0xa3200008

08004a44 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8004a44:	b480      	push	{r7}
 8004a46:	b085      	sub	sp, #20
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	460b      	mov	r3, r1
 8004a4e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	68fa      	ldr	r2, [r7, #12]
 8004a5e:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8004a62:	f023 0303 	bic.w	r3, r3, #3
 8004a66:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	78fb      	ldrb	r3, [r7, #3]
 8004a72:	f003 0303 	and.w	r3, r3, #3
 8004a76:	68f9      	ldr	r1, [r7, #12]
 8004a78:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8004a80:	78fb      	ldrb	r3, [r7, #3]
 8004a82:	2b01      	cmp	r3, #1
 8004a84:	d107      	bne.n	8004a96 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004a8c:	461a      	mov	r2, r3
 8004a8e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004a92:	6053      	str	r3, [r2, #4]
 8004a94:	e00c      	b.n	8004ab0 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8004a96:	78fb      	ldrb	r3, [r7, #3]
 8004a98:	2b02      	cmp	r3, #2
 8004a9a:	d107      	bne.n	8004aac <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	f241 7370 	movw	r3, #6000	@ 0x1770
 8004aa8:	6053      	str	r3, [r2, #4]
 8004aaa:	e001      	b.n	8004ab0 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e000      	b.n	8004ab2 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3714      	adds	r7, #20
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr

08004abe <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8004abe:	b580      	push	{r7, lr}
 8004ac0:	b084      	sub	sp, #16
 8004ac2:	af00      	add	r7, sp, #0
 8004ac4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004aca:	2300      	movs	r3, #0
 8004acc:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004ade:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	68fa      	ldr	r2, [r7, #12]
 8004ae4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004ae8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004aec:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004aee:	2064      	movs	r0, #100	@ 0x64
 8004af0:	f7fc fadc 	bl	80010ac <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8004af4:	68bb      	ldr	r3, [r7, #8]
 8004af6:	68fa      	ldr	r2, [r7, #12]
 8004af8:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004afc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b00:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8004b02:	200a      	movs	r0, #10
 8004b04:	f7fc fad2 	bl	80010ac <HAL_Delay>

  return HAL_OK;
 8004b08:	2300      	movs	r3, #0
}
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	3710      	adds	r7, #16
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}

08004b12 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8004b12:	b480      	push	{r7}
 8004b14:	b085      	sub	sp, #20
 8004b16:	af00      	add	r7, sp, #0
 8004b18:	6078      	str	r0, [r7, #4]
 8004b1a:	460b      	mov	r3, r1
 8004b1c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004b22:	2300      	movs	r3, #0
 8004b24:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8004b30:	68bb      	ldr	r3, [r7, #8]
 8004b32:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004b36:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d109      	bne.n	8004b56 <USB_DriveVbus+0x44>
 8004b42:	78fb      	ldrb	r3, [r7, #3]
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d106      	bne.n	8004b56 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8004b48:	68bb      	ldr	r3, [r7, #8]
 8004b4a:	68fa      	ldr	r2, [r7, #12]
 8004b4c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004b50:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004b54:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8004b56:	68bb      	ldr	r3, [r7, #8]
 8004b58:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004b5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b60:	d109      	bne.n	8004b76 <USB_DriveVbus+0x64>
 8004b62:	78fb      	ldrb	r3, [r7, #3]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d106      	bne.n	8004b76 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	68fa      	ldr	r2, [r7, #12]
 8004b6c:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8004b70:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b74:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004b76:	2300      	movs	r3, #0
}
 8004b78:	4618      	mov	r0, r3
 8004b7a:	3714      	adds	r7, #20
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <USB_GetHostSpeed>:
  *          This parameter can be one of these values:
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b085      	sub	sp, #20
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004b90:	2300      	movs	r3, #0
 8004b92:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	0c5b      	lsrs	r3, r3, #17
 8004ba2:	f003 0303 	and.w	r3, r3, #3
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3714      	adds	r7, #20
 8004baa:	46bd      	mov	sp, r7
 8004bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb0:	4770      	bx	lr

08004bb2 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8004bb2:	b480      	push	{r7}
 8004bb4:	b085      	sub	sp, #20
 8004bb6:	af00      	add	r7, sp, #0
 8004bb8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004bc4:	689b      	ldr	r3, [r3, #8]
 8004bc6:	b29b      	uxth	r3, r3
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3714      	adds	r7, #20
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd2:	4770      	bx	lr

08004bd4 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b088      	sub	sp, #32
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
 8004bdc:	4608      	mov	r0, r1
 8004bde:	4611      	mov	r1, r2
 8004be0:	461a      	mov	r2, r3
 8004be2:	4603      	mov	r3, r0
 8004be4:	70fb      	strb	r3, [r7, #3]
 8004be6:	460b      	mov	r3, r1
 8004be8:	70bb      	strb	r3, [r7, #2]
 8004bea:	4613      	mov	r3, r2
 8004bec:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8004bf6:	78fb      	ldrb	r3, [r7, #3]
 8004bf8:	015a      	lsls	r2, r3, #5
 8004bfa:	693b      	ldr	r3, [r7, #16]
 8004bfc:	4413      	add	r3, r2
 8004bfe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c02:	461a      	mov	r2, r3
 8004c04:	f04f 33ff 	mov.w	r3, #4294967295
 8004c08:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8004c0a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004c0e:	2b03      	cmp	r3, #3
 8004c10:	d867      	bhi.n	8004ce2 <USB_HC_Init+0x10e>
 8004c12:	a201      	add	r2, pc, #4	@ (adr r2, 8004c18 <USB_HC_Init+0x44>)
 8004c14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c18:	08004c29 	.word	0x08004c29
 8004c1c:	08004ca5 	.word	0x08004ca5
 8004c20:	08004c29 	.word	0x08004c29
 8004c24:	08004c67 	.word	0x08004c67
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004c28:	78fb      	ldrb	r3, [r7, #3]
 8004c2a:	015a      	lsls	r2, r3, #5
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	4413      	add	r3, r2
 8004c30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c34:	461a      	mov	r2, r3
 8004c36:	f240 439d 	movw	r3, #1181	@ 0x49d
 8004c3a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8004c3c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	da51      	bge.n	8004ce8 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004c44:	78fb      	ldrb	r3, [r7, #3]
 8004c46:	015a      	lsls	r2, r3, #5
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	4413      	add	r3, r2
 8004c4c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c50:	68db      	ldr	r3, [r3, #12]
 8004c52:	78fa      	ldrb	r2, [r7, #3]
 8004c54:	0151      	lsls	r1, r2, #5
 8004c56:	693a      	ldr	r2, [r7, #16]
 8004c58:	440a      	add	r2, r1
 8004c5a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004c5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c62:	60d3      	str	r3, [r2, #12]
      }
      break;
 8004c64:	e040      	b.n	8004ce8 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004c66:	78fb      	ldrb	r3, [r7, #3]
 8004c68:	015a      	lsls	r2, r3, #5
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	4413      	add	r3, r2
 8004c6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c72:	461a      	mov	r2, r3
 8004c74:	f240 639d 	movw	r3, #1693	@ 0x69d
 8004c78:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004c7a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	da34      	bge.n	8004cec <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004c82:	78fb      	ldrb	r3, [r7, #3]
 8004c84:	015a      	lsls	r2, r3, #5
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	4413      	add	r3, r2
 8004c8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	78fa      	ldrb	r2, [r7, #3]
 8004c92:	0151      	lsls	r1, r2, #5
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	440a      	add	r2, r1
 8004c98:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004c9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ca0:	60d3      	str	r3, [r2, #12]
      }

      break;
 8004ca2:	e023      	b.n	8004cec <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004ca4:	78fb      	ldrb	r3, [r7, #3]
 8004ca6:	015a      	lsls	r2, r3, #5
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	4413      	add	r3, r2
 8004cac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	f240 2325 	movw	r3, #549	@ 0x225
 8004cb6:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004cb8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	da17      	bge.n	8004cf0 <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8004cc0:	78fb      	ldrb	r3, [r7, #3]
 8004cc2:	015a      	lsls	r2, r3, #5
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	4413      	add	r3, r2
 8004cc8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	78fa      	ldrb	r2, [r7, #3]
 8004cd0:	0151      	lsls	r1, r2, #5
 8004cd2:	693a      	ldr	r2, [r7, #16]
 8004cd4:	440a      	add	r2, r1
 8004cd6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004cda:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8004cde:	60d3      	str	r3, [r2, #12]
      }
      break;
 8004ce0:	e006      	b.n	8004cf0 <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	77fb      	strb	r3, [r7, #31]
      break;
 8004ce6:	e004      	b.n	8004cf2 <USB_HC_Init+0x11e>
      break;
 8004ce8:	bf00      	nop
 8004cea:	e002      	b.n	8004cf2 <USB_HC_Init+0x11e>
      break;
 8004cec:	bf00      	nop
 8004cee:	e000      	b.n	8004cf2 <USB_HC_Init+0x11e>
      break;
 8004cf0:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8004cf2:	78fb      	ldrb	r3, [r7, #3]
 8004cf4:	015a      	lsls	r2, r3, #5
 8004cf6:	693b      	ldr	r3, [r7, #16]
 8004cf8:	4413      	add	r3, r2
 8004cfa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	78fa      	ldrb	r2, [r7, #3]
 8004d02:	0151      	lsls	r1, r2, #5
 8004d04:	693a      	ldr	r2, [r7, #16]
 8004d06:	440a      	add	r2, r1
 8004d08:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004d0c:	f043 0302 	orr.w	r3, r3, #2
 8004d10:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004d18:	699a      	ldr	r2, [r3, #24]
 8004d1a:	78fb      	ldrb	r3, [r7, #3]
 8004d1c:	f003 030f 	and.w	r3, r3, #15
 8004d20:	2101      	movs	r1, #1
 8004d22:	fa01 f303 	lsl.w	r3, r1, r3
 8004d26:	6939      	ldr	r1, [r7, #16]
 8004d28:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	699b      	ldr	r3, [r3, #24]
 8004d34:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8004d3c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	da03      	bge.n	8004d4c <USB_HC_Init+0x178>
  {
    HCcharEpDir = (0x1UL << 15) & USB_OTG_HCCHAR_EPDIR;
 8004d44:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d48:	61bb      	str	r3, [r7, #24]
 8004d4a:	e001      	b.n	8004d50 <USB_HC_Init+0x17c>
  }
  else
  {
    HCcharEpDir = 0U;
 8004d4c:	2300      	movs	r3, #0
 8004d4e:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8004d50:	6878      	ldr	r0, [r7, #4]
 8004d52:	f7ff ff17 	bl	8004b84 <USB_GetHostSpeed>
 8004d56:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8004d58:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004d5c:	2b02      	cmp	r3, #2
 8004d5e:	d106      	bne.n	8004d6e <USB_HC_Init+0x19a>
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2b02      	cmp	r3, #2
 8004d64:	d003      	beq.n	8004d6e <USB_HC_Init+0x19a>
  {
    HCcharLowSpeed = (0x1UL << 17) & USB_OTG_HCCHAR_LSDEV;
 8004d66:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004d6a:	617b      	str	r3, [r7, #20]
 8004d6c:	e001      	b.n	8004d72 <USB_HC_Init+0x19e>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004d72:	787b      	ldrb	r3, [r7, #1]
 8004d74:	059b      	lsls	r3, r3, #22
 8004d76:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004d7a:	78bb      	ldrb	r3, [r7, #2]
 8004d7c:	02db      	lsls	r3, r3, #11
 8004d7e:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004d82:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004d84:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004d88:	049b      	lsls	r3, r3, #18
 8004d8a:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004d8e:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8004d90:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8004d92:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004d96:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	431a      	orrs	r2, r3
 8004d9c:	697b      	ldr	r3, [r7, #20]
 8004d9e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004da0:	78fa      	ldrb	r2, [r7, #3]
 8004da2:	0151      	lsls	r1, r2, #5
 8004da4:	693a      	ldr	r2, [r7, #16]
 8004da6:	440a      	add	r2, r1
 8004da8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8004dac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004db0:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8004db2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004db6:	2b03      	cmp	r3, #3
 8004db8:	d003      	beq.n	8004dc2 <USB_HC_Init+0x1ee>
 8004dba:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8004dbe:	2b01      	cmp	r3, #1
 8004dc0:	d10f      	bne.n	8004de2 <USB_HC_Init+0x20e>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004dc2:	78fb      	ldrb	r3, [r7, #3]
 8004dc4:	015a      	lsls	r2, r3, #5
 8004dc6:	693b      	ldr	r3, [r7, #16]
 8004dc8:	4413      	add	r3, r2
 8004dca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	78fa      	ldrb	r2, [r7, #3]
 8004dd2:	0151      	lsls	r1, r2, #5
 8004dd4:	693a      	ldr	r2, [r7, #16]
 8004dd6:	440a      	add	r2, r1
 8004dd8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004ddc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004de0:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8004de2:	7ffb      	ldrb	r3, [r7, #31]
}
 8004de4:	4618      	mov	r0, r3
 8004de6:	3720      	adds	r7, #32
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}

08004dec <USB_HC_StartXfer>:
  * @param  USBx  Selected device
  * @param  hc  pointer to host channel structure
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b088      	sub	sp, #32
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
 8004df4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	785b      	ldrb	r3, [r3, #1]
 8004dfe:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8004e00:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004e04:	827b      	strh	r3, [r7, #18]

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	699b      	ldr	r3, [r3, #24]
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d018      	beq.n	8004e40 <USB_HC_StartXfer+0x54>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	699b      	ldr	r3, [r3, #24]
 8004e12:	683a      	ldr	r2, [r7, #0]
 8004e14:	8952      	ldrh	r2, [r2, #10]
 8004e16:	4413      	add	r3, r2
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	683a      	ldr	r2, [r7, #0]
 8004e1c:	8952      	ldrh	r2, [r2, #10]
 8004e1e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004e22:	83fb      	strh	r3, [r7, #30]

    if (num_packets > max_hc_pkt_count)
 8004e24:	8bfa      	ldrh	r2, [r7, #30]
 8004e26:	8a7b      	ldrh	r3, [r7, #18]
 8004e28:	429a      	cmp	r2, r3
 8004e2a:	d90b      	bls.n	8004e44 <USB_HC_StartXfer+0x58>
    {
      num_packets = max_hc_pkt_count;
 8004e2c:	8a7b      	ldrh	r3, [r7, #18]
 8004e2e:	83fb      	strh	r3, [r7, #30]
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8004e30:	8bfb      	ldrh	r3, [r7, #30]
 8004e32:	683a      	ldr	r2, [r7, #0]
 8004e34:	8952      	ldrh	r2, [r2, #10]
 8004e36:	fb03 f202 	mul.w	r2, r3, r2
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	615a      	str	r2, [r3, #20]
 8004e3e:	e001      	b.n	8004e44 <USB_HC_StartXfer+0x58>
    }
  }
  else
  {
    num_packets = 1U;
 8004e40:	2301      	movs	r3, #1
 8004e42:	83fb      	strh	r3, [r7, #30]

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	78db      	ldrb	r3, [r3, #3]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d007      	beq.n	8004e5c <USB_HC_StartXfer+0x70>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8004e4c:	8bfb      	ldrh	r3, [r7, #30]
 8004e4e:	683a      	ldr	r2, [r7, #0]
 8004e50:	8952      	ldrh	r2, [r2, #10]
 8004e52:	fb03 f202 	mul.w	r2, r3, r2
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	615a      	str	r2, [r3, #20]
 8004e5a:	e003      	b.n	8004e64 <USB_HC_StartXfer+0x78>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8004e5c:	683b      	ldr	r3, [r7, #0]
 8004e5e:	699a      	ldr	r2, [r3, #24]
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	615a      	str	r2, [r3, #20]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	695b      	ldr	r3, [r3, #20]
 8004e68:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004e6c:	8bfb      	ldrh	r3, [r7, #30]
 8004e6e:	04d9      	lsls	r1, r3, #19
 8004e70:	4b59      	ldr	r3, [pc, #356]	@ (8004fd8 <USB_HC_StartXfer+0x1ec>)
 8004e72:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004e74:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8004e76:	683b      	ldr	r3, [r7, #0]
 8004e78:	7b1b      	ldrb	r3, [r3, #12]
 8004e7a:	075b      	lsls	r3, r3, #29
 8004e7c:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004e80:	6979      	ldr	r1, [r7, #20]
 8004e82:	0148      	lsls	r0, r1, #5
 8004e84:	69b9      	ldr	r1, [r7, #24]
 8004e86:	4401      	add	r1, r0
 8004e88:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004e8c:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004e8e:	610b      	str	r3, [r1, #16]

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8004e90:	69bb      	ldr	r3, [r7, #24]
 8004e92:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	f003 0301 	and.w	r3, r3, #1
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	bf0c      	ite	eq
 8004ea0:	2301      	moveq	r3, #1
 8004ea2:	2300      	movne	r3, #0
 8004ea4:	b2db      	uxtb	r3, r3
 8004ea6:	747b      	strb	r3, [r7, #17]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	015a      	lsls	r2, r3, #5
 8004eac:	69bb      	ldr	r3, [r7, #24]
 8004eae:	4413      	add	r3, r2
 8004eb0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	697a      	ldr	r2, [r7, #20]
 8004eb8:	0151      	lsls	r1, r2, #5
 8004eba:	69ba      	ldr	r2, [r7, #24]
 8004ebc:	440a      	add	r2, r1
 8004ebe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004ec2:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004ec6:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	015a      	lsls	r2, r3, #5
 8004ecc:	69bb      	ldr	r3, [r7, #24]
 8004ece:	4413      	add	r3, r2
 8004ed0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	7c7b      	ldrb	r3, [r7, #17]
 8004ed8:	075b      	lsls	r3, r3, #29
 8004eda:	6979      	ldr	r1, [r7, #20]
 8004edc:	0148      	lsls	r0, r1, #5
 8004ede:	69b9      	ldr	r1, [r7, #24]
 8004ee0:	4401      	add	r1, r0
 8004ee2:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004eea:	697b      	ldr	r3, [r7, #20]
 8004eec:	015a      	lsls	r2, r3, #5
 8004eee:	69bb      	ldr	r3, [r7, #24]
 8004ef0:	4413      	add	r3, r2
 8004ef2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004f00:	60bb      	str	r3, [r7, #8]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	78db      	ldrb	r3, [r3, #3]
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d004      	beq.n	8004f14 <USB_HC_StartXfer+0x128>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8004f0a:	68bb      	ldr	r3, [r7, #8]
 8004f0c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004f10:	60bb      	str	r3, [r7, #8]
 8004f12:	e003      	b.n	8004f1c <USB_HC_StartXfer+0x130>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8004f14:	68bb      	ldr	r3, [r7, #8]
 8004f16:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004f1a:	60bb      	str	r3, [r7, #8]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004f22:	60bb      	str	r3, [r7, #8]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	015a      	lsls	r2, r3, #5
 8004f28:	69bb      	ldr	r3, [r7, #24]
 8004f2a:	4413      	add	r3, r2
 8004f2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f30:	461a      	mov	r2, r3
 8004f32:	68bb      	ldr	r3, [r7, #8]
 8004f34:	6013      	str	r3, [r2, #0]

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	78db      	ldrb	r3, [r3, #3]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d147      	bne.n	8004fce <USB_HC_StartXfer+0x1e2>
 8004f3e:	683b      	ldr	r3, [r7, #0]
 8004f40:	699b      	ldr	r3, [r3, #24]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d043      	beq.n	8004fce <USB_HC_StartXfer+0x1e2>
  {
    switch (hc->ep_type)
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	7a5b      	ldrb	r3, [r3, #9]
 8004f4a:	2b03      	cmp	r3, #3
 8004f4c:	d830      	bhi.n	8004fb0 <USB_HC_StartXfer+0x1c4>
 8004f4e:	a201      	add	r2, pc, #4	@ (adr r2, 8004f54 <USB_HC_StartXfer+0x168>)
 8004f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f54:	08004f65 	.word	0x08004f65
 8004f58:	08004f89 	.word	0x08004f89
 8004f5c:	08004f65 	.word	0x08004f65
 8004f60:	08004f89 	.word	0x08004f89
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8004f64:	683b      	ldr	r3, [r7, #0]
 8004f66:	699b      	ldr	r3, [r3, #24]
 8004f68:	3303      	adds	r3, #3
 8004f6a:	089b      	lsrs	r3, r3, #2
 8004f6c:	81fb      	strh	r3, [r7, #14]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8004f6e:	89fa      	ldrh	r2, [r7, #14]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f74:	b29b      	uxth	r3, r3
 8004f76:	429a      	cmp	r2, r3
 8004f78:	d91c      	bls.n	8004fb4 <USB_HC_StartXfer+0x1c8>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	699b      	ldr	r3, [r3, #24]
 8004f7e:	f043 0220 	orr.w	r2, r3, #32
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	619a      	str	r2, [r3, #24]
        }
        break;
 8004f86:	e015      	b.n	8004fb4 <USB_HC_StartXfer+0x1c8>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	699b      	ldr	r3, [r3, #24]
 8004f8c:	3303      	adds	r3, #3
 8004f8e:	089b      	lsrs	r3, r3, #2
 8004f90:	81fb      	strh	r3, [r7, #14]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8004f92:	89fa      	ldrh	r2, [r7, #14]
 8004f94:	69bb      	ldr	r3, [r7, #24]
 8004f96:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004f9a:	691b      	ldr	r3, [r3, #16]
 8004f9c:	b29b      	uxth	r3, r3
 8004f9e:	429a      	cmp	r2, r3
 8004fa0:	d90a      	bls.n	8004fb8 <USB_HC_StartXfer+0x1cc>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	699b      	ldr	r3, [r3, #24]
 8004fa6:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	619a      	str	r2, [r3, #24]
        }
        break;
 8004fae:	e003      	b.n	8004fb8 <USB_HC_StartXfer+0x1cc>

      default:
        break;
 8004fb0:	bf00      	nop
 8004fb2:	e002      	b.n	8004fba <USB_HC_StartXfer+0x1ce>
        break;
 8004fb4:	bf00      	nop
 8004fb6:	e000      	b.n	8004fba <USB_HC_StartXfer+0x1ce>
        break;
 8004fb8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len);
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	6919      	ldr	r1, [r3, #16]
 8004fbe:	683b      	ldr	r3, [r7, #0]
 8004fc0:	785a      	ldrb	r2, [r3, #1]
 8004fc2:	683b      	ldr	r3, [r7, #0]
 8004fc4:	699b      	ldr	r3, [r3, #24]
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	6878      	ldr	r0, [r7, #4]
 8004fca:	f7ff fbaa 	bl	8004722 <USB_WritePacket>
  }

  return HAL_OK;
 8004fce:	2300      	movs	r3, #0
}
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	3720      	adds	r7, #32
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	bd80      	pop	{r7, pc}
 8004fd8:	1ff80000 	.word	0x1ff80000

08004fdc <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b085      	sub	sp, #20
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004fee:	695b      	ldr	r3, [r3, #20]
 8004ff0:	b29b      	uxth	r3, r3
}
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	3714      	adds	r7, #20
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffc:	4770      	bx	lr

08004ffe <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8004ffe:	b480      	push	{r7}
 8005000:	b089      	sub	sp, #36	@ 0x24
 8005002:	af00      	add	r7, sp, #0
 8005004:	6078      	str	r0, [r7, #4]
 8005006:	460b      	mov	r3, r1
 8005008:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800500e:	78fb      	ldrb	r3, [r7, #3]
 8005010:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8005012:	2300      	movs	r3, #0
 8005014:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005016:	69bb      	ldr	r3, [r7, #24]
 8005018:	015a      	lsls	r2, r3, #5
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	4413      	add	r3, r2
 800501e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	0c9b      	lsrs	r3, r3, #18
 8005026:	f003 0303 	and.w	r3, r3, #3
 800502a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	015a      	lsls	r2, r3, #5
 8005030:	69fb      	ldr	r3, [r7, #28]
 8005032:	4413      	add	r3, r2
 8005034:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	0fdb      	lsrs	r3, r3, #31
 800503c:	f003 0301 	and.w	r3, r3, #1
 8005040:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8005042:	69bb      	ldr	r3, [r7, #24]
 8005044:	015a      	lsls	r2, r3, #5
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	4413      	add	r3, r2
 800504a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	0fdb      	lsrs	r3, r3, #31
 8005052:	f003 0301 	and.w	r3, r3, #1
 8005056:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	f003 0320 	and.w	r3, r3, #32
 8005060:	2b20      	cmp	r3, #32
 8005062:	d10d      	bne.n	8005080 <USB_HC_Halt+0x82>
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2b00      	cmp	r3, #0
 8005068:	d10a      	bne.n	8005080 <USB_HC_Halt+0x82>
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	2b00      	cmp	r3, #0
 800506e:	d005      	beq.n	800507c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	2b01      	cmp	r3, #1
 8005074:	d002      	beq.n	800507c <USB_HC_Halt+0x7e>
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	2b03      	cmp	r3, #3
 800507a:	d101      	bne.n	8005080 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800507c:	2300      	movs	r3, #0
 800507e:	e0d8      	b.n	8005232 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d002      	beq.n	800508c <USB_HC_Halt+0x8e>
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	2b02      	cmp	r3, #2
 800508a:	d173      	bne.n	8005174 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800508c:	69bb      	ldr	r3, [r7, #24]
 800508e:	015a      	lsls	r2, r3, #5
 8005090:	69fb      	ldr	r3, [r7, #28]
 8005092:	4413      	add	r3, r2
 8005094:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	69ba      	ldr	r2, [r7, #24]
 800509c:	0151      	lsls	r1, r2, #5
 800509e:	69fa      	ldr	r2, [r7, #28]
 80050a0:	440a      	add	r2, r1
 80050a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80050a6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80050aa:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	f003 0320 	and.w	r3, r3, #32
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d14a      	bne.n	800514e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFUL << 16)) == 0U)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050bc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d133      	bne.n	800512c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80050c4:	69bb      	ldr	r3, [r7, #24]
 80050c6:	015a      	lsls	r2, r3, #5
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	4413      	add	r3, r2
 80050cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	69ba      	ldr	r2, [r7, #24]
 80050d4:	0151      	lsls	r1, r2, #5
 80050d6:	69fa      	ldr	r2, [r7, #28]
 80050d8:	440a      	add	r2, r1
 80050da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80050de:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80050e2:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80050e4:	69bb      	ldr	r3, [r7, #24]
 80050e6:	015a      	lsls	r2, r3, #5
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	4413      	add	r3, r2
 80050ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	69ba      	ldr	r2, [r7, #24]
 80050f4:	0151      	lsls	r1, r2, #5
 80050f6:	69fa      	ldr	r2, [r7, #28]
 80050f8:	440a      	add	r2, r1
 80050fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80050fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8005102:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8005104:	68bb      	ldr	r3, [r7, #8]
 8005106:	3301      	adds	r3, #1
 8005108:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005110:	d82e      	bhi.n	8005170 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005112:	69bb      	ldr	r3, [r7, #24]
 8005114:	015a      	lsls	r2, r3, #5
 8005116:	69fb      	ldr	r3, [r7, #28]
 8005118:	4413      	add	r3, r2
 800511a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005124:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005128:	d0ec      	beq.n	8005104 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800512a:	e081      	b.n	8005230 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800512c:	69bb      	ldr	r3, [r7, #24]
 800512e:	015a      	lsls	r2, r3, #5
 8005130:	69fb      	ldr	r3, [r7, #28]
 8005132:	4413      	add	r3, r2
 8005134:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	69ba      	ldr	r2, [r7, #24]
 800513c:	0151      	lsls	r1, r2, #5
 800513e:	69fa      	ldr	r2, [r7, #28]
 8005140:	440a      	add	r2, r1
 8005142:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005146:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800514a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800514c:	e070      	b.n	8005230 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800514e:	69bb      	ldr	r3, [r7, #24]
 8005150:	015a      	lsls	r2, r3, #5
 8005152:	69fb      	ldr	r3, [r7, #28]
 8005154:	4413      	add	r3, r2
 8005156:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	69ba      	ldr	r2, [r7, #24]
 800515e:	0151      	lsls	r1, r2, #5
 8005160:	69fa      	ldr	r2, [r7, #28]
 8005162:	440a      	add	r2, r1
 8005164:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005168:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800516c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800516e:	e05f      	b.n	8005230 <USB_HC_Halt+0x232>
            break;
 8005170:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005172:	e05d      	b.n	8005230 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005174:	69bb      	ldr	r3, [r7, #24]
 8005176:	015a      	lsls	r2, r3, #5
 8005178:	69fb      	ldr	r3, [r7, #28]
 800517a:	4413      	add	r3, r2
 800517c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	69ba      	ldr	r2, [r7, #24]
 8005184:	0151      	lsls	r1, r2, #5
 8005186:	69fa      	ldr	r2, [r7, #28]
 8005188:	440a      	add	r2, r1
 800518a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800518e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005192:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFUL << 16)) == 0U)
 8005194:	69fb      	ldr	r3, [r7, #28]
 8005196:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800519a:	691b      	ldr	r3, [r3, #16]
 800519c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d133      	bne.n	800520c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80051a4:	69bb      	ldr	r3, [r7, #24]
 80051a6:	015a      	lsls	r2, r3, #5
 80051a8:	69fb      	ldr	r3, [r7, #28]
 80051aa:	4413      	add	r3, r2
 80051ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	69ba      	ldr	r2, [r7, #24]
 80051b4:	0151      	lsls	r1, r2, #5
 80051b6:	69fa      	ldr	r2, [r7, #28]
 80051b8:	440a      	add	r2, r1
 80051ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80051be:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80051c2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80051c4:	69bb      	ldr	r3, [r7, #24]
 80051c6:	015a      	lsls	r2, r3, #5
 80051c8:	69fb      	ldr	r3, [r7, #28]
 80051ca:	4413      	add	r3, r2
 80051cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	69ba      	ldr	r2, [r7, #24]
 80051d4:	0151      	lsls	r1, r2, #5
 80051d6:	69fa      	ldr	r2, [r7, #28]
 80051d8:	440a      	add	r2, r1
 80051da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80051de:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80051e2:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	3301      	adds	r3, #1
 80051e8:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80051ea:	68bb      	ldr	r3, [r7, #8]
 80051ec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80051f0:	d81d      	bhi.n	800522e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80051f2:	69bb      	ldr	r3, [r7, #24]
 80051f4:	015a      	lsls	r2, r3, #5
 80051f6:	69fb      	ldr	r3, [r7, #28]
 80051f8:	4413      	add	r3, r2
 80051fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005204:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005208:	d0ec      	beq.n	80051e4 <USB_HC_Halt+0x1e6>
 800520a:	e011      	b.n	8005230 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800520c:	69bb      	ldr	r3, [r7, #24]
 800520e:	015a      	lsls	r2, r3, #5
 8005210:	69fb      	ldr	r3, [r7, #28]
 8005212:	4413      	add	r3, r2
 8005214:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	69ba      	ldr	r2, [r7, #24]
 800521c:	0151      	lsls	r1, r2, #5
 800521e:	69fa      	ldr	r2, [r7, #28]
 8005220:	440a      	add	r2, r1
 8005222:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8005226:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800522a:	6013      	str	r3, [r2, #0]
 800522c:	e000      	b.n	8005230 <USB_HC_Halt+0x232>
          break;
 800522e:	bf00      	nop
    }
  }

  return HAL_OK;
 8005230:	2300      	movs	r3, #0
}
 8005232:	4618      	mov	r0, r3
 8005234:	3724      	adds	r7, #36	@ 0x24
 8005236:	46bd      	mov	sp, r7
 8005238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800523c:	4770      	bx	lr

0800523e <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800523e:	b580      	push	{r7, lr}
 8005240:	b088      	sub	sp, #32
 8005242:	af00      	add	r7, sp, #0
 8005244:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8005246:	2300      	movs	r3, #0
 8005248:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800524e:	2300      	movs	r3, #0
 8005250:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8005252:	6878      	ldr	r0, [r7, #4]
 8005254:	f7ff f9a8 	bl	80045a8 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005258:	2110      	movs	r1, #16
 800525a:	6878      	ldr	r0, [r7, #4]
 800525c:	f7ff fa01 	bl	8004662 <USB_FlushTxFifo>
 8005260:	4603      	mov	r3, r0
 8005262:	2b00      	cmp	r3, #0
 8005264:	d001      	beq.n	800526a <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8005266:	2301      	movs	r3, #1
 8005268:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f7ff fa2b 	bl	80046c6 <USB_FlushRxFifo>
 8005270:	4603      	mov	r3, r0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d001      	beq.n	800527a <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800527a:	2300      	movs	r3, #0
 800527c:	61bb      	str	r3, [r7, #24]
 800527e:	e01f      	b.n	80052c0 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8005280:	69bb      	ldr	r3, [r7, #24]
 8005282:	015a      	lsls	r2, r3, #5
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	4413      	add	r3, r2
 8005288:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8005290:	693b      	ldr	r3, [r7, #16]
 8005292:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005296:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800529e:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80052a6:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80052a8:	69bb      	ldr	r3, [r7, #24]
 80052aa:	015a      	lsls	r2, r3, #5
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	4413      	add	r3, r2
 80052b0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80052b4:	461a      	mov	r2, r3
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80052ba:	69bb      	ldr	r3, [r7, #24]
 80052bc:	3301      	adds	r3, #1
 80052be:	61bb      	str	r3, [r7, #24]
 80052c0:	69bb      	ldr	r3, [r7, #24]
 80052c2:	2b0f      	cmp	r3, #15
 80052c4:	d9dc      	bls.n	8005280 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80052c6:	2300      	movs	r3, #0
 80052c8:	61bb      	str	r3, [r7, #24]
 80052ca:	e034      	b.n	8005336 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80052cc:	69bb      	ldr	r3, [r7, #24]
 80052ce:	015a      	lsls	r2, r3, #5
 80052d0:	697b      	ldr	r3, [r7, #20]
 80052d2:	4413      	add	r3, r2
 80052d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80052dc:	693b      	ldr	r3, [r7, #16]
 80052de:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80052e2:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80052ea:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80052ec:	693b      	ldr	r3, [r7, #16]
 80052ee:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80052f2:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	015a      	lsls	r2, r3, #5
 80052f8:	697b      	ldr	r3, [r7, #20]
 80052fa:	4413      	add	r3, r2
 80052fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005300:	461a      	mov	r2, r3
 8005302:	693b      	ldr	r3, [r7, #16]
 8005304:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	3301      	adds	r3, #1
 800530a:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005312:	d80c      	bhi.n	800532e <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005314:	69bb      	ldr	r3, [r7, #24]
 8005316:	015a      	lsls	r2, r3, #5
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	4413      	add	r3, r2
 800531c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005326:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800532a:	d0ec      	beq.n	8005306 <USB_StopHost+0xc8>
 800532c:	e000      	b.n	8005330 <USB_StopHost+0xf2>
        break;
 800532e:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8005330:	69bb      	ldr	r3, [r7, #24]
 8005332:	3301      	adds	r3, #1
 8005334:	61bb      	str	r3, [r7, #24]
 8005336:	69bb      	ldr	r3, [r7, #24]
 8005338:	2b0f      	cmp	r3, #15
 800533a:	d9c7      	bls.n	80052cc <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 800533c:	697b      	ldr	r3, [r7, #20]
 800533e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8005342:	461a      	mov	r2, r3
 8005344:	f04f 33ff 	mov.w	r3, #4294967295
 8005348:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	f04f 32ff 	mov.w	r2, #4294967295
 8005350:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8005352:	6878      	ldr	r0, [r7, #4]
 8005354:	f7ff f917 	bl	8004586 <USB_EnableGlobalInt>

  return ret;
 8005358:	7ffb      	ldrb	r3, [r7, #31]
}
 800535a:	4618      	mov	r0, r3
 800535c:	3720      	adds	r7, #32
 800535e:	46bd      	mov	sp, r7
 8005360:	bd80      	pop	{r7, pc}
	...

08005364 <USBH_MIDI_Init>:
    USBH_MIDI_SOFProcess
};

/* USBH_MIDI_Init: called upon device connection for MIDI class */
static USBH_StatusTypeDef USBH_MIDI_Init(USBH_HandleTypeDef *phost)
{
 8005364:	b590      	push	{r4, r7, lr}
 8005366:	b08d      	sub	sp, #52	@ 0x34
 8005368:	af04      	add	r7, sp, #16
 800536a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_FAIL;
 800536c:	2302      	movs	r3, #2
 800536e:	773b      	strb	r3, [r7, #28]
  MIDI_HandleTypeDef *MIDI_Handle;

  /* Allocate memory for MIDI class handle */
  MIDI_Handle = (MIDI_HandleTypeDef *)USBH_malloc(sizeof(MIDI_HandleTypeDef));
 8005370:	208e      	movs	r0, #142	@ 0x8e
 8005372:	f002 fa9f 	bl	80078b4 <malloc>
 8005376:	4603      	mov	r3, r0
 8005378:	61bb      	str	r3, [r7, #24]
  if (MIDI_Handle == NULL)
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	2b00      	cmp	r3, #0
 800537e:	d104      	bne.n	800538a <USBH_MIDI_Init+0x26>
  {
    printf("USBH_MIDI_Init: Failed to allocate MIDI class handle\r\n");
 8005380:	4883      	ldr	r0, [pc, #524]	@ (8005590 <USBH_MIDI_Init+0x22c>)
 8005382:	f002 fc7f 	bl	8007c84 <puts>
    return USBH_FAIL;
 8005386:	2302      	movs	r3, #2
 8005388:	e0fd      	b.n	8005586 <USBH_MIDI_Init+0x222>
  }
  memset(MIDI_Handle, 0, sizeof(MIDI_HandleTypeDef));
 800538a:	228e      	movs	r2, #142	@ 0x8e
 800538c:	2100      	movs	r1, #0
 800538e:	69b8      	ldr	r0, [r7, #24]
 8005390:	f002 fd8e 	bl	8007eb0 <memset>
  phost->pActiveClass->pData = (void *)MIDI_Handle;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800539a:	69ba      	ldr	r2, [r7, #24]
 800539c:	61da      	str	r2, [r3, #28]

  /* Find the MIDI Streaming interface (Audio class 0x01, subclass 0x03) */
  uint8_t interface = 0xFF;
 800539e:	23ff      	movs	r3, #255	@ 0xff
 80053a0:	77fb      	strb	r3, [r7, #31]
  for (uint8_t idx = 0; idx < phost->device.CfgDesc.bNumInterfaces; idx++)
 80053a2:	2300      	movs	r3, #0
 80053a4:	77bb      	strb	r3, [r7, #30]
 80053a6:	e01b      	b.n	80053e0 <USBH_MIDI_Init+0x7c>
  {
    if ((phost->device.CfgDesc.Itf_Desc[idx].bInterfaceClass == USB_MIDI_CLASS_CODE) &&
 80053a8:	7fbb      	ldrb	r3, [r7, #30]
 80053aa:	687a      	ldr	r2, [r7, #4]
 80053ac:	211a      	movs	r1, #26
 80053ae:	fb01 f303 	mul.w	r3, r1, r3
 80053b2:	4413      	add	r3, r2
 80053b4:	f203 3347 	addw	r3, r3, #839	@ 0x347
 80053b8:	781b      	ldrb	r3, [r3, #0]
 80053ba:	2b01      	cmp	r3, #1
 80053bc:	d10d      	bne.n	80053da <USBH_MIDI_Init+0x76>
        (phost->device.CfgDesc.Itf_Desc[idx].bInterfaceSubClass == USB_MIDI_SUBCLASS_STREAMING))
 80053be:	7fbb      	ldrb	r3, [r7, #30]
 80053c0:	687a      	ldr	r2, [r7, #4]
 80053c2:	211a      	movs	r1, #26
 80053c4:	fb01 f303 	mul.w	r3, r1, r3
 80053c8:	4413      	add	r3, r2
 80053ca:	f503 7352 	add.w	r3, r3, #840	@ 0x348
 80053ce:	781b      	ldrb	r3, [r3, #0]
    if ((phost->device.CfgDesc.Itf_Desc[idx].bInterfaceClass == USB_MIDI_CLASS_CODE) &&
 80053d0:	2b03      	cmp	r3, #3
 80053d2:	d102      	bne.n	80053da <USBH_MIDI_Init+0x76>
    {
      interface = idx;
 80053d4:	7fbb      	ldrb	r3, [r7, #30]
 80053d6:	77fb      	strb	r3, [r7, #31]
      break;
 80053d8:	e008      	b.n	80053ec <USBH_MIDI_Init+0x88>
  for (uint8_t idx = 0; idx < phost->device.CfgDesc.bNumInterfaces; idx++)
 80053da:	7fbb      	ldrb	r3, [r7, #30]
 80053dc:	3301      	adds	r3, #1
 80053de:	77bb      	strb	r3, [r7, #30]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 80053e6:	7fba      	ldrb	r2, [r7, #30]
 80053e8:	429a      	cmp	r2, r3
 80053ea:	d3dd      	bcc.n	80053a8 <USBH_MIDI_Init+0x44>
    }
  }
  if (interface == 0xFF)
 80053ec:	7ffb      	ldrb	r3, [r7, #31]
 80053ee:	2bff      	cmp	r3, #255	@ 0xff
 80053f0:	d104      	bne.n	80053fc <USBH_MIDI_Init+0x98>
  {
    printf("USBH_MIDI_Init: No MIDI Streaming interface found\r\n");
 80053f2:	4868      	ldr	r0, [pc, #416]	@ (8005594 <USBH_MIDI_Init+0x230>)
 80053f4:	f002 fc46 	bl	8007c84 <puts>
    return USBH_FAIL;
 80053f8:	2302      	movs	r3, #2
 80053fa:	e0c4      	b.n	8005586 <USBH_MIDI_Init+0x222>
  }
  printf("USBH_MIDI_Init: MIDI Streaming interface found at index %d\r\n", interface);
 80053fc:	7ffb      	ldrb	r3, [r7, #31]
 80053fe:	4619      	mov	r1, r3
 8005400:	4865      	ldr	r0, [pc, #404]	@ (8005598 <USBH_MIDI_Init+0x234>)
 8005402:	f002 fbd7 	bl	8007bb4 <iprintf>

  /* Get the interface descriptor and parse its endpoints */
  USBH_InterfaceDescTypeDef *itf_desc = &phost->device.CfgDesc.Itf_Desc[interface];
 8005406:	7ffb      	ldrb	r3, [r7, #31]
 8005408:	221a      	movs	r2, #26
 800540a:	fb02 f303 	mul.w	r3, r2, r3
 800540e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8005412:	687a      	ldr	r2, [r7, #4]
 8005414:	4413      	add	r3, r2
 8005416:	330a      	adds	r3, #10
 8005418:	617b      	str	r3, [r7, #20]
  for (uint8_t ep_idx = 0; ep_idx < itf_desc->bNumEndpoints; ep_idx++)
 800541a:	2300      	movs	r3, #0
 800541c:	777b      	strb	r3, [r7, #29]
 800541e:	e090      	b.n	8005542 <USBH_MIDI_Init+0x1de>
  {
    USBH_EpDescTypeDef *ep_desc = &itf_desc->Ep_Desc[ep_idx];
 8005420:	7f7b      	ldrb	r3, [r7, #29]
 8005422:	3301      	adds	r3, #1
 8005424:	00db      	lsls	r3, r3, #3
 8005426:	697a      	ldr	r2, [r7, #20]
 8005428:	4413      	add	r3, r2
 800542a:	3302      	adds	r3, #2
 800542c:	613b      	str	r3, [r7, #16]
    uint8_t ep_addr = ep_desc->bEndpointAddress;
 800542e:	693b      	ldr	r3, [r7, #16]
 8005430:	789b      	ldrb	r3, [r3, #2]
 8005432:	73fb      	strb	r3, [r7, #15]
    uint8_t ep_type = ep_desc->bmAttributes & 0x03U;  // lower 2 bits indicate type
 8005434:	693b      	ldr	r3, [r7, #16]
 8005436:	78db      	ldrb	r3, [r3, #3]
 8005438:	f003 0303 	and.w	r3, r3, #3
 800543c:	73bb      	strb	r3, [r7, #14]
    if ((ep_addr & 0x80U) && (ep_type == 0x02U))
 800543e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005442:	2b00      	cmp	r3, #0
 8005444:	da3b      	bge.n	80054be <USBH_MIDI_Init+0x15a>
 8005446:	7bbb      	ldrb	r3, [r7, #14]
 8005448:	2b02      	cmp	r3, #2
 800544a:	d138      	bne.n	80054be <USBH_MIDI_Init+0x15a>
    {
      /* MIDI IN endpoint (Bulk IN) */
      MIDI_Handle->InEp = ep_addr;
 800544c:	69bb      	ldr	r3, [r7, #24]
 800544e:	7bfa      	ldrb	r2, [r7, #15]
 8005450:	709a      	strb	r2, [r3, #2]
      MIDI_Handle->InEpSize = ep_desc->wMaxPacketSize;
 8005452:	693b      	ldr	r3, [r7, #16]
 8005454:	889a      	ldrh	r2, [r3, #4]
 8005456:	69bb      	ldr	r3, [r7, #24]
 8005458:	809a      	strh	r2, [r3, #4]
      MIDI_Handle->InPipe = USBH_AllocPipe(phost, MIDI_Handle->InEp);
 800545a:	69bb      	ldr	r3, [r7, #24]
 800545c:	789b      	ldrb	r3, [r3, #2]
 800545e:	4619      	mov	r1, r3
 8005460:	6878      	ldr	r0, [r7, #4]
 8005462:	f001 fe67 	bl	8007134 <USBH_AllocPipe>
 8005466:	4603      	mov	r3, r0
 8005468:	461a      	mov	r2, r3
 800546a:	69bb      	ldr	r3, [r7, #24]
 800546c:	701a      	strb	r2, [r3, #0]
      USBH_OpenPipe(phost, MIDI_Handle->InPipe, MIDI_Handle->InEp,
 800546e:	69bb      	ldr	r3, [r7, #24]
 8005470:	7819      	ldrb	r1, [r3, #0]
 8005472:	69bb      	ldr	r3, [r7, #24]
 8005474:	7898      	ldrb	r0, [r3, #2]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8005482:	69ba      	ldr	r2, [r7, #24]
 8005484:	8892      	ldrh	r2, [r2, #4]
 8005486:	9202      	str	r2, [sp, #8]
 8005488:	2202      	movs	r2, #2
 800548a:	9201      	str	r2, [sp, #4]
 800548c:	9300      	str	r3, [sp, #0]
 800548e:	4623      	mov	r3, r4
 8005490:	4602      	mov	r2, r0
 8005492:	6878      	ldr	r0, [r7, #4]
 8005494:	f001 fe1f 	bl	80070d6 <USBH_OpenPipe>
                    phost->device.address, phost->device.speed,
                    USBH_EP_BULK, MIDI_Handle->InEpSize);
      USBH_LL_SetToggle(phost, MIDI_Handle->InPipe, 0);
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	781b      	ldrb	r3, [r3, #0]
 800549c:	2200      	movs	r2, #0
 800549e:	4619      	mov	r1, r3
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f002 f9a0 	bl	80077e6 <USBH_LL_SetToggle>
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 80054a6:	69bb      	ldr	r3, [r7, #24]
 80054a8:	789b      	ldrb	r3, [r3, #2]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 80054aa:	4619      	mov	r1, r3
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 80054ac:	69bb      	ldr	r3, [r7, #24]
 80054ae:	781b      	ldrb	r3, [r3, #0]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 80054b0:	461a      	mov	r2, r3
             MIDI_Handle->InEp, MIDI_Handle->InPipe, MIDI_Handle->InEpSize);
 80054b2:	69bb      	ldr	r3, [r7, #24]
 80054b4:	889b      	ldrh	r3, [r3, #4]
      printf("USBH_MIDI_Init: Bulk IN endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 80054b6:	4839      	ldr	r0, [pc, #228]	@ (800559c <USBH_MIDI_Init+0x238>)
 80054b8:	f002 fb7c 	bl	8007bb4 <iprintf>
 80054bc:	e03e      	b.n	800553c <USBH_MIDI_Init+0x1d8>
    }
    else if (!(ep_addr & 0x80U) && (ep_type == 0x02U))
 80054be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	db3a      	blt.n	800553c <USBH_MIDI_Init+0x1d8>
 80054c6:	7bbb      	ldrb	r3, [r7, #14]
 80054c8:	2b02      	cmp	r3, #2
 80054ca:	d137      	bne.n	800553c <USBH_MIDI_Init+0x1d8>
    {
      /* MIDI OUT endpoint (Bulk OUT) */
      MIDI_Handle->OutEp = ep_addr;
 80054cc:	69bb      	ldr	r3, [r7, #24]
 80054ce:	7bfa      	ldrb	r2, [r7, #15]
 80054d0:	70da      	strb	r2, [r3, #3]
      MIDI_Handle->OutEpSize = ep_desc->wMaxPacketSize;
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	889a      	ldrh	r2, [r3, #4]
 80054d6:	69bb      	ldr	r3, [r7, #24]
 80054d8:	80da      	strh	r2, [r3, #6]
      MIDI_Handle->OutPipe = USBH_AllocPipe(phost, MIDI_Handle->OutEp);
 80054da:	69bb      	ldr	r3, [r7, #24]
 80054dc:	78db      	ldrb	r3, [r3, #3]
 80054de:	4619      	mov	r1, r3
 80054e0:	6878      	ldr	r0, [r7, #4]
 80054e2:	f001 fe27 	bl	8007134 <USBH_AllocPipe>
 80054e6:	4603      	mov	r3, r0
 80054e8:	461a      	mov	r2, r3
 80054ea:	69bb      	ldr	r3, [r7, #24]
 80054ec:	705a      	strb	r2, [r3, #1]
      USBH_OpenPipe(phost, MIDI_Handle->OutPipe, MIDI_Handle->OutEp,
 80054ee:	69bb      	ldr	r3, [r7, #24]
 80054f0:	7859      	ldrb	r1, [r3, #1]
 80054f2:	69bb      	ldr	r3, [r7, #24]
 80054f4:	78d8      	ldrb	r0, [r3, #3]
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8005502:	69ba      	ldr	r2, [r7, #24]
 8005504:	88d2      	ldrh	r2, [r2, #6]
 8005506:	9202      	str	r2, [sp, #8]
 8005508:	2202      	movs	r2, #2
 800550a:	9201      	str	r2, [sp, #4]
 800550c:	9300      	str	r3, [sp, #0]
 800550e:	4623      	mov	r3, r4
 8005510:	4602      	mov	r2, r0
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f001 fddf 	bl	80070d6 <USBH_OpenPipe>
                    phost->device.address, phost->device.speed,
                    USBH_EP_BULK, MIDI_Handle->OutEpSize);
      USBH_LL_SetToggle(phost, MIDI_Handle->OutPipe, 0);
 8005518:	69bb      	ldr	r3, [r7, #24]
 800551a:	785b      	ldrb	r3, [r3, #1]
 800551c:	2200      	movs	r2, #0
 800551e:	4619      	mov	r1, r3
 8005520:	6878      	ldr	r0, [r7, #4]
 8005522:	f002 f960 	bl	80077e6 <USBH_LL_SetToggle>
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 8005526:	69bb      	ldr	r3, [r7, #24]
 8005528:	78db      	ldrb	r3, [r3, #3]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 800552a:	4619      	mov	r1, r3
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	785b      	ldrb	r3, [r3, #1]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8005530:	461a      	mov	r2, r3
             MIDI_Handle->OutEp, MIDI_Handle->OutPipe, MIDI_Handle->OutEpSize);
 8005532:	69bb      	ldr	r3, [r7, #24]
 8005534:	88db      	ldrh	r3, [r3, #6]
      printf("USBH_MIDI_Init: Bulk OUT endpoint 0x%02X (pipe %d) opened, max packet %d bytes\r\n",
 8005536:	481a      	ldr	r0, [pc, #104]	@ (80055a0 <USBH_MIDI_Init+0x23c>)
 8005538:	f002 fb3c 	bl	8007bb4 <iprintf>
  for (uint8_t ep_idx = 0; ep_idx < itf_desc->bNumEndpoints; ep_idx++)
 800553c:	7f7b      	ldrb	r3, [r7, #29]
 800553e:	3301      	adds	r3, #1
 8005540:	777b      	strb	r3, [r7, #29]
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	791b      	ldrb	r3, [r3, #4]
 8005546:	7f7a      	ldrb	r2, [r7, #29]
 8005548:	429a      	cmp	r2, r3
 800554a:	f4ff af69 	bcc.w	8005420 <USBH_MIDI_Init+0xbc>
    }
  }

  /* Initialize FIFO and state */
  MIDI_Handle->EventFIFOHead = 0;
 800554e:	69bb      	ldr	r3, [r7, #24]
 8005550:	2200      	movs	r2, #0
 8005552:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
  MIDI_Handle->EventFIFOTail = 0;
 8005556:	69bb      	ldr	r3, [r7, #24]
 8005558:	2200      	movs	r2, #0
 800555a:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
  MIDI_Handle->state = MIDI_IDLE;
 800555e:	69bb      	ldr	r3, [r7, #24]
 8005560:	2200      	movs	r2, #0
 8005562:	721a      	strb	r2, [r3, #8]
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
         MIDI_Handle->EventFIFOHead, MIDI_Handle->EventFIFOTail);
 8005564:	69bb      	ldr	r3, [r7, #24]
 8005566:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
 800556a:	4619      	mov	r1, r3
         MIDI_Handle->EventFIFOHead, MIDI_Handle->EventFIFOTail);
 800556c:	69bb      	ldr	r3, [r7, #24]
 800556e:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
  printf("USBH_MIDI_Init: MIDI FIFO initialized (head=%u, tail=%u)\r\n",
 8005572:	461a      	mov	r2, r3
 8005574:	480b      	ldr	r0, [pc, #44]	@ (80055a4 <USBH_MIDI_Init+0x240>)
 8005576:	f002 fb1d 	bl	8007bb4 <iprintf>

  /* Indicate successful initialization */
  printf("USBH_MIDI_Init: MIDI class driver initialized successfully\r\n");
 800557a:	480b      	ldr	r0, [pc, #44]	@ (80055a8 <USBH_MIDI_Init+0x244>)
 800557c:	f002 fb82 	bl	8007c84 <puts>
  status = USBH_OK;
 8005580:	2300      	movs	r3, #0
 8005582:	773b      	strb	r3, [r7, #28]
  return status;
 8005584:	7f3b      	ldrb	r3, [r7, #28]
}
 8005586:	4618      	mov	r0, r3
 8005588:	3724      	adds	r7, #36	@ 0x24
 800558a:	46bd      	mov	sp, r7
 800558c:	bd90      	pop	{r4, r7, pc}
 800558e:	bf00      	nop
 8005590:	08008f54 	.word	0x08008f54
 8005594:	08008f8c 	.word	0x08008f8c
 8005598:	08008fc0 	.word	0x08008fc0
 800559c:	08009000 	.word	0x08009000
 80055a0:	08009050 	.word	0x08009050
 80055a4:	080090a4 	.word	0x080090a4
 80055a8:	080090e0 	.word	0x080090e0

080055ac <USBH_MIDI_DeInit>:

/* USBH_MIDI_DeInit: called on device disconnection for cleanup */
static USBH_StatusTypeDef USBH_MIDI_DeInit(USBH_HandleTypeDef *phost)
{
 80055ac:	b580      	push	{r7, lr}
 80055ae:	b084      	sub	sp, #16
 80055b0:	af00      	add	r7, sp, #0
 80055b2:	6078      	str	r0, [r7, #4]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80055ba:	69db      	ldr	r3, [r3, #28]
 80055bc:	60fb      	str	r3, [r7, #12]
  if (MIDI_Handle != NULL)
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d045      	beq.n	8005650 <USBH_MIDI_DeInit+0xa4>
  {
    /* Close and free IN pipe */
    if (MIDI_Handle->InPipe)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	781b      	ldrb	r3, [r3, #0]
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d017      	beq.n	80055fc <USBH_MIDI_DeInit+0x50>
    {
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
             MIDI_Handle->InPipe, MIDI_Handle->InEp);
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	781b      	ldrb	r3, [r3, #0]
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
 80055d0:	4619      	mov	r1, r3
             MIDI_Handle->InPipe, MIDI_Handle->InEp);
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	789b      	ldrb	r3, [r3, #2]
      printf("USBH_MIDI_DeInit: Closing InPipe %d (EP 0x%02X)\r\n",
 80055d6:	461a      	mov	r2, r3
 80055d8:	4820      	ldr	r0, [pc, #128]	@ (800565c <USBH_MIDI_DeInit+0xb0>)
 80055da:	f002 faeb 	bl	8007bb4 <iprintf>
      USBH_ClosePipe(phost, MIDI_Handle->InPipe);
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	781b      	ldrb	r3, [r3, #0]
 80055e2:	4619      	mov	r1, r3
 80055e4:	6878      	ldr	r0, [r7, #4]
 80055e6:	f001 fd95 	bl	8007114 <USBH_ClosePipe>
      USBH_FreePipe(phost, MIDI_Handle->InPipe);
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	781b      	ldrb	r3, [r3, #0]
 80055ee:	4619      	mov	r1, r3
 80055f0:	6878      	ldr	r0, [r7, #4]
 80055f2:	f001 fdc0 	bl	8007176 <USBH_FreePipe>
      MIDI_Handle->InPipe = 0;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2200      	movs	r2, #0
 80055fa:	701a      	strb	r2, [r3, #0]
    }
    /* Close and free OUT pipe */
    if (MIDI_Handle->OutPipe)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	785b      	ldrb	r3, [r3, #1]
 8005600:	2b00      	cmp	r3, #0
 8005602:	d017      	beq.n	8005634 <USBH_MIDI_DeInit+0x88>
    {
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
             MIDI_Handle->OutPipe, MIDI_Handle->OutEp);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	785b      	ldrb	r3, [r3, #1]
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
 8005608:	4619      	mov	r1, r3
             MIDI_Handle->OutPipe, MIDI_Handle->OutEp);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	78db      	ldrb	r3, [r3, #3]
      printf("USBH_MIDI_DeInit: Closing OutPipe %d (EP 0x%02X)\r\n",
 800560e:	461a      	mov	r2, r3
 8005610:	4813      	ldr	r0, [pc, #76]	@ (8005660 <USBH_MIDI_DeInit+0xb4>)
 8005612:	f002 facf 	bl	8007bb4 <iprintf>
      USBH_ClosePipe(phost, MIDI_Handle->OutPipe);
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	785b      	ldrb	r3, [r3, #1]
 800561a:	4619      	mov	r1, r3
 800561c:	6878      	ldr	r0, [r7, #4]
 800561e:	f001 fd79 	bl	8007114 <USBH_ClosePipe>
      USBH_FreePipe(phost, MIDI_Handle->OutPipe);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	785b      	ldrb	r3, [r3, #1]
 8005626:	4619      	mov	r1, r3
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f001 fda4 	bl	8007176 <USBH_FreePipe>
      MIDI_Handle->OutPipe = 0;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	2200      	movs	r2, #0
 8005632:	705a      	strb	r2, [r3, #1]
    }
    /* Free MIDI class handle */
    USBH_free(MIDI_Handle);
 8005634:	68f8      	ldr	r0, [r7, #12]
 8005636:	f002 f945 	bl	80078c4 <free>
    phost->pActiveClass->pData = NULL;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005640:	2200      	movs	r2, #0
 8005642:	61da      	str	r2, [r3, #28]
    printf("USBH_MIDI_DeInit: Freed MIDI class handle memory\r\n");
 8005644:	4807      	ldr	r0, [pc, #28]	@ (8005664 <USBH_MIDI_DeInit+0xb8>)
 8005646:	f002 fb1d 	bl	8007c84 <puts>
    printf("USBH_MIDI_DeInit: De-initialization complete\r\n");
 800564a:	4807      	ldr	r0, [pc, #28]	@ (8005668 <USBH_MIDI_DeInit+0xbc>)
 800564c:	f002 fb1a 	bl	8007c84 <puts>
  }
  return USBH_OK;
 8005650:	2300      	movs	r3, #0
}
 8005652:	4618      	mov	r0, r3
 8005654:	3710      	adds	r7, #16
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}
 800565a:	bf00      	nop
 800565c:	0800911c 	.word	0x0800911c
 8005660:	08009150 	.word	0x08009150
 8005664:	08009184 	.word	0x08009184
 8005668:	080091b8 	.word	0x080091b8

0800566c <USBH_MIDI_ClassRequest>:

/* USBH_MIDI_ClassRequest: no class-specific requests needed for basic MIDI */
static USBH_StatusTypeDef USBH_MIDI_ClassRequest(USBH_HandleTypeDef *phost)
{
 800566c:	b480      	push	{r7}
 800566e:	b083      	sub	sp, #12
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  /* No special control requests; simply return OK */
  return USBH_OK;
 8005674:	2300      	movs	r3, #0
}
 8005676:	4618      	mov	r0, r3
 8005678:	370c      	adds	r7, #12
 800567a:	46bd      	mov	sp, r7
 800567c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005680:	4770      	bx	lr
	...

08005684 <USBH_MIDI_Process>:

/* USBH_MIDI_Process: polling handler for incoming MIDI data */
static USBH_StatusTypeDef USBH_MIDI_Process(USBH_HandleTypeDef *phost)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b08a      	sub	sp, #40	@ 0x28
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005692:	69db      	ldr	r3, [r3, #28]
 8005694:	61fb      	str	r3, [r7, #28]
  USBH_StatusTypeDef status = USBH_OK;
 8005696:	2300      	movs	r3, #0
 8005698:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t urb_state;
  uint32_t length;

  if (MIDI_Handle == NULL)
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d101      	bne.n	80056a6 <USBH_MIDI_Process+0x22>
  {
    return USBH_FAIL;  // Should not happen if class is active
 80056a2:	2302      	movs	r3, #2
 80056a4:	e0dd      	b.n	8005862 <USBH_MIDI_Process+0x1de>
  }

  switch (MIDI_Handle->state)
 80056a6:	69fb      	ldr	r3, [r7, #28]
 80056a8:	7a1b      	ldrb	r3, [r3, #8]
 80056aa:	2b02      	cmp	r3, #2
 80056ac:	f000 80cc 	beq.w	8005848 <USBH_MIDI_Process+0x1c4>
 80056b0:	2b02      	cmp	r3, #2
 80056b2:	f300 80d0 	bgt.w	8005856 <USBH_MIDI_Process+0x1d2>
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d002      	beq.n	80056c0 <USBH_MIDI_Process+0x3c>
 80056ba:	2b01      	cmp	r3, #1
 80056bc:	d017      	beq.n	80056ee <USBH_MIDI_Process+0x6a>
 80056be:	e0ca      	b.n	8005856 <USBH_MIDI_Process+0x1d2>
  {
    case MIDI_IDLE:
      /* Idle: start a new IN transfer */
      printf("USBH_MIDI_Process: State=MIDI_IDLE, initiating IN transfer\r\n");
 80056c0:	486a      	ldr	r0, [pc, #424]	@ (800586c <USBH_MIDI_Process+0x1e8>)
 80056c2:	f002 fadf 	bl	8007c84 <puts>
      USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 80056c6:	69fb      	ldr	r3, [r7, #28]
 80056c8:	f103 0109 	add.w	r1, r3, #9
 80056cc:	69fb      	ldr	r3, [r7, #28]
 80056ce:	889a      	ldrh	r2, [r3, #4]
 80056d0:	69fb      	ldr	r3, [r7, #28]
 80056d2:	781b      	ldrb	r3, [r3, #0]
 80056d4:	6878      	ldr	r0, [r7, #4]
 80056d6:	f001 fce0 	bl	800709a <USBH_BulkReceiveData>
                           MIDI_Handle->InEpSize, MIDI_Handle->InPipe);
      MIDI_Handle->state = MIDI_TRANSFER;
 80056da:	69fb      	ldr	r3, [r7, #28]
 80056dc:	2201      	movs	r2, #1
 80056de:	721a      	strb	r2, [r3, #8]
      printf("USBH_MIDI_Process: State -> MIDI_TRANSFER (waiting for data)\r\n");
 80056e0:	4863      	ldr	r0, [pc, #396]	@ (8005870 <USBH_MIDI_Process+0x1ec>)
 80056e2:	f002 facf 	bl	8007c84 <puts>
      status = USBH_BUSY;
 80056e6:	2301      	movs	r3, #1
 80056e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 80056ec:	e0b7      	b.n	800585e <USBH_MIDI_Process+0x1da>

    case MIDI_TRANSFER:
      /* Check the state of the last USB transfer */
      urb_state = USBH_LL_GetURBState(phost, MIDI_Handle->InPipe);
 80056ee:	69fb      	ldr	r3, [r7, #28]
 80056f0:	781b      	ldrb	r3, [r3, #0]
 80056f2:	4619      	mov	r1, r3
 80056f4:	6878      	ldr	r0, [r7, #4]
 80056f6:	f002 f855 	bl	80077a4 <USBH_LL_GetURBState>
 80056fa:	4603      	mov	r3, r0
 80056fc:	61bb      	str	r3, [r7, #24]
      if (urb_state == USBH_URB_DONE)
 80056fe:	69bb      	ldr	r3, [r7, #24]
 8005700:	2b01      	cmp	r3, #1
 8005702:	d173      	bne.n	80057ec <USBH_MIDI_Process+0x168>
      {
        /* Data packet received */
        length = USBH_LL_GetLastXferSize(phost, MIDI_Handle->InPipe);
 8005704:	69fb      	ldr	r3, [r7, #28]
 8005706:	781b      	ldrb	r3, [r3, #0]
 8005708:	4619      	mov	r1, r3
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f001 ffb8 	bl	8007680 <USBH_LL_GetLastXferSize>
 8005710:	6178      	str	r0, [r7, #20]
        printf("USBH_MIDI_Process: URB done, received %lu bytes\r\n", (unsigned long)length);
 8005712:	6979      	ldr	r1, [r7, #20]
 8005714:	4857      	ldr	r0, [pc, #348]	@ (8005874 <USBH_MIDI_Process+0x1f0>)
 8005716:	f002 fa4d 	bl	8007bb4 <iprintf>
        if (length > 0 && length <= USBH_MIDI_MAX_PACKET_SIZE)
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d04d      	beq.n	80057bc <USBH_MIDI_Process+0x138>
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	2b40      	cmp	r3, #64	@ 0x40
 8005724:	d84a      	bhi.n	80057bc <USBH_MIDI_Process+0x138>
        {
          uint32_t i = 0;
 8005726:	2300      	movs	r3, #0
 8005728:	623b      	str	r3, [r7, #32]
          while (i < length && (length - i) >= 4)
 800572a:	e026      	b.n	800577a <USBH_MIDI_Process+0xf6>
          {
            uint16_t nextHead = (MIDI_Handle->EventFIFOHead + 4) % USBH_MIDI_EVENT_FIFO_SIZE;
 800572c:	69fb      	ldr	r3, [r7, #28]
 800572e:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8005732:	3304      	adds	r3, #4
 8005734:	425a      	negs	r2, r3
 8005736:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800573a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800573e:	bf58      	it	pl
 8005740:	4253      	negpl	r3, r2
 8005742:	827b      	strh	r3, [r7, #18]
            if (nextHead == MIDI_Handle->EventFIFOTail)
 8005744:	69fb      	ldr	r3, [r7, #28]
 8005746:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 800574a:	8a7a      	ldrh	r2, [r7, #18]
 800574c:	429a      	cmp	r2, r3
 800574e:	d01e      	beq.n	800578e <USBH_MIDI_Process+0x10a>
            {
              /* FIFO full  cannot add more events */
              break;  // drop remaining events
            }
            /* Copy one 4-byte MIDI event into FIFO */
            memcpy(&MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOHead],
 8005750:	69fb      	ldr	r3, [r7, #28]
 8005752:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8005756:	3348      	adds	r3, #72	@ 0x48
 8005758:	69fa      	ldr	r2, [r7, #28]
 800575a:	4413      	add	r3, r2
 800575c:	3301      	adds	r3, #1
                   &MIDI_Handle->RxBuffer[i], 4);
 800575e:	6a3a      	ldr	r2, [r7, #32]
 8005760:	3208      	adds	r2, #8
 8005762:	69f9      	ldr	r1, [r7, #28]
 8005764:	440a      	add	r2, r1
 8005766:	3201      	adds	r2, #1
            memcpy(&MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOHead],
 8005768:	6812      	ldr	r2, [r2, #0]
 800576a:	601a      	str	r2, [r3, #0]
            MIDI_Handle->EventFIFOHead = nextHead;
 800576c:	69fb      	ldr	r3, [r7, #28]
 800576e:	8a7a      	ldrh	r2, [r7, #18]
 8005770:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
            i += 4;
 8005774:	6a3b      	ldr	r3, [r7, #32]
 8005776:	3304      	adds	r3, #4
 8005778:	623b      	str	r3, [r7, #32]
          while (i < length && (length - i) >= 4)
 800577a:	6a3a      	ldr	r2, [r7, #32]
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	429a      	cmp	r2, r3
 8005780:	d206      	bcs.n	8005790 <USBH_MIDI_Process+0x10c>
 8005782:	697a      	ldr	r2, [r7, #20]
 8005784:	6a3b      	ldr	r3, [r7, #32]
 8005786:	1ad3      	subs	r3, r2, r3
 8005788:	2b03      	cmp	r3, #3
 800578a:	d8cf      	bhi.n	800572c <USBH_MIDI_Process+0xa8>
 800578c:	e000      	b.n	8005790 <USBH_MIDI_Process+0x10c>
              break;  // drop remaining events
 800578e:	bf00      	nop
          }
          uint32_t eventsAdded = i / 4;
 8005790:	6a3b      	ldr	r3, [r7, #32]
 8005792:	089b      	lsrs	r3, r3, #2
 8005794:	60fb      	str	r3, [r7, #12]
          if (eventsAdded > 0)
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2b00      	cmp	r3, #0
 800579a:	d003      	beq.n	80057a4 <USBH_MIDI_Process+0x120>
          {
            printf("USBH_MIDI_Process: Added %lu MIDI events to FIFO\r\n", (unsigned long)eventsAdded);
 800579c:	68f9      	ldr	r1, [r7, #12]
 800579e:	4836      	ldr	r0, [pc, #216]	@ (8005878 <USBH_MIDI_Process+0x1f4>)
 80057a0:	f002 fa08 	bl	8007bb4 <iprintf>
          }
          if (i < length)
 80057a4:	6a3a      	ldr	r2, [r7, #32]
 80057a6:	697b      	ldr	r3, [r7, #20]
 80057a8:	429a      	cmp	r2, r3
 80057aa:	d210      	bcs.n	80057ce <USBH_MIDI_Process+0x14a>
          {
            printf("USBH_MIDI_Process: MIDI FIFO overflow, dropped %lu bytes\r\n",
                   (unsigned long)(length - i));
 80057ac:	697a      	ldr	r2, [r7, #20]
 80057ae:	6a3b      	ldr	r3, [r7, #32]
 80057b0:	1ad3      	subs	r3, r2, r3
            printf("USBH_MIDI_Process: MIDI FIFO overflow, dropped %lu bytes\r\n",
 80057b2:	4619      	mov	r1, r3
 80057b4:	4831      	ldr	r0, [pc, #196]	@ (800587c <USBH_MIDI_Process+0x1f8>)
 80057b6:	f002 f9fd 	bl	8007bb4 <iprintf>
        {
 80057ba:	e008      	b.n	80057ce <USBH_MIDI_Process+0x14a>
          }
        }
        else if (length > USBH_MIDI_MAX_PACKET_SIZE)
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	2b40      	cmp	r3, #64	@ 0x40
 80057c0:	d906      	bls.n	80057d0 <USBH_MIDI_Process+0x14c>
        {
          /* Received packet larger than our buffer (should not happen in FS) */
          printf("USBH_MIDI_Process: Packet size %lu exceeds max %d, ignoring\r\n",
 80057c2:	2240      	movs	r2, #64	@ 0x40
 80057c4:	6979      	ldr	r1, [r7, #20]
 80057c6:	482e      	ldr	r0, [pc, #184]	@ (8005880 <USBH_MIDI_Process+0x1fc>)
 80057c8:	f002 f9f4 	bl	8007bb4 <iprintf>
 80057cc:	e000      	b.n	80057d0 <USBH_MIDI_Process+0x14c>
        {
 80057ce:	bf00      	nop
                 (unsigned long)length, USBH_MIDI_MAX_PACKET_SIZE);
        }
        /* Submit a new read transfer immediately to continue polling */
        USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	f103 0109 	add.w	r1, r3, #9
 80057d6:	69fb      	ldr	r3, [r7, #28]
 80057d8:	889a      	ldrh	r2, [r3, #4]
 80057da:	69fb      	ldr	r3, [r7, #28]
 80057dc:	781b      	ldrb	r3, [r3, #0]
 80057de:	6878      	ldr	r0, [r7, #4]
 80057e0:	f001 fc5b 	bl	800709a <USBH_BulkReceiveData>
                             MIDI_Handle->InEpSize, MIDI_Handle->InPipe);
        /* Stay in MIDI_TRANSFER state */
        status = USBH_OK;
 80057e4:	2300      	movs	r3, #0
 80057e6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      {
        /* URB_BUSY or NOTREADY: no new data yet, keep waiting */
        status = USBH_BUSY;
        // (No log here to avoid excessive output on each poll cycle)
      }
      break;
 80057ea:	e038      	b.n	800585e <USBH_MIDI_Process+0x1da>
      else if (urb_state == USBH_URB_STALL)
 80057ec:	69bb      	ldr	r3, [r7, #24]
 80057ee:	2b05      	cmp	r3, #5
 80057f0:	d119      	bne.n	8005826 <USBH_MIDI_Process+0x1a2>
               MIDI_Handle->InEp);
 80057f2:	69fb      	ldr	r3, [r7, #28]
 80057f4:	789b      	ldrb	r3, [r3, #2]
        printf("USBH_MIDI_Process: IN endpoint 0x%02X stalled, clearing halt condition\r\n",
 80057f6:	4619      	mov	r1, r3
 80057f8:	4822      	ldr	r0, [pc, #136]	@ (8005884 <USBH_MIDI_Process+0x200>)
 80057fa:	f002 f9db 	bl	8007bb4 <iprintf>
        USBH_ClrFeature(phost, MIDI_Handle->InEp);  // clear stall on the IN endpoint
 80057fe:	69fb      	ldr	r3, [r7, #28]
 8005800:	789b      	ldrb	r3, [r3, #2]
 8005802:	4619      	mov	r1, r3
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f000 ff03 	bl	8006610 <USBH_ClrFeature>
        USBH_BulkReceiveData(phost, MIDI_Handle->RxBuffer,
 800580a:	69fb      	ldr	r3, [r7, #28]
 800580c:	f103 0109 	add.w	r1, r3, #9
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	889a      	ldrh	r2, [r3, #4]
 8005814:	69fb      	ldr	r3, [r7, #28]
 8005816:	781b      	ldrb	r3, [r3, #0]
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f001 fc3e 	bl	800709a <USBH_BulkReceiveData>
        status = USBH_OK;
 800581e:	2300      	movs	r3, #0
 8005820:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8005824:	e01b      	b.n	800585e <USBH_MIDI_Process+0x1da>
      else if (urb_state == USBH_URB_ERROR)
 8005826:	69bb      	ldr	r3, [r7, #24]
 8005828:	2b04      	cmp	r3, #4
 800582a:	d109      	bne.n	8005840 <USBH_MIDI_Process+0x1bc>
        MIDI_Handle->state = MIDI_ERROR;
 800582c:	69fb      	ldr	r3, [r7, #28]
 800582e:	2202      	movs	r2, #2
 8005830:	721a      	strb	r2, [r3, #8]
        printf("USBH_MIDI_Process: USB transfer error, state -> MIDI_ERROR\r\n");
 8005832:	4815      	ldr	r0, [pc, #84]	@ (8005888 <USBH_MIDI_Process+0x204>)
 8005834:	f002 fa26 	bl	8007c84 <puts>
        status = USBH_FAIL;
 8005838:	2302      	movs	r3, #2
 800583a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800583e:	e00e      	b.n	800585e <USBH_MIDI_Process+0x1da>
        status = USBH_BUSY;
 8005840:	2301      	movs	r3, #1
 8005842:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8005846:	e00a      	b.n	800585e <USBH_MIDI_Process+0x1da>

    case MIDI_ERROR:
      /* Error state - no recovery implemented */
      printf("USBH_MIDI_Process: State=MIDI_ERROR, unrecoverable error\r\n");
 8005848:	4810      	ldr	r0, [pc, #64]	@ (800588c <USBH_MIDI_Process+0x208>)
 800584a:	f002 fa1b 	bl	8007c84 <puts>
      status = USBH_FAIL;
 800584e:	2302      	movs	r3, #2
 8005850:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8005854:	e003      	b.n	800585e <USBH_MIDI_Process+0x1da>

    default:
      status = USBH_FAIL;
 8005856:	2302      	movs	r3, #2
 8005858:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 800585c:	bf00      	nop
  }

  return status;
 800585e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8005862:	4618      	mov	r0, r3
 8005864:	3728      	adds	r7, #40	@ 0x28
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}
 800586a:	bf00      	nop
 800586c:	080091e8 	.word	0x080091e8
 8005870:	08009224 	.word	0x08009224
 8005874:	08009264 	.word	0x08009264
 8005878:	08009298 	.word	0x08009298
 800587c:	080092cc 	.word	0x080092cc
 8005880:	08009308 	.word	0x08009308
 8005884:	08009348 	.word	0x08009348
 8005888:	08009394 	.word	0x08009394
 800588c:	080093d0 	.word	0x080093d0

08005890 <USBH_MIDI_SOFProcess>:

/* USBH_MIDI_SOFProcess: not used (included for completeness) */
static USBH_StatusTypeDef USBH_MIDI_SOFProcess(USBH_HandleTypeDef *phost)
{
 8005890:	b480      	push	{r7}
 8005892:	b083      	sub	sp, #12
 8005894:	af00      	add	r7, sp, #0
 8005896:	6078      	str	r0, [r7, #4]
  /* No periodic SOF handling needed for this class */
  return USBH_OK;
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	370c      	adds	r7, #12
 800589e:	46bd      	mov	sp, r7
 80058a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a4:	4770      	bx	lr

080058a6 <USBH_MIDI_GetEvent>:

/* Public API function to get a MIDI event from the FIFO */
USBH_StatusTypeDef USBH_MIDI_GetEvent(USBH_HandleTypeDef *phost, uint8_t *event_buf)
{
 80058a6:	b480      	push	{r7}
 80058a8:	b085      	sub	sp, #20
 80058aa:	af00      	add	r7, sp, #0
 80058ac:	6078      	str	r0, [r7, #4]
 80058ae:	6039      	str	r1, [r7, #0]
  MIDI_HandleTypeDef *MIDI_Handle = (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80058b6:	69db      	ldr	r3, [r3, #28]
 80058b8:	60bb      	str	r3, [r7, #8]
  if (MIDI_Handle == NULL)
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d101      	bne.n	80058c4 <USBH_MIDI_GetEvent+0x1e>
  {
    return USBH_FAIL;  // Class not initialized or device not connected
 80058c0:	2302      	movs	r3, #2
 80058c2:	e030      	b.n	8005926 <USBH_MIDI_GetEvent+0x80>
  }
  /* Check FIFO */
  if (MIDI_Handle->EventFIFOHead == MIDI_Handle->EventFIFOTail)
 80058c4:	68bb      	ldr	r3, [r7, #8]
 80058c6:	f8b3 208a 	ldrh.w	r2, [r3, #138]	@ 0x8a
 80058ca:	68bb      	ldr	r3, [r7, #8]
 80058cc:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 80058d0:	429a      	cmp	r2, r3
 80058d2:	d101      	bne.n	80058d8 <USBH_MIDI_GetEvent+0x32>
  {
    // FIFO empty
    return USBH_FAIL;
 80058d4:	2302      	movs	r3, #2
 80058d6:	e026      	b.n	8005926 <USBH_MIDI_GetEvent+0x80>
  }
  /* Copy one 4-byte event from FIFO to user buffer */
  for (uint8_t j = 0; j < 4; j++)
 80058d8:	2300      	movs	r3, #0
 80058da:	73fb      	strb	r3, [r7, #15]
 80058dc:	e010      	b.n	8005900 <USBH_MIDI_GetEvent+0x5a>
  {
    event_buf[j] = MIDI_Handle->EventFIFO[MIDI_Handle->EventFIFOTail + j];
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 80058e4:	461a      	mov	r2, r3
 80058e6:	7bfb      	ldrb	r3, [r7, #15]
 80058e8:	441a      	add	r2, r3
 80058ea:	7bfb      	ldrb	r3, [r7, #15]
 80058ec:	6839      	ldr	r1, [r7, #0]
 80058ee:	440b      	add	r3, r1
 80058f0:	68b9      	ldr	r1, [r7, #8]
 80058f2:	440a      	add	r2, r1
 80058f4:	f892 2049 	ldrb.w	r2, [r2, #73]	@ 0x49
 80058f8:	701a      	strb	r2, [r3, #0]
  for (uint8_t j = 0; j < 4; j++)
 80058fa:	7bfb      	ldrb	r3, [r7, #15]
 80058fc:	3301      	adds	r3, #1
 80058fe:	73fb      	strb	r3, [r7, #15]
 8005900:	7bfb      	ldrb	r3, [r7, #15]
 8005902:	2b03      	cmp	r3, #3
 8005904:	d9eb      	bls.n	80058de <USBH_MIDI_GetEvent+0x38>
  }
  /* Advance tail index by 4 (one event) */
  MIDI_Handle->EventFIFOTail = (MIDI_Handle->EventFIFOTail + 4) % USBH_MIDI_EVENT_FIFO_SIZE;
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	f8b3 308c 	ldrh.w	r3, [r3, #140]	@ 0x8c
 800590c:	3304      	adds	r3, #4
 800590e:	425a      	negs	r2, r3
 8005910:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005914:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8005918:	bf58      	it	pl
 800591a:	4253      	negpl	r3, r2
 800591c:	b29a      	uxth	r2, r3
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
  return USBH_OK;
 8005924:	2300      	movs	r3, #0
}
 8005926:	4618      	mov	r0, r3
 8005928:	3714      	adds	r7, #20
 800592a:	46bd      	mov	sp, r7
 800592c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005930:	4770      	bx	lr

08005932 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8005932:	b580      	push	{r7, lr}
 8005934:	b084      	sub	sp, #16
 8005936:	af00      	add	r7, sp, #0
 8005938:	60f8      	str	r0, [r7, #12]
 800593a:	60b9      	str	r1, [r7, #8]
 800593c:	4613      	mov	r3, r2
 800593e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d101      	bne.n	800594a <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8005946:	2302      	movs	r3, #2
 8005948:	e029      	b.n	800599e <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	79fa      	ldrb	r2, [r7, #7]
 800594e:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	2200      	movs	r2, #0
 8005956:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	2200      	movs	r2, #0
 800595e:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8005962:	68f8      	ldr	r0, [r7, #12]
 8005964:	f000 f81f 	bl	80059a6 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2200      	movs	r2, #0
 800596c:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2200      	movs	r2, #0
 8005974:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2200      	movs	r2, #0
 800597c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	2200      	movs	r2, #0
 8005984:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8005988:	68bb      	ldr	r3, [r7, #8]
 800598a:	2b00      	cmp	r3, #0
 800598c:	d003      	beq.n	8005996 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	68ba      	ldr	r2, [r7, #8]
 8005992:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8005996:	68f8      	ldr	r0, [r7, #12]
 8005998:	f001 fdbe 	bl	8007518 <USBH_LL_Init>

  return USBH_OK;
 800599c:	2300      	movs	r3, #0
}
 800599e:	4618      	mov	r0, r3
 80059a0:	3710      	adds	r7, #16
 80059a2:	46bd      	mov	sp, r7
 80059a4:	bd80      	pop	{r7, pc}

080059a6 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 80059a6:	b580      	push	{r7, lr}
 80059a8:	b084      	sub	sp, #16
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80059ae:	2300      	movs	r3, #0
 80059b0:	60fb      	str	r3, [r7, #12]
 80059b2:	e009      	b.n	80059c8 <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 80059b4:	687a      	ldr	r2, [r7, #4]
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	33e0      	adds	r3, #224	@ 0xe0
 80059ba:	009b      	lsls	r3, r3, #2
 80059bc:	4413      	add	r3, r2
 80059be:	2200      	movs	r2, #0
 80059c0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	3301      	adds	r3, #1
 80059c6:	60fb      	str	r3, [r7, #12]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	2b0f      	cmp	r3, #15
 80059cc:	d9f2      	bls.n	80059b4 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80059ce:	2300      	movs	r3, #0
 80059d0:	60fb      	str	r3, [r7, #12]
 80059d2:	e009      	b.n	80059e8 <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 80059d4:	687a      	ldr	r2, [r7, #4]
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	4413      	add	r3, r2
 80059da:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80059de:	2200      	movs	r2, #0
 80059e0:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	3301      	adds	r3, #1
 80059e6:	60fb      	str	r3, [r7, #12]
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80059ee:	d3f1      	bcc.n	80059d4 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2200      	movs	r2, #0
 80059f4:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2200      	movs	r2, #0
 80059fa:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2201      	movs	r2, #1
 8005a00:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2200      	movs	r2, #0
 8005a06:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2240      	movs	r2, #64	@ 0x40
 8005a14:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	2200      	movs	r2, #0
 8005a1a:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2200      	movs	r2, #0
 8005a20:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2200      	movs	r2, #0
 8005a38:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	331c      	adds	r3, #28
 8005a40:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005a44:	2100      	movs	r1, #0
 8005a46:	4618      	mov	r0, r3
 8005a48:	f002 fa32 	bl	8007eb0 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8005a52:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005a56:	2100      	movs	r1, #0
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f002 fa29 	bl	8007eb0 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8005a64:	2212      	movs	r2, #18
 8005a66:	2100      	movs	r1, #0
 8005a68:	4618      	mov	r0, r3
 8005a6a:	f002 fa21 	bl	8007eb0 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8005a74:	223e      	movs	r2, #62	@ 0x3e
 8005a76:	2100      	movs	r1, #0
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f002 fa19 	bl	8007eb0 <memset>

  return USBH_OK;
 8005a7e:	2300      	movs	r3, #0
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3710      	adds	r7, #16
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b085      	sub	sp, #20
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
 8005a90:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8005a92:	2300      	movs	r3, #0
 8005a94:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d016      	beq.n	8005aca <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d10e      	bne.n	8005ac4 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8005aac:	1c59      	adds	r1, r3, #1
 8005aae:	687a      	ldr	r2, [r7, #4]
 8005ab0:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8005ab4:	687a      	ldr	r2, [r7, #4]
 8005ab6:	33de      	adds	r3, #222	@ 0xde
 8005ab8:	6839      	ldr	r1, [r7, #0]
 8005aba:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8005abe:	2300      	movs	r3, #0
 8005ac0:	73fb      	strb	r3, [r7, #15]
 8005ac2:	e004      	b.n	8005ace <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8005ac4:	2302      	movs	r3, #2
 8005ac6:	73fb      	strb	r3, [r7, #15]
 8005ac8:	e001      	b.n	8005ace <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8005aca:	2302      	movs	r3, #2
 8005acc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005ace:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	3714      	adds	r7, #20
 8005ad4:	46bd      	mov	sp, r7
 8005ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ada:	4770      	bx	lr

08005adc <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b082      	sub	sp, #8
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8005ae4:	6878      	ldr	r0, [r7, #4]
 8005ae6:	f001 fd53 	bl	8007590 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8005aea:	2101      	movs	r1, #1
 8005aec:	6878      	ldr	r0, [r7, #4]
 8005aee:	f001 fe6c 	bl	80077ca <USBH_LL_DriverVBUS>

  return USBH_OK;
 8005af2:	2300      	movs	r3, #0
}
 8005af4:	4618      	mov	r0, r3
 8005af6:	3708      	adds	r7, #8
 8005af8:	46bd      	mov	sp, r7
 8005afa:	bd80      	pop	{r7, pc}

08005afc <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b088      	sub	sp, #32
 8005b00:	af04      	add	r7, sp, #16
 8005b02:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8005b04:	2302      	movs	r3, #2
 8005b06:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8005b08:	2300      	movs	r3, #0
 8005b0a:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if ((phost->device.is_disconnected == 1U)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8005b12:	b2db      	uxtb	r3, r3
 8005b14:	2b01      	cmp	r3, #1
 8005b16:	d005      	beq.n	8005b24 <USBH_Process+0x28>
      || (phost->device.is_ReEnumerated == 1U))
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8005b1e:	b2db      	uxtb	r3, r3
 8005b20:	2b01      	cmp	r3, #1
 8005b22:	d102      	bne.n	8005b2a <USBH_Process+0x2e>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	2203      	movs	r2, #3
 8005b28:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	781b      	ldrb	r3, [r3, #0]
 8005b2e:	b2db      	uxtb	r3, r3
 8005b30:	2b0b      	cmp	r3, #11
 8005b32:	f200 81bc 	bhi.w	8005eae <USBH_Process+0x3b2>
 8005b36:	a201      	add	r2, pc, #4	@ (adr r2, 8005b3c <USBH_Process+0x40>)
 8005b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b3c:	08005b6d 	.word	0x08005b6d
 8005b40:	08005b9f 	.word	0x08005b9f
 8005b44:	08005c09 	.word	0x08005c09
 8005b48:	08005e49 	.word	0x08005e49
 8005b4c:	08005eaf 	.word	0x08005eaf
 8005b50:	08005ca9 	.word	0x08005ca9
 8005b54:	08005def 	.word	0x08005def
 8005b58:	08005cdf 	.word	0x08005cdf
 8005b5c:	08005cff 	.word	0x08005cff
 8005b60:	08005d1d 	.word	0x08005d1d
 8005b64:	08005d61 	.word	0x08005d61
 8005b68:	08005e31 	.word	0x08005e31
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8005b72:	b2db      	uxtb	r3, r3
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	f000 819c 	beq.w	8005eb2 <USBH_Process+0x3b6>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8005b80:	20c8      	movs	r0, #200	@ 0xc8
 8005b82:	f001 fe60 	bl	8007846 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f001 fd5f 	bl	800764a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8005b9c:	e189      	b.n	8005eb2 <USBH_Process+0x3b6>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8005ba4:	b2db      	uxtb	r3, r3
 8005ba6:	2b01      	cmp	r3, #1
 8005ba8:	d107      	bne.n	8005bba <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	2200      	movs	r2, #0
 8005bae:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2202      	movs	r2, #2
 8005bb6:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8005bb8:	e18a      	b.n	8005ed0 <USBH_Process+0x3d4>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005bc0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005bc4:	d914      	bls.n	8005bf0 <USBH_Process+0xf4>
          phost->device.RstCnt++;
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8005bcc:	3301      	adds	r3, #1
 8005bce:	b2da      	uxtb	r2, r3
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8005bdc:	2b03      	cmp	r3, #3
 8005bde:	d903      	bls.n	8005be8 <USBH_Process+0xec>
            phost->gState = HOST_ABORT_STATE;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	220d      	movs	r2, #13
 8005be4:	701a      	strb	r2, [r3, #0]
      break;
 8005be6:	e173      	b.n	8005ed0 <USBH_Process+0x3d4>
            phost->gState = HOST_IDLE;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2200      	movs	r2, #0
 8005bec:	701a      	strb	r2, [r3, #0]
      break;
 8005bee:	e16f      	b.n	8005ed0 <USBH_Process+0x3d4>
          phost->Timeout += 10U;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8005bf6:	f103 020a 	add.w	r2, r3, #10
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 8005c00:	200a      	movs	r0, #10
 8005c02:	f001 fe20 	bl	8007846 <USBH_Delay>
      break;
 8005c06:	e163      	b.n	8005ed0 <USBH_Process+0x3d4>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d005      	beq.n	8005c1e <USBH_Process+0x122>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005c18:	2104      	movs	r1, #4
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8005c1e:	2064      	movs	r0, #100	@ 0x64
 8005c20:	f001 fe11 	bl	8007846 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8005c24:	6878      	ldr	r0, [r7, #4]
 8005c26:	f001 fce9 	bl	80075fc <USBH_LL_GetSpeed>
 8005c2a:	4603      	mov	r3, r0
 8005c2c:	461a      	mov	r2, r3
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	2205      	movs	r2, #5
 8005c38:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8005c3a:	2100      	movs	r1, #0
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f001 fa79 	bl	8007134 <USBH_AllocPipe>
 8005c42:	4603      	mov	r3, r0
 8005c44:	461a      	mov	r2, r3
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8005c4a:	2180      	movs	r1, #128	@ 0x80
 8005c4c:	6878      	ldr	r0, [r7, #4]
 8005c4e:	f001 fa71 	bl	8007134 <USBH_AllocPipe>
 8005c52:	4603      	mov	r3, r0
 8005c54:	461a      	mov	r2, r3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	7919      	ldrb	r1, [r3, #4]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8005c6a:	687a      	ldr	r2, [r7, #4]
 8005c6c:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8005c6e:	9202      	str	r2, [sp, #8]
 8005c70:	2200      	movs	r2, #0
 8005c72:	9201      	str	r2, [sp, #4]
 8005c74:	9300      	str	r3, [sp, #0]
 8005c76:	4603      	mov	r3, r0
 8005c78:	2280      	movs	r2, #128	@ 0x80
 8005c7a:	6878      	ldr	r0, [r7, #4]
 8005c7c:	f001 fa2b 	bl	80070d6 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	7959      	ldrb	r1, [r3, #5]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8005c94:	9202      	str	r2, [sp, #8]
 8005c96:	2200      	movs	r2, #0
 8005c98:	9201      	str	r2, [sp, #4]
 8005c9a:	9300      	str	r3, [sp, #0]
 8005c9c:	4603      	mov	r3, r0
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	6878      	ldr	r0, [r7, #4]
 8005ca2:	f001 fa18 	bl	80070d6 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8005ca6:	e113      	b.n	8005ed0 <USBH_Process+0x3d4>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	f000 f917 	bl	8005edc <USBH_HandleEnum>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8005cb2:	7bbb      	ldrb	r3, [r7, #14]
 8005cb4:	b2db      	uxtb	r3, r3
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	f040 80fd 	bne.w	8005eb6 <USBH_Process+0x3ba>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8005cca:	2b01      	cmp	r3, #1
 8005ccc:	d103      	bne.n	8005cd6 <USBH_Process+0x1da>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2208      	movs	r2, #8
 8005cd2:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8005cd4:	e0ef      	b.n	8005eb6 <USBH_Process+0x3ba>
          phost->gState = HOST_INPUT;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2207      	movs	r2, #7
 8005cda:	701a      	strb	r2, [r3, #0]
      break;
 8005cdc:	e0eb      	b.n	8005eb6 <USBH_Process+0x3ba>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	f000 80e8 	beq.w	8005eba <USBH_Process+0x3be>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005cf0:	2101      	movs	r1, #1
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2208      	movs	r2, #8
 8005cfa:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8005cfc:	e0dd      	b.n	8005eba <USBH_Process+0x3be>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8005d04:	4619      	mov	r1, r3
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f000 fc3b 	bl	8006582 <USBH_SetCfg>
 8005d0c:	4603      	mov	r3, r0
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	f040 80d5 	bne.w	8005ebe <USBH_Process+0x3c2>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2209      	movs	r2, #9
 8005d18:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8005d1a:	e0d0      	b.n	8005ebe <USBH_Process+0x3c2>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8005d22:	f003 0320 	and.w	r3, r3, #32
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d016      	beq.n	8005d58 <USBH_Process+0x25c>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8005d2a:	2101      	movs	r1, #1
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	f000 fc4b 	bl	80065c8 <USBH_SetFeature>
 8005d32:	4603      	mov	r3, r0
 8005d34:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8005d36:	7bbb      	ldrb	r3, [r7, #14]
 8005d38:	b2db      	uxtb	r3, r3
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d103      	bne.n	8005d46 <USBH_Process+0x24a>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	220a      	movs	r2, #10
 8005d42:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8005d44:	e0bd      	b.n	8005ec2 <USBH_Process+0x3c6>
        else if (status == USBH_NOT_SUPPORTED)
 8005d46:	7bbb      	ldrb	r3, [r7, #14]
 8005d48:	b2db      	uxtb	r3, r3
 8005d4a:	2b03      	cmp	r3, #3
 8005d4c:	f040 80b9 	bne.w	8005ec2 <USBH_Process+0x3c6>
          phost->gState = HOST_CHECK_CLASS;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	220a      	movs	r2, #10
 8005d54:	701a      	strb	r2, [r3, #0]
      break;
 8005d56:	e0b4      	b.n	8005ec2 <USBH_Process+0x3c6>
        phost->gState = HOST_CHECK_CLASS;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	220a      	movs	r2, #10
 8005d5c:	701a      	strb	r2, [r3, #0]
      break;
 8005d5e:	e0b0      	b.n	8005ec2 <USBH_Process+0x3c6>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	f000 80ad 	beq.w	8005ec6 <USBH_Process+0x3ca>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8005d74:	2300      	movs	r3, #0
 8005d76:	73fb      	strb	r3, [r7, #15]
 8005d78:	e016      	b.n	8005da8 <USBH_Process+0x2ac>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8005d7a:	7bfa      	ldrb	r2, [r7, #15]
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	32de      	adds	r2, #222	@ 0xde
 8005d80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005d84:	791a      	ldrb	r2, [r3, #4]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8005d8c:	429a      	cmp	r2, r3
 8005d8e:	d108      	bne.n	8005da2 <USBH_Process+0x2a6>
          {
            phost->pActiveClass = phost->pClass[idx];
 8005d90:	7bfa      	ldrb	r2, [r7, #15]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	32de      	adds	r2, #222	@ 0xde
 8005d96:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 8005da0:	e005      	b.n	8005dae <USBH_Process+0x2b2>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8005da2:	7bfb      	ldrb	r3, [r7, #15]
 8005da4:	3301      	adds	r3, #1
 8005da6:	73fb      	strb	r3, [r7, #15]
 8005da8:	7bfb      	ldrb	r3, [r7, #15]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d0e5      	beq.n	8005d7a <USBH_Process+0x27e>
          }
        }

        if (phost->pActiveClass != NULL)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d016      	beq.n	8005de6 <USBH_Process+0x2ea>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005dbe:	689b      	ldr	r3, [r3, #8]
 8005dc0:	6878      	ldr	r0, [r7, #4]
 8005dc2:	4798      	blx	r3
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d109      	bne.n	8005dde <USBH_Process+0x2e2>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2206      	movs	r2, #6
 8005dce:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005dd6:	2103      	movs	r1, #3
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8005ddc:	e073      	b.n	8005ec6 <USBH_Process+0x3ca>
            phost->gState = HOST_ABORT_STATE;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	220d      	movs	r2, #13
 8005de2:	701a      	strb	r2, [r3, #0]
      break;
 8005de4:	e06f      	b.n	8005ec6 <USBH_Process+0x3ca>
          phost->gState = HOST_ABORT_STATE;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	220d      	movs	r2, #13
 8005dea:	701a      	strb	r2, [r3, #0]
      break;
 8005dec:	e06b      	b.n	8005ec6 <USBH_Process+0x3ca>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d017      	beq.n	8005e28 <USBH_Process+0x32c>
      {
        status = phost->pActiveClass->Requests(phost);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005dfe:	691b      	ldr	r3, [r3, #16]
 8005e00:	6878      	ldr	r0, [r7, #4]
 8005e02:	4798      	blx	r3
 8005e04:	4603      	mov	r3, r0
 8005e06:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8005e08:	7bbb      	ldrb	r3, [r7, #14]
 8005e0a:	b2db      	uxtb	r3, r3
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d103      	bne.n	8005e18 <USBH_Process+0x31c>
        {
          phost->gState = HOST_CLASS;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	220b      	movs	r2, #11
 8005e14:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8005e16:	e058      	b.n	8005eca <USBH_Process+0x3ce>
        else if (status == USBH_FAIL)
 8005e18:	7bbb      	ldrb	r3, [r7, #14]
 8005e1a:	b2db      	uxtb	r3, r3
 8005e1c:	2b02      	cmp	r3, #2
 8005e1e:	d154      	bne.n	8005eca <USBH_Process+0x3ce>
          phost->gState = HOST_ABORT_STATE;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	220d      	movs	r2, #13
 8005e24:	701a      	strb	r2, [r3, #0]
      break;
 8005e26:	e050      	b.n	8005eca <USBH_Process+0x3ce>
        phost->gState = HOST_ABORT_STATE;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	220d      	movs	r2, #13
 8005e2c:	701a      	strb	r2, [r3, #0]
      break;
 8005e2e:	e04c      	b.n	8005eca <USBH_Process+0x3ce>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d049      	beq.n	8005ece <USBH_Process+0x3d2>
      {
        phost->pActiveClass->BgndProcess(phost);
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005e40:	695b      	ldr	r3, [r3, #20]
 8005e42:	6878      	ldr	r0, [r7, #4]
 8005e44:	4798      	blx	r3
      }
      break;
 8005e46:	e042      	b.n	8005ece <USBH_Process+0x3d2>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	2200      	movs	r2, #0
 8005e4c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d009      	beq.n	8005e6e <USBH_Process+0x372>
      {
        phost->pActiveClass->DeInit(phost);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8005e60:	68db      	ldr	r3, [r3, #12]
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      (void)DeInitStateMachine(phost);
 8005e6e:	6878      	ldr	r0, [r7, #4]
 8005e70:	f7ff fd99 	bl	80059a6 <DeInitStateMachine>

      if (phost->pUser != NULL)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d005      	beq.n	8005e8a <USBH_Process+0x38e>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8005e84:	2105      	movs	r1, #5
 8005e86:	6878      	ldr	r0, [r7, #4]
 8005e88:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	d107      	bne.n	8005ea6 <USBH_Process+0x3aa>
      {
        phost->device.is_ReEnumerated = 0U;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f7ff fe1c 	bl	8005adc <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8005ea4:	e014      	b.n	8005ed0 <USBH_Process+0x3d4>
        (void)USBH_LL_Start(phost);
 8005ea6:	6878      	ldr	r0, [r7, #4]
 8005ea8:	f001 fb72 	bl	8007590 <USBH_LL_Start>
      break;
 8005eac:	e010      	b.n	8005ed0 <USBH_Process+0x3d4>

    case HOST_ABORT_STATE:
    default :
      break;
 8005eae:	bf00      	nop
 8005eb0:	e00e      	b.n	8005ed0 <USBH_Process+0x3d4>
      break;
 8005eb2:	bf00      	nop
 8005eb4:	e00c      	b.n	8005ed0 <USBH_Process+0x3d4>
      break;
 8005eb6:	bf00      	nop
 8005eb8:	e00a      	b.n	8005ed0 <USBH_Process+0x3d4>
    break;
 8005eba:	bf00      	nop
 8005ebc:	e008      	b.n	8005ed0 <USBH_Process+0x3d4>
      break;
 8005ebe:	bf00      	nop
 8005ec0:	e006      	b.n	8005ed0 <USBH_Process+0x3d4>
      break;
 8005ec2:	bf00      	nop
 8005ec4:	e004      	b.n	8005ed0 <USBH_Process+0x3d4>
      break;
 8005ec6:	bf00      	nop
 8005ec8:	e002      	b.n	8005ed0 <USBH_Process+0x3d4>
      break;
 8005eca:	bf00      	nop
 8005ecc:	e000      	b.n	8005ed0 <USBH_Process+0x3d4>
      break;
 8005ece:	bf00      	nop
  }
  return USBH_OK;
 8005ed0:	2300      	movs	r3, #0
}
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	3710      	adds	r7, #16
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	bf00      	nop

08005edc <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8005edc:	b580      	push	{r7, lr}
 8005ede:	b088      	sub	sp, #32
 8005ee0:	af04      	add	r7, sp, #16
 8005ee2:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8005ee8:	2301      	movs	r3, #1
 8005eea:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	785b      	ldrb	r3, [r3, #1]
 8005ef0:	2b07      	cmp	r3, #7
 8005ef2:	f200 81bd 	bhi.w	8006270 <USBH_HandleEnum+0x394>
 8005ef6:	a201      	add	r2, pc, #4	@ (adr r2, 8005efc <USBH_HandleEnum+0x20>)
 8005ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005efc:	08005f1d 	.word	0x08005f1d
 8005f00:	08005fd7 	.word	0x08005fd7
 8005f04:	08006041 	.word	0x08006041
 8005f08:	080060cb 	.word	0x080060cb
 8005f0c:	08006135 	.word	0x08006135
 8005f10:	080061a5 	.word	0x080061a5
 8005f14:	080061eb 	.word	0x080061eb
 8005f18:	08006231 	.word	0x08006231
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8005f1c:	2108      	movs	r1, #8
 8005f1e:	6878      	ldr	r0, [r7, #4]
 8005f20:	f000 fa4c 	bl	80063bc <USBH_Get_DevDesc>
 8005f24:	4603      	mov	r3, r0
 8005f26:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8005f28:	7bbb      	ldrb	r3, [r7, #14]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d12e      	bne.n	8005f8c <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	7919      	ldrb	r1, [r3, #4]
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8005f4e:	687a      	ldr	r2, [r7, #4]
 8005f50:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8005f52:	9202      	str	r2, [sp, #8]
 8005f54:	2200      	movs	r2, #0
 8005f56:	9201      	str	r2, [sp, #4]
 8005f58:	9300      	str	r3, [sp, #0]
 8005f5a:	4603      	mov	r3, r0
 8005f5c:	2280      	movs	r2, #128	@ 0x80
 8005f5e:	6878      	ldr	r0, [r7, #4]
 8005f60:	f001 f8b9 	bl	80070d6 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	7959      	ldrb	r1, [r3, #5]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8005f74:	687a      	ldr	r2, [r7, #4]
 8005f76:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8005f78:	9202      	str	r2, [sp, #8]
 8005f7a:	2200      	movs	r2, #0
 8005f7c:	9201      	str	r2, [sp, #4]
 8005f7e:	9300      	str	r3, [sp, #0]
 8005f80:	4603      	mov	r3, r0
 8005f82:	2200      	movs	r2, #0
 8005f84:	6878      	ldr	r0, [r7, #4]
 8005f86:	f001 f8a6 	bl	80070d6 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8005f8a:	e173      	b.n	8006274 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005f8c:	7bbb      	ldrb	r3, [r7, #14]
 8005f8e:	2b03      	cmp	r3, #3
 8005f90:	f040 8170 	bne.w	8006274 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005f9a:	3301      	adds	r3, #1
 8005f9c:	b2da      	uxtb	r2, r3
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005faa:	2b03      	cmp	r3, #3
 8005fac:	d903      	bls.n	8005fb6 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	220d      	movs	r2, #13
 8005fb2:	701a      	strb	r2, [r3, #0]
      break;
 8005fb4:	e15e      	b.n	8006274 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	795b      	ldrb	r3, [r3, #5]
 8005fba:	4619      	mov	r1, r3
 8005fbc:	6878      	ldr	r0, [r7, #4]
 8005fbe:	f001 f8da 	bl	8007176 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	791b      	ldrb	r3, [r3, #4]
 8005fc6:	4619      	mov	r1, r3
 8005fc8:	6878      	ldr	r0, [r7, #4]
 8005fca:	f001 f8d4 	bl	8007176 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	701a      	strb	r2, [r3, #0]
      break;
 8005fd4:	e14e      	b.n	8006274 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8005fd6:	2112      	movs	r1, #18
 8005fd8:	6878      	ldr	r0, [r7, #4]
 8005fda:	f000 f9ef 	bl	80063bc <USBH_Get_DevDesc>
 8005fde:	4603      	mov	r3, r0
 8005fe0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8005fe2:	7bbb      	ldrb	r3, [r7, #14]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d103      	bne.n	8005ff0 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2202      	movs	r2, #2
 8005fec:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8005fee:	e143      	b.n	8006278 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8005ff0:	7bbb      	ldrb	r3, [r7, #14]
 8005ff2:	2b03      	cmp	r3, #3
 8005ff4:	f040 8140 	bne.w	8006278 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8005ffe:	3301      	adds	r3, #1
 8006000:	b2da      	uxtb	r2, r3
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800600e:	2b03      	cmp	r3, #3
 8006010:	d903      	bls.n	800601a <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	220d      	movs	r2, #13
 8006016:	701a      	strb	r2, [r3, #0]
      break;
 8006018:	e12e      	b.n	8006278 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	795b      	ldrb	r3, [r3, #5]
 800601e:	4619      	mov	r1, r3
 8006020:	6878      	ldr	r0, [r7, #4]
 8006022:	f001 f8a8 	bl	8007176 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	791b      	ldrb	r3, [r3, #4]
 800602a:	4619      	mov	r1, r3
 800602c:	6878      	ldr	r0, [r7, #4]
 800602e:	f001 f8a2 	bl	8007176 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2200      	movs	r2, #0
 8006036:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2200      	movs	r2, #0
 800603c:	701a      	strb	r2, [r3, #0]
      break;
 800603e:	e11b      	b.n	8006278 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8006040:	2101      	movs	r1, #1
 8006042:	6878      	ldr	r0, [r7, #4]
 8006044:	f000 fa79 	bl	800653a <USBH_SetAddress>
 8006048:	4603      	mov	r3, r0
 800604a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800604c:	7bbb      	ldrb	r3, [r7, #14]
 800604e:	2b00      	cmp	r3, #0
 8006050:	d130      	bne.n	80060b4 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8006052:	2002      	movs	r0, #2
 8006054:	f001 fbf7 	bl	8007846 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	2201      	movs	r2, #1
 800605c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2203      	movs	r2, #3
 8006064:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	7919      	ldrb	r1, [r3, #4]
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006076:	687a      	ldr	r2, [r7, #4]
 8006078:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800607a:	9202      	str	r2, [sp, #8]
 800607c:	2200      	movs	r2, #0
 800607e:	9201      	str	r2, [sp, #4]
 8006080:	9300      	str	r3, [sp, #0]
 8006082:	4603      	mov	r3, r0
 8006084:	2280      	movs	r2, #128	@ 0x80
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f001 f825 	bl	80070d6 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	7959      	ldrb	r1, [r3, #5]
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800609c:	687a      	ldr	r2, [r7, #4]
 800609e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80060a0:	9202      	str	r2, [sp, #8]
 80060a2:	2200      	movs	r2, #0
 80060a4:	9201      	str	r2, [sp, #4]
 80060a6:	9300      	str	r3, [sp, #0]
 80060a8:	4603      	mov	r3, r0
 80060aa:	2200      	movs	r2, #0
 80060ac:	6878      	ldr	r0, [r7, #4]
 80060ae:	f001 f812 	bl	80070d6 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80060b2:	e0e3      	b.n	800627c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80060b4:	7bbb      	ldrb	r3, [r7, #14]
 80060b6:	2b03      	cmp	r3, #3
 80060b8:	f040 80e0 	bne.w	800627c <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	220d      	movs	r2, #13
 80060c0:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2200      	movs	r2, #0
 80060c6:	705a      	strb	r2, [r3, #1]
      break;
 80060c8:	e0d8      	b.n	800627c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 80060ca:	2109      	movs	r1, #9
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f000 f9a1 	bl	8006414 <USBH_Get_CfgDesc>
 80060d2:	4603      	mov	r3, r0
 80060d4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80060d6:	7bbb      	ldrb	r3, [r7, #14]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d103      	bne.n	80060e4 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2204      	movs	r2, #4
 80060e0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80060e2:	e0cd      	b.n	8006280 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80060e4:	7bbb      	ldrb	r3, [r7, #14]
 80060e6:	2b03      	cmp	r3, #3
 80060e8:	f040 80ca 	bne.w	8006280 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80060f2:	3301      	adds	r3, #1
 80060f4:	b2da      	uxtb	r2, r3
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006102:	2b03      	cmp	r3, #3
 8006104:	d903      	bls.n	800610e <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	220d      	movs	r2, #13
 800610a:	701a      	strb	r2, [r3, #0]
      break;
 800610c:	e0b8      	b.n	8006280 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	795b      	ldrb	r3, [r3, #5]
 8006112:	4619      	mov	r1, r3
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f001 f82e 	bl	8007176 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	791b      	ldrb	r3, [r3, #4]
 800611e:	4619      	mov	r1, r3
 8006120:	6878      	ldr	r0, [r7, #4]
 8006122:	f001 f828 	bl	8007176 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2200      	movs	r2, #0
 800612a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2200      	movs	r2, #0
 8006130:	701a      	strb	r2, [r3, #0]
      break;
 8006132:	e0a5      	b.n	8006280 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800613a:	4619      	mov	r1, r3
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f000 f969 	bl	8006414 <USBH_Get_CfgDesc>
 8006142:	4603      	mov	r3, r0
 8006144:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006146:	7bbb      	ldrb	r3, [r7, #14]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d103      	bne.n	8006154 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2205      	movs	r2, #5
 8006150:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006152:	e097      	b.n	8006284 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006154:	7bbb      	ldrb	r3, [r7, #14]
 8006156:	2b03      	cmp	r3, #3
 8006158:	f040 8094 	bne.w	8006284 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006162:	3301      	adds	r3, #1
 8006164:	b2da      	uxtb	r2, r3
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8006172:	2b03      	cmp	r3, #3
 8006174:	d903      	bls.n	800617e <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	220d      	movs	r2, #13
 800617a:	701a      	strb	r2, [r3, #0]
      break;
 800617c:	e082      	b.n	8006284 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	795b      	ldrb	r3, [r3, #5]
 8006182:	4619      	mov	r1, r3
 8006184:	6878      	ldr	r0, [r7, #4]
 8006186:	f000 fff6 	bl	8007176 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	791b      	ldrb	r3, [r3, #4]
 800618e:	4619      	mov	r1, r3
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	f000 fff0 	bl	8007176 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2200      	movs	r2, #0
 800619a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2200      	movs	r2, #0
 80061a0:	701a      	strb	r2, [r3, #0]
      break;
 80061a2:	e06f      	b.n	8006284 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d019      	beq.n	80061e2 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 80061ba:	23ff      	movs	r3, #255	@ 0xff
 80061bc:	6878      	ldr	r0, [r7, #4]
 80061be:	f000 f953 	bl	8006468 <USBH_Get_StringDesc>
 80061c2:	4603      	mov	r3, r0
 80061c4:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80061c6:	7bbb      	ldrb	r3, [r7, #14]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d103      	bne.n	80061d4 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2206      	movs	r2, #6
 80061d0:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80061d2:	e059      	b.n	8006288 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80061d4:	7bbb      	ldrb	r3, [r7, #14]
 80061d6:	2b03      	cmp	r3, #3
 80061d8:	d156      	bne.n	8006288 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2206      	movs	r2, #6
 80061de:	705a      	strb	r2, [r3, #1]
      break;
 80061e0:	e052      	b.n	8006288 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2206      	movs	r2, #6
 80061e6:	705a      	strb	r2, [r3, #1]
      break;
 80061e8:	e04e      	b.n	8006288 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d019      	beq.n	8006228 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006200:	23ff      	movs	r3, #255	@ 0xff
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	f000 f930 	bl	8006468 <USBH_Get_StringDesc>
 8006208:	4603      	mov	r3, r0
 800620a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800620c:	7bbb      	ldrb	r3, [r7, #14]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d103      	bne.n	800621a <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2207      	movs	r2, #7
 8006216:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8006218:	e038      	b.n	800628c <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800621a:	7bbb      	ldrb	r3, [r7, #14]
 800621c:	2b03      	cmp	r3, #3
 800621e:	d135      	bne.n	800628c <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2207      	movs	r2, #7
 8006224:	705a      	strb	r2, [r3, #1]
      break;
 8006226:	e031      	b.n	800628c <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2207      	movs	r2, #7
 800622c:	705a      	strb	r2, [r3, #1]
      break;
 800622e:	e02d      	b.n	800628c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8006236:	2b00      	cmp	r3, #0
 8006238:	d017      	beq.n	800626a <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8006246:	23ff      	movs	r3, #255	@ 0xff
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	f000 f90d 	bl	8006468 <USBH_Get_StringDesc>
 800624e:	4603      	mov	r3, r0
 8006250:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006252:	7bbb      	ldrb	r3, [r7, #14]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d102      	bne.n	800625e <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8006258:	2300      	movs	r3, #0
 800625a:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800625c:	e018      	b.n	8006290 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800625e:	7bbb      	ldrb	r3, [r7, #14]
 8006260:	2b03      	cmp	r3, #3
 8006262:	d115      	bne.n	8006290 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8006264:	2300      	movs	r3, #0
 8006266:	73fb      	strb	r3, [r7, #15]
      break;
 8006268:	e012      	b.n	8006290 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800626a:	2300      	movs	r3, #0
 800626c:	73fb      	strb	r3, [r7, #15]
      break;
 800626e:	e00f      	b.n	8006290 <USBH_HandleEnum+0x3b4>

    default:
      break;
 8006270:	bf00      	nop
 8006272:	e00e      	b.n	8006292 <USBH_HandleEnum+0x3b6>
      break;
 8006274:	bf00      	nop
 8006276:	e00c      	b.n	8006292 <USBH_HandleEnum+0x3b6>
      break;
 8006278:	bf00      	nop
 800627a:	e00a      	b.n	8006292 <USBH_HandleEnum+0x3b6>
      break;
 800627c:	bf00      	nop
 800627e:	e008      	b.n	8006292 <USBH_HandleEnum+0x3b6>
      break;
 8006280:	bf00      	nop
 8006282:	e006      	b.n	8006292 <USBH_HandleEnum+0x3b6>
      break;
 8006284:	bf00      	nop
 8006286:	e004      	b.n	8006292 <USBH_HandleEnum+0x3b6>
      break;
 8006288:	bf00      	nop
 800628a:	e002      	b.n	8006292 <USBH_HandleEnum+0x3b6>
      break;
 800628c:	bf00      	nop
 800628e:	e000      	b.n	8006292 <USBH_HandleEnum+0x3b6>
      break;
 8006290:	bf00      	nop
  }
  return Status;
 8006292:	7bfb      	ldrb	r3, [r7, #15]
}
 8006294:	4618      	mov	r0, r3
 8006296:	3710      	adds	r7, #16
 8006298:	46bd      	mov	sp, r7
 800629a:	bd80      	pop	{r7, pc}

0800629c <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800629c:	b480      	push	{r7}
 800629e:	b083      	sub	sp, #12
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
 80062a4:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	683a      	ldr	r2, [r7, #0]
 80062aa:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 80062ae:	bf00      	nop
 80062b0:	370c      	adds	r7, #12
 80062b2:	46bd      	mov	sp, r7
 80062b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062b8:	4770      	bx	lr

080062ba <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 80062ba:	b580      	push	{r7, lr}
 80062bc:	b082      	sub	sp, #8
 80062be:	af00      	add	r7, sp, #0
 80062c0:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80062c8:	1c5a      	adds	r2, r3, #1
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 80062d0:	6878      	ldr	r0, [r7, #4]
 80062d2:	f000 f804 	bl	80062de <USBH_HandleSof>
}
 80062d6:	bf00      	nop
 80062d8:	3708      	adds	r7, #8
 80062da:	46bd      	mov	sp, r7
 80062dc:	bd80      	pop	{r7, pc}

080062de <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 80062de:	b580      	push	{r7, lr}
 80062e0:	b082      	sub	sp, #8
 80062e2:	af00      	add	r7, sp, #0
 80062e4:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	781b      	ldrb	r3, [r3, #0]
 80062ea:	b2db      	uxtb	r3, r3
 80062ec:	2b0b      	cmp	r3, #11
 80062ee:	d10a      	bne.n	8006306 <USBH_HandleSof+0x28>
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d005      	beq.n	8006306 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8006300:	699b      	ldr	r3, [r3, #24]
 8006302:	6878      	ldr	r0, [r7, #4]
 8006304:	4798      	blx	r3
  }
}
 8006306:	bf00      	nop
 8006308:	3708      	adds	r7, #8
 800630a:	46bd      	mov	sp, r7
 800630c:	bd80      	pop	{r7, pc}

0800630e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800630e:	b480      	push	{r7}
 8006310:	b083      	sub	sp, #12
 8006312:	af00      	add	r7, sp, #0
 8006314:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2201      	movs	r2, #1
 800631a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800631e:	bf00      	nop
}
 8006320:	370c      	adds	r7, #12
 8006322:	46bd      	mov	sp, r7
 8006324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006328:	4770      	bx	lr

0800632a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800632a:	b480      	push	{r7}
 800632c:	b083      	sub	sp, #12
 800632e:	af00      	add	r7, sp, #0
 8006330:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	2200      	movs	r2, #0
 8006336:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800633a:	bf00      	nop
}
 800633c:	370c      	adds	r7, #12
 800633e:	46bd      	mov	sp, r7
 8006340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006344:	4770      	bx	lr

08006346 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8006346:	b480      	push	{r7}
 8006348:	b083      	sub	sp, #12
 800634a:	af00      	add	r7, sp, #0
 800634c:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2201      	movs	r2, #1
 8006352:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2200      	movs	r2, #0
 800635a:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2200      	movs	r2, #0
 8006362:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8006366:	2300      	movs	r3, #0
}
 8006368:	4618      	mov	r0, r3
 800636a:	370c      	adds	r7, #12
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b082      	sub	sp, #8
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2201      	movs	r2, #1
 8006380:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2200      	movs	r2, #0
 8006388:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8006394:	6878      	ldr	r0, [r7, #4]
 8006396:	f001 f916 	bl	80075c6 <USBH_LL_Stop>

  /* Free Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	791b      	ldrb	r3, [r3, #4]
 800639e:	4619      	mov	r1, r3
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	f000 fee8 	bl	8007176 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	795b      	ldrb	r3, [r3, #5]
 80063aa:	4619      	mov	r1, r3
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f000 fee2 	bl	8007176 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 80063b2:	2300      	movs	r3, #0
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	3708      	adds	r7, #8
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bd80      	pop	{r7, pc}

080063bc <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b086      	sub	sp, #24
 80063c0:	af02      	add	r7, sp, #8
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	460b      	mov	r3, r1
 80063c6:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 80063c8:	887b      	ldrh	r3, [r7, #2]
 80063ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063ce:	d901      	bls.n	80063d4 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80063d0:	2303      	movs	r3, #3
 80063d2:	e01b      	b.n	800640c <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 80063da:	887b      	ldrh	r3, [r7, #2]
 80063dc:	9300      	str	r3, [sp, #0]
 80063de:	4613      	mov	r3, r2
 80063e0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80063e4:	2100      	movs	r1, #0
 80063e6:	6878      	ldr	r0, [r7, #4]
 80063e8:	f000 f872 	bl	80064d0 <USBH_GetDescriptor>
 80063ec:	4603      	mov	r3, r0
 80063ee:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80063f0:	7bfb      	ldrb	r3, [r7, #15]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d109      	bne.n	800640a <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80063fc:	887a      	ldrh	r2, [r7, #2]
 80063fe:	4619      	mov	r1, r3
 8006400:	6878      	ldr	r0, [r7, #4]
 8006402:	f000 f929 	bl	8006658 <USBH_ParseDevDesc>
 8006406:	4603      	mov	r3, r0
 8006408:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800640a:	7bfb      	ldrb	r3, [r7, #15]
}
 800640c:	4618      	mov	r0, r3
 800640e:	3710      	adds	r7, #16
 8006410:	46bd      	mov	sp, r7
 8006412:	bd80      	pop	{r7, pc}

08006414 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b086      	sub	sp, #24
 8006418:	af02      	add	r7, sp, #8
 800641a:	6078      	str	r0, [r7, #4]
 800641c:	460b      	mov	r3, r1
 800641e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	331c      	adds	r3, #28
 8006424:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8006426:	887b      	ldrh	r3, [r7, #2]
 8006428:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800642c:	d901      	bls.n	8006432 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800642e:	2303      	movs	r3, #3
 8006430:	e016      	b.n	8006460 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8006432:	887b      	ldrh	r3, [r7, #2]
 8006434:	9300      	str	r3, [sp, #0]
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800643c:	2100      	movs	r1, #0
 800643e:	6878      	ldr	r0, [r7, #4]
 8006440:	f000 f846 	bl	80064d0 <USBH_GetDescriptor>
 8006444:	4603      	mov	r3, r0
 8006446:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8006448:	7bfb      	ldrb	r3, [r7, #15]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d107      	bne.n	800645e <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800644e:	887b      	ldrh	r3, [r7, #2]
 8006450:	461a      	mov	r2, r3
 8006452:	68b9      	ldr	r1, [r7, #8]
 8006454:	6878      	ldr	r0, [r7, #4]
 8006456:	f000 f9af 	bl	80067b8 <USBH_ParseCfgDesc>
 800645a:	4603      	mov	r3, r0
 800645c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800645e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006460:	4618      	mov	r0, r3
 8006462:	3710      	adds	r7, #16
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}

08006468 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b088      	sub	sp, #32
 800646c:	af02      	add	r7, sp, #8
 800646e:	60f8      	str	r0, [r7, #12]
 8006470:	607a      	str	r2, [r7, #4]
 8006472:	461a      	mov	r2, r3
 8006474:	460b      	mov	r3, r1
 8006476:	72fb      	strb	r3, [r7, #11]
 8006478:	4613      	mov	r3, r2
 800647a:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800647c:	893b      	ldrh	r3, [r7, #8]
 800647e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006482:	d802      	bhi.n	800648a <USBH_Get_StringDesc+0x22>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d101      	bne.n	800648e <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800648a:	2303      	movs	r3, #3
 800648c:	e01c      	b.n	80064c8 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800648e:	7afb      	ldrb	r3, [r7, #11]
 8006490:	b29b      	uxth	r3, r3
 8006492:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8006496:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800649e:	893b      	ldrh	r3, [r7, #8]
 80064a0:	9300      	str	r3, [sp, #0]
 80064a2:	460b      	mov	r3, r1
 80064a4:	2100      	movs	r1, #0
 80064a6:	68f8      	ldr	r0, [r7, #12]
 80064a8:	f000 f812 	bl	80064d0 <USBH_GetDescriptor>
 80064ac:	4603      	mov	r3, r0
 80064ae:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 80064b0:	7dfb      	ldrb	r3, [r7, #23]
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d107      	bne.n	80064c6 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80064bc:	893a      	ldrh	r2, [r7, #8]
 80064be:	6879      	ldr	r1, [r7, #4]
 80064c0:	4618      	mov	r0, r3
 80064c2:	f000 fb8c 	bl	8006bde <USBH_ParseStringDesc>
  }

  return status;
 80064c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80064c8:	4618      	mov	r0, r3
 80064ca:	3718      	adds	r7, #24
 80064cc:	46bd      	mov	sp, r7
 80064ce:	bd80      	pop	{r7, pc}

080064d0 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b084      	sub	sp, #16
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	60f8      	str	r0, [r7, #12]
 80064d8:	607b      	str	r3, [r7, #4]
 80064da:	460b      	mov	r3, r1
 80064dc:	72fb      	strb	r3, [r7, #11]
 80064de:	4613      	mov	r3, r2
 80064e0:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	789b      	ldrb	r3, [r3, #2]
 80064e6:	2b01      	cmp	r3, #1
 80064e8:	d11c      	bne.n	8006524 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80064ea:	7afb      	ldrb	r3, [r7, #11]
 80064ec:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80064f0:	b2da      	uxtb	r2, r3
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2206      	movs	r2, #6
 80064fa:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	893a      	ldrh	r2, [r7, #8]
 8006500:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8006502:	893b      	ldrh	r3, [r7, #8]
 8006504:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006508:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800650c:	d104      	bne.n	8006518 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f240 4209 	movw	r2, #1033	@ 0x409
 8006514:	829a      	strh	r2, [r3, #20]
 8006516:	e002      	b.n	800651e <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	2200      	movs	r2, #0
 800651c:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	8b3a      	ldrh	r2, [r7, #24]
 8006522:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8006524:	8b3b      	ldrh	r3, [r7, #24]
 8006526:	461a      	mov	r2, r3
 8006528:	6879      	ldr	r1, [r7, #4]
 800652a:	68f8      	ldr	r0, [r7, #12]
 800652c:	f000 fba4 	bl	8006c78 <USBH_CtlReq>
 8006530:	4603      	mov	r3, r0
}
 8006532:	4618      	mov	r0, r3
 8006534:	3710      	adds	r7, #16
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}

0800653a <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800653a:	b580      	push	{r7, lr}
 800653c:	b082      	sub	sp, #8
 800653e:	af00      	add	r7, sp, #0
 8006540:	6078      	str	r0, [r7, #4]
 8006542:	460b      	mov	r3, r1
 8006544:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	789b      	ldrb	r3, [r3, #2]
 800654a:	2b01      	cmp	r3, #1
 800654c:	d10f      	bne.n	800656e <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	2200      	movs	r2, #0
 8006552:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	2205      	movs	r2, #5
 8006558:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800655a:	78fb      	ldrb	r3, [r7, #3]
 800655c:	b29a      	uxth	r2, r3
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2200      	movs	r2, #0
 8006566:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2200      	movs	r2, #0
 800656c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800656e:	2200      	movs	r2, #0
 8006570:	2100      	movs	r1, #0
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f000 fb80 	bl	8006c78 <USBH_CtlReq>
 8006578:	4603      	mov	r3, r0
}
 800657a:	4618      	mov	r0, r3
 800657c:	3708      	adds	r7, #8
 800657e:	46bd      	mov	sp, r7
 8006580:	bd80      	pop	{r7, pc}

08006582 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8006582:	b580      	push	{r7, lr}
 8006584:	b082      	sub	sp, #8
 8006586:	af00      	add	r7, sp, #0
 8006588:	6078      	str	r0, [r7, #4]
 800658a:	460b      	mov	r3, r1
 800658c:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	789b      	ldrb	r3, [r3, #2]
 8006592:	2b01      	cmp	r3, #1
 8006594:	d10e      	bne.n	80065b4 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	2200      	movs	r2, #0
 800659a:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2209      	movs	r2, #9
 80065a0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	887a      	ldrh	r2, [r7, #2]
 80065a6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	2200      	movs	r2, #0
 80065ac:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2200      	movs	r2, #0
 80065b2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80065b4:	2200      	movs	r2, #0
 80065b6:	2100      	movs	r1, #0
 80065b8:	6878      	ldr	r0, [r7, #4]
 80065ba:	f000 fb5d 	bl	8006c78 <USBH_CtlReq>
 80065be:	4603      	mov	r3, r0
}
 80065c0:	4618      	mov	r0, r3
 80065c2:	3708      	adds	r7, #8
 80065c4:	46bd      	mov	sp, r7
 80065c6:	bd80      	pop	{r7, pc}

080065c8 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	b082      	sub	sp, #8
 80065cc:	af00      	add	r7, sp, #0
 80065ce:	6078      	str	r0, [r7, #4]
 80065d0:	460b      	mov	r3, r1
 80065d2:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	789b      	ldrb	r3, [r3, #2]
 80065d8:	2b01      	cmp	r3, #1
 80065da:	d10f      	bne.n	80065fc <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2200      	movs	r2, #0
 80065e0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2203      	movs	r2, #3
 80065e6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 80065e8:	78fb      	ldrb	r3, [r7, #3]
 80065ea:	b29a      	uxth	r2, r3
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	2200      	movs	r2, #0
 80065f4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2200      	movs	r2, #0
 80065fa:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80065fc:	2200      	movs	r2, #0
 80065fe:	2100      	movs	r1, #0
 8006600:	6878      	ldr	r0, [r7, #4]
 8006602:	f000 fb39 	bl	8006c78 <USBH_CtlReq>
 8006606:	4603      	mov	r3, r0
}
 8006608:	4618      	mov	r0, r3
 800660a:	3708      	adds	r7, #8
 800660c:	46bd      	mov	sp, r7
 800660e:	bd80      	pop	{r7, pc}

08006610 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	b082      	sub	sp, #8
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
 8006618:	460b      	mov	r3, r1
 800661a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	789b      	ldrb	r3, [r3, #2]
 8006620:	2b01      	cmp	r3, #1
 8006622:	d10f      	bne.n	8006644 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2202      	movs	r2, #2
 8006628:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2201      	movs	r2, #1
 800662e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2200      	movs	r2, #0
 8006634:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8006636:	78fb      	ldrb	r3, [r7, #3]
 8006638:	b29a      	uxth	r2, r3
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2200      	movs	r2, #0
 8006642:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006644:	2200      	movs	r2, #0
 8006646:	2100      	movs	r1, #0
 8006648:	6878      	ldr	r0, [r7, #4]
 800664a:	f000 fb15 	bl	8006c78 <USBH_CtlReq>
 800664e:	4603      	mov	r3, r0
}
 8006650:	4618      	mov	r0, r3
 8006652:	3708      	adds	r7, #8
 8006654:	46bd      	mov	sp, r7
 8006656:	bd80      	pop	{r7, pc}

08006658 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8006658:	b480      	push	{r7}
 800665a:	b087      	sub	sp, #28
 800665c:	af00      	add	r7, sp, #0
 800665e:	60f8      	str	r0, [r7, #12]
 8006660:	60b9      	str	r1, [r7, #8]
 8006662:	4613      	mov	r3, r2
 8006664:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800666c:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800666e:	2300      	movs	r3, #0
 8006670:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8006672:	68bb      	ldr	r3, [r7, #8]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d101      	bne.n	800667c <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8006678:	2302      	movs	r3, #2
 800667a:	e094      	b.n	80067a6 <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800667c:	68bb      	ldr	r3, [r7, #8]
 800667e:	781a      	ldrb	r2, [r3, #0]
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	785a      	ldrb	r2, [r3, #1]
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	3302      	adds	r3, #2
 8006690:	781b      	ldrb	r3, [r3, #0]
 8006692:	461a      	mov	r2, r3
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	3303      	adds	r3, #3
 8006698:	781b      	ldrb	r3, [r3, #0]
 800669a:	021b      	lsls	r3, r3, #8
 800669c:	b29b      	uxth	r3, r3
 800669e:	4313      	orrs	r3, r2
 80066a0:	b29a      	uxth	r2, r3
 80066a2:	693b      	ldr	r3, [r7, #16]
 80066a4:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 80066a6:	68bb      	ldr	r3, [r7, #8]
 80066a8:	791a      	ldrb	r2, [r3, #4]
 80066aa:	693b      	ldr	r3, [r7, #16]
 80066ac:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 80066ae:	68bb      	ldr	r3, [r7, #8]
 80066b0:	795a      	ldrb	r2, [r3, #5]
 80066b2:	693b      	ldr	r3, [r7, #16]
 80066b4:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 80066b6:	68bb      	ldr	r3, [r7, #8]
 80066b8:	799a      	ldrb	r2, [r3, #6]
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 80066be:	68bb      	ldr	r3, [r7, #8]
 80066c0:	79da      	ldrb	r2, [r3, #7]
 80066c2:	693b      	ldr	r3, [r7, #16]
 80066c4:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d004      	beq.n	80066da <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 80066d6:	2b01      	cmp	r3, #1
 80066d8:	d11b      	bne.n	8006712 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 80066da:	693b      	ldr	r3, [r7, #16]
 80066dc:	79db      	ldrb	r3, [r3, #7]
 80066de:	2b20      	cmp	r3, #32
 80066e0:	dc0f      	bgt.n	8006702 <USBH_ParseDevDesc+0xaa>
 80066e2:	2b08      	cmp	r3, #8
 80066e4:	db0f      	blt.n	8006706 <USBH_ParseDevDesc+0xae>
 80066e6:	3b08      	subs	r3, #8
 80066e8:	4a32      	ldr	r2, [pc, #200]	@ (80067b4 <USBH_ParseDevDesc+0x15c>)
 80066ea:	fa22 f303 	lsr.w	r3, r2, r3
 80066ee:	f003 0301 	and.w	r3, r3, #1
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	bf14      	ite	ne
 80066f6:	2301      	movne	r3, #1
 80066f8:	2300      	moveq	r3, #0
 80066fa:	b2db      	uxtb	r3, r3
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d106      	bne.n	800670e <USBH_ParseDevDesc+0xb6>
 8006700:	e001      	b.n	8006706 <USBH_ParseDevDesc+0xae>
 8006702:	2b40      	cmp	r3, #64	@ 0x40
 8006704:	d003      	beq.n	800670e <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	2208      	movs	r2, #8
 800670a:	71da      	strb	r2, [r3, #7]
        break;
 800670c:	e000      	b.n	8006710 <USBH_ParseDevDesc+0xb8>
        break;
 800670e:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8006710:	e00e      	b.n	8006730 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006718:	2b02      	cmp	r3, #2
 800671a:	d107      	bne.n	800672c <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800671c:	693b      	ldr	r3, [r7, #16]
 800671e:	79db      	ldrb	r3, [r3, #7]
 8006720:	2b08      	cmp	r3, #8
 8006722:	d005      	beq.n	8006730 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	2208      	movs	r2, #8
 8006728:	71da      	strb	r2, [r3, #7]
 800672a:	e001      	b.n	8006730 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800672c:	2303      	movs	r3, #3
 800672e:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8006730:	88fb      	ldrh	r3, [r7, #6]
 8006732:	2b08      	cmp	r3, #8
 8006734:	d936      	bls.n	80067a4 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8006736:	68bb      	ldr	r3, [r7, #8]
 8006738:	3308      	adds	r3, #8
 800673a:	781b      	ldrb	r3, [r3, #0]
 800673c:	461a      	mov	r2, r3
 800673e:	68bb      	ldr	r3, [r7, #8]
 8006740:	3309      	adds	r3, #9
 8006742:	781b      	ldrb	r3, [r3, #0]
 8006744:	021b      	lsls	r3, r3, #8
 8006746:	b29b      	uxth	r3, r3
 8006748:	4313      	orrs	r3, r2
 800674a:	b29a      	uxth	r2, r3
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8006750:	68bb      	ldr	r3, [r7, #8]
 8006752:	330a      	adds	r3, #10
 8006754:	781b      	ldrb	r3, [r3, #0]
 8006756:	461a      	mov	r2, r3
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	330b      	adds	r3, #11
 800675c:	781b      	ldrb	r3, [r3, #0]
 800675e:	021b      	lsls	r3, r3, #8
 8006760:	b29b      	uxth	r3, r3
 8006762:	4313      	orrs	r3, r2
 8006764:	b29a      	uxth	r2, r3
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	330c      	adds	r3, #12
 800676e:	781b      	ldrb	r3, [r3, #0]
 8006770:	461a      	mov	r2, r3
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	330d      	adds	r3, #13
 8006776:	781b      	ldrb	r3, [r3, #0]
 8006778:	021b      	lsls	r3, r3, #8
 800677a:	b29b      	uxth	r3, r3
 800677c:	4313      	orrs	r3, r2
 800677e:	b29a      	uxth	r2, r3
 8006780:	693b      	ldr	r3, [r7, #16]
 8006782:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	7b9a      	ldrb	r2, [r3, #14]
 8006788:	693b      	ldr	r3, [r7, #16]
 800678a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	7bda      	ldrb	r2, [r3, #15]
 8006790:	693b      	ldr	r3, [r7, #16]
 8006792:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8006794:	68bb      	ldr	r3, [r7, #8]
 8006796:	7c1a      	ldrb	r2, [r3, #16]
 8006798:	693b      	ldr	r3, [r7, #16]
 800679a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800679c:	68bb      	ldr	r3, [r7, #8]
 800679e:	7c5a      	ldrb	r2, [r3, #17]
 80067a0:	693b      	ldr	r3, [r7, #16]
 80067a2:	745a      	strb	r2, [r3, #17]
  }

  return status;
 80067a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80067a6:	4618      	mov	r0, r3
 80067a8:	371c      	adds	r7, #28
 80067aa:	46bd      	mov	sp, r7
 80067ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b0:	4770      	bx	lr
 80067b2:	bf00      	nop
 80067b4:	01000101 	.word	0x01000101

080067b8 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80067b8:	b580      	push	{r7, lr}
 80067ba:	b08c      	sub	sp, #48	@ 0x30
 80067bc:	af00      	add	r7, sp, #0
 80067be:	60f8      	str	r0, [r7, #12]
 80067c0:	60b9      	str	r1, [r7, #8]
 80067c2:	4613      	mov	r3, r2
 80067c4:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80067c6:	68fb      	ldr	r3, [r7, #12]
 80067c8:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80067cc:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80067ce:	2300      	movs	r3, #0
 80067d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 80067d4:	2300      	movs	r3, #0
 80067d6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 80067da:	2300      	movs	r3, #0
 80067dc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 80067e0:	68bb      	ldr	r3, [r7, #8]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d101      	bne.n	80067ea <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 80067e6:	2302      	movs	r3, #2
 80067e8:	e0de      	b.n	80069a8 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 80067ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067f0:	781b      	ldrb	r3, [r3, #0]
 80067f2:	2b09      	cmp	r3, #9
 80067f4:	d002      	beq.n	80067fc <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 80067f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067f8:	2209      	movs	r2, #9
 80067fa:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 80067fc:	68bb      	ldr	r3, [r7, #8]
 80067fe:	781a      	ldrb	r2, [r3, #0]
 8006800:	6a3b      	ldr	r3, [r7, #32]
 8006802:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8006804:	68bb      	ldr	r3, [r7, #8]
 8006806:	785a      	ldrb	r2, [r3, #1]
 8006808:	6a3b      	ldr	r3, [r7, #32]
 800680a:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800680c:	68bb      	ldr	r3, [r7, #8]
 800680e:	3302      	adds	r3, #2
 8006810:	781b      	ldrb	r3, [r3, #0]
 8006812:	461a      	mov	r2, r3
 8006814:	68bb      	ldr	r3, [r7, #8]
 8006816:	3303      	adds	r3, #3
 8006818:	781b      	ldrb	r3, [r3, #0]
 800681a:	021b      	lsls	r3, r3, #8
 800681c:	b29b      	uxth	r3, r3
 800681e:	4313      	orrs	r3, r2
 8006820:	b29b      	uxth	r3, r3
 8006822:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006826:	bf28      	it	cs
 8006828:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800682c:	b29a      	uxth	r2, r3
 800682e:	6a3b      	ldr	r3, [r7, #32]
 8006830:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	791a      	ldrb	r2, [r3, #4]
 8006836:	6a3b      	ldr	r3, [r7, #32]
 8006838:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	795a      	ldrb	r2, [r3, #5]
 800683e:	6a3b      	ldr	r3, [r7, #32]
 8006840:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	799a      	ldrb	r2, [r3, #6]
 8006846:	6a3b      	ldr	r3, [r7, #32]
 8006848:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800684a:	68bb      	ldr	r3, [r7, #8]
 800684c:	79da      	ldrb	r2, [r3, #7]
 800684e:	6a3b      	ldr	r3, [r7, #32]
 8006850:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8006852:	68bb      	ldr	r3, [r7, #8]
 8006854:	7a1a      	ldrb	r2, [r3, #8]
 8006856:	6a3b      	ldr	r3, [r7, #32]
 8006858:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800685a:	88fb      	ldrh	r3, [r7, #6]
 800685c:	2b09      	cmp	r3, #9
 800685e:	f240 80a1 	bls.w	80069a4 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8006862:	2309      	movs	r3, #9
 8006864:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8006866:	2300      	movs	r3, #0
 8006868:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800686a:	e085      	b.n	8006978 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800686c:	f107 0316 	add.w	r3, r7, #22
 8006870:	4619      	mov	r1, r3
 8006872:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006874:	f000 f9e6 	bl	8006c44 <USBH_GetNextDesc>
 8006878:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800687a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800687c:	785b      	ldrb	r3, [r3, #1]
 800687e:	2b04      	cmp	r3, #4
 8006880:	d17a      	bne.n	8006978 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8006882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006884:	781b      	ldrb	r3, [r3, #0]
 8006886:	2b09      	cmp	r3, #9
 8006888:	d002      	beq.n	8006890 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800688a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800688c:	2209      	movs	r2, #9
 800688e:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8006890:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006894:	221a      	movs	r2, #26
 8006896:	fb02 f303 	mul.w	r3, r2, r3
 800689a:	3308      	adds	r3, #8
 800689c:	6a3a      	ldr	r2, [r7, #32]
 800689e:	4413      	add	r3, r2
 80068a0:	3302      	adds	r3, #2
 80068a2:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80068a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80068a6:	69f8      	ldr	r0, [r7, #28]
 80068a8:	f000 f882 	bl	80069b0 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80068ac:	2300      	movs	r3, #0
 80068ae:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80068b2:	2300      	movs	r3, #0
 80068b4:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80068b6:	e043      	b.n	8006940 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80068b8:	f107 0316 	add.w	r3, r7, #22
 80068bc:	4619      	mov	r1, r3
 80068be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80068c0:	f000 f9c0 	bl	8006c44 <USBH_GetNextDesc>
 80068c4:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80068c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c8:	785b      	ldrb	r3, [r3, #1]
 80068ca:	2b05      	cmp	r3, #5
 80068cc:	d138      	bne.n	8006940 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 80068ce:	69fb      	ldr	r3, [r7, #28]
 80068d0:	795b      	ldrb	r3, [r3, #5]
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d113      	bne.n	80068fe <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80068d6:	69fb      	ldr	r3, [r7, #28]
 80068d8:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 80068da:	2b02      	cmp	r3, #2
 80068dc:	d003      	beq.n	80068e6 <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 80068de:	69fb      	ldr	r3, [r7, #28]
 80068e0:	799b      	ldrb	r3, [r3, #6]
 80068e2:	2b03      	cmp	r3, #3
 80068e4:	d10b      	bne.n	80068fe <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80068e6:	69fb      	ldr	r3, [r7, #28]
 80068e8:	79db      	ldrb	r3, [r3, #7]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d10b      	bne.n	8006906 <USBH_ParseCfgDesc+0x14e>
 80068ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068f0:	781b      	ldrb	r3, [r3, #0]
 80068f2:	2b09      	cmp	r3, #9
 80068f4:	d007      	beq.n	8006906 <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 80068f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068f8:	2209      	movs	r2, #9
 80068fa:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80068fc:	e003      	b.n	8006906 <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80068fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006900:	2207      	movs	r2, #7
 8006902:	701a      	strb	r2, [r3, #0]
 8006904:	e000      	b.n	8006908 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006906:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8006908:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800690c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8006910:	3201      	adds	r2, #1
 8006912:	00d2      	lsls	r2, r2, #3
 8006914:	211a      	movs	r1, #26
 8006916:	fb01 f303 	mul.w	r3, r1, r3
 800691a:	4413      	add	r3, r2
 800691c:	3308      	adds	r3, #8
 800691e:	6a3a      	ldr	r2, [r7, #32]
 8006920:	4413      	add	r3, r2
 8006922:	3304      	adds	r3, #4
 8006924:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8006926:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006928:	69b9      	ldr	r1, [r7, #24]
 800692a:	68f8      	ldr	r0, [r7, #12]
 800692c:	f000 f86f 	bl	8006a0e <USBH_ParseEPDesc>
 8006930:	4603      	mov	r3, r0
 8006932:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8006936:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800693a:	3301      	adds	r3, #1
 800693c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006940:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8006944:	2b01      	cmp	r3, #1
 8006946:	d80a      	bhi.n	800695e <USBH_ParseCfgDesc+0x1a6>
 8006948:	69fb      	ldr	r3, [r7, #28]
 800694a:	791b      	ldrb	r3, [r3, #4]
 800694c:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8006950:	429a      	cmp	r2, r3
 8006952:	d204      	bcs.n	800695e <USBH_ParseCfgDesc+0x1a6>
 8006954:	6a3b      	ldr	r3, [r7, #32]
 8006956:	885a      	ldrh	r2, [r3, #2]
 8006958:	8afb      	ldrh	r3, [r7, #22]
 800695a:	429a      	cmp	r2, r3
 800695c:	d8ac      	bhi.n	80068b8 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800695e:	69fb      	ldr	r3, [r7, #28]
 8006960:	791b      	ldrb	r3, [r3, #4]
 8006962:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8006966:	429a      	cmp	r2, r3
 8006968:	d201      	bcs.n	800696e <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800696a:	2303      	movs	r3, #3
 800696c:	e01c      	b.n	80069a8 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800696e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006972:	3301      	adds	r3, #1
 8006974:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006978:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800697c:	2b01      	cmp	r3, #1
 800697e:	d805      	bhi.n	800698c <USBH_ParseCfgDesc+0x1d4>
 8006980:	6a3b      	ldr	r3, [r7, #32]
 8006982:	885a      	ldrh	r2, [r3, #2]
 8006984:	8afb      	ldrh	r3, [r7, #22]
 8006986:	429a      	cmp	r2, r3
 8006988:	f63f af70 	bhi.w	800686c <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800698c:	6a3b      	ldr	r3, [r7, #32]
 800698e:	791b      	ldrb	r3, [r3, #4]
 8006990:	2b02      	cmp	r3, #2
 8006992:	bf28      	it	cs
 8006994:	2302      	movcs	r3, #2
 8006996:	b2db      	uxtb	r3, r3
 8006998:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800699c:	429a      	cmp	r2, r3
 800699e:	d201      	bcs.n	80069a4 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 80069a0:	2303      	movs	r3, #3
 80069a2:	e001      	b.n	80069a8 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 80069a4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80069a8:	4618      	mov	r0, r3
 80069aa:	3730      	adds	r7, #48	@ 0x30
 80069ac:	46bd      	mov	sp, r7
 80069ae:	bd80      	pop	{r7, pc}

080069b0 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 80069b0:	b480      	push	{r7}
 80069b2:	b083      	sub	sp, #12
 80069b4:	af00      	add	r7, sp, #0
 80069b6:	6078      	str	r0, [r7, #4]
 80069b8:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	781a      	ldrb	r2, [r3, #0]
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	785a      	ldrb	r2, [r3, #1]
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	789a      	ldrb	r2, [r3, #2]
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 80069d2:	683b      	ldr	r3, [r7, #0]
 80069d4:	78da      	ldrb	r2, [r3, #3]
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	791a      	ldrb	r2, [r3, #4]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	795a      	ldrb	r2, [r3, #5]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	799a      	ldrb	r2, [r3, #6]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	79da      	ldrb	r2, [r3, #7]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 80069fa:	683b      	ldr	r3, [r7, #0]
 80069fc:	7a1a      	ldrb	r2, [r3, #8]
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	721a      	strb	r2, [r3, #8]
}
 8006a02:	bf00      	nop
 8006a04:	370c      	adds	r7, #12
 8006a06:	46bd      	mov	sp, r7
 8006a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a0c:	4770      	bx	lr

08006a0e <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8006a0e:	b480      	push	{r7}
 8006a10:	b087      	sub	sp, #28
 8006a12:	af00      	add	r7, sp, #0
 8006a14:	60f8      	str	r0, [r7, #12]
 8006a16:	60b9      	str	r1, [r7, #8]
 8006a18:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	781a      	ldrb	r2, [r3, #0]
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	785a      	ldrb	r2, [r3, #1]
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	789a      	ldrb	r2, [r3, #2]
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	78da      	ldrb	r2, [r3, #3]
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	3304      	adds	r3, #4
 8006a42:	781b      	ldrb	r3, [r3, #0]
 8006a44:	461a      	mov	r2, r3
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	3305      	adds	r3, #5
 8006a4a:	781b      	ldrb	r3, [r3, #0]
 8006a4c:	021b      	lsls	r3, r3, #8
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	4313      	orrs	r3, r2
 8006a52:	b29a      	uxth	r2, r3
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	799a      	ldrb	r2, [r3, #6]
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	889b      	ldrh	r3, [r3, #4]
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d009      	beq.n	8006a7c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8006a6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006a70:	d804      	bhi.n	8006a7c <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8006a76:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a7a:	d901      	bls.n	8006a80 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8006a7c:	2303      	movs	r3, #3
 8006a7e:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d136      	bne.n	8006af8 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	78db      	ldrb	r3, [r3, #3]
 8006a8e:	f003 0303 	and.w	r3, r3, #3
 8006a92:	2b02      	cmp	r3, #2
 8006a94:	d108      	bne.n	8006aa8 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	889b      	ldrh	r3, [r3, #4]
 8006a9a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006a9e:	f240 8097 	bls.w	8006bd0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006aa2:	2303      	movs	r3, #3
 8006aa4:	75fb      	strb	r3, [r7, #23]
 8006aa6:	e093      	b.n	8006bd0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8006aa8:	68bb      	ldr	r3, [r7, #8]
 8006aaa:	78db      	ldrb	r3, [r3, #3]
 8006aac:	f003 0303 	and.w	r3, r3, #3
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d107      	bne.n	8006ac4 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	889b      	ldrh	r3, [r3, #4]
 8006ab8:	2b40      	cmp	r3, #64	@ 0x40
 8006aba:	f240 8089 	bls.w	8006bd0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006abe:	2303      	movs	r3, #3
 8006ac0:	75fb      	strb	r3, [r7, #23]
 8006ac2:	e085      	b.n	8006bd0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	78db      	ldrb	r3, [r3, #3]
 8006ac8:	f003 0303 	and.w	r3, r3, #3
 8006acc:	2b01      	cmp	r3, #1
 8006ace:	d005      	beq.n	8006adc <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	78db      	ldrb	r3, [r3, #3]
 8006ad4:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8006ad8:	2b03      	cmp	r3, #3
 8006ada:	d10a      	bne.n	8006af2 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	799b      	ldrb	r3, [r3, #6]
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d003      	beq.n	8006aec <USBH_ParseEPDesc+0xde>
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	799b      	ldrb	r3, [r3, #6]
 8006ae8:	2b10      	cmp	r3, #16
 8006aea:	d970      	bls.n	8006bce <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8006aec:	2303      	movs	r3, #3
 8006aee:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006af0:	e06d      	b.n	8006bce <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8006af2:	2303      	movs	r3, #3
 8006af4:	75fb      	strb	r3, [r7, #23]
 8006af6:	e06b      	b.n	8006bd0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006afe:	2b01      	cmp	r3, #1
 8006b00:	d13c      	bne.n	8006b7c <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	78db      	ldrb	r3, [r3, #3]
 8006b06:	f003 0303 	and.w	r3, r3, #3
 8006b0a:	2b02      	cmp	r3, #2
 8006b0c:	d005      	beq.n	8006b1a <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8006b0e:	68bb      	ldr	r3, [r7, #8]
 8006b10:	78db      	ldrb	r3, [r3, #3]
 8006b12:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d106      	bne.n	8006b28 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	889b      	ldrh	r3, [r3, #4]
 8006b1e:	2b40      	cmp	r3, #64	@ 0x40
 8006b20:	d956      	bls.n	8006bd0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006b22:	2303      	movs	r3, #3
 8006b24:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8006b26:	e053      	b.n	8006bd0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8006b28:	68bb      	ldr	r3, [r7, #8]
 8006b2a:	78db      	ldrb	r3, [r3, #3]
 8006b2c:	f003 0303 	and.w	r3, r3, #3
 8006b30:	2b01      	cmp	r3, #1
 8006b32:	d10e      	bne.n	8006b52 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	799b      	ldrb	r3, [r3, #6]
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d007      	beq.n	8006b4c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8006b40:	2b10      	cmp	r3, #16
 8006b42:	d803      	bhi.n	8006b4c <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8006b44:	68bb      	ldr	r3, [r7, #8]
 8006b46:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8006b48:	2b40      	cmp	r3, #64	@ 0x40
 8006b4a:	d941      	bls.n	8006bd0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006b4c:	2303      	movs	r3, #3
 8006b4e:	75fb      	strb	r3, [r7, #23]
 8006b50:	e03e      	b.n	8006bd0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	78db      	ldrb	r3, [r3, #3]
 8006b56:	f003 0303 	and.w	r3, r3, #3
 8006b5a:	2b03      	cmp	r3, #3
 8006b5c:	d10b      	bne.n	8006b76 <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8006b5e:	68bb      	ldr	r3, [r7, #8]
 8006b60:	799b      	ldrb	r3, [r3, #6]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d004      	beq.n	8006b70 <USBH_ParseEPDesc+0x162>
 8006b66:	68bb      	ldr	r3, [r7, #8]
 8006b68:	889b      	ldrh	r3, [r3, #4]
 8006b6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006b6e:	d32f      	bcc.n	8006bd0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006b70:	2303      	movs	r3, #3
 8006b72:	75fb      	strb	r3, [r7, #23]
 8006b74:	e02c      	b.n	8006bd0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8006b76:	2303      	movs	r3, #3
 8006b78:	75fb      	strb	r3, [r7, #23]
 8006b7a:	e029      	b.n	8006bd0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8006b82:	2b02      	cmp	r3, #2
 8006b84:	d120      	bne.n	8006bc8 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8006b86:	68bb      	ldr	r3, [r7, #8]
 8006b88:	78db      	ldrb	r3, [r3, #3]
 8006b8a:	f003 0303 	and.w	r3, r3, #3
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d106      	bne.n	8006ba0 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	889b      	ldrh	r3, [r3, #4]
 8006b96:	2b08      	cmp	r3, #8
 8006b98:	d01a      	beq.n	8006bd0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006b9a:	2303      	movs	r3, #3
 8006b9c:	75fb      	strb	r3, [r7, #23]
 8006b9e:	e017      	b.n	8006bd0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	78db      	ldrb	r3, [r3, #3]
 8006ba4:	f003 0303 	and.w	r3, r3, #3
 8006ba8:	2b03      	cmp	r3, #3
 8006baa:	d10a      	bne.n	8006bc2 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	799b      	ldrb	r3, [r3, #6]
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d003      	beq.n	8006bbc <USBH_ParseEPDesc+0x1ae>
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	889b      	ldrh	r3, [r3, #4]
 8006bb8:	2b08      	cmp	r3, #8
 8006bba:	d909      	bls.n	8006bd0 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8006bbc:	2303      	movs	r3, #3
 8006bbe:	75fb      	strb	r3, [r7, #23]
 8006bc0:	e006      	b.n	8006bd0 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8006bc2:	2303      	movs	r3, #3
 8006bc4:	75fb      	strb	r3, [r7, #23]
 8006bc6:	e003      	b.n	8006bd0 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8006bc8:	2303      	movs	r3, #3
 8006bca:	75fb      	strb	r3, [r7, #23]
 8006bcc:	e000      	b.n	8006bd0 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006bce:	bf00      	nop
  }

  return status;
 8006bd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	371c      	adds	r7, #28
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bdc:	4770      	bx	lr

08006bde <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8006bde:	b480      	push	{r7}
 8006be0:	b087      	sub	sp, #28
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	60f8      	str	r0, [r7, #12]
 8006be6:	60b9      	str	r1, [r7, #8]
 8006be8:	4613      	mov	r3, r2
 8006bea:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	3301      	adds	r3, #1
 8006bf0:	781b      	ldrb	r3, [r3, #0]
 8006bf2:	2b03      	cmp	r3, #3
 8006bf4:	d120      	bne.n	8006c38 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	781b      	ldrb	r3, [r3, #0]
 8006bfa:	1e9a      	subs	r2, r3, #2
 8006bfc:	88fb      	ldrh	r3, [r7, #6]
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	bf28      	it	cs
 8006c02:	4613      	movcs	r3, r2
 8006c04:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	3302      	adds	r3, #2
 8006c0a:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8006c0c:	2300      	movs	r3, #0
 8006c0e:	82fb      	strh	r3, [r7, #22]
 8006c10:	e00b      	b.n	8006c2a <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8006c12:	8afb      	ldrh	r3, [r7, #22]
 8006c14:	68fa      	ldr	r2, [r7, #12]
 8006c16:	4413      	add	r3, r2
 8006c18:	781a      	ldrb	r2, [r3, #0]
 8006c1a:	68bb      	ldr	r3, [r7, #8]
 8006c1c:	701a      	strb	r2, [r3, #0]
      pdest++;
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	3301      	adds	r3, #1
 8006c22:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8006c24:	8afb      	ldrh	r3, [r7, #22]
 8006c26:	3302      	adds	r3, #2
 8006c28:	82fb      	strh	r3, [r7, #22]
 8006c2a:	8afa      	ldrh	r2, [r7, #22]
 8006c2c:	8abb      	ldrh	r3, [r7, #20]
 8006c2e:	429a      	cmp	r2, r3
 8006c30:	d3ef      	bcc.n	8006c12 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8006c32:	68bb      	ldr	r3, [r7, #8]
 8006c34:	2200      	movs	r2, #0
 8006c36:	701a      	strb	r2, [r3, #0]
  }
}
 8006c38:	bf00      	nop
 8006c3a:	371c      	adds	r7, #28
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr

08006c44 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b085      	sub	sp, #20
 8006c48:	af00      	add	r7, sp, #0
 8006c4a:	6078      	str	r0, [r7, #4]
 8006c4c:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	881b      	ldrh	r3, [r3, #0]
 8006c52:	687a      	ldr	r2, [r7, #4]
 8006c54:	7812      	ldrb	r2, [r2, #0]
 8006c56:	4413      	add	r3, r2
 8006c58:	b29a      	uxth	r2, r3
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	781b      	ldrb	r3, [r3, #0]
 8006c62:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	4413      	add	r3, r2
 8006c68:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
}
 8006c6c:	4618      	mov	r0, r3
 8006c6e:	3714      	adds	r7, #20
 8006c70:	46bd      	mov	sp, r7
 8006c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c76:	4770      	bx	lr

08006c78 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b086      	sub	sp, #24
 8006c7c:	af00      	add	r7, sp, #0
 8006c7e:	60f8      	str	r0, [r7, #12]
 8006c80:	60b9      	str	r1, [r7, #8]
 8006c82:	4613      	mov	r3, r2
 8006c84:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8006c86:	2301      	movs	r3, #1
 8006c88:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	789b      	ldrb	r3, [r3, #2]
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	d002      	beq.n	8006c98 <USBH_CtlReq+0x20>
 8006c92:	2b02      	cmp	r3, #2
 8006c94:	d00f      	beq.n	8006cb6 <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 8006c96:	e027      	b.n	8006ce8 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	68ba      	ldr	r2, [r7, #8]
 8006c9c:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	88fa      	ldrh	r2, [r7, #6]
 8006ca2:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2202      	movs	r2, #2
 8006cae:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8006cb0:	2301      	movs	r3, #1
 8006cb2:	75fb      	strb	r3, [r7, #23]
      break;
 8006cb4:	e018      	b.n	8006ce8 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8006cb6:	68f8      	ldr	r0, [r7, #12]
 8006cb8:	f000 f81c 	bl	8006cf4 <USBH_HandleControl>
 8006cbc:	4603      	mov	r3, r0
 8006cbe:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8006cc0:	7dfb      	ldrb	r3, [r7, #23]
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d002      	beq.n	8006ccc <USBH_CtlReq+0x54>
 8006cc6:	7dfb      	ldrb	r3, [r7, #23]
 8006cc8:	2b03      	cmp	r3, #3
 8006cca:	d106      	bne.n	8006cda <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	2201      	movs	r2, #1
 8006cd0:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	761a      	strb	r2, [r3, #24]
      break;
 8006cd8:	e005      	b.n	8006ce6 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8006cda:	7dfb      	ldrb	r3, [r7, #23]
 8006cdc:	2b02      	cmp	r3, #2
 8006cde:	d102      	bne.n	8006ce6 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2201      	movs	r2, #1
 8006ce4:	709a      	strb	r2, [r3, #2]
      break;
 8006ce6:	bf00      	nop
  }
  return status;
 8006ce8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006cea:	4618      	mov	r0, r3
 8006cec:	3718      	adds	r7, #24
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}
	...

08006cf4 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b086      	sub	sp, #24
 8006cf8:	af02      	add	r7, sp, #8
 8006cfa:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8006cfc:	2301      	movs	r3, #1
 8006cfe:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006d00:	2300      	movs	r3, #0
 8006d02:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	7e1b      	ldrb	r3, [r3, #24]
 8006d08:	3b01      	subs	r3, #1
 8006d0a:	2b0a      	cmp	r3, #10
 8006d0c:	f200 8157 	bhi.w	8006fbe <USBH_HandleControl+0x2ca>
 8006d10:	a201      	add	r2, pc, #4	@ (adr r2, 8006d18 <USBH_HandleControl+0x24>)
 8006d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d16:	bf00      	nop
 8006d18:	08006d45 	.word	0x08006d45
 8006d1c:	08006d5f 	.word	0x08006d5f
 8006d20:	08006dc9 	.word	0x08006dc9
 8006d24:	08006def 	.word	0x08006def
 8006d28:	08006e29 	.word	0x08006e29
 8006d2c:	08006e53 	.word	0x08006e53
 8006d30:	08006ea5 	.word	0x08006ea5
 8006d34:	08006ec7 	.word	0x08006ec7
 8006d38:	08006f03 	.word	0x08006f03
 8006d3c:	08006f29 	.word	0x08006f29
 8006d40:	08006f67 	.word	0x08006f67
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	f103 0110 	add.w	r1, r3, #16
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	795b      	ldrb	r3, [r3, #5]
 8006d4e:	461a      	mov	r2, r3
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 f945 	bl	8006fe0 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2202      	movs	r2, #2
 8006d5a:	761a      	strb	r2, [r3, #24]
      break;
 8006d5c:	e13a      	b.n	8006fd4 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	795b      	ldrb	r3, [r3, #5]
 8006d62:	4619      	mov	r1, r3
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	f000 fd1d 	bl	80077a4 <USBH_LL_GetURBState>
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8006d6e:	7bbb      	ldrb	r3, [r7, #14]
 8006d70:	2b01      	cmp	r3, #1
 8006d72:	d11e      	bne.n	8006db2 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	7c1b      	ldrb	r3, [r3, #16]
 8006d78:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8006d7c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	8adb      	ldrh	r3, [r3, #22]
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d00a      	beq.n	8006d9c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8006d86:	7b7b      	ldrb	r3, [r7, #13]
 8006d88:	2b80      	cmp	r3, #128	@ 0x80
 8006d8a:	d103      	bne.n	8006d94 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2203      	movs	r2, #3
 8006d90:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8006d92:	e116      	b.n	8006fc2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2205      	movs	r2, #5
 8006d98:	761a      	strb	r2, [r3, #24]
      break;
 8006d9a:	e112      	b.n	8006fc2 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8006d9c:	7b7b      	ldrb	r3, [r7, #13]
 8006d9e:	2b80      	cmp	r3, #128	@ 0x80
 8006da0:	d103      	bne.n	8006daa <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2209      	movs	r2, #9
 8006da6:	761a      	strb	r2, [r3, #24]
      break;
 8006da8:	e10b      	b.n	8006fc2 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2207      	movs	r2, #7
 8006dae:	761a      	strb	r2, [r3, #24]
      break;
 8006db0:	e107      	b.n	8006fc2 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8006db2:	7bbb      	ldrb	r3, [r7, #14]
 8006db4:	2b04      	cmp	r3, #4
 8006db6:	d003      	beq.n	8006dc0 <USBH_HandleControl+0xcc>
 8006db8:	7bbb      	ldrb	r3, [r7, #14]
 8006dba:	2b02      	cmp	r3, #2
 8006dbc:	f040 8101 	bne.w	8006fc2 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	220b      	movs	r2, #11
 8006dc4:	761a      	strb	r2, [r3, #24]
      break;
 8006dc6:	e0fc      	b.n	8006fc2 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006dce:	b29a      	uxth	r2, r3
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	6899      	ldr	r1, [r3, #8]
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	899a      	ldrh	r2, [r3, #12]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	791b      	ldrb	r3, [r3, #4]
 8006de0:	6878      	ldr	r0, [r7, #4]
 8006de2:	f000 f93c 	bl	800705e <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2204      	movs	r2, #4
 8006dea:	761a      	strb	r2, [r3, #24]
      break;
 8006dec:	e0f2      	b.n	8006fd4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	791b      	ldrb	r3, [r3, #4]
 8006df2:	4619      	mov	r1, r3
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f000 fcd5 	bl	80077a4 <USBH_LL_GetURBState>
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8006dfe:	7bbb      	ldrb	r3, [r7, #14]
 8006e00:	2b01      	cmp	r3, #1
 8006e02:	d103      	bne.n	8006e0c <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2209      	movs	r2, #9
 8006e08:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8006e0a:	e0dc      	b.n	8006fc6 <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 8006e0c:	7bbb      	ldrb	r3, [r7, #14]
 8006e0e:	2b05      	cmp	r3, #5
 8006e10:	d102      	bne.n	8006e18 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 8006e12:	2303      	movs	r3, #3
 8006e14:	73fb      	strb	r3, [r7, #15]
      break;
 8006e16:	e0d6      	b.n	8006fc6 <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 8006e18:	7bbb      	ldrb	r3, [r7, #14]
 8006e1a:	2b04      	cmp	r3, #4
 8006e1c:	f040 80d3 	bne.w	8006fc6 <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	220b      	movs	r2, #11
 8006e24:	761a      	strb	r2, [r3, #24]
      break;
 8006e26:	e0ce      	b.n	8006fc6 <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	6899      	ldr	r1, [r3, #8]
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	899a      	ldrh	r2, [r3, #12]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	795b      	ldrb	r3, [r3, #5]
 8006e34:	2001      	movs	r0, #1
 8006e36:	9000      	str	r0, [sp, #0]
 8006e38:	6878      	ldr	r0, [r7, #4]
 8006e3a:	f000 f8eb 	bl	8007014 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006e44:	b29a      	uxth	r2, r3
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2206      	movs	r2, #6
 8006e4e:	761a      	strb	r2, [r3, #24]
      break;
 8006e50:	e0c0      	b.n	8006fd4 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	795b      	ldrb	r3, [r3, #5]
 8006e56:	4619      	mov	r1, r3
 8006e58:	6878      	ldr	r0, [r7, #4]
 8006e5a:	f000 fca3 	bl	80077a4 <USBH_LL_GetURBState>
 8006e5e:	4603      	mov	r3, r0
 8006e60:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006e62:	7bbb      	ldrb	r3, [r7, #14]
 8006e64:	2b01      	cmp	r3, #1
 8006e66:	d103      	bne.n	8006e70 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2207      	movs	r2, #7
 8006e6c:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8006e6e:	e0ac      	b.n	8006fca <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8006e70:	7bbb      	ldrb	r3, [r7, #14]
 8006e72:	2b05      	cmp	r3, #5
 8006e74:	d105      	bne.n	8006e82 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	220c      	movs	r2, #12
 8006e7a:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8006e7c:	2303      	movs	r3, #3
 8006e7e:	73fb      	strb	r3, [r7, #15]
      break;
 8006e80:	e0a3      	b.n	8006fca <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 8006e82:	7bbb      	ldrb	r3, [r7, #14]
 8006e84:	2b02      	cmp	r3, #2
 8006e86:	d103      	bne.n	8006e90 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	2205      	movs	r2, #5
 8006e8c:	761a      	strb	r2, [r3, #24]
      break;
 8006e8e:	e09c      	b.n	8006fca <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8006e90:	7bbb      	ldrb	r3, [r7, #14]
 8006e92:	2b04      	cmp	r3, #4
 8006e94:	f040 8099 	bne.w	8006fca <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	220b      	movs	r2, #11
 8006e9c:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8006e9e:	2302      	movs	r3, #2
 8006ea0:	73fb      	strb	r3, [r7, #15]
      break;
 8006ea2:	e092      	b.n	8006fca <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	791b      	ldrb	r3, [r3, #4]
 8006ea8:	2200      	movs	r2, #0
 8006eaa:	2100      	movs	r1, #0
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f000 f8d6 	bl	800705e <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006eb8:	b29a      	uxth	r2, r3
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	2208      	movs	r2, #8
 8006ec2:	761a      	strb	r2, [r3, #24]

      break;
 8006ec4:	e086      	b.n	8006fd4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	791b      	ldrb	r3, [r3, #4]
 8006eca:	4619      	mov	r1, r3
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	f000 fc69 	bl	80077a4 <USBH_LL_GetURBState>
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006ed6:	7bbb      	ldrb	r3, [r7, #14]
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d105      	bne.n	8006ee8 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	220d      	movs	r2, #13
 8006ee0:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8006ee6:	e072      	b.n	8006fce <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 8006ee8:	7bbb      	ldrb	r3, [r7, #14]
 8006eea:	2b04      	cmp	r3, #4
 8006eec:	d103      	bne.n	8006ef6 <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	220b      	movs	r2, #11
 8006ef2:	761a      	strb	r2, [r3, #24]
      break;
 8006ef4:	e06b      	b.n	8006fce <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 8006ef6:	7bbb      	ldrb	r3, [r7, #14]
 8006ef8:	2b05      	cmp	r3, #5
 8006efa:	d168      	bne.n	8006fce <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 8006efc:	2303      	movs	r3, #3
 8006efe:	73fb      	strb	r3, [r7, #15]
      break;
 8006f00:	e065      	b.n	8006fce <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	795b      	ldrb	r3, [r3, #5]
 8006f06:	2201      	movs	r2, #1
 8006f08:	9200      	str	r2, [sp, #0]
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	2100      	movs	r1, #0
 8006f0e:	6878      	ldr	r0, [r7, #4]
 8006f10:	f000 f880 	bl	8007014 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8006f1a:	b29a      	uxth	r2, r3
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	220a      	movs	r2, #10
 8006f24:	761a      	strb	r2, [r3, #24]
      break;
 8006f26:	e055      	b.n	8006fd4 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	795b      	ldrb	r3, [r3, #5]
 8006f2c:	4619      	mov	r1, r3
 8006f2e:	6878      	ldr	r0, [r7, #4]
 8006f30:	f000 fc38 	bl	80077a4 <USBH_LL_GetURBState>
 8006f34:	4603      	mov	r3, r0
 8006f36:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8006f38:	7bbb      	ldrb	r3, [r7, #14]
 8006f3a:	2b01      	cmp	r3, #1
 8006f3c:	d105      	bne.n	8006f4a <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	220d      	movs	r2, #13
 8006f46:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8006f48:	e043      	b.n	8006fd2 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 8006f4a:	7bbb      	ldrb	r3, [r7, #14]
 8006f4c:	2b02      	cmp	r3, #2
 8006f4e:	d103      	bne.n	8006f58 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2209      	movs	r2, #9
 8006f54:	761a      	strb	r2, [r3, #24]
      break;
 8006f56:	e03c      	b.n	8006fd2 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 8006f58:	7bbb      	ldrb	r3, [r7, #14]
 8006f5a:	2b04      	cmp	r3, #4
 8006f5c:	d139      	bne.n	8006fd2 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	220b      	movs	r2, #11
 8006f62:	761a      	strb	r2, [r3, #24]
      break;
 8006f64:	e035      	b.n	8006fd2 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	7e5b      	ldrb	r3, [r3, #25]
 8006f6a:	3301      	adds	r3, #1
 8006f6c:	b2da      	uxtb	r2, r3
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	765a      	strb	r2, [r3, #25]
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	7e5b      	ldrb	r3, [r3, #25]
 8006f76:	2b02      	cmp	r3, #2
 8006f78:	d806      	bhi.n	8006f88 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2201      	movs	r2, #1
 8006f7e:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	2201      	movs	r2, #1
 8006f84:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8006f86:	e025      	b.n	8006fd4 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8006f8e:	2106      	movs	r1, #6
 8006f90:	6878      	ldr	r0, [r7, #4]
 8006f92:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2200      	movs	r2, #0
 8006f98:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	795b      	ldrb	r3, [r3, #5]
 8006f9e:	4619      	mov	r1, r3
 8006fa0:	6878      	ldr	r0, [r7, #4]
 8006fa2:	f000 f8e8 	bl	8007176 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	791b      	ldrb	r3, [r3, #4]
 8006faa:	4619      	mov	r1, r3
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f000 f8e2 	bl	8007176 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	2200      	movs	r2, #0
 8006fb6:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8006fb8:	2302      	movs	r3, #2
 8006fba:	73fb      	strb	r3, [r7, #15]
      break;
 8006fbc:	e00a      	b.n	8006fd4 <USBH_HandleControl+0x2e0>

    default:
      break;
 8006fbe:	bf00      	nop
 8006fc0:	e008      	b.n	8006fd4 <USBH_HandleControl+0x2e0>
      break;
 8006fc2:	bf00      	nop
 8006fc4:	e006      	b.n	8006fd4 <USBH_HandleControl+0x2e0>
      break;
 8006fc6:	bf00      	nop
 8006fc8:	e004      	b.n	8006fd4 <USBH_HandleControl+0x2e0>
      break;
 8006fca:	bf00      	nop
 8006fcc:	e002      	b.n	8006fd4 <USBH_HandleControl+0x2e0>
      break;
 8006fce:	bf00      	nop
 8006fd0:	e000      	b.n	8006fd4 <USBH_HandleControl+0x2e0>
      break;
 8006fd2:	bf00      	nop
  }

  return status;
 8006fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	3710      	adds	r7, #16
 8006fda:	46bd      	mov	sp, r7
 8006fdc:	bd80      	pop	{r7, pc}
 8006fde:	bf00      	nop

08006fe0 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b088      	sub	sp, #32
 8006fe4:	af04      	add	r7, sp, #16
 8006fe6:	60f8      	str	r0, [r7, #12]
 8006fe8:	60b9      	str	r1, [r7, #8]
 8006fea:	4613      	mov	r3, r2
 8006fec:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8006fee:	79f9      	ldrb	r1, [r7, #7]
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	9303      	str	r3, [sp, #12]
 8006ff4:	2308      	movs	r3, #8
 8006ff6:	9302      	str	r3, [sp, #8]
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	9301      	str	r3, [sp, #4]
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	9300      	str	r3, [sp, #0]
 8007000:	2300      	movs	r3, #0
 8007002:	2200      	movs	r2, #0
 8007004:	68f8      	ldr	r0, [r7, #12]
 8007006:	f000 fb9c 	bl	8007742 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800700a:	2300      	movs	r3, #0
}
 800700c:	4618      	mov	r0, r3
 800700e:	3710      	adds	r7, #16
 8007010:	46bd      	mov	sp, r7
 8007012:	bd80      	pop	{r7, pc}

08007014 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007014:	b580      	push	{r7, lr}
 8007016:	b088      	sub	sp, #32
 8007018:	af04      	add	r7, sp, #16
 800701a:	60f8      	str	r0, [r7, #12]
 800701c:	60b9      	str	r1, [r7, #8]
 800701e:	4611      	mov	r1, r2
 8007020:	461a      	mov	r2, r3
 8007022:	460b      	mov	r3, r1
 8007024:	80fb      	strh	r3, [r7, #6]
 8007026:	4613      	mov	r3, r2
 8007028:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007030:	2b00      	cmp	r3, #0
 8007032:	d001      	beq.n	8007038 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007034:	2300      	movs	r3, #0
 8007036:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007038:	7979      	ldrb	r1, [r7, #5]
 800703a:	7e3b      	ldrb	r3, [r7, #24]
 800703c:	9303      	str	r3, [sp, #12]
 800703e:	88fb      	ldrh	r3, [r7, #6]
 8007040:	9302      	str	r3, [sp, #8]
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	9301      	str	r3, [sp, #4]
 8007046:	2301      	movs	r3, #1
 8007048:	9300      	str	r3, [sp, #0]
 800704a:	2300      	movs	r3, #0
 800704c:	2200      	movs	r2, #0
 800704e:	68f8      	ldr	r0, [r7, #12]
 8007050:	f000 fb77 	bl	8007742 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8007054:	2300      	movs	r3, #0
}
 8007056:	4618      	mov	r0, r3
 8007058:	3710      	adds	r7, #16
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}

0800705e <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800705e:	b580      	push	{r7, lr}
 8007060:	b088      	sub	sp, #32
 8007062:	af04      	add	r7, sp, #16
 8007064:	60f8      	str	r0, [r7, #12]
 8007066:	60b9      	str	r1, [r7, #8]
 8007068:	4611      	mov	r1, r2
 800706a:	461a      	mov	r2, r3
 800706c:	460b      	mov	r3, r1
 800706e:	80fb      	strh	r3, [r7, #6]
 8007070:	4613      	mov	r3, r2
 8007072:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007074:	7979      	ldrb	r1, [r7, #5]
 8007076:	2300      	movs	r3, #0
 8007078:	9303      	str	r3, [sp, #12]
 800707a:	88fb      	ldrh	r3, [r7, #6]
 800707c:	9302      	str	r3, [sp, #8]
 800707e:	68bb      	ldr	r3, [r7, #8]
 8007080:	9301      	str	r3, [sp, #4]
 8007082:	2301      	movs	r3, #1
 8007084:	9300      	str	r3, [sp, #0]
 8007086:	2300      	movs	r3, #0
 8007088:	2201      	movs	r2, #1
 800708a:	68f8      	ldr	r0, [r7, #12]
 800708c:	f000 fb59 	bl	8007742 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007090:	2300      	movs	r3, #0

}
 8007092:	4618      	mov	r0, r3
 8007094:	3710      	adds	r7, #16
 8007096:	46bd      	mov	sp, r7
 8007098:	bd80      	pop	{r7, pc}

0800709a <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800709a:	b580      	push	{r7, lr}
 800709c:	b088      	sub	sp, #32
 800709e:	af04      	add	r7, sp, #16
 80070a0:	60f8      	str	r0, [r7, #12]
 80070a2:	60b9      	str	r1, [r7, #8]
 80070a4:	4611      	mov	r1, r2
 80070a6:	461a      	mov	r2, r3
 80070a8:	460b      	mov	r3, r1
 80070aa:	80fb      	strh	r3, [r7, #6]
 80070ac:	4613      	mov	r3, r2
 80070ae:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80070b0:	7979      	ldrb	r1, [r7, #5]
 80070b2:	2300      	movs	r3, #0
 80070b4:	9303      	str	r3, [sp, #12]
 80070b6:	88fb      	ldrh	r3, [r7, #6]
 80070b8:	9302      	str	r3, [sp, #8]
 80070ba:	68bb      	ldr	r3, [r7, #8]
 80070bc:	9301      	str	r3, [sp, #4]
 80070be:	2301      	movs	r3, #1
 80070c0:	9300      	str	r3, [sp, #0]
 80070c2:	2302      	movs	r3, #2
 80070c4:	2201      	movs	r2, #1
 80070c6:	68f8      	ldr	r0, [r7, #12]
 80070c8:	f000 fb3b 	bl	8007742 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80070cc:	2300      	movs	r3, #0
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3710      	adds	r7, #16
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}

080070d6 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80070d6:	b580      	push	{r7, lr}
 80070d8:	b086      	sub	sp, #24
 80070da:	af04      	add	r7, sp, #16
 80070dc:	6078      	str	r0, [r7, #4]
 80070de:	4608      	mov	r0, r1
 80070e0:	4611      	mov	r1, r2
 80070e2:	461a      	mov	r2, r3
 80070e4:	4603      	mov	r3, r0
 80070e6:	70fb      	strb	r3, [r7, #3]
 80070e8:	460b      	mov	r3, r1
 80070ea:	70bb      	strb	r3, [r7, #2]
 80070ec:	4613      	mov	r3, r2
 80070ee:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80070f0:	7878      	ldrb	r0, [r7, #1]
 80070f2:	78ba      	ldrb	r2, [r7, #2]
 80070f4:	78f9      	ldrb	r1, [r7, #3]
 80070f6:	8b3b      	ldrh	r3, [r7, #24]
 80070f8:	9302      	str	r3, [sp, #8]
 80070fa:	7d3b      	ldrb	r3, [r7, #20]
 80070fc:	9301      	str	r3, [sp, #4]
 80070fe:	7c3b      	ldrb	r3, [r7, #16]
 8007100:	9300      	str	r3, [sp, #0]
 8007102:	4603      	mov	r3, r0
 8007104:	6878      	ldr	r0, [r7, #4]
 8007106:	f000 face 	bl	80076a6 <USBH_LL_OpenPipe>

  return USBH_OK;
 800710a:	2300      	movs	r3, #0
}
 800710c:	4618      	mov	r0, r3
 800710e:	3708      	adds	r7, #8
 8007110:	46bd      	mov	sp, r7
 8007112:	bd80      	pop	{r7, pc}

08007114 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b082      	sub	sp, #8
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
 800711c:	460b      	mov	r3, r1
 800711e:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8007120:	78fb      	ldrb	r3, [r7, #3]
 8007122:	4619      	mov	r1, r3
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f000 faed 	bl	8007704 <USBH_LL_ClosePipe>

  return USBH_OK;
 800712a:	2300      	movs	r3, #0
}
 800712c:	4618      	mov	r0, r3
 800712e:	3708      	adds	r7, #8
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}

08007134 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b084      	sub	sp, #16
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
 800713c:	460b      	mov	r3, r1
 800713e:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8007140:	6878      	ldr	r0, [r7, #4]
 8007142:	f000 f836 	bl	80071b2 <USBH_GetFreePipe>
 8007146:	4603      	mov	r3, r0
 8007148:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800714a:	89fb      	ldrh	r3, [r7, #14]
 800714c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8007150:	4293      	cmp	r3, r2
 8007152:	d00a      	beq.n	800716a <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8007154:	78fa      	ldrb	r2, [r7, #3]
 8007156:	89fb      	ldrh	r3, [r7, #14]
 8007158:	f003 030f 	and.w	r3, r3, #15
 800715c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007160:	6879      	ldr	r1, [r7, #4]
 8007162:	33e0      	adds	r3, #224	@ 0xe0
 8007164:	009b      	lsls	r3, r3, #2
 8007166:	440b      	add	r3, r1
 8007168:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800716a:	89fb      	ldrh	r3, [r7, #14]
 800716c:	b2db      	uxtb	r3, r3
}
 800716e:	4618      	mov	r0, r3
 8007170:	3710      	adds	r7, #16
 8007172:	46bd      	mov	sp, r7
 8007174:	bd80      	pop	{r7, pc}

08007176 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007176:	b480      	push	{r7}
 8007178:	b083      	sub	sp, #12
 800717a:	af00      	add	r7, sp, #0
 800717c:	6078      	str	r0, [r7, #4]
 800717e:	460b      	mov	r3, r1
 8007180:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8007182:	78fb      	ldrb	r3, [r7, #3]
 8007184:	2b0f      	cmp	r3, #15
 8007186:	d80d      	bhi.n	80071a4 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8007188:	78fb      	ldrb	r3, [r7, #3]
 800718a:	687a      	ldr	r2, [r7, #4]
 800718c:	33e0      	adds	r3, #224	@ 0xe0
 800718e:	009b      	lsls	r3, r3, #2
 8007190:	4413      	add	r3, r2
 8007192:	685a      	ldr	r2, [r3, #4]
 8007194:	78fb      	ldrb	r3, [r7, #3]
 8007196:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800719a:	6879      	ldr	r1, [r7, #4]
 800719c:	33e0      	adds	r3, #224	@ 0xe0
 800719e:	009b      	lsls	r3, r3, #2
 80071a0:	440b      	add	r3, r1
 80071a2:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80071a4:	2300      	movs	r3, #0
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	370c      	adds	r7, #12
 80071aa:	46bd      	mov	sp, r7
 80071ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b0:	4770      	bx	lr

080071b2 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80071b2:	b480      	push	{r7}
 80071b4:	b085      	sub	sp, #20
 80071b6:	af00      	add	r7, sp, #0
 80071b8:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80071ba:	2300      	movs	r3, #0
 80071bc:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80071be:	2300      	movs	r3, #0
 80071c0:	73fb      	strb	r3, [r7, #15]
 80071c2:	e00f      	b.n	80071e4 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80071c4:	7bfb      	ldrb	r3, [r7, #15]
 80071c6:	687a      	ldr	r2, [r7, #4]
 80071c8:	33e0      	adds	r3, #224	@ 0xe0
 80071ca:	009b      	lsls	r3, r3, #2
 80071cc:	4413      	add	r3, r2
 80071ce:	685b      	ldr	r3, [r3, #4]
 80071d0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d102      	bne.n	80071de <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80071d8:	7bfb      	ldrb	r3, [r7, #15]
 80071da:	b29b      	uxth	r3, r3
 80071dc:	e007      	b.n	80071ee <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80071de:	7bfb      	ldrb	r3, [r7, #15]
 80071e0:	3301      	adds	r3, #1
 80071e2:	73fb      	strb	r3, [r7, #15]
 80071e4:	7bfb      	ldrb	r3, [r7, #15]
 80071e6:	2b0f      	cmp	r3, #15
 80071e8:	d9ec      	bls.n	80071c4 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80071ea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	3714      	adds	r7, #20
 80071f2:	46bd      	mov	sp, r7
 80071f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f8:	4770      	bx	lr
	...

080071fc <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80071fc:	b580      	push	{r7, lr}
 80071fe:	b082      	sub	sp, #8
 8007200:	af00      	add	r7, sp, #0



	  USBH_StatusTypeDef usb_status;
	  /* Initialize Host Library */
	  usb_status = USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS);
 8007202:	2201      	movs	r2, #1
 8007204:	491f      	ldr	r1, [pc, #124]	@ (8007284 <MX_USB_HOST_Init+0x88>)
 8007206:	4820      	ldr	r0, [pc, #128]	@ (8007288 <MX_USB_HOST_Init+0x8c>)
 8007208:	f7fe fb93 	bl	8005932 <USBH_Init>
 800720c:	4603      	mov	r3, r0
 800720e:	71fb      	strb	r3, [r7, #7]
	  if (usb_status != USBH_OK)
 8007210:	79fb      	ldrb	r3, [r7, #7]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d007      	beq.n	8007226 <MX_USB_HOST_Init+0x2a>
	  {
	    printf("USBH_Init failed, status %d\r\n", usb_status);
 8007216:	79fb      	ldrb	r3, [r7, #7]
 8007218:	4619      	mov	r1, r3
 800721a:	481c      	ldr	r0, [pc, #112]	@ (800728c <MX_USB_HOST_Init+0x90>)
 800721c:	f000 fcca 	bl	8007bb4 <iprintf>
	    Error_Handler();
 8007220:	f7f9 fb8d 	bl	800093e <Error_Handler>
 8007224:	e002      	b.n	800722c <MX_USB_HOST_Init+0x30>
	  }
	  else
	  {
	    printf("USBH_Init OK\r\n");
 8007226:	481a      	ldr	r0, [pc, #104]	@ (8007290 <MX_USB_HOST_Init+0x94>)
 8007228:	f000 fd2c 	bl	8007c84 <puts>
	  }

	  /* Register MIDI class */
	  usb_status = USBH_RegisterClass(&hUsbHostFS, USBH_MIDI_CLASS);
 800722c:	4919      	ldr	r1, [pc, #100]	@ (8007294 <MX_USB_HOST_Init+0x98>)
 800722e:	4816      	ldr	r0, [pc, #88]	@ (8007288 <MX_USB_HOST_Init+0x8c>)
 8007230:	f7fe fc2a 	bl	8005a88 <USBH_RegisterClass>
 8007234:	4603      	mov	r3, r0
 8007236:	71fb      	strb	r3, [r7, #7]
	  if (usb_status != USBH_OK)
 8007238:	79fb      	ldrb	r3, [r7, #7]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d007      	beq.n	800724e <MX_USB_HOST_Init+0x52>
	  {
	    printf("USBH_RegisterClass failed, status %d\r\n", usb_status);
 800723e:	79fb      	ldrb	r3, [r7, #7]
 8007240:	4619      	mov	r1, r3
 8007242:	4815      	ldr	r0, [pc, #84]	@ (8007298 <MX_USB_HOST_Init+0x9c>)
 8007244:	f000 fcb6 	bl	8007bb4 <iprintf>
	    Error_Handler();
 8007248:	f7f9 fb79 	bl	800093e <Error_Handler>
 800724c:	e002      	b.n	8007254 <MX_USB_HOST_Init+0x58>
	  }
	  else
	  {
	    printf("USBH_RegisterClass (MIDI) OK\r\n");
 800724e:	4813      	ldr	r0, [pc, #76]	@ (800729c <MX_USB_HOST_Init+0xa0>)
 8007250:	f000 fd18 	bl	8007c84 <puts>
	  }

	  /* Start Host Process */
	  usb_status = USBH_Start(&hUsbHostFS);
 8007254:	480c      	ldr	r0, [pc, #48]	@ (8007288 <MX_USB_HOST_Init+0x8c>)
 8007256:	f7fe fc41 	bl	8005adc <USBH_Start>
 800725a:	4603      	mov	r3, r0
 800725c:	71fb      	strb	r3, [r7, #7]
	  if (usb_status != USBH_OK)
 800725e:	79fb      	ldrb	r3, [r7, #7]
 8007260:	2b00      	cmp	r3, #0
 8007262:	d007      	beq.n	8007274 <MX_USB_HOST_Init+0x78>
	  {
	    printf("USBH_Start failed, status %d\r\n", usb_status);
 8007264:	79fb      	ldrb	r3, [r7, #7]
 8007266:	4619      	mov	r1, r3
 8007268:	480d      	ldr	r0, [pc, #52]	@ (80072a0 <MX_USB_HOST_Init+0xa4>)
 800726a:	f000 fca3 	bl	8007bb4 <iprintf>
	    Error_Handler();
 800726e:	f7f9 fb66 	bl	800093e <Error_Handler>
	    printf("USBH_Start OK\r\n");
	  }

	  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */
	  /* USER CODE END USB_HOST_Init_PostTreatment */
	}
 8007272:	e002      	b.n	800727a <MX_USB_HOST_Init+0x7e>
	    printf("USBH_Start OK\r\n");
 8007274:	480b      	ldr	r0, [pc, #44]	@ (80072a4 <MX_USB_HOST_Init+0xa8>)
 8007276:	f000 fd05 	bl	8007c84 <puts>
	}
 800727a:	bf00      	nop
 800727c:	3708      	adds	r7, #8
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}
 8007282:	bf00      	nop
 8007284:	080072bd 	.word	0x080072bd
 8007288:	200000fc 	.word	0x200000fc
 800728c:	0800940c 	.word	0x0800940c
 8007290:	0800942c 	.word	0x0800942c
 8007294:	2000004c 	.word	0x2000004c
 8007298:	0800943c 	.word	0x0800943c
 800729c:	08009464 	.word	0x08009464
 80072a0:	08009484 	.word	0x08009484
 80072a4:	080094a4 	.word	0x080094a4

080072a8 <MX_USB_HOST_Process>:

/**
  * @brief  USB Host Background Task
  */
void MX_USB_HOST_Process(void)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	af00      	add	r7, sp, #0
  USBH_Process(&hUsbHostFS);
 80072ac:	4802      	ldr	r0, [pc, #8]	@ (80072b8 <MX_USB_HOST_Process+0x10>)
 80072ae:	f7fe fc25 	bl	8005afc <USBH_Process>
}
 80072b2:	bf00      	nop
 80072b4:	bd80      	pop	{r7, pc}
 80072b6:	bf00      	nop
 80072b8:	200000fc 	.word	0x200000fc

080072bc <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess(USBH_HandleTypeDef *phost, uint8_t id)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b082      	sub	sp, #8
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
 80072c4:	460b      	mov	r3, r1
 80072c6:	70fb      	strb	r3, [r7, #3]
  switch (id)
 80072c8:	78fb      	ldrb	r3, [r7, #3]
 80072ca:	3b01      	subs	r3, #1
 80072cc:	2b04      	cmp	r3, #4
 80072ce:	d826      	bhi.n	800731e <USBH_UserProcess+0x62>
 80072d0:	a201      	add	r2, pc, #4	@ (adr r2, 80072d8 <USBH_UserProcess+0x1c>)
 80072d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072d6:	bf00      	nop
 80072d8:	080072ed 	.word	0x080072ed
 80072dc:	08007303 	.word	0x08007303
 80072e0:	0800731f 	.word	0x0800731f
 80072e4:	080072f5 	.word	0x080072f5
 80072e8:	08007311 	.word	0x08007311
  {
    case HOST_USER_SELECT_CONFIGURATION:
      printf("USBH_UserProcess: HOST_USER_SELECT_CONFIGURATION\r\n");
 80072ec:	4811      	ldr	r0, [pc, #68]	@ (8007334 <USBH_UserProcess+0x78>)
 80072ee:	f000 fcc9 	bl	8007c84 <puts>
      break;
 80072f2:	e01a      	b.n	800732a <USBH_UserProcess+0x6e>

    case HOST_USER_CONNECTION:
      Appli_state = APPLICATION_START;
 80072f4:	4b10      	ldr	r3, [pc, #64]	@ (8007338 <USBH_UserProcess+0x7c>)
 80072f6:	2201      	movs	r2, #1
 80072f8:	701a      	strb	r2, [r3, #0]
      printf("USBH_UserProcess: HOST_USER_CONNECTION -> APPLICATION_START\r\n");
 80072fa:	4810      	ldr	r0, [pc, #64]	@ (800733c <USBH_UserProcess+0x80>)
 80072fc:	f000 fcc2 	bl	8007c84 <puts>
      break;
 8007300:	e013      	b.n	800732a <USBH_UserProcess+0x6e>

    case HOST_USER_CLASS_ACTIVE:
      Appli_state = APPLICATION_READY;
 8007302:	4b0d      	ldr	r3, [pc, #52]	@ (8007338 <USBH_UserProcess+0x7c>)
 8007304:	2202      	movs	r2, #2
 8007306:	701a      	strb	r2, [r3, #0]
      printf("USBH_UserProcess: HOST_USER_CLASS_ACTIVE -> APPLICATION_READY\r\n");
 8007308:	480d      	ldr	r0, [pc, #52]	@ (8007340 <USBH_UserProcess+0x84>)
 800730a:	f000 fcbb 	bl	8007c84 <puts>
      break;
 800730e:	e00c      	b.n	800732a <USBH_UserProcess+0x6e>

    case HOST_USER_DISCONNECTION:
      Appli_state = APPLICATION_DISCONNECT;
 8007310:	4b09      	ldr	r3, [pc, #36]	@ (8007338 <USBH_UserProcess+0x7c>)
 8007312:	2203      	movs	r2, #3
 8007314:	701a      	strb	r2, [r3, #0]
      printf("USBH_UserProcess: HOST_USER_DISCONNECTION -> APPLICATION_DISCONNECT\r\n");
 8007316:	480b      	ldr	r0, [pc, #44]	@ (8007344 <USBH_UserProcess+0x88>)
 8007318:	f000 fcb4 	bl	8007c84 <puts>
      break;
 800731c:	e005      	b.n	800732a <USBH_UserProcess+0x6e>

    default:
      printf("USBH_UserProcess: Unknown id=%d\r\n", id);
 800731e:	78fb      	ldrb	r3, [r7, #3]
 8007320:	4619      	mov	r1, r3
 8007322:	4809      	ldr	r0, [pc, #36]	@ (8007348 <USBH_UserProcess+0x8c>)
 8007324:	f000 fc46 	bl	8007bb4 <iprintf>
      break;
 8007328:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800732a:	bf00      	nop
 800732c:	3708      	adds	r7, #8
 800732e:	46bd      	mov	sp, r7
 8007330:	bd80      	pop	{r7, pc}
 8007332:	bf00      	nop
 8007334:	080094b4 	.word	0x080094b4
 8007338:	200004d4 	.word	0x200004d4
 800733c:	080094e8 	.word	0x080094e8
 8007340:	08009528 	.word	0x08009528
 8007344:	08009568 	.word	0x08009568
 8007348:	080095b0 	.word	0x080095b0

0800734c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b0ac      	sub	sp, #176	@ 0xb0
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007354:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8007358:	2200      	movs	r2, #0
 800735a:	601a      	str	r2, [r3, #0]
 800735c:	605a      	str	r2, [r3, #4]
 800735e:	609a      	str	r2, [r3, #8]
 8007360:	60da      	str	r2, [r3, #12]
 8007362:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007364:	f107 0314 	add.w	r3, r7, #20
 8007368:	2288      	movs	r2, #136	@ 0x88
 800736a:	2100      	movs	r1, #0
 800736c:	4618      	mov	r0, r3
 800736e:	f000 fd9f 	bl	8007eb0 <memset>
  if(hcdHandle->Instance==USB_OTG_FS)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800737a:	d173      	bne.n	8007464 <HAL_HCD_MspInit+0x118>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800737c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8007380:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLLSAI1;
 8007382:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8007386:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 800738a:	2301      	movs	r3, #1
 800738c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 800738e:	2301      	movs	r3, #1
 8007390:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8007392:	2318      	movs	r3, #24
 8007394:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8007396:	2307      	movs	r3, #7
 8007398:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800739a:	2302      	movs	r3, #2
 800739c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800739e:	2302      	movs	r3, #2
 80073a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 80073a2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80073a6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80073a8:	f107 0314 	add.w	r3, r7, #20
 80073ac:	4618      	mov	r0, r3
 80073ae:	f7fc fbf1 	bl	8003b94 <HAL_RCCEx_PeriphCLKConfig>
 80073b2:	4603      	mov	r3, r0
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d001      	beq.n	80073bc <HAL_HCD_MspInit+0x70>
    {
      Error_Handler();
 80073b8:	f7f9 fac1 	bl	800093e <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80073bc:	4b2b      	ldr	r3, [pc, #172]	@ (800746c <HAL_HCD_MspInit+0x120>)
 80073be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073c0:	4a2a      	ldr	r2, [pc, #168]	@ (800746c <HAL_HCD_MspInit+0x120>)
 80073c2:	f043 0301 	orr.w	r3, r3, #1
 80073c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80073c8:	4b28      	ldr	r3, [pc, #160]	@ (800746c <HAL_HCD_MspInit+0x120>)
 80073ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80073cc:	f003 0301 	and.w	r3, r3, #1
 80073d0:	613b      	str	r3, [r7, #16]
 80073d2:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80073d4:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80073d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073dc:	2302      	movs	r3, #2
 80073de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073e2:	2300      	movs	r3, #0
 80073e4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80073e8:	2303      	movs	r3, #3
 80073ea:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80073ee:	230a      	movs	r3, #10
 80073f0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80073f4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80073f8:	4619      	mov	r1, r3
 80073fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80073fe:	f7f9 ff8b 	bl	8001318 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007402:	4b1a      	ldr	r3, [pc, #104]	@ (800746c <HAL_HCD_MspInit+0x120>)
 8007404:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007406:	4a19      	ldr	r2, [pc, #100]	@ (800746c <HAL_HCD_MspInit+0x120>)
 8007408:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800740c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800740e:	4b17      	ldr	r3, [pc, #92]	@ (800746c <HAL_HCD_MspInit+0x120>)
 8007410:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007412:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007416:	60fb      	str	r3, [r7, #12]
 8007418:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800741a:	4b14      	ldr	r3, [pc, #80]	@ (800746c <HAL_HCD_MspInit+0x120>)
 800741c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800741e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007422:	2b00      	cmp	r3, #0
 8007424:	d114      	bne.n	8007450 <HAL_HCD_MspInit+0x104>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007426:	4b11      	ldr	r3, [pc, #68]	@ (800746c <HAL_HCD_MspInit+0x120>)
 8007428:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800742a:	4a10      	ldr	r2, [pc, #64]	@ (800746c <HAL_HCD_MspInit+0x120>)
 800742c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007430:	6593      	str	r3, [r2, #88]	@ 0x58
 8007432:	4b0e      	ldr	r3, [pc, #56]	@ (800746c <HAL_HCD_MspInit+0x120>)
 8007434:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007436:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800743a:	60bb      	str	r3, [r7, #8]
 800743c:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800743e:	f7fb fdd1 	bl	8002fe4 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 8007442:	4b0a      	ldr	r3, [pc, #40]	@ (800746c <HAL_HCD_MspInit+0x120>)
 8007444:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007446:	4a09      	ldr	r2, [pc, #36]	@ (800746c <HAL_HCD_MspInit+0x120>)
 8007448:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800744c:	6593      	str	r3, [r2, #88]	@ 0x58
 800744e:	e001      	b.n	8007454 <HAL_HCD_MspInit+0x108>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8007450:	f7fb fdc8 	bl	8002fe4 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8007454:	2200      	movs	r2, #0
 8007456:	2100      	movs	r1, #0
 8007458:	2043      	movs	r0, #67	@ 0x43
 800745a:	f7f9 ff26 	bl	80012aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800745e:	2043      	movs	r0, #67	@ 0x43
 8007460:	f7f9 ff3f 	bl	80012e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8007464:	bf00      	nop
 8007466:	37b0      	adds	r7, #176	@ 0xb0
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}
 800746c:	40021000 	.word	0x40021000

08007470 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b082      	sub	sp, #8
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 800747e:	4618      	mov	r0, r3
 8007480:	f7fe ff1b 	bl	80062ba <USBH_LL_IncTimer>
}
 8007484:	bf00      	nop
 8007486:	3708      	adds	r7, #8
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 800749a:	4618      	mov	r0, r3
 800749c:	f7fe ff53 	bl	8006346 <USBH_LL_Connect>
}
 80074a0:	bf00      	nop
 80074a2:	3708      	adds	r7, #8
 80074a4:	46bd      	mov	sp, r7
 80074a6:	bd80      	pop	{r7, pc}

080074a8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80074a8:	b580      	push	{r7, lr}
 80074aa:	b082      	sub	sp, #8
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 80074b6:	4618      	mov	r0, r3
 80074b8:	f7fe ff5c 	bl	8006374 <USBH_LL_Disconnect>
}
 80074bc:	bf00      	nop
 80074be:	3708      	adds	r7, #8
 80074c0:	46bd      	mov	sp, r7
 80074c2:	bd80      	pop	{r7, pc}

080074c4 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b083      	sub	sp, #12
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
 80074cc:	460b      	mov	r3, r1
 80074ce:	70fb      	strb	r3, [r7, #3]
 80074d0:	4613      	mov	r3, r2
 80074d2:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80074d4:	bf00      	nop
 80074d6:	370c      	adds	r7, #12
 80074d8:	46bd      	mov	sp, r7
 80074da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074de:	4770      	bx	lr

080074e0 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80074e0:	b580      	push	{r7, lr}
 80074e2:	b082      	sub	sp, #8
 80074e4:	af00      	add	r7, sp, #0
 80074e6:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 80074ee:	4618      	mov	r0, r3
 80074f0:	f7fe ff0d 	bl	800630e <USBH_LL_PortEnabled>
}
 80074f4:	bf00      	nop
 80074f6:	3708      	adds	r7, #8
 80074f8:	46bd      	mov	sp, r7
 80074fa:	bd80      	pop	{r7, pc}

080074fc <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80074fc:	b580      	push	{r7, lr}
 80074fe:	b082      	sub	sp, #8
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	f8d3 335c 	ldr.w	r3, [r3, #860]	@ 0x35c
 800750a:	4618      	mov	r0, r3
 800750c:	f7fe ff0d 	bl	800632a <USBH_LL_PortDisabled>
}
 8007510:	bf00      	nop
 8007512:	3708      	adds	r7, #8
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}

08007518 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b082      	sub	sp, #8
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8007526:	2b01      	cmp	r3, #1
 8007528:	d12a      	bne.n	8007580 <USBH_LL_Init+0x68>
  /* Enable USB power on Pwrctrl CR2 register */
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800752a:	4a18      	ldr	r2, [pc, #96]	@ (800758c <USBH_LL_Init+0x74>)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	f8c2 335c 	str.w	r3, [r2, #860]	@ 0x35c
  phost->pData = &hhcd_USB_OTG_FS;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	4a15      	ldr	r2, [pc, #84]	@ (800758c <USBH_LL_Init+0x74>)
 8007536:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800753a:	4b14      	ldr	r3, [pc, #80]	@ (800758c <USBH_LL_Init+0x74>)
 800753c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8007540:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8007542:	4b12      	ldr	r3, [pc, #72]	@ (800758c <USBH_LL_Init+0x74>)
 8007544:	2208      	movs	r2, #8
 8007546:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8007548:	4b10      	ldr	r3, [pc, #64]	@ (800758c <USBH_LL_Init+0x74>)
 800754a:	2201      	movs	r2, #1
 800754c:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800754e:	4b0f      	ldr	r3, [pc, #60]	@ (800758c <USBH_LL_Init+0x74>)
 8007550:	2200      	movs	r2, #0
 8007552:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007554:	4b0d      	ldr	r3, [pc, #52]	@ (800758c <USBH_LL_Init+0x74>)
 8007556:	2202      	movs	r2, #2
 8007558:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800755a:	4b0c      	ldr	r3, [pc, #48]	@ (800758c <USBH_LL_Init+0x74>)
 800755c:	2200      	movs	r2, #0
 800755e:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8007560:	480a      	ldr	r0, [pc, #40]	@ (800758c <USBH_LL_Init+0x74>)
 8007562:	f7fa f89b 	bl	800169c <HAL_HCD_Init>
 8007566:	4603      	mov	r3, r0
 8007568:	2b00      	cmp	r3, #0
 800756a:	d001      	beq.n	8007570 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800756c:	f7f9 f9e7 	bl	800093e <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8007570:	4806      	ldr	r0, [pc, #24]	@ (800758c <USBH_LL_Init+0x74>)
 8007572:	f7fa fc89 	bl	8001e88 <HAL_HCD_GetCurrentFrame>
 8007576:	4603      	mov	r3, r0
 8007578:	4619      	mov	r1, r3
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f7fe fe8e 	bl	800629c <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8007580:	2300      	movs	r3, #0
}
 8007582:	4618      	mov	r0, r3
 8007584:	3708      	adds	r7, #8
 8007586:	46bd      	mov	sp, r7
 8007588:	bd80      	pop	{r7, pc}
 800758a:	bf00      	nop
 800758c:	200004d8 	.word	0x200004d8

08007590 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b084      	sub	sp, #16
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007598:	2300      	movs	r3, #0
 800759a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800759c:	2300      	movs	r3, #0
 800759e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80075a6:	4618      	mov	r0, r3
 80075a8:	f7fa fbf8 	bl	8001d9c <HAL_HCD_Start>
 80075ac:	4603      	mov	r3, r0
 80075ae:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80075b0:	7bfb      	ldrb	r3, [r7, #15]
 80075b2:	4618      	mov	r0, r3
 80075b4:	f000 f952 	bl	800785c <USBH_Get_USB_Status>
 80075b8:	4603      	mov	r3, r0
 80075ba:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80075bc:	7bbb      	ldrb	r3, [r7, #14]
}
 80075be:	4618      	mov	r0, r3
 80075c0:	3710      	adds	r7, #16
 80075c2:	46bd      	mov	sp, r7
 80075c4:	bd80      	pop	{r7, pc}

080075c6 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80075c6:	b580      	push	{r7, lr}
 80075c8:	b084      	sub	sp, #16
 80075ca:	af00      	add	r7, sp, #0
 80075cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80075ce:	2300      	movs	r3, #0
 80075d0:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80075d2:	2300      	movs	r3, #0
 80075d4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80075dc:	4618      	mov	r0, r3
 80075de:	f7fa fc00 	bl	8001de2 <HAL_HCD_Stop>
 80075e2:	4603      	mov	r3, r0
 80075e4:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80075e6:	7bfb      	ldrb	r3, [r7, #15]
 80075e8:	4618      	mov	r0, r3
 80075ea:	f000 f937 	bl	800785c <USBH_Get_USB_Status>
 80075ee:	4603      	mov	r3, r0
 80075f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80075f2:	7bbb      	ldrb	r3, [r7, #14]
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3710      	adds	r7, #16
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}

080075fc <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b084      	sub	sp, #16
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8007604:	2301      	movs	r3, #1
 8007606:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800760e:	4618      	mov	r0, r3
 8007610:	f7fa fc48 	bl	8001ea4 <HAL_HCD_GetCurrentSpeed>
 8007614:	4603      	mov	r3, r0
 8007616:	2b02      	cmp	r3, #2
 8007618:	d00c      	beq.n	8007634 <USBH_LL_GetSpeed+0x38>
 800761a:	2b02      	cmp	r3, #2
 800761c:	d80d      	bhi.n	800763a <USBH_LL_GetSpeed+0x3e>
 800761e:	2b00      	cmp	r3, #0
 8007620:	d002      	beq.n	8007628 <USBH_LL_GetSpeed+0x2c>
 8007622:	2b01      	cmp	r3, #1
 8007624:	d003      	beq.n	800762e <USBH_LL_GetSpeed+0x32>
 8007626:	e008      	b.n	800763a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8007628:	2300      	movs	r3, #0
 800762a:	73fb      	strb	r3, [r7, #15]
    break;
 800762c:	e008      	b.n	8007640 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800762e:	2301      	movs	r3, #1
 8007630:	73fb      	strb	r3, [r7, #15]
    break;
 8007632:	e005      	b.n	8007640 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007634:	2302      	movs	r3, #2
 8007636:	73fb      	strb	r3, [r7, #15]
    break;
 8007638:	e002      	b.n	8007640 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800763a:	2301      	movs	r3, #1
 800763c:	73fb      	strb	r3, [r7, #15]
    break;
 800763e:	bf00      	nop
  }
  return  speed;
 8007640:	7bfb      	ldrb	r3, [r7, #15]
}
 8007642:	4618      	mov	r0, r3
 8007644:	3710      	adds	r7, #16
 8007646:	46bd      	mov	sp, r7
 8007648:	bd80      	pop	{r7, pc}

0800764a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800764a:	b580      	push	{r7, lr}
 800764c:	b084      	sub	sp, #16
 800764e:	af00      	add	r7, sp, #0
 8007650:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007652:	2300      	movs	r3, #0
 8007654:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007656:	2300      	movs	r3, #0
 8007658:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8007660:	4618      	mov	r0, r3
 8007662:	f7fa fbdb 	bl	8001e1c <HAL_HCD_ResetPort>
 8007666:	4603      	mov	r3, r0
 8007668:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800766a:	7bfb      	ldrb	r3, [r7, #15]
 800766c:	4618      	mov	r0, r3
 800766e:	f000 f8f5 	bl	800785c <USBH_Get_USB_Status>
 8007672:	4603      	mov	r3, r0
 8007674:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007676:	7bbb      	ldrb	r3, [r7, #14]
}
 8007678:	4618      	mov	r0, r3
 800767a:	3710      	adds	r7, #16
 800767c:	46bd      	mov	sp, r7
 800767e:	bd80      	pop	{r7, pc}

08007680 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b082      	sub	sp, #8
 8007684:	af00      	add	r7, sp, #0
 8007686:	6078      	str	r0, [r7, #4]
 8007688:	460b      	mov	r3, r1
 800768a:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8007692:	78fa      	ldrb	r2, [r7, #3]
 8007694:	4611      	mov	r1, r2
 8007696:	4618      	mov	r0, r3
 8007698:	f7fa fbe2 	bl	8001e60 <HAL_HCD_HC_GetXferCount>
 800769c:	4603      	mov	r3, r0
}
 800769e:	4618      	mov	r0, r3
 80076a0:	3708      	adds	r7, #8
 80076a2:	46bd      	mov	sp, r7
 80076a4:	bd80      	pop	{r7, pc}

080076a6 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80076a6:	b590      	push	{r4, r7, lr}
 80076a8:	b089      	sub	sp, #36	@ 0x24
 80076aa:	af04      	add	r7, sp, #16
 80076ac:	6078      	str	r0, [r7, #4]
 80076ae:	4608      	mov	r0, r1
 80076b0:	4611      	mov	r1, r2
 80076b2:	461a      	mov	r2, r3
 80076b4:	4603      	mov	r3, r0
 80076b6:	70fb      	strb	r3, [r7, #3]
 80076b8:	460b      	mov	r3, r1
 80076ba:	70bb      	strb	r3, [r7, #2]
 80076bc:	4613      	mov	r3, r2
 80076be:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80076c0:	2300      	movs	r3, #0
 80076c2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80076c4:	2300      	movs	r3, #0
 80076c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 80076ce:	787c      	ldrb	r4, [r7, #1]
 80076d0:	78ba      	ldrb	r2, [r7, #2]
 80076d2:	78f9      	ldrb	r1, [r7, #3]
 80076d4:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80076d6:	9302      	str	r3, [sp, #8]
 80076d8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80076dc:	9301      	str	r3, [sp, #4]
 80076de:	f897 3020 	ldrb.w	r3, [r7, #32]
 80076e2:	9300      	str	r3, [sp, #0]
 80076e4:	4623      	mov	r3, r4
 80076e6:	f7fa f839 	bl	800175c <HAL_HCD_HC_Init>
 80076ea:	4603      	mov	r3, r0
 80076ec:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80076ee:	7bfb      	ldrb	r3, [r7, #15]
 80076f0:	4618      	mov	r0, r3
 80076f2:	f000 f8b3 	bl	800785c <USBH_Get_USB_Status>
 80076f6:	4603      	mov	r3, r0
 80076f8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80076fa:	7bbb      	ldrb	r3, [r7, #14]
}
 80076fc:	4618      	mov	r0, r3
 80076fe:	3714      	adds	r7, #20
 8007700:	46bd      	mov	sp, r7
 8007702:	bd90      	pop	{r4, r7, pc}

08007704 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007704:	b580      	push	{r7, lr}
 8007706:	b084      	sub	sp, #16
 8007708:	af00      	add	r7, sp, #0
 800770a:	6078      	str	r0, [r7, #4]
 800770c:	460b      	mov	r3, r1
 800770e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007710:	2300      	movs	r3, #0
 8007712:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007714:	2300      	movs	r3, #0
 8007716:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800771e:	78fa      	ldrb	r2, [r7, #3]
 8007720:	4611      	mov	r1, r2
 8007722:	4618      	mov	r0, r3
 8007724:	f7fa f8b3 	bl	800188e <HAL_HCD_HC_Halt>
 8007728:	4603      	mov	r3, r0
 800772a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800772c:	7bfb      	ldrb	r3, [r7, #15]
 800772e:	4618      	mov	r0, r3
 8007730:	f000 f894 	bl	800785c <USBH_Get_USB_Status>
 8007734:	4603      	mov	r3, r0
 8007736:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007738:	7bbb      	ldrb	r3, [r7, #14]
}
 800773a:	4618      	mov	r0, r3
 800773c:	3710      	adds	r7, #16
 800773e:	46bd      	mov	sp, r7
 8007740:	bd80      	pop	{r7, pc}

08007742 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8007742:	b590      	push	{r4, r7, lr}
 8007744:	b089      	sub	sp, #36	@ 0x24
 8007746:	af04      	add	r7, sp, #16
 8007748:	6078      	str	r0, [r7, #4]
 800774a:	4608      	mov	r0, r1
 800774c:	4611      	mov	r1, r2
 800774e:	461a      	mov	r2, r3
 8007750:	4603      	mov	r3, r0
 8007752:	70fb      	strb	r3, [r7, #3]
 8007754:	460b      	mov	r3, r1
 8007756:	70bb      	strb	r3, [r7, #2]
 8007758:	4613      	mov	r3, r2
 800775a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800775c:	2300      	movs	r3, #0
 800775e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007760:	2300      	movs	r3, #0
 8007762:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800776a:	787c      	ldrb	r4, [r7, #1]
 800776c:	78ba      	ldrb	r2, [r7, #2]
 800776e:	78f9      	ldrb	r1, [r7, #3]
 8007770:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007774:	9303      	str	r3, [sp, #12]
 8007776:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8007778:	9302      	str	r3, [sp, #8]
 800777a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800777c:	9301      	str	r3, [sp, #4]
 800777e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007782:	9300      	str	r3, [sp, #0]
 8007784:	4623      	mov	r3, r4
 8007786:	f7fa f8a5 	bl	80018d4 <HAL_HCD_HC_SubmitRequest>
 800778a:	4603      	mov	r3, r0
 800778c:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);

  usb_status = USBH_Get_USB_Status(hal_status);
 800778e:	7bfb      	ldrb	r3, [r7, #15]
 8007790:	4618      	mov	r0, r3
 8007792:	f000 f863 	bl	800785c <USBH_Get_USB_Status>
 8007796:	4603      	mov	r3, r0
 8007798:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800779a:	7bbb      	ldrb	r3, [r7, #14]
}
 800779c:	4618      	mov	r0, r3
 800779e:	3714      	adds	r7, #20
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd90      	pop	{r4, r7, pc}

080077a4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80077a4:	b580      	push	{r7, lr}
 80077a6:	b082      	sub	sp, #8
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
 80077ac:	460b      	mov	r3, r1
 80077ae:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80077b6:	78fa      	ldrb	r2, [r7, #3]
 80077b8:	4611      	mov	r1, r2
 80077ba:	4618      	mov	r0, r3
 80077bc:	f7fa fb3c 	bl	8001e38 <HAL_HCD_HC_GetURBState>
 80077c0:	4603      	mov	r3, r0
}
 80077c2:	4618      	mov	r0, r3
 80077c4:	3708      	adds	r7, #8
 80077c6:	46bd      	mov	sp, r7
 80077c8:	bd80      	pop	{r7, pc}

080077ca <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80077ca:	b580      	push	{r7, lr}
 80077cc:	b082      	sub	sp, #8
 80077ce:	af00      	add	r7, sp, #0
 80077d0:	6078      	str	r0, [r7, #4]
 80077d2:	460b      	mov	r3, r1
 80077d4:	70fb      	strb	r3, [r7, #3]
      /* USER CODE BEGIN DRIVE_LOW_CHARGE_FOR_FS */

      /* USER CODE END DRIVE_LOW_CHARGE_FOR_FS */
    }
  }
  HAL_Delay(200);
 80077d6:	20c8      	movs	r0, #200	@ 0xc8
 80077d8:	f7f9 fc68 	bl	80010ac <HAL_Delay>
  return USBH_OK;
 80077dc:	2300      	movs	r3, #0
}
 80077de:	4618      	mov	r0, r3
 80077e0:	3708      	adds	r7, #8
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bd80      	pop	{r7, pc}

080077e6 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 80077e6:	b480      	push	{r7}
 80077e8:	b085      	sub	sp, #20
 80077ea:	af00      	add	r7, sp, #0
 80077ec:	6078      	str	r0, [r7, #4]
 80077ee:	460b      	mov	r3, r1
 80077f0:	70fb      	strb	r3, [r7, #3]
 80077f2:	4613      	mov	r3, r2
 80077f4:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80077fc:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 80077fe:	78fb      	ldrb	r3, [r7, #3]
 8007800:	68fa      	ldr	r2, [r7, #12]
 8007802:	2134      	movs	r1, #52	@ 0x34
 8007804:	fb01 f303 	mul.w	r3, r1, r3
 8007808:	4413      	add	r3, r2
 800780a:	3317      	adds	r3, #23
 800780c:	781b      	ldrb	r3, [r3, #0]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d009      	beq.n	8007826 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8007812:	78fb      	ldrb	r3, [r7, #3]
 8007814:	68fa      	ldr	r2, [r7, #12]
 8007816:	2134      	movs	r1, #52	@ 0x34
 8007818:	fb01 f303 	mul.w	r3, r1, r3
 800781c:	4413      	add	r3, r2
 800781e:	3334      	adds	r3, #52	@ 0x34
 8007820:	78ba      	ldrb	r2, [r7, #2]
 8007822:	701a      	strb	r2, [r3, #0]
 8007824:	e008      	b.n	8007838 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8007826:	78fb      	ldrb	r3, [r7, #3]
 8007828:	68fa      	ldr	r2, [r7, #12]
 800782a:	2134      	movs	r1, #52	@ 0x34
 800782c:	fb01 f303 	mul.w	r3, r1, r3
 8007830:	4413      	add	r3, r2
 8007832:	3335      	adds	r3, #53	@ 0x35
 8007834:	78ba      	ldrb	r2, [r7, #2]
 8007836:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8007838:	2300      	movs	r3, #0
}
 800783a:	4618      	mov	r0, r3
 800783c:	3714      	adds	r7, #20
 800783e:	46bd      	mov	sp, r7
 8007840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007844:	4770      	bx	lr

08007846 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8007846:	b580      	push	{r7, lr}
 8007848:	b082      	sub	sp, #8
 800784a:	af00      	add	r7, sp, #0
 800784c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800784e:	6878      	ldr	r0, [r7, #4]
 8007850:	f7f9 fc2c 	bl	80010ac <HAL_Delay>
}
 8007854:	bf00      	nop
 8007856:	3708      	adds	r7, #8
 8007858:	46bd      	mov	sp, r7
 800785a:	bd80      	pop	{r7, pc}

0800785c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800785c:	b480      	push	{r7}
 800785e:	b085      	sub	sp, #20
 8007860:	af00      	add	r7, sp, #0
 8007862:	4603      	mov	r3, r0
 8007864:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007866:	2300      	movs	r3, #0
 8007868:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800786a:	79fb      	ldrb	r3, [r7, #7]
 800786c:	2b03      	cmp	r3, #3
 800786e:	d817      	bhi.n	80078a0 <USBH_Get_USB_Status+0x44>
 8007870:	a201      	add	r2, pc, #4	@ (adr r2, 8007878 <USBH_Get_USB_Status+0x1c>)
 8007872:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007876:	bf00      	nop
 8007878:	08007889 	.word	0x08007889
 800787c:	0800788f 	.word	0x0800788f
 8007880:	08007895 	.word	0x08007895
 8007884:	0800789b 	.word	0x0800789b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8007888:	2300      	movs	r3, #0
 800788a:	73fb      	strb	r3, [r7, #15]
    break;
 800788c:	e00b      	b.n	80078a6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800788e:	2302      	movs	r3, #2
 8007890:	73fb      	strb	r3, [r7, #15]
    break;
 8007892:	e008      	b.n	80078a6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8007894:	2301      	movs	r3, #1
 8007896:	73fb      	strb	r3, [r7, #15]
    break;
 8007898:	e005      	b.n	80078a6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800789a:	2302      	movs	r3, #2
 800789c:	73fb      	strb	r3, [r7, #15]
    break;
 800789e:	e002      	b.n	80078a6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80078a0:	2302      	movs	r3, #2
 80078a2:	73fb      	strb	r3, [r7, #15]
    break;
 80078a4:	bf00      	nop
  }
  return usb_status;
 80078a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80078a8:	4618      	mov	r0, r3
 80078aa:	3714      	adds	r7, #20
 80078ac:	46bd      	mov	sp, r7
 80078ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b2:	4770      	bx	lr

080078b4 <malloc>:
 80078b4:	4b02      	ldr	r3, [pc, #8]	@ (80078c0 <malloc+0xc>)
 80078b6:	4601      	mov	r1, r0
 80078b8:	6818      	ldr	r0, [r3, #0]
 80078ba:	f000 b82d 	b.w	8007918 <_malloc_r>
 80078be:	bf00      	nop
 80078c0:	20000078 	.word	0x20000078

080078c4 <free>:
 80078c4:	4b02      	ldr	r3, [pc, #8]	@ (80078d0 <free+0xc>)
 80078c6:	4601      	mov	r1, r0
 80078c8:	6818      	ldr	r0, [r3, #0]
 80078ca:	f000 bb85 	b.w	8007fd8 <_free_r>
 80078ce:	bf00      	nop
 80078d0:	20000078 	.word	0x20000078

080078d4 <sbrk_aligned>:
 80078d4:	b570      	push	{r4, r5, r6, lr}
 80078d6:	4e0f      	ldr	r6, [pc, #60]	@ (8007914 <sbrk_aligned+0x40>)
 80078d8:	460c      	mov	r4, r1
 80078da:	6831      	ldr	r1, [r6, #0]
 80078dc:	4605      	mov	r5, r0
 80078de:	b911      	cbnz	r1, 80078e6 <sbrk_aligned+0x12>
 80078e0:	f000 fb22 	bl	8007f28 <_sbrk_r>
 80078e4:	6030      	str	r0, [r6, #0]
 80078e6:	4621      	mov	r1, r4
 80078e8:	4628      	mov	r0, r5
 80078ea:	f000 fb1d 	bl	8007f28 <_sbrk_r>
 80078ee:	1c43      	adds	r3, r0, #1
 80078f0:	d103      	bne.n	80078fa <sbrk_aligned+0x26>
 80078f2:	f04f 34ff 	mov.w	r4, #4294967295
 80078f6:	4620      	mov	r0, r4
 80078f8:	bd70      	pop	{r4, r5, r6, pc}
 80078fa:	1cc4      	adds	r4, r0, #3
 80078fc:	f024 0403 	bic.w	r4, r4, #3
 8007900:	42a0      	cmp	r0, r4
 8007902:	d0f8      	beq.n	80078f6 <sbrk_aligned+0x22>
 8007904:	1a21      	subs	r1, r4, r0
 8007906:	4628      	mov	r0, r5
 8007908:	f000 fb0e 	bl	8007f28 <_sbrk_r>
 800790c:	3001      	adds	r0, #1
 800790e:	d1f2      	bne.n	80078f6 <sbrk_aligned+0x22>
 8007910:	e7ef      	b.n	80078f2 <sbrk_aligned+0x1e>
 8007912:	bf00      	nop
 8007914:	20000838 	.word	0x20000838

08007918 <_malloc_r>:
 8007918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800791c:	1ccd      	adds	r5, r1, #3
 800791e:	f025 0503 	bic.w	r5, r5, #3
 8007922:	3508      	adds	r5, #8
 8007924:	2d0c      	cmp	r5, #12
 8007926:	bf38      	it	cc
 8007928:	250c      	movcc	r5, #12
 800792a:	2d00      	cmp	r5, #0
 800792c:	4606      	mov	r6, r0
 800792e:	db01      	blt.n	8007934 <_malloc_r+0x1c>
 8007930:	42a9      	cmp	r1, r5
 8007932:	d904      	bls.n	800793e <_malloc_r+0x26>
 8007934:	230c      	movs	r3, #12
 8007936:	6033      	str	r3, [r6, #0]
 8007938:	2000      	movs	r0, #0
 800793a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800793e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007a14 <_malloc_r+0xfc>
 8007942:	f000 f869 	bl	8007a18 <__malloc_lock>
 8007946:	f8d8 3000 	ldr.w	r3, [r8]
 800794a:	461c      	mov	r4, r3
 800794c:	bb44      	cbnz	r4, 80079a0 <_malloc_r+0x88>
 800794e:	4629      	mov	r1, r5
 8007950:	4630      	mov	r0, r6
 8007952:	f7ff ffbf 	bl	80078d4 <sbrk_aligned>
 8007956:	1c43      	adds	r3, r0, #1
 8007958:	4604      	mov	r4, r0
 800795a:	d158      	bne.n	8007a0e <_malloc_r+0xf6>
 800795c:	f8d8 4000 	ldr.w	r4, [r8]
 8007960:	4627      	mov	r7, r4
 8007962:	2f00      	cmp	r7, #0
 8007964:	d143      	bne.n	80079ee <_malloc_r+0xd6>
 8007966:	2c00      	cmp	r4, #0
 8007968:	d04b      	beq.n	8007a02 <_malloc_r+0xea>
 800796a:	6823      	ldr	r3, [r4, #0]
 800796c:	4639      	mov	r1, r7
 800796e:	4630      	mov	r0, r6
 8007970:	eb04 0903 	add.w	r9, r4, r3
 8007974:	f000 fad8 	bl	8007f28 <_sbrk_r>
 8007978:	4581      	cmp	r9, r0
 800797a:	d142      	bne.n	8007a02 <_malloc_r+0xea>
 800797c:	6821      	ldr	r1, [r4, #0]
 800797e:	1a6d      	subs	r5, r5, r1
 8007980:	4629      	mov	r1, r5
 8007982:	4630      	mov	r0, r6
 8007984:	f7ff ffa6 	bl	80078d4 <sbrk_aligned>
 8007988:	3001      	adds	r0, #1
 800798a:	d03a      	beq.n	8007a02 <_malloc_r+0xea>
 800798c:	6823      	ldr	r3, [r4, #0]
 800798e:	442b      	add	r3, r5
 8007990:	6023      	str	r3, [r4, #0]
 8007992:	f8d8 3000 	ldr.w	r3, [r8]
 8007996:	685a      	ldr	r2, [r3, #4]
 8007998:	bb62      	cbnz	r2, 80079f4 <_malloc_r+0xdc>
 800799a:	f8c8 7000 	str.w	r7, [r8]
 800799e:	e00f      	b.n	80079c0 <_malloc_r+0xa8>
 80079a0:	6822      	ldr	r2, [r4, #0]
 80079a2:	1b52      	subs	r2, r2, r5
 80079a4:	d420      	bmi.n	80079e8 <_malloc_r+0xd0>
 80079a6:	2a0b      	cmp	r2, #11
 80079a8:	d917      	bls.n	80079da <_malloc_r+0xc2>
 80079aa:	1961      	adds	r1, r4, r5
 80079ac:	42a3      	cmp	r3, r4
 80079ae:	6025      	str	r5, [r4, #0]
 80079b0:	bf18      	it	ne
 80079b2:	6059      	strne	r1, [r3, #4]
 80079b4:	6863      	ldr	r3, [r4, #4]
 80079b6:	bf08      	it	eq
 80079b8:	f8c8 1000 	streq.w	r1, [r8]
 80079bc:	5162      	str	r2, [r4, r5]
 80079be:	604b      	str	r3, [r1, #4]
 80079c0:	4630      	mov	r0, r6
 80079c2:	f000 f82f 	bl	8007a24 <__malloc_unlock>
 80079c6:	f104 000b 	add.w	r0, r4, #11
 80079ca:	1d23      	adds	r3, r4, #4
 80079cc:	f020 0007 	bic.w	r0, r0, #7
 80079d0:	1ac2      	subs	r2, r0, r3
 80079d2:	bf1c      	itt	ne
 80079d4:	1a1b      	subne	r3, r3, r0
 80079d6:	50a3      	strne	r3, [r4, r2]
 80079d8:	e7af      	b.n	800793a <_malloc_r+0x22>
 80079da:	6862      	ldr	r2, [r4, #4]
 80079dc:	42a3      	cmp	r3, r4
 80079de:	bf0c      	ite	eq
 80079e0:	f8c8 2000 	streq.w	r2, [r8]
 80079e4:	605a      	strne	r2, [r3, #4]
 80079e6:	e7eb      	b.n	80079c0 <_malloc_r+0xa8>
 80079e8:	4623      	mov	r3, r4
 80079ea:	6864      	ldr	r4, [r4, #4]
 80079ec:	e7ae      	b.n	800794c <_malloc_r+0x34>
 80079ee:	463c      	mov	r4, r7
 80079f0:	687f      	ldr	r7, [r7, #4]
 80079f2:	e7b6      	b.n	8007962 <_malloc_r+0x4a>
 80079f4:	461a      	mov	r2, r3
 80079f6:	685b      	ldr	r3, [r3, #4]
 80079f8:	42a3      	cmp	r3, r4
 80079fa:	d1fb      	bne.n	80079f4 <_malloc_r+0xdc>
 80079fc:	2300      	movs	r3, #0
 80079fe:	6053      	str	r3, [r2, #4]
 8007a00:	e7de      	b.n	80079c0 <_malloc_r+0xa8>
 8007a02:	230c      	movs	r3, #12
 8007a04:	6033      	str	r3, [r6, #0]
 8007a06:	4630      	mov	r0, r6
 8007a08:	f000 f80c 	bl	8007a24 <__malloc_unlock>
 8007a0c:	e794      	b.n	8007938 <_malloc_r+0x20>
 8007a0e:	6005      	str	r5, [r0, #0]
 8007a10:	e7d6      	b.n	80079c0 <_malloc_r+0xa8>
 8007a12:	bf00      	nop
 8007a14:	2000083c 	.word	0x2000083c

08007a18 <__malloc_lock>:
 8007a18:	4801      	ldr	r0, [pc, #4]	@ (8007a20 <__malloc_lock+0x8>)
 8007a1a:	f000 bad2 	b.w	8007fc2 <__retarget_lock_acquire_recursive>
 8007a1e:	bf00      	nop
 8007a20:	20000980 	.word	0x20000980

08007a24 <__malloc_unlock>:
 8007a24:	4801      	ldr	r0, [pc, #4]	@ (8007a2c <__malloc_unlock+0x8>)
 8007a26:	f000 bacd 	b.w	8007fc4 <__retarget_lock_release_recursive>
 8007a2a:	bf00      	nop
 8007a2c:	20000980 	.word	0x20000980

08007a30 <std>:
 8007a30:	2300      	movs	r3, #0
 8007a32:	b510      	push	{r4, lr}
 8007a34:	4604      	mov	r4, r0
 8007a36:	e9c0 3300 	strd	r3, r3, [r0]
 8007a3a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007a3e:	6083      	str	r3, [r0, #8]
 8007a40:	8181      	strh	r1, [r0, #12]
 8007a42:	6643      	str	r3, [r0, #100]	@ 0x64
 8007a44:	81c2      	strh	r2, [r0, #14]
 8007a46:	6183      	str	r3, [r0, #24]
 8007a48:	4619      	mov	r1, r3
 8007a4a:	2208      	movs	r2, #8
 8007a4c:	305c      	adds	r0, #92	@ 0x5c
 8007a4e:	f000 fa2f 	bl	8007eb0 <memset>
 8007a52:	4b0d      	ldr	r3, [pc, #52]	@ (8007a88 <std+0x58>)
 8007a54:	6263      	str	r3, [r4, #36]	@ 0x24
 8007a56:	4b0d      	ldr	r3, [pc, #52]	@ (8007a8c <std+0x5c>)
 8007a58:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8007a90 <std+0x60>)
 8007a5c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8007a94 <std+0x64>)
 8007a60:	6323      	str	r3, [r4, #48]	@ 0x30
 8007a62:	4b0d      	ldr	r3, [pc, #52]	@ (8007a98 <std+0x68>)
 8007a64:	6224      	str	r4, [r4, #32]
 8007a66:	429c      	cmp	r4, r3
 8007a68:	d006      	beq.n	8007a78 <std+0x48>
 8007a6a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007a6e:	4294      	cmp	r4, r2
 8007a70:	d002      	beq.n	8007a78 <std+0x48>
 8007a72:	33d0      	adds	r3, #208	@ 0xd0
 8007a74:	429c      	cmp	r4, r3
 8007a76:	d105      	bne.n	8007a84 <std+0x54>
 8007a78:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007a7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a80:	f000 ba9e 	b.w	8007fc0 <__retarget_lock_init_recursive>
 8007a84:	bd10      	pop	{r4, pc}
 8007a86:	bf00      	nop
 8007a88:	08007d01 	.word	0x08007d01
 8007a8c:	08007d23 	.word	0x08007d23
 8007a90:	08007d5b 	.word	0x08007d5b
 8007a94:	08007d7f 	.word	0x08007d7f
 8007a98:	20000840 	.word	0x20000840

08007a9c <stdio_exit_handler>:
 8007a9c:	4a02      	ldr	r2, [pc, #8]	@ (8007aa8 <stdio_exit_handler+0xc>)
 8007a9e:	4903      	ldr	r1, [pc, #12]	@ (8007aac <stdio_exit_handler+0x10>)
 8007aa0:	4803      	ldr	r0, [pc, #12]	@ (8007ab0 <stdio_exit_handler+0x14>)
 8007aa2:	f000 b869 	b.w	8007b78 <_fwalk_sglue>
 8007aa6:	bf00      	nop
 8007aa8:	2000006c 	.word	0x2000006c
 8007aac:	080089c1 	.word	0x080089c1
 8007ab0:	2000007c 	.word	0x2000007c

08007ab4 <cleanup_stdio>:
 8007ab4:	6841      	ldr	r1, [r0, #4]
 8007ab6:	4b0c      	ldr	r3, [pc, #48]	@ (8007ae8 <cleanup_stdio+0x34>)
 8007ab8:	4299      	cmp	r1, r3
 8007aba:	b510      	push	{r4, lr}
 8007abc:	4604      	mov	r4, r0
 8007abe:	d001      	beq.n	8007ac4 <cleanup_stdio+0x10>
 8007ac0:	f000 ff7e 	bl	80089c0 <_fflush_r>
 8007ac4:	68a1      	ldr	r1, [r4, #8]
 8007ac6:	4b09      	ldr	r3, [pc, #36]	@ (8007aec <cleanup_stdio+0x38>)
 8007ac8:	4299      	cmp	r1, r3
 8007aca:	d002      	beq.n	8007ad2 <cleanup_stdio+0x1e>
 8007acc:	4620      	mov	r0, r4
 8007ace:	f000 ff77 	bl	80089c0 <_fflush_r>
 8007ad2:	68e1      	ldr	r1, [r4, #12]
 8007ad4:	4b06      	ldr	r3, [pc, #24]	@ (8007af0 <cleanup_stdio+0x3c>)
 8007ad6:	4299      	cmp	r1, r3
 8007ad8:	d004      	beq.n	8007ae4 <cleanup_stdio+0x30>
 8007ada:	4620      	mov	r0, r4
 8007adc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ae0:	f000 bf6e 	b.w	80089c0 <_fflush_r>
 8007ae4:	bd10      	pop	{r4, pc}
 8007ae6:	bf00      	nop
 8007ae8:	20000840 	.word	0x20000840
 8007aec:	200008a8 	.word	0x200008a8
 8007af0:	20000910 	.word	0x20000910

08007af4 <global_stdio_init.part.0>:
 8007af4:	b510      	push	{r4, lr}
 8007af6:	4b0b      	ldr	r3, [pc, #44]	@ (8007b24 <global_stdio_init.part.0+0x30>)
 8007af8:	4c0b      	ldr	r4, [pc, #44]	@ (8007b28 <global_stdio_init.part.0+0x34>)
 8007afa:	4a0c      	ldr	r2, [pc, #48]	@ (8007b2c <global_stdio_init.part.0+0x38>)
 8007afc:	601a      	str	r2, [r3, #0]
 8007afe:	4620      	mov	r0, r4
 8007b00:	2200      	movs	r2, #0
 8007b02:	2104      	movs	r1, #4
 8007b04:	f7ff ff94 	bl	8007a30 <std>
 8007b08:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	2109      	movs	r1, #9
 8007b10:	f7ff ff8e 	bl	8007a30 <std>
 8007b14:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007b18:	2202      	movs	r2, #2
 8007b1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b1e:	2112      	movs	r1, #18
 8007b20:	f7ff bf86 	b.w	8007a30 <std>
 8007b24:	20000978 	.word	0x20000978
 8007b28:	20000840 	.word	0x20000840
 8007b2c:	08007a9d 	.word	0x08007a9d

08007b30 <__sfp_lock_acquire>:
 8007b30:	4801      	ldr	r0, [pc, #4]	@ (8007b38 <__sfp_lock_acquire+0x8>)
 8007b32:	f000 ba46 	b.w	8007fc2 <__retarget_lock_acquire_recursive>
 8007b36:	bf00      	nop
 8007b38:	20000981 	.word	0x20000981

08007b3c <__sfp_lock_release>:
 8007b3c:	4801      	ldr	r0, [pc, #4]	@ (8007b44 <__sfp_lock_release+0x8>)
 8007b3e:	f000 ba41 	b.w	8007fc4 <__retarget_lock_release_recursive>
 8007b42:	bf00      	nop
 8007b44:	20000981 	.word	0x20000981

08007b48 <__sinit>:
 8007b48:	b510      	push	{r4, lr}
 8007b4a:	4604      	mov	r4, r0
 8007b4c:	f7ff fff0 	bl	8007b30 <__sfp_lock_acquire>
 8007b50:	6a23      	ldr	r3, [r4, #32]
 8007b52:	b11b      	cbz	r3, 8007b5c <__sinit+0x14>
 8007b54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b58:	f7ff bff0 	b.w	8007b3c <__sfp_lock_release>
 8007b5c:	4b04      	ldr	r3, [pc, #16]	@ (8007b70 <__sinit+0x28>)
 8007b5e:	6223      	str	r3, [r4, #32]
 8007b60:	4b04      	ldr	r3, [pc, #16]	@ (8007b74 <__sinit+0x2c>)
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d1f5      	bne.n	8007b54 <__sinit+0xc>
 8007b68:	f7ff ffc4 	bl	8007af4 <global_stdio_init.part.0>
 8007b6c:	e7f2      	b.n	8007b54 <__sinit+0xc>
 8007b6e:	bf00      	nop
 8007b70:	08007ab5 	.word	0x08007ab5
 8007b74:	20000978 	.word	0x20000978

08007b78 <_fwalk_sglue>:
 8007b78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007b7c:	4607      	mov	r7, r0
 8007b7e:	4688      	mov	r8, r1
 8007b80:	4614      	mov	r4, r2
 8007b82:	2600      	movs	r6, #0
 8007b84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007b88:	f1b9 0901 	subs.w	r9, r9, #1
 8007b8c:	d505      	bpl.n	8007b9a <_fwalk_sglue+0x22>
 8007b8e:	6824      	ldr	r4, [r4, #0]
 8007b90:	2c00      	cmp	r4, #0
 8007b92:	d1f7      	bne.n	8007b84 <_fwalk_sglue+0xc>
 8007b94:	4630      	mov	r0, r6
 8007b96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b9a:	89ab      	ldrh	r3, [r5, #12]
 8007b9c:	2b01      	cmp	r3, #1
 8007b9e:	d907      	bls.n	8007bb0 <_fwalk_sglue+0x38>
 8007ba0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007ba4:	3301      	adds	r3, #1
 8007ba6:	d003      	beq.n	8007bb0 <_fwalk_sglue+0x38>
 8007ba8:	4629      	mov	r1, r5
 8007baa:	4638      	mov	r0, r7
 8007bac:	47c0      	blx	r8
 8007bae:	4306      	orrs	r6, r0
 8007bb0:	3568      	adds	r5, #104	@ 0x68
 8007bb2:	e7e9      	b.n	8007b88 <_fwalk_sglue+0x10>

08007bb4 <iprintf>:
 8007bb4:	b40f      	push	{r0, r1, r2, r3}
 8007bb6:	b507      	push	{r0, r1, r2, lr}
 8007bb8:	4906      	ldr	r1, [pc, #24]	@ (8007bd4 <iprintf+0x20>)
 8007bba:	ab04      	add	r3, sp, #16
 8007bbc:	6808      	ldr	r0, [r1, #0]
 8007bbe:	f853 2b04 	ldr.w	r2, [r3], #4
 8007bc2:	6881      	ldr	r1, [r0, #8]
 8007bc4:	9301      	str	r3, [sp, #4]
 8007bc6:	f000 fbd3 	bl	8008370 <_vfiprintf_r>
 8007bca:	b003      	add	sp, #12
 8007bcc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007bd0:	b004      	add	sp, #16
 8007bd2:	4770      	bx	lr
 8007bd4:	20000078 	.word	0x20000078

08007bd8 <_puts_r>:
 8007bd8:	6a03      	ldr	r3, [r0, #32]
 8007bda:	b570      	push	{r4, r5, r6, lr}
 8007bdc:	6884      	ldr	r4, [r0, #8]
 8007bde:	4605      	mov	r5, r0
 8007be0:	460e      	mov	r6, r1
 8007be2:	b90b      	cbnz	r3, 8007be8 <_puts_r+0x10>
 8007be4:	f7ff ffb0 	bl	8007b48 <__sinit>
 8007be8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007bea:	07db      	lsls	r3, r3, #31
 8007bec:	d405      	bmi.n	8007bfa <_puts_r+0x22>
 8007bee:	89a3      	ldrh	r3, [r4, #12]
 8007bf0:	0598      	lsls	r0, r3, #22
 8007bf2:	d402      	bmi.n	8007bfa <_puts_r+0x22>
 8007bf4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007bf6:	f000 f9e4 	bl	8007fc2 <__retarget_lock_acquire_recursive>
 8007bfa:	89a3      	ldrh	r3, [r4, #12]
 8007bfc:	0719      	lsls	r1, r3, #28
 8007bfe:	d502      	bpl.n	8007c06 <_puts_r+0x2e>
 8007c00:	6923      	ldr	r3, [r4, #16]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d135      	bne.n	8007c72 <_puts_r+0x9a>
 8007c06:	4621      	mov	r1, r4
 8007c08:	4628      	mov	r0, r5
 8007c0a:	f000 f8fb 	bl	8007e04 <__swsetup_r>
 8007c0e:	b380      	cbz	r0, 8007c72 <_puts_r+0x9a>
 8007c10:	f04f 35ff 	mov.w	r5, #4294967295
 8007c14:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007c16:	07da      	lsls	r2, r3, #31
 8007c18:	d405      	bmi.n	8007c26 <_puts_r+0x4e>
 8007c1a:	89a3      	ldrh	r3, [r4, #12]
 8007c1c:	059b      	lsls	r3, r3, #22
 8007c1e:	d402      	bmi.n	8007c26 <_puts_r+0x4e>
 8007c20:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007c22:	f000 f9cf 	bl	8007fc4 <__retarget_lock_release_recursive>
 8007c26:	4628      	mov	r0, r5
 8007c28:	bd70      	pop	{r4, r5, r6, pc}
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	da04      	bge.n	8007c38 <_puts_r+0x60>
 8007c2e:	69a2      	ldr	r2, [r4, #24]
 8007c30:	429a      	cmp	r2, r3
 8007c32:	dc17      	bgt.n	8007c64 <_puts_r+0x8c>
 8007c34:	290a      	cmp	r1, #10
 8007c36:	d015      	beq.n	8007c64 <_puts_r+0x8c>
 8007c38:	6823      	ldr	r3, [r4, #0]
 8007c3a:	1c5a      	adds	r2, r3, #1
 8007c3c:	6022      	str	r2, [r4, #0]
 8007c3e:	7019      	strb	r1, [r3, #0]
 8007c40:	68a3      	ldr	r3, [r4, #8]
 8007c42:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007c46:	3b01      	subs	r3, #1
 8007c48:	60a3      	str	r3, [r4, #8]
 8007c4a:	2900      	cmp	r1, #0
 8007c4c:	d1ed      	bne.n	8007c2a <_puts_r+0x52>
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	da11      	bge.n	8007c76 <_puts_r+0x9e>
 8007c52:	4622      	mov	r2, r4
 8007c54:	210a      	movs	r1, #10
 8007c56:	4628      	mov	r0, r5
 8007c58:	f000 f895 	bl	8007d86 <__swbuf_r>
 8007c5c:	3001      	adds	r0, #1
 8007c5e:	d0d7      	beq.n	8007c10 <_puts_r+0x38>
 8007c60:	250a      	movs	r5, #10
 8007c62:	e7d7      	b.n	8007c14 <_puts_r+0x3c>
 8007c64:	4622      	mov	r2, r4
 8007c66:	4628      	mov	r0, r5
 8007c68:	f000 f88d 	bl	8007d86 <__swbuf_r>
 8007c6c:	3001      	adds	r0, #1
 8007c6e:	d1e7      	bne.n	8007c40 <_puts_r+0x68>
 8007c70:	e7ce      	b.n	8007c10 <_puts_r+0x38>
 8007c72:	3e01      	subs	r6, #1
 8007c74:	e7e4      	b.n	8007c40 <_puts_r+0x68>
 8007c76:	6823      	ldr	r3, [r4, #0]
 8007c78:	1c5a      	adds	r2, r3, #1
 8007c7a:	6022      	str	r2, [r4, #0]
 8007c7c:	220a      	movs	r2, #10
 8007c7e:	701a      	strb	r2, [r3, #0]
 8007c80:	e7ee      	b.n	8007c60 <_puts_r+0x88>
	...

08007c84 <puts>:
 8007c84:	4b02      	ldr	r3, [pc, #8]	@ (8007c90 <puts+0xc>)
 8007c86:	4601      	mov	r1, r0
 8007c88:	6818      	ldr	r0, [r3, #0]
 8007c8a:	f7ff bfa5 	b.w	8007bd8 <_puts_r>
 8007c8e:	bf00      	nop
 8007c90:	20000078 	.word	0x20000078

08007c94 <sniprintf>:
 8007c94:	b40c      	push	{r2, r3}
 8007c96:	b530      	push	{r4, r5, lr}
 8007c98:	4b18      	ldr	r3, [pc, #96]	@ (8007cfc <sniprintf+0x68>)
 8007c9a:	1e0c      	subs	r4, r1, #0
 8007c9c:	681d      	ldr	r5, [r3, #0]
 8007c9e:	b09d      	sub	sp, #116	@ 0x74
 8007ca0:	da08      	bge.n	8007cb4 <sniprintf+0x20>
 8007ca2:	238b      	movs	r3, #139	@ 0x8b
 8007ca4:	602b      	str	r3, [r5, #0]
 8007ca6:	f04f 30ff 	mov.w	r0, #4294967295
 8007caa:	b01d      	add	sp, #116	@ 0x74
 8007cac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007cb0:	b002      	add	sp, #8
 8007cb2:	4770      	bx	lr
 8007cb4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007cb8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007cbc:	f04f 0300 	mov.w	r3, #0
 8007cc0:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007cc2:	bf14      	ite	ne
 8007cc4:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007cc8:	4623      	moveq	r3, r4
 8007cca:	9304      	str	r3, [sp, #16]
 8007ccc:	9307      	str	r3, [sp, #28]
 8007cce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007cd2:	9002      	str	r0, [sp, #8]
 8007cd4:	9006      	str	r0, [sp, #24]
 8007cd6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007cda:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007cdc:	ab21      	add	r3, sp, #132	@ 0x84
 8007cde:	a902      	add	r1, sp, #8
 8007ce0:	4628      	mov	r0, r5
 8007ce2:	9301      	str	r3, [sp, #4]
 8007ce4:	f000 fa1e 	bl	8008124 <_svfiprintf_r>
 8007ce8:	1c43      	adds	r3, r0, #1
 8007cea:	bfbc      	itt	lt
 8007cec:	238b      	movlt	r3, #139	@ 0x8b
 8007cee:	602b      	strlt	r3, [r5, #0]
 8007cf0:	2c00      	cmp	r4, #0
 8007cf2:	d0da      	beq.n	8007caa <sniprintf+0x16>
 8007cf4:	9b02      	ldr	r3, [sp, #8]
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	701a      	strb	r2, [r3, #0]
 8007cfa:	e7d6      	b.n	8007caa <sniprintf+0x16>
 8007cfc:	20000078 	.word	0x20000078

08007d00 <__sread>:
 8007d00:	b510      	push	{r4, lr}
 8007d02:	460c      	mov	r4, r1
 8007d04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d08:	f000 f8fc 	bl	8007f04 <_read_r>
 8007d0c:	2800      	cmp	r0, #0
 8007d0e:	bfab      	itete	ge
 8007d10:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007d12:	89a3      	ldrhlt	r3, [r4, #12]
 8007d14:	181b      	addge	r3, r3, r0
 8007d16:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007d1a:	bfac      	ite	ge
 8007d1c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007d1e:	81a3      	strhlt	r3, [r4, #12]
 8007d20:	bd10      	pop	{r4, pc}

08007d22 <__swrite>:
 8007d22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d26:	461f      	mov	r7, r3
 8007d28:	898b      	ldrh	r3, [r1, #12]
 8007d2a:	05db      	lsls	r3, r3, #23
 8007d2c:	4605      	mov	r5, r0
 8007d2e:	460c      	mov	r4, r1
 8007d30:	4616      	mov	r6, r2
 8007d32:	d505      	bpl.n	8007d40 <__swrite+0x1e>
 8007d34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d38:	2302      	movs	r3, #2
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	f000 f8d0 	bl	8007ee0 <_lseek_r>
 8007d40:	89a3      	ldrh	r3, [r4, #12]
 8007d42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007d46:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007d4a:	81a3      	strh	r3, [r4, #12]
 8007d4c:	4632      	mov	r2, r6
 8007d4e:	463b      	mov	r3, r7
 8007d50:	4628      	mov	r0, r5
 8007d52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007d56:	f000 b8f7 	b.w	8007f48 <_write_r>

08007d5a <__sseek>:
 8007d5a:	b510      	push	{r4, lr}
 8007d5c:	460c      	mov	r4, r1
 8007d5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d62:	f000 f8bd 	bl	8007ee0 <_lseek_r>
 8007d66:	1c43      	adds	r3, r0, #1
 8007d68:	89a3      	ldrh	r3, [r4, #12]
 8007d6a:	bf15      	itete	ne
 8007d6c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007d6e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007d72:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007d76:	81a3      	strheq	r3, [r4, #12]
 8007d78:	bf18      	it	ne
 8007d7a:	81a3      	strhne	r3, [r4, #12]
 8007d7c:	bd10      	pop	{r4, pc}

08007d7e <__sclose>:
 8007d7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d82:	f000 b89d 	b.w	8007ec0 <_close_r>

08007d86 <__swbuf_r>:
 8007d86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d88:	460e      	mov	r6, r1
 8007d8a:	4614      	mov	r4, r2
 8007d8c:	4605      	mov	r5, r0
 8007d8e:	b118      	cbz	r0, 8007d98 <__swbuf_r+0x12>
 8007d90:	6a03      	ldr	r3, [r0, #32]
 8007d92:	b90b      	cbnz	r3, 8007d98 <__swbuf_r+0x12>
 8007d94:	f7ff fed8 	bl	8007b48 <__sinit>
 8007d98:	69a3      	ldr	r3, [r4, #24]
 8007d9a:	60a3      	str	r3, [r4, #8]
 8007d9c:	89a3      	ldrh	r3, [r4, #12]
 8007d9e:	071a      	lsls	r2, r3, #28
 8007da0:	d501      	bpl.n	8007da6 <__swbuf_r+0x20>
 8007da2:	6923      	ldr	r3, [r4, #16]
 8007da4:	b943      	cbnz	r3, 8007db8 <__swbuf_r+0x32>
 8007da6:	4621      	mov	r1, r4
 8007da8:	4628      	mov	r0, r5
 8007daa:	f000 f82b 	bl	8007e04 <__swsetup_r>
 8007dae:	b118      	cbz	r0, 8007db8 <__swbuf_r+0x32>
 8007db0:	f04f 37ff 	mov.w	r7, #4294967295
 8007db4:	4638      	mov	r0, r7
 8007db6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007db8:	6823      	ldr	r3, [r4, #0]
 8007dba:	6922      	ldr	r2, [r4, #16]
 8007dbc:	1a98      	subs	r0, r3, r2
 8007dbe:	6963      	ldr	r3, [r4, #20]
 8007dc0:	b2f6      	uxtb	r6, r6
 8007dc2:	4283      	cmp	r3, r0
 8007dc4:	4637      	mov	r7, r6
 8007dc6:	dc05      	bgt.n	8007dd4 <__swbuf_r+0x4e>
 8007dc8:	4621      	mov	r1, r4
 8007dca:	4628      	mov	r0, r5
 8007dcc:	f000 fdf8 	bl	80089c0 <_fflush_r>
 8007dd0:	2800      	cmp	r0, #0
 8007dd2:	d1ed      	bne.n	8007db0 <__swbuf_r+0x2a>
 8007dd4:	68a3      	ldr	r3, [r4, #8]
 8007dd6:	3b01      	subs	r3, #1
 8007dd8:	60a3      	str	r3, [r4, #8]
 8007dda:	6823      	ldr	r3, [r4, #0]
 8007ddc:	1c5a      	adds	r2, r3, #1
 8007dde:	6022      	str	r2, [r4, #0]
 8007de0:	701e      	strb	r6, [r3, #0]
 8007de2:	6962      	ldr	r2, [r4, #20]
 8007de4:	1c43      	adds	r3, r0, #1
 8007de6:	429a      	cmp	r2, r3
 8007de8:	d004      	beq.n	8007df4 <__swbuf_r+0x6e>
 8007dea:	89a3      	ldrh	r3, [r4, #12]
 8007dec:	07db      	lsls	r3, r3, #31
 8007dee:	d5e1      	bpl.n	8007db4 <__swbuf_r+0x2e>
 8007df0:	2e0a      	cmp	r6, #10
 8007df2:	d1df      	bne.n	8007db4 <__swbuf_r+0x2e>
 8007df4:	4621      	mov	r1, r4
 8007df6:	4628      	mov	r0, r5
 8007df8:	f000 fde2 	bl	80089c0 <_fflush_r>
 8007dfc:	2800      	cmp	r0, #0
 8007dfe:	d0d9      	beq.n	8007db4 <__swbuf_r+0x2e>
 8007e00:	e7d6      	b.n	8007db0 <__swbuf_r+0x2a>
	...

08007e04 <__swsetup_r>:
 8007e04:	b538      	push	{r3, r4, r5, lr}
 8007e06:	4b29      	ldr	r3, [pc, #164]	@ (8007eac <__swsetup_r+0xa8>)
 8007e08:	4605      	mov	r5, r0
 8007e0a:	6818      	ldr	r0, [r3, #0]
 8007e0c:	460c      	mov	r4, r1
 8007e0e:	b118      	cbz	r0, 8007e18 <__swsetup_r+0x14>
 8007e10:	6a03      	ldr	r3, [r0, #32]
 8007e12:	b90b      	cbnz	r3, 8007e18 <__swsetup_r+0x14>
 8007e14:	f7ff fe98 	bl	8007b48 <__sinit>
 8007e18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e1c:	0719      	lsls	r1, r3, #28
 8007e1e:	d422      	bmi.n	8007e66 <__swsetup_r+0x62>
 8007e20:	06da      	lsls	r2, r3, #27
 8007e22:	d407      	bmi.n	8007e34 <__swsetup_r+0x30>
 8007e24:	2209      	movs	r2, #9
 8007e26:	602a      	str	r2, [r5, #0]
 8007e28:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e2c:	81a3      	strh	r3, [r4, #12]
 8007e2e:	f04f 30ff 	mov.w	r0, #4294967295
 8007e32:	e033      	b.n	8007e9c <__swsetup_r+0x98>
 8007e34:	0758      	lsls	r0, r3, #29
 8007e36:	d512      	bpl.n	8007e5e <__swsetup_r+0x5a>
 8007e38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007e3a:	b141      	cbz	r1, 8007e4e <__swsetup_r+0x4a>
 8007e3c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007e40:	4299      	cmp	r1, r3
 8007e42:	d002      	beq.n	8007e4a <__swsetup_r+0x46>
 8007e44:	4628      	mov	r0, r5
 8007e46:	f000 f8c7 	bl	8007fd8 <_free_r>
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	6363      	str	r3, [r4, #52]	@ 0x34
 8007e4e:	89a3      	ldrh	r3, [r4, #12]
 8007e50:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007e54:	81a3      	strh	r3, [r4, #12]
 8007e56:	2300      	movs	r3, #0
 8007e58:	6063      	str	r3, [r4, #4]
 8007e5a:	6923      	ldr	r3, [r4, #16]
 8007e5c:	6023      	str	r3, [r4, #0]
 8007e5e:	89a3      	ldrh	r3, [r4, #12]
 8007e60:	f043 0308 	orr.w	r3, r3, #8
 8007e64:	81a3      	strh	r3, [r4, #12]
 8007e66:	6923      	ldr	r3, [r4, #16]
 8007e68:	b94b      	cbnz	r3, 8007e7e <__swsetup_r+0x7a>
 8007e6a:	89a3      	ldrh	r3, [r4, #12]
 8007e6c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007e70:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007e74:	d003      	beq.n	8007e7e <__swsetup_r+0x7a>
 8007e76:	4621      	mov	r1, r4
 8007e78:	4628      	mov	r0, r5
 8007e7a:	f000 fdef 	bl	8008a5c <__smakebuf_r>
 8007e7e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007e82:	f013 0201 	ands.w	r2, r3, #1
 8007e86:	d00a      	beq.n	8007e9e <__swsetup_r+0x9a>
 8007e88:	2200      	movs	r2, #0
 8007e8a:	60a2      	str	r2, [r4, #8]
 8007e8c:	6962      	ldr	r2, [r4, #20]
 8007e8e:	4252      	negs	r2, r2
 8007e90:	61a2      	str	r2, [r4, #24]
 8007e92:	6922      	ldr	r2, [r4, #16]
 8007e94:	b942      	cbnz	r2, 8007ea8 <__swsetup_r+0xa4>
 8007e96:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007e9a:	d1c5      	bne.n	8007e28 <__swsetup_r+0x24>
 8007e9c:	bd38      	pop	{r3, r4, r5, pc}
 8007e9e:	0799      	lsls	r1, r3, #30
 8007ea0:	bf58      	it	pl
 8007ea2:	6962      	ldrpl	r2, [r4, #20]
 8007ea4:	60a2      	str	r2, [r4, #8]
 8007ea6:	e7f4      	b.n	8007e92 <__swsetup_r+0x8e>
 8007ea8:	2000      	movs	r0, #0
 8007eaa:	e7f7      	b.n	8007e9c <__swsetup_r+0x98>
 8007eac:	20000078 	.word	0x20000078

08007eb0 <memset>:
 8007eb0:	4402      	add	r2, r0
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d100      	bne.n	8007eba <memset+0xa>
 8007eb8:	4770      	bx	lr
 8007eba:	f803 1b01 	strb.w	r1, [r3], #1
 8007ebe:	e7f9      	b.n	8007eb4 <memset+0x4>

08007ec0 <_close_r>:
 8007ec0:	b538      	push	{r3, r4, r5, lr}
 8007ec2:	4d06      	ldr	r5, [pc, #24]	@ (8007edc <_close_r+0x1c>)
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	4604      	mov	r4, r0
 8007ec8:	4608      	mov	r0, r1
 8007eca:	602b      	str	r3, [r5, #0]
 8007ecc:	f7f8 ffcb 	bl	8000e66 <_close>
 8007ed0:	1c43      	adds	r3, r0, #1
 8007ed2:	d102      	bne.n	8007eda <_close_r+0x1a>
 8007ed4:	682b      	ldr	r3, [r5, #0]
 8007ed6:	b103      	cbz	r3, 8007eda <_close_r+0x1a>
 8007ed8:	6023      	str	r3, [r4, #0]
 8007eda:	bd38      	pop	{r3, r4, r5, pc}
 8007edc:	2000097c 	.word	0x2000097c

08007ee0 <_lseek_r>:
 8007ee0:	b538      	push	{r3, r4, r5, lr}
 8007ee2:	4d07      	ldr	r5, [pc, #28]	@ (8007f00 <_lseek_r+0x20>)
 8007ee4:	4604      	mov	r4, r0
 8007ee6:	4608      	mov	r0, r1
 8007ee8:	4611      	mov	r1, r2
 8007eea:	2200      	movs	r2, #0
 8007eec:	602a      	str	r2, [r5, #0]
 8007eee:	461a      	mov	r2, r3
 8007ef0:	f7f8 ffe0 	bl	8000eb4 <_lseek>
 8007ef4:	1c43      	adds	r3, r0, #1
 8007ef6:	d102      	bne.n	8007efe <_lseek_r+0x1e>
 8007ef8:	682b      	ldr	r3, [r5, #0]
 8007efa:	b103      	cbz	r3, 8007efe <_lseek_r+0x1e>
 8007efc:	6023      	str	r3, [r4, #0]
 8007efe:	bd38      	pop	{r3, r4, r5, pc}
 8007f00:	2000097c 	.word	0x2000097c

08007f04 <_read_r>:
 8007f04:	b538      	push	{r3, r4, r5, lr}
 8007f06:	4d07      	ldr	r5, [pc, #28]	@ (8007f24 <_read_r+0x20>)
 8007f08:	4604      	mov	r4, r0
 8007f0a:	4608      	mov	r0, r1
 8007f0c:	4611      	mov	r1, r2
 8007f0e:	2200      	movs	r2, #0
 8007f10:	602a      	str	r2, [r5, #0]
 8007f12:	461a      	mov	r2, r3
 8007f14:	f7f8 ff6e 	bl	8000df4 <_read>
 8007f18:	1c43      	adds	r3, r0, #1
 8007f1a:	d102      	bne.n	8007f22 <_read_r+0x1e>
 8007f1c:	682b      	ldr	r3, [r5, #0]
 8007f1e:	b103      	cbz	r3, 8007f22 <_read_r+0x1e>
 8007f20:	6023      	str	r3, [r4, #0]
 8007f22:	bd38      	pop	{r3, r4, r5, pc}
 8007f24:	2000097c 	.word	0x2000097c

08007f28 <_sbrk_r>:
 8007f28:	b538      	push	{r3, r4, r5, lr}
 8007f2a:	4d06      	ldr	r5, [pc, #24]	@ (8007f44 <_sbrk_r+0x1c>)
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	4604      	mov	r4, r0
 8007f30:	4608      	mov	r0, r1
 8007f32:	602b      	str	r3, [r5, #0]
 8007f34:	f7f8 ffcc 	bl	8000ed0 <_sbrk>
 8007f38:	1c43      	adds	r3, r0, #1
 8007f3a:	d102      	bne.n	8007f42 <_sbrk_r+0x1a>
 8007f3c:	682b      	ldr	r3, [r5, #0]
 8007f3e:	b103      	cbz	r3, 8007f42 <_sbrk_r+0x1a>
 8007f40:	6023      	str	r3, [r4, #0]
 8007f42:	bd38      	pop	{r3, r4, r5, pc}
 8007f44:	2000097c 	.word	0x2000097c

08007f48 <_write_r>:
 8007f48:	b538      	push	{r3, r4, r5, lr}
 8007f4a:	4d07      	ldr	r5, [pc, #28]	@ (8007f68 <_write_r+0x20>)
 8007f4c:	4604      	mov	r4, r0
 8007f4e:	4608      	mov	r0, r1
 8007f50:	4611      	mov	r1, r2
 8007f52:	2200      	movs	r2, #0
 8007f54:	602a      	str	r2, [r5, #0]
 8007f56:	461a      	mov	r2, r3
 8007f58:	f7f8 ff69 	bl	8000e2e <_write>
 8007f5c:	1c43      	adds	r3, r0, #1
 8007f5e:	d102      	bne.n	8007f66 <_write_r+0x1e>
 8007f60:	682b      	ldr	r3, [r5, #0]
 8007f62:	b103      	cbz	r3, 8007f66 <_write_r+0x1e>
 8007f64:	6023      	str	r3, [r4, #0]
 8007f66:	bd38      	pop	{r3, r4, r5, pc}
 8007f68:	2000097c 	.word	0x2000097c

08007f6c <__errno>:
 8007f6c:	4b01      	ldr	r3, [pc, #4]	@ (8007f74 <__errno+0x8>)
 8007f6e:	6818      	ldr	r0, [r3, #0]
 8007f70:	4770      	bx	lr
 8007f72:	bf00      	nop
 8007f74:	20000078 	.word	0x20000078

08007f78 <__libc_init_array>:
 8007f78:	b570      	push	{r4, r5, r6, lr}
 8007f7a:	4d0d      	ldr	r5, [pc, #52]	@ (8007fb0 <__libc_init_array+0x38>)
 8007f7c:	4c0d      	ldr	r4, [pc, #52]	@ (8007fb4 <__libc_init_array+0x3c>)
 8007f7e:	1b64      	subs	r4, r4, r5
 8007f80:	10a4      	asrs	r4, r4, #2
 8007f82:	2600      	movs	r6, #0
 8007f84:	42a6      	cmp	r6, r4
 8007f86:	d109      	bne.n	8007f9c <__libc_init_array+0x24>
 8007f88:	4d0b      	ldr	r5, [pc, #44]	@ (8007fb8 <__libc_init_array+0x40>)
 8007f8a:	4c0c      	ldr	r4, [pc, #48]	@ (8007fbc <__libc_init_array+0x44>)
 8007f8c:	f000 fe22 	bl	8008bd4 <_init>
 8007f90:	1b64      	subs	r4, r4, r5
 8007f92:	10a4      	asrs	r4, r4, #2
 8007f94:	2600      	movs	r6, #0
 8007f96:	42a6      	cmp	r6, r4
 8007f98:	d105      	bne.n	8007fa6 <__libc_init_array+0x2e>
 8007f9a:	bd70      	pop	{r4, r5, r6, pc}
 8007f9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007fa0:	4798      	blx	r3
 8007fa2:	3601      	adds	r6, #1
 8007fa4:	e7ee      	b.n	8007f84 <__libc_init_array+0xc>
 8007fa6:	f855 3b04 	ldr.w	r3, [r5], #4
 8007faa:	4798      	blx	r3
 8007fac:	3601      	adds	r6, #1
 8007fae:	e7f2      	b.n	8007f96 <__libc_init_array+0x1e>
 8007fb0:	08009768 	.word	0x08009768
 8007fb4:	08009768 	.word	0x08009768
 8007fb8:	08009768 	.word	0x08009768
 8007fbc:	0800976c 	.word	0x0800976c

08007fc0 <__retarget_lock_init_recursive>:
 8007fc0:	4770      	bx	lr

08007fc2 <__retarget_lock_acquire_recursive>:
 8007fc2:	4770      	bx	lr

08007fc4 <__retarget_lock_release_recursive>:
 8007fc4:	4770      	bx	lr

08007fc6 <strcpy>:
 8007fc6:	4603      	mov	r3, r0
 8007fc8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007fcc:	f803 2b01 	strb.w	r2, [r3], #1
 8007fd0:	2a00      	cmp	r2, #0
 8007fd2:	d1f9      	bne.n	8007fc8 <strcpy+0x2>
 8007fd4:	4770      	bx	lr
	...

08007fd8 <_free_r>:
 8007fd8:	b538      	push	{r3, r4, r5, lr}
 8007fda:	4605      	mov	r5, r0
 8007fdc:	2900      	cmp	r1, #0
 8007fde:	d041      	beq.n	8008064 <_free_r+0x8c>
 8007fe0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007fe4:	1f0c      	subs	r4, r1, #4
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	bfb8      	it	lt
 8007fea:	18e4      	addlt	r4, r4, r3
 8007fec:	f7ff fd14 	bl	8007a18 <__malloc_lock>
 8007ff0:	4a1d      	ldr	r2, [pc, #116]	@ (8008068 <_free_r+0x90>)
 8007ff2:	6813      	ldr	r3, [r2, #0]
 8007ff4:	b933      	cbnz	r3, 8008004 <_free_r+0x2c>
 8007ff6:	6063      	str	r3, [r4, #4]
 8007ff8:	6014      	str	r4, [r2, #0]
 8007ffa:	4628      	mov	r0, r5
 8007ffc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008000:	f7ff bd10 	b.w	8007a24 <__malloc_unlock>
 8008004:	42a3      	cmp	r3, r4
 8008006:	d908      	bls.n	800801a <_free_r+0x42>
 8008008:	6820      	ldr	r0, [r4, #0]
 800800a:	1821      	adds	r1, r4, r0
 800800c:	428b      	cmp	r3, r1
 800800e:	bf01      	itttt	eq
 8008010:	6819      	ldreq	r1, [r3, #0]
 8008012:	685b      	ldreq	r3, [r3, #4]
 8008014:	1809      	addeq	r1, r1, r0
 8008016:	6021      	streq	r1, [r4, #0]
 8008018:	e7ed      	b.n	8007ff6 <_free_r+0x1e>
 800801a:	461a      	mov	r2, r3
 800801c:	685b      	ldr	r3, [r3, #4]
 800801e:	b10b      	cbz	r3, 8008024 <_free_r+0x4c>
 8008020:	42a3      	cmp	r3, r4
 8008022:	d9fa      	bls.n	800801a <_free_r+0x42>
 8008024:	6811      	ldr	r1, [r2, #0]
 8008026:	1850      	adds	r0, r2, r1
 8008028:	42a0      	cmp	r0, r4
 800802a:	d10b      	bne.n	8008044 <_free_r+0x6c>
 800802c:	6820      	ldr	r0, [r4, #0]
 800802e:	4401      	add	r1, r0
 8008030:	1850      	adds	r0, r2, r1
 8008032:	4283      	cmp	r3, r0
 8008034:	6011      	str	r1, [r2, #0]
 8008036:	d1e0      	bne.n	8007ffa <_free_r+0x22>
 8008038:	6818      	ldr	r0, [r3, #0]
 800803a:	685b      	ldr	r3, [r3, #4]
 800803c:	6053      	str	r3, [r2, #4]
 800803e:	4408      	add	r0, r1
 8008040:	6010      	str	r0, [r2, #0]
 8008042:	e7da      	b.n	8007ffa <_free_r+0x22>
 8008044:	d902      	bls.n	800804c <_free_r+0x74>
 8008046:	230c      	movs	r3, #12
 8008048:	602b      	str	r3, [r5, #0]
 800804a:	e7d6      	b.n	8007ffa <_free_r+0x22>
 800804c:	6820      	ldr	r0, [r4, #0]
 800804e:	1821      	adds	r1, r4, r0
 8008050:	428b      	cmp	r3, r1
 8008052:	bf04      	itt	eq
 8008054:	6819      	ldreq	r1, [r3, #0]
 8008056:	685b      	ldreq	r3, [r3, #4]
 8008058:	6063      	str	r3, [r4, #4]
 800805a:	bf04      	itt	eq
 800805c:	1809      	addeq	r1, r1, r0
 800805e:	6021      	streq	r1, [r4, #0]
 8008060:	6054      	str	r4, [r2, #4]
 8008062:	e7ca      	b.n	8007ffa <_free_r+0x22>
 8008064:	bd38      	pop	{r3, r4, r5, pc}
 8008066:	bf00      	nop
 8008068:	2000083c 	.word	0x2000083c

0800806c <__ssputs_r>:
 800806c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008070:	688e      	ldr	r6, [r1, #8]
 8008072:	461f      	mov	r7, r3
 8008074:	42be      	cmp	r6, r7
 8008076:	680b      	ldr	r3, [r1, #0]
 8008078:	4682      	mov	sl, r0
 800807a:	460c      	mov	r4, r1
 800807c:	4690      	mov	r8, r2
 800807e:	d82d      	bhi.n	80080dc <__ssputs_r+0x70>
 8008080:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008084:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008088:	d026      	beq.n	80080d8 <__ssputs_r+0x6c>
 800808a:	6965      	ldr	r5, [r4, #20]
 800808c:	6909      	ldr	r1, [r1, #16]
 800808e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008092:	eba3 0901 	sub.w	r9, r3, r1
 8008096:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800809a:	1c7b      	adds	r3, r7, #1
 800809c:	444b      	add	r3, r9
 800809e:	106d      	asrs	r5, r5, #1
 80080a0:	429d      	cmp	r5, r3
 80080a2:	bf38      	it	cc
 80080a4:	461d      	movcc	r5, r3
 80080a6:	0553      	lsls	r3, r2, #21
 80080a8:	d527      	bpl.n	80080fa <__ssputs_r+0x8e>
 80080aa:	4629      	mov	r1, r5
 80080ac:	f7ff fc34 	bl	8007918 <_malloc_r>
 80080b0:	4606      	mov	r6, r0
 80080b2:	b360      	cbz	r0, 800810e <__ssputs_r+0xa2>
 80080b4:	6921      	ldr	r1, [r4, #16]
 80080b6:	464a      	mov	r2, r9
 80080b8:	f000 fd48 	bl	8008b4c <memcpy>
 80080bc:	89a3      	ldrh	r3, [r4, #12]
 80080be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80080c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80080c6:	81a3      	strh	r3, [r4, #12]
 80080c8:	6126      	str	r6, [r4, #16]
 80080ca:	6165      	str	r5, [r4, #20]
 80080cc:	444e      	add	r6, r9
 80080ce:	eba5 0509 	sub.w	r5, r5, r9
 80080d2:	6026      	str	r6, [r4, #0]
 80080d4:	60a5      	str	r5, [r4, #8]
 80080d6:	463e      	mov	r6, r7
 80080d8:	42be      	cmp	r6, r7
 80080da:	d900      	bls.n	80080de <__ssputs_r+0x72>
 80080dc:	463e      	mov	r6, r7
 80080de:	6820      	ldr	r0, [r4, #0]
 80080e0:	4632      	mov	r2, r6
 80080e2:	4641      	mov	r1, r8
 80080e4:	f000 fcf6 	bl	8008ad4 <memmove>
 80080e8:	68a3      	ldr	r3, [r4, #8]
 80080ea:	1b9b      	subs	r3, r3, r6
 80080ec:	60a3      	str	r3, [r4, #8]
 80080ee:	6823      	ldr	r3, [r4, #0]
 80080f0:	4433      	add	r3, r6
 80080f2:	6023      	str	r3, [r4, #0]
 80080f4:	2000      	movs	r0, #0
 80080f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080fa:	462a      	mov	r2, r5
 80080fc:	f000 fd34 	bl	8008b68 <_realloc_r>
 8008100:	4606      	mov	r6, r0
 8008102:	2800      	cmp	r0, #0
 8008104:	d1e0      	bne.n	80080c8 <__ssputs_r+0x5c>
 8008106:	6921      	ldr	r1, [r4, #16]
 8008108:	4650      	mov	r0, sl
 800810a:	f7ff ff65 	bl	8007fd8 <_free_r>
 800810e:	230c      	movs	r3, #12
 8008110:	f8ca 3000 	str.w	r3, [sl]
 8008114:	89a3      	ldrh	r3, [r4, #12]
 8008116:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800811a:	81a3      	strh	r3, [r4, #12]
 800811c:	f04f 30ff 	mov.w	r0, #4294967295
 8008120:	e7e9      	b.n	80080f6 <__ssputs_r+0x8a>
	...

08008124 <_svfiprintf_r>:
 8008124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008128:	4698      	mov	r8, r3
 800812a:	898b      	ldrh	r3, [r1, #12]
 800812c:	061b      	lsls	r3, r3, #24
 800812e:	b09d      	sub	sp, #116	@ 0x74
 8008130:	4607      	mov	r7, r0
 8008132:	460d      	mov	r5, r1
 8008134:	4614      	mov	r4, r2
 8008136:	d510      	bpl.n	800815a <_svfiprintf_r+0x36>
 8008138:	690b      	ldr	r3, [r1, #16]
 800813a:	b973      	cbnz	r3, 800815a <_svfiprintf_r+0x36>
 800813c:	2140      	movs	r1, #64	@ 0x40
 800813e:	f7ff fbeb 	bl	8007918 <_malloc_r>
 8008142:	6028      	str	r0, [r5, #0]
 8008144:	6128      	str	r0, [r5, #16]
 8008146:	b930      	cbnz	r0, 8008156 <_svfiprintf_r+0x32>
 8008148:	230c      	movs	r3, #12
 800814a:	603b      	str	r3, [r7, #0]
 800814c:	f04f 30ff 	mov.w	r0, #4294967295
 8008150:	b01d      	add	sp, #116	@ 0x74
 8008152:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008156:	2340      	movs	r3, #64	@ 0x40
 8008158:	616b      	str	r3, [r5, #20]
 800815a:	2300      	movs	r3, #0
 800815c:	9309      	str	r3, [sp, #36]	@ 0x24
 800815e:	2320      	movs	r3, #32
 8008160:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008164:	f8cd 800c 	str.w	r8, [sp, #12]
 8008168:	2330      	movs	r3, #48	@ 0x30
 800816a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008308 <_svfiprintf_r+0x1e4>
 800816e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008172:	f04f 0901 	mov.w	r9, #1
 8008176:	4623      	mov	r3, r4
 8008178:	469a      	mov	sl, r3
 800817a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800817e:	b10a      	cbz	r2, 8008184 <_svfiprintf_r+0x60>
 8008180:	2a25      	cmp	r2, #37	@ 0x25
 8008182:	d1f9      	bne.n	8008178 <_svfiprintf_r+0x54>
 8008184:	ebba 0b04 	subs.w	fp, sl, r4
 8008188:	d00b      	beq.n	80081a2 <_svfiprintf_r+0x7e>
 800818a:	465b      	mov	r3, fp
 800818c:	4622      	mov	r2, r4
 800818e:	4629      	mov	r1, r5
 8008190:	4638      	mov	r0, r7
 8008192:	f7ff ff6b 	bl	800806c <__ssputs_r>
 8008196:	3001      	adds	r0, #1
 8008198:	f000 80a7 	beq.w	80082ea <_svfiprintf_r+0x1c6>
 800819c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800819e:	445a      	add	r2, fp
 80081a0:	9209      	str	r2, [sp, #36]	@ 0x24
 80081a2:	f89a 3000 	ldrb.w	r3, [sl]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	f000 809f 	beq.w	80082ea <_svfiprintf_r+0x1c6>
 80081ac:	2300      	movs	r3, #0
 80081ae:	f04f 32ff 	mov.w	r2, #4294967295
 80081b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081b6:	f10a 0a01 	add.w	sl, sl, #1
 80081ba:	9304      	str	r3, [sp, #16]
 80081bc:	9307      	str	r3, [sp, #28]
 80081be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80081c2:	931a      	str	r3, [sp, #104]	@ 0x68
 80081c4:	4654      	mov	r4, sl
 80081c6:	2205      	movs	r2, #5
 80081c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081cc:	484e      	ldr	r0, [pc, #312]	@ (8008308 <_svfiprintf_r+0x1e4>)
 80081ce:	f7f8 f817 	bl	8000200 <memchr>
 80081d2:	9a04      	ldr	r2, [sp, #16]
 80081d4:	b9d8      	cbnz	r0, 800820e <_svfiprintf_r+0xea>
 80081d6:	06d0      	lsls	r0, r2, #27
 80081d8:	bf44      	itt	mi
 80081da:	2320      	movmi	r3, #32
 80081dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80081e0:	0711      	lsls	r1, r2, #28
 80081e2:	bf44      	itt	mi
 80081e4:	232b      	movmi	r3, #43	@ 0x2b
 80081e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80081ea:	f89a 3000 	ldrb.w	r3, [sl]
 80081ee:	2b2a      	cmp	r3, #42	@ 0x2a
 80081f0:	d015      	beq.n	800821e <_svfiprintf_r+0xfa>
 80081f2:	9a07      	ldr	r2, [sp, #28]
 80081f4:	4654      	mov	r4, sl
 80081f6:	2000      	movs	r0, #0
 80081f8:	f04f 0c0a 	mov.w	ip, #10
 80081fc:	4621      	mov	r1, r4
 80081fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008202:	3b30      	subs	r3, #48	@ 0x30
 8008204:	2b09      	cmp	r3, #9
 8008206:	d94b      	bls.n	80082a0 <_svfiprintf_r+0x17c>
 8008208:	b1b0      	cbz	r0, 8008238 <_svfiprintf_r+0x114>
 800820a:	9207      	str	r2, [sp, #28]
 800820c:	e014      	b.n	8008238 <_svfiprintf_r+0x114>
 800820e:	eba0 0308 	sub.w	r3, r0, r8
 8008212:	fa09 f303 	lsl.w	r3, r9, r3
 8008216:	4313      	orrs	r3, r2
 8008218:	9304      	str	r3, [sp, #16]
 800821a:	46a2      	mov	sl, r4
 800821c:	e7d2      	b.n	80081c4 <_svfiprintf_r+0xa0>
 800821e:	9b03      	ldr	r3, [sp, #12]
 8008220:	1d19      	adds	r1, r3, #4
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	9103      	str	r1, [sp, #12]
 8008226:	2b00      	cmp	r3, #0
 8008228:	bfbb      	ittet	lt
 800822a:	425b      	neglt	r3, r3
 800822c:	f042 0202 	orrlt.w	r2, r2, #2
 8008230:	9307      	strge	r3, [sp, #28]
 8008232:	9307      	strlt	r3, [sp, #28]
 8008234:	bfb8      	it	lt
 8008236:	9204      	strlt	r2, [sp, #16]
 8008238:	7823      	ldrb	r3, [r4, #0]
 800823a:	2b2e      	cmp	r3, #46	@ 0x2e
 800823c:	d10a      	bne.n	8008254 <_svfiprintf_r+0x130>
 800823e:	7863      	ldrb	r3, [r4, #1]
 8008240:	2b2a      	cmp	r3, #42	@ 0x2a
 8008242:	d132      	bne.n	80082aa <_svfiprintf_r+0x186>
 8008244:	9b03      	ldr	r3, [sp, #12]
 8008246:	1d1a      	adds	r2, r3, #4
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	9203      	str	r2, [sp, #12]
 800824c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008250:	3402      	adds	r4, #2
 8008252:	9305      	str	r3, [sp, #20]
 8008254:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008318 <_svfiprintf_r+0x1f4>
 8008258:	7821      	ldrb	r1, [r4, #0]
 800825a:	2203      	movs	r2, #3
 800825c:	4650      	mov	r0, sl
 800825e:	f7f7 ffcf 	bl	8000200 <memchr>
 8008262:	b138      	cbz	r0, 8008274 <_svfiprintf_r+0x150>
 8008264:	9b04      	ldr	r3, [sp, #16]
 8008266:	eba0 000a 	sub.w	r0, r0, sl
 800826a:	2240      	movs	r2, #64	@ 0x40
 800826c:	4082      	lsls	r2, r0
 800826e:	4313      	orrs	r3, r2
 8008270:	3401      	adds	r4, #1
 8008272:	9304      	str	r3, [sp, #16]
 8008274:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008278:	4824      	ldr	r0, [pc, #144]	@ (800830c <_svfiprintf_r+0x1e8>)
 800827a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800827e:	2206      	movs	r2, #6
 8008280:	f7f7 ffbe 	bl	8000200 <memchr>
 8008284:	2800      	cmp	r0, #0
 8008286:	d036      	beq.n	80082f6 <_svfiprintf_r+0x1d2>
 8008288:	4b21      	ldr	r3, [pc, #132]	@ (8008310 <_svfiprintf_r+0x1ec>)
 800828a:	bb1b      	cbnz	r3, 80082d4 <_svfiprintf_r+0x1b0>
 800828c:	9b03      	ldr	r3, [sp, #12]
 800828e:	3307      	adds	r3, #7
 8008290:	f023 0307 	bic.w	r3, r3, #7
 8008294:	3308      	adds	r3, #8
 8008296:	9303      	str	r3, [sp, #12]
 8008298:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800829a:	4433      	add	r3, r6
 800829c:	9309      	str	r3, [sp, #36]	@ 0x24
 800829e:	e76a      	b.n	8008176 <_svfiprintf_r+0x52>
 80082a0:	fb0c 3202 	mla	r2, ip, r2, r3
 80082a4:	460c      	mov	r4, r1
 80082a6:	2001      	movs	r0, #1
 80082a8:	e7a8      	b.n	80081fc <_svfiprintf_r+0xd8>
 80082aa:	2300      	movs	r3, #0
 80082ac:	3401      	adds	r4, #1
 80082ae:	9305      	str	r3, [sp, #20]
 80082b0:	4619      	mov	r1, r3
 80082b2:	f04f 0c0a 	mov.w	ip, #10
 80082b6:	4620      	mov	r0, r4
 80082b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082bc:	3a30      	subs	r2, #48	@ 0x30
 80082be:	2a09      	cmp	r2, #9
 80082c0:	d903      	bls.n	80082ca <_svfiprintf_r+0x1a6>
 80082c2:	2b00      	cmp	r3, #0
 80082c4:	d0c6      	beq.n	8008254 <_svfiprintf_r+0x130>
 80082c6:	9105      	str	r1, [sp, #20]
 80082c8:	e7c4      	b.n	8008254 <_svfiprintf_r+0x130>
 80082ca:	fb0c 2101 	mla	r1, ip, r1, r2
 80082ce:	4604      	mov	r4, r0
 80082d0:	2301      	movs	r3, #1
 80082d2:	e7f0      	b.n	80082b6 <_svfiprintf_r+0x192>
 80082d4:	ab03      	add	r3, sp, #12
 80082d6:	9300      	str	r3, [sp, #0]
 80082d8:	462a      	mov	r2, r5
 80082da:	4b0e      	ldr	r3, [pc, #56]	@ (8008314 <_svfiprintf_r+0x1f0>)
 80082dc:	a904      	add	r1, sp, #16
 80082de:	4638      	mov	r0, r7
 80082e0:	f3af 8000 	nop.w
 80082e4:	1c42      	adds	r2, r0, #1
 80082e6:	4606      	mov	r6, r0
 80082e8:	d1d6      	bne.n	8008298 <_svfiprintf_r+0x174>
 80082ea:	89ab      	ldrh	r3, [r5, #12]
 80082ec:	065b      	lsls	r3, r3, #25
 80082ee:	f53f af2d 	bmi.w	800814c <_svfiprintf_r+0x28>
 80082f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80082f4:	e72c      	b.n	8008150 <_svfiprintf_r+0x2c>
 80082f6:	ab03      	add	r3, sp, #12
 80082f8:	9300      	str	r3, [sp, #0]
 80082fa:	462a      	mov	r2, r5
 80082fc:	4b05      	ldr	r3, [pc, #20]	@ (8008314 <_svfiprintf_r+0x1f0>)
 80082fe:	a904      	add	r1, sp, #16
 8008300:	4638      	mov	r0, r7
 8008302:	f000 f9bb 	bl	800867c <_printf_i>
 8008306:	e7ed      	b.n	80082e4 <_svfiprintf_r+0x1c0>
 8008308:	0800972d 	.word	0x0800972d
 800830c:	08009737 	.word	0x08009737
 8008310:	00000000 	.word	0x00000000
 8008314:	0800806d 	.word	0x0800806d
 8008318:	08009733 	.word	0x08009733

0800831c <__sfputc_r>:
 800831c:	6893      	ldr	r3, [r2, #8]
 800831e:	3b01      	subs	r3, #1
 8008320:	2b00      	cmp	r3, #0
 8008322:	b410      	push	{r4}
 8008324:	6093      	str	r3, [r2, #8]
 8008326:	da08      	bge.n	800833a <__sfputc_r+0x1e>
 8008328:	6994      	ldr	r4, [r2, #24]
 800832a:	42a3      	cmp	r3, r4
 800832c:	db01      	blt.n	8008332 <__sfputc_r+0x16>
 800832e:	290a      	cmp	r1, #10
 8008330:	d103      	bne.n	800833a <__sfputc_r+0x1e>
 8008332:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008336:	f7ff bd26 	b.w	8007d86 <__swbuf_r>
 800833a:	6813      	ldr	r3, [r2, #0]
 800833c:	1c58      	adds	r0, r3, #1
 800833e:	6010      	str	r0, [r2, #0]
 8008340:	7019      	strb	r1, [r3, #0]
 8008342:	4608      	mov	r0, r1
 8008344:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008348:	4770      	bx	lr

0800834a <__sfputs_r>:
 800834a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800834c:	4606      	mov	r6, r0
 800834e:	460f      	mov	r7, r1
 8008350:	4614      	mov	r4, r2
 8008352:	18d5      	adds	r5, r2, r3
 8008354:	42ac      	cmp	r4, r5
 8008356:	d101      	bne.n	800835c <__sfputs_r+0x12>
 8008358:	2000      	movs	r0, #0
 800835a:	e007      	b.n	800836c <__sfputs_r+0x22>
 800835c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008360:	463a      	mov	r2, r7
 8008362:	4630      	mov	r0, r6
 8008364:	f7ff ffda 	bl	800831c <__sfputc_r>
 8008368:	1c43      	adds	r3, r0, #1
 800836a:	d1f3      	bne.n	8008354 <__sfputs_r+0xa>
 800836c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008370 <_vfiprintf_r>:
 8008370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008374:	460d      	mov	r5, r1
 8008376:	b09d      	sub	sp, #116	@ 0x74
 8008378:	4614      	mov	r4, r2
 800837a:	4698      	mov	r8, r3
 800837c:	4606      	mov	r6, r0
 800837e:	b118      	cbz	r0, 8008388 <_vfiprintf_r+0x18>
 8008380:	6a03      	ldr	r3, [r0, #32]
 8008382:	b90b      	cbnz	r3, 8008388 <_vfiprintf_r+0x18>
 8008384:	f7ff fbe0 	bl	8007b48 <__sinit>
 8008388:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800838a:	07d9      	lsls	r1, r3, #31
 800838c:	d405      	bmi.n	800839a <_vfiprintf_r+0x2a>
 800838e:	89ab      	ldrh	r3, [r5, #12]
 8008390:	059a      	lsls	r2, r3, #22
 8008392:	d402      	bmi.n	800839a <_vfiprintf_r+0x2a>
 8008394:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008396:	f7ff fe14 	bl	8007fc2 <__retarget_lock_acquire_recursive>
 800839a:	89ab      	ldrh	r3, [r5, #12]
 800839c:	071b      	lsls	r3, r3, #28
 800839e:	d501      	bpl.n	80083a4 <_vfiprintf_r+0x34>
 80083a0:	692b      	ldr	r3, [r5, #16]
 80083a2:	b99b      	cbnz	r3, 80083cc <_vfiprintf_r+0x5c>
 80083a4:	4629      	mov	r1, r5
 80083a6:	4630      	mov	r0, r6
 80083a8:	f7ff fd2c 	bl	8007e04 <__swsetup_r>
 80083ac:	b170      	cbz	r0, 80083cc <_vfiprintf_r+0x5c>
 80083ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80083b0:	07dc      	lsls	r4, r3, #31
 80083b2:	d504      	bpl.n	80083be <_vfiprintf_r+0x4e>
 80083b4:	f04f 30ff 	mov.w	r0, #4294967295
 80083b8:	b01d      	add	sp, #116	@ 0x74
 80083ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083be:	89ab      	ldrh	r3, [r5, #12]
 80083c0:	0598      	lsls	r0, r3, #22
 80083c2:	d4f7      	bmi.n	80083b4 <_vfiprintf_r+0x44>
 80083c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80083c6:	f7ff fdfd 	bl	8007fc4 <__retarget_lock_release_recursive>
 80083ca:	e7f3      	b.n	80083b4 <_vfiprintf_r+0x44>
 80083cc:	2300      	movs	r3, #0
 80083ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80083d0:	2320      	movs	r3, #32
 80083d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80083d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80083da:	2330      	movs	r3, #48	@ 0x30
 80083dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800858c <_vfiprintf_r+0x21c>
 80083e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80083e4:	f04f 0901 	mov.w	r9, #1
 80083e8:	4623      	mov	r3, r4
 80083ea:	469a      	mov	sl, r3
 80083ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80083f0:	b10a      	cbz	r2, 80083f6 <_vfiprintf_r+0x86>
 80083f2:	2a25      	cmp	r2, #37	@ 0x25
 80083f4:	d1f9      	bne.n	80083ea <_vfiprintf_r+0x7a>
 80083f6:	ebba 0b04 	subs.w	fp, sl, r4
 80083fa:	d00b      	beq.n	8008414 <_vfiprintf_r+0xa4>
 80083fc:	465b      	mov	r3, fp
 80083fe:	4622      	mov	r2, r4
 8008400:	4629      	mov	r1, r5
 8008402:	4630      	mov	r0, r6
 8008404:	f7ff ffa1 	bl	800834a <__sfputs_r>
 8008408:	3001      	adds	r0, #1
 800840a:	f000 80a7 	beq.w	800855c <_vfiprintf_r+0x1ec>
 800840e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008410:	445a      	add	r2, fp
 8008412:	9209      	str	r2, [sp, #36]	@ 0x24
 8008414:	f89a 3000 	ldrb.w	r3, [sl]
 8008418:	2b00      	cmp	r3, #0
 800841a:	f000 809f 	beq.w	800855c <_vfiprintf_r+0x1ec>
 800841e:	2300      	movs	r3, #0
 8008420:	f04f 32ff 	mov.w	r2, #4294967295
 8008424:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008428:	f10a 0a01 	add.w	sl, sl, #1
 800842c:	9304      	str	r3, [sp, #16]
 800842e:	9307      	str	r3, [sp, #28]
 8008430:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008434:	931a      	str	r3, [sp, #104]	@ 0x68
 8008436:	4654      	mov	r4, sl
 8008438:	2205      	movs	r2, #5
 800843a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800843e:	4853      	ldr	r0, [pc, #332]	@ (800858c <_vfiprintf_r+0x21c>)
 8008440:	f7f7 fede 	bl	8000200 <memchr>
 8008444:	9a04      	ldr	r2, [sp, #16]
 8008446:	b9d8      	cbnz	r0, 8008480 <_vfiprintf_r+0x110>
 8008448:	06d1      	lsls	r1, r2, #27
 800844a:	bf44      	itt	mi
 800844c:	2320      	movmi	r3, #32
 800844e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008452:	0713      	lsls	r3, r2, #28
 8008454:	bf44      	itt	mi
 8008456:	232b      	movmi	r3, #43	@ 0x2b
 8008458:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800845c:	f89a 3000 	ldrb.w	r3, [sl]
 8008460:	2b2a      	cmp	r3, #42	@ 0x2a
 8008462:	d015      	beq.n	8008490 <_vfiprintf_r+0x120>
 8008464:	9a07      	ldr	r2, [sp, #28]
 8008466:	4654      	mov	r4, sl
 8008468:	2000      	movs	r0, #0
 800846a:	f04f 0c0a 	mov.w	ip, #10
 800846e:	4621      	mov	r1, r4
 8008470:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008474:	3b30      	subs	r3, #48	@ 0x30
 8008476:	2b09      	cmp	r3, #9
 8008478:	d94b      	bls.n	8008512 <_vfiprintf_r+0x1a2>
 800847a:	b1b0      	cbz	r0, 80084aa <_vfiprintf_r+0x13a>
 800847c:	9207      	str	r2, [sp, #28]
 800847e:	e014      	b.n	80084aa <_vfiprintf_r+0x13a>
 8008480:	eba0 0308 	sub.w	r3, r0, r8
 8008484:	fa09 f303 	lsl.w	r3, r9, r3
 8008488:	4313      	orrs	r3, r2
 800848a:	9304      	str	r3, [sp, #16]
 800848c:	46a2      	mov	sl, r4
 800848e:	e7d2      	b.n	8008436 <_vfiprintf_r+0xc6>
 8008490:	9b03      	ldr	r3, [sp, #12]
 8008492:	1d19      	adds	r1, r3, #4
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	9103      	str	r1, [sp, #12]
 8008498:	2b00      	cmp	r3, #0
 800849a:	bfbb      	ittet	lt
 800849c:	425b      	neglt	r3, r3
 800849e:	f042 0202 	orrlt.w	r2, r2, #2
 80084a2:	9307      	strge	r3, [sp, #28]
 80084a4:	9307      	strlt	r3, [sp, #28]
 80084a6:	bfb8      	it	lt
 80084a8:	9204      	strlt	r2, [sp, #16]
 80084aa:	7823      	ldrb	r3, [r4, #0]
 80084ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80084ae:	d10a      	bne.n	80084c6 <_vfiprintf_r+0x156>
 80084b0:	7863      	ldrb	r3, [r4, #1]
 80084b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80084b4:	d132      	bne.n	800851c <_vfiprintf_r+0x1ac>
 80084b6:	9b03      	ldr	r3, [sp, #12]
 80084b8:	1d1a      	adds	r2, r3, #4
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	9203      	str	r2, [sp, #12]
 80084be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80084c2:	3402      	adds	r4, #2
 80084c4:	9305      	str	r3, [sp, #20]
 80084c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800859c <_vfiprintf_r+0x22c>
 80084ca:	7821      	ldrb	r1, [r4, #0]
 80084cc:	2203      	movs	r2, #3
 80084ce:	4650      	mov	r0, sl
 80084d0:	f7f7 fe96 	bl	8000200 <memchr>
 80084d4:	b138      	cbz	r0, 80084e6 <_vfiprintf_r+0x176>
 80084d6:	9b04      	ldr	r3, [sp, #16]
 80084d8:	eba0 000a 	sub.w	r0, r0, sl
 80084dc:	2240      	movs	r2, #64	@ 0x40
 80084de:	4082      	lsls	r2, r0
 80084e0:	4313      	orrs	r3, r2
 80084e2:	3401      	adds	r4, #1
 80084e4:	9304      	str	r3, [sp, #16]
 80084e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80084ea:	4829      	ldr	r0, [pc, #164]	@ (8008590 <_vfiprintf_r+0x220>)
 80084ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80084f0:	2206      	movs	r2, #6
 80084f2:	f7f7 fe85 	bl	8000200 <memchr>
 80084f6:	2800      	cmp	r0, #0
 80084f8:	d03f      	beq.n	800857a <_vfiprintf_r+0x20a>
 80084fa:	4b26      	ldr	r3, [pc, #152]	@ (8008594 <_vfiprintf_r+0x224>)
 80084fc:	bb1b      	cbnz	r3, 8008546 <_vfiprintf_r+0x1d6>
 80084fe:	9b03      	ldr	r3, [sp, #12]
 8008500:	3307      	adds	r3, #7
 8008502:	f023 0307 	bic.w	r3, r3, #7
 8008506:	3308      	adds	r3, #8
 8008508:	9303      	str	r3, [sp, #12]
 800850a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800850c:	443b      	add	r3, r7
 800850e:	9309      	str	r3, [sp, #36]	@ 0x24
 8008510:	e76a      	b.n	80083e8 <_vfiprintf_r+0x78>
 8008512:	fb0c 3202 	mla	r2, ip, r2, r3
 8008516:	460c      	mov	r4, r1
 8008518:	2001      	movs	r0, #1
 800851a:	e7a8      	b.n	800846e <_vfiprintf_r+0xfe>
 800851c:	2300      	movs	r3, #0
 800851e:	3401      	adds	r4, #1
 8008520:	9305      	str	r3, [sp, #20]
 8008522:	4619      	mov	r1, r3
 8008524:	f04f 0c0a 	mov.w	ip, #10
 8008528:	4620      	mov	r0, r4
 800852a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800852e:	3a30      	subs	r2, #48	@ 0x30
 8008530:	2a09      	cmp	r2, #9
 8008532:	d903      	bls.n	800853c <_vfiprintf_r+0x1cc>
 8008534:	2b00      	cmp	r3, #0
 8008536:	d0c6      	beq.n	80084c6 <_vfiprintf_r+0x156>
 8008538:	9105      	str	r1, [sp, #20]
 800853a:	e7c4      	b.n	80084c6 <_vfiprintf_r+0x156>
 800853c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008540:	4604      	mov	r4, r0
 8008542:	2301      	movs	r3, #1
 8008544:	e7f0      	b.n	8008528 <_vfiprintf_r+0x1b8>
 8008546:	ab03      	add	r3, sp, #12
 8008548:	9300      	str	r3, [sp, #0]
 800854a:	462a      	mov	r2, r5
 800854c:	4b12      	ldr	r3, [pc, #72]	@ (8008598 <_vfiprintf_r+0x228>)
 800854e:	a904      	add	r1, sp, #16
 8008550:	4630      	mov	r0, r6
 8008552:	f3af 8000 	nop.w
 8008556:	4607      	mov	r7, r0
 8008558:	1c78      	adds	r0, r7, #1
 800855a:	d1d6      	bne.n	800850a <_vfiprintf_r+0x19a>
 800855c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800855e:	07d9      	lsls	r1, r3, #31
 8008560:	d405      	bmi.n	800856e <_vfiprintf_r+0x1fe>
 8008562:	89ab      	ldrh	r3, [r5, #12]
 8008564:	059a      	lsls	r2, r3, #22
 8008566:	d402      	bmi.n	800856e <_vfiprintf_r+0x1fe>
 8008568:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800856a:	f7ff fd2b 	bl	8007fc4 <__retarget_lock_release_recursive>
 800856e:	89ab      	ldrh	r3, [r5, #12]
 8008570:	065b      	lsls	r3, r3, #25
 8008572:	f53f af1f 	bmi.w	80083b4 <_vfiprintf_r+0x44>
 8008576:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008578:	e71e      	b.n	80083b8 <_vfiprintf_r+0x48>
 800857a:	ab03      	add	r3, sp, #12
 800857c:	9300      	str	r3, [sp, #0]
 800857e:	462a      	mov	r2, r5
 8008580:	4b05      	ldr	r3, [pc, #20]	@ (8008598 <_vfiprintf_r+0x228>)
 8008582:	a904      	add	r1, sp, #16
 8008584:	4630      	mov	r0, r6
 8008586:	f000 f879 	bl	800867c <_printf_i>
 800858a:	e7e4      	b.n	8008556 <_vfiprintf_r+0x1e6>
 800858c:	0800972d 	.word	0x0800972d
 8008590:	08009737 	.word	0x08009737
 8008594:	00000000 	.word	0x00000000
 8008598:	0800834b 	.word	0x0800834b
 800859c:	08009733 	.word	0x08009733

080085a0 <_printf_common>:
 80085a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085a4:	4616      	mov	r6, r2
 80085a6:	4698      	mov	r8, r3
 80085a8:	688a      	ldr	r2, [r1, #8]
 80085aa:	690b      	ldr	r3, [r1, #16]
 80085ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80085b0:	4293      	cmp	r3, r2
 80085b2:	bfb8      	it	lt
 80085b4:	4613      	movlt	r3, r2
 80085b6:	6033      	str	r3, [r6, #0]
 80085b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80085bc:	4607      	mov	r7, r0
 80085be:	460c      	mov	r4, r1
 80085c0:	b10a      	cbz	r2, 80085c6 <_printf_common+0x26>
 80085c2:	3301      	adds	r3, #1
 80085c4:	6033      	str	r3, [r6, #0]
 80085c6:	6823      	ldr	r3, [r4, #0]
 80085c8:	0699      	lsls	r1, r3, #26
 80085ca:	bf42      	ittt	mi
 80085cc:	6833      	ldrmi	r3, [r6, #0]
 80085ce:	3302      	addmi	r3, #2
 80085d0:	6033      	strmi	r3, [r6, #0]
 80085d2:	6825      	ldr	r5, [r4, #0]
 80085d4:	f015 0506 	ands.w	r5, r5, #6
 80085d8:	d106      	bne.n	80085e8 <_printf_common+0x48>
 80085da:	f104 0a19 	add.w	sl, r4, #25
 80085de:	68e3      	ldr	r3, [r4, #12]
 80085e0:	6832      	ldr	r2, [r6, #0]
 80085e2:	1a9b      	subs	r3, r3, r2
 80085e4:	42ab      	cmp	r3, r5
 80085e6:	dc26      	bgt.n	8008636 <_printf_common+0x96>
 80085e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80085ec:	6822      	ldr	r2, [r4, #0]
 80085ee:	3b00      	subs	r3, #0
 80085f0:	bf18      	it	ne
 80085f2:	2301      	movne	r3, #1
 80085f4:	0692      	lsls	r2, r2, #26
 80085f6:	d42b      	bmi.n	8008650 <_printf_common+0xb0>
 80085f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80085fc:	4641      	mov	r1, r8
 80085fe:	4638      	mov	r0, r7
 8008600:	47c8      	blx	r9
 8008602:	3001      	adds	r0, #1
 8008604:	d01e      	beq.n	8008644 <_printf_common+0xa4>
 8008606:	6823      	ldr	r3, [r4, #0]
 8008608:	6922      	ldr	r2, [r4, #16]
 800860a:	f003 0306 	and.w	r3, r3, #6
 800860e:	2b04      	cmp	r3, #4
 8008610:	bf02      	ittt	eq
 8008612:	68e5      	ldreq	r5, [r4, #12]
 8008614:	6833      	ldreq	r3, [r6, #0]
 8008616:	1aed      	subeq	r5, r5, r3
 8008618:	68a3      	ldr	r3, [r4, #8]
 800861a:	bf0c      	ite	eq
 800861c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008620:	2500      	movne	r5, #0
 8008622:	4293      	cmp	r3, r2
 8008624:	bfc4      	itt	gt
 8008626:	1a9b      	subgt	r3, r3, r2
 8008628:	18ed      	addgt	r5, r5, r3
 800862a:	2600      	movs	r6, #0
 800862c:	341a      	adds	r4, #26
 800862e:	42b5      	cmp	r5, r6
 8008630:	d11a      	bne.n	8008668 <_printf_common+0xc8>
 8008632:	2000      	movs	r0, #0
 8008634:	e008      	b.n	8008648 <_printf_common+0xa8>
 8008636:	2301      	movs	r3, #1
 8008638:	4652      	mov	r2, sl
 800863a:	4641      	mov	r1, r8
 800863c:	4638      	mov	r0, r7
 800863e:	47c8      	blx	r9
 8008640:	3001      	adds	r0, #1
 8008642:	d103      	bne.n	800864c <_printf_common+0xac>
 8008644:	f04f 30ff 	mov.w	r0, #4294967295
 8008648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800864c:	3501      	adds	r5, #1
 800864e:	e7c6      	b.n	80085de <_printf_common+0x3e>
 8008650:	18e1      	adds	r1, r4, r3
 8008652:	1c5a      	adds	r2, r3, #1
 8008654:	2030      	movs	r0, #48	@ 0x30
 8008656:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800865a:	4422      	add	r2, r4
 800865c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008660:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008664:	3302      	adds	r3, #2
 8008666:	e7c7      	b.n	80085f8 <_printf_common+0x58>
 8008668:	2301      	movs	r3, #1
 800866a:	4622      	mov	r2, r4
 800866c:	4641      	mov	r1, r8
 800866e:	4638      	mov	r0, r7
 8008670:	47c8      	blx	r9
 8008672:	3001      	adds	r0, #1
 8008674:	d0e6      	beq.n	8008644 <_printf_common+0xa4>
 8008676:	3601      	adds	r6, #1
 8008678:	e7d9      	b.n	800862e <_printf_common+0x8e>
	...

0800867c <_printf_i>:
 800867c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008680:	7e0f      	ldrb	r7, [r1, #24]
 8008682:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008684:	2f78      	cmp	r7, #120	@ 0x78
 8008686:	4691      	mov	r9, r2
 8008688:	4680      	mov	r8, r0
 800868a:	460c      	mov	r4, r1
 800868c:	469a      	mov	sl, r3
 800868e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008692:	d807      	bhi.n	80086a4 <_printf_i+0x28>
 8008694:	2f62      	cmp	r7, #98	@ 0x62
 8008696:	d80a      	bhi.n	80086ae <_printf_i+0x32>
 8008698:	2f00      	cmp	r7, #0
 800869a:	f000 80d1 	beq.w	8008840 <_printf_i+0x1c4>
 800869e:	2f58      	cmp	r7, #88	@ 0x58
 80086a0:	f000 80b8 	beq.w	8008814 <_printf_i+0x198>
 80086a4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80086a8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80086ac:	e03a      	b.n	8008724 <_printf_i+0xa8>
 80086ae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80086b2:	2b15      	cmp	r3, #21
 80086b4:	d8f6      	bhi.n	80086a4 <_printf_i+0x28>
 80086b6:	a101      	add	r1, pc, #4	@ (adr r1, 80086bc <_printf_i+0x40>)
 80086b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80086bc:	08008715 	.word	0x08008715
 80086c0:	08008729 	.word	0x08008729
 80086c4:	080086a5 	.word	0x080086a5
 80086c8:	080086a5 	.word	0x080086a5
 80086cc:	080086a5 	.word	0x080086a5
 80086d0:	080086a5 	.word	0x080086a5
 80086d4:	08008729 	.word	0x08008729
 80086d8:	080086a5 	.word	0x080086a5
 80086dc:	080086a5 	.word	0x080086a5
 80086e0:	080086a5 	.word	0x080086a5
 80086e4:	080086a5 	.word	0x080086a5
 80086e8:	08008827 	.word	0x08008827
 80086ec:	08008753 	.word	0x08008753
 80086f0:	080087e1 	.word	0x080087e1
 80086f4:	080086a5 	.word	0x080086a5
 80086f8:	080086a5 	.word	0x080086a5
 80086fc:	08008849 	.word	0x08008849
 8008700:	080086a5 	.word	0x080086a5
 8008704:	08008753 	.word	0x08008753
 8008708:	080086a5 	.word	0x080086a5
 800870c:	080086a5 	.word	0x080086a5
 8008710:	080087e9 	.word	0x080087e9
 8008714:	6833      	ldr	r3, [r6, #0]
 8008716:	1d1a      	adds	r2, r3, #4
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	6032      	str	r2, [r6, #0]
 800871c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008720:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008724:	2301      	movs	r3, #1
 8008726:	e09c      	b.n	8008862 <_printf_i+0x1e6>
 8008728:	6833      	ldr	r3, [r6, #0]
 800872a:	6820      	ldr	r0, [r4, #0]
 800872c:	1d19      	adds	r1, r3, #4
 800872e:	6031      	str	r1, [r6, #0]
 8008730:	0606      	lsls	r6, r0, #24
 8008732:	d501      	bpl.n	8008738 <_printf_i+0xbc>
 8008734:	681d      	ldr	r5, [r3, #0]
 8008736:	e003      	b.n	8008740 <_printf_i+0xc4>
 8008738:	0645      	lsls	r5, r0, #25
 800873a:	d5fb      	bpl.n	8008734 <_printf_i+0xb8>
 800873c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008740:	2d00      	cmp	r5, #0
 8008742:	da03      	bge.n	800874c <_printf_i+0xd0>
 8008744:	232d      	movs	r3, #45	@ 0x2d
 8008746:	426d      	negs	r5, r5
 8008748:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800874c:	4858      	ldr	r0, [pc, #352]	@ (80088b0 <_printf_i+0x234>)
 800874e:	230a      	movs	r3, #10
 8008750:	e011      	b.n	8008776 <_printf_i+0xfa>
 8008752:	6821      	ldr	r1, [r4, #0]
 8008754:	6833      	ldr	r3, [r6, #0]
 8008756:	0608      	lsls	r0, r1, #24
 8008758:	f853 5b04 	ldr.w	r5, [r3], #4
 800875c:	d402      	bmi.n	8008764 <_printf_i+0xe8>
 800875e:	0649      	lsls	r1, r1, #25
 8008760:	bf48      	it	mi
 8008762:	b2ad      	uxthmi	r5, r5
 8008764:	2f6f      	cmp	r7, #111	@ 0x6f
 8008766:	4852      	ldr	r0, [pc, #328]	@ (80088b0 <_printf_i+0x234>)
 8008768:	6033      	str	r3, [r6, #0]
 800876a:	bf14      	ite	ne
 800876c:	230a      	movne	r3, #10
 800876e:	2308      	moveq	r3, #8
 8008770:	2100      	movs	r1, #0
 8008772:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008776:	6866      	ldr	r6, [r4, #4]
 8008778:	60a6      	str	r6, [r4, #8]
 800877a:	2e00      	cmp	r6, #0
 800877c:	db05      	blt.n	800878a <_printf_i+0x10e>
 800877e:	6821      	ldr	r1, [r4, #0]
 8008780:	432e      	orrs	r6, r5
 8008782:	f021 0104 	bic.w	r1, r1, #4
 8008786:	6021      	str	r1, [r4, #0]
 8008788:	d04b      	beq.n	8008822 <_printf_i+0x1a6>
 800878a:	4616      	mov	r6, r2
 800878c:	fbb5 f1f3 	udiv	r1, r5, r3
 8008790:	fb03 5711 	mls	r7, r3, r1, r5
 8008794:	5dc7      	ldrb	r7, [r0, r7]
 8008796:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800879a:	462f      	mov	r7, r5
 800879c:	42bb      	cmp	r3, r7
 800879e:	460d      	mov	r5, r1
 80087a0:	d9f4      	bls.n	800878c <_printf_i+0x110>
 80087a2:	2b08      	cmp	r3, #8
 80087a4:	d10b      	bne.n	80087be <_printf_i+0x142>
 80087a6:	6823      	ldr	r3, [r4, #0]
 80087a8:	07df      	lsls	r7, r3, #31
 80087aa:	d508      	bpl.n	80087be <_printf_i+0x142>
 80087ac:	6923      	ldr	r3, [r4, #16]
 80087ae:	6861      	ldr	r1, [r4, #4]
 80087b0:	4299      	cmp	r1, r3
 80087b2:	bfde      	ittt	le
 80087b4:	2330      	movle	r3, #48	@ 0x30
 80087b6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80087ba:	f106 36ff 	addle.w	r6, r6, #4294967295
 80087be:	1b92      	subs	r2, r2, r6
 80087c0:	6122      	str	r2, [r4, #16]
 80087c2:	f8cd a000 	str.w	sl, [sp]
 80087c6:	464b      	mov	r3, r9
 80087c8:	aa03      	add	r2, sp, #12
 80087ca:	4621      	mov	r1, r4
 80087cc:	4640      	mov	r0, r8
 80087ce:	f7ff fee7 	bl	80085a0 <_printf_common>
 80087d2:	3001      	adds	r0, #1
 80087d4:	d14a      	bne.n	800886c <_printf_i+0x1f0>
 80087d6:	f04f 30ff 	mov.w	r0, #4294967295
 80087da:	b004      	add	sp, #16
 80087dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087e0:	6823      	ldr	r3, [r4, #0]
 80087e2:	f043 0320 	orr.w	r3, r3, #32
 80087e6:	6023      	str	r3, [r4, #0]
 80087e8:	4832      	ldr	r0, [pc, #200]	@ (80088b4 <_printf_i+0x238>)
 80087ea:	2778      	movs	r7, #120	@ 0x78
 80087ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80087f0:	6823      	ldr	r3, [r4, #0]
 80087f2:	6831      	ldr	r1, [r6, #0]
 80087f4:	061f      	lsls	r7, r3, #24
 80087f6:	f851 5b04 	ldr.w	r5, [r1], #4
 80087fa:	d402      	bmi.n	8008802 <_printf_i+0x186>
 80087fc:	065f      	lsls	r7, r3, #25
 80087fe:	bf48      	it	mi
 8008800:	b2ad      	uxthmi	r5, r5
 8008802:	6031      	str	r1, [r6, #0]
 8008804:	07d9      	lsls	r1, r3, #31
 8008806:	bf44      	itt	mi
 8008808:	f043 0320 	orrmi.w	r3, r3, #32
 800880c:	6023      	strmi	r3, [r4, #0]
 800880e:	b11d      	cbz	r5, 8008818 <_printf_i+0x19c>
 8008810:	2310      	movs	r3, #16
 8008812:	e7ad      	b.n	8008770 <_printf_i+0xf4>
 8008814:	4826      	ldr	r0, [pc, #152]	@ (80088b0 <_printf_i+0x234>)
 8008816:	e7e9      	b.n	80087ec <_printf_i+0x170>
 8008818:	6823      	ldr	r3, [r4, #0]
 800881a:	f023 0320 	bic.w	r3, r3, #32
 800881e:	6023      	str	r3, [r4, #0]
 8008820:	e7f6      	b.n	8008810 <_printf_i+0x194>
 8008822:	4616      	mov	r6, r2
 8008824:	e7bd      	b.n	80087a2 <_printf_i+0x126>
 8008826:	6833      	ldr	r3, [r6, #0]
 8008828:	6825      	ldr	r5, [r4, #0]
 800882a:	6961      	ldr	r1, [r4, #20]
 800882c:	1d18      	adds	r0, r3, #4
 800882e:	6030      	str	r0, [r6, #0]
 8008830:	062e      	lsls	r6, r5, #24
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	d501      	bpl.n	800883a <_printf_i+0x1be>
 8008836:	6019      	str	r1, [r3, #0]
 8008838:	e002      	b.n	8008840 <_printf_i+0x1c4>
 800883a:	0668      	lsls	r0, r5, #25
 800883c:	d5fb      	bpl.n	8008836 <_printf_i+0x1ba>
 800883e:	8019      	strh	r1, [r3, #0]
 8008840:	2300      	movs	r3, #0
 8008842:	6123      	str	r3, [r4, #16]
 8008844:	4616      	mov	r6, r2
 8008846:	e7bc      	b.n	80087c2 <_printf_i+0x146>
 8008848:	6833      	ldr	r3, [r6, #0]
 800884a:	1d1a      	adds	r2, r3, #4
 800884c:	6032      	str	r2, [r6, #0]
 800884e:	681e      	ldr	r6, [r3, #0]
 8008850:	6862      	ldr	r2, [r4, #4]
 8008852:	2100      	movs	r1, #0
 8008854:	4630      	mov	r0, r6
 8008856:	f7f7 fcd3 	bl	8000200 <memchr>
 800885a:	b108      	cbz	r0, 8008860 <_printf_i+0x1e4>
 800885c:	1b80      	subs	r0, r0, r6
 800885e:	6060      	str	r0, [r4, #4]
 8008860:	6863      	ldr	r3, [r4, #4]
 8008862:	6123      	str	r3, [r4, #16]
 8008864:	2300      	movs	r3, #0
 8008866:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800886a:	e7aa      	b.n	80087c2 <_printf_i+0x146>
 800886c:	6923      	ldr	r3, [r4, #16]
 800886e:	4632      	mov	r2, r6
 8008870:	4649      	mov	r1, r9
 8008872:	4640      	mov	r0, r8
 8008874:	47d0      	blx	sl
 8008876:	3001      	adds	r0, #1
 8008878:	d0ad      	beq.n	80087d6 <_printf_i+0x15a>
 800887a:	6823      	ldr	r3, [r4, #0]
 800887c:	079b      	lsls	r3, r3, #30
 800887e:	d413      	bmi.n	80088a8 <_printf_i+0x22c>
 8008880:	68e0      	ldr	r0, [r4, #12]
 8008882:	9b03      	ldr	r3, [sp, #12]
 8008884:	4298      	cmp	r0, r3
 8008886:	bfb8      	it	lt
 8008888:	4618      	movlt	r0, r3
 800888a:	e7a6      	b.n	80087da <_printf_i+0x15e>
 800888c:	2301      	movs	r3, #1
 800888e:	4632      	mov	r2, r6
 8008890:	4649      	mov	r1, r9
 8008892:	4640      	mov	r0, r8
 8008894:	47d0      	blx	sl
 8008896:	3001      	adds	r0, #1
 8008898:	d09d      	beq.n	80087d6 <_printf_i+0x15a>
 800889a:	3501      	adds	r5, #1
 800889c:	68e3      	ldr	r3, [r4, #12]
 800889e:	9903      	ldr	r1, [sp, #12]
 80088a0:	1a5b      	subs	r3, r3, r1
 80088a2:	42ab      	cmp	r3, r5
 80088a4:	dcf2      	bgt.n	800888c <_printf_i+0x210>
 80088a6:	e7eb      	b.n	8008880 <_printf_i+0x204>
 80088a8:	2500      	movs	r5, #0
 80088aa:	f104 0619 	add.w	r6, r4, #25
 80088ae:	e7f5      	b.n	800889c <_printf_i+0x220>
 80088b0:	0800973e 	.word	0x0800973e
 80088b4:	0800974f 	.word	0x0800974f

080088b8 <__sflush_r>:
 80088b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80088bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088c0:	0716      	lsls	r6, r2, #28
 80088c2:	4605      	mov	r5, r0
 80088c4:	460c      	mov	r4, r1
 80088c6:	d454      	bmi.n	8008972 <__sflush_r+0xba>
 80088c8:	684b      	ldr	r3, [r1, #4]
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	dc02      	bgt.n	80088d4 <__sflush_r+0x1c>
 80088ce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	dd48      	ble.n	8008966 <__sflush_r+0xae>
 80088d4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80088d6:	2e00      	cmp	r6, #0
 80088d8:	d045      	beq.n	8008966 <__sflush_r+0xae>
 80088da:	2300      	movs	r3, #0
 80088dc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80088e0:	682f      	ldr	r7, [r5, #0]
 80088e2:	6a21      	ldr	r1, [r4, #32]
 80088e4:	602b      	str	r3, [r5, #0]
 80088e6:	d030      	beq.n	800894a <__sflush_r+0x92>
 80088e8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80088ea:	89a3      	ldrh	r3, [r4, #12]
 80088ec:	0759      	lsls	r1, r3, #29
 80088ee:	d505      	bpl.n	80088fc <__sflush_r+0x44>
 80088f0:	6863      	ldr	r3, [r4, #4]
 80088f2:	1ad2      	subs	r2, r2, r3
 80088f4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80088f6:	b10b      	cbz	r3, 80088fc <__sflush_r+0x44>
 80088f8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80088fa:	1ad2      	subs	r2, r2, r3
 80088fc:	2300      	movs	r3, #0
 80088fe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008900:	6a21      	ldr	r1, [r4, #32]
 8008902:	4628      	mov	r0, r5
 8008904:	47b0      	blx	r6
 8008906:	1c43      	adds	r3, r0, #1
 8008908:	89a3      	ldrh	r3, [r4, #12]
 800890a:	d106      	bne.n	800891a <__sflush_r+0x62>
 800890c:	6829      	ldr	r1, [r5, #0]
 800890e:	291d      	cmp	r1, #29
 8008910:	d82b      	bhi.n	800896a <__sflush_r+0xb2>
 8008912:	4a2a      	ldr	r2, [pc, #168]	@ (80089bc <__sflush_r+0x104>)
 8008914:	40ca      	lsrs	r2, r1
 8008916:	07d6      	lsls	r6, r2, #31
 8008918:	d527      	bpl.n	800896a <__sflush_r+0xb2>
 800891a:	2200      	movs	r2, #0
 800891c:	6062      	str	r2, [r4, #4]
 800891e:	04d9      	lsls	r1, r3, #19
 8008920:	6922      	ldr	r2, [r4, #16]
 8008922:	6022      	str	r2, [r4, #0]
 8008924:	d504      	bpl.n	8008930 <__sflush_r+0x78>
 8008926:	1c42      	adds	r2, r0, #1
 8008928:	d101      	bne.n	800892e <__sflush_r+0x76>
 800892a:	682b      	ldr	r3, [r5, #0]
 800892c:	b903      	cbnz	r3, 8008930 <__sflush_r+0x78>
 800892e:	6560      	str	r0, [r4, #84]	@ 0x54
 8008930:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008932:	602f      	str	r7, [r5, #0]
 8008934:	b1b9      	cbz	r1, 8008966 <__sflush_r+0xae>
 8008936:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800893a:	4299      	cmp	r1, r3
 800893c:	d002      	beq.n	8008944 <__sflush_r+0x8c>
 800893e:	4628      	mov	r0, r5
 8008940:	f7ff fb4a 	bl	8007fd8 <_free_r>
 8008944:	2300      	movs	r3, #0
 8008946:	6363      	str	r3, [r4, #52]	@ 0x34
 8008948:	e00d      	b.n	8008966 <__sflush_r+0xae>
 800894a:	2301      	movs	r3, #1
 800894c:	4628      	mov	r0, r5
 800894e:	47b0      	blx	r6
 8008950:	4602      	mov	r2, r0
 8008952:	1c50      	adds	r0, r2, #1
 8008954:	d1c9      	bne.n	80088ea <__sflush_r+0x32>
 8008956:	682b      	ldr	r3, [r5, #0]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d0c6      	beq.n	80088ea <__sflush_r+0x32>
 800895c:	2b1d      	cmp	r3, #29
 800895e:	d001      	beq.n	8008964 <__sflush_r+0xac>
 8008960:	2b16      	cmp	r3, #22
 8008962:	d11e      	bne.n	80089a2 <__sflush_r+0xea>
 8008964:	602f      	str	r7, [r5, #0]
 8008966:	2000      	movs	r0, #0
 8008968:	e022      	b.n	80089b0 <__sflush_r+0xf8>
 800896a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800896e:	b21b      	sxth	r3, r3
 8008970:	e01b      	b.n	80089aa <__sflush_r+0xf2>
 8008972:	690f      	ldr	r7, [r1, #16]
 8008974:	2f00      	cmp	r7, #0
 8008976:	d0f6      	beq.n	8008966 <__sflush_r+0xae>
 8008978:	0793      	lsls	r3, r2, #30
 800897a:	680e      	ldr	r6, [r1, #0]
 800897c:	bf08      	it	eq
 800897e:	694b      	ldreq	r3, [r1, #20]
 8008980:	600f      	str	r7, [r1, #0]
 8008982:	bf18      	it	ne
 8008984:	2300      	movne	r3, #0
 8008986:	eba6 0807 	sub.w	r8, r6, r7
 800898a:	608b      	str	r3, [r1, #8]
 800898c:	f1b8 0f00 	cmp.w	r8, #0
 8008990:	dde9      	ble.n	8008966 <__sflush_r+0xae>
 8008992:	6a21      	ldr	r1, [r4, #32]
 8008994:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008996:	4643      	mov	r3, r8
 8008998:	463a      	mov	r2, r7
 800899a:	4628      	mov	r0, r5
 800899c:	47b0      	blx	r6
 800899e:	2800      	cmp	r0, #0
 80089a0:	dc08      	bgt.n	80089b4 <__sflush_r+0xfc>
 80089a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089aa:	81a3      	strh	r3, [r4, #12]
 80089ac:	f04f 30ff 	mov.w	r0, #4294967295
 80089b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089b4:	4407      	add	r7, r0
 80089b6:	eba8 0800 	sub.w	r8, r8, r0
 80089ba:	e7e7      	b.n	800898c <__sflush_r+0xd4>
 80089bc:	20400001 	.word	0x20400001

080089c0 <_fflush_r>:
 80089c0:	b538      	push	{r3, r4, r5, lr}
 80089c2:	690b      	ldr	r3, [r1, #16]
 80089c4:	4605      	mov	r5, r0
 80089c6:	460c      	mov	r4, r1
 80089c8:	b913      	cbnz	r3, 80089d0 <_fflush_r+0x10>
 80089ca:	2500      	movs	r5, #0
 80089cc:	4628      	mov	r0, r5
 80089ce:	bd38      	pop	{r3, r4, r5, pc}
 80089d0:	b118      	cbz	r0, 80089da <_fflush_r+0x1a>
 80089d2:	6a03      	ldr	r3, [r0, #32]
 80089d4:	b90b      	cbnz	r3, 80089da <_fflush_r+0x1a>
 80089d6:	f7ff f8b7 	bl	8007b48 <__sinit>
 80089da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d0f3      	beq.n	80089ca <_fflush_r+0xa>
 80089e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80089e4:	07d0      	lsls	r0, r2, #31
 80089e6:	d404      	bmi.n	80089f2 <_fflush_r+0x32>
 80089e8:	0599      	lsls	r1, r3, #22
 80089ea:	d402      	bmi.n	80089f2 <_fflush_r+0x32>
 80089ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80089ee:	f7ff fae8 	bl	8007fc2 <__retarget_lock_acquire_recursive>
 80089f2:	4628      	mov	r0, r5
 80089f4:	4621      	mov	r1, r4
 80089f6:	f7ff ff5f 	bl	80088b8 <__sflush_r>
 80089fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80089fc:	07da      	lsls	r2, r3, #31
 80089fe:	4605      	mov	r5, r0
 8008a00:	d4e4      	bmi.n	80089cc <_fflush_r+0xc>
 8008a02:	89a3      	ldrh	r3, [r4, #12]
 8008a04:	059b      	lsls	r3, r3, #22
 8008a06:	d4e1      	bmi.n	80089cc <_fflush_r+0xc>
 8008a08:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a0a:	f7ff fadb 	bl	8007fc4 <__retarget_lock_release_recursive>
 8008a0e:	e7dd      	b.n	80089cc <_fflush_r+0xc>

08008a10 <__swhatbuf_r>:
 8008a10:	b570      	push	{r4, r5, r6, lr}
 8008a12:	460c      	mov	r4, r1
 8008a14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008a18:	2900      	cmp	r1, #0
 8008a1a:	b096      	sub	sp, #88	@ 0x58
 8008a1c:	4615      	mov	r5, r2
 8008a1e:	461e      	mov	r6, r3
 8008a20:	da0d      	bge.n	8008a3e <__swhatbuf_r+0x2e>
 8008a22:	89a3      	ldrh	r3, [r4, #12]
 8008a24:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008a28:	f04f 0100 	mov.w	r1, #0
 8008a2c:	bf14      	ite	ne
 8008a2e:	2340      	movne	r3, #64	@ 0x40
 8008a30:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008a34:	2000      	movs	r0, #0
 8008a36:	6031      	str	r1, [r6, #0]
 8008a38:	602b      	str	r3, [r5, #0]
 8008a3a:	b016      	add	sp, #88	@ 0x58
 8008a3c:	bd70      	pop	{r4, r5, r6, pc}
 8008a3e:	466a      	mov	r2, sp
 8008a40:	f000 f862 	bl	8008b08 <_fstat_r>
 8008a44:	2800      	cmp	r0, #0
 8008a46:	dbec      	blt.n	8008a22 <__swhatbuf_r+0x12>
 8008a48:	9901      	ldr	r1, [sp, #4]
 8008a4a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008a4e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008a52:	4259      	negs	r1, r3
 8008a54:	4159      	adcs	r1, r3
 8008a56:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008a5a:	e7eb      	b.n	8008a34 <__swhatbuf_r+0x24>

08008a5c <__smakebuf_r>:
 8008a5c:	898b      	ldrh	r3, [r1, #12]
 8008a5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a60:	079d      	lsls	r5, r3, #30
 8008a62:	4606      	mov	r6, r0
 8008a64:	460c      	mov	r4, r1
 8008a66:	d507      	bpl.n	8008a78 <__smakebuf_r+0x1c>
 8008a68:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008a6c:	6023      	str	r3, [r4, #0]
 8008a6e:	6123      	str	r3, [r4, #16]
 8008a70:	2301      	movs	r3, #1
 8008a72:	6163      	str	r3, [r4, #20]
 8008a74:	b003      	add	sp, #12
 8008a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a78:	ab01      	add	r3, sp, #4
 8008a7a:	466a      	mov	r2, sp
 8008a7c:	f7ff ffc8 	bl	8008a10 <__swhatbuf_r>
 8008a80:	9f00      	ldr	r7, [sp, #0]
 8008a82:	4605      	mov	r5, r0
 8008a84:	4639      	mov	r1, r7
 8008a86:	4630      	mov	r0, r6
 8008a88:	f7fe ff46 	bl	8007918 <_malloc_r>
 8008a8c:	b948      	cbnz	r0, 8008aa2 <__smakebuf_r+0x46>
 8008a8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a92:	059a      	lsls	r2, r3, #22
 8008a94:	d4ee      	bmi.n	8008a74 <__smakebuf_r+0x18>
 8008a96:	f023 0303 	bic.w	r3, r3, #3
 8008a9a:	f043 0302 	orr.w	r3, r3, #2
 8008a9e:	81a3      	strh	r3, [r4, #12]
 8008aa0:	e7e2      	b.n	8008a68 <__smakebuf_r+0xc>
 8008aa2:	89a3      	ldrh	r3, [r4, #12]
 8008aa4:	6020      	str	r0, [r4, #0]
 8008aa6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008aaa:	81a3      	strh	r3, [r4, #12]
 8008aac:	9b01      	ldr	r3, [sp, #4]
 8008aae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008ab2:	b15b      	cbz	r3, 8008acc <__smakebuf_r+0x70>
 8008ab4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008ab8:	4630      	mov	r0, r6
 8008aba:	f000 f837 	bl	8008b2c <_isatty_r>
 8008abe:	b128      	cbz	r0, 8008acc <__smakebuf_r+0x70>
 8008ac0:	89a3      	ldrh	r3, [r4, #12]
 8008ac2:	f023 0303 	bic.w	r3, r3, #3
 8008ac6:	f043 0301 	orr.w	r3, r3, #1
 8008aca:	81a3      	strh	r3, [r4, #12]
 8008acc:	89a3      	ldrh	r3, [r4, #12]
 8008ace:	431d      	orrs	r5, r3
 8008ad0:	81a5      	strh	r5, [r4, #12]
 8008ad2:	e7cf      	b.n	8008a74 <__smakebuf_r+0x18>

08008ad4 <memmove>:
 8008ad4:	4288      	cmp	r0, r1
 8008ad6:	b510      	push	{r4, lr}
 8008ad8:	eb01 0402 	add.w	r4, r1, r2
 8008adc:	d902      	bls.n	8008ae4 <memmove+0x10>
 8008ade:	4284      	cmp	r4, r0
 8008ae0:	4623      	mov	r3, r4
 8008ae2:	d807      	bhi.n	8008af4 <memmove+0x20>
 8008ae4:	1e43      	subs	r3, r0, #1
 8008ae6:	42a1      	cmp	r1, r4
 8008ae8:	d008      	beq.n	8008afc <memmove+0x28>
 8008aea:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008aee:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008af2:	e7f8      	b.n	8008ae6 <memmove+0x12>
 8008af4:	4402      	add	r2, r0
 8008af6:	4601      	mov	r1, r0
 8008af8:	428a      	cmp	r2, r1
 8008afa:	d100      	bne.n	8008afe <memmove+0x2a>
 8008afc:	bd10      	pop	{r4, pc}
 8008afe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b02:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008b06:	e7f7      	b.n	8008af8 <memmove+0x24>

08008b08 <_fstat_r>:
 8008b08:	b538      	push	{r3, r4, r5, lr}
 8008b0a:	4d07      	ldr	r5, [pc, #28]	@ (8008b28 <_fstat_r+0x20>)
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	4604      	mov	r4, r0
 8008b10:	4608      	mov	r0, r1
 8008b12:	4611      	mov	r1, r2
 8008b14:	602b      	str	r3, [r5, #0]
 8008b16:	f7f8 f9b2 	bl	8000e7e <_fstat>
 8008b1a:	1c43      	adds	r3, r0, #1
 8008b1c:	d102      	bne.n	8008b24 <_fstat_r+0x1c>
 8008b1e:	682b      	ldr	r3, [r5, #0]
 8008b20:	b103      	cbz	r3, 8008b24 <_fstat_r+0x1c>
 8008b22:	6023      	str	r3, [r4, #0]
 8008b24:	bd38      	pop	{r3, r4, r5, pc}
 8008b26:	bf00      	nop
 8008b28:	2000097c 	.word	0x2000097c

08008b2c <_isatty_r>:
 8008b2c:	b538      	push	{r3, r4, r5, lr}
 8008b2e:	4d06      	ldr	r5, [pc, #24]	@ (8008b48 <_isatty_r+0x1c>)
 8008b30:	2300      	movs	r3, #0
 8008b32:	4604      	mov	r4, r0
 8008b34:	4608      	mov	r0, r1
 8008b36:	602b      	str	r3, [r5, #0]
 8008b38:	f7f8 f9b1 	bl	8000e9e <_isatty>
 8008b3c:	1c43      	adds	r3, r0, #1
 8008b3e:	d102      	bne.n	8008b46 <_isatty_r+0x1a>
 8008b40:	682b      	ldr	r3, [r5, #0]
 8008b42:	b103      	cbz	r3, 8008b46 <_isatty_r+0x1a>
 8008b44:	6023      	str	r3, [r4, #0]
 8008b46:	bd38      	pop	{r3, r4, r5, pc}
 8008b48:	2000097c 	.word	0x2000097c

08008b4c <memcpy>:
 8008b4c:	440a      	add	r2, r1
 8008b4e:	4291      	cmp	r1, r2
 8008b50:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b54:	d100      	bne.n	8008b58 <memcpy+0xc>
 8008b56:	4770      	bx	lr
 8008b58:	b510      	push	{r4, lr}
 8008b5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b62:	4291      	cmp	r1, r2
 8008b64:	d1f9      	bne.n	8008b5a <memcpy+0xe>
 8008b66:	bd10      	pop	{r4, pc}

08008b68 <_realloc_r>:
 8008b68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b6c:	4607      	mov	r7, r0
 8008b6e:	4614      	mov	r4, r2
 8008b70:	460d      	mov	r5, r1
 8008b72:	b921      	cbnz	r1, 8008b7e <_realloc_r+0x16>
 8008b74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b78:	4611      	mov	r1, r2
 8008b7a:	f7fe becd 	b.w	8007918 <_malloc_r>
 8008b7e:	b92a      	cbnz	r2, 8008b8c <_realloc_r+0x24>
 8008b80:	f7ff fa2a 	bl	8007fd8 <_free_r>
 8008b84:	4625      	mov	r5, r4
 8008b86:	4628      	mov	r0, r5
 8008b88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b8c:	f000 f81a 	bl	8008bc4 <_malloc_usable_size_r>
 8008b90:	4284      	cmp	r4, r0
 8008b92:	4606      	mov	r6, r0
 8008b94:	d802      	bhi.n	8008b9c <_realloc_r+0x34>
 8008b96:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008b9a:	d8f4      	bhi.n	8008b86 <_realloc_r+0x1e>
 8008b9c:	4621      	mov	r1, r4
 8008b9e:	4638      	mov	r0, r7
 8008ba0:	f7fe feba 	bl	8007918 <_malloc_r>
 8008ba4:	4680      	mov	r8, r0
 8008ba6:	b908      	cbnz	r0, 8008bac <_realloc_r+0x44>
 8008ba8:	4645      	mov	r5, r8
 8008baa:	e7ec      	b.n	8008b86 <_realloc_r+0x1e>
 8008bac:	42b4      	cmp	r4, r6
 8008bae:	4622      	mov	r2, r4
 8008bb0:	4629      	mov	r1, r5
 8008bb2:	bf28      	it	cs
 8008bb4:	4632      	movcs	r2, r6
 8008bb6:	f7ff ffc9 	bl	8008b4c <memcpy>
 8008bba:	4629      	mov	r1, r5
 8008bbc:	4638      	mov	r0, r7
 8008bbe:	f7ff fa0b 	bl	8007fd8 <_free_r>
 8008bc2:	e7f1      	b.n	8008ba8 <_realloc_r+0x40>

08008bc4 <_malloc_usable_size_r>:
 8008bc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008bc8:	1f18      	subs	r0, r3, #4
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	bfbc      	itt	lt
 8008bce:	580b      	ldrlt	r3, [r1, r0]
 8008bd0:	18c0      	addlt	r0, r0, r3
 8008bd2:	4770      	bx	lr

08008bd4 <_init>:
 8008bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008bd6:	bf00      	nop
 8008bd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008bda:	bc08      	pop	{r3}
 8008bdc:	469e      	mov	lr, r3
 8008bde:	4770      	bx	lr

08008be0 <_fini>:
 8008be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008be2:	bf00      	nop
 8008be4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008be6:	bc08      	pop	{r3}
 8008be8:	469e      	mov	lr, r3
 8008bea:	4770      	bx	lr
