
---------- Begin Simulation Statistics ----------
host_inst_rate                                 193844                       # Simulator instruction rate (inst/s)
host_mem_usage                                 398160                       # Number of bytes of host memory used
host_seconds                                   103.18                       # Real time elapsed on the host
host_tick_rate                              506366850                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.052245                       # Number of seconds simulated
sim_ticks                                 52244820500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7236582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 51914.661518                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 49263.562419                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6157485                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    56020955500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.149117                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1079097                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            485286                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  29253196000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082057                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593810                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 69379.959841                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 66017.474529                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                843352                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   27856539536                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.322532                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              401507                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           153103                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  16399004743                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 49094.352989                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.602654                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           88980                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4368415529                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8481441                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 56650.863456                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 54204.989163                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7000837                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     83877495036                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.174570                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1480604                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             638389                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  45652200743                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099301                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842214                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997505                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.445326                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8481441                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 56650.863456                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 54204.989163                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7000837                       # number of overall hits
system.cpu.dcache.overall_miss_latency    83877495036                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.174570                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1480604                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            638389                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  45652200743                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099301                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842214                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592798                       # number of replacements
system.cpu.dcache.sampled_refs                 593822                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.445326                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7483733                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501334575000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13122900                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 51748.550725                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 49224.165342                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13122210                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       35706500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  690                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                59                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     30962000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             629                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 40562.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20795.895404                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       324500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13122900                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 51748.550725                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 49224.165342                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13122210                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        35706500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000053                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   690                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 59                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     30962000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              629                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.711834                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            364.459067                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13122900                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 51748.550725                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 49224.165342                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13122210                       # number of overall hits
system.cpu.icache.overall_miss_latency       35706500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000053                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  690                       # number of overall misses
system.cpu.icache.overall_mshr_hits                59                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     30962000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.sampled_refs                    631                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                364.459067                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13122210                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           550292600000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 45388.736715                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     12068275039                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                265887                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     82777.777778                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 67444.444444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                            2                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               745000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.818182                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                          9                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          607000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.818182                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                     9                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594442                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       72025.430689                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  60005.679516                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         230374                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            26222154500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.612453                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       364068                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     30938                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       19989512000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.560403                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  333127                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    64983.800172                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 49404.515602                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         16141521076                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    12271735844                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.799262                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594453                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        72025.696487                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   60005.880481                       # average overall mshr miss latency
system.l2.demand_hits                          230376                       # number of demand (read+write) hits
system.l2.demand_miss_latency             26222899500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.612457                       # miss rate for demand accesses
system.l2.demand_misses                        364077                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      30938                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        19990119000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.560408                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   333136                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.357869                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.316947                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5863.323660                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5192.855268                       # Average occupied blocks per context
system.l2.overall_accesses                     594453                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       72025.696487                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  53517.801552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         230376                       # number of overall hits
system.l2.overall_miss_latency            26222899500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.612457                       # miss rate for overall accesses
system.l2.overall_misses                       364077                       # number of overall misses
system.l2.overall_mshr_hits                     30938                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       32058394039                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.007688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  599023                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.865556                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        230140                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       317060                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           266069                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        50991                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         582635                       # number of replacements
system.l2.sampled_refs                         599019                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11056.178928                       # Cycle average of tags in use
system.l2.total_refs                           478773                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   551348765000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 83372955                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         104115                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       151969                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        12655                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       201286                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         213260                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              4                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       723521                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17785659                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.564488                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.812284                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     15746072     88.53%     88.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       260559      1.46%     90.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       256729      1.44%     91.44% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       275569      1.55%     92.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       207847      1.17%     94.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       137541      0.77%     94.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       112936      0.63%     95.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        64885      0.36%     95.93% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       723521      4.07%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17785659                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        12652                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8449888                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.111667                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.111667                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      7416265                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        11967                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     30470323                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      6193901                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4107091                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1405735                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        68401                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6682488                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6651561                       # DTB hits
system.switch_cpus_1.dtb.data_misses            30927                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6009980                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            5979077                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            30903                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        672508                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            672484                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              24                       # DTB write misses
system.switch_cpus_1.fetch.Branches            213260                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3102769                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7313093                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       277767                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             30736063                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        829176                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.010099                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3102769                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       104119                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.455534                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19191394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.601554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.120030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       14981077     78.06%     78.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          77195      0.40%     78.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         109685      0.57%     79.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          95684      0.50%     79.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         110899      0.58%     80.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         100111      0.52%     80.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         202359      1.05%     81.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         120931      0.63%     82.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3393453     17.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19191394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               1925291                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         159806                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               41593                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.653644                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6798491                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           672508                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6486216                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11384742                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.843313                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5469912                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.539135                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11417793                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18249                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       4235732                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7370095                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2988889                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       924738                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18566355                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6125983                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1764483                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13802798                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        55404                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2013                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1405735                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       116850                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2374334                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1972                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1667                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3772123                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       369734                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1667                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         9366                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         8883                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.473559                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.473559                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       765506      4.92%      4.92% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8173      0.05%      4.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      4.97% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4500902     28.91%     33.88% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.88% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.88% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3094004     19.88%     53.76% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.76% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.76% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6490194     41.69%     95.45% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       708504      4.55%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15567283                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       132898                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.008537                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           16      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          251      0.19%      0.20% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.20% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        52842     39.76%     39.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     39.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     39.96% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        77934     58.64%     98.60% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         1855      1.40%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19191394                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.811160                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.444814                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12625499     65.79%     65.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2399516     12.50%     78.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1846078      9.62%     87.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1098833      5.73%     93.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       542250      2.83%     96.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       298309      1.55%     98.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       217335      1.13%     99.15% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        94035      0.49%     99.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        69539      0.36%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19191394                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.737203                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18524762                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15567283                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8522760                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1415519                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7822212                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3102781                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3102769                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       369578                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       104169                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7370095                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       924738                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               21116685                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      6309018                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        98335                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6702641                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1095043                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        23771                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     42844780                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27320250                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     25604266                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3643420                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1405735                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1130579                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16410792                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      3196468                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 40590                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
