# ğŸ§© Sudoku Solver in Verilog

> **Hardware meets Sudoku!** A complete digital logic implementation that solves 9x9 Sudoku puzzles using backtracking algorithm in pure Verilog HDL.
## ğŸš€ What's Inside
- [âœ¨ Features](#-features)
- [ğŸ—ï¸ Architecture](#ï¸-architecture)
- [ğŸ“ File Structure](#-file-structure)
- [âš™ï¸ Getting Started](#ï¸-getting-started)
- [ğŸ”¬ Simulation](#-simulation)
- [ğŸ¯ Usage](#-usage)
- [ğŸ§  Algorithm](#-algorithm)

## âœ¨ Features

- ğŸ¯ Complete 9x9 Sudoku solving
- âš¡ Hardware-based constraint checking  
- ğŸ’¾ Memory-efficient board storage
- ğŸ§± Modular design architecture
- ğŸ§ª Comprehensive testbenches
- ğŸ”„ Backtracking algorithm in hardware

## ğŸ—ï¸ Architecture

Three main modules working in harmony:

```
ğŸ® Sudoku Controller  â—„â”€â”€â–º ğŸ’¾ Board Memory  â—„â”€â”€â–º âœ… Constraint Checker
```

## ğŸ“ File Structure

```
ğŸ“¦ ardhish2210-sudoku-solver-verilog/
â”œâ”€â”€ ğŸ“„ README.md
â”œâ”€â”€ ğŸ’» Main Code/
â”‚   â”œâ”€â”€ ğŸ’¾ board_memory.v              # Grid storage
â”‚   â”œâ”€â”€ ğŸ§ª board_memory_tb.v           # Memory testbench
â”‚   â”œâ”€â”€ âœ… constraint_checker.v        # Rule validation
â”‚   â”œâ”€â”€ ğŸ§ª constraint_checker_tb.v     # Checker testbench
â”‚   â”œâ”€â”€ ğŸ® sudoku_controller.v         # Main solver logic
â”‚   â””â”€â”€ ğŸ§ª sudoku_controller_tb.v      # Controller testbench
â””â”€â”€ ğŸ“Š System generated code files/
    â””â”€â”€ ğŸ“ˆ constrain_checker.vcd       # Simulation waveforms
```

## âš™ï¸ Getting Started

**Quick Setup:**
1. Clone the repo and dive in!
2. Navigate to `Main Code/` directory
3. Run simulations with your favorite Verilog simulator

## ğŸ”¬ Simulation

**Test Individual Modules:**

```bash
# ğŸ’¾ Board Memory
iverilog -o board_test board_memory.v board_memory_tb.v && ./board_test

# âœ… Constraint Checker  
iverilog -o constraint_test constraint_checker.v constraint_checker_tb.v && ./constraint_test

# ğŸ® Full System
iverilog -o sudoku_test *.v && ./sudoku_test
```

**View Waveforms:** `gtkwave constrain_checker.vcd` ğŸ“Š

## ğŸ¯ Usage

**Input:** 9x9 grid where `0` = empty cell, `1-9` = filled cell

**Example Puzzle:**
```
5 3 0 | 0 7 0 | 0 0 0
6 0 0 | 1 9 5 | 0 0 0  
0 9 8 | 0 0 0 | 0 6 0
------+-------+------
8 0 0 | 0 6 0 | 0 0 3
4 0 0 | 8 0 3 | 0 0 1
7 0 0 | 0 2 0 | 0 0 6
------+-------+------
0 6 0 | 0 0 0 | 2 8 0
0 0 0 | 4 1 9 | 0 0 5
0 0 0 | 0 8 0 | 0 7 9
```

## ğŸ§  Algorithm

**Smart Backtracking in Hardware:**
1. ğŸ” Find empty cell
2. ğŸ² Try values 1-9  
3. âœ… Check constraints
4. ğŸ”„ Recurse or backtrack
5. ğŸ‰ Solution found!

## ğŸ¨ What Makes It Special

- **Pure Hardware Logic** - No software, just digital circuits!
- **Modular Design** - Clean, testable, maintainable code
- **Complete Testing** - Every module thoroughly verified
- **Educational Value** - Perfect for learning HDL design

## ğŸš€ Future Ideas

- ğŸ”¥ Advanced solving algorithms
- ğŸ“Š Puzzle difficulty analyzer  
- ğŸ¯ Multiple solution detection
- âš¡ Performance optimizations

## ğŸ¤ Contributing

Love hardware design? Jump in!
1. Fork it ğŸ´
2. Create your feature branch
3. Commit your changes  
4. Push and create a Pull Request

---

**Created by:** [Ardhish](https://github.com/ardhish2210) ğŸ’»

*Where algorithms meet silicon! ğŸ”¥*
