#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sat Jun  2 11:31:04 2018
# Process ID: 10935
# Current directory: /home/udagawa/projects/FPGA/Vivado/UPDOWN_7SEG/UPDOWN_7SEG.runs/synth_1
# Command line: vivado -log UPDOWN_7SEG.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source UPDOWN_7SEG.tcl
# Log file: /home/udagawa/projects/FPGA/Vivado/UPDOWN_7SEG/UPDOWN_7SEG.runs/synth_1/UPDOWN_7SEG.vds
# Journal file: /home/udagawa/projects/FPGA/Vivado/UPDOWN_7SEG/UPDOWN_7SEG.runs/synth_1/vivado.jou
#-----------------------------------------------------------
CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/udagawa/.Xilinx/Vivado/2018.1/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source UPDOWN_7SEG.tcl -notrace
Command: synth_design -top UPDOWN_7SEG -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10945 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1264.609 ; gain = 81.895 ; free physical = 2270 ; free virtual = 12572
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UPDOWN_7SEG' [/home/udagawa/projects/FPGA/Vivado/UPDOWN_7SEG/UPDOWN_7SEG_2.v:1]
	Parameter SEC1_MAX bound to: 6000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'UPDOWN_7SEG' (1#1) [/home/udagawa/projects/FPGA/Vivado/UPDOWN_7SEG/UPDOWN_7SEG_2.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1309.219 ; gain = 126.504 ; free physical = 2283 ; free virtual = 12585
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1309.219 ; gain = 126.504 ; free physical = 2282 ; free virtual = 12584
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1309.219 ; gain = 126.504 ; free physical = 2282 ; free virtual = 12584
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/udagawa/projects/FPGA/Vivado/UPDOWN_7SEG/UPDOWN_7SEG.xdc]
Finished Parsing XDC File [/home/udagawa/projects/FPGA/Vivado/UPDOWN_7SEG/UPDOWN_7SEG.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/udagawa/projects/FPGA/Vivado/UPDOWN_7SEG/UPDOWN_7SEG.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UPDOWN_7SEG_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UPDOWN_7SEG_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1596.516 ; gain = 0.000 ; free physical = 2036 ; free virtual = 12340
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:43 ; elapsed = 00:01:16 . Memory (MB): peak = 1596.516 ; gain = 413.801 ; free physical = 2109 ; free virtual = 12414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:43 ; elapsed = 00:01:16 . Memory (MB): peak = 1596.516 ; gain = 413.801 ; free physical = 2109 ; free virtual = 12414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:01:16 . Memory (MB): peak = 1596.516 ; gain = 413.801 ; free physical = 2110 ; free virtual = 12415
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ENABLE" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:01:17 . Memory (MB): peak = 1596.516 ; gain = 413.801 ; free physical = 2100 ; free virtual = 12406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module UPDOWN_7SEG 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ENABLE" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design UPDOWN_7SEG has port SA[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:01:17 . Memory (MB): peak = 1596.516 ; gain = 413.801 ; free physical = 2088 ; free virtual = 12397
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:56 ; elapsed = 00:01:37 . Memory (MB): peak = 1596.516 ; gain = 413.801 ; free physical = 1966 ; free virtual = 12272
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:56 ; elapsed = 00:01:37 . Memory (MB): peak = 1604.523 ; gain = 421.809 ; free physical = 1964 ; free virtual = 12270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:56 ; elapsed = 00:01:37 . Memory (MB): peak = 1604.523 ; gain = 421.809 ; free physical = 1966 ; free virtual = 12271
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:38 . Memory (MB): peak = 1604.523 ; gain = 421.809 ; free physical = 1966 ; free virtual = 12271
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:38 . Memory (MB): peak = 1604.523 ; gain = 421.809 ; free physical = 1966 ; free virtual = 12271
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:38 . Memory (MB): peak = 1604.523 ; gain = 421.809 ; free physical = 1966 ; free virtual = 12271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:38 . Memory (MB): peak = 1604.523 ; gain = 421.809 ; free physical = 1966 ; free virtual = 12271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:38 . Memory (MB): peak = 1604.523 ; gain = 421.809 ; free physical = 1966 ; free virtual = 12271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:57 ; elapsed = 00:01:38 . Memory (MB): peak = 1604.523 ; gain = 421.809 ; free physical = 1966 ; free virtual = 12271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     5|
|4     |LUT2   |    24|
|5     |LUT3   |     1|
|6     |LUT4   |    12|
|7     |LUT5   |     3|
|8     |LUT6   |     1|
|9     |FDCE   |    27|
|10    |IBUF   |     3|
|11    |OBUF   |     9|
|12    |OBUFT  |     3|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    95|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:57 ; elapsed = 00:01:38 . Memory (MB): peak = 1604.523 ; gain = 421.809 ; free physical = 1966 ; free virtual = 12271
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:55 . Memory (MB): peak = 1604.523 ; gain = 134.512 ; free physical = 2019 ; free virtual = 12325
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:39 . Memory (MB): peak = 1604.531 ; gain = 421.809 ; free physical = 2024 ; free virtual = 12330
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:01 ; elapsed = 00:01:42 . Memory (MB): peak = 1604.531 ; gain = 427.648 ; free physical = 2016 ; free virtual = 12322
INFO: [Common 17-1381] The checkpoint '/home/udagawa/projects/FPGA/Vivado/UPDOWN_7SEG/UPDOWN_7SEG.runs/synth_1/UPDOWN_7SEG.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UPDOWN_7SEG_utilization_synth.rpt -pb UPDOWN_7SEG_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1628.535 ; gain = 0.000 ; free physical = 2016 ; free virtual = 12322
INFO: [Common 17-206] Exiting Vivado at Sat Jun  2 11:33:00 2018...
