#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Jul 26 00:46:04 2017
# Process ID: 37176
# Current directory: C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent37212 C:\Users\Roy\Desktop\Proj Local\FPGA-part-time\PCIE_simulation\dma_performance_demo\pcie_7x_0_example\pcie_7x_0_example.xpr
# Log file: C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/vivado.log
# Journal file: C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -part xc7k70tfbv676-1 {C:/Users/Roy/Desktop/Proj Local/FPGA-part-time/PCIE_simulation/dma_performance_demo/pcie_7x_0_example/pcie_7x_0_example.xpr}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
source board.tcl
restart
run all
