#!/bin/sh

### Simple helper script to run a verilog file using verilator and generate
### VCD dumps. Used by our testing framework. Should probably *not* be used
### in production designs.

# -e: fail on first error.
# -u: fail on unset variables.
# -f: disable filename globbing.
set -euf

filename="$1"

# Create a temporary folder to store objects generated from verilator.
tmp="$(mktemp -d)"

if [ "$filename" = "-" ]; then
    filename="$tmp"/source
    cat <&0 > $filename
fi

# name for resulting vcd file
stem=$(basename "${filename%.*}")

cp sim/testbench.cpp "$tmp"/

# Generate required objects for verilator run.
verilator -cc --trace "$filename" \
  --exe testbench.cpp --top-module main --Mdir "$tmp"

# Generate and execute verilator C harness.
make -j -C "$tmp" -f Vmain.mk Vmain 1>&2

# run generated C++ and print output vcd to stdout
"$tmp"/Vmain "$tmp"/output.vcd 1>&2
cat "$tmp"/output.vcd

# Clean up temporary folder.
rm -rf "$tmp"
