
*** Running vivado
    with args -log zedboard_base_axi_smc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zedboard_base_axi_smc_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zedboard_base_axi_smc_0.tcl -notrace
Command: synth_design -top zedboard_base_axi_smc_0 -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-86] Your Synthesis license expires in 15 day(s)
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23723 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1683.594 ; gain = 0.000 ; free physical = 1113 ; free virtual = 12119
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zedboard_base_axi_smc_0' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/synth/zedboard_base_axi_smc_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_777a' [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/synth/bd_777a.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_777a' (1#1) [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/bd_0/synth/bd_777a.v:10]
INFO: [Synth 8-6155] done synthesizing module 'zedboard_base_axi_smc_0' (2#1) [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/synth/zedboard_base_axi_smc_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1683.594 ; gain = 0.000 ; free physical = 2685 ; free virtual = 13686
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1683.594 ; gain = 0.000 ; free physical = 2686 ; free virtual = 13686
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1683.594 ; gain = 0.000 ; free physical = 2686 ; free virtual = 13686
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.srcs/sources_1/bd/zedboard_base/ip/zedboard_base_axi_smc_0/ooc.xdc] for cell 'inst'
Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.runs/zedboard_base_axi_smc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.runs/zedboard_base_axi_smc_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2351.031 ; gain = 0.000 ; free physical = 1476 ; free virtual = 12484
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2351.031 ; gain = 667.438 ; free physical = 1499 ; free virtual = 12507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2351.031 ; gain = 667.438 ; free physical = 1499 ; free virtual = 12507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.runs/zedboard_base_axi_smc_0_synth_1/dont_touch.xdc, line 12).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2351.031 ; gain = 667.438 ; free physical = 1499 ; free virtual = 12507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:52 . Memory (MB): peak = 2351.031 ; gain = 667.438 ; free physical = 1499 ; free virtual = 12508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 2351.031 ; gain = 667.438 ; free physical = 1482 ; free virtual = 12492
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:07 ; elapsed = 00:02:30 . Memory (MB): peak = 2592.711 ; gain = 909.117 ; free physical = 122 ; free virtual = 10785
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:07 ; elapsed = 00:02:30 . Memory (MB): peak = 2592.711 ; gain = 909.117 ; free physical = 122 ; free virtual = 10785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:07 ; elapsed = 00:02:30 . Memory (MB): peak = 2592.711 ; gain = 909.117 ; free physical = 122 ; free virtual = 10785
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:02:31 . Memory (MB): peak = 2592.711 ; gain = 909.117 ; free physical = 120 ; free virtual = 10783
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:02:31 . Memory (MB): peak = 2592.711 ; gain = 909.117 ; free physical = 120 ; free virtual = 10783
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:02:31 . Memory (MB): peak = 2592.711 ; gain = 909.117 ; free physical = 120 ; free virtual = 10783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:02:31 . Memory (MB): peak = 2592.711 ; gain = 909.117 ; free physical = 120 ; free virtual = 10783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:02:31 . Memory (MB): peak = 2592.711 ; gain = 909.117 ; free physical = 120 ; free virtual = 10783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:02:31 . Memory (MB): peak = 2592.711 ; gain = 909.117 ; free physical = 120 ; free virtual = 10783
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |bd_777a       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |bd_777a |     1|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    90|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:02:31 . Memory (MB): peak = 2592.711 ; gain = 909.117 ; free physical = 120 ; free virtual = 10783
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:49 . Memory (MB): peak = 2593.711 ; gain = 242.680 ; free physical = 156 ; free virtual = 10819
Synthesis Optimization Complete : Time (s): cpu = 00:01:09 ; elapsed = 00:02:31 . Memory (MB): peak = 2593.719 ; gain = 910.117 ; free physical = 156 ; free virtual = 10819
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:12 ; elapsed = 00:02:33 . Memory (MB): peak = 2634.758 ; gain = 959.168 ; free physical = 261 ; free virtual = 10700
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/guan/Xilinx/Project/HLS_DDR/HLS_DDR.runs/zedboard_base_axi_smc_0_synth_1/zedboard_base_axi_smc_0.dcp' has been generated.
