
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001240                       # Number of seconds simulated
sim_ticks                                  1239618500                       # Number of ticks simulated
final_tick                               4807093614500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               69746701                       # Simulator instruction rate (inst/s)
host_op_rate                                163063596                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               59106246                       # Simulator tick rate (ticks/s)
host_mem_usage                                1545852                       # Number of bytes of host memory used
host_seconds                                    20.97                       # Real time elapsed on the host
sim_insts                                  1462774575                       # Number of instructions simulated
sim_ops                                    3419882966                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        16176                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          528                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           32896                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           40128                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total              89728                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        32896                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         32896                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        34496                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           34496                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         2022                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           66                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              514                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              627                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                3229                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           539                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                539                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13049176                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       425937                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           26537197                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           32371250                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              72383560                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      26537197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         26537197                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        27827916                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             27827916                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        27827916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13049176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       425937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          26537197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          32371250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total            100211476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        3229                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        539                       # Number of write requests accepted
system.mem_cntrl.readBursts                      3229                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      539                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 206464                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   34048                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                   89728                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                34496                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                52                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                61                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                18                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                20                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               297                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               312                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6               826                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               170                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8               669                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               165                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              148                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11               62                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               52                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               61                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              188                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15              125                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                26                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                33                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                 6                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                10                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                 9                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                39                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                54                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                11                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                40                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                62                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               30                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               25                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               12                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               38                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               58                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               79                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1239659500                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  2088                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1141                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  539                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    2989                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     209                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      21                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                     10                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     28                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     33                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     36                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     32                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1097                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    219.186873                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   138.402048                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   254.844440                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          500     45.58%     45.58% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          304     27.71%     73.29% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383           96      8.75%     82.04% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           62      5.65%     87.69% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           30      2.73%     90.43% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           19      1.73%     92.16% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           22      2.01%     94.17% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023            9      0.82%     94.99% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           55      5.01%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1097                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           32                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean      94.093750                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     65.392018                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev     94.006986                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             7     21.88%     21.88% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             6     18.75%     40.62% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             4     12.50%     53.12% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             4     12.50%     65.62% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::80-95             2      6.25%     71.88% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            2      6.25%     78.12% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            1      3.12%     81.25% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            1      3.12%     84.38% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-239            1      3.12%     87.50% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::256-271            3      9.38%     96.88% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::400-415            1      3.12%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            32                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           32                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.625000                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.599888                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.941858                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               22     68.75%     68.75% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18               10     31.25%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            32                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     66328500                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               126816000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   16130000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     20560.60                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                39310.60                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       166.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        27.47                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     72.38                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     27.83                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.52                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.30                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      24.43                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     2387                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     272                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 73.99                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                50.46                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     328996.68                       # Average gap between requests
system.mem_cntrl.pageHitRate                    70.62                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  4141200                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  2189715                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                12537840                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                 981360                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         92196000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             55423950                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              3161760                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       302677410                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       108569280                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         46791120                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              628669635                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            507.147671                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1109390000                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      4200000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      39078000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    165052000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    282735500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT      86430250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN    663830500                       # Time in different power states
system.mem_cntrl_1.actEnergy                  3727080                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  1973400                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                10538640                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                1795680                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         87893520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             46279440                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              3343680                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       284858070                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       105372000                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         64906500                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              610688010                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            492.641897                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1129604250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      4686000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      37270000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    235928500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    274399250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      68039500                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    619537000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  451546                       # Number of BP lookups
system.cpu.branchPred.condPredicted            451546                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             52889                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               377420                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   44886                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              10652                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.287129                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          377420                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             101477                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           275943                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        37462                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      361592                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      225866                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          9267                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1813                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      284196                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1491                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      2519926500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2479237                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             578108                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2045609                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      451546                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             146363                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1601247                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  114684                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      51804                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 1578                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         37267                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    278200                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 20584                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                     788                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            2327375                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.732019                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.090556                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1683379     72.33%     72.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    57770      2.48%     74.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    30812      1.32%     76.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    37478      1.61%     77.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    36893      1.59%     79.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    33519      1.44%     80.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    32839      1.41%     82.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    30451      1.31%     83.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   384234     16.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2327375                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.182131                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.825096                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   544104                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1196523                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    461776                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 67630                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  57342                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3611085                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  57342                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   587933                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  545624                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         365566                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    481408                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                289502                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3379278                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3638                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  25643                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  21286                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 223527                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             3716687                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8470779                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5208033                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             13100                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1981472                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1735215                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              14431                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          14462                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    282190                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               441223                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              277564                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             32426                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            31601                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    2990185                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               16916                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2580655                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             20841                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1235009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1803968                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           5235                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2327375                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.108826                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.990449                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1568082     67.38%     67.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              193050      8.29%     75.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              129158      5.55%     81.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              104197      4.48%     85.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               95720      4.11%     89.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               86774      3.73%     93.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               78404      3.37%     96.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               46396      1.99%     98.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               25594      1.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2327375                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   26467     67.72%     67.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     67.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     67.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    61      0.16%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     67.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   8884     22.73%     90.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3629      9.29%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                21      0.05%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               21      0.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             35282      1.37%      1.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1918935     74.36%     75.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1454      0.06%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1796      0.07%     75.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                3224      0.12%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   4      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               381105     14.77%     90.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              237170      9.19%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1573      0.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            112      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2580655                       # Type of FU issued
system.cpu.iq.rate                           1.040907                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       39083                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015145                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            7538087                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4230806                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2410164                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               10522                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              12514                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4364                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2579269                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    5187                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            31705                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       182117                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          656                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1248                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        87611                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1422                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2231                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  57342                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  294596                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                130655                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3007101                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              5134                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                441223                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               277564                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              15418                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1218                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                128994                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1248                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          16130                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        54941                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                71071                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2461353                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                352274                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            108339                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       576346                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   245000                       # Number of branches executed
system.cpu.iew.exec_stores                     224072                       # Number of stores executed
system.cpu.iew.exec_rate                     0.992786                       # Inst execution rate
system.cpu.iew.wb_sent                        2432180                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2414528                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1592845                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2555623                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.973900                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.623271                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1233798                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11681                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             54807                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2124029                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.834307                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.921955                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1591462     74.93%     74.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       189403      8.92%     83.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        76869      3.62%     87.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        78623      3.70%     91.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        44271      2.08%     93.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        27756      1.31%     94.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17785      0.84%     95.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12372      0.58%     95.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        85488      4.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2124029                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               945905                       # Number of instructions committed
system.cpu.commit.committedOps                1772092                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         449059                       # Number of memory references committed
system.cpu.commit.loads                        259106                       # Number of loads committed
system.cpu.commit.membars                        1130                       # Number of memory barriers committed
system.cpu.commit.branches                     190203                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2404                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1754358                       # Number of committed integer instructions.
system.cpu.commit.function_calls                19903                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        14748      0.83%      0.83% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1303546     73.56%     74.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1269      0.07%     74.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1648      0.09%     74.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1822      0.10%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          258652     14.60%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         189953     10.72%     99.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          454      0.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1772092                       # Class of committed instruction
system.cpu.commit.bw_lim_events                 85488                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5038880                       # The number of ROB reads
system.cpu.rob.rob_writes                     6219145                       # The number of ROB writes
system.cpu.timesIdled                            7414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          151862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      945905                       # Number of Instructions Simulated
system.cpu.committedOps                       1772092                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.621021                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.621021                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.381531                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.381531                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3629865                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1927166                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      6926                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3669                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1103877                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   715287                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1114369                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  13091                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             21365                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              446440                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             21365                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.895858                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          715                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1034267                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1034267                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       289625                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          289625                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       180972                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         180972                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          548                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           548                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        470597                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           470597                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       471145                       # number of overall hits
system.cpu.dcache.overall_hits::total          471145                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        23444                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         23444                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         8925                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         8925                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         2937                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2937                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        32369                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          32369                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        35306                       # number of overall misses
system.cpu.dcache.overall_misses::total         35306                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    295667000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    295667000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    154498479                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    154498479                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    450165479                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    450165479                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    450165479                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    450165479                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       313069                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       313069                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       189897                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       189897                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         3485                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3485                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       502966                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       502966                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       506451                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       506451                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.074884                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.074884                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.046999                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.046999                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.842755                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.842755                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.064356                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.064356                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.069713                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.069713                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12611.627709                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12611.627709                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17310.753950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17310.753950                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13907.302635                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13907.302635                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12750.395938                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12750.395938                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3982                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               340                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.711765                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        17625                       # number of writebacks
system.cpu.dcache.writebacks::total             17625                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        13276                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13276                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data           81                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           81                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        13357                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13357                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        13357                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13357                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        10168                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10168                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         8844                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         8844                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         2937                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         2937                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        19012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        19012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        21949                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        21949                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          353                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          353                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          131                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          131                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    142029000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    142029000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    144627479                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    144627479                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     37393500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     37393500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    286656479                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    286656479                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    324049979                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    324049979                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     81366500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     81366500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     81366500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     81366500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032478                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032478                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.046573                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046573                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.842755                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.842755                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.037800                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.037800                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043339                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043339                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13968.233674                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13968.233674                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16353.174921                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16353.174921                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12731.869254                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12731.869254                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15077.660372                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15077.660372                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14763.769602                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14763.769602                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168112.603306                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168112.603306                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             20410                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.706733                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              255712                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             20410                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.528760                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.706733                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999427                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999427                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          293                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            576836                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           576836                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       255242                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          255242                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        255242                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           255242                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       255242                       # number of overall hits
system.cpu.icache.overall_hits::total          255242                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        22958                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         22958                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        22958                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          22958                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        22958                       # number of overall misses
system.cpu.icache.overall_misses::total         22958                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    329847000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    329847000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    329847000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    329847000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    329847000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    329847000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       278200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       278200                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       278200                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       278200                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       278200                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       278200                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.082523                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.082523                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.082523                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.082523                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.082523                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.082523                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14367.410053                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14367.410053                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14367.410053                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14367.410053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14367.410053                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14367.410053                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          189                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    13.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          327                       # number of writebacks
system.cpu.icache.writebacks::total               327                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         2522                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2522                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         2522                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2522                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         2522                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2522                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        20436                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        20436                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        20436                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        20436                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        20436                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        20436                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    284321500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    284321500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    284321500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    284321500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    284321500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    284321500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.073458                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.073458                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.073458                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.073458                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.073458                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.073458                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13912.776473                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13912.776473                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13912.776473                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13912.776473                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13912.776473                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13912.776473                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  353                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 353                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 123                       # Transaction distribution
system.iobus.trans_dist::WriteResp                123                       # Transaction distribution
system.iobus.trans_dist::MessageReq               119                       # Transaction distribution
system.iobus.trans_dist::MessageResp              119                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               119000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              299500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              414500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               59500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests          84160                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        42327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          519                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            14824                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        14781                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops           43                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                22221                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               40476                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 131                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                131                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         18491                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             24374                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               584                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              584                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               8261                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              8261                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          33540                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        61241                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        72812                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  134053                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      1326208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      2548468                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3874676                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             29584                       # Total snoops (count)
system.l2bus.snoopTraffic                       89848                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              65827                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.233643                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.424692                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    50490     76.70%     76.70% # Request fanout histogram
system.l2bus.snoop_fanout::1                    15294     23.23%     99.93% # Request fanout histogram
system.l2bus.snoop_fanout::2                       43      0.07%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                65827                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             60339500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.9                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            6583000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            30682443                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.5                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            32765485                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.6                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1090                       # number of replacements
system.l2cache.tags.tagsinuse            32397.423613                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  11702                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1090                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                10.735780                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9501.260593                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22886.163020                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.289955                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.698430                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.988691                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32407                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          621                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         5717                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        26054                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.988983                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               673613                       # Number of tag accesses
system.l2cache.tags.data_accesses              673613                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        17952                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        17952                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           28                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              28                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data          7739                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             7739                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        19881                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        12908                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        32789                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            19881                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            20647                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               40528                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           19881                       # number of overall hits
system.l2cache.overall_hits::cpu.data           20647                       # number of overall hits
system.l2cache.overall_hits::total              40528                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          555                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           555                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          522                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            522                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          514                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          195                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          709                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            514                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            717                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1231                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           514                       # number of overall misses
system.l2cache.overall_misses::cpu.data           717                       # number of overall misses
system.l2cache.overall_misses::total             1231                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     13600000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     13600000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     35977500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     35977500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     44421000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     22555500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     66976500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     44421000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     58533000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    102954000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     44421000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     58533000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    102954000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        17952                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        17952                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          583                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          583                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data         8261                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         8261                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        20395                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        13103                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        33498                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        20395                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        21364                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           41759                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        20395                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        21364                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          41759                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.951973                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.951973                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.063188                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.063188                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.025202                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.014882                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.021165                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.025202                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.033561                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.029479                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.025202                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.033561                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.029479                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24504.504505                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24504.504505                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 68922.413793                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68922.413793                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 86422.178988                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 115669.230769                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 94466.149506                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 86422.178988                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 81635.983264                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 83634.443542                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 86422.178988                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 81635.983264                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 83634.443542                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             539                       # number of writebacks
system.l2cache.writebacks::total                  539                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          555                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          555                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          522                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          522                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          514                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          195                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          709                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          514                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          717                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1231                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          514                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          717                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1231                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          353                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          353                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          131                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          131                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          484                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          484                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data      8050000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total      8050000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     30757500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     30757500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     39281000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     20605500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     59886500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     39281000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     51363000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     90644000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     39281000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     51363000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     90644000                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     77130500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     77130500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     77130500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     77130500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.951973                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.951973                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.063188                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.063188                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.025202                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.014882                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.021165                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.025202                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.033561                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.029479                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.025202                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.033561                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.029479                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14504.504505                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14504.504505                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58922.413793                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58922.413793                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 76422.178988                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 105669.230769                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84466.149506                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 76422.178988                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 71635.983264                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 73634.443542                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 76422.178988                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 71635.983264                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 73634.443542                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159360.537190                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159360.537190                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         24745                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        23604                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               24277                       # Transaction distribution
system.membus.trans_dist::ReadResp              24986                       # Transaction distribution
system.membus.trans_dist::WriteReq                131                       # Transaction distribution
system.membus.trans_dist::WriteResp               131                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          539                       # Transaction distribution
system.membus.trans_dist::CleanEvict              551                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              646                       # Transaction distribution
system.membus.trans_dist::ReadExReq               432                       # Transaction distribution
system.membus.trans_dist::ReadExResp              432                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           709                       # Transaction distribution
system.membus.trans_dist::MessageReq              119                       # Transaction distribution
system.membus.trans_dist::MessageResp             119                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         4018                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         4986                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         5710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         5710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        20302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        20302                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  31236                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       107520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       108028                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        16176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        16176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  125208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            21837                       # Total snoops (count)
system.membus.snoopTraffic                     174688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             26314                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.831041                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.374723                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4446     16.90%     16.90% # Request fanout histogram
system.membus.snoop_fanout::1                   21868     83.10%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               26314                       # Request fanout histogram
system.membus.reqLayer0.occupancy              299500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            14478000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              119000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              59500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            3481749                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer4.occupancy            5719619                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer5.occupancy           18724939                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.5                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4807093614500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001875                       # Number of seconds simulated
sim_ticks                                  1874575000                       # Number of ticks simulated
final_tick                               4807728571000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               45004518                       # Simulator instruction rate (inst/s)
host_op_rate                                105209644                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               57652230                       # Simulator tick rate (ticks/s)
host_mem_usage                                1568380                       # Number of bytes of host memory used
host_seconds                                    32.52                       # Real time elapsed on the host
sim_insts                                  1463329873                       # Number of instructions simulated
sim_ops                                    3420912582                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_cntrl.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.mem_cntrl.bytes_read::cpu.dtb.walker        25256                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.itb.walker          704                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.inst           34304                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::cpu.data           53440                       # Number of bytes read from this memory
system.mem_cntrl.bytes_read::total             113704                       # Number of bytes read from this memory
system.mem_cntrl.bytes_inst_read::cpu.inst        34304                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_inst_read::total         34304                       # Number of instructions bytes read from this memory
system.mem_cntrl.bytes_written::writebacks        40832                       # Number of bytes written to this memory
system.mem_cntrl.bytes_written::total           40832                       # Number of bytes written to this memory
system.mem_cntrl.num_reads::cpu.dtb.walker         3157                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.itb.walker           88                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.inst              536                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::cpu.data              835                       # Number of read requests responded to by this memory
system.mem_cntrl.num_reads::total                4616                       # Number of read requests responded to by this memory
system.mem_cntrl.num_writes::writebacks           638                       # Number of write requests responded to by this memory
system.mem_cntrl.num_writes::total                638                       # Number of write requests responded to by this memory
system.mem_cntrl.bw_read::cpu.dtb.walker     13472921                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.itb.walker       375552                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.inst           18299615                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::cpu.data           28507795                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_read::total              60655882                       # Total read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::cpu.inst      18299615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_inst_read::total         18299615                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::writebacks        21782004                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_write::total             21782004                       # Write bandwidth from this memory (bytes/s)
system.mem_cntrl.bw_total::writebacks        21782004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.dtb.walker     13472921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.itb.walker       375552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.inst          18299615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::cpu.data          28507795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.bw_total::total             82437886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_cntrl.readReqs                        4616                       # Number of read requests accepted
system.mem_cntrl.writeReqs                        638                       # Number of write requests accepted
system.mem_cntrl.readBursts                      4616                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_cntrl.writeBursts                      638                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_cntrl.bytesReadDRAM                 295040                       # Total number of bytes read from DRAM
system.mem_cntrl.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_cntrl.bytesWritten                   40448                       # Total number of bytes written to DRAM
system.mem_cntrl.bytesReadSys                  113704                       # Total read bytes from the system interface side
system.mem_cntrl.bytesWrittenSys                40832                       # Total written bytes from the system interface side
system.mem_cntrl.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_cntrl.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_cntrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_cntrl.perBankRdBursts::0                55                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::1                68                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::2                19                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::3                25                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::4               435                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::5               506                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::6              1252                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::7               286                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::8              1027                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::9               168                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::10              153                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::11               66                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::12               56                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::13               71                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::14              283                       # Per bank write bursts
system.mem_cntrl.perBankRdBursts::15              140                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::0                28                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::1                37                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::2                 8                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::3                12                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::4                10                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::5                60                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::6                59                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::7                15                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::8                52                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::9                64                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::10               32                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::11               26                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::12               13                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::13               42                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::14               86                       # Per bank write bursts
system.mem_cntrl.perBankWrBursts::15               88                       # Per bank write bursts
system.mem_cntrl.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_cntrl.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_cntrl.totGap                    1872651000                       # Total gap between requests
system.mem_cntrl.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::3                  3245                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_cntrl.readPktSize::6                  1371                       # Read request sizes (log2)
system.mem_cntrl.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_cntrl.writePktSize::6                  638                       # Write request sizes (log2)
system.mem_cntrl.rdQLenPdf::0                    4337                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::1                     241                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::2                      24                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::3                       6                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_cntrl.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::17                     34                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::18                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::19                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::20                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::21                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::22                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::23                     38                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::24                     38                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::25                     38                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::26                     39                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::27                     38                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::28                     38                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::29                     38                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::30                     42                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::31                     38                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::32                     38                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_cntrl.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_cntrl.bytesPerActivate::samples         1484                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::mean    226.242588                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::gmean   140.423857                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::stdev   264.945151                       # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::0-127          680     45.82%     45.82% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::128-255          394     26.55%     72.37% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::256-383          134      9.03%     81.40% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::384-511           81      5.46%     86.86% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::512-639           37      2.49%     89.35% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::640-767           29      1.95%     91.31% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::768-895           30      2.02%     93.33% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::896-1023           15      1.01%     94.34% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::1024-1151           84      5.66%    100.00% # Bytes accessed per row activation
system.mem_cntrl.bytesPerActivate::total         1484                       # Bytes accessed per row activation
system.mem_cntrl.rdPerTurnAround::samples           38                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::mean     116.368421                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::gmean     75.090947                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::stdev    122.407256                       # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::16-31             8     21.05%     21.05% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::32-47             6     15.79%     36.84% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::48-63             4     10.53%     47.37% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::64-79             4     10.53%     57.89% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::80-95             2      5.26%     63.16% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::96-111            3      7.89%     71.05% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::112-127            1      2.63%     73.68% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::128-143            1      2.63%     76.32% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::160-175            1      2.63%     78.95% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::208-223            1      2.63%     81.58% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::224-239            1      2.63%     84.21% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::256-271            3      7.89%     92.11% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::400-415            1      2.63%     94.74% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::448-463            1      2.63%     97.37% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::464-479            1      2.63%    100.00% # Reads before turning the bus around for writes
system.mem_cntrl.rdPerTurnAround::total            38                       # Reads before turning the bus around for writes
system.mem_cntrl.wrPerTurnAround::samples           38                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::mean      16.631579                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::gmean     16.606320                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::stdev      0.942138                       # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::16               26     68.42%     68.42% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::18               12     31.58%    100.00% # Writes before turning the bus around for reads
system.mem_cntrl.wrPerTurnAround::total            38                       # Writes before turning the bus around for reads
system.mem_cntrl.totQLat                     93258250                       # Total ticks spent queuing
system.mem_cntrl.totMemAccLat               179695750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_cntrl.totBusLat                   23050000                       # Total ticks spent in databus transfers
system.mem_cntrl.avgQLat                     20229.56                       # Average queueing delay per DRAM burst
system.mem_cntrl.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_cntrl.avgMemAccLat                38979.56                       # Average memory access latency per DRAM burst
system.mem_cntrl.avgRdBW                       157.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_cntrl.avgWrBW                        21.58                       # Average achieved write bandwidth in MiByte/s
system.mem_cntrl.avgRdBWSys                     60.66                       # Average system read bandwidth in MiByte/s
system.mem_cntrl.avgWrBWSys                     21.78                       # Average system write bandwidth in MiByte/s
system.mem_cntrl.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_cntrl.busUtil                         1.40                       # Data bus utilization in percentage
system.mem_cntrl.busUtilRead                     1.23                       # Data bus utilization in percentage for reads
system.mem_cntrl.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_cntrl.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_cntrl.avgWrQLen                      24.26                       # Average write queue length when enqueuing
system.mem_cntrl.readRowHits                     3445                       # Number of row buffer hits during reads
system.mem_cntrl.writeRowHits                     314                       # Number of row buffer hits during writes
system.mem_cntrl.readRowHitRate                 74.73                       # Row buffer hit rate for reads
system.mem_cntrl.writeRowHitRate                49.22                       # Row buffer hit rate for writes
system.mem_cntrl.avgGap                     356423.87                       # Average gap between requests
system.mem_cntrl.pageHitRate                    71.63                       # Row buffer hit rate, read and write combined
system.mem_cntrl_0.actEnergy                  5869080                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_0.preEnergy                  3111900                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_0.readEnergy                18892440                       # Energy for read commands per rank (pJ)
system.mem_cntrl_0.writeEnergy                1195380                       # Energy for write commands per rank (pJ)
system.mem_cntrl_0.refreshEnergy         142596480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_0.actBackEnergy             79012830                       # Energy for active background per rank (pJ)
system.mem_cntrl_0.preBackEnergy              4682880                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_0.actPowerDownEnergy       477217680                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_0.prePowerDownEnergy       168798240                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_0.selfRefreshEnergy         59621760                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_0.totalEnergy              961099710                       # Total energy per rank (pJ)
system.mem_cntrl_0.averagePower            512.702725                       # Core power per rank (mW)
system.mem_cntrl_0.totalIdleTime           1686341500                       # Total Idle time Per DRAM Rank
system.mem_cntrl_0.memoryStateTime::IDLE      6210000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::REF      60446000                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::SREF    204483250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::PRE_PDN    439584500                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT     118905250                       # Time in different power states
system.mem_cntrl_0.memoryStateTime::ACT_PDN   1046653750                       # Time in different power states
system.mem_cntrl_1.actEnergy                  4740960                       # Energy for activate commands per rank (pJ)
system.mem_cntrl_1.preEnergy                  2519880                       # Energy for precharge commands per rank (pJ)
system.mem_cntrl_1.readEnergy                14065800                       # Energy for read commands per rank (pJ)
system.mem_cntrl_1.writeEnergy                2103660                       # Energy for write commands per rank (pJ)
system.mem_cntrl_1.refreshEnergy         137679360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_cntrl_1.actBackEnergy             63794970                       # Energy for active background per rank (pJ)
system.mem_cntrl_1.preBackEnergy              5625120                       # Energy for precharge background per rank (pJ)
system.mem_cntrl_1.actPowerDownEnergy       414231540                       # Energy for active power-down per rank (pJ)
system.mem_cntrl_1.prePowerDownEnergy       180939360                       # Energy for precharge power-down per rank (pJ)
system.mem_cntrl_1.selfRefreshEnergy         99061860                       # Energy for self refresh per rank (pJ)
system.mem_cntrl_1.totalEnergy              924863550                       # Total energy per rank (pJ)
system.mem_cntrl_1.averagePower            493.372391                       # Core power per rank (mW)
system.mem_cntrl_1.totalIdleTime           1719512250                       # Total Idle time Per DRAM Rank
system.mem_cntrl_1.memoryStateTime::IDLE      8748000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::REF      58420000                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::SREF    345803750                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::PRE_PDN    471190250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT      87365250                       # Time in different power states
system.mem_cntrl_1.memoryStateTime::ACT_PDN    903289500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  716380                       # Number of BP lookups
system.cpu.branchPred.condPredicted            716380                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             83751                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               599466                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   70180                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              16824                       # Number of incorrect RAS predictions.
system.cpu.branchPred.correctpredictionPercent    88.309138                       # Correct prediction percentage
system.cpu.branchPred.indirectLookups          599466                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             161369                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           438097                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        59268                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      570732                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      356289                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         14580                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          3105                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      448594                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2232                       # TLB misses on write requests
system.cpu.pwrStateResidencyTicks::ON      3154883000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3749150                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             916305                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3243958                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      716380                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             231549                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2390939                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  181614                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                      75906                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                 2665                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         58937                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           37                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    439289                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 32719                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                    1201                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples            3535598                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.805932                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.137047                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2518749     71.24%     71.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    89373      2.53%     73.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    48994      1.39%     75.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    57744      1.63%     76.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    57935      1.64%     78.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    52408      1.48%     79.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    52379      1.48%     81.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    47725      1.35%     82.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   610291     17.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3535598                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.191078                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.865252                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   861722                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1744692                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    730235                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                108142                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  90807                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                5725764                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  90807                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   930827                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  802577                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         491165                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    762500                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                457722                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5359203                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  5519                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  42467                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  33958                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 352298                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5911005                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              13476595                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          8280897                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             16818                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3147203                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  2763792                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              21955                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          22003                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    446684                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               700600                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              438184                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             48802                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            46960                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4739425                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               25015                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4078950                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             33050                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1962723                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2897295                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           7957                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3535598                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.153680                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.016606                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2333522     66.00%     66.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              307261      8.69%     74.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              204571      5.79%     80.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              164192      4.64%     85.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              151566      4.29%     89.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              137514      3.89%     93.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              123104      3.48%     96.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               73431      2.08%     98.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               40437      1.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3535598                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   41769     68.71%     68.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     68.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     68.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    83      0.14%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     68.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  13445     22.12%     90.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5443      8.95%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                29      0.05%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               25      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             56896      1.39%      1.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3033744     74.38%     75.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2341      0.06%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3294      0.08%     75.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4187      0.10%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   4      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               602000     14.76%     90.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              374320      9.18%     99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2032      0.05%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            132      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4078950                       # Type of FU issued
system.cpu.iq.rate                           1.087967                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       60794                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014904                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           11773747                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6712725                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      3809110                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               13595                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              16207                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5658                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4076132                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6716                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            49195                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       291622                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          998                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1831                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       138720                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2160                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3331                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  90807                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  406023                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                211085                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4764440                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              8048                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                700600                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               438184                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              23249                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1955                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                208474                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1831                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          25503                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        87292                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               112795                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3889053                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                555936                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            172377                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       909077                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   387667                       # Number of branches executed
system.cpu.iew.exec_stores                     353141                       # Number of stores executed
system.cpu.iew.exec_rate                     1.037316                       # Inst execution rate
system.cpu.iew.wb_sent                        3842847                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3814768                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2522801                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4057285                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.017502                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.621795                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1961266                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           17058                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             86958                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3213401                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.871882                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.954278                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2368758     73.71%     73.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       302535      9.41%     83.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       121529      3.78%     86.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       123563      3.85%     90.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        70053      2.18%     92.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        44983      1.40%     94.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        27818      0.87%     95.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        19905      0.62%     95.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       134257      4.18%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3213401                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1501203                       # Number of instructions committed
system.cpu.commit.committedOps                2801708                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         708437                       # Number of memory references committed
system.cpu.commit.loads                        408974                       # Number of loads committed
system.cpu.commit.membars                        1230                       # Number of memory barriers committed
system.cpu.commit.branches                     301796                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3083                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2773447                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30547                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        24555      0.88%      0.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2061330     73.57%     74.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2045      0.07%     74.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             3007      0.11%     74.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2334      0.08%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          408392     14.58%     89.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         299463     10.69%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          582      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           2801708                       # Class of committed instruction
system.cpu.commit.bw_lim_events                134257                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      7833530                       # The number of ROB reads
system.cpu.rob.rob_writes                     9854396                       # The number of ROB writes
system.cpu.timesIdled                           11649                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          213552                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1501203                       # Number of Instructions Simulated
system.cpu.committedOps                       2801708                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.497430                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.497430                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.400412                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.400412                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  5744798                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3048104                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      8999                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4783                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   1765681                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1144071                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1758717                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  20014                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             33944                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              796224                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34968                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.770075                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          767                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          206                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1634578                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1634578                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       456815                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          456815                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       285160                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         285160                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data          840                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           840                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data        741975                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           741975                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       742815                       # number of overall hits
system.cpu.dcache.overall_hits::total          742815                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38743                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38743                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        14291                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        14291                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         4468                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4468                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        53034                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          53034                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        57502                       # number of overall misses
system.cpu.dcache.overall_misses::total         57502                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    476203500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    476203500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    239176471                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    239176471                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    715379971                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    715379971                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    715379971                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    715379971                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       495558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       495558                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       299451                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       299451                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         5308                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         5308                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       795009                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       795009                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       800317                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       800317                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.078181                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.078181                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047724                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047724                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.841748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.841748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.066709                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.066709                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.071849                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071849                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12291.342952                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12291.342952                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16736.160591                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16736.160591                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13489.081929                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13489.081929                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12440.958071                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12440.958071                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5333                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               506                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.539526                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        27463                       # number of writebacks
system.cpu.dcache.writebacks::total             27463                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        22526                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22526                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          135                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          135                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        22661                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22661                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        22661                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22661                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        16217                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16217                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        14156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14156                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         4468                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4468                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        30373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30373                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        34841                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        34841                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          353                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          353                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          131                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          131                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          484                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    221158000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    221158000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    222878971                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    222878971                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     56863000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     56863000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    444036971                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    444036971                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    500899971                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    500899971                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     81366500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     81366500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     81366500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     81366500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.032725                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032725                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.047273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.841748                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.841748                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.038205                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.038205                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.043534                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.043534                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13637.417525                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13637.417525                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 15744.487920                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 15744.487920                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 12726.723366                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12726.723366                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14619.463701                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14619.463701                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14376.739215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14376.739215                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       230500                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 168112.603306                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 168112.603306                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             32534                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.765156                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              411702                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             33043                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.459583                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.765156                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999541                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999541                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          164                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          288                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            911149                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           911149                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       402760                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          402760                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        402760                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           402760                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       402760                       # number of overall hits
system.cpu.icache.overall_hits::total          402760                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        36529                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         36529                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        36529                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          36529                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        36529                       # number of overall misses
system.cpu.icache.overall_misses::total         36529                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    499929000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    499929000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    499929000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    499929000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    499929000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    499929000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       439289                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       439289                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       439289                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       439289                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       439289                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       439289                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.083155                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.083155                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.083155                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.083155                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.083155                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.083155                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13685.811273                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13685.811273                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13685.811273                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13685.811273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13685.811273                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13685.811273                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          215                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    10.238095                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          528                       # number of writebacks
system.cpu.icache.writebacks::total               528                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         3958                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3958                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         3958                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3958                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         3958                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3958                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        32571                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32571                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        32571                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32571                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        32571                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32571                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    432749500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    432749500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    432749500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    432749500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    432749500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    432749500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.074145                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.074145                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.074145                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.074145                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.074145                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.074145                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13286.343680                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13286.343680                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13286.343680                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13286.343680                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13286.343680                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13286.343680                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  353                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 353                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 123                       # Transaction distribution
system.iobus.trans_dist::WriteResp                123                       # Transaction distribution
system.iobus.trans_dist::MessageReq               119                       # Transaction distribution
system.iobus.trans_dist::MessageResp              119                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          238                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    1190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               119000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              299500                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              414500                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               59500                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2bus.snoop_filter.tot_requests         133890                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        67339                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          804                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops            22811                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops        22766                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops           45                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadReq                34437                       # Transaction distribution
system.l2bus.trans_dist::ReadResp               63263                       # Transaction distribution
system.l2bus.trans_dist::WriteReq                 131                       # Transaction distribution
system.l2bus.trans_dist::WriteResp                131                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         28629                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             39118                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq               897                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp              897                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              13261                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             13261                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          53254                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        97620                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       114248                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  211868                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2114752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      4007740                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  6122492                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             45067                       # Total snoops (count)
system.l2bus.snoopTraffic                      121728                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             103249                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.229174                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.421339                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    79632     77.13%     77.13% # Request fanout histogram
system.l2bus.snoop_fanout::1                    23572     22.83%     99.96% # Request fanout histogram
system.l2bus.snoop_fanout::2                       45      0.04%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               103249                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             95243500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.1                       # Layer utilization (%)
system.l2bus.snoopLayer0.occupancy            9656000                       # Layer occupancy (ticks)
system.l2bus.snoopLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            48905402                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.6                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            51792980                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.8                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                 1269                       # number of replacements
system.l2cache.tags.tagsinuse            32410.994602                       # Cycle average of tags in use
system.l2cache.tags.total_refs                3225633                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                33727                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                95.639488                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::writebacks           10                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.inst  9492.308304                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data 22908.686298                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::writebacks     0.000305                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.inst     0.289682                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.699118                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.989105                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024        32458                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         6278                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4        25889                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.990540                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1071331                       # Number of tag accesses
system.l2cache.tags.data_accesses             1071331                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks        27991                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        27991                       # number of WritebackDirty hits
system.l2cache.UpgradeReq_hits::cpu.data           40                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total              40                       # number of UpgradeReq hits
system.l2cache.ReadExReq_hits::cpu.data         12546                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            12546                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::cpu.inst        31979                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data        20422                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        52401                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst            31979                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data            32968                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               64947                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst           31979                       # number of overall hits
system.l2cache.overall_hits::cpu.data           32968                       # number of overall hits
system.l2cache.overall_hits::total              64947                       # number of overall hits
system.l2cache.UpgradeReq_misses::cpu.data          856                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total           856                       # number of UpgradeReq misses
system.l2cache.ReadExReq_misses::cpu.data          715                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            715                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          536                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          260                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          796                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            536                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            975                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              1511                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           536                       # number of overall misses
system.l2cache.overall_misses::cpu.data           975                       # number of overall misses
system.l2cache.overall_misses::total             1511                       # number of overall misses
system.l2cache.UpgradeReq_miss_latency::cpu.data     20978000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total     20978000                       # number of UpgradeReq miss cycles
system.l2cache.ReadExReq_miss_latency::cpu.data     48159500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     48159500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     47332000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     29955500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     77287500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     47332000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     78115000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    125447000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     47332000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     78115000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    125447000                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks        27991                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        27991                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::cpu.data          896                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          896                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data        13261                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        13261                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst        32515                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data        20682                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        53197                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst        32515                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data        33943                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           66458                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst        32515                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data        33943                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          66458                       # number of overall (read+write) accesses
system.l2cache.UpgradeReq_miss_rate::cpu.data     0.955357                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.955357                       # miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_miss_rate::cpu.data     0.053918                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.053918                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.016485                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.012571                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.014963                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.016485                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.028725                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.022736                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.016485                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.028725                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.022736                       # miss rate for overall accesses
system.l2cache.UpgradeReq_avg_miss_latency::cpu.data 24507.009346                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 24507.009346                       # average UpgradeReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 67355.944056                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67355.944056                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 88305.970149                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 115213.461538                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 97094.849246                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 88305.970149                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data 80117.948718                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 83022.501655                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 88305.970149                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data 80117.948718                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 83022.501655                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::writebacks             638                       # number of writebacks
system.l2cache.writebacks::total                  638                       # number of writebacks
system.l2cache.UpgradeReq_mshr_misses::cpu.data          856                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total          856                       # number of UpgradeReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::cpu.data          715                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          715                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          536                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          260                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          796                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          536                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          975                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         1511                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          536                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          975                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         1511                       # number of overall MSHR misses
system.l2cache.ReadReq_mshr_uncacheable::cpu.data          353                       # number of ReadReq MSHR uncacheable
system.l2cache.ReadReq_mshr_uncacheable::total          353                       # number of ReadReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::cpu.data          131                       # number of WriteReq MSHR uncacheable
system.l2cache.WriteReq_mshr_uncacheable::total          131                       # number of WriteReq MSHR uncacheable
system.l2cache.overall_mshr_uncacheable_misses::cpu.data          484                       # number of overall MSHR uncacheable misses
system.l2cache.overall_mshr_uncacheable_misses::total          484                       # number of overall MSHR uncacheable misses
system.l2cache.UpgradeReq_mshr_miss_latency::cpu.data     12417999                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total     12417999                       # number of UpgradeReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     41009500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     41009500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     41972000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data     27355500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     69327500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     41972000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     68365000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    110337000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     41972000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     68365000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    110337000                       # number of overall MSHR miss cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data     77130500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.ReadReq_mshr_uncacheable_latency::total     77130500                       # number of ReadReq MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::cpu.data     77130500                       # number of overall MSHR uncacheable cycles
system.l2cache.overall_mshr_uncacheable_latency::total     77130500                       # number of overall MSHR uncacheable cycles
system.l2cache.UpgradeReq_mshr_miss_rate::cpu.data     0.955357                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.955357                       # mshr miss rate for UpgradeReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.053918                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.053918                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.016485                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.012571                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.014963                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.016485                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.028725                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.022736                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.016485                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.028725                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.022736                       # mshr miss rate for overall accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 14507.008178                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total 14507.008178                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 57355.944056                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 57355.944056                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 78305.970149                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 105213.461538                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 87094.849246                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 78305.970149                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 70117.948718                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 73022.501655                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 78305.970149                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 70117.948718                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 73022.501655                       # average overall mshr miss latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.ReadReq_avg_mshr_uncacheable_latency::total       218500                       # average ReadReq mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 159360.537190                       # average overall mshr uncacheable latency
system.l2cache.overall_avg_mshr_uncacheable_latency::total 159360.537190                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         37721                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        36350                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               37634                       # Transaction distribution
system.membus.trans_dist::ReadResp              38430                       # Transaction distribution
system.membus.trans_dist::WriteReq                131                       # Transaction distribution
system.membus.trans_dist::WriteResp               131                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          638                       # Transaction distribution
system.membus.trans_dist::CleanEvict              631                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              997                       # Transaction distribution
system.membus.trans_dist::ReadExReq               575                       # Transaction distribution
system.membus.trans_dist::ReadExResp              575                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           796                       # Transaction distribution
system.membus.trans_dist::MessageReq              119                       # Transaction distribution
system.membus.trans_dist::MessageResp             119                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.bridge.slave          952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_cntrl.port         5008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::system.cpu.interrupts.pio           16                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         5976                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::system.mem_cntrl.port         8463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.itb.walker.port::total         8463                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::system.mem_cntrl.port        32063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dtb.walker.port::total        32063                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  46740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.bridge.slave          476                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_cntrl.port       128576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.cpu.interrupts.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       129084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::system.mem_cntrl.port          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.itb.walker.port::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::system.mem_cntrl.port        25256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dtb.walker.port::total        25256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  155520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            34037                       # Total snoops (count)
system.membus.snoopTraffic                     272288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             40252                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.846765                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.360218                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6168     15.32%     15.32% # Request fanout histogram
system.membus.snoop_fanout::1                   34084     84.68%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               40252                       # Request fanout histogram
system.membus.reqLayer0.occupancy              299500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            21734999                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                8000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              119000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              59500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            4094249                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer4.occupancy            8491293                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer5.occupancy           29603402                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              1.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 4807728571000                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
