<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>BitTracker.h source code [llvm/llvm/lib/Target/Hexagon/BitTracker.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::BitTracker "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/Hexagon/BitTracker.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>Hexagon</a>/<a href='BitTracker.h.html'>BitTracker.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- BitTracker.h ---------------------------------------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#<span data-ppcond="9">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_HEXAGON_BITTRACKER_H">LLVM_LIB_TARGET_HEXAGON_BITTRACKER_H</span></u></td></tr>
<tr><th id="10">10</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_HEXAGON_BITTRACKER_H" data-ref="_M/LLVM_LIB_TARGET_HEXAGON_BITTRACKER_H">LLVM_LIB_TARGET_HEXAGON_BITTRACKER_H</dfn></u></td></tr>
<tr><th id="11">11</th><td></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="../../../include/llvm/ADT/DenseSet.h.html">"llvm/ADT/DenseSet.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="../../../include/llvm/ADT/SetVector.h.html">"llvm/ADT/SetVector.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../../include/c++/7/map.html">&lt;map&gt;</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../../include/c++/7/queue.html">&lt;queue&gt;</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../../include/c++/7/set.html">&lt;set&gt;</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>class</b> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" id="llvm::BitVector">BitVector</a>;</td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt" id="llvm::ConstantInt">ConstantInt</a>;</td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" id="llvm::MachineRegisterInfo">MachineRegisterInfo</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" id="llvm::MachineBasicBlock">MachineBasicBlock</a>;</td></tr>
<tr><th id="30">30</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" id="llvm::MachineFunction">MachineFunction</a>;</td></tr>
<tr><th id="31">31</th><td><b>class</b> <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream" id="llvm::raw_ostream">raw_ostream</a>;</td></tr>
<tr><th id="32">32</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" id="llvm::TargetRegisterClass">TargetRegisterClass</a>;</td></tr>
<tr><th id="33">33</th><td><b>class</b> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" id="llvm::TargetRegisterInfo">TargetRegisterInfo</a>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><b>struct</b> <dfn class="type def" id="llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</dfn> {</td></tr>
<tr><th id="36">36</th><td>  <b>struct</b> <a class="type" href="#llvm::BitTracker::BitRef" title='llvm::BitTracker::BitRef' data-ref="llvm::BitTracker::BitRef">BitRef</a>;</td></tr>
<tr><th id="37">37</th><td>  <b>struct</b> <a class="type" href="#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a>;</td></tr>
<tr><th id="38">38</th><td>  <b>struct</b> <a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>;</td></tr>
<tr><th id="39">39</th><td>  <b>struct</b> <a class="type" href="#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask">BitMask</a>;</td></tr>
<tr><th id="40">40</th><td>  <b>struct</b> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>;</td></tr>
<tr><th id="41">41</th><td>  <b>struct</b> <a class="type" href="#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a>;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td>  <b>using</b> <dfn class="typedef" id="llvm::BitTracker::BranchTargetList" title='llvm::BitTracker::BranchTargetList' data-type='SetVector&lt;const llvm::MachineBasicBlock *&gt;' data-ref="llvm::BitTracker::BranchTargetList">BranchTargetList</dfn> = <a class="type" href="../../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector">SetVector</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt;;</td></tr>
<tr><th id="44">44</th><td>  <b>using</b> <dfn class="typedef" id="llvm::BitTracker::CellMapType" title='llvm::BitTracker::CellMapType' data-type='std::map&lt;unsigned int, RegisterCell&gt;' data-ref="llvm::BitTracker::CellMapType">CellMapType</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map" title='std::map' data-ref="std::map">map</a>&lt;<em>unsigned</em>, <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>&gt;;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td>  <a class="decl" href="BitTracker.cpp.html#_ZN4llvm10BitTrackerC1ERKNS0_16MachineEvaluatorERNS_15MachineFunctionE" title='llvm::BitTracker::BitTracker' data-ref="_ZN4llvm10BitTrackerC1ERKNS0_16MachineEvaluatorERNS_15MachineFunctionE" id="_ZN4llvm10BitTrackerC1ERKNS0_16MachineEvaluatorERNS_15MachineFunctionE">BitTracker</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a> &amp;<dfn class="local col1 decl" id="1E" title='E' data-type='const llvm::BitTracker::MachineEvaluator &amp;' data-ref="1E">E</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2F" title='F' data-type='llvm::MachineFunction &amp;' data-ref="2F">F</dfn>);</td></tr>
<tr><th id="47">47</th><td>  <a class="decl" href="BitTracker.cpp.html#_ZN4llvm10BitTrackerD1Ev" title='llvm::BitTracker::~BitTracker' data-ref="_ZN4llvm10BitTrackerD1Ev" id="_ZN4llvm10BitTrackerD1Ev">~BitTracker</a>();</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>  <em>void</em> <a class="decl" href="BitTracker.cpp.html#_ZN4llvm10BitTracker3runEv" title='llvm::BitTracker::run' data-ref="_ZN4llvm10BitTracker3runEv" id="_ZN4llvm10BitTracker3runEv">run</a>();</td></tr>
<tr><th id="50">50</th><td>  <em>void</em> <dfn class="decl def" id="_ZN4llvm10BitTracker5traceEb" title='llvm::BitTracker::trace' data-ref="_ZN4llvm10BitTracker5traceEb">trace</dfn>(<em>bool</em> <dfn class="local col3 decl" id="3On" title='On' data-type='bool' data-ref="3On">On</dfn> = <b>false</b>) { <a class="member" href="#llvm::BitTracker::Trace" title='llvm::BitTracker::Trace' data-ref="llvm::BitTracker::Trace">Trace</a> = <a class="local col3 ref" href="#3On" title='On' data-ref="3On">On</a>; }</td></tr>
<tr><th id="51">51</th><td>  <em>bool</em> <a class="decl" href="#_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</a>(<em>unsigned</em> <dfn class="local col4 decl" id="4Reg" title='Reg' data-type='unsigned int' data-ref="4Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="52">52</th><td>  <em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<a class="decl" href="#_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</a>(<em>unsigned</em> <dfn class="local col5 decl" id="5Reg" title='Reg' data-type='unsigned int' data-ref="5Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="53">53</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker3getENS0_11RegisterRefE" title='llvm::BitTracker::get' data-ref="_ZNK4llvm10BitTracker3getENS0_11RegisterRefE" id="_ZNK4llvm10BitTracker3getENS0_11RegisterRefE">get</a>(<a class="type" href="#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col6 decl" id="6RR" title='RR' data-type='llvm::BitTracker::RegisterRef' data-ref="6RR">RR</dfn>) <em>const</em>;</td></tr>
<tr><th id="54">54</th><td>  <em>void</em> <a class="decl" href="BitTracker.cpp.html#_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE" title='llvm::BitTracker::put' data-ref="_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE" id="_ZN4llvm10BitTracker3putENS0_11RegisterRefERKNS0_12RegisterCellE">put</a>(<a class="type" href="#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col7 decl" id="7RR" title='RR' data-type='llvm::BitTracker::RegisterRef' data-ref="7RR">RR</dfn>, <em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col8 decl" id="8RC" title='RC' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="8RC">RC</dfn>);</td></tr>
<tr><th id="55">55</th><td>  <em>void</em> <a class="decl" href="BitTracker.cpp.html#_ZN4llvm10BitTracker5substENS0_11RegisterRefES1_" title='llvm::BitTracker::subst' data-ref="_ZN4llvm10BitTracker5substENS0_11RegisterRefES1_" id="_ZN4llvm10BitTracker5substENS0_11RegisterRefES1_">subst</a>(<a class="type" href="#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col9 decl" id="9OldRR" title='OldRR' data-type='llvm::BitTracker::RegisterRef' data-ref="9OldRR">OldRR</dfn>, <a class="type" href="#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> <dfn class="local col0 decl" id="10NewRR" title='NewRR' data-type='llvm::BitTracker::RegisterRef' data-ref="10NewRR">NewRR</dfn>);</td></tr>
<tr><th id="56">56</th><td>  <em>bool</em> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker7reachedEPKNS_17MachineBasicBlockE" title='llvm::BitTracker::reached' data-ref="_ZNK4llvm10BitTracker7reachedEPKNS_17MachineBasicBlockE" id="_ZNK4llvm10BitTracker7reachedEPKNS_17MachineBasicBlockE">reached</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="11B" title='B' data-type='const llvm::MachineBasicBlock *' data-ref="11B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="57">57</th><td>  <em>void</em> <a class="decl" href="BitTracker.cpp.html#_ZN4llvm10BitTracker5visitERKNS_12MachineInstrE" title='llvm::BitTracker::visit' data-ref="_ZN4llvm10BitTracker5visitERKNS_12MachineInstrE" id="_ZN4llvm10BitTracker5visitERKNS_12MachineInstrE">visit</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="12MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="12MI">MI</dfn>);</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <em>void</em> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker11print_cellsERNS_11raw_ostreamE" title='llvm::BitTracker::print_cells' data-ref="_ZNK4llvm10BitTracker11print_cellsERNS_11raw_ostreamE" id="_ZNK4llvm10BitTracker11print_cellsERNS_11raw_ostreamE">print_cells</a>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="13OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="13OS">OS</dfn>) <em>const</em>;</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><b>private</b>:</td></tr>
<tr><th id="62">62</th><td>  <em>void</em> <a class="decl" href="BitTracker.cpp.html#_ZN4llvm10BitTracker8visitPHIERKNS_12MachineInstrE" title='llvm::BitTracker::visitPHI' data-ref="_ZN4llvm10BitTracker8visitPHIERKNS_12MachineInstrE" id="_ZN4llvm10BitTracker8visitPHIERKNS_12MachineInstrE">visitPHI</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="14PI" title='PI' data-type='const llvm::MachineInstr &amp;' data-ref="14PI">PI</dfn>);</td></tr>
<tr><th id="63">63</th><td>  <em>void</em> <a class="decl" href="BitTracker.cpp.html#_ZN4llvm10BitTracker14visitNonBranchERKNS_12MachineInstrE" title='llvm::BitTracker::visitNonBranch' data-ref="_ZN4llvm10BitTracker14visitNonBranchERKNS_12MachineInstrE" id="_ZN4llvm10BitTracker14visitNonBranchERKNS_12MachineInstrE">visitNonBranch</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="15MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="15MI">MI</dfn>);</td></tr>
<tr><th id="64">64</th><td>  <em>void</em> <a class="decl" href="BitTracker.cpp.html#_ZN4llvm10BitTracker17visitBranchesFromERKNS_12MachineInstrE" title='llvm::BitTracker::visitBranchesFrom' data-ref="_ZN4llvm10BitTracker17visitBranchesFromERKNS_12MachineInstrE" id="_ZN4llvm10BitTracker17visitBranchesFromERKNS_12MachineInstrE">visitBranchesFrom</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="16BI" title='BI' data-type='const llvm::MachineInstr &amp;' data-ref="16BI">BI</dfn>);</td></tr>
<tr><th id="65">65</th><td>  <em>void</em> <a class="decl" href="BitTracker.cpp.html#_ZN4llvm10BitTracker11visitUsesOfEj" title='llvm::BitTracker::visitUsesOf' data-ref="_ZN4llvm10BitTracker11visitUsesOfEj" id="_ZN4llvm10BitTracker11visitUsesOfEj">visitUsesOf</a>(<em>unsigned</em> <dfn class="local col7 decl" id="17Reg" title='Reg' data-type='unsigned int' data-ref="17Reg">Reg</dfn>);</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td>  <b>using</b> <dfn class="typedef" id="llvm::BitTracker::CFGEdge" title='llvm::BitTracker::CFGEdge' data-type='std::pair&lt;int, int&gt;' data-ref="llvm::BitTracker::CFGEdge">CFGEdge</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>int</em>, <em>int</em>&gt;;</td></tr>
<tr><th id="68">68</th><td>  <b>using</b> <dfn class="typedef" id="llvm::BitTracker::EdgeSetType" title='llvm::BitTracker::EdgeSetType' data-type='std::set&lt;CFGEdge&gt;' data-ref="llvm::BitTracker::EdgeSetType">EdgeSetType</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<a class="typedef" href="#llvm::BitTracker::CFGEdge" title='llvm::BitTracker::CFGEdge' data-type='std::pair&lt;int, int&gt;' data-ref="llvm::BitTracker::CFGEdge">CFGEdge</a>&gt;;</td></tr>
<tr><th id="69">69</th><td>  <b>using</b> <dfn class="typedef" id="llvm::BitTracker::InstrSetType" title='llvm::BitTracker::InstrSetType' data-type='std::set&lt;const MachineInstr *&gt;' data-ref="llvm::BitTracker::InstrSetType">InstrSetType</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt;;</td></tr>
<tr><th id="70">70</th><td>  <b>using</b> <dfn class="typedef" id="llvm::BitTracker::EdgeQueueType" title='llvm::BitTracker::EdgeQueueType' data-type='std::queue&lt;CFGEdge&gt;' data-ref="llvm::BitTracker::EdgeQueueType">EdgeQueueType</dfn> = <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_queue.h.html#std::queue" title='std::queue' data-ref="std::queue">queue</a>&lt;<a class="typedef" href="#llvm::BitTracker::CFGEdge" title='llvm::BitTracker::CFGEdge' data-type='std::pair&lt;int, int&gt;' data-ref="llvm::BitTracker::CFGEdge">CFGEdge</a>&gt;;</td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td>  <i>// Priority queue of instructions using modified registers, ordered by</i></td></tr>
<tr><th id="73">73</th><td><i>  // their relative position in a basic block.</i></td></tr>
<tr><th id="74">74</th><td>  <b>struct</b> <dfn class="type def" id="llvm::BitTracker::UseQueueType" title='llvm::BitTracker::UseQueueType' data-ref="llvm::BitTracker::UseQueueType">UseQueueType</dfn> {</td></tr>
<tr><th id="75">75</th><td>    <dfn class="decl def" id="_ZN4llvm10BitTracker12UseQueueTypeC1Ev" title='llvm::BitTracker::UseQueueType::UseQueueType' data-ref="_ZN4llvm10BitTracker12UseQueueTypeC1Ev">UseQueueType</dfn>() : <a class="member" href="#llvm::BitTracker::UseQueueType::Uses" title='llvm::BitTracker::UseQueueType::Uses' data-ref="llvm::BitTracker::UseQueueType::Uses">Uses</a><a class="ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt14priority_queueC1ERKT1_OT0_" title='std::priority_queue::priority_queue&lt;_Tp, _Sequence, _Compare&gt;' data-ref="_ZNSt14priority_queueC1ERKT1_OT0_">(</a><a class="ref fake" href="#_ZN4llvm10BitTracker12UseQueueType3CmpC1ERNS_8DenseMapIPKNS_12MachineInstrEjNS_12DenseMapInfoIS6_EENS_6detail12DenseMapPairIS6_jEEEE" title='llvm::BitTracker::UseQueueType::Cmp::Cmp' data-ref="_ZN4llvm10BitTracker12UseQueueType3CmpC1ERNS_8DenseMapIPKNS_12MachineInstrEjNS_12DenseMapInfoIS6_EENS_6detail12DenseMapPairIS6_jEEEE"></a><a class="member" href="#llvm::BitTracker::UseQueueType::Dist" title='llvm::BitTracker::UseQueueType::Dist' data-ref="llvm::BitTracker::UseQueueType::Dist">Dist</a>) {}</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>    <em>unsigned</em> <dfn class="decl def" id="_ZNK4llvm10BitTracker12UseQueueType4sizeEv" title='llvm::BitTracker::UseQueueType::size' data-ref="_ZNK4llvm10BitTracker12UseQueueType4sizeEv">size</dfn>() <em>const</em> {</td></tr>
<tr><th id="78">78</th><td>      <b>return</b> <a class="member" href="#llvm::BitTracker::UseQueueType::Uses" title='llvm::BitTracker::UseQueueType::Uses' data-ref="llvm::BitTracker::UseQueueType::Uses">Uses</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt14priority_queue4sizeEv" title='std::priority_queue::size' data-ref="_ZNKSt14priority_queue4sizeEv">size</a>();</td></tr>
<tr><th id="79">79</th><td>    }</td></tr>
<tr><th id="80">80</th><td>    <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10BitTracker12UseQueueType5emptyEv" title='llvm::BitTracker::UseQueueType::empty' data-ref="_ZNK4llvm10BitTracker12UseQueueType5emptyEv">empty</dfn>() <em>const</em> {</td></tr>
<tr><th id="81">81</th><td>      <b>return</b> <a class="member" href="#_ZNK4llvm10BitTracker12UseQueueType4sizeEv" title='llvm::BitTracker::UseQueueType::size' data-ref="_ZNK4llvm10BitTracker12UseQueueType4sizeEv">size</a>() == <var>0</var>;</td></tr>
<tr><th id="82">82</th><td>    }</td></tr>
<tr><th id="83">83</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl def" id="_ZNK4llvm10BitTracker12UseQueueType5frontEv" title='llvm::BitTracker::UseQueueType::front' data-ref="_ZNK4llvm10BitTracker12UseQueueType5frontEv">front</dfn>() <em>const</em> {</td></tr>
<tr><th id="84">84</th><td>      <b>return</b> <a class="member" href="#llvm::BitTracker::UseQueueType::Uses" title='llvm::BitTracker::UseQueueType::Uses' data-ref="llvm::BitTracker::UseQueueType::Uses">Uses</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNKSt14priority_queue3topEv" title='std::priority_queue::top' data-ref="_ZNKSt14priority_queue3topEv">top</a>();</td></tr>
<tr><th id="85">85</th><td>    }</td></tr>
<tr><th id="86">86</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm10BitTracker12UseQueueType4pushEPNS_12MachineInstrE" title='llvm::BitTracker::UseQueueType::push' data-ref="_ZN4llvm10BitTracker12UseQueueType4pushEPNS_12MachineInstrE">push</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="18MI" title='MI' data-type='llvm::MachineInstr *' data-ref="18MI">MI</dfn>) {</td></tr>
<tr><th id="87">87</th><td>      <b>if</b> (<a class="member" href="#llvm::BitTracker::UseQueueType::Set" title='llvm::BitTracker::UseQueueType::Set' data-ref="llvm::BitTracker::UseQueueType::Set">Set</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertEOT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertEOT_">insert</a>(<a class="local col8 ref" href="#18MI" title='MI' data-ref="18MI">MI</a>).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::detail::DenseSetImpl&lt;const llvm::MachineInstr *, llvm::DenseMap&lt;const llvm::MachineInstr *, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;const llvm::MachineInstr *&gt;, llvm::detail::DenseSetPair&lt;const llvm::MachineInstr *&gt; &gt;, llvm::DenseMapInfo&lt;const llvm::MachineInstr *&gt; &gt;::Iterator, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="88">88</th><td>        <a class="member" href="#llvm::BitTracker::UseQueueType::Uses" title='llvm::BitTracker::UseQueueType::Uses' data-ref="llvm::BitTracker::UseQueueType::Uses">Uses</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt14priority_queue4pushERKNT0_10value_typeE" title='std::priority_queue::push' data-ref="_ZNSt14priority_queue4pushERKNT0_10value_typeE">push</a>(<a class="local col8 ref" href="#18MI" title='MI' data-ref="18MI">MI</a>);</td></tr>
<tr><th id="89">89</th><td>    }</td></tr>
<tr><th id="90">90</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm10BitTracker12UseQueueType3popEv" title='llvm::BitTracker::UseQueueType::pop' data-ref="_ZN4llvm10BitTracker12UseQueueType3popEv">pop</dfn>() {</td></tr>
<tr><th id="91">91</th><td>      <a class="member" href="#llvm::BitTracker::UseQueueType::Set" title='llvm::BitTracker::UseQueueType::Set' data-ref="llvm::BitTracker::UseQueueType::Set">Set</a>.<a class="ref" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5eraseERKT_" title='llvm::detail::DenseSetImpl::erase' data-ref="_ZN4llvm6detail12DenseSetImpl5eraseERKT_">erase</a>(<a class="member" href="#_ZNK4llvm10BitTracker12UseQueueType5frontEv" title='llvm::BitTracker::UseQueueType::front' data-ref="_ZNK4llvm10BitTracker12UseQueueType5frontEv">front</a>());</td></tr>
<tr><th id="92">92</th><td>      <a class="member" href="#llvm::BitTracker::UseQueueType::Uses" title='llvm::BitTracker::UseQueueType::Uses' data-ref="llvm::BitTracker::UseQueueType::Uses">Uses</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_queue.h.html#_ZNSt14priority_queue3popEv" title='std::priority_queue::pop' data-ref="_ZNSt14priority_queue3popEv">pop</a>();</td></tr>
<tr><th id="93">93</th><td>    }</td></tr>
<tr><th id="94">94</th><td>    <em>void</em> <dfn class="decl def" id="_ZN4llvm10BitTracker12UseQueueType5resetEv" title='llvm::BitTracker::UseQueueType::reset' data-ref="_ZN4llvm10BitTracker12UseQueueType5resetEv">reset</dfn>() {</td></tr>
<tr><th id="95">95</th><td>      <a class="member" href="#llvm::BitTracker::UseQueueType::Dist" title='llvm::BitTracker::UseQueueType::Dist' data-ref="llvm::BitTracker::UseQueueType::Dist">Dist</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase5clearEv" title='llvm::DenseMapBase::clear' data-ref="_ZN4llvm12DenseMapBase5clearEv">clear</a>();</td></tr>
<tr><th id="96">96</th><td>    }</td></tr>
<tr><th id="97">97</th><td>  <b>private</b>:</td></tr>
<tr><th id="98">98</th><td>    <b>struct</b> <dfn class="type def" id="llvm::BitTracker::UseQueueType::Cmp" title='llvm::BitTracker::UseQueueType::Cmp' data-ref="llvm::BitTracker::UseQueueType::Cmp">Cmp</dfn> {</td></tr>
<tr><th id="99">99</th><td>      <dfn class="decl def" id="_ZN4llvm10BitTracker12UseQueueType3CmpC1ERNS_8DenseMapIPKNS_12MachineInstrEjNS_12DenseMapInfoIS6_EENS_6detail12DenseMapPairIS6_jEEEE" title='llvm::BitTracker::UseQueueType::Cmp::Cmp' data-ref="_ZN4llvm10BitTracker12UseQueueType3CmpC1ERNS_8DenseMapIPKNS_12MachineInstrEjNS_12DenseMapInfoIS6_EENS_6detail12DenseMapPairIS6_jEEEE">Cmp</dfn>(<a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*,<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="19Map" title='Map' data-type='DenseMap&lt;const llvm::MachineInstr *, unsigned int&gt; &amp;' data-ref="19Map">Map</dfn>) : <a class="member" href="#llvm::BitTracker::UseQueueType::Cmp::Dist" title='llvm::BitTracker::UseQueueType::Cmp::Dist' data-ref="llvm::BitTracker::UseQueueType::Cmp::Dist">Dist</a>(<a class="local col9 ref" href="#19Map" title='Map' data-ref="19Map">Map</a>) {}</td></tr>
<tr><th id="100">100</th><td>      <em>bool</em> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker12UseQueueType3CmpclEPKNS_12MachineInstrES5_" title='llvm::BitTracker::UseQueueType::Cmp::operator()' data-ref="_ZNK4llvm10BitTracker12UseQueueType3CmpclEPKNS_12MachineInstrES5_" id="_ZNK4llvm10BitTracker12UseQueueType3CmpclEPKNS_12MachineInstrES5_"><b>operator</b>()</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="20MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="20MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="21MJ" title='MJ' data-type='const llvm::MachineInstr *' data-ref="21MJ">MJ</dfn>) <em>const</em>;</td></tr>
<tr><th id="101">101</th><td>      <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*,<em>unsigned</em>&gt; &amp;<dfn class="decl" id="llvm::BitTracker::UseQueueType::Cmp::Dist" title='llvm::BitTracker::UseQueueType::Cmp::Dist' data-ref="llvm::BitTracker::UseQueueType::Cmp::Dist">Dist</dfn>;</td></tr>
<tr><th id="102">102</th><td>    };</td></tr>
<tr><th id="103">103</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_queue.h.html#std::priority_queue" title='std::priority_queue' data-ref="std::priority_queue">priority_queue</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*, <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt;, <a class="type" href="#llvm::BitTracker::UseQueueType::Cmp" title='llvm::BitTracker::UseQueueType::Cmp' data-ref="llvm::BitTracker::UseQueueType::Cmp">Cmp</a>&gt; <dfn class="decl" id="llvm::BitTracker::UseQueueType::Uses" title='llvm::BitTracker::UseQueueType::Uses' data-ref="llvm::BitTracker::UseQueueType::Uses">Uses</dfn>;</td></tr>
<tr><th id="104">104</th><td>    <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*&gt; <dfn class="decl" id="llvm::BitTracker::UseQueueType::Set" title='llvm::BitTracker::UseQueueType::Set' data-ref="llvm::BitTracker::UseQueueType::Set">Set</dfn>; <i>// Set to avoid adding duplicate entries.</i></td></tr>
<tr><th id="105">105</th><td>    <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>*,<em>unsigned</em>&gt; <dfn class="decl" id="llvm::BitTracker::UseQueueType::Dist" title='llvm::BitTracker::UseQueueType::Dist' data-ref="llvm::BitTracker::UseQueueType::Dist">Dist</dfn>;</td></tr>
<tr><th id="106">106</th><td>  };</td></tr>
<tr><th id="107">107</th><td></td></tr>
<tr><th id="108">108</th><td>  <em>void</em> <a class="decl" href="BitTracker.cpp.html#_ZN4llvm10BitTracker5resetEv" title='llvm::BitTracker::reset' data-ref="_ZN4llvm10BitTracker5resetEv" id="_ZN4llvm10BitTracker5resetEv">reset</a>();</td></tr>
<tr><th id="109">109</th><td>  <em>void</em> <a class="decl" href="BitTracker.cpp.html#_ZN4llvm10BitTracker12runEdgeQueueERNS_9BitVectorE" title='llvm::BitTracker::runEdgeQueue' data-ref="_ZN4llvm10BitTracker12runEdgeQueueERNS_9BitVectorE" id="_ZN4llvm10BitTracker12runEdgeQueueERNS_9BitVectorE">runEdgeQueue</a>(<a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector">BitVector</a> &amp;<dfn class="local col2 decl" id="22BlockScanned" title='BlockScanned' data-type='llvm::BitVector &amp;' data-ref="22BlockScanned">BlockScanned</dfn>);</td></tr>
<tr><th id="110">110</th><td>  <em>void</em> <a class="decl" href="BitTracker.cpp.html#_ZN4llvm10BitTracker11runUseQueueEv" title='llvm::BitTracker::runUseQueue' data-ref="_ZN4llvm10BitTracker11runUseQueueEv" id="_ZN4llvm10BitTracker11runUseQueueEv">runUseQueue</a>();</td></tr>
<tr><th id="111">111</th><td></td></tr>
<tr><th id="112">112</th><td>  <em>const</em> <a class="type" href="#llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</a> &amp;<dfn class="decl" id="llvm::BitTracker::ME" title='llvm::BitTracker::ME' data-ref="llvm::BitTracker::ME">ME</dfn>;</td></tr>
<tr><th id="113">113</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="decl" id="llvm::BitTracker::MF" title='llvm::BitTracker::MF' data-ref="llvm::BitTracker::MF">MF</dfn>;</td></tr>
<tr><th id="114">114</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="decl" id="llvm::BitTracker::MRI" title='llvm::BitTracker::MRI' data-ref="llvm::BitTracker::MRI">MRI</dfn>;</td></tr>
<tr><th id="115">115</th><td>  <a class="typedef" href="#llvm::BitTracker::CellMapType" title='llvm::BitTracker::CellMapType' data-type='std::map&lt;unsigned int, RegisterCell&gt;' data-ref="llvm::BitTracker::CellMapType">CellMapType</a> &amp;<dfn class="decl" id="llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</dfn>;</td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td>  <a class="typedef" href="#llvm::BitTracker::EdgeSetType" title='llvm::BitTracker::EdgeSetType' data-type='std::set&lt;CFGEdge&gt;' data-ref="llvm::BitTracker::EdgeSetType">EdgeSetType</a> <dfn class="decl" id="llvm::BitTracker::EdgeExec" title='llvm::BitTracker::EdgeExec' data-ref="llvm::BitTracker::EdgeExec">EdgeExec</dfn>;         <i>// Executable flow graph edges.</i></td></tr>
<tr><th id="118">118</th><td>  <a class="typedef" href="#llvm::BitTracker::InstrSetType" title='llvm::BitTracker::InstrSetType' data-type='std::set&lt;const MachineInstr *&gt;' data-ref="llvm::BitTracker::InstrSetType">InstrSetType</a> <dfn class="decl" id="llvm::BitTracker::InstrExec" title='llvm::BitTracker::InstrExec' data-ref="llvm::BitTracker::InstrExec">InstrExec</dfn>;       <i>// Executable instructions.</i></td></tr>
<tr><th id="119">119</th><td>  <a class="type" href="#llvm::BitTracker::UseQueueType" title='llvm::BitTracker::UseQueueType' data-ref="llvm::BitTracker::UseQueueType">UseQueueType</a> <dfn class="decl" id="llvm::BitTracker::UseQ" title='llvm::BitTracker::UseQ' data-ref="llvm::BitTracker::UseQ">UseQ</dfn>;            <i>// Work queue of register uses.</i></td></tr>
<tr><th id="120">120</th><td>  <a class="typedef" href="#llvm::BitTracker::EdgeQueueType" title='llvm::BitTracker::EdgeQueueType' data-type='std::queue&lt;CFGEdge&gt;' data-ref="llvm::BitTracker::EdgeQueueType">EdgeQueueType</a> <dfn class="decl" id="llvm::BitTracker::FlowQ" title='llvm::BitTracker::FlowQ' data-ref="llvm::BitTracker::FlowQ">FlowQ</dfn>;          <i>// Work queue of CFG edges.</i></td></tr>
<tr><th id="121">121</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet">DenseSet</a>&lt;<em>unsigned</em>&gt; <dfn class="decl" id="llvm::BitTracker::ReachedBB" title='llvm::BitTracker::ReachedBB' data-ref="llvm::BitTracker::ReachedBB">ReachedBB</dfn>; <i>// Cache of reached blocks.</i></td></tr>
<tr><th id="122">122</th><td>  <em>bool</em> <dfn class="decl" id="llvm::BitTracker::Trace" title='llvm::BitTracker::Trace' data-ref="llvm::BitTracker::Trace">Trace</dfn>;                   <i>// Enable tracing for debugging.</i></td></tr>
<tr><th id="123">123</th><td>};</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><i>// Abstraction of a reference to bit at position Pos from a register Reg.</i></td></tr>
<tr><th id="126">126</th><td><b>struct</b> <a class="type" href="#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<dfn class="type def" id="llvm::BitTracker::BitRef" title='llvm::BitTracker::BitRef' data-ref="llvm::BitTracker::BitRef">BitRef</dfn> {</td></tr>
<tr><th id="127">127</th><td>  <dfn class="decl def" id="_ZN4llvm10BitTracker6BitRefC1Ejt" title='llvm::BitTracker::BitRef::BitRef' data-ref="_ZN4llvm10BitTracker6BitRefC1Ejt">BitRef</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="23R" title='R' data-type='unsigned int' data-ref="23R">R</dfn> = <var>0</var>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="24P" title='P' data-type='uint16_t' data-ref="24P">P</dfn> = <var>0</var>) : <a class="member" href="#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a>(<a class="local col3 ref" href="#23R" title='R' data-ref="23R">R</a>), <a class="member" href="#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a>(<a class="local col4 ref" href="#24P" title='P' data-ref="24P">P</a>) {}</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10BitTracker6BitRefeqERKS1_" title='llvm::BitTracker::BitRef::operator==' data-ref="_ZNK4llvm10BitTracker6BitRefeqERKS1_"><b>operator</b>==</dfn> (<em>const</em> <a class="type" href="#llvm::BitTracker::BitRef" title='llvm::BitTracker::BitRef' data-ref="llvm::BitTracker::BitRef">BitRef</a> &amp;<dfn class="local col5 decl" id="25BR" title='BR' data-type='const llvm::BitTracker::BitRef &amp;' data-ref="25BR">BR</dfn>) <em>const</em> {</td></tr>
<tr><th id="130">130</th><td>    <i>// If Reg is 0, disregard Pos.</i></td></tr>
<tr><th id="131">131</th><td>    <b>return</b> <a class="member" href="#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> == <a class="local col5 ref" href="#25BR" title='BR' data-ref="25BR">BR</a>.<a class="member" href="#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> &amp;&amp; (<a class="member" href="#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> == <var>0</var> || <a class="member" href="#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a> == <a class="local col5 ref" href="#25BR" title='BR' data-ref="25BR">BR</a>.<a class="member" href="#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a>);</td></tr>
<tr><th id="132">132</th><td>  }</td></tr>
<tr><th id="133">133</th><td></td></tr>
<tr><th id="134">134</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</dfn>;</td></tr>
<tr><th id="135">135</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</dfn>;</td></tr>
<tr><th id="136">136</th><td>};</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><i>// Abstraction of a register reference in MachineOperand.  It contains the</i></td></tr>
<tr><th id="139">139</th><td><i>// register number and the subregister index.</i></td></tr>
<tr><th id="140">140</th><td><b>struct</b> <a class="type" href="#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<dfn class="type def" id="llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</dfn> {</td></tr>
<tr><th id="141">141</th><td>  <dfn class="decl def" id="_ZN4llvm10BitTracker11RegisterRefC1Ejj" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1Ejj">RegisterRef</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="26R" title='R' data-type='unsigned int' data-ref="26R">R</dfn> = <var>0</var>, <em>unsigned</em> <dfn class="local col7 decl" id="27S" title='S' data-type='unsigned int' data-ref="27S">S</dfn> = <var>0</var>)</td></tr>
<tr><th id="142">142</th><td>    : <a class="member" href="#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>(<a class="local col6 ref" href="#26R" title='R' data-ref="26R">R</a>), <a class="member" href="#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a>(<a class="local col7 ref" href="#27S" title='S' data-ref="27S">S</a>) {}</td></tr>
<tr><th id="143">143</th><td>  <dfn class="decl def" id="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE" title='llvm::BitTracker::RegisterRef::RegisterRef' data-ref="_ZN4llvm10BitTracker11RegisterRefC1ERKNS_14MachineOperandE">RegisterRef</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="28MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="28MO">MO</dfn>)</td></tr>
<tr><th id="144">144</th><td>      : <a class="member" href="#llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</a>(<a class="local col8 ref" href="#28MO" title='MO' data-ref="28MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()), <a class="member" href="#llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</a>(<a class="local col8 ref" href="#28MO" title='MO' data-ref="28MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>()) {}</td></tr>
<tr><th id="145">145</th><td></td></tr>
<tr><th id="146">146</th><td>  <em>unsigned</em> <dfn class="decl" id="llvm::BitTracker::RegisterRef::Reg" title='llvm::BitTracker::RegisterRef::Reg' data-ref="llvm::BitTracker::RegisterRef::Reg">Reg</dfn>, <dfn class="decl" id="llvm::BitTracker::RegisterRef::Sub" title='llvm::BitTracker::RegisterRef::Sub' data-ref="llvm::BitTracker::RegisterRef::Sub">Sub</dfn>;</td></tr>
<tr><th id="147">147</th><td>};</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><i>// Value that a single bit can take.  This is outside of the context of</i></td></tr>
<tr><th id="150">150</th><td><i>// any register, it is more of an abstraction of the two-element set of</i></td></tr>
<tr><th id="151">151</th><td><i>// possible bit values.  One extension here is the "Ref" type, which</i></td></tr>
<tr><th id="152">152</th><td><i>// indicates that this bit takes the same value as the bit described by</i></td></tr>
<tr><th id="153">153</th><td><i>// RefInfo.</i></td></tr>
<tr><th id="154">154</th><td><b>struct</b> <a class="type" href="#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<dfn class="type def" id="llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</dfn> {</td></tr>
<tr><th id="155">155</th><td>  <b>enum</b> <dfn class="type def" id="llvm::BitTracker::BitValue::ValueType" title='llvm::BitTracker::BitValue::ValueType' data-ref="llvm::BitTracker::BitValue::ValueType">ValueType</dfn> {</td></tr>
<tr><th id="156">156</th><td>    <dfn class="enum" id="llvm::BitTracker::BitValue::ValueType::Top" title='llvm::BitTracker::BitValue::ValueType::Top' data-ref="llvm::BitTracker::BitValue::ValueType::Top">Top</dfn>,    <i>// Bit not yet defined.</i></td></tr>
<tr><th id="157">157</th><td>    <dfn class="enum" id="llvm::BitTracker::BitValue::ValueType::Zero" title='llvm::BitTracker::BitValue::ValueType::Zero' data-ref="llvm::BitTracker::BitValue::ValueType::Zero">Zero</dfn>,   <i>// Bit = 0.</i></td></tr>
<tr><th id="158">158</th><td>    <dfn class="enum" id="llvm::BitTracker::BitValue::ValueType::One" title='llvm::BitTracker::BitValue::ValueType::One' data-ref="llvm::BitTracker::BitValue::ValueType::One">One</dfn>,    <i>// Bit = 1.</i></td></tr>
<tr><th id="159">159</th><td>    <dfn class="enum" id="llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</dfn>     <i>// Bit value same as the one described in RefI.</i></td></tr>
<tr><th id="160">160</th><td>    <i>// Conceptually, there is no explicit "bottom" value: the lattice's</i></td></tr>
<tr><th id="161">161</th><td><i>    // bottom will be expressed as a "ref to itself", which, in the context</i></td></tr>
<tr><th id="162">162</th><td><i>    // of registers, could be read as "this value of this bit is defined by</i></td></tr>
<tr><th id="163">163</th><td><i>    // this bit".</i></td></tr>
<tr><th id="164">164</th><td><i>    // The ordering is:</i></td></tr>
<tr><th id="165">165</th><td><i>    //   x &lt;= Top,</i></td></tr>
<tr><th id="166">166</th><td><i>    //   Self &lt;= x, where "Self" is "ref to itself".</i></td></tr>
<tr><th id="167">167</th><td><i>    // This makes the value lattice different for each virtual register</i></td></tr>
<tr><th id="168">168</th><td><i>    // (even for each bit in the same virtual register), since the "bottom"</i></td></tr>
<tr><th id="169">169</th><td><i>    // for one register will be a simple "ref" for another register.</i></td></tr>
<tr><th id="170">170</th><td><i>    // Since we do not store the "Self" bit and register number, the meet</i></td></tr>
<tr><th id="171">171</th><td><i>    // operation will need to take it as a parameter.</i></td></tr>
<tr><th id="172">172</th><td><i>    //</i></td></tr>
<tr><th id="173">173</th><td><i>    // In practice there is a special case for values that are not associa-</i></td></tr>
<tr><th id="174">174</th><td><i>    // ted with any specific virtual register. An example would be a value</i></td></tr>
<tr><th id="175">175</th><td><i>    // corresponding to a bit of a physical register, or an intermediate</i></td></tr>
<tr><th id="176">176</th><td><i>    // value obtained in some computation (such as instruction evaluation).</i></td></tr>
<tr><th id="177">177</th><td><i>    // Such cases are identical to the usual Ref type, but the register</i></td></tr>
<tr><th id="178">178</th><td><i>    // number is 0. In such case the Pos field of the reference is ignored.</i></td></tr>
<tr><th id="179">179</th><td><i>    //</i></td></tr>
<tr><th id="180">180</th><td><i>    // What is worthy of notice is that in value V (that is a "ref"), as long</i></td></tr>
<tr><th id="181">181</th><td><i>    // as the RefI.Reg is not 0, it may actually be the same register as the</i></td></tr>
<tr><th id="182">182</th><td><i>    // one in which V will be contained.  If the RefI.Pos refers to the posi-</i></td></tr>
<tr><th id="183">183</th><td><i>    // tion of V, then V is assumed to be "bottom" (as a "ref to itself"),</i></td></tr>
<tr><th id="184">184</th><td><i>    // otherwise V is taken to be identical to the referenced bit of the</i></td></tr>
<tr><th id="185">185</th><td><i>    // same register.</i></td></tr>
<tr><th id="186">186</th><td><i>    // If RefI.Reg is 0, however, such a reference to the same register is</i></td></tr>
<tr><th id="187">187</th><td><i>    // not possible.  Any value V that is a "ref", and whose RefI.Reg is 0</i></td></tr>
<tr><th id="188">188</th><td><i>    // is treated as "bottom".</i></td></tr>
<tr><th id="189">189</th><td>  };</td></tr>
<tr><th id="190">190</th><td>  <a class="type" href="#llvm::BitTracker::BitValue::ValueType" title='llvm::BitTracker::BitValue::ValueType' data-ref="llvm::BitTracker::BitValue::ValueType">ValueType</a> <dfn class="decl" id="llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</dfn>;</td></tr>
<tr><th id="191">191</th><td>  <a class="type" href="#llvm::BitTracker::BitRef" title='llvm::BitTracker::BitRef' data-ref="llvm::BitTracker::BitRef">BitRef</a> <dfn class="decl" id="llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</dfn>;</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td>  <dfn class="decl def" id="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE">BitValue</dfn>(<a class="type" href="#llvm::BitTracker::BitValue::ValueType" title='llvm::BitTracker::BitValue::ValueType' data-ref="llvm::BitTracker::BitValue::ValueType">ValueType</a> <dfn class="local col9 decl" id="29T" title='T' data-type='llvm::BitTracker::BitValue::ValueType' data-ref="29T">T</dfn> = <a class="enum" href="#llvm::BitTracker::BitValue::ValueType::Top" title='llvm::BitTracker::BitValue::ValueType::Top' data-ref="llvm::BitTracker::BitValue::ValueType::Top">Top</a>) : <a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a>(<a class="local col9 ref" href="#29T" title='T' data-ref="29T">T</a>) {}</td></tr>
<tr><th id="194">194</th><td>  <dfn class="decl def" id="_ZN4llvm10BitTracker8BitValueC1Eb" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1Eb">BitValue</dfn>(<em>bool</em> <dfn class="local col0 decl" id="30B" title='B' data-type='bool' data-ref="30B">B</dfn>) : <a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a>(<a class="local col0 ref" href="#30B" title='B' data-ref="30B">B</a> ? <a class="enum" href="#llvm::BitTracker::BitValue::ValueType::One" title='llvm::BitTracker::BitValue::ValueType::One' data-ref="llvm::BitTracker::BitValue::ValueType::One">One</a> : <a class="enum" href="#llvm::BitTracker::BitValue::ValueType::Zero" title='llvm::BitTracker::BitValue::ValueType::Zero' data-ref="llvm::BitTracker::BitValue::ValueType::Zero">Zero</a>) {}</td></tr>
<tr><th id="195">195</th><td>  <dfn class="decl def" id="_ZN4llvm10BitTracker8BitValueC1Ejt" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1Ejt">BitValue</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="31Reg" title='Reg' data-type='unsigned int' data-ref="31Reg">Reg</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="32Pos" title='Pos' data-type='uint16_t' data-ref="32Pos">Pos</dfn>) : <a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a>(<a class="enum" href="#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a>), <a class="member" href="#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a><a class="ref" href="#_ZN4llvm10BitTracker6BitRefC1Ejt" title='llvm::BitTracker::BitRef::BitRef' data-ref="_ZN4llvm10BitTracker6BitRefC1Ejt">(</a><a class="local col1 ref" href="#31Reg" title='Reg' data-ref="31Reg">Reg</a>, <a class="local col2 ref" href="#32Pos" title='Pos' data-ref="32Pos">Pos</a>) {}</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10BitTracker8BitValueeqERKS1_" title='llvm::BitTracker::BitValue::operator==' data-ref="_ZNK4llvm10BitTracker8BitValueeqERKS1_"><b>operator</b>==</dfn> (<em>const</em> <a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col3 decl" id="33V" title='V' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="33V">V</dfn>) <em>const</em> {</td></tr>
<tr><th id="198">198</th><td>    <b>if</b> (<a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> != <a class="local col3 ref" href="#33V" title='V' data-ref="33V">V</a>.<a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a>)</td></tr>
<tr><th id="199">199</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="200">200</th><td>    <b>if</b> (<a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="enum" href="#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a> &amp;&amp; !(<a class="member" href="#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a> <a class="ref" href="#_ZNK4llvm10BitTracker6BitRefeqERKS1_" title='llvm::BitTracker::BitRef::operator==' data-ref="_ZNK4llvm10BitTracker6BitRefeqERKS1_">==</a> <a class="local col3 ref" href="#33V" title='V' data-ref="33V">V</a>.<a class="member" href="#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>))</td></tr>
<tr><th id="201">201</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="202">202</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="203">203</th><td>  }</td></tr>
<tr><th id="204">204</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10BitTracker8BitValueneERKS1_" title='llvm::BitTracker::BitValue::operator!=' data-ref="_ZNK4llvm10BitTracker8BitValueneERKS1_"><b>operator</b>!=</dfn> (<em>const</em> <a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col4 decl" id="34V" title='V' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="34V">V</dfn>) <em>const</em> {</td></tr>
<tr><th id="205">205</th><td>    <b>return</b> !<a class="member" href="#_ZNK4llvm10BitTracker8BitValueeqERKS1_" title='llvm::BitTracker::BitValue::operator==' data-ref="_ZNK4llvm10BitTracker8BitValueeqERKS1_"><b>operator</b>==</a>(<a class="local col4 ref" href="#34V" title='V' data-ref="34V">V</a>);</td></tr>
<tr><th id="206">206</th><td>  }</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10BitTracker8BitValue2isEj" title='llvm::BitTracker::BitValue::is' data-ref="_ZNK4llvm10BitTracker8BitValue2isEj">is</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="35T" title='T' data-type='unsigned int' data-ref="35T">T</dfn>) <em>const</em> {</td></tr>
<tr><th id="209">209</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (T == 0 || T == 1) ? void (0) : __assert_fail (&quot;T == 0 || T == 1&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.h&quot;, 209, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#35T" title='T' data-ref="35T">T</a> == <var>0</var> || <a class="local col5 ref" href="#35T" title='T' data-ref="35T">T</a> == <var>1</var>);</td></tr>
<tr><th id="210">210</th><td>    <b>return</b> <a class="local col5 ref" href="#35T" title='T' data-ref="35T">T</a> == <var>0</var> ? <a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="enum" href="#llvm::BitTracker::BitValue::ValueType::Zero" title='llvm::BitTracker::BitValue::ValueType::Zero' data-ref="llvm::BitTracker::BitValue::ValueType::Zero">Zero</a></td></tr>
<tr><th id="211">211</th><td>                  : (<a class="local col5 ref" href="#35T" title='T' data-ref="35T">T</a> == <var>1</var> ? <a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="enum" href="#llvm::BitTracker::BitValue::ValueType::One" title='llvm::BitTracker::BitValue::ValueType::One' data-ref="llvm::BitTracker::BitValue::ValueType::One">One</a> : <b>false</b>);</td></tr>
<tr><th id="212">212</th><td>  }</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <i>// The "meet" operation is the "." operation in a semilattice (L, ., T, B):</i></td></tr>
<tr><th id="215">215</th><td><i>  // (1)  x.x = x</i></td></tr>
<tr><th id="216">216</th><td><i>  // (2)  x.y = y.x</i></td></tr>
<tr><th id="217">217</th><td><i>  // (3)  x.(y.z) = (x.y).z</i></td></tr>
<tr><th id="218">218</th><td><i>  // (4)  x.T = x  (i.e. T = "top")</i></td></tr>
<tr><th id="219">219</th><td><i>  // (5)  x.B = B  (i.e. B = "bottom")</i></td></tr>
<tr><th id="220">220</th><td><i>  //</i></td></tr>
<tr><th id="221">221</th><td><i>  // This "meet" function will update the value of the "*this" object with</i></td></tr>
<tr><th id="222">222</th><td><i>  // the newly calculated one, and return "true" if the value of *this has</i></td></tr>
<tr><th id="223">223</th><td><i>  // changed, and "false" otherwise.</i></td></tr>
<tr><th id="224">224</th><td><i>  // To prove that it satisfies the conditions (1)-(5), it is sufficient</i></td></tr>
<tr><th id="225">225</th><td><i>  // to show that a relation</i></td></tr>
<tr><th id="226">226</th><td><i>  //   x &lt;= y  &lt;=&gt;  x.y = x</i></td></tr>
<tr><th id="227">227</th><td><i>  // defines a partial order (i.e. that "meet" is same as "infimum").</i></td></tr>
<tr><th id="228">228</th><td>  <em>bool</em> <dfn class="decl def" id="_ZN4llvm10BitTracker8BitValue4meetERKS1_RKNS0_6BitRefE" title='llvm::BitTracker::BitValue::meet' data-ref="_ZN4llvm10BitTracker8BitValue4meetERKS1_RKNS0_6BitRefE">meet</dfn>(<em>const</em> <a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col6 decl" id="36V" title='V' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="36V">V</dfn>, <em>const</em> <a class="type" href="#llvm::BitTracker::BitRef" title='llvm::BitTracker::BitRef' data-ref="llvm::BitTracker::BitRef">BitRef</a> &amp;<dfn class="local col7 decl" id="37Self" title='Self' data-type='const llvm::BitTracker::BitRef &amp;' data-ref="37Self">Self</dfn>) {</td></tr>
<tr><th id="229">229</th><td>    <i>// First, check the cases where there is nothing to be done.</i></td></tr>
<tr><th id="230">230</th><td>    <b>if</b> (<a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="enum" href="#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a> &amp;&amp; <a class="member" href="#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a> <a class="ref" href="#_ZNK4llvm10BitTracker6BitRefeqERKS1_" title='llvm::BitTracker::BitRef::operator==' data-ref="_ZNK4llvm10BitTracker6BitRefeqERKS1_">==</a> <a class="local col7 ref" href="#37Self" title='Self' data-ref="37Self">Self</a>)    <i>// Bottom.meet(V) = Bottom (i.e. This)</i></td></tr>
<tr><th id="231">231</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="232">232</th><td>    <b>if</b> (<a class="local col6 ref" href="#36V" title='V' data-ref="36V">V</a>.<a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="enum" href="#llvm::BitTracker::BitValue::ValueType::Top" title='llvm::BitTracker::BitValue::ValueType::Top' data-ref="llvm::BitTracker::BitValue::ValueType::Top">Top</a>)                  <i>// This.meet(Top) = This</i></td></tr>
<tr><th id="233">233</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="234">234</th><td>    <b>if</b> (*<b>this</b> <a class="member" href="#_ZNK4llvm10BitTracker8BitValueeqERKS1_" title='llvm::BitTracker::BitValue::operator==' data-ref="_ZNK4llvm10BitTracker8BitValueeqERKS1_">==</a> <a class="local col6 ref" href="#36V" title='V' data-ref="36V">V</a>)                     <i>// This.meet(This) = This</i></td></tr>
<tr><th id="235">235</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>    <i>// At this point, we know that the value of "this" will change.</i></td></tr>
<tr><th id="238">238</th><td><i>    // If it is Top, it will become the same as V, otherwise it will</i></td></tr>
<tr><th id="239">239</th><td><i>    // become "bottom" (i.e. Self).</i></td></tr>
<tr><th id="240">240</th><td>    <b>if</b> (<a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="enum" href="#llvm::BitTracker::BitValue::ValueType::Top" title='llvm::BitTracker::BitValue::ValueType::Top' data-ref="llvm::BitTracker::BitValue::ValueType::Top">Top</a>) {</td></tr>
<tr><th id="241">241</th><td>      <a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> = <a class="local col6 ref" href="#36V" title='V' data-ref="36V">V</a>.<a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a>;</td></tr>
<tr><th id="242">242</th><td>      <a class="member" href="#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a> <a class="ref" href="#126" title='llvm::BitTracker::BitRef::operator=' data-ref="_ZN4llvm10BitTracker6BitRefaSERKS1_">=</a> <a class="local col6 ref" href="#36V" title='V' data-ref="36V">V</a>.<a class="member" href="#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>;  <i>// This may be irrelevant, but copy anyway.</i></td></tr>
<tr><th id="243">243</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="244">244</th><td>    }</td></tr>
<tr><th id="245">245</th><td>    <i>// Become "bottom".</i></td></tr>
<tr><th id="246">246</th><td>    <a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> = <a class="enum" href="#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a>;</td></tr>
<tr><th id="247">247</th><td>    <a class="member" href="#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a> <a class="ref" href="#126" title='llvm::BitTracker::BitRef::operator=' data-ref="_ZN4llvm10BitTracker6BitRefaSERKS1_">=</a> <a class="local col7 ref" href="#37Self" title='Self' data-ref="37Self">Self</a>;</td></tr>
<tr><th id="248">248</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="249">249</th><td>  }</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td>  <i>// Create a reference to the bit value V.</i></td></tr>
<tr><th id="252">252</th><td>  <em>static</em> <a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> <a class="decl" href="#_ZN4llvm10BitTracker8BitValue3refERKS1_" title='llvm::BitTracker::BitValue::ref' data-ref="_ZN4llvm10BitTracker8BitValue3refERKS1_">ref</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col8 decl" id="38V" title='V' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="38V">V</dfn>);</td></tr>
<tr><th id="253">253</th><td>  <i>// Create a "self".</i></td></tr>
<tr><th id="254">254</th><td>  <em>static</em> <a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> <a class="decl" href="#_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE" title='llvm::BitTracker::BitValue::self' data-ref="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE">self</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::BitRef" title='llvm::BitTracker::BitRef' data-ref="llvm::BitTracker::BitRef">BitRef</a> &amp;<dfn class="local col9 decl" id="39Self" title='Self' data-type='const llvm::BitTracker::BitRef &amp;' data-ref="39Self">Self</dfn> = <a class="type" href="#llvm::BitTracker::BitRef" title='llvm::BitTracker::BitRef' data-ref="llvm::BitTracker::BitRef">BitRef</a><a class="ref" href="#_ZN4llvm10BitTracker6BitRefC1Ejt" title='llvm::BitTracker::BitRef::BitRef' data-ref="_ZN4llvm10BitTracker6BitRefC1Ejt">(</a>));</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10BitTracker8BitValue3numEv" title='llvm::BitTracker::BitValue::num' data-ref="_ZNK4llvm10BitTracker8BitValue3numEv">num</dfn>() <em>const</em> {</td></tr>
<tr><th id="257">257</th><td>    <b>return</b> <a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="enum" href="#llvm::BitTracker::BitValue::ValueType::Zero" title='llvm::BitTracker::BitValue::ValueType::Zero' data-ref="llvm::BitTracker::BitValue::ValueType::Zero">Zero</a> || <a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="enum" href="#llvm::BitTracker::BitValue::ValueType::One" title='llvm::BitTracker::BitValue::ValueType::One' data-ref="llvm::BitTracker::BitValue::ValueType::One">One</a>;</td></tr>
<tr><th id="258">258</th><td>  }</td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td>  <dfn class="decl def" id="_ZNK4llvm10BitTracker8BitValuecvbEv" title='llvm::BitTracker::BitValue::operator bool' data-ref="_ZNK4llvm10BitTracker8BitValuecvbEv"><b>operator</b> <em>bool</em></dfn>() <em>const</em> {</td></tr>
<tr><th id="261">261</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Type == Zero || Type == One) ? void (0) : __assert_fail (&quot;Type == Zero || Type == One&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.h&quot;, 261, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="enum" href="#llvm::BitTracker::BitValue::ValueType::Zero" title='llvm::BitTracker::BitValue::ValueType::Zero' data-ref="llvm::BitTracker::BitValue::ValueType::Zero">Zero</a> || <a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="enum" href="#llvm::BitTracker::BitValue::ValueType::One" title='llvm::BitTracker::BitValue::ValueType::One' data-ref="llvm::BitTracker::BitValue::ValueType::One">One</a>);</td></tr>
<tr><th id="262">262</th><td>    <b>return</b> <a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> == <a class="enum" href="#llvm::BitTracker::BitValue::ValueType::One" title='llvm::BitTracker::BitValue::ValueType::One' data-ref="llvm::BitTracker::BitValue::ValueType::One">One</a>;</td></tr>
<tr><th id="263">263</th><td>  }</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <b>friend</b> <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<a class="decl" href="BitTracker.cpp.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker8BitValueE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker8BitValueE" id="_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker8BitValueE"><b>operator</b>&lt;&lt;</a>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col0 decl" id="40OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="40OS">OS</dfn>, <em>const</em> <a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col1 decl" id="41BV" title='BV' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="41BV">BV</dfn>);</td></tr>
<tr><th id="266">266</th><td>};</td></tr>
<tr><th id="267">267</th><td></td></tr>
<tr><th id="268">268</th><td><i>// This operation must be idempotent, i.e. ref(ref(V)) == ref(V).</i></td></tr>
<tr><th id="269">269</th><td><b>inline</b> <a class="type" href="#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a></td></tr>
<tr><th id="270">270</th><td><a class="type" href="#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker8BitValue3refERKS1_" title='llvm::BitTracker::BitValue::ref' data-ref="_ZN4llvm10BitTracker8BitValue3refERKS1_">ref</dfn>(<em>const</em> <a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col2 decl" id="42V" title='V' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="42V">V</dfn>) {</td></tr>
<tr><th id="271">271</th><td>  <b>if</b> (<a class="local col2 ref" href="#42V" title='V' data-ref="42V">V</a>.<a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a> != <a class="enum" href="#llvm::BitTracker::BitValue::ValueType::Ref" title='llvm::BitTracker::BitValue::ValueType::Ref' data-ref="llvm::BitTracker::BitValue::ValueType::Ref">Ref</a>)</td></tr>
<tr><th id="272">272</th><td>    <b>return</b> <a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a><a class="ref" href="#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE">(</a><a class="local col2 ref" href="#42V" title='V' data-ref="42V">V</a>.<a class="member" href="#llvm::BitTracker::BitValue::Type" title='llvm::BitTracker::BitValue::Type' data-ref="llvm::BitTracker::BitValue::Type">Type</a>);</td></tr>
<tr><th id="273">273</th><td>  <b>if</b> (<a class="local col2 ref" href="#42V" title='V' data-ref="42V">V</a>.<a class="member" href="#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a> != <var>0</var>)</td></tr>
<tr><th id="274">274</th><td>    <b>return</b> <a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a><a class="ref" href="#_ZN4llvm10BitTracker8BitValueC1Ejt" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1Ejt">(</a><a class="local col2 ref" href="#42V" title='V' data-ref="42V">V</a>.<a class="member" href="#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a>, <a class="local col2 ref" href="#42V" title='V' data-ref="42V">V</a>.<a class="member" href="#llvm::BitTracker::BitValue::RefI" title='llvm::BitTracker::BitValue::RefI' data-ref="llvm::BitTracker::BitValue::RefI">RefI</a>.<a class="ref" href="#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a>);</td></tr>
<tr><th id="275">275</th><td>  <b>return</b> <a class="member" href="#_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE" title='llvm::BitTracker::BitValue::self' data-ref="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE">self</a>();</td></tr>
<tr><th id="276">276</th><td>}</td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><b>inline</b> <a class="type" href="#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a></td></tr>
<tr><th id="279">279</th><td><a class="type" href="#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE" title='llvm::BitTracker::BitValue::self' data-ref="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE">self</dfn>(<em>const</em> <a class="type" href="#llvm::BitTracker::BitRef" title='llvm::BitTracker::BitRef' data-ref="llvm::BitTracker::BitRef">BitRef</a> &amp;<dfn class="local col3 decl" id="43Self" title='Self' data-type='const llvm::BitTracker::BitRef &amp;' data-ref="43Self">Self</dfn>) {</td></tr>
<tr><th id="280">280</th><td>  <b>return</b> <a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a><a class="ref" href="#_ZN4llvm10BitTracker8BitValueC1Ejt" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1Ejt">(</a><a class="local col3 ref" href="#43Self" title='Self' data-ref="43Self">Self</a>.<a class="ref" href="#llvm::BitTracker::BitRef::Reg" title='llvm::BitTracker::BitRef::Reg' data-ref="llvm::BitTracker::BitRef::Reg">Reg</a>, <a class="local col3 ref" href="#43Self" title='Self' data-ref="43Self">Self</a>.<a class="ref" href="#llvm::BitTracker::BitRef::Pos" title='llvm::BitTracker::BitRef::Pos' data-ref="llvm::BitTracker::BitRef::Pos">Pos</a>);</td></tr>
<tr><th id="281">281</th><td>}</td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><i>// A sequence of bits starting from index B up to and including index E.</i></td></tr>
<tr><th id="284">284</th><td><i>// If E &lt; B, the mask represents two sections: [0..E] and [B..W) where</i></td></tr>
<tr><th id="285">285</th><td><i>// W is the width of the register.</i></td></tr>
<tr><th id="286">286</th><td><b>struct</b> <a class="type" href="#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<dfn class="type def" id="llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask">BitMask</dfn> {</td></tr>
<tr><th id="287">287</th><td>  <dfn class="decl" id="_ZN4llvm10BitTracker7BitMaskC1Ev" title='llvm::BitTracker::BitMask::BitMask' data-ref="_ZN4llvm10BitTracker7BitMaskC1Ev">BitMask</dfn>() = <b>default</b>;</td></tr>
<tr><th id="288">288</th><td>  <dfn class="decl def" id="_ZN4llvm10BitTracker7BitMaskC1Ett" title='llvm::BitTracker::BitMask::BitMask' data-ref="_ZN4llvm10BitTracker7BitMaskC1Ett">BitMask</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="44b" title='b' data-type='uint16_t' data-ref="44b">b</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="45e" title='e' data-type='uint16_t' data-ref="45e">e</dfn>) : <a class="member" href="#llvm::BitTracker::BitMask::B" title='llvm::BitTracker::BitMask::B' data-ref="llvm::BitTracker::BitMask::B">B</a>(<a class="local col4 ref" href="#44b" title='b' data-ref="44b">b</a>), <a class="member" href="#llvm::BitTracker::BitMask::E" title='llvm::BitTracker::BitMask::E' data-ref="llvm::BitTracker::BitMask::E">E</a>(<a class="local col5 ref" href="#45e" title='e' data-ref="45e">e</a>) {}</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_ZNK4llvm10BitTracker7BitMask5firstEv" title='llvm::BitTracker::BitMask::first' data-ref="_ZNK4llvm10BitTracker7BitMask5firstEv">first</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::BitTracker::BitMask::B" title='llvm::BitTracker::BitMask::B' data-ref="llvm::BitTracker::BitMask::B">B</a>; }</td></tr>
<tr><th id="291">291</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_ZNK4llvm10BitTracker7BitMask4lastEv" title='llvm::BitTracker::BitMask::last' data-ref="_ZNK4llvm10BitTracker7BitMask4lastEv">last</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::BitTracker::BitMask::E" title='llvm::BitTracker::BitMask::E' data-ref="llvm::BitTracker::BitMask::E">E</a>; }</td></tr>
<tr><th id="292">292</th><td></td></tr>
<tr><th id="293">293</th><td><b>private</b>:</td></tr>
<tr><th id="294">294</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::BitTracker::BitMask::B" title='llvm::BitTracker::BitMask::B' data-ref="llvm::BitTracker::BitMask::B">B</dfn> = <var>0</var>;</td></tr>
<tr><th id="295">295</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="llvm::BitTracker::BitMask::E" title='llvm::BitTracker::BitMask::E' data-ref="llvm::BitTracker::BitMask::E">E</dfn> = <var>0</var>;</td></tr>
<tr><th id="296">296</th><td>};</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><i>// Representation of a register: a list of BitValues.</i></td></tr>
<tr><th id="299">299</th><td><b>struct</b> <a class="type" href="#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<dfn class="type def" id="llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</dfn> {</td></tr>
<tr><th id="300">300</th><td>  <dfn class="decl def" id="_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">RegisterCell</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="46Width" title='Width' data-type='uint16_t' data-ref="46Width">Width</dfn> = <a class="member" href="#llvm::BitTracker::RegisterCell::DefaultBitN" title='llvm::BitTracker::RegisterCell::DefaultBitN' data-ref="llvm::BitTracker::RegisterCell::DefaultBitN">DefaultBitN</a>) : <a class="member" href="#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1EmRKT_" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1EmRKT_">(</a><a class="local col6 ref" href="#46Width" title='Width' data-ref="46Width">Width</a>) {}</td></tr>
<tr><th id="301">301</th><td></td></tr>
<tr><th id="302">302</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl def" id="_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</dfn>() <em>const</em> {</td></tr>
<tr><th id="303">303</th><td>    <b>return</b> <a class="member" href="#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>();</td></tr>
<tr><th id="304">304</th><td>  }</td></tr>
<tr><th id="305">305</th><td></td></tr>
<tr><th id="306">306</th><td>  <em>const</em> <a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="decl def" id="_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt"><b>operator</b>[]</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="47BitN" title='BitN' data-type='uint16_t' data-ref="47BitN">BitN</dfn>) <em>const</em> {</td></tr>
<tr><th id="307">307</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BitN &lt; Bits.size()) ? void (0) : __assert_fail (&quot;BitN &lt; Bits.size()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.h&quot;, 307, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#47BitN" title='BitN' data-ref="47BitN">BitN</a> &lt; <a class="member" href="#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>());</td></tr>
<tr><th id="308">308</th><td>    <b>return</b> <a class="member" href="#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<a class="local col7 ref" href="#47BitN" title='BitN' data-ref="47BitN">BitN</a>]</a>;</td></tr>
<tr><th id="309">309</th><td>  }</td></tr>
<tr><th id="310">310</th><td>  <a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="decl def" id="_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt"><b>operator</b>[]</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="48BitN" title='BitN' data-type='uint16_t' data-ref="48BitN">BitN</dfn>) {</td></tr>
<tr><th id="311">311</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (BitN &lt; Bits.size()) ? void (0) : __assert_fail (&quot;BitN &lt; Bits.size()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.h&quot;, 311, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#48BitN" title='BitN' data-ref="48BitN">BitN</a> &lt; <a class="member" href="#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>());</td></tr>
<tr><th id="312">312</th><td>    <b>return</b> <a class="member" href="#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col8 ref" href="#48BitN" title='BitN' data-ref="48BitN">BitN</a>]</a>;</td></tr>
<tr><th id="313">313</th><td>  }</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>  <em>bool</em> <a class="decl" href="BitTracker.cpp.html#_ZN4llvm10BitTracker12RegisterCell4meetERKS1_j" title='llvm::BitTracker::RegisterCell::meet' data-ref="_ZN4llvm10BitTracker12RegisterCell4meetERKS1_j" id="_ZN4llvm10BitTracker12RegisterCell4meetERKS1_j">meet</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col9 decl" id="49RC" title='RC' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="49RC">RC</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="50SelfR" title='SelfR' data-type='unsigned int' data-ref="50SelfR">SelfR</dfn>);</td></tr>
<tr><th id="316">316</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<a class="decl" href="BitTracker.cpp.html#_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE" title='llvm::BitTracker::RegisterCell::insert' data-ref="_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE" id="_ZN4llvm10BitTracker12RegisterCell6insertERKS1_RKNS0_7BitMaskE">insert</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col1 decl" id="51RC" title='RC' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="51RC">RC</dfn>, <em>const</em> <a class="type" href="#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask">BitMask</a> &amp;<dfn class="local col2 decl" id="52M" title='M' data-type='const llvm::BitTracker::BitMask &amp;' data-ref="52M">M</dfn>);</td></tr>
<tr><th id="317">317</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker12RegisterCell7extractERKNS0_7BitMaskE" title='llvm::BitTracker::RegisterCell::extract' data-ref="_ZNK4llvm10BitTracker12RegisterCell7extractERKNS0_7BitMaskE" id="_ZNK4llvm10BitTracker12RegisterCell7extractERKNS0_7BitMaskE">extract</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask">BitMask</a> &amp;<dfn class="local col3 decl" id="53M" title='M' data-type='const llvm::BitTracker::BitMask &amp;' data-ref="53M">M</dfn>) <em>const</em>;  <i>// Returns a new cell.</i></td></tr>
<tr><th id="318">318</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<a class="decl" href="BitTracker.cpp.html#_ZN4llvm10BitTracker12RegisterCell3rolEt" title='llvm::BitTracker::RegisterCell::rol' data-ref="_ZN4llvm10BitTracker12RegisterCell3rolEt" id="_ZN4llvm10BitTracker12RegisterCell3rolEt">rol</a>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="54Sh" title='Sh' data-type='uint16_t' data-ref="54Sh">Sh</dfn>);    <i>// Rotate left.</i></td></tr>
<tr><th id="319">319</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<a class="decl" href="BitTracker.cpp.html#_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" title='llvm::BitTracker::RegisterCell::fill' data-ref="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE" id="_ZN4llvm10BitTracker12RegisterCell4fillEttRKNS0_8BitValueE">fill</a>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="55B" title='B' data-type='uint16_t' data-ref="55B">B</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="56E" title='E' data-type='uint16_t' data-ref="56E">E</dfn>, <em>const</em> <a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a> &amp;<dfn class="local col7 decl" id="57V" title='V' data-type='const llvm::BitTracker::BitValue &amp;' data-ref="57V">V</dfn>);</td></tr>
<tr><th id="320">320</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<a class="decl" href="BitTracker.cpp.html#_ZN4llvm10BitTracker12RegisterCell3catERKS1_" title='llvm::BitTracker::RegisterCell::cat' data-ref="_ZN4llvm10BitTracker12RegisterCell3catERKS1_" id="_ZN4llvm10BitTracker12RegisterCell3catERKS1_">cat</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col8 decl" id="58RC" title='RC' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="58RC">RC</dfn>);  <i>// Concatenate.</i></td></tr>
<tr><th id="321">321</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker12RegisterCell2clEb" title='llvm::BitTracker::RegisterCell::cl' data-ref="_ZNK4llvm10BitTracker12RegisterCell2clEb" id="_ZNK4llvm10BitTracker12RegisterCell2clEb">cl</a>(<em>bool</em> <dfn class="local col9 decl" id="59B" title='B' data-type='bool' data-ref="59B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="322">322</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker12RegisterCell2ctEb" title='llvm::BitTracker::RegisterCell::ct' data-ref="_ZNK4llvm10BitTracker12RegisterCell2ctEb" id="_ZNK4llvm10BitTracker12RegisterCell2ctEb">ct</a>(<em>bool</em> <dfn class="local col0 decl" id="60B" title='B' data-type='bool' data-ref="60B">B</dfn>) <em>const</em>;</td></tr>
<tr><th id="323">323</th><td></td></tr>
<tr><th id="324">324</th><td>  <em>bool</em> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker12RegisterCelleqERKS1_" title='llvm::BitTracker::RegisterCell::operator==' data-ref="_ZNK4llvm10BitTracker12RegisterCelleqERKS1_" id="_ZNK4llvm10BitTracker12RegisterCelleqERKS1_"><b>operator</b>==</a> (<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col1 decl" id="61RC" title='RC' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="61RC">RC</dfn>) <em>const</em>;</td></tr>
<tr><th id="325">325</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm10BitTracker12RegisterCellneERKS1_" title='llvm::BitTracker::RegisterCell::operator!=' data-ref="_ZNK4llvm10BitTracker12RegisterCellneERKS1_"><b>operator</b>!=</dfn> (<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col2 decl" id="62RC" title='RC' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="62RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="326">326</th><td>    <b>return</b> !<a class="member" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker12RegisterCelleqERKS1_" title='llvm::BitTracker::RegisterCell::operator==' data-ref="_ZNK4llvm10BitTracker12RegisterCelleqERKS1_"><b>operator</b>==</a>(<a class="local col2 ref" href="#62RC" title='RC' data-ref="62RC">RC</a>);</td></tr>
<tr><th id="327">327</th><td>  }</td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>  <i>// Replace the ref-to-reg-0 bit values with the given register.</i></td></tr>
<tr><th id="330">330</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<a class="decl" href="BitTracker.cpp.html#_ZN4llvm10BitTracker12RegisterCell6regifyEj" title='llvm::BitTracker::RegisterCell::regify' data-ref="_ZN4llvm10BitTracker12RegisterCell6regifyEj" id="_ZN4llvm10BitTracker12RegisterCell6regifyEj">regify</a>(<em>unsigned</em> <dfn class="local col3 decl" id="63R" title='R' data-type='unsigned int' data-ref="63R">R</dfn>);</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>  <i>// Generate a "ref" cell for the corresponding register. In the resulting</i></td></tr>
<tr><th id="333">333</th><td><i>  // cell each bit will be described as being the same as the corresponding</i></td></tr>
<tr><th id="334">334</th><td><i>  // bit in register Reg (i.e. the cell is "defined" by register Reg).</i></td></tr>
<tr><th id="335">335</th><td>  <em>static</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="#_ZN4llvm10BitTracker12RegisterCell4selfEjt" title='llvm::BitTracker::RegisterCell::self' data-ref="_ZN4llvm10BitTracker12RegisterCell4selfEjt">self</a>(<em>unsigned</em> <dfn class="local col4 decl" id="64Reg" title='Reg' data-type='unsigned int' data-ref="64Reg">Reg</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="65Width" title='Width' data-type='uint16_t' data-ref="65Width">Width</dfn>);</td></tr>
<tr><th id="336">336</th><td>  <i>// Generate a "top" cell of given size.</i></td></tr>
<tr><th id="337">337</th><td>  <em>static</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="#_ZN4llvm10BitTracker12RegisterCell3topEt" title='llvm::BitTracker::RegisterCell::top' data-ref="_ZN4llvm10BitTracker12RegisterCell3topEt">top</a>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="66Width" title='Width' data-type='uint16_t' data-ref="66Width">Width</dfn>);</td></tr>
<tr><th id="338">338</th><td>  <i>// Generate a cell that is a "ref" to another cell.</i></td></tr>
<tr><th id="339">339</th><td>  <em>static</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="#_ZN4llvm10BitTracker12RegisterCell3refERKS1_" title='llvm::BitTracker::RegisterCell::ref' data-ref="_ZN4llvm10BitTracker12RegisterCell3refERKS1_">ref</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col7 decl" id="67C" title='C' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="67C">C</dfn>);</td></tr>
<tr><th id="340">340</th><td></td></tr>
<tr><th id="341">341</th><td><b>private</b>:</td></tr>
<tr><th id="342">342</th><td>  <i>// The DefaultBitN is here only to avoid frequent reallocation of the</i></td></tr>
<tr><th id="343">343</th><td><i>  // memory in the vector.</i></td></tr>
<tr><th id="344">344</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="decl" id="llvm::BitTracker::RegisterCell::DefaultBitN" title='llvm::BitTracker::RegisterCell::DefaultBitN' data-ref="llvm::BitTracker::RegisterCell::DefaultBitN">DefaultBitN</dfn> = <var>32</var>;</td></tr>
<tr><th id="345">345</th><td>  <b>using</b> <dfn class="typedef" id="llvm::BitTracker::RegisterCell::BitValueList" title='llvm::BitTracker::RegisterCell::BitValueList' data-type='SmallVector&lt;llvm::BitTracker::BitValue, DefaultBitN&gt;' data-ref="llvm::BitTracker::RegisterCell::BitValueList">BitValueList</dfn> = <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>, <a class="ref" href="#llvm::BitTracker::RegisterCell::DefaultBitN" title='llvm::BitTracker::RegisterCell::DefaultBitN' data-ref="llvm::BitTracker::RegisterCell::DefaultBitN">DefaultBitN</a>&gt;;</td></tr>
<tr><th id="346">346</th><td>  <a class="typedef" href="#llvm::BitTracker::RegisterCell::BitValueList" title='llvm::BitTracker::RegisterCell::BitValueList' data-type='SmallVector&lt;llvm::BitTracker::BitValue, DefaultBitN&gt;' data-ref="llvm::BitTracker::RegisterCell::BitValueList">BitValueList</a> <dfn class="decl" id="llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</dfn>;</td></tr>
<tr><th id="347">347</th><td></td></tr>
<tr><th id="348">348</th><td>  <b>friend</b> <a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<a class="decl" href="BitTracker.cpp.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker12RegisterCellE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker12RegisterCellE" id="_ZN4llvmlsERNS_11raw_ostreamERKNS_10BitTracker12RegisterCellE"><b>operator</b>&lt;&lt;</a>(<a class="type" href="../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="68OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="68OS">OS</dfn>, <em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col9 decl" id="69RC" title='RC' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="69RC">RC</dfn>);</td></tr>
<tr><th id="349">349</th><td>};</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td><b>inline</b> <em>bool</em> <a class="type" href="#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker3hasEj" title='llvm::BitTracker::has' data-ref="_ZNK4llvm10BitTracker3hasEj">has</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="70Reg" title='Reg' data-type='unsigned int' data-ref="70Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="352">352</th><td>  <b>return</b> <a class="member" href="#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col0 ref" href="#70Reg" title='Reg' data-ref="70Reg">Reg</a>) <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_iterator::operator!=' data-ref="_ZNKSt17_Rb_tree_iteratorneERKSt17_Rb_tree_iteratorIT_E">!=</a> <a class="member" href="#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>();</td></tr>
<tr><th id="353">353</th><td>}</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td><b>inline</b> <em>const</em> <a class="type" href="#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>&amp;</td></tr>
<tr><th id="356">356</th><td><a class="type" href="#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<dfn class="decl def" id="_ZNK4llvm10BitTracker6lookupEj" title='llvm::BitTracker::lookup' data-ref="_ZNK4llvm10BitTracker6lookupEj">lookup</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="71Reg" title='Reg' data-type='unsigned int' data-ref="71Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="357">357</th><td>  <a class="typedef" href="#llvm::BitTracker::CellMapType" title='llvm::BitTracker::CellMapType' data-type='std::map&lt;unsigned int, RegisterCell&gt;' data-ref="llvm::BitTracker::CellMapType">CellMapType</a>::<a class="typedef" href="../../../../../include/c++/7/bits/stl_map.h.html#std::map{unsignedint,llvm::BitTracker::RegisterCell,std::less{unsignedint},std::allocator{std::pair{constunsignedint,llvm::BitTracker::RegisterCell}}}::const_iterator" title='std::map&lt;unsigned int, llvm::BitTracker::RegisterCell, std::less&lt;unsigned int&gt;, std::allocator&lt;std::pair&lt;const unsigned int, llvm::BitTracker::RegisterCell&gt; &gt; &gt;::const_iterator' data-type='typename _Rep_type::const_iterator' data-ref="std::map{unsignedint,llvm::BitTracker::RegisterCell,std::less{unsignedint},std::allocator{std::pair{constunsignedint,llvm::BitTracker::RegisterCell}}}::const_iterator">const_iterator</a> <dfn class="local col2 decl" id="72F" title='F' data-type='CellMapType::const_iterator' data-ref="72F">F</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_const_iterator::_Rb_tree_const_iterator&lt;_Tp&gt;' data-ref="_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E"></a><a class="member" href="#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map4findERKT_" title='std::map::find' data-ref="_ZNSt3map4findERKT_">find</a>(<a class="local col1 ref" href="#71Reg" title='Reg' data-ref="71Reg">Reg</a>);</td></tr>
<tr><th id="358">358</th><td>  <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (F != Map.end()) ? void (0) : __assert_fail (&quot;F != Map.end()&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.h&quot;, 358, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#72F" title='F' data-ref="72F">F</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E" title='std::_Rb_tree_const_iterator::operator!=' data-ref="_ZNKSt23_Rb_tree_const_iteratorneERKSt23_Rb_tree_const_iteratorIT_E">!=</a> <a class="ref fake" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E" title='std::_Rb_tree_const_iterator::_Rb_tree_const_iterator&lt;_Tp&gt;' data-ref="_ZNSt23_Rb_tree_const_iteratorC1ERKSt17_Rb_tree_iteratorIT_E"></a><a class="member" href="#llvm::BitTracker::Map" title='llvm::BitTracker::Map' data-ref="llvm::BitTracker::Map">Map</a>.<a class="ref" href="../../../../../include/c++/7/bits/stl_map.h.html#_ZNSt3map3endEv" title='std::map::end' data-ref="_ZNSt3map3endEv">end</a>());</td></tr>
<tr><th id="359">359</th><td>  <b>return</b> <a class="local col2 ref" href="#72F" title='F' data-ref="72F">F</a><a class="ref" href="../../../../../include/c++/7/bits/stl_tree.h.html#_ZNKSt23_Rb_tree_const_iteratorptEv" title='std::_Rb_tree_const_iterator::operator-&gt;' data-ref="_ZNKSt23_Rb_tree_const_iteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const unsigned int, llvm::BitTracker::RegisterCell&gt;::second' data-ref="std::pair::second">second</a>;</td></tr>
<tr><th id="360">360</th><td>}</td></tr>
<tr><th id="361">361</th><td></td></tr>
<tr><th id="362">362</th><td><b>inline</b> <a class="type" href="#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a></td></tr>
<tr><th id="363">363</th><td><a class="type" href="#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker12RegisterCell4selfEjt" title='llvm::BitTracker::RegisterCell::self' data-ref="_ZN4llvm10BitTracker12RegisterCell4selfEjt">self</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="73Reg" title='Reg' data-type='unsigned int' data-ref="73Reg">Reg</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="74Width" title='Width' data-type='uint16_t' data-ref="74Width">Width</dfn>) {</td></tr>
<tr><th id="364">364</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col5 decl" id="75RC" title='RC' data-type='llvm::BitTracker::RegisterCell' data-ref="75RC">RC</dfn><a class="ref" href="#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col4 ref" href="#74Width" title='Width' data-ref="74Width">Width</a>);</td></tr>
<tr><th id="365">365</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="76i" title='i' data-type='uint16_t' data-ref="76i">i</dfn> = <var>0</var>; <a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a> &lt; <a class="local col4 ref" href="#74Width" title='Width' data-ref="74Width">Width</a>; ++<a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a>)</td></tr>
<tr><th id="366">366</th><td>    <a class="local col5 ref" href="#75RC" title='RC' data-ref="75RC">RC</a>.<a class="member" href="#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a>]</a> <a class="ref" href="#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="#_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE" title='llvm::BitTracker::BitValue::self' data-ref="_ZN4llvm10BitTracker8BitValue4selfERKNS0_6BitRefE">self</a>(<a class="type" href="#llvm::BitTracker::BitRef" title='llvm::BitTracker::BitRef' data-ref="llvm::BitTracker::BitRef">BitRef</a><a class="ref" href="#_ZN4llvm10BitTracker6BitRefC1Ejt" title='llvm::BitTracker::BitRef::BitRef' data-ref="_ZN4llvm10BitTracker6BitRefC1Ejt">(</a><a class="local col3 ref" href="#73Reg" title='Reg' data-ref="73Reg">Reg</a>, <a class="local col6 ref" href="#76i" title='i' data-ref="76i">i</a>));</td></tr>
<tr><th id="367">367</th><td>  <b>return</b> <a class="local col5 ref" href="#75RC" title='RC' data-ref="75RC">RC</a>;</td></tr>
<tr><th id="368">368</th><td>}</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><b>inline</b> <a class="type" href="#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a></td></tr>
<tr><th id="371">371</th><td><a class="type" href="#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker12RegisterCell3topEt" title='llvm::BitTracker::RegisterCell::top' data-ref="_ZN4llvm10BitTracker12RegisterCell3topEt">top</dfn>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="77Width" title='Width' data-type='uint16_t' data-ref="77Width">Width</dfn>) {</td></tr>
<tr><th id="372">372</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col8 decl" id="78RC" title='RC' data-type='llvm::BitTracker::RegisterCell' data-ref="78RC">RC</dfn><a class="ref" href="#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col7 ref" href="#77Width" title='Width' data-ref="77Width">Width</a>);</td></tr>
<tr><th id="373">373</th><td>  <b>for</b> (<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="79i" title='i' data-type='uint16_t' data-ref="79i">i</dfn> = <var>0</var>; <a class="local col9 ref" href="#79i" title='i' data-ref="79i">i</a> &lt; <a class="local col7 ref" href="#77Width" title='Width' data-ref="77Width">Width</a>; ++<a class="local col9 ref" href="#79i" title='i' data-ref="79i">i</a>)</td></tr>
<tr><th id="374">374</th><td>    <a class="local col8 ref" href="#78RC" title='RC' data-ref="78RC">RC</a>.<a class="member" href="#llvm::BitTracker::RegisterCell::Bits" title='llvm::BitTracker::RegisterCell::Bits' data-ref="llvm::BitTracker::RegisterCell::Bits">Bits</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#79i" title='i' data-ref="79i">i</a>]</a> <a class="ref" href="#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a><a class="ref" href="#_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE" title='llvm::BitTracker::BitValue::BitValue' data-ref="_ZN4llvm10BitTracker8BitValueC1ENS1_9ValueTypeE">(</a><a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="enum" href="#llvm::BitTracker::BitValue::ValueType::Top" title='llvm::BitTracker::BitValue::ValueType::Top' data-ref="llvm::BitTracker::BitValue::ValueType::Top">Top</a>);</td></tr>
<tr><th id="375">375</th><td>  <b>return</b> <a class="local col8 ref" href="#78RC" title='RC' data-ref="78RC">RC</a>;</td></tr>
<tr><th id="376">376</th><td>}</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td><b>inline</b> <a class="type" href="#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a></td></tr>
<tr><th id="379">379</th><td><a class="type" href="#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<dfn class="decl def" id="_ZN4llvm10BitTracker12RegisterCell3refERKS1_" title='llvm::BitTracker::RegisterCell::ref' data-ref="_ZN4llvm10BitTracker12RegisterCell3refERKS1_">ref</dfn>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col0 decl" id="80C" title='C' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="80C">C</dfn>) {</td></tr>
<tr><th id="380">380</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="81W" title='W' data-type='uint16_t' data-ref="81W">W</dfn> = <a class="local col0 ref" href="#80C" title='C' data-ref="80C">C</a>.<a class="member" href="#_ZNK4llvm10BitTracker12RegisterCell5widthEv" title='llvm::BitTracker::RegisterCell::width' data-ref="_ZNK4llvm10BitTracker12RegisterCell5widthEv">width</a>();</td></tr>
<tr><th id="381">381</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col2 decl" id="82RC" title='RC' data-type='llvm::BitTracker::RegisterCell' data-ref="82RC">RC</dfn><a class="ref" href="#_ZN4llvm10BitTracker12RegisterCellC1Et" title='llvm::BitTracker::RegisterCell::RegisterCell' data-ref="_ZN4llvm10BitTracker12RegisterCellC1Et">(</a><a class="local col1 ref" href="#81W" title='W' data-ref="81W">W</a>);</td></tr>
<tr><th id="382">382</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="83i" title='i' data-type='unsigned int' data-ref="83i">i</dfn> = <var>0</var>; <a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a> &lt; <a class="local col1 ref" href="#81W" title='W' data-ref="81W">W</a>; ++<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>)</td></tr>
<tr><th id="383">383</th><td>    <a class="local col2 ref" href="#82RC" title='RC' data-ref="82RC">RC</a><a class="member" href="#_ZN4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZN4llvm10BitTracker12RegisterCellixEt">[<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>]</a> <a class="ref" href="#154" title='llvm::BitTracker::BitValue::operator=' data-ref="_ZN4llvm10BitTracker8BitValueaSEOS1_">=</a> <a class="type" href="#llvm::BitTracker::BitValue" title='llvm::BitTracker::BitValue' data-ref="llvm::BitTracker::BitValue">BitValue</a>::<a class="ref" href="#_ZN4llvm10BitTracker8BitValue3refERKS1_" title='llvm::BitTracker::BitValue::ref' data-ref="_ZN4llvm10BitTracker8BitValue3refERKS1_">ref</a>(<a class="local col0 ref" href="#80C" title='C' data-ref="80C">C</a><a class="member" href="#_ZNK4llvm10BitTracker12RegisterCellixEt" title='llvm::BitTracker::RegisterCell::operator[]' data-ref="_ZNK4llvm10BitTracker12RegisterCellixEt">[<a class="local col3 ref" href="#83i" title='i' data-ref="83i">i</a>]</a>);</td></tr>
<tr><th id="384">384</th><td>  <b>return</b> <a class="local col2 ref" href="#82RC" title='RC' data-ref="82RC">RC</a>;</td></tr>
<tr><th id="385">385</th><td>}</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td><i>// A class to evaluate target's instructions and update the cell maps.</i></td></tr>
<tr><th id="388">388</th><td><i>// This is used internally by the bit tracker.  A target that wants to</i></td></tr>
<tr><th id="389">389</th><td><i>// utilize this should implement the evaluation functions (noted below)</i></td></tr>
<tr><th id="390">390</th><td><i>// in a subclass of this class.</i></td></tr>
<tr><th id="391">391</th><td><b>struct</b> <a class="type" href="#llvm::BitTracker" title='llvm::BitTracker' data-ref="llvm::BitTracker">BitTracker</a>::<dfn class="type def" id="llvm::BitTracker::MachineEvaluator" title='llvm::BitTracker::MachineEvaluator' data-ref="llvm::BitTracker::MachineEvaluator">MachineEvaluator</dfn> {</td></tr>
<tr><th id="392">392</th><td>  <dfn class="decl def" id="_ZN4llvm10BitTracker16MachineEvaluatorC1ERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoE" title='llvm::BitTracker::MachineEvaluator::MachineEvaluator' data-ref="_ZN4llvm10BitTracker16MachineEvaluatorC1ERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoE">MachineEvaluator</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col4 decl" id="84T" title='T' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="84T">T</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="85M" title='M' data-type='llvm::MachineRegisterInfo &amp;' data-ref="85M">M</dfn>)</td></tr>
<tr><th id="393">393</th><td>      : <a class="member" href="#llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI">TRI</a>(<a class="local col4 ref" href="#84T" title='T' data-ref="84T">T</a>), <a class="member" href="#llvm::BitTracker::MachineEvaluator::MRI" title='llvm::BitTracker::MachineEvaluator::MRI' data-ref="llvm::BitTracker::MachineEvaluator::MRI">MRI</a>(<a class="local col5 ref" href="#85M" title='M' data-ref="85M">M</a>) {}</td></tr>
<tr><th id="394">394</th><td>  <b>virtual</b> <dfn class="virtual decl" id="_ZN4llvm10BitTracker16MachineEvaluatorD1Ev" title='llvm::BitTracker::MachineEvaluator::~MachineEvaluator' data-ref="_ZN4llvm10BitTracker16MachineEvaluatorD1Ev">~MachineEvaluator</dfn>() = <b>default</b>;</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" title='llvm::BitTracker::MachineEvaluator::getRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE" id="_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE">getRegBitWidth</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col6 decl" id="86RR" title='RR' data-type='const llvm::BitTracker::RegisterRef &amp;' data-ref="86RR">RR</dfn>) <em>const</em>;</td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" id="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col7 decl" id="87RR" title='RR' data-type='const llvm::BitTracker::RegisterRef &amp;' data-ref="87RR">RR</dfn>, <em>const</em> <a class="typedef" href="#llvm::BitTracker::CellMapType" title='llvm::BitTracker::CellMapType' data-type='std::map&lt;unsigned int, RegisterCell&gt;' data-ref="llvm::BitTracker::CellMapType">CellMapType</a> &amp;<dfn class="local col8 decl" id="88M" title='M' data-type='const CellMapType &amp;' data-ref="88M">M</dfn>) <em>const</em>;</td></tr>
<tr><th id="399">399</th><td>  <em>void</em> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" title='llvm::BitTracker::MachineEvaluator::putCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE" id="_ZNK4llvm10BitTracker16MachineEvaluator7putCellERKNS0_11RegisterRefENS0_12RegisterCellERSt3mapIjS5_St4lessIjESaISt4pairIKjS5_EEE">putCell</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col9 decl" id="89RR" title='RR' data-type='const llvm::BitTracker::RegisterRef &amp;' data-ref="89RR">RR</dfn>, <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col0 decl" id="90RC" title='RC' data-type='llvm::BitTracker::RegisterCell' data-ref="90RC">RC</dfn>, <a class="typedef" href="#llvm::BitTracker::CellMapType" title='llvm::BitTracker::CellMapType' data-type='std::map&lt;unsigned int, RegisterCell&gt;' data-ref="llvm::BitTracker::CellMapType">CellMapType</a> &amp;<dfn class="local col1 decl" id="91M" title='M' data-type='CellMapType &amp;' data-ref="91M">M</dfn>) <em>const</em>;</td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td>  <i>// A result of any operation should use refs to the source cells, not</i></td></tr>
<tr><th id="402">402</th><td><i>  // the cells directly. This function is a convenience wrapper to quickly</i></td></tr>
<tr><th id="403">403</th><td><i>  // generate a ref for a cell corresponding to a register reference.</i></td></tr>
<tr><th id="404">404</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator6getRefERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getRef' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator6getRefERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getRef</dfn>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterRef" title='llvm::BitTracker::RegisterRef' data-ref="llvm::BitTracker::RegisterRef">RegisterRef</a> &amp;<dfn class="local col2 decl" id="92RR" title='RR' data-type='const llvm::BitTracker::RegisterRef &amp;' data-ref="92RR">RR</dfn>, <em>const</em> <a class="typedef" href="#llvm::BitTracker::CellMapType" title='llvm::BitTracker::CellMapType' data-type='std::map&lt;unsigned int, RegisterCell&gt;' data-ref="llvm::BitTracker::CellMapType">CellMapType</a> &amp;<dfn class="local col3 decl" id="93M" title='M' data-type='const CellMapType &amp;' data-ref="93M">M</dfn>) <em>const</em> {</td></tr>
<tr><th id="405">405</th><td>    <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <dfn class="local col4 decl" id="94RC" title='RC' data-type='llvm::BitTracker::RegisterCell' data-ref="94RC">RC</dfn> = <a class="member" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE" title='llvm::BitTracker::MachineEvaluator::getCell' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator7getCellERKNS0_11RegisterRefERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEE">getCell</a>(<a class="local col2 ref" href="#92RR" title='RR' data-ref="92RR">RR</a>, <a class="local col3 ref" href="#93M" title='M' data-ref="93M">M</a>);</td></tr>
<tr><th id="406">406</th><td>    <b>return</b> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a>::<a class="ref" href="#_ZN4llvm10BitTracker12RegisterCell3refERKS1_" title='llvm::BitTracker::RegisterCell::ref' data-ref="_ZN4llvm10BitTracker12RegisterCell3refERKS1_">ref</a>(<a class="local col4 ref" href="#94RC" title='RC' data-ref="94RC">RC</a>);</td></tr>
<tr><th id="407">407</th><td>  }</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <i>// Helper functions.</i></td></tr>
<tr><th id="410">410</th><td><i>  // Check if a cell is an immediate value (i.e. all bits are either 0 or 1).</i></td></tr>
<tr><th id="411">411</th><td>  <em>bool</em> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator5isIntERKNS0_12RegisterCellE" title='llvm::BitTracker::MachineEvaluator::isInt' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator5isIntERKNS0_12RegisterCellE" id="_ZNK4llvm10BitTracker16MachineEvaluator5isIntERKNS0_12RegisterCellE">isInt</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col5 decl" id="95A" title='A' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="95A">A</dfn>) <em>const</em>;</td></tr>
<tr><th id="412">412</th><td>  <i>// Convert cell to an immediate value.</i></td></tr>
<tr><th id="413">413</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator5toIntERKNS0_12RegisterCellE" title='llvm::BitTracker::MachineEvaluator::toInt' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator5toIntERKNS0_12RegisterCellE" id="_ZNK4llvm10BitTracker16MachineEvaluator5toIntERKNS0_12RegisterCellE">toInt</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col6 decl" id="96A" title='A' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="96A">A</dfn>) <em>const</em>;</td></tr>
<tr><th id="414">414</th><td></td></tr>
<tr><th id="415">415</th><td>  <i>// Generate cell from an immediate value.</i></td></tr>
<tr><th id="416">416</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt" id="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMElt">eIMM</a>(<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col7 decl" id="97V" title='V' data-type='int64_t' data-ref="97V">V</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="98W" title='W' data-type='uint16_t' data-ref="98W">W</dfn>) <em>const</em>;</td></tr>
<tr><th id="417">417</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eIMMEPKNS_11ConstantIntE" title='llvm::BitTracker::MachineEvaluator::eIMM' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMEPKNS_11ConstantIntE" id="_ZNK4llvm10BitTracker16MachineEvaluator4eIMMEPKNS_11ConstantIntE">eIMM</a>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantInt" title='llvm::ConstantInt' data-ref="llvm::ConstantInt">ConstantInt</a> *<dfn class="local col9 decl" id="99CI" title='CI' data-type='const llvm::ConstantInt *' data-ref="99CI">CI</dfn>) <em>const</em>;</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>  <i>// Arithmetic.</i></td></tr>
<tr><th id="420">420</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eADD' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_" id="_ZNK4llvm10BitTracker16MachineEvaluator4eADDERKNS0_12RegisterCellES4_">eADD</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col0 decl" id="100A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="100A1">A1</dfn>, <em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col1 decl" id="101A2" title='A2' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="101A2">A2</dfn>) <em>const</em>;</td></tr>
<tr><th id="421">421</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eSUB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_" id="_ZNK4llvm10BitTracker16MachineEvaluator4eSUBERKNS0_12RegisterCellES4_">eSUB</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col2 decl" id="102A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="102A1">A1</dfn>, <em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col3 decl" id="103A2" title='A2' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="103A2">A2</dfn>) <em>const</em>;</td></tr>
<tr><th id="422">422</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_" id="_ZNK4llvm10BitTracker16MachineEvaluator4eMLSERKNS0_12RegisterCellES4_">eMLS</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col4 decl" id="104A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="104A1">A1</dfn>, <em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col5 decl" id="105A2" title='A2' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="105A2">A2</dfn>) <em>const</em>;</td></tr>
<tr><th id="423">423</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eMLUERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eMLU' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eMLUERKNS0_12RegisterCellES4_" id="_ZNK4llvm10BitTracker16MachineEvaluator4eMLUERKNS0_12RegisterCellES4_">eMLU</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col6 decl" id="106A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="106A1">A1</dfn>, <em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col7 decl" id="107A2" title='A2' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="107A2">A2</dfn>) <em>const</em>;</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>  <i>// Shifts.</i></td></tr>
<tr><th id="426">426</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt" id="_ZNK4llvm10BitTracker16MachineEvaluator4eASLERKNS0_12RegisterCellEt">eASL</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col8 decl" id="108A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="108A1">A1</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="109Sh" title='Sh' data-type='uint16_t' data-ref="109Sh">Sh</dfn>) <em>const</em>;</td></tr>
<tr><th id="427">427</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eLSR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt" id="_ZNK4llvm10BitTracker16MachineEvaluator4eLSRERKNS0_12RegisterCellEt">eLSR</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col0 decl" id="110A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="110A1">A1</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="111Sh" title='Sh' data-type='uint16_t' data-ref="111Sh">Sh</dfn>) <em>const</em>;</td></tr>
<tr><th id="428">428</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eASR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt" id="_ZNK4llvm10BitTracker16MachineEvaluator4eASRERKNS0_12RegisterCellEt">eASR</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col2 decl" id="112A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="112A1">A1</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="113Sh" title='Sh' data-type='uint16_t' data-ref="113Sh">Sh</dfn>) <em>const</em>;</td></tr>
<tr><th id="429">429</th><td></td></tr>
<tr><th id="430">430</th><td>  <i>// Logical.</i></td></tr>
<tr><th id="431">431</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eAND' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_" id="_ZNK4llvm10BitTracker16MachineEvaluator4eANDERKNS0_12RegisterCellES4_">eAND</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col4 decl" id="114A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="114A1">A1</dfn>, <em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col5 decl" id="115A2" title='A2' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="115A2">A2</dfn>) <em>const</em>;</td></tr>
<tr><th id="432">432</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eORL' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_" id="_ZNK4llvm10BitTracker16MachineEvaluator4eORLERKNS0_12RegisterCellES4_">eORL</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col6 decl" id="116A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="116A1">A1</dfn>, <em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col7 decl" id="117A2" title='A2' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="117A2">A2</dfn>) <em>const</em>;</td></tr>
<tr><th id="433">433</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" title='llvm::BitTracker::MachineEvaluator::eXOR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_" id="_ZNK4llvm10BitTracker16MachineEvaluator4eXORERKNS0_12RegisterCellES4_">eXOR</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col8 decl" id="118A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="118A1">A1</dfn>, <em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col9 decl" id="119A2" title='A2' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="119A2">A2</dfn>) <em>const</em>;</td></tr>
<tr><th id="434">434</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" title='llvm::BitTracker::MachineEvaluator::eNOT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE" id="_ZNK4llvm10BitTracker16MachineEvaluator4eNOTERKNS0_12RegisterCellE">eNOT</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col0 decl" id="120A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="120A1">A1</dfn>) <em>const</em>;</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>  <i>// Set bit, clear bit.</i></td></tr>
<tr><th id="437">437</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSETERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eSET' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSETERKNS0_12RegisterCellEt" id="_ZNK4llvm10BitTracker16MachineEvaluator4eSETERKNS0_12RegisterCellEt">eSET</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col1 decl" id="121A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="121A1">A1</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="122BitN" title='BitN' data-type='uint16_t' data-ref="122BitN">BitN</dfn>) <em>const</em>;</td></tr>
<tr><th id="438">438</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eCLRERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eCLR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eCLRERKNS0_12RegisterCellEt" id="_ZNK4llvm10BitTracker16MachineEvaluator4eCLRERKNS0_12RegisterCellEt">eCLR</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col3 decl" id="123A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="123A1">A1</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="124BitN" title='BitN' data-type='uint16_t' data-ref="124BitN">BitN</dfn>) <em>const</em>;</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>  <i>// Count leading/trailing bits (zeros/ones).</i></td></tr>
<tr><th id="441">441</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eCLBERKNS0_12RegisterCellEbt" title='llvm::BitTracker::MachineEvaluator::eCLB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eCLBERKNS0_12RegisterCellEbt" id="_ZNK4llvm10BitTracker16MachineEvaluator4eCLBERKNS0_12RegisterCellEbt">eCLB</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col5 decl" id="125A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="125A1">A1</dfn>, <em>bool</em> <dfn class="local col6 decl" id="126B" title='B' data-type='bool' data-ref="126B">B</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="127W" title='W' data-type='uint16_t' data-ref="127W">W</dfn>) <em>const</em>;</td></tr>
<tr><th id="442">442</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eCTBERKNS0_12RegisterCellEbt" title='llvm::BitTracker::MachineEvaluator::eCTB' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eCTBERKNS0_12RegisterCellEbt" id="_ZNK4llvm10BitTracker16MachineEvaluator4eCTBERKNS0_12RegisterCellEbt">eCTB</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col8 decl" id="128A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="128A1">A1</dfn>, <em>bool</em> <dfn class="local col9 decl" id="129B" title='B' data-type='bool' data-ref="129B">B</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="130W" title='W' data-type='uint16_t' data-ref="130W">W</dfn>) <em>const</em>;</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <i>// Sign/zero extension.</i></td></tr>
<tr><th id="445">445</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eSXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt" id="_ZNK4llvm10BitTracker16MachineEvaluator4eSXTERKNS0_12RegisterCellEt">eSXT</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col1 decl" id="131A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="131A1">A1</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="132FromN" title='FromN' data-type='uint16_t' data-ref="132FromN">FromN</dfn>) <em>const</em>;</td></tr>
<tr><th id="446">446</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt" title='llvm::BitTracker::MachineEvaluator::eZXT' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt" id="_ZNK4llvm10BitTracker16MachineEvaluator4eZXTERKNS0_12RegisterCellEt">eZXT</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col3 decl" id="133A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="133A1">A1</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col4 decl" id="134FromN" title='FromN' data-type='uint16_t' data-ref="134FromN">FromN</dfn>) <em>const</em>;</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>  <i>// Extract/insert</i></td></tr>
<tr><th id="449">449</th><td><i>  // XTR R,b,e:  extract bits from A1 starting at bit b, ending at e-1.</i></td></tr>
<tr><th id="450">450</th><td><i>  // INS R,S,b:  take R and replace bits starting from b with S.</i></td></tr>
<tr><th id="451">451</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" title='llvm::BitTracker::MachineEvaluator::eXTR' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt" id="_ZNK4llvm10BitTracker16MachineEvaluator4eXTRERKNS0_12RegisterCellEtt">eXTR</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col5 decl" id="135A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="135A1">A1</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="136B" title='B' data-type='uint16_t' data-ref="136B">B</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="137E" title='E' data-type='uint16_t' data-ref="137E">E</dfn>) <em>const</em>;</td></tr>
<tr><th id="452">452</th><td>  <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> <a class="decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4eINSERKNS0_12RegisterCellES4_t" title='llvm::BitTracker::MachineEvaluator::eINS' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4eINSERKNS0_12RegisterCellES4_t" id="_ZNK4llvm10BitTracker16MachineEvaluator4eINSERKNS0_12RegisterCellES4_t">eINS</a>(<em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col8 decl" id="138A1" title='A1' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="138A1">A1</dfn>, <em>const</em> <a class="type" href="#llvm::BitTracker::RegisterCell" title='llvm::BitTracker::RegisterCell' data-ref="llvm::BitTracker::RegisterCell">RegisterCell</a> &amp;<dfn class="local col9 decl" id="139A2" title='A2' data-type='const llvm::BitTracker::RegisterCell &amp;' data-ref="139A2">A2</dfn>,</td></tr>
<tr><th id="453">453</th><td>                    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="140AtN" title='AtN' data-type='uint16_t' data-ref="140AtN">AtN</dfn>) <em>const</em>;</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>  <i>// User-provided functions for individual targets:</i></td></tr>
<tr><th id="456">456</th><td><i></i></td></tr>
<tr><th id="457">457</th><td><i>  // Return a sub-register mask that indicates which bits in Reg belong</i></td></tr>
<tr><th id="458">458</th><td><i>  // to the subregister Sub. These bits are assumed to be contiguous in</i></td></tr>
<tr><th id="459">459</th><td><i>  // the super-register, and have the same ordering in the sub-register</i></td></tr>
<tr><th id="460">460</th><td><i>  // as in the super-register. It is valid to call this function with</i></td></tr>
<tr><th id="461">461</th><td><i>  // Sub == 0, in this case, the function should return a mask that spans</i></td></tr>
<tr><th id="462">462</th><td><i>  // the entire register Reg (which is what the default implementation</i></td></tr>
<tr><th id="463">463</th><td><i>  // does).</i></td></tr>
<tr><th id="464">464</th><td>  <b>virtual</b> <a class="type" href="#llvm::BitTracker::BitMask" title='llvm::BitTracker::BitMask' data-ref="llvm::BitTracker::BitMask">BitMask</a> <a class="virtual decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator4maskEjj" title='llvm::BitTracker::MachineEvaluator::mask' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator4maskEjj" id="_ZNK4llvm10BitTracker16MachineEvaluator4maskEjj">mask</a>(<em>unsigned</em> <dfn class="local col1 decl" id="141Reg" title='Reg' data-type='unsigned int' data-ref="141Reg">Reg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="142Sub" title='Sub' data-type='unsigned int' data-ref="142Sub">Sub</dfn>) <em>const</em>;</td></tr>
<tr><th id="465">465</th><td>  <i>// Indicate whether a given register class should be tracked.</i></td></tr>
<tr><th id="466">466</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator5trackEPKNS_19TargetRegisterClassE" title='llvm::BitTracker::MachineEvaluator::track' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator5trackEPKNS_19TargetRegisterClassE">track</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="143RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="143RC">RC</dfn>) <em>const</em> { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="467">467</th><td>  <i>// Evaluate a non-branching machine instruction, given the cell map with</i></td></tr>
<tr><th id="468">468</th><td><i>  // the input values. Place the results in the Outputs map. Return "true"</i></td></tr>
<tr><th id="469">469</th><td><i>  // if evaluation succeeded, "false" otherwise.</i></td></tr>
<tr><th id="470">470</th><td>  <b>virtual</b> <em>bool</em> <a class="virtual decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" title='llvm::BitTracker::MachineEvaluator::evaluate' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_" id="_ZNK4llvm10BitTracker16MachineEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERSD_">evaluate</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="144MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="144MI">MI</dfn>, <em>const</em> <a class="typedef" href="#llvm::BitTracker::CellMapType" title='llvm::BitTracker::CellMapType' data-type='std::map&lt;unsigned int, RegisterCell&gt;' data-ref="llvm::BitTracker::CellMapType">CellMapType</a> &amp;<dfn class="local col5 decl" id="145Inputs" title='Inputs' data-type='const CellMapType &amp;' data-ref="145Inputs">Inputs</dfn>,</td></tr>
<tr><th id="471">471</th><td>                        <a class="typedef" href="#llvm::BitTracker::CellMapType" title='llvm::BitTracker::CellMapType' data-type='std::map&lt;unsigned int, RegisterCell&gt;' data-ref="llvm::BitTracker::CellMapType">CellMapType</a> &amp;<dfn class="local col6 decl" id="146Outputs" title='Outputs' data-type='CellMapType &amp;' data-ref="146Outputs">Outputs</dfn>) <em>const</em>;</td></tr>
<tr><th id="472">472</th><td>  <i>// Evaluate a branch, given the cell map with the input values. Fill out</i></td></tr>
<tr><th id="473">473</th><td><i>  // a list of all possible branch targets and indicate (through a flag)</i></td></tr>
<tr><th id="474">474</th><td><i>  // whether the branch could fall-through. Return "true" if this information</i></td></tr>
<tr><th id="475">475</th><td><i>  // has been successfully computed, "false" otherwise.</i></td></tr>
<tr><th id="476">476</th><td>  <b>virtual</b> <em>bool</em> <dfn class="virtual decl" id="_ZNK4llvm10BitTracker16MachineEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERNS_9SetVectorIPKNS_17M14317601" title='llvm::BitTracker::MachineEvaluator::evaluate' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator8evaluateERKNS_12MachineInstrERKSt3mapIjNS0_12RegisterCellESt4lessIjESaISt4pairIKjS6_EEERNS_9SetVectorIPKNS_17M14317601">evaluate</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="147BI" title='BI' data-type='const llvm::MachineInstr &amp;' data-ref="147BI">BI</dfn>, <em>const</em> <a class="typedef" href="#llvm::BitTracker::CellMapType" title='llvm::BitTracker::CellMapType' data-type='std::map&lt;unsigned int, RegisterCell&gt;' data-ref="llvm::BitTracker::CellMapType">CellMapType</a> &amp;<dfn class="local col8 decl" id="148Inputs" title='Inputs' data-type='const CellMapType &amp;' data-ref="148Inputs">Inputs</dfn>,</td></tr>
<tr><th id="477">477</th><td>                        <a class="typedef" href="#llvm::BitTracker::BranchTargetList" title='llvm::BitTracker::BranchTargetList' data-type='SetVector&lt;const llvm::MachineBasicBlock *&gt;' data-ref="llvm::BitTracker::BranchTargetList">BranchTargetList</a> &amp;<dfn class="local col9 decl" id="149Targets" title='Targets' data-type='BranchTargetList &amp;' data-ref="149Targets">Targets</dfn>, <em>bool</em> &amp;<dfn class="local col0 decl" id="150FallsThru" title='FallsThru' data-type='bool &amp;' data-ref="150FallsThru">FallsThru</dfn>) <em>const</em> = <var>0</var>;</td></tr>
<tr><th id="478">478</th><td>  <i>// Given a register class RC, return a register class that should be assumed</i></td></tr>
<tr><th id="479">479</th><td><i>  // when a register from class RC is used with a subregister of index Idx.</i></td></tr>
<tr><th id="480">480</th><td>  <b>virtual</b> <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a>&amp;</td></tr>
<tr><th id="481">481</th><td>  <dfn class="virtual decl def" id="_ZNK4llvm10BitTracker16MachineEvaluator22composeWithSubRegIndexERKNS_19TargetRegisterClassEj" title='llvm::BitTracker::MachineEvaluator::composeWithSubRegIndex' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator22composeWithSubRegIndexERKNS_19TargetRegisterClassEj">composeWithSubRegIndex</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> &amp;<dfn class="local col1 decl" id="151RC" title='RC' data-type='const llvm::TargetRegisterClass &amp;' data-ref="151RC">RC</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="152Idx" title='Idx' data-type='unsigned int' data-ref="152Idx">Idx</dfn>) <em>const</em> {</td></tr>
<tr><th id="482">482</th><td>    <b>if</b> (<a class="local col2 ref" href="#152Idx" title='Idx' data-ref="152Idx">Idx</a> == <var>0</var>)</td></tr>
<tr><th id="483">483</th><td>      <b>return</b> <a class="local col1 ref" href="#151RC" title='RC' data-ref="151RC">RC</a>;</td></tr>
<tr><th id="484">484</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unimplemented composeWithSubRegIndex&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/Hexagon/BitTracker.h&quot;, 484)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unimplemented composeWithSubRegIndex"</q>);</td></tr>
<tr><th id="485">485</th><td>  }</td></tr>
<tr><th id="486">486</th><td>  <i>// Return the size in bits of the physical register Reg.</i></td></tr>
<tr><th id="487">487</th><td>  <b>virtual</b> <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <a class="virtual decl" href="BitTracker.cpp.html#_ZNK4llvm10BitTracker16MachineEvaluator18getPhysRegBitWidthEj" title='llvm::BitTracker::MachineEvaluator::getPhysRegBitWidth' data-ref="_ZNK4llvm10BitTracker16MachineEvaluator18getPhysRegBitWidthEj" id="_ZNK4llvm10BitTracker16MachineEvaluator18getPhysRegBitWidthEj">getPhysRegBitWidth</a>(<em>unsigned</em> <dfn class="local col3 decl" id="153Reg" title='Reg' data-type='unsigned int' data-ref="153Reg">Reg</dfn>) <em>const</em>;</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="decl" id="llvm::BitTracker::MachineEvaluator::TRI" title='llvm::BitTracker::MachineEvaluator::TRI' data-ref="llvm::BitTracker::MachineEvaluator::TRI">TRI</dfn>;</td></tr>
<tr><th id="490">490</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="decl" id="llvm::BitTracker::MachineEvaluator::MRI" title='llvm::BitTracker::MachineEvaluator::MRI' data-ref="llvm::BitTracker::MachineEvaluator::MRI">MRI</dfn>;</td></tr>
<tr><th id="491">491</th><td>};</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>} <i>// end namespace llvm</i></td></tr>
<tr><th id="494">494</th><td></td></tr>
<tr><th id="495">495</th><td><u>#<span data-ppcond="9">endif</span> // LLVM_LIB_TARGET_HEXAGON_BITTRACKER_H</u></td></tr>
<tr><th id="496">496</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='BitTracker.cpp.html'>llvm/llvm/lib/Target/Hexagon/BitTracker.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
