Path: news.gmane.org!not-for-mail
From: Jacob Shin <jacob.shin@amd.com>
Newsgroups: gmane.linux.kernel
Subject: [PATCH 5/5] x86: Move enabling of PSE and PGE out of init_memory_mapping
Date: Thu, 9 Aug 2012 16:23:09 -0500
Lines: 55
Approved: news@gmane.org
Message-ID: <1344547389-4599-6-git-send-email-jacob.shin@amd.com>
References: <1344547389-4599-1-git-send-email-jacob.shin@amd.com>
NNTP-Posting-Host: plane.gmane.org
Mime-Version: 1.0
Content-Type: text/plain
X-Trace: dough.gmane.org 1344547422 30027 80.91.229.3 (9 Aug 2012 21:23:42 GMT)
X-Complaints-To: usenet@dough.gmane.org
NNTP-Posting-Date: Thu, 9 Aug 2012 21:23:42 +0000 (UTC)
Cc: LKML <linux-kernel@vger.kernel.org>,
	Yinghai Lu <yinghai@kernel.org>,
	"H. Peter Anvin" <hpa@zytor.com>,
	Andreas Herrmann <andreas.herrmann3@amd.com>,
	Jacob Shin <jacob.shin@amd.com>
To: X86-ML <x86@kernel.org>
Original-X-From: linux-kernel-owner@vger.kernel.org Thu Aug 09 23:23:41 2012
Return-path: <linux-kernel-owner@vger.kernel.org>
Envelope-to: glk-linux-kernel-3@plane.gmane.org
Original-Received: from vger.kernel.org ([209.132.180.67])
	by plane.gmane.org with esmtp (Exim 4.69)
	(envelope-from <linux-kernel-owner@vger.kernel.org>)
	id 1SzaCg-0004ot-5T
	for glk-linux-kernel-3@plane.gmane.org; Thu, 09 Aug 2012 23:23:38 +0200
Original-Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1755909Ab2HIVXc (ORCPT <rfc822;glk-linux-kernel-3@m.gmane.org>);
	Thu, 9 Aug 2012 17:23:32 -0400
Original-Received: from va3ehsobe005.messaging.microsoft.com ([216.32.180.31]:6938 "EHLO
	va3outboundpool.messaging.microsoft.com" rhost-flags-OK-OK-OK-OK)
	by vger.kernel.org with ESMTP id S1751109Ab2HIVXa (ORCPT
	<rfc822;linux-kernel@vger.kernel.org>);
	Thu, 9 Aug 2012 17:23:30 -0400
Original-Received: from mail142-va3-R.bigfish.com (10.7.14.244) by
 VA3EHSOBE001.bigfish.com (10.7.40.21) with Microsoft SMTP Server id
 14.1.225.23; Thu, 9 Aug 2012 21:23:29 +0000
Original-Received: from mail142-va3 (localhost [127.0.0.1])	by
 mail142-va3-R.bigfish.com (Postfix) with ESMTP id BAD6A4C0242;	Thu,  9 Aug
 2012 21:23:29 +0000 (UTC)
X-Forefront-Antispam-Report: CIP:163.181.249.109;KIP:(null);UIP:(null);IPV:NLI;H:ausb3twp02.amd.com;RD:none;EFVD:NLI
X-SpamScore: 0
X-BigFish: VPS0(zzzz1202hzz8275bhz2dh668h839hd24he5bhf0ah107ah)
Original-Received: from mail142-va3 (localhost.localdomain [127.0.0.1]) by mail142-va3
 (MessageSwitch) id 1344547406683305_12050; Thu,  9 Aug 2012 21:23:26 +0000
 (UTC)
Original-Received: from VA3EHSMHS027.bigfish.com (unknown [10.7.14.241])	by
 mail142-va3.bigfish.com (Postfix) with ESMTP id A060520047;	Thu,  9 Aug 2012
 21:23:26 +0000 (UTC)
Original-Received: from ausb3twp02.amd.com (163.181.249.109) by
 VA3EHSMHS027.bigfish.com (10.7.99.37) with Microsoft SMTP Server id
 14.1.225.23; Thu, 9 Aug 2012 21:23:24 +0000
X-WSS-ID: 0M8IBEY-02-FML-02
X-M-MSG: 
Original-Received: from sausexedgep02.amd.com (sausexedgep02-ext.amd.com
 [163.181.249.73])	(using TLSv1 with cipher AES128-SHA (128/128 bits))	(No
 client certificate requested)	by ausb3twp02.amd.com (Axway MailGate 3.8.1)
 with ESMTP id 21A65C801A;	Thu,  9 Aug 2012 16:23:21 -0500 (CDT)
Original-Received: from sausexhtp02.amd.com (163.181.3.152) by sausexedgep02.amd.com
 (163.181.36.59) with Microsoft SMTP Server (TLS) id 8.3.192.1; Thu, 9 Aug
 2012 16:23:39 -0500
Original-Received: from jshin-Pike.amd.com (10.236.48.18) by sausexhtp02.amd.com
 (163.181.3.152) with Microsoft SMTP Server id 8.3.213.0; Thu, 9 Aug 2012
 16:23:22 -0500
X-Mailer: git-send-email 1.7.9.5
In-Reply-To: <1344547389-4599-1-git-send-email-jacob.shin@amd.com>
X-OriginatorOrg: amd.com
Original-Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
Xref: news.gmane.org gmane.linux.kernel:1340997
Archived-At: <http://permalink.gmane.org/gmane.linux.kernel/1340997>

Since we now call init_memory_mapping for each E820_RAM region in a
loop, move cr4 writes out to setup_arch.

Signed-off-by: Jacob Shin <jacob.shin@amd.com>
---
 arch/x86/kernel/setup.c |   10 ++++++++++
 arch/x86/mm/init.c      |   10 ----------
 2 files changed, 10 insertions(+), 10 deletions(-)

diff --git a/arch/x86/kernel/setup.c b/arch/x86/kernel/setup.c
index 4f26944..5dfeb8f 100644
--- a/arch/x86/kernel/setup.c
+++ b/arch/x86/kernel/setup.c
@@ -958,6 +958,16 @@ void __init setup_arch(char **cmdline_p)
 
 	init_gbpages();
 
+	/* Enable PSE if available */
+	if (cpu_has_pse)
+		set_in_cr4(X86_CR4_PSE);
+
+	/* Enable PGE if available */
+	if (cpu_has_pge) {
+		set_in_cr4(X86_CR4_PGE);
+		__supported_pte_mask |= _PAGE_GLOBAL;
+	}
+
 	init_pfn = max_pfn_mapped;
 
 	memset(pfn_mapped, 0, sizeof(pfn_mapped));
diff --git a/arch/x86/mm/init.c b/arch/x86/mm/init.c
index d4e01a7..99f111e 100644
--- a/arch/x86/mm/init.c
+++ b/arch/x86/mm/init.c
@@ -152,16 +152,6 @@ unsigned long __init_refok init_memory_mapping(unsigned long start,
 	use_gbpages = direct_gbpages;
 #endif
 
-	/* Enable PSE if available */
-	if (cpu_has_pse)
-		set_in_cr4(X86_CR4_PSE);
-
-	/* Enable PGE if available */
-	if (cpu_has_pge) {
-		set_in_cr4(X86_CR4_PGE);
-		__supported_pte_mask |= _PAGE_GLOBAL;
-	}
-
 	if (use_gbpages)
 		page_size_mask |= 1 << PG_LEVEL_1G;
 	if (use_pse)
-- 
1.7.9.5


