Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec  5 21:05:34 2023
| Host         : DESKTOP-T2LGR09 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rvfpgaboolean_control_sets_placed.rpt
| Design       : rvfpgaboolean
| Device       : xc7s50
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   381 |
|    Minimum number of control sets                        |   381 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   679 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   381 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    77 |
| >= 6 to < 8        |    17 |
| >= 8 to < 10       |    46 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |   225 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             233 |           79 |
| No           | No                    | Yes                    |            2132 |         1021 |
| No           | Yes                   | No                     |             228 |           64 |
| Yes          | No                    | No                     |             904 |          360 |
| Yes          | No                    | Yes                    |            8271 |         3672 |
| Yes          | Yes                   | No                     |             345 |           94 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal            |                                                                Enable Signal                                                                |                           Set/Reset Signal                          | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+
|  tap/idcode_tck                    |                                                                                                                                             |                                                                     |                1 |              1 |         1.00 |
|  dtmcs_tck                         |                                                                                                                                             |                                                                     |                1 |              2 |         2.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[9]_4                                                              | clk_gen/o_rst_core_reg_1                                            |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n                                                  | clk_gen/rst_core                                                    |                2 |              4 |         2.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dbg/sb_state_reg/genblock.dffs/dout[3]_i_1__108_n_0                                                                     | clk_gen/o_rst_core_reg_2                                            |                3 |              4 |         1.33 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/wb_interface/FSM_onehot_wbstate[3]_i_1_n_0                                                                             | clk_gen/rst_core                                                    |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout[3]_i_1__107_n_0                                                                    | veerwolf/rvtop/veer/dbg/dmcontrolff/genblock.dffs/o_rst_core_reg    |                3 |              4 |         1.33 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/pic_ctrl_inst/picm_wadd_flop/intpriority_reg_we_2__0                                                                    | clk_gen/o_rst_core_reg_3                                            |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | ram/s_axi_bid_next                                                                                                                          |                                                                     |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_full_q_reg_1[0]                         | clk_gen/rst_core                                                    |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/pic_ctrl_inst/picm_wadd_flop/intpriority_reg_we_6__0                                                                    | clk_gen/o_rst_core_reg_3                                            |                2 |              4 |         2.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/i___112_n_0                                                                                                         | clk_gen/o_rst_core_reg_1                                            |                3 |              4 |         1.33 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/wb_interface/lcr_reg[7]_0[0]                                                                                           | clk_gen/rst_core                                                    |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_w_fifo/status_cnt_n                                                  | clk_gen/rst_core                                                    |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[6]_3                                                              | clk_gen/o_rst_core_reg_1                                            |                3 |              4 |         1.33 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[9]_8                                                              | clk_gen/o_rst_core_reg_1                                            |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[2]_3                                                              | clk_gen/o_rst_core_reg_1                                            |                2 |              4 |         2.00 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/read_pointer_q0                                         | clk_gen/rst_core                                                    |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/write_pointer_q0                                        | clk_gen/rst_core                                                    |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/int_timers/wr_mitctl1_r                                                                                             | clk_gen/o_rst_core_reg_1                                            |                2 |              4 |         2.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[14]_6                                                             | clk_gen/o_rst_core_reg_1                                            |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/pic_ctrl_inst/picm_wadd_flop/intpriority_reg_we_4__0                                                                    | clk_gen/o_rst_core_reg_3                                            |                1 |              4 |         4.00 |
|  dmi_tck                           | tap/dmi_0                                                                                                                                   | tap/dmi[6]_i_1_n_0                                                  |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/read_pointer_q0                                         | clk_gen/rst_core                                                    |                2 |              4 |         2.00 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/write_pointer_q0                                        | clk_gen/rst_core                                                    |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/pic_ctrl_inst/picm_wadd_flop/intpriority_reg_we_7__0                                                                    | clk_gen/o_rst_core_reg_3                                            |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/pic_ctrl_inst/picm_wadd_flop/intpriority_reg_we_3__0                                                                    | clk_gen/o_rst_core_reg_3                                            |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/pic_ctrl_inst/picm_wadd_flop/intpriority_reg_we_5__0                                                                    | clk_gen/o_rst_core_reg_3                                            |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/pic_ctrl_inst/picm_wadd_flop/intpriority_reg_we_8__0                                                                    | clk_gen/o_rst_core_reg_3                                            |                2 |              4 |         2.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/pic_ctrl_inst/picm_wadd_flop/intpriority_reg_we_1__0                                                                    | clk_gen/o_rst_core_reg_3                                            |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/regs/receiver/fifo_rx/bottom[3]_i_1_n_0                                                                                | clk_gen/rst_core                                                    |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/regs/receiver/fifo_rx/top[3]_i_1__0_n_0                                                                                | clk_gen/rst_core                                                    |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/regs/receiver/FSM_sequential_rstate[3]_i_1_n_0                                                                         | clk_gen/rst_core                                                    |                2 |              4 |         2.00 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/regs/receiver/rcounter16[3]_i_1_n_0                                                                                    | clk_gen/rst_core                                                    |                2 |              4 |         2.00 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/regs/transmitter/fifo_tx/bottom[3]_i_1__0_n_0                                                                          | clk_gen/rst_core                                                    |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/regs/transmitter/fifo_tx/top[3]_i_1_n_0                                                                                | clk_gen/rst_core                                                    |                1 |              4 |         4.00 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                              | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/E[0]                                              | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]_1[0] | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_w_fifo/status_cnt_n                                            | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_sel[3]_i_1_n_0                                                                                                         | clk_gen/rst_core                                                    |                4 |              5 |         1.25 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]_7[0] | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/i___200_0                                                         | clk_gen/o_rst_core_reg_1                                            |                1 |              5 |         5.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/s_axi_rlast_reg_reg_6[0]                                                                                                    | clk_gen/rst_core                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_rid_reg[2]_1[0]                                                                                                           | clk_gen/rst_core                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]_5[0] | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]_6[0] | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]_4[0] | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_bvalid_reg_0[0]                                                                                                           | clk_gen/rst_core                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_bid_reg[1]_0[0]                                                                                                           | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_bvalid_reg_1[0]                                                                                                           | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_bvalid_reg_2[0]                                                                                                           | clk_gen/rst_core                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_rid_reg[2]_5[0]                                                                                                           | clk_gen/rst_core                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_rid_reg[2]_6[0]                                                                                                           | clk_gen/rst_core                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_rid_reg[2]_0[0]                                                                                                           | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_rid_reg[2]_2[0]                                                                                                           | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_rid_reg[2]_3[0]                                                                                                           | clk_gen/rst_core                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_rid_reg[2]_4[0]                                                                                                           | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]_2[0] | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_data_q_reg[ar_chan][addr][5]_3[0] | clk_gen/rst_core                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/regs/receiver/fifo_rx/count[4]_i_1_n_0                                                                                 | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_full_q_reg_1[0]                         | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/wb_interface/wb_adr_is_reg[2]_0[0]                                                                                     | clk_gen/rst_core                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                              | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi2wb/s_axi_rlast_reg_reg_7[0]                                                                                                    | clk_gen/rst_core                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/E[0]                                              | clk_gen/rst_core                                                    |                3 |              5 |         1.67 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][1]_2[0]   | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][1]_1[0]   | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_data_q_reg[aw_chan][id][1]_0[0]   | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi2wb/s_axi_rlast_reg_reg_9[0]                                                                                                    | clk_gen/rst_core                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/s_axi_rlast_reg_reg_8[0]                                                                                                    | clk_gen/rst_core                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_w_fifo/status_cnt_n                                            | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/regs/transmitter/counter[4]_i_1_n_0                                                                                    | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][1]_1[0]   | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][1]_2[0]   | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/regs/receiver/rshift[4]_i_1_n_0                                                                                        | clk_gen/rst_core                                                    |                1 |              5 |         5.00 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/regs/transmitter/fifo_tx/count[4]_i_1__0_n_0                                                                           | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | tap/dout_reg[0]                                                                                                                             | clk_gen/o_rst_core_reg_2                                            |                4 |              5 |         1.25 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_data_q_reg[ar_chan][id][1]_0[0]   | clk_gen/rst_core                                                    |                2 |              5 |         2.50 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/pic_ctrl_inst/picm_wadd_flop/IO_CLK_GRP[1].grp_clken__0                                                                 | clk_gen/o_rst_core_reg_3                                            |                5 |              6 |         1.20 |
|  clk_core_BUFG                     | veerwolf/rvtop/mem/ic_tag_inst/PACKED_1.write_bypass_en_1                                                                                   | clk_gen/o_rst_core_reg_1                                            |                1 |              6 |         6.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[13]_14                                                            | clk_gen/o_rst_core_reg_1                                            |                3 |              6 |         2.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/i___4_n_0                                                                                                           | clk_gen/o_rst_core_reg_1                                            |                1 |              6 |         6.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/exu/en__4                                                                                                               | clk_gen/o_rst_core_reg_1                                            |                3 |              6 |         2.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/sw_irq4_edge                                                                                                                |                                                                     |                3 |              6 |         2.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[17]_4                                                             | clk_gen/o_rst_core_reg_1                                            |                4 |              6 |         1.50 |
|  clk_core_BUFG                     | ram/mem_reg_0_0_i_2_n_0                                                                                                                     |                                                                     |                3 |              6 |         2.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/mem/ic_tag_inst/PACKED_1.write_bypass_en_0                                                                                   | clk_gen/o_rst_core_reg_1                                            |                1 |              6 |         6.00 |
|  clk_div_cmt_vga/inst/clk_out1     |                                                                                                                                             | veerwolf/vgacon_wrapper/vgacon/col_iter[11]_i_1_n_0                 |                3 |              7 |         2.33 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/pic_ctrl_inst/picm_wadd_flop/IO_CLK_GRP[0].grp_clken__0                                                                 | clk_gen/o_rst_core_reg_3                                            |                7 |              7 |         1.00 |
|  clk_core_BUFG                     | ram/write_id_next                                                                                                                           |                                                                     |                3 |              7 |         2.33 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/i___99_n_0                                                                                                          | clk_gen/o_rst_core_reg_1                                            |                4 |              7 |         1.75 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/i___98_n_0                                                                                                          | clk_gen/o_rst_core_reg_1                                            |                2 |              7 |         3.50 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/i___100_n_0                                                                                                         | clk_gen/o_rst_core_reg_1                                            |                3 |              7 |         2.33 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/i___101_n_0                                                                                                         | clk_gen/o_rst_core_reg_1                                            |                4 |              7 |         1.75 |
|  clk_IBUF                          |                                                                                                                                             |                                                                     |                2 |              7 |         3.50 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_we_reg_2[0]                                                                                                            | clk_gen/rst_core                                                    |                4 |              8 |         2.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_sel_reg[3]_1[1]                                                                                                        |                                                                     |                3 |              8 |         2.67 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_sel_reg[3]_2[0]                                                                                                        | clk_gen/rst_core                                                    |                3 |              8 |         2.67 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_sel_reg[3]_0[2]                                                                                                        |                                                                     |                2 |              8 |         4.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_sel_reg[3]_2[7]                                                                                                        | clk_gen/rst_core                                                    |                2 |              8 |         4.00 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_err_slv/i_r_fifo/E[0]                                                            | clk_gen/rst_core                                                    |                2 |              8 |         4.00 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/wb_interface/wre_reg_0[0]                                                                                              | clk_gen/rst_core                                                    |                1 |              8 |         8.00 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/wb_interface/E[0]                                                                                                      | clk_gen/rst_core                                                    |                2 |              8 |         4.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/irq_gpio_enable_reg[1]                                                                                                      |                                                                     |                4 |              8 |         2.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[5]_0[0]                                                                                                        |                                                                     |                2 |              8 |         4.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_sel_reg[3]_1[3]                                                                                                        |                                                                     |                1 |              8 |         8.00 |
|  Pmod_Joystick/PmodJSTK_Int/iSCLK  | veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Int/rSR                                                                                             | clk_gen/rst_core                                                    |                2 |              8 |         4.00 |
|  clk_core_BUFG                     | veerwolf/syscon/irq_timer_cnt[7]_i_1_n_0                                                                                                    |                                                                     |                3 |              8 |         2.67 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_sel_reg[3]_0[1]                                                                                                        |                                                                     |                1 |              8 |         8.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/irq_gpio_enable_reg[0]                                                                                                      |                                                                     |                3 |              8 |         2.67 |
|  clk_core_BUFG                     | veerwolf/axi2wb/irq_gpio_enable_reg[2]                                                                                                      |                                                                     |                3 |              8 |         2.67 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_sel_reg[3]_0[0]                                                                                                        |                                                                     |                2 |              8 |         4.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mcgc_ff/genblock.genblock.dff/genblock.dffs/r_data_en_q2                                                        | clk_gen/o_rst_core_reg_1                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/regs/block_cnt[7]_i_1_n_0                                                                                              | clk_gen/rst_core                                                    |                3 |              8 |         2.67 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_sel_reg[3]_0[3]                                                                                                        |                                                                     |                1 |              8 |         8.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_sel_reg[3]_1[2]                                                                                                        |                                                                     |                2 |              8 |         4.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_we_reg_0[0]                                                                                                            | veerwolf/axi2wb/o_wb_we_reg_1                                       |                2 |              8 |         4.00 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/regs/receiver/counter_b[7]_i_1_n_0                                                                                     | clk_gen/rst_core                                                    |                3 |              8 |         2.67 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_sel_reg[3]_2[1]                                                                                                        | clk_gen/rst_core                                                    |                2 |              8 |         4.00 |
|  clk_core_BUFG                     | ram/read_burst_next                                                                                                                         |                                                                     |                3 |              8 |         2.67 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_sel_reg[3]_2[3]                                                                                                        | clk_gen/rst_core                                                    |                2 |              8 |         4.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_sel_reg[3]_2[5]                                                                                                        | clk_gen/rst_core                                                    |                3 |              8 |         2.67 |
|  clk_core_BUFG                     | ram/read_count_reg[7]_i_1_n_0                                                                                                               |                                                                     |                3 |              8 |         2.67 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_sel_reg[3]_2[2]                                                                                                        | clk_gen/rst_core                                                    |                2 |              8 |         4.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_sel_reg[3]_2[4]                                                                                                        | clk_gen/rst_core                                                    |                3 |              8 |         2.67 |
|  clk_core_BUFG                     | ram/write_count_next_0                                                                                                                      |                                                                     |                2 |              8 |         4.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_sel_reg[3]_2[6]                                                                                                        | clk_gen/rst_core                                                    |                2 |              8 |         4.00 |
|  clk_core_BUFG                     | clk_gen/o_rst_core_reg_0                                                                                                                    | veerwolf/axi2wb/o_rst_core_reg_0                                    |                2 |              8 |         4.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/i___0_n_0                                                                                                           | clk_gen/o_rst_core_reg_1                                            |                6 |              8 |         1.33 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/i___360_n_0                                                                                                         | clk_gen/o_rst_core_reg_1                                            |                2 |              8 |         4.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/i___361_n_0                                                                                                         | clk_gen/o_rst_core_reg_1                                            |                3 |              8 |         2.67 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/wb_interface/lcr_reg[7]_1[0]                                                                                           | clk_gen/rst_core                                                    |                1 |              8 |         8.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_sel_reg[3]_1[0]                                                                                                        |                                                                     |                3 |              8 |         2.67 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/wb_interface/wre_reg_1[0]                                                                                              | clk_gen/rst_core                                                    |                1 |              8 |         8.00 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_err_slv/i_r_fifo/E[0]                                                            | clk_gen/rst_core                                                    |                3 |              8 |         2.67 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_err_slv/i_r_fifo/E[0]                                                            | clk_gen/rst_core                                                    |                4 |              8 |         2.00 |
|  dtmcs_tck                         | tap/dtmcs_2                                                                                                                                 | tap/dtmcs[40]_i_1_n_0                                               |                2 |              9 |         4.50 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mtsel_ff/dout_reg[9]                                                                                            | clk_gen/o_rst_core_reg_1                                            |                5 |              9 |         1.80 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[13]_15                                                            | clk_gen/o_rst_core_reg_1                                            |                6 |              9 |         1.50 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[1]_4                                                              | clk_gen/o_rst_core_reg_1                                            |                3 |              9 |         3.00 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/regs/transmitter/bit_counter[2]_i_1_n_0                                                                                | clk_gen/rst_core                                                    |                2 |              9 |         4.50 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[3]_rep_0[0]                                                                                                    |                                                                     |                5 |             10 |         2.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/mem_ctl/perr_state_ff/genblock.dffs/dout_reg[0]_4                                                                   | clk_gen/o_rst_core_reg_1                                            |                5 |             10 |         2.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[3]_rep_0[1]                                                                                                    |                                                                     |                4 |             10 |         2.50 |
|  clk_core_BUFG                     | veerwolf/rvtop/mem/iccm.iccm/red_lru/genblock.dffs/dout_reg[0]_1                                                                            | clk_gen/o_rst_core_reg_1                                            |                6 |             10 |         1.67 |
|  clk_core_BUFG                     |                                                                                                                                             | veerwolf/Pmod_Joystick/PmodJSTK_Int/SerialClock/clkCount[9]_i_1_n_0 |                3 |             10 |         3.33 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/regs/receiver/fifo_rx/E[0]                                                                                             | clk_gen/rst_core                                                    |                4 |             10 |         2.50 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/regs/receiver/rf_data_in[10]_i_1_n_0                                                                                   | clk_gen/rst_core                                                    |                2 |             11 |         5.50 |
|  clk_div_cmt_vga/inst/clk_out1     |                                                                                                                                             | veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column[0]_i_1_n_0         |                3 |             12 |         4.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[20]_2                                                             | clk_gen/o_rst_core_reg_1                                            |               11 |             12 |         1.09 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/regs/tf_push_reg_n_0                                                                                                   |                                                                     |                2 |             12 |         6.00 |
|  clk_core_BUFG                     | veerwolf/uart16550_0/regs/receiver/fifo_rx/rfifo/rf_push_pulse                                                                              |                                                                     |                2 |             12 |         6.00 |
|  clk_div_cmt_vga/inst/clk_out1     | veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_column[0]_i_1_n_0                                                                                 | veerwolf/vgacon_wrapper/vgacon/dtg0/pixel_row0                      |                3 |             12 |         4.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/dout_reg[4]                                              | clk_gen/o_rst_core_reg_3                                            |                8 |             15 |         1.88 |
|  clk_core_BUFG                     | tap/wren_reg[1]_0                                                                                                                           | clk_gen/o_rst_core_reg_2                                            |                6 |             15 |         2.50 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                              | clk_gen/rst_core                                                    |                5 |             16 |         3.20 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/end_addr_lo_mff/dout_reg[2]_1                                                                           | clk_gen/o_rst_core_reg_3                                            |               10 |             16 |         1.60 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dbg/dbg_state_reg/genblock.dffs/dout_reg[1]_1                                                                           | clk_gen/o_rst_core_reg_2                                            |                4 |             16 |         4.00 |
|  clk_core_BUFG                     | ram/write_addr_next                                                                                                                         |                                                                     |                4 |             16 |         4.00 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[0].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                              | clk_gen/rst_core                                                    |                5 |             16 |         3.20 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_fill                                    | clk_gen/rst_core                                                    |                5 |             17 |         3.40 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_fill                                    | clk_gen/rst_core                                                    |                4 |             17 |         4.25 |
|  clk_core_BUFG                     | tap/dmi_reg_en                                                                                                                              | clk_gen/o_rst_core_reg_2                                            |               12 |             18 |         1.50 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_fill                                    | clk_gen/rst_core                                                    |                6 |             19 |         3.17 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[0].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_fill                                    | clk_gen/rst_core                                                    |                6 |             19 |         3.17 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[6]_2                                                              | clk_gen/o_rst_core_reg_1                                            |               12 |             19 |         1.58 |
| ~Pmod_Joystick/PmodJSTK_Int/iSCLK  |                                                                                                                                             | clk_gen/rst_core                                                    |                4 |             19 |         4.75 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/mem_ctl/miss_state_ff/genblock.dffs/en                                                                              | clk_gen/o_rst_core_reg_1                                            |                6 |             20 |         3.33 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr[15]_i_1_n_0                                                                                                        | clk_gen/rst_core                                                    |                5 |             21 |         4.20 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/dout_reg[9]_7                                                              | clk_gen/o_rst_core_reg_1                                            |               17 |             22 |         1.29 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_fill                              | clk_gen/rst_core                                                    |                7 |             22 |         3.14 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                              | clk_gen/rst_core                                                    |                6 |             22 |         3.67 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                              | clk_gen/rst_core                                                    |                4 |             22 |         5.50 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[2].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_fill                              | clk_gen/rst_core                                                    |                8 |             22 |         2.75 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.a_fill                              | clk_gen/rst_core                                                    |                6 |             23 |         3.83 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.a_fill                              | clk_gen/rst_core                                                    |                6 |             23 |         3.83 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_aw_spill_reg/gen_spill_reg.b_fill                              | clk_gen/rst_core                                                    |                7 |             23 |         3.29 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_slv_port_demux[1].i_axi_demux/gen_demux.i_ar_spill_reg/gen_spill_reg.b_fill                              | clk_gen/rst_core                                                    |                7 |             23 |         3.29 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/minstretl_aff/genblock.genblock.dff/genblock.dffs/en049_out                                                     | clk_gen/o_rst_core_reg_1                                            |               12 |             24 |         2.00 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.a_fill                                    | clk_gen/rst_core                                                    |                8 |             24 |         3.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mcyclel_aff/genblock.genblock.dff/genblock.dffs/en053_out                                                       | clk_gen/o_rst_core_reg_1                                            |               12 |             24 |         2.00 |
|  clk_core_BUFG                     |                                                                                                                                             | veerwolf/Pmod_Joystick/genSndRec/clkCount[0]_i_1__0_n_0             |                6 |             24 |         4.00 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_aw_spill_reg/gen_spill_reg.b_fill                                    | clk_gen/rst_core                                                    |                5 |             24 |         4.80 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_we_reg_0[0]                                                                                                            |                                                                     |               10 |             24 |         2.40 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.a_fill                                    | clk_gen/rst_core                                                    |                9 |             25 |         2.78 |
|  clk_core_BUFG                     | veerwolf/axi_intercon/axi_xbar/gen_mst_port_mux[1].i_axi_mux/gen_mux.i_ar_spill_reg/gen_spill_reg.b_fill                                    | clk_gen/rst_core                                                    |                6 |             25 |         4.17 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[2]_rep__1_1[0]                                                                                                 |                                                                     |                9 |             26 |         2.89 |
|  clk_core_BUFG                     | veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[1].ECC0.size_256.WAYS.wrptr_ff/genblock.dffs/dout_reg[0]_0                    | clk_gen/o_rst_core_reg_1                                            |                4 |             28 |         7.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/mem/dout_reg[0]                                                                                                              | clk_gen/o_rst_core_reg_1                                            |                5 |             28 |         5.60 |
|  dmi_tck                           | tap/dmi_0                                                                                                                                   | tap/dmi[31]_i_1_n_0                                                 |                8 |             28 |         3.50 |
|  clk_core_BUFG                     | veerwolf/rvtop/mem/dout_reg[0]_0                                                                                                            | clk_gen/o_rst_core_reg_1                                            |                5 |             28 |         5.60 |
|  clk_core_BUFG                     | veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.wrptr_ff/genblock.dffs/dout_reg[0]_0                    | clk_gen/o_rst_core_reg_1                                            |                6 |             28 |         4.67 |
|  clk_core_BUFG                     | ram/read_addr_reg_i_1_n_0                                                                                                                   |                                                                     |                8 |             29 |         3.62 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dout_reg[4]                                                               | clk_gen/o_rst_core_reg_3                                            |                8 |             29 |         3.62 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/end_addr_lo_mff/dout_reg[4]                                                                             | clk_gen/o_rst_core_reg_3                                            |                8 |             29 |         3.62 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/en0                                           | clk_gen/o_rst_core_reg_1                                            |               11 |             30 |         2.73 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/en020_out                                                                                                           | clk_gen/o_rst_core_reg_1                                            |               17 |             31 |         1.82 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/p_694_in                                                                      | clk_gen/o_rst_core_reg_1                                            |               14 |             31 |         2.21 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mpvhalt_ff/genblock.dff/genblock.dffs/en018_out                                                                 | clk_gen/o_rst_core_reg_1                                            |               14 |             31 |         2.21 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/i___2_i_3_0[0]                                                            | clk_gen/o_rst_core_reg_1                                            |               11 |             31 |         2.82 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/wr_mtvec_r                                                                 | clk_gen/o_rst_core_reg_1                                            |               13 |             31 |         2.38 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/en017_out                                                                  | clk_gen/o_rst_core_reg_1                                            |               23 |             31 |         1.35 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_dat[31]_i_1__0_n_0                                                                                                     |                                                                     |               26 |             32 |         1.23 |
|  clk_core_BUFG                     | veerwolf/axi2wb/wb_rdt_low_0                                                                                                                | clk_gen/rst_core                                                    |               11 |             32 |         2.91 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/a_enable                                                          | clk_gen/o_rst_core_reg_1                                            |               17 |             32 |         1.88 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/i___195_n_0                                                                                                         | clk_gen/o_rst_core_reg_1                                            |               13 |             32 |         2.46 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[21]                                                              | clk_gen/o_rst_core_reg_1                                            |               15 |             32 |         2.13 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/i___122_n_0                                                                                                         | clk_gen/o_rst_core_reg_1                                            |               26 |             32 |         1.23 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/dcsr_ff/genblock.genblock.dff/genblock.dffs/en014_out                                                           | clk_gen/o_rst_core_reg_1                                            |               22 |             32 |         1.45 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/i___102_n_0                                                                                                         | clk_gen/o_rst_core_reg_1                                            |               17 |             32 |         1.88 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mtsel_ff/wr_mtdata2_t1_r                                                                                        | clk_gen/o_rst_core_reg_1                                            |               11 |             32 |         2.91 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mtsel_ff/wr_mtdata2_t2_r                                                                                        | clk_gen/o_rst_core_reg_1                                            |               16 |             32 |         2.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mtsel_ff/wr_mtdata2_t0_r                                                                                        | clk_gen/o_rst_core_reg_1                                            |               15 |             32 |         2.13 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mtsel_ff/wr_mtdata2_t3_r                                                                                        | clk_gen/o_rst_core_reg_1                                            |               11 |             32 |         2.91 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mfdht_ff/genblock.dffs/dout_reg[0]_1                                                                            | clk_gen/o_rst_core_reg_1                                            |               13 |             32 |         2.46 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mpvhalt_ff/genblock.dff/genblock.dffs/mdseac_en                                                                 | clk_gen/o_rst_core_reg_1                                            |               32 |             32 |         1.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dec_ctl_en[0]                                                             | clk_gen/o_rst_core_reg_1                                            |               21 |             32 |         1.52 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/x_data_en_q1                                                              | clk_gen/o_rst_core_reg_1                                            |               15 |             32 |         2.13 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/en0101_out                                                                | clk_gen/o_rst_core_reg_1                                            |               14 |             32 |         2.29 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/en07_out                                                                   | clk_gen/o_rst_core_reg_1                                            |               19 |             32 |         1.68 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/en0                                                                       | clk_gen/o_rst_core_reg_1                                            |               22 |             32 |         1.45 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/wr_mrac_r                                                                  | clk_gen/o_rst_core_reg_1                                            |               11 |             32 |         2.91 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/wr_mscratch_r                                                              | clk_gen/o_rst_core_reg_1                                            |               24 |             32 |         1.33 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/wr_mitb0_r                                                                 | clk_gen/o_rst_core_reg_1                                            |               11 |             32 |         2.91 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[1]                                                               | clk_gen/o_rst_core_reg_1                                            |               15 |             32 |         2.13 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[2]                                                               | clk_gen/o_rst_core_reg_1                                            |               14 |             32 |         2.29 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[3]                                                               | clk_gen/o_rst_core_reg_1                                            |               21 |             32 |         1.52 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[29]                                                              | clk_gen/o_rst_core_reg_1                                            |               16 |             32 |         2.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[26]                                                              | clk_gen/o_rst_core_reg_1                                            |               21 |             32 |         1.52 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[22]                                                              | clk_gen/o_rst_core_reg_1                                            |               22 |             32 |         1.45 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[12]                                                              | clk_gen/o_rst_core_reg_1                                            |               14 |             32 |         2.29 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[28]                                                              | clk_gen/o_rst_core_reg_1                                            |               20 |             32 |         1.60 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[30]                                                              | clk_gen/o_rst_core_reg_1                                            |               23 |             32 |         1.39 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[11]                                                              | clk_gen/o_rst_core_reg_1                                            |               20 |             32 |         1.60 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[20]                                                              | clk_gen/o_rst_core_reg_1                                            |               20 |             32 |         1.60 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[15]                                                              | clk_gen/o_rst_core_reg_1                                            |               16 |             32 |         2.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[24]                                                              | clk_gen/o_rst_core_reg_1                                            |               25 |             32 |         1.28 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[27]                                                              | clk_gen/o_rst_core_reg_1                                            |               21 |             32 |         1.52 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[5]                                                               | clk_gen/o_rst_core_reg_1                                            |               22 |             32 |         1.45 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[10]                                                              | clk_gen/o_rst_core_reg_1                                            |               14 |             32 |         2.29 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[16]                                                              | clk_gen/o_rst_core_reg_1                                            |               22 |             32 |         1.45 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[13]                                                              | clk_gen/o_rst_core_reg_1                                            |               23 |             32 |         1.39 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[8]                                                               | clk_gen/o_rst_core_reg_1                                            |               14 |             32 |         2.29 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[25]                                                              | clk_gen/o_rst_core_reg_1                                            |               15 |             32 |         2.13 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[31]                                                              | clk_gen/o_rst_core_reg_1                                            |               13 |             32 |         2.46 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[14]                                                              | clk_gen/o_rst_core_reg_1                                            |               22 |             32 |         1.45 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[17]                                                              | clk_gen/o_rst_core_reg_1                                            |               15 |             32 |         2.13 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[23]                                                              | clk_gen/o_rst_core_reg_1                                            |               13 |             32 |         2.46 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[18]                                                              | clk_gen/o_rst_core_reg_1                                            |               22 |             32 |         1.45 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[9]                                                               | clk_gen/o_rst_core_reg_1                                            |               27 |             32 |         1.19 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[7]                                                               | clk_gen/o_rst_core_reg_1                                            |               19 |             32 |         1.68 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[4]                                                               | clk_gen/o_rst_core_reg_1                                            |               14 |             32 |         2.29 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[6]                                                               | clk_gen/o_rst_core_reg_1                                            |               16 |             32 |         2.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/decode/r_d_ff/genblock.dff/genblock.dffs/gpr_wr_en[19]                                                              | clk_gen/o_rst_core_reg_1                                            |               13 |             32 |         2.46 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mcgc_ff/genblock.genblock.dff/genblock.dffs/dout_reg[4]_0                                                       | clk_gen/o_rst_core_reg_3                                            |               14 |             32 |         2.29 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/en023_out                                                                 | clk_gen/o_rst_core_reg_1                                            |               12 |             32 |         2.67 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mhpme3_ff/genblock.genblock.dff/genblock.dffs/mhpmc3h_wr_en                                                     | clk_gen/o_rst_core_reg_1                                            |               16 |             32 |         2.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mhpme3_ff/genblock.genblock.dff/genblock.dffs/mhpmc3_wr_en                                                      | clk_gen/o_rst_core_reg_1                                            |               14 |             32 |         2.29 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mhpme4_ff/genblock.genblock.dff/genblock.dffs/mhpmc4h_wr_en                                                     | clk_gen/o_rst_core_reg_1                                            |               10 |             32 |         3.20 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mhpme4_ff/genblock.genblock.dff/genblock.dffs/mhpmc4_wr_en                                                      | clk_gen/o_rst_core_reg_1                                            |               13 |             32 |         2.46 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/mhpmc5_wr_en                                                      | clk_gen/o_rst_core_reg_1                                            |               13 |             32 |         2.46 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mhpme5_ff/genblock.genblock.dff/genblock.dffs/mhpmc5h_wr_en                                                     | clk_gen/o_rst_core_reg_1                                            |               10 |             32 |         3.20 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mhpme6_ff/genblock.genblock.dff/genblock.dffs/mhpmc6_wr_en                                                      | clk_gen/o_rst_core_reg_1                                            |               16 |             32 |         2.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mhpme6_ff/genblock.genblock.dff/genblock.dffs/mhpmc6h_wr_en                                                     | clk_gen/o_rst_core_reg_1                                            |               13 |             32 |         2.46 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/en022_out                                                                 | clk_gen/o_rst_core_reg_1                                            |                8 |             32 |         4.00 |
| ~Pmod_Joystick/PmodJSTK_Int/iSCLK  | veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/FSM_onehot_pState_reg_n_0_[4]                                                                  | clk_gen/rst_core                                                    |                8 |             32 |         4.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/freeff/genblock.dff/genblock.dffs/en099_out                                                                     | clk_gen/o_rst_core_reg_1                                            |               12 |             32 |         2.67 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/rsenable_0                                    | clk_gen/o_rst_core_reg_1                                            |               20 |             32 |         1.60 |
|  clk_core_BUFG                     |                                                                                                                                             | veerwolf/dc_motor_inst/counter[0]_i_1__0_n_0                        |                8 |             32 |         4.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/mem_ctl/misc1_ff/genblock.dff/genblock.dffs/en025_out                                                               | clk_gen/o_rst_core_reg_1                                            |                7 |             32 |         4.57 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/mem_ctl/misc1_ff/genblock.dff/genblock.dffs/en024_out                                                               | clk_gen/o_rst_core_reg_1                                            |               10 |             32 |         3.20 |
|  clk_core_BUFG                     | veerwolf/axi2wb/wb_ack_ff_reg[0]                                                                                                            | clk_gen/rst_core                                                    |               16 |             32 |         2.00 |
|  clk_core_BUFG                     |                                                                                                                                             | veerwolf/servo_inst/counter[0]_i_1_n_0                              |                8 |             32 |         4.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/rgpio_ctrl_reg[0][0]                                                                                                        | clk_gen/rst_core                                                    |               14 |             32 |         2.29 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/int_timers/wr_mitb1_r                                                                                               | clk_gen/o_rst_core_reg_1                                            |               12 |             32 |         2.67 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/exthaltff/genblock.dff/genblock.dffs/en098_out                                                                  | clk_gen/o_rst_core_reg_1                                            |               13 |             32 |         2.46 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[0].buf_state_ff/genblock.dffs/buf_data_en[0]                                           | clk_gen/o_rst_core_reg_3                                            |               30 |             32 |         1.07 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[1].buf_state_ff/genblock.dffs/buf_data_en[0]                                           | clk_gen/o_rst_core_reg_3                                            |               27 |             32 |         1.19 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[3]_5[0]                                                                                                        | clk_gen/rst_core                                                    |                8 |             32 |         4.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/buf_data_en[0]                                           | clk_gen/o_rst_core_reg_3                                            |               27 |             32 |         1.19 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_state_ff/genblock.dffs/buf_data_en[0]                                           | clk_gen/o_rst_core_reg_3                                            |               29 |             32 |         1.10 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[3]_2[0]                                                                                                        | clk_gen/rst_core                                                    |               14 |             32 |         2.29 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[2]_0                                                                                                           | clk_gen/rst_core                                                    |               16 |             32 |         2.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[2]_rep__1_2[0]                                                                                                 |                                                                     |                5 |             32 |         6.40 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[3]_0[0]                                                                                                        | clk_gen/rst_core                                                    |               11 |             32 |         2.91 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/bpred.bp/fa.BTB_FAFLOPS[2].btb_fa/genblock.genblock.dff/genblock.dffs/rs_push                                       | clk_gen/o_rst_core_reg_1                                            |               10 |             32 |         3.20 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[4]_rep_2[0]                                                                                                    | clk_gen/rst_core                                                    |               17 |             32 |         1.88 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[3]_4[0]                                                                                                        | clk_gen/rst_core                                                    |                8 |             32 |         4.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[5]_rep_2[0]                                                                                                    | clk_gen/rst_core                                                    |                8 |             32 |         4.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[3]_rep__1_1[0]                                                                                                 |                                                                     |               20 |             32 |         1.60 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[5]_rep_1[0]                                                                                                    | clk_gen/rst_core                                                    |                9 |             32 |         3.56 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[3]_6[0]                                                                                                        | clk_gen/rst_core                                                    |                8 |             32 |         4.00 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[3]_3[0]                                                                                                        | clk_gen/rst_core                                                    |               12 |             32 |         2.67 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[3]_1[0]                                                                                                        | clk_gen/rst_core                                                    |               15 |             32 |         2.13 |
|  dtmcs_tck                         | tap/dtmcs_2                                                                                                                                 |                                                                     |                7 |             32 |         4.57 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[4]_rep_0[0]                                                                                                    | clk_gen/rst_core                                                    |                6 |             32 |         5.33 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[3]_7[0]                                                                                                        | clk_gen/rst_core                                                    |                9 |             32 |         3.56 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[2]_rep__0_1                                                                                                    | clk_gen/rst_core                                                    |               11 |             32 |         2.91 |
|  timer_ptc/lrc_clk                 | veerwolf/timer_ptc/rptc_lrc[31]_i_1_n_0                                                                                                     | clk_gen/rst_core                                                    |               10 |             32 |         3.20 |
|  timer_ptc/cntr_clk                | veerwolf/timer_ptc/rptc_cntr[31]_i_1_n_0                                                                                                    | clk_gen/rst_core                                                    |                9 |             32 |         3.56 |
|  veerwolfn_0_27569_BUFG            | veerwolf/timer_ptc/rptc_hrc[31]_i_1_n_0                                                                                                     | clk_gen/rst_core                                                    |                7 |             32 |         4.57 |
|  clk_core_BUFG                     | veerwolf/axi2wb/E[0]                                                                                                                        | clk_gen/rst_core                                                    |               11 |             32 |         2.91 |
|  clk_div_cmt_vga/inst/clk_out1     | veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num0                                                                                                | veerwolf/vgacon_wrapper/vgacon/dtg0/pix_num[0]_i_1_n_0              |                8 |             32 |         4.00 |
|  clk_div_cmt_hc_sr04/inst/clk_out1 | veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt[32]_i_2_n_0                                                                        | veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0          |                9 |             33 |         3.67 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_misc_ff/genblock.genblock.dff/genblock.dffs/b_enable                              | clk_gen/o_rst_core_reg_1                                            |               21 |             33 |         1.57 |
|  clk_div_cmt_hc_sr04/inst/clk_out1 | veerwolf/pmodD_wrapper/pmod_D_con/hc_sr04/echo_pulse_cnt_0                                                                                  |                                                                     |                5 |             33 |         6.60 |
|  clk_core_BUFG                     |                                                                                                                                             |                                                                     |               20 |             35 |         1.75 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/dout_reg[3]_10                                                                              | clk_gen/o_rst_core_reg_3                                            |               13 |             36 |         2.77 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_2                                                     | clk_gen/o_rst_core_reg_3                                            |               15 |             36 |         2.40 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_6                                                     | clk_gen/o_rst_core_reg_3                                            |               17 |             36 |         2.12 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[7]_22                                                    | clk_gen/o_rst_core_reg_1                                            |               19 |             37 |         1.95 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/x_data_en_q2                                                              | clk_gen/o_rst_core_reg_1                                            |               21 |             38 |         1.81 |
|  dtmcs_tck                         | tap/dtmcs_r1                                                                                                                                |                                                                     |               12 |             39 |         3.25 |
|  clk_core_BUFG                     | veerwolf/rvtop/mem/i___23_n_0                                                                                                               | clk_gen/o_rst_core_reg_1                                            |               26 |             39 |         1.50 |
|  clk_core_BUFG                     | veerwolf/rvtop/mem/i___22_n_0                                                                                                               | clk_gen/o_rst_core_reg_1                                            |               28 |             39 |         1.39 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/dec_ctl_en[0]                                                                                                       | clk_gen/o_rst_core_reg_1                                            |               22 |             39 |         1.77 |
| ~Pmod_Joystick/PmodJSTK_Int/iSCLK  | veerwolf/Pmod_Joystick/PmodJSTK_Int/SPI_Ctrl/tmpSR_0                                                                                        | clk_gen/rst_core                                                    |                7 |             40 |         5.71 |
|  clk_div_cmt_vga/inst/clk_out1     |                                                                                                                                             | vga_2_hdmi/encr/AR[0]                                               |               25 |             42 |         1.68 |
|  clk_core_BUFG                     | veerwolf/rvtop/mem/p_0_in_1                                                                                                                 |                                                                     |               12 |             44 |         3.67 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/lsu/stbuf/RdPtrff/genblock.dffs/dout_reg[0]_9                                                                           | clk_gen/o_rst_core_reg_3                                            |               27 |             44 |         1.63 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/lsu/stbuf/RdPtrff/genblock.dffs/dout_reg[0]_7                                                                           | clk_gen/o_rst_core_reg_3                                            |               26 |             44 |         1.69 |
|  clk_core_BUFG                     | veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.BYPASS[0].write_bypass_ff/dout_reg[0]_0                                | clk_gen/o_rst_core_reg_1                                            |               13 |             44 |         3.38 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/lsu/stbuf/RdPtrff/genblock.dffs/dout_reg[1]_4                                                                           | clk_gen/o_rst_core_reg_3                                            |               24 |             44 |         1.83 |
|  clk_core_BUFG                     | veerwolf/rvtop/mem/i___312_n_0                                                                                                              |                                                                     |               14 |             44 |         3.14 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/lsu/stbuf/RdPtrff/genblock.dffs/dout_reg[1]_5                                                                           | clk_gen/o_rst_core_reg_3                                            |               28 |             44 |         1.57 |
|  clk_core_BUFG                     | veerwolf/rvtop/mem/icache.icm/ic_tag_inst/PACKED_1.ECC0.size_64.WAYS.BYPASS[1].write_bypass_ff/dout_reg[0]_0                                | clk_gen/o_rst_core_reg_1                                            |               15 |             44 |         2.93 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/bpred.bp/fa.btb_usedf/genblock.genblock.dff/genblock.dffs/fa.wr0_en_2                                               | clk_gen/o_rst_core_reg_1                                            |               16 |             47 |         2.94 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/bpred.bp/fa.btb_usedf/genblock.genblock.dff/genblock.dffs/fa.wr0_en_3                                               | clk_gen/o_rst_core_reg_1                                            |               16 |             47 |         2.94 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/bpred.bp/fa.btb_usedf/genblock.genblock.dff/genblock.dffs/fa.wr0_en_6                                               | clk_gen/o_rst_core_reg_1                                            |               18 |             47 |         2.61 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/bpred.bp/fa.btb_usedf/genblock.genblock.dff/genblock.dffs/fa.wr0_en_0                                               | clk_gen/o_rst_core_reg_1                                            |               19 |             47 |         2.47 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/bpred.bp/fa.btb_usedf/genblock.genblock.dff/genblock.dffs/fa.wr0_en_1                                               | clk_gen/o_rst_core_reg_1                                            |               15 |             47 |         3.13 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[1].buf_state_ff/genblock.dffs/dout_reg[1]_4                                            | clk_gen/o_rst_core_reg_3                                            |               23 |             47 |         2.04 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[0].buf_state_ff/genblock.dffs/dout_reg[2]_34                                           | clk_gen/o_rst_core_reg_3                                            |               22 |             47 |         2.14 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[2].buf_state_ff/genblock.dffs/buf_wr_en[0]                                             | clk_gen/o_rst_core_reg_3                                            |               21 |             47 |         2.24 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_state_ff/genblock.dffs/dout_reg[1]_2                                            | clk_gen/o_rst_core_reg_3                                            |               21 |             47 |         2.24 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/bpred.bp/fa.btb_usedf/genblock.genblock.dff/genblock.dffs/fa.wr0_en_7                                               | clk_gen/o_rst_core_reg_1                                            |               15 |             47 |         3.13 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/exu/i_x_ff/genblock.genblock.dff/genblock.dffs/fa.wr0_en_4                                                              | clk_gen/o_rst_core_reg_1                                            |               19 |             47 |         2.47 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/exu/i_x_ff/genblock.genblock.dff/genblock.dffs/fa.wr0_en_5                                                              | clk_gen/o_rst_core_reg_1                                            |               18 |             47 |         2.61 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/mem_ctl/misc_ff/genblock.dff/genblock.dffs/iccm_ecc_write_status                                                    | clk_gen/o_rst_core_reg_1                                            |               23 |             49 |         2.13 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_wb_adr_reg[5]_rep_3[0]                                                                                                    |                                                                     |               16 |             58 |         3.62 |
|  clk_div_cmt_hc_sr04/inst/clk_out1 |                                                                                                                                             |                                                                     |               15 |             61 |         4.07 |
|  clk_core_BUFG                     | veerwolf/axi2wb/write_fill_data_3                                                                                                           | clk_gen/o_rst_core_reg_1                                            |               21 |             64 |         3.05 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/s_axi_rid_reg_reg[0]_1                                                                                              | clk_gen/o_rst_core_reg_1                                            |               41 |             64 |         1.56 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/mem_ctl/iccm_enabled.dma_misc_bits/genblock.dff/genblock.dffs/dout_reg[3]_0[0]                                      | clk_gen/o_rst_core_reg_1                                            |               15 |             64 |         4.27 |
|  clk_core_BUFG                     | veerwolf/axi2wb/write_fill_data_5                                                                                                           | clk_gen/o_rst_core_reg_1                                            |               22 |             64 |         2.91 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_1                                                     | clk_gen/o_rst_core_reg_3                                            |               29 |             64 |         2.21 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/s_axi_rid_reg_reg[0]_0                                                                                              | clk_gen/o_rst_core_reg_1                                            |               23 |             64 |         2.78 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_mff/en01_out                                                                                    | clk_gen/o_rst_core_reg_3                                            |               32 |             64 |         2.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/s_axi_rid_reg_reg[0]_2                                                                                              | clk_gen/o_rst_core_reg_1                                            |               20 |             64 |         3.20 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/s_axi_rid_reg_reg[0]                                                                                                | clk_gen/o_rst_core_reg_1                                            |               30 |             64 |         2.13 |
|  clk_core_BUFG                     | veerwolf/axi2wb/write_fill_data_1                                                                                                           | clk_gen/o_rst_core_reg_1                                            |               21 |             64 |         3.05 |
|  clk_core_BUFG                     | veerwolf/axi2wb/ifu_rvalid                                                                                                                  | clk_gen/o_rst_core_reg_1                                            |               22 |             64 |         2.91 |
|  clk_core_BUFG                     | veerwolf/axi2wb/o_rdata[63]_i_1_n_0                                                                                                         |                                                                     |               53 |             64 |         1.21 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dbg/dmcommand_reg/genblock.genblock.dff/genblock.dffs/dout_reg[0]_5                                                     | clk_gen/o_rst_core_reg_3                                            |               30 |             64 |         2.13 |
|  clk_core_BUFG                     | veerwolf/axi2wb/write_fill_data_7                                                                                                           | clk_gen/o_rst_core_reg_1                                            |               24 |             64 |         2.67 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/exu/i_div/i_new_4bit_div_fullshortq/i_misc_ff/genblock.genblock.dff/genblock.dffs/dout_reg[18]_3                        | clk_gen/o_rst_core_reg_1                                            |               41 |             65 |         1.59 |
|  clk_core_BUFG                     | veerwolf/rvtop/mem/icache.icm/ic_data_inst/miscff/genblock.dff/genblock.dffs/dout_reg[0]_0                                                  | clk_gen/o_rst_core_reg_1                                            |               20 |             68 |         3.40 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/lsu/lsu_lsc_ctl/lsu_pkt_rff/dout_reg[0]_rep__1_0                                                                        | clk_gen/o_rst_core_reg_3                                            |               46 |             74 |         1.61 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/lsu/ecc/L2U_Plus1_0.ldst_sec_hi_rff/dout_reg[4]                                                                         | clk_gen/o_rst_core_reg_3                                            |               54 |             88 |         1.63 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mcgc_ff/genblock.genblock.dff/genblock.dffs/dec_data_en[0]                                                      | clk_gen/o_rst_core_reg_1                                            |               26 |             93 |         3.58 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/mem_ctl/ifu_pmu_sigs_ff/genblock.dff/genblock.dffs/fetch_bf_f_c1_clken                                              | clk_gen/o_rst_core_reg_1                                            |               21 |             93 |         4.43 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/lsu/bus_intf/bus_buffer/genblk10[3].buf_ageff/obuf_wr_en                                                                | clk_gen/o_rst_core_reg_3                                            |               65 |             96 |         1.48 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/mstatus_ff/genblock.dff/genblock.dffs/dec_data_en[0]                                                            | clk_gen/o_rst_core_reg_1                                            |               43 |             98 |         2.28 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/mul_p[valid]                                                                                                        | clk_gen/o_rst_core_reg_1                                            |               53 |            100 |         1.89 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/i___143_n_0                                                                                                         | clk_gen/o_rst_core_reg_1                                            |               55 |            134 |         2.44 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/aln/bundle1ff/dout_reg[6]_0                                                                                         | clk_gen/o_rst_core_reg_1                                            |               61 |            134 |         2.20 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/ifu/i___142_n_0                                                                                                         | clk_gen/o_rst_core_reg_1                                            |               63 |            134 |         2.13 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/E[0]                                                            |                                                                     |               57 |            136 |         2.39 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/dout_reg[0]_0[0]                                                |                                                                     |               57 |            136 |         2.39 |
|  clk_core_BUFG                     | veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[1].ECC0.size_256.WAYS.BYPASS[1].write_bypass_ff/write_bypass_en_ff[1]_1       | clk_gen/o_rst_core_reg_1                                            |               53 |            136 |         2.57 |
|  clk_core_BUFG                     | veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[1].ECC0.size_256.WAYS.BYPASS[0].write_bypass_ff/write_bypass_en_ff[1]_0       | clk_gen/o_rst_core_reg_1                                            |               45 |            136 |         3.02 |
|  clk_core_BUFG                     | veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[1].write_bypass_ff/write_bypass_en_ff[0]_1       | clk_gen/o_rst_core_reg_1                                            |               53 |            136 |         2.57 |
|  clk_core_BUFG                     | veerwolf/rvtop/mem/icache.icm/ic_data_inst/PACKED_1.BANKS_WAY[0].ECC0.size_256.WAYS.BYPASS[0].write_bypass_ff/write_bypass_en_ff[0]_0       | clk_gen/o_rst_core_reg_1                                            |               45 |            136 |         3.02 |
|  clk_div_cmt_vga/inst/clk_out1     |                                                                                                                                             |                                                                     |               43 |            166 |         3.86 |
|  clk_core_BUFG                     |                                                                                                                                             | clk_gen/o_rst_core_reg_2                                            |               86 |            195 |         2.27 |
|  clk_core_BUFG                     |                                                                                                                                             | clk_gen/o_rst_core_reg_3                                            |              267 |            458 |         1.72 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/p_0_in                                                          |                                                                     |              136 |            544 |         4.00 |
|  clk_core_BUFG                     | veerwolf/rvtop/veer/dec/tlu/dicawics_ff/genblock.genblock.dff/genblock.dffs/p_0_in__0                                                       |                                                                     |              136 |            544 |         4.00 |
|  clk_core_BUFG                     |                                                                                                                                             | clk_gen/rst_core                                                    |              278 |            736 |         2.65 |
|  clk_core_BUFG                     |                                                                                                                                             | clk_gen/o_rst_core_reg_1                                            |              394 |            793 |         2.01 |
+------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------+------------------+----------------+--------------+


