package fpga

import chisel3._
import chisel3.util._

class GatewayModify extends Bundle {
    
}

class Gateway extends Module {
    val io = IO(new Bundle {

    })
}