############################################################
## This file is generated automatically by Vitis HLS.
## Please DO NOT edit it.
## Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_top -name top "top"
set_directive_interface -mode s_axilite "top"
set_directive_interface -mode axis -register_mode both -register "top" in1
set_directive_interface -mode axis -register_mode both -register "top" in2
