
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.0
// timestamp : Wed Feb  7 04:30:06 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/riscv/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/riscv/riscv-ctg/sample_cgfs/sample_cgfs_fext/rv32h_fmsub.cgf \
 \
//                  -- xlen 32  \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fmsub.h instruction of the RISC-V RV32F_Zicsr_Zfh,RV64F_Zicsr_Zfh extension for the fmsub_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr_Zfh,RV64IF_Zicsr_Zfh")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*Zfh.*);def TEST_CASE_1=True;",fmsub_b15)

RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_7670:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x368 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x051 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7368; op2val:0x4451;
op3val:0x7999; valaddr_reg:x3; val_offset:23010*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23010*FLEN/8, x4, x1, x2)

inst_7671:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x368 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x051 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7368; op2val:0x4451;
op3val:0x7a66; valaddr_reg:x3; val_offset:23013*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23013*FLEN/8, x4, x1, x2)

inst_7672:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x4fff; valaddr_reg:x3; val_offset:23016*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23016*FLEN/8, x4, x1, x2)

inst_7673:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x4c00; valaddr_reg:x3; val_offset:23019*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23019*FLEN/8, x4, x1, x2)

inst_7674:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x4dff; valaddr_reg:x3; val_offset:23022*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23022*FLEN/8, x4, x1, x2)

inst_7675:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x4e00; valaddr_reg:x3; val_offset:23025*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23025*FLEN/8, x4, x1, x2)

inst_7676:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x4cff; valaddr_reg:x3; val_offset:23028*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23028*FLEN/8, x4, x1, x2)

inst_7677:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x4f00; valaddr_reg:x3; val_offset:23031*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23031*FLEN/8, x4, x1, x2)

inst_7678:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x4c7f; valaddr_reg:x3; val_offset:23034*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23034*FLEN/8, x4, x1, x2)

inst_7679:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x4f80; valaddr_reg:x3; val_offset:23037*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23037*FLEN/8, x4, x1, x2)

RVTEST_SIGBASE(x1,signature_x1_61)
inst_7680:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x4c3f; valaddr_reg:x3; val_offset:23040*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23040*FLEN/8, x4, x1, x2)

inst_7681:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x4fc0; valaddr_reg:x3; val_offset:23043*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23043*FLEN/8, x4, x1, x2)

inst_7682:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x4c1f; valaddr_reg:x3; val_offset:23046*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23046*FLEN/8, x4, x1, x2)

inst_7683:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x4fe0; valaddr_reg:x3; val_offset:23049*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23049*FLEN/8, x4, x1, x2)

inst_7684:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x4c0f; valaddr_reg:x3; val_offset:23052*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23052*FLEN/8, x4, x1, x2)

inst_7685:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x4ff0; valaddr_reg:x3; val_offset:23055*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23055*FLEN/8, x4, x1, x2)

inst_7686:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x4c07; valaddr_reg:x3; val_offset:23058*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23058*FLEN/8, x4, x1, x2)

inst_7687:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x4ff8; valaddr_reg:x3; val_offset:23061*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23061*FLEN/8, x4, x1, x2)

inst_7688:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x4c03; valaddr_reg:x3; val_offset:23064*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23064*FLEN/8, x4, x1, x2)

inst_7689:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x4ffc; valaddr_reg:x3; val_offset:23067*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23067*FLEN/8, x4, x1, x2)

inst_7690:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x4c01; valaddr_reg:x3; val_offset:23070*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23070*FLEN/8, x4, x1, x2)

inst_7691:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x4ffe; valaddr_reg:x3; val_offset:23073*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23073*FLEN/8, x4, x1, x2)

inst_7692:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x7bfe; valaddr_reg:x3; val_offset:23076*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23076*FLEN/8, x4, x1, x2)

inst_7693:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x7801; valaddr_reg:x3; val_offset:23079*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23079*FLEN/8, x4, x1, x2)

inst_7694:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x79b6; valaddr_reg:x3; val_offset:23082*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23082*FLEN/8, x4, x1, x2)

inst_7695:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x7b6d; valaddr_reg:x3; val_offset:23085*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23085*FLEN/8, x4, x1, x2)

inst_7696:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x78cc; valaddr_reg:x3; val_offset:23088*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23088*FLEN/8, x4, x1, x2)

inst_7697:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x7b33; valaddr_reg:x3; val_offset:23091*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23091*FLEN/8, x4, x1, x2)

inst_7698:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x79dd; valaddr_reg:x3; val_offset:23094*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23094*FLEN/8, x4, x1, x2)

inst_7699:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x7a22; valaddr_reg:x3; val_offset:23097*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23097*FLEN/8, x4, x1, x2)

inst_7700:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x7924; valaddr_reg:x3; val_offset:23100*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23100*FLEN/8, x4, x1, x2)

inst_7701:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x7adb; valaddr_reg:x3; val_offset:23103*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23103*FLEN/8, x4, x1, x2)

inst_7702:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x7999; valaddr_reg:x3; val_offset:23106*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23106*FLEN/8, x4, x1, x2)

inst_7703:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x3d1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x017 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x77d1; op2val:0x4017;
op3val:0x7a66; valaddr_reg:x3; val_offset:23109*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23109*FLEN/8, x4, x1, x2)

inst_7704:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x53ff; valaddr_reg:x3; val_offset:23112*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23112*FLEN/8, x4, x1, x2)

inst_7705:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x5000; valaddr_reg:x3; val_offset:23115*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23115*FLEN/8, x4, x1, x2)

inst_7706:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x51ff; valaddr_reg:x3; val_offset:23118*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23118*FLEN/8, x4, x1, x2)

inst_7707:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x5200; valaddr_reg:x3; val_offset:23121*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23121*FLEN/8, x4, x1, x2)

inst_7708:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x50ff; valaddr_reg:x3; val_offset:23124*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23124*FLEN/8, x4, x1, x2)

inst_7709:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x5300; valaddr_reg:x3; val_offset:23127*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23127*FLEN/8, x4, x1, x2)

inst_7710:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x507f; valaddr_reg:x3; val_offset:23130*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23130*FLEN/8, x4, x1, x2)

inst_7711:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x5380; valaddr_reg:x3; val_offset:23133*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23133*FLEN/8, x4, x1, x2)

inst_7712:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x503f; valaddr_reg:x3; val_offset:23136*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23136*FLEN/8, x4, x1, x2)

inst_7713:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x53c0; valaddr_reg:x3; val_offset:23139*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23139*FLEN/8, x4, x1, x2)

inst_7714:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x501f; valaddr_reg:x3; val_offset:23142*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23142*FLEN/8, x4, x1, x2)

inst_7715:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x53e0; valaddr_reg:x3; val_offset:23145*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23145*FLEN/8, x4, x1, x2)

inst_7716:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x500f; valaddr_reg:x3; val_offset:23148*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23148*FLEN/8, x4, x1, x2)

inst_7717:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x53f0; valaddr_reg:x3; val_offset:23151*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23151*FLEN/8, x4, x1, x2)

inst_7718:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x5007; valaddr_reg:x3; val_offset:23154*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23154*FLEN/8, x4, x1, x2)

inst_7719:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x53f8; valaddr_reg:x3; val_offset:23157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23157*FLEN/8, x4, x1, x2)

inst_7720:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x5003; valaddr_reg:x3; val_offset:23160*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23160*FLEN/8, x4, x1, x2)

inst_7721:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x53fc; valaddr_reg:x3; val_offset:23163*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23163*FLEN/8, x4, x1, x2)

inst_7722:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x5001; valaddr_reg:x3; val_offset:23166*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23166*FLEN/8, x4, x1, x2)

inst_7723:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x14 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x53fe; valaddr_reg:x3; val_offset:23169*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23169*FLEN/8, x4, x1, x2)

inst_7724:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x7bfe; valaddr_reg:x3; val_offset:23172*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23172*FLEN/8, x4, x1, x2)

inst_7725:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x7801; valaddr_reg:x3; val_offset:23175*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23175*FLEN/8, x4, x1, x2)

inst_7726:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x79b6; valaddr_reg:x3; val_offset:23178*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23178*FLEN/8, x4, x1, x2)

inst_7727:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x7b6d; valaddr_reg:x3; val_offset:23181*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23181*FLEN/8, x4, x1, x2)

inst_7728:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x78cc; valaddr_reg:x3; val_offset:23184*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23184*FLEN/8, x4, x1, x2)

inst_7729:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x7b33; valaddr_reg:x3; val_offset:23187*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23187*FLEN/8, x4, x1, x2)

inst_7730:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x79dd; valaddr_reg:x3; val_offset:23190*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23190*FLEN/8, x4, x1, x2)

inst_7731:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x7a22; valaddr_reg:x3; val_offset:23193*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23193*FLEN/8, x4, x1, x2)

inst_7732:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x7924; valaddr_reg:x3; val_offset:23196*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23196*FLEN/8, x4, x1, x2)

inst_7733:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x7adb; valaddr_reg:x3; val_offset:23199*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23199*FLEN/8, x4, x1, x2)

inst_7734:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x7999; valaddr_reg:x3; val_offset:23202*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23202*FLEN/8, x4, x1, x2)

inst_7735:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x026 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x3b5 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7426; op2val:0x43b5;
op3val:0x7a66; valaddr_reg:x3; val_offset:23205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23205*FLEN/8, x4, x1, x2)

inst_7736:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x15 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x57ff; valaddr_reg:x3; val_offset:23208*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23208*FLEN/8, x4, x1, x2)

inst_7737:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x15 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x5400; valaddr_reg:x3; val_offset:23211*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23211*FLEN/8, x4, x1, x2)

inst_7738:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x15 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x55ff; valaddr_reg:x3; val_offset:23214*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23214*FLEN/8, x4, x1, x2)

inst_7739:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x15 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x5600; valaddr_reg:x3; val_offset:23217*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23217*FLEN/8, x4, x1, x2)

inst_7740:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x15 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x54ff; valaddr_reg:x3; val_offset:23220*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23220*FLEN/8, x4, x1, x2)

inst_7741:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x15 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x5700; valaddr_reg:x3; val_offset:23223*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23223*FLEN/8, x4, x1, x2)

inst_7742:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x15 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x547f; valaddr_reg:x3; val_offset:23226*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23226*FLEN/8, x4, x1, x2)

inst_7743:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x15 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x5780; valaddr_reg:x3; val_offset:23229*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23229*FLEN/8, x4, x1, x2)

inst_7744:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x15 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x543f; valaddr_reg:x3; val_offset:23232*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23232*FLEN/8, x4, x1, x2)

inst_7745:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x15 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x57c0; valaddr_reg:x3; val_offset:23235*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23235*FLEN/8, x4, x1, x2)

inst_7746:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x15 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x541f; valaddr_reg:x3; val_offset:23238*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23238*FLEN/8, x4, x1, x2)

inst_7747:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x15 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x57e0; valaddr_reg:x3; val_offset:23241*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23241*FLEN/8, x4, x1, x2)

inst_7748:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x15 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x540f; valaddr_reg:x3; val_offset:23244*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23244*FLEN/8, x4, x1, x2)

inst_7749:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x15 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x57f0; valaddr_reg:x3; val_offset:23247*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23247*FLEN/8, x4, x1, x2)

inst_7750:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x15 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x5407; valaddr_reg:x3; val_offset:23250*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23250*FLEN/8, x4, x1, x2)

inst_7751:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x15 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x57f8; valaddr_reg:x3; val_offset:23253*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23253*FLEN/8, x4, x1, x2)

inst_7752:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x15 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x5403; valaddr_reg:x3; val_offset:23256*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23256*FLEN/8, x4, x1, x2)

inst_7753:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x15 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x57fc; valaddr_reg:x3; val_offset:23259*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23259*FLEN/8, x4, x1, x2)

inst_7754:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x15 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x5401; valaddr_reg:x3; val_offset:23262*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23262*FLEN/8, x4, x1, x2)

inst_7755:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x15 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x57fe; valaddr_reg:x3; val_offset:23265*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23265*FLEN/8, x4, x1, x2)

inst_7756:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x7bfe; valaddr_reg:x3; val_offset:23268*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23268*FLEN/8, x4, x1, x2)

inst_7757:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x7801; valaddr_reg:x3; val_offset:23271*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23271*FLEN/8, x4, x1, x2)

inst_7758:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x79b6; valaddr_reg:x3; val_offset:23274*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23274*FLEN/8, x4, x1, x2)

inst_7759:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x7b6d; valaddr_reg:x3; val_offset:23277*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23277*FLEN/8, x4, x1, x2)

inst_7760:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x78cc; valaddr_reg:x3; val_offset:23280*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23280*FLEN/8, x4, x1, x2)

inst_7761:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x7b33; valaddr_reg:x3; val_offset:23283*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23283*FLEN/8, x4, x1, x2)

inst_7762:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x79dd; valaddr_reg:x3; val_offset:23286*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23286*FLEN/8, x4, x1, x2)

inst_7763:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x7a22; valaddr_reg:x3; val_offset:23289*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23289*FLEN/8, x4, x1, x2)

inst_7764:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x7924; valaddr_reg:x3; val_offset:23292*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23292*FLEN/8, x4, x1, x2)

inst_7765:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x7adb; valaddr_reg:x3; val_offset:23295*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23295*FLEN/8, x4, x1, x2)

inst_7766:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x7999; valaddr_reg:x3; val_offset:23298*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23298*FLEN/8, x4, x1, x2)

inst_7767:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2d6 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0ad and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76d6; op2val:0x40ad;
op3val:0x7a66; valaddr_reg:x3; val_offset:23301*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23301*FLEN/8, x4, x1, x2)

inst_7768:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x5bff; valaddr_reg:x3; val_offset:23304*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23304*FLEN/8, x4, x1, x2)

inst_7769:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x5800; valaddr_reg:x3; val_offset:23307*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23307*FLEN/8, x4, x1, x2)

inst_7770:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x59ff; valaddr_reg:x3; val_offset:23310*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23310*FLEN/8, x4, x1, x2)

inst_7771:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x5a00; valaddr_reg:x3; val_offset:23313*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23313*FLEN/8, x4, x1, x2)

inst_7772:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x58ff; valaddr_reg:x3; val_offset:23316*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23316*FLEN/8, x4, x1, x2)

inst_7773:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x5b00; valaddr_reg:x3; val_offset:23319*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23319*FLEN/8, x4, x1, x2)

inst_7774:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x587f; valaddr_reg:x3; val_offset:23322*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23322*FLEN/8, x4, x1, x2)

inst_7775:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x5b80; valaddr_reg:x3; val_offset:23325*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23325*FLEN/8, x4, x1, x2)

inst_7776:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x583f; valaddr_reg:x3; val_offset:23328*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23328*FLEN/8, x4, x1, x2)

inst_7777:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x5bc0; valaddr_reg:x3; val_offset:23331*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23331*FLEN/8, x4, x1, x2)

inst_7778:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x581f; valaddr_reg:x3; val_offset:23334*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23334*FLEN/8, x4, x1, x2)

inst_7779:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x5be0; valaddr_reg:x3; val_offset:23337*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23337*FLEN/8, x4, x1, x2)

inst_7780:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x580f; valaddr_reg:x3; val_offset:23340*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23340*FLEN/8, x4, x1, x2)

inst_7781:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x5bf0; valaddr_reg:x3; val_offset:23343*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23343*FLEN/8, x4, x1, x2)

inst_7782:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x5807; valaddr_reg:x3; val_offset:23346*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23346*FLEN/8, x4, x1, x2)

inst_7783:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x5bf8; valaddr_reg:x3; val_offset:23349*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23349*FLEN/8, x4, x1, x2)

inst_7784:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x5803; valaddr_reg:x3; val_offset:23352*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23352*FLEN/8, x4, x1, x2)

inst_7785:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x5bfc; valaddr_reg:x3; val_offset:23355*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23355*FLEN/8, x4, x1, x2)

inst_7786:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x5801; valaddr_reg:x3; val_offset:23358*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23358*FLEN/8, x4, x1, x2)

inst_7787:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x16 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x5bfe; valaddr_reg:x3; val_offset:23361*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23361*FLEN/8, x4, x1, x2)

inst_7788:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x7bfe; valaddr_reg:x3; val_offset:23364*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23364*FLEN/8, x4, x1, x2)

inst_7789:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x7801; valaddr_reg:x3; val_offset:23367*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23367*FLEN/8, x4, x1, x2)

inst_7790:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x79b6; valaddr_reg:x3; val_offset:23370*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23370*FLEN/8, x4, x1, x2)

inst_7791:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x7b6d; valaddr_reg:x3; val_offset:23373*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23373*FLEN/8, x4, x1, x2)

inst_7792:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x78cc; valaddr_reg:x3; val_offset:23376*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23376*FLEN/8, x4, x1, x2)

inst_7793:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x7b33; valaddr_reg:x3; val_offset:23379*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23379*FLEN/8, x4, x1, x2)

inst_7794:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x79dd; valaddr_reg:x3; val_offset:23382*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23382*FLEN/8, x4, x1, x2)

inst_7795:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x7a22; valaddr_reg:x3; val_offset:23385*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23385*FLEN/8, x4, x1, x2)

inst_7796:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x7924; valaddr_reg:x3; val_offset:23388*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23388*FLEN/8, x4, x1, x2)

inst_7797:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x7adb; valaddr_reg:x3; val_offset:23391*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23391*FLEN/8, x4, x1, x2)

inst_7798:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x7999; valaddr_reg:x3; val_offset:23394*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23394*FLEN/8, x4, x1, x2)

inst_7799:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x16e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1e3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x796e; op2val:0x3de3;
op3val:0x7a66; valaddr_reg:x3; val_offset:23397*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23397*FLEN/8, x4, x1, x2)

inst_7800:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x17 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x5fff; valaddr_reg:x3; val_offset:23400*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23400*FLEN/8, x4, x1, x2)

inst_7801:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x17 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x5c00; valaddr_reg:x3; val_offset:23403*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23403*FLEN/8, x4, x1, x2)

inst_7802:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x17 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x5dff; valaddr_reg:x3; val_offset:23406*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23406*FLEN/8, x4, x1, x2)

inst_7803:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x17 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x5e00; valaddr_reg:x3; val_offset:23409*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23409*FLEN/8, x4, x1, x2)

inst_7804:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x17 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x5cff; valaddr_reg:x3; val_offset:23412*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23412*FLEN/8, x4, x1, x2)

inst_7805:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x17 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x5f00; valaddr_reg:x3; val_offset:23415*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23415*FLEN/8, x4, x1, x2)

inst_7806:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x17 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x5c7f; valaddr_reg:x3; val_offset:23418*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23418*FLEN/8, x4, x1, x2)

inst_7807:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x17 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x5f80; valaddr_reg:x3; val_offset:23421*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23421*FLEN/8, x4, x1, x2)

RVTEST_SIGBASE(x1,signature_x1_62)
inst_7808:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x17 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x5c3f; valaddr_reg:x3; val_offset:23424*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23424*FLEN/8, x4, x1, x2)

inst_7809:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x17 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x5fc0; valaddr_reg:x3; val_offset:23427*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23427*FLEN/8, x4, x1, x2)

inst_7810:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x17 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x5c1f; valaddr_reg:x3; val_offset:23430*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23430*FLEN/8, x4, x1, x2)

inst_7811:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x17 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x5fe0; valaddr_reg:x3; val_offset:23433*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23433*FLEN/8, x4, x1, x2)

inst_7812:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x17 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x5c0f; valaddr_reg:x3; val_offset:23436*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23436*FLEN/8, x4, x1, x2)

inst_7813:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x17 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x5ff0; valaddr_reg:x3; val_offset:23439*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23439*FLEN/8, x4, x1, x2)

inst_7814:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x17 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x5c07; valaddr_reg:x3; val_offset:23442*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23442*FLEN/8, x4, x1, x2)

inst_7815:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x17 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x5ff8; valaddr_reg:x3; val_offset:23445*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23445*FLEN/8, x4, x1, x2)

inst_7816:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x17 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x5c03; valaddr_reg:x3; val_offset:23448*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23448*FLEN/8, x4, x1, x2)

inst_7817:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x17 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x5ffc; valaddr_reg:x3; val_offset:23451*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23451*FLEN/8, x4, x1, x2)

inst_7818:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x17 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x5c01; valaddr_reg:x3; val_offset:23454*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23454*FLEN/8, x4, x1, x2)

inst_7819:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x17 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x5ffe; valaddr_reg:x3; val_offset:23457*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23457*FLEN/8, x4, x1, x2)

inst_7820:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x7bfe; valaddr_reg:x3; val_offset:23460*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23460*FLEN/8, x4, x1, x2)

inst_7821:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x7801; valaddr_reg:x3; val_offset:23463*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23463*FLEN/8, x4, x1, x2)

inst_7822:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x79b6; valaddr_reg:x3; val_offset:23466*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23466*FLEN/8, x4, x1, x2)

inst_7823:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x7b6d; valaddr_reg:x3; val_offset:23469*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23469*FLEN/8, x4, x1, x2)

inst_7824:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x78cc; valaddr_reg:x3; val_offset:23472*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23472*FLEN/8, x4, x1, x2)

inst_7825:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x7b33; valaddr_reg:x3; val_offset:23475*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23475*FLEN/8, x4, x1, x2)

inst_7826:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x79dd; valaddr_reg:x3; val_offset:23478*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23478*FLEN/8, x4, x1, x2)

inst_7827:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x7a22; valaddr_reg:x3; val_offset:23481*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23481*FLEN/8, x4, x1, x2)

inst_7828:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x7924; valaddr_reg:x3; val_offset:23484*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23484*FLEN/8, x4, x1, x2)

inst_7829:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x7adb; valaddr_reg:x3; val_offset:23487*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23487*FLEN/8, x4, x1, x2)

inst_7830:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x7999; valaddr_reg:x3; val_offset:23490*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23490*FLEN/8, x4, x1, x2)

inst_7831:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x358 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x05a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b58; op2val:0x3c5a;
op3val:0x7a66; valaddr_reg:x3; val_offset:23493*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23493*FLEN/8, x4, x1, x2)

inst_7832:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x63ff; valaddr_reg:x3; val_offset:23496*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23496*FLEN/8, x4, x1, x2)

inst_7833:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x6000; valaddr_reg:x3; val_offset:23499*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23499*FLEN/8, x4, x1, x2)

inst_7834:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x61ff; valaddr_reg:x3; val_offset:23502*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23502*FLEN/8, x4, x1, x2)

inst_7835:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x6200; valaddr_reg:x3; val_offset:23505*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23505*FLEN/8, x4, x1, x2)

inst_7836:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x60ff; valaddr_reg:x3; val_offset:23508*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23508*FLEN/8, x4, x1, x2)

inst_7837:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x6300; valaddr_reg:x3; val_offset:23511*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23511*FLEN/8, x4, x1, x2)

inst_7838:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x607f; valaddr_reg:x3; val_offset:23514*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23514*FLEN/8, x4, x1, x2)

inst_7839:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x6380; valaddr_reg:x3; val_offset:23517*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23517*FLEN/8, x4, x1, x2)

inst_7840:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x603f; valaddr_reg:x3; val_offset:23520*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23520*FLEN/8, x4, x1, x2)

inst_7841:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x63c0; valaddr_reg:x3; val_offset:23523*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23523*FLEN/8, x4, x1, x2)

inst_7842:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x601f; valaddr_reg:x3; val_offset:23526*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23526*FLEN/8, x4, x1, x2)

inst_7843:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x63e0; valaddr_reg:x3; val_offset:23529*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23529*FLEN/8, x4, x1, x2)

inst_7844:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x600f; valaddr_reg:x3; val_offset:23532*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23532*FLEN/8, x4, x1, x2)

inst_7845:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x63f0; valaddr_reg:x3; val_offset:23535*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23535*FLEN/8, x4, x1, x2)

inst_7846:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x6007; valaddr_reg:x3; val_offset:23538*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23538*FLEN/8, x4, x1, x2)

inst_7847:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x63f8; valaddr_reg:x3; val_offset:23541*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23541*FLEN/8, x4, x1, x2)

inst_7848:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x6003; valaddr_reg:x3; val_offset:23544*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23544*FLEN/8, x4, x1, x2)

inst_7849:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x63fc; valaddr_reg:x3; val_offset:23547*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23547*FLEN/8, x4, x1, x2)

inst_7850:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x6001; valaddr_reg:x3; val_offset:23550*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23550*FLEN/8, x4, x1, x2)

inst_7851:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x18 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x63fe; valaddr_reg:x3; val_offset:23553*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23553*FLEN/8, x4, x1, x2)

inst_7852:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x7bfe; valaddr_reg:x3; val_offset:23556*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23556*FLEN/8, x4, x1, x2)

inst_7853:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x7801; valaddr_reg:x3; val_offset:23559*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23559*FLEN/8, x4, x1, x2)

inst_7854:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x79b6; valaddr_reg:x3; val_offset:23562*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23562*FLEN/8, x4, x1, x2)

inst_7855:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x7b6d; valaddr_reg:x3; val_offset:23565*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23565*FLEN/8, x4, x1, x2)

inst_7856:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x78cc; valaddr_reg:x3; val_offset:23568*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23568*FLEN/8, x4, x1, x2)

inst_7857:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x7b33; valaddr_reg:x3; val_offset:23571*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23571*FLEN/8, x4, x1, x2)

inst_7858:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x79dd; valaddr_reg:x3; val_offset:23574*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23574*FLEN/8, x4, x1, x2)

inst_7859:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x7a22; valaddr_reg:x3; val_offset:23577*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23577*FLEN/8, x4, x1, x2)

inst_7860:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x7924; valaddr_reg:x3; val_offset:23580*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23580*FLEN/8, x4, x1, x2)

inst_7861:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x7adb; valaddr_reg:x3; val_offset:23583*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23583*FLEN/8, x4, x1, x2)

inst_7862:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x7999; valaddr_reg:x3; val_offset:23586*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23586*FLEN/8, x4, x1, x2)

inst_7863:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x0af and fs2 == 0 and fe2 == 0x0f and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x78af; op2val:0x3ed3;
op3val:0x7a66; valaddr_reg:x3; val_offset:23589*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23589*FLEN/8, x4, x1, x2)

inst_7864:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x67ff; valaddr_reg:x3; val_offset:23592*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23592*FLEN/8, x4, x1, x2)

inst_7865:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x6400; valaddr_reg:x3; val_offset:23595*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23595*FLEN/8, x4, x1, x2)

inst_7866:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x65ff; valaddr_reg:x3; val_offset:23598*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23598*FLEN/8, x4, x1, x2)

inst_7867:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x6600; valaddr_reg:x3; val_offset:23601*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23601*FLEN/8, x4, x1, x2)

inst_7868:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x64ff; valaddr_reg:x3; val_offset:23604*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23604*FLEN/8, x4, x1, x2)

inst_7869:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x6700; valaddr_reg:x3; val_offset:23607*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23607*FLEN/8, x4, x1, x2)

inst_7870:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x647f; valaddr_reg:x3; val_offset:23610*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23610*FLEN/8, x4, x1, x2)

inst_7871:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x6780; valaddr_reg:x3; val_offset:23613*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23613*FLEN/8, x4, x1, x2)

inst_7872:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x643f; valaddr_reg:x3; val_offset:23616*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23616*FLEN/8, x4, x1, x2)

inst_7873:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x67c0; valaddr_reg:x3; val_offset:23619*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23619*FLEN/8, x4, x1, x2)

inst_7874:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x641f; valaddr_reg:x3; val_offset:23622*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23622*FLEN/8, x4, x1, x2)

inst_7875:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x67e0; valaddr_reg:x3; val_offset:23625*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23625*FLEN/8, x4, x1, x2)

inst_7876:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x640f; valaddr_reg:x3; val_offset:23628*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23628*FLEN/8, x4, x1, x2)

inst_7877:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x67f0; valaddr_reg:x3; val_offset:23631*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23631*FLEN/8, x4, x1, x2)

inst_7878:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x6407; valaddr_reg:x3; val_offset:23634*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23634*FLEN/8, x4, x1, x2)

inst_7879:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x67f8; valaddr_reg:x3; val_offset:23637*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23637*FLEN/8, x4, x1, x2)

inst_7880:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x6403; valaddr_reg:x3; val_offset:23640*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23640*FLEN/8, x4, x1, x2)

inst_7881:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x67fc; valaddr_reg:x3; val_offset:23643*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23643*FLEN/8, x4, x1, x2)

inst_7882:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x6401; valaddr_reg:x3; val_offset:23646*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23646*FLEN/8, x4, x1, x2)

inst_7883:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x19 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x67fe; valaddr_reg:x3; val_offset:23649*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23649*FLEN/8, x4, x1, x2)

inst_7884:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x7bfe; valaddr_reg:x3; val_offset:23652*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23652*FLEN/8, x4, x1, x2)

inst_7885:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x7801; valaddr_reg:x3; val_offset:23655*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23655*FLEN/8, x4, x1, x2)

inst_7886:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x79b6; valaddr_reg:x3; val_offset:23658*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23658*FLEN/8, x4, x1, x2)

inst_7887:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x7b6d; valaddr_reg:x3; val_offset:23661*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23661*FLEN/8, x4, x1, x2)

inst_7888:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x78cc; valaddr_reg:x3; val_offset:23664*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23664*FLEN/8, x4, x1, x2)

inst_7889:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x7b33; valaddr_reg:x3; val_offset:23667*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23667*FLEN/8, x4, x1, x2)

inst_7890:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x79dd; valaddr_reg:x3; val_offset:23670*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23670*FLEN/8, x4, x1, x2)

inst_7891:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x7a22; valaddr_reg:x3; val_offset:23673*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23673*FLEN/8, x4, x1, x2)

inst_7892:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x7924; valaddr_reg:x3; val_offset:23676*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23676*FLEN/8, x4, x1, x2)

inst_7893:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x7adb; valaddr_reg:x3; val_offset:23679*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23679*FLEN/8, x4, x1, x2)

inst_7894:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x7999; valaddr_reg:x3; val_offset:23682*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23682*FLEN/8, x4, x1, x2)

inst_7895:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x28a and fs2 == 0 and fe2 == 0x0f and fm2 == 0x0e4 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7a8a; op2val:0x3ce4;
op3val:0x7a66; valaddr_reg:x3; val_offset:23685*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23685*FLEN/8, x4, x1, x2)

inst_7896:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x6bff; valaddr_reg:x3; val_offset:23688*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23688*FLEN/8, x4, x1, x2)

inst_7897:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x6800; valaddr_reg:x3; val_offset:23691*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23691*FLEN/8, x4, x1, x2)

inst_7898:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x69ff; valaddr_reg:x3; val_offset:23694*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23694*FLEN/8, x4, x1, x2)

inst_7899:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x6a00; valaddr_reg:x3; val_offset:23697*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23697*FLEN/8, x4, x1, x2)

inst_7900:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x68ff; valaddr_reg:x3; val_offset:23700*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23700*FLEN/8, x4, x1, x2)

inst_7901:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x6b00; valaddr_reg:x3; val_offset:23703*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23703*FLEN/8, x4, x1, x2)

inst_7902:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x687f; valaddr_reg:x3; val_offset:23706*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23706*FLEN/8, x4, x1, x2)

inst_7903:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x6b80; valaddr_reg:x3; val_offset:23709*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23709*FLEN/8, x4, x1, x2)

inst_7904:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x683f; valaddr_reg:x3; val_offset:23712*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23712*FLEN/8, x4, x1, x2)

inst_7905:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x6bc0; valaddr_reg:x3; val_offset:23715*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23715*FLEN/8, x4, x1, x2)

inst_7906:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x681f; valaddr_reg:x3; val_offset:23718*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23718*FLEN/8, x4, x1, x2)

inst_7907:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x6be0; valaddr_reg:x3; val_offset:23721*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23721*FLEN/8, x4, x1, x2)

inst_7908:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x680f; valaddr_reg:x3; val_offset:23724*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23724*FLEN/8, x4, x1, x2)

inst_7909:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x6bf0; valaddr_reg:x3; val_offset:23727*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23727*FLEN/8, x4, x1, x2)

inst_7910:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x6807; valaddr_reg:x3; val_offset:23730*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23730*FLEN/8, x4, x1, x2)

inst_7911:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x6bf8; valaddr_reg:x3; val_offset:23733*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23733*FLEN/8, x4, x1, x2)

inst_7912:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x6803; valaddr_reg:x3; val_offset:23736*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23736*FLEN/8, x4, x1, x2)

inst_7913:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x6bfc; valaddr_reg:x3; val_offset:23739*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23739*FLEN/8, x4, x1, x2)

inst_7914:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x6801; valaddr_reg:x3; val_offset:23742*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23742*FLEN/8, x4, x1, x2)

inst_7915:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1a and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x6bfe; valaddr_reg:x3; val_offset:23745*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23745*FLEN/8, x4, x1, x2)

inst_7916:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x7bfe; valaddr_reg:x3; val_offset:23748*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23748*FLEN/8, x4, x1, x2)

inst_7917:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x7801; valaddr_reg:x3; val_offset:23751*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23751*FLEN/8, x4, x1, x2)

inst_7918:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x79b6; valaddr_reg:x3; val_offset:23754*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23754*FLEN/8, x4, x1, x2)

inst_7919:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x7b6d; valaddr_reg:x3; val_offset:23757*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23757*FLEN/8, x4, x1, x2)

inst_7920:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x78cc; valaddr_reg:x3; val_offset:23760*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23760*FLEN/8, x4, x1, x2)

inst_7921:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x7b33; valaddr_reg:x3; val_offset:23763*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23763*FLEN/8, x4, x1, x2)

inst_7922:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x79dd; valaddr_reg:x3; val_offset:23766*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23766*FLEN/8, x4, x1, x2)

inst_7923:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x7a22; valaddr_reg:x3; val_offset:23769*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23769*FLEN/8, x4, x1, x2)

inst_7924:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x7924; valaddr_reg:x3; val_offset:23772*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23772*FLEN/8, x4, x1, x2)

inst_7925:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x7adb; valaddr_reg:x3; val_offset:23775*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23775*FLEN/8, x4, x1, x2)

inst_7926:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x7999; valaddr_reg:x3; val_offset:23778*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23778*FLEN/8, x4, x1, x2)

inst_7927:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x223 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x135 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6e23; op2val:0x4935;
op3val:0x7a66; valaddr_reg:x3; val_offset:23781*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23781*FLEN/8, x4, x1, x2)

inst_7928:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x6fff; valaddr_reg:x3; val_offset:23784*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23784*FLEN/8, x4, x1, x2)

inst_7929:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1b and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x6c00; valaddr_reg:x3; val_offset:23787*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23787*FLEN/8, x4, x1, x2)

inst_7930:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1b and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x6dff; valaddr_reg:x3; val_offset:23790*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23790*FLEN/8, x4, x1, x2)

inst_7931:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1b and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x6e00; valaddr_reg:x3; val_offset:23793*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23793*FLEN/8, x4, x1, x2)

inst_7932:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1b and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x6cff; valaddr_reg:x3; val_offset:23796*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23796*FLEN/8, x4, x1, x2)

inst_7933:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1b and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x6f00; valaddr_reg:x3; val_offset:23799*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23799*FLEN/8, x4, x1, x2)

inst_7934:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1b and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x6c7f; valaddr_reg:x3; val_offset:23802*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23802*FLEN/8, x4, x1, x2)

inst_7935:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1b and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x6f80; valaddr_reg:x3; val_offset:23805*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23805*FLEN/8, x4, x1, x2)

RVTEST_SIGBASE(x1,signature_x1_63)
inst_7936:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1b and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x6c3f; valaddr_reg:x3; val_offset:23808*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23808*FLEN/8, x4, x1, x2)

inst_7937:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x6fc0; valaddr_reg:x3; val_offset:23811*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23811*FLEN/8, x4, x1, x2)

inst_7938:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1b and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x6c1f; valaddr_reg:x3; val_offset:23814*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23814*FLEN/8, x4, x1, x2)

inst_7939:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x6fe0; valaddr_reg:x3; val_offset:23817*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23817*FLEN/8, x4, x1, x2)

inst_7940:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1b and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x6c0f; valaddr_reg:x3; val_offset:23820*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23820*FLEN/8, x4, x1, x2)

inst_7941:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x6ff0; valaddr_reg:x3; val_offset:23823*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23823*FLEN/8, x4, x1, x2)

inst_7942:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1b and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x6c07; valaddr_reg:x3; val_offset:23826*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23826*FLEN/8, x4, x1, x2)

inst_7943:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x6ff8; valaddr_reg:x3; val_offset:23829*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23829*FLEN/8, x4, x1, x2)

inst_7944:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1b and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x6c03; valaddr_reg:x3; val_offset:23832*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23832*FLEN/8, x4, x1, x2)

inst_7945:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x6ffc; valaddr_reg:x3; val_offset:23835*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23835*FLEN/8, x4, x1, x2)

inst_7946:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1b and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x6c01; valaddr_reg:x3; val_offset:23838*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23838*FLEN/8, x4, x1, x2)

inst_7947:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1b and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x6ffe; valaddr_reg:x3; val_offset:23841*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23841*FLEN/8, x4, x1, x2)

inst_7948:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x7bfe; valaddr_reg:x3; val_offset:23844*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23844*FLEN/8, x4, x1, x2)

inst_7949:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x7801; valaddr_reg:x3; val_offset:23847*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23847*FLEN/8, x4, x1, x2)

inst_7950:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x79b6; valaddr_reg:x3; val_offset:23850*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23850*FLEN/8, x4, x1, x2)

inst_7951:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x7b6d; valaddr_reg:x3; val_offset:23853*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23853*FLEN/8, x4, x1, x2)

inst_7952:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x78cc; valaddr_reg:x3; val_offset:23856*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23856*FLEN/8, x4, x1, x2)

inst_7953:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x7b33; valaddr_reg:x3; val_offset:23859*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23859*FLEN/8, x4, x1, x2)

inst_7954:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x79dd; valaddr_reg:x3; val_offset:23862*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23862*FLEN/8, x4, x1, x2)

inst_7955:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x7a22; valaddr_reg:x3; val_offset:23865*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23865*FLEN/8, x4, x1, x2)

inst_7956:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x7924; valaddr_reg:x3; val_offset:23868*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23868*FLEN/8, x4, x1, x2)

inst_7957:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x7adb; valaddr_reg:x3; val_offset:23871*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23871*FLEN/8, x4, x1, x2)

inst_7958:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x7999; valaddr_reg:x3; val_offset:23874*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23874*FLEN/8, x4, x1, x2)

inst_7959:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x1b1 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x19d and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x75b1; op2val:0x419d;
op3val:0x7a66; valaddr_reg:x3; val_offset:23877*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23877*FLEN/8, x4, x1, x2)

inst_7960:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x73ff; valaddr_reg:x3; val_offset:23880*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23880*FLEN/8, x4, x1, x2)

inst_7961:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x7000; valaddr_reg:x3; val_offset:23883*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23883*FLEN/8, x4, x1, x2)

inst_7962:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x71ff; valaddr_reg:x3; val_offset:23886*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23886*FLEN/8, x4, x1, x2)

inst_7963:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x7200; valaddr_reg:x3; val_offset:23889*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23889*FLEN/8, x4, x1, x2)

inst_7964:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x70ff; valaddr_reg:x3; val_offset:23892*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23892*FLEN/8, x4, x1, x2)

inst_7965:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x7300; valaddr_reg:x3; val_offset:23895*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23895*FLEN/8, x4, x1, x2)

inst_7966:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x707f; valaddr_reg:x3; val_offset:23898*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23898*FLEN/8, x4, x1, x2)

inst_7967:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x7380; valaddr_reg:x3; val_offset:23901*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23901*FLEN/8, x4, x1, x2)

inst_7968:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x703f; valaddr_reg:x3; val_offset:23904*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23904*FLEN/8, x4, x1, x2)

inst_7969:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x73c0; valaddr_reg:x3; val_offset:23907*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23907*FLEN/8, x4, x1, x2)

inst_7970:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x701f; valaddr_reg:x3; val_offset:23910*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23910*FLEN/8, x4, x1, x2)

inst_7971:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x73e0; valaddr_reg:x3; val_offset:23913*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23913*FLEN/8, x4, x1, x2)

inst_7972:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x700f; valaddr_reg:x3; val_offset:23916*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23916*FLEN/8, x4, x1, x2)

inst_7973:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x73f0; valaddr_reg:x3; val_offset:23919*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23919*FLEN/8, x4, x1, x2)

inst_7974:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x7007; valaddr_reg:x3; val_offset:23922*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23922*FLEN/8, x4, x1, x2)

inst_7975:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x73f8; valaddr_reg:x3; val_offset:23925*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23925*FLEN/8, x4, x1, x2)

inst_7976:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x7003; valaddr_reg:x3; val_offset:23928*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23928*FLEN/8, x4, x1, x2)

inst_7977:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x73fc; valaddr_reg:x3; val_offset:23931*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23931*FLEN/8, x4, x1, x2)

inst_7978:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x7001; valaddr_reg:x3; val_offset:23934*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23934*FLEN/8, x4, x1, x2)

inst_7979:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1c and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x73fe; valaddr_reg:x3; val_offset:23937*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23937*FLEN/8, x4, x1, x2)

inst_7980:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x7bfe; valaddr_reg:x3; val_offset:23940*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23940*FLEN/8, x4, x1, x2)

inst_7981:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x7801; valaddr_reg:x3; val_offset:23943*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23943*FLEN/8, x4, x1, x2)

inst_7982:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x79b6; valaddr_reg:x3; val_offset:23946*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23946*FLEN/8, x4, x1, x2)

inst_7983:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x7b6d; valaddr_reg:x3; val_offset:23949*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23949*FLEN/8, x4, x1, x2)

inst_7984:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x78cc; valaddr_reg:x3; val_offset:23952*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23952*FLEN/8, x4, x1, x2)

inst_7985:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x7b33; valaddr_reg:x3; val_offset:23955*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23955*FLEN/8, x4, x1, x2)

inst_7986:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x79dd; valaddr_reg:x3; val_offset:23958*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23958*FLEN/8, x4, x1, x2)

inst_7987:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x7a22; valaddr_reg:x3; val_offset:23961*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23961*FLEN/8, x4, x1, x2)

inst_7988:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x7924; valaddr_reg:x3; val_offset:23964*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23964*FLEN/8, x4, x1, x2)

inst_7989:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x7adb; valaddr_reg:x3; val_offset:23967*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23967*FLEN/8, x4, x1, x2)

inst_7990:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x7999; valaddr_reg:x3; val_offset:23970*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23970*FLEN/8, x4, x1, x2)

inst_7991:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3fa and fs2 == 0 and fe2 == 0x0f and fm2 == 0x002 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7bfa; op2val:0x3c02;
op3val:0x7a66; valaddr_reg:x3; val_offset:23973*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23973*FLEN/8, x4, x1, x2)

inst_7992:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x77ff; valaddr_reg:x3; val_offset:23976*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23976*FLEN/8, x4, x1, x2)

inst_7993:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x7400; valaddr_reg:x3; val_offset:23979*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23979*FLEN/8, x4, x1, x2)

inst_7994:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x75ff; valaddr_reg:x3; val_offset:23982*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23982*FLEN/8, x4, x1, x2)

inst_7995:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x7600; valaddr_reg:x3; val_offset:23985*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23985*FLEN/8, x4, x1, x2)

inst_7996:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x74ff; valaddr_reg:x3; val_offset:23988*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23988*FLEN/8, x4, x1, x2)

inst_7997:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x7700; valaddr_reg:x3; val_offset:23991*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23991*FLEN/8, x4, x1, x2)

inst_7998:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x747f; valaddr_reg:x3; val_offset:23994*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23994*FLEN/8, x4, x1, x2)

inst_7999:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x7780; valaddr_reg:x3; val_offset:23997*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 23997*FLEN/8, x4, x1, x2)

inst_8000:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x743f; valaddr_reg:x3; val_offset:24000*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24000*FLEN/8, x4, x1, x2)

inst_8001:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x77c0; valaddr_reg:x3; val_offset:24003*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24003*FLEN/8, x4, x1, x2)

inst_8002:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x741f; valaddr_reg:x3; val_offset:24006*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24006*FLEN/8, x4, x1, x2)

inst_8003:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x77e0; valaddr_reg:x3; val_offset:24009*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24009*FLEN/8, x4, x1, x2)

inst_8004:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x740f; valaddr_reg:x3; val_offset:24012*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24012*FLEN/8, x4, x1, x2)

inst_8005:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x77f0; valaddr_reg:x3; val_offset:24015*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24015*FLEN/8, x4, x1, x2)

inst_8006:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x7407; valaddr_reg:x3; val_offset:24018*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24018*FLEN/8, x4, x1, x2)

inst_8007:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x77f8; valaddr_reg:x3; val_offset:24021*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24021*FLEN/8, x4, x1, x2)

inst_8008:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x7403; valaddr_reg:x3; val_offset:24024*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24024*FLEN/8, x4, x1, x2)

inst_8009:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x77fc; valaddr_reg:x3; val_offset:24027*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24027*FLEN/8, x4, x1, x2)

inst_8010:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x7401; valaddr_reg:x3; val_offset:24030*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24030*FLEN/8, x4, x1, x2)

inst_8011:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1d and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x77fe; valaddr_reg:x3; val_offset:24033*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24033*FLEN/8, x4, x1, x2)

inst_8012:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x7bfe; valaddr_reg:x3; val_offset:24036*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24036*FLEN/8, x4, x1, x2)

inst_8013:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x7801; valaddr_reg:x3; val_offset:24039*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24039*FLEN/8, x4, x1, x2)

inst_8014:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x79b6; valaddr_reg:x3; val_offset:24042*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24042*FLEN/8, x4, x1, x2)

inst_8015:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x7b6d; valaddr_reg:x3; val_offset:24045*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24045*FLEN/8, x4, x1, x2)

inst_8016:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x78cc; valaddr_reg:x3; val_offset:24048*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24048*FLEN/8, x4, x1, x2)

inst_8017:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x7b33; valaddr_reg:x3; val_offset:24051*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24051*FLEN/8, x4, x1, x2)

inst_8018:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x79dd; valaddr_reg:x3; val_offset:24054*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24054*FLEN/8, x4, x1, x2)

inst_8019:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x7a22; valaddr_reg:x3; val_offset:24057*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24057*FLEN/8, x4, x1, x2)

inst_8020:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x7924; valaddr_reg:x3; val_offset:24060*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24060*FLEN/8, x4, x1, x2)

inst_8021:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x7adb; valaddr_reg:x3; val_offset:24063*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24063*FLEN/8, x4, x1, x2)

inst_8022:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x7999; valaddr_reg:x3; val_offset:24066*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24066*FLEN/8, x4, x1, x2)

inst_8023:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x0af and fs2 == 0 and fe2 == 0x11 and fm2 == 0x2d3 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x70af; op2val:0x46d3;
op3val:0x7a66; valaddr_reg:x3; val_offset:24069*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24069*FLEN/8, x4, x1, x2)

inst_8024:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7bff; valaddr_reg:x3; val_offset:24072*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24072*FLEN/8, x4, x1, x2)

inst_8025:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7800; valaddr_reg:x3; val_offset:24075*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24075*FLEN/8, x4, x1, x2)

inst_8026:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x79ff; valaddr_reg:x3; val_offset:24078*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24078*FLEN/8, x4, x1, x2)

inst_8027:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7a00; valaddr_reg:x3; val_offset:24081*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24081*FLEN/8, x4, x1, x2)

inst_8028:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x78ff; valaddr_reg:x3; val_offset:24084*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24084*FLEN/8, x4, x1, x2)

inst_8029:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7b00; valaddr_reg:x3; val_offset:24087*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24087*FLEN/8, x4, x1, x2)

inst_8030:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x787f; valaddr_reg:x3; val_offset:24090*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24090*FLEN/8, x4, x1, x2)

inst_8031:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7b80; valaddr_reg:x3; val_offset:24093*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24093*FLEN/8, x4, x1, x2)

inst_8032:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x783f; valaddr_reg:x3; val_offset:24096*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24096*FLEN/8, x4, x1, x2)

inst_8033:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7bc0; valaddr_reg:x3; val_offset:24099*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24099*FLEN/8, x4, x1, x2)

inst_8034:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x781f; valaddr_reg:x3; val_offset:24102*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24102*FLEN/8, x4, x1, x2)

inst_8035:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7be0; valaddr_reg:x3; val_offset:24105*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24105*FLEN/8, x4, x1, x2)

inst_8036:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x780f; valaddr_reg:x3; val_offset:24108*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24108*FLEN/8, x4, x1, x2)

inst_8037:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7bf0; valaddr_reg:x3; val_offset:24111*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24111*FLEN/8, x4, x1, x2)

inst_8038:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7807; valaddr_reg:x3; val_offset:24114*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24114*FLEN/8, x4, x1, x2)

inst_8039:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7bf8; valaddr_reg:x3; val_offset:24117*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24117*FLEN/8, x4, x1, x2)

inst_8040:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7803; valaddr_reg:x3; val_offset:24120*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24120*FLEN/8, x4, x1, x2)

inst_8041:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7bfc; valaddr_reg:x3; val_offset:24123*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24123*FLEN/8, x4, x1, x2)

inst_8042:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7801; valaddr_reg:x3; val_offset:24126*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24126*FLEN/8, x4, x1, x2)

inst_8043:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7bfe; valaddr_reg:x3; val_offset:24129*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24129*FLEN/8, x4, x1, x2)

inst_8044:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x79b6; valaddr_reg:x3; val_offset:24132*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24132*FLEN/8, x4, x1, x2)

inst_8045:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7b6d; valaddr_reg:x3; val_offset:24135*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24135*FLEN/8, x4, x1, x2)

inst_8046:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x78cc; valaddr_reg:x3; val_offset:24138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24138*FLEN/8, x4, x1, x2)

inst_8047:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7b33; valaddr_reg:x3; val_offset:24141*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24141*FLEN/8, x4, x1, x2)

inst_8048:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x79dd; valaddr_reg:x3; val_offset:24144*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24144*FLEN/8, x4, x1, x2)

inst_8049:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7a22; valaddr_reg:x3; val_offset:24147*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24147*FLEN/8, x4, x1, x2)

inst_8050:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7924; valaddr_reg:x3; val_offset:24150*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24150*FLEN/8, x4, x1, x2)

inst_8051:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7adb; valaddr_reg:x3; val_offset:24153*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24153*FLEN/8, x4, x1, x2)

inst_8052:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7999; valaddr_reg:x3; val_offset:24156*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24156*FLEN/8, x4, x1, x2)

inst_8053:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x2aa and fs2 == 0 and fe2 == 0x10 and fm2 == 0x0cc and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x76aa; op2val:0x40cc;
op3val:0x7a66; valaddr_reg:x3; val_offset:24159*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24159*FLEN/8, x4, x1, x2)

inst_8054:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x046 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x37a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6c46; op2val:0x4b7a;
op3val:0x7bff; valaddr_reg:x3; val_offset:24162*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24162*FLEN/8, x4, x1, x2)

inst_8055:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x046 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x37a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6c46; op2val:0x4b7a;
op3val:0x7bfe; valaddr_reg:x3; val_offset:24165*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24165*FLEN/8, x4, x1, x2)

inst_8056:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x046 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x37a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6c46; op2val:0x4b7a;
op3val:0x7801; valaddr_reg:x3; val_offset:24168*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24168*FLEN/8, x4, x1, x2)

inst_8057:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x046 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x37a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6c46; op2val:0x4b7a;
op3val:0x79b6; valaddr_reg:x3; val_offset:24171*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24171*FLEN/8, x4, x1, x2)

inst_8058:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x046 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x37a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6c46; op2val:0x4b7a;
op3val:0x7b6d; valaddr_reg:x3; val_offset:24174*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24174*FLEN/8, x4, x1, x2)

inst_8059:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x046 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x37a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6c46; op2val:0x4b7a;
op3val:0x78cc; valaddr_reg:x3; val_offset:24177*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24177*FLEN/8, x4, x1, x2)

inst_8060:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x046 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x37a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6c46; op2val:0x4b7a;
op3val:0x7b33; valaddr_reg:x3; val_offset:24180*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24180*FLEN/8, x4, x1, x2)

inst_8061:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x046 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x37a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6c46; op2val:0x4b7a;
op3val:0x79dd; valaddr_reg:x3; val_offset:24183*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24183*FLEN/8, x4, x1, x2)

inst_8062:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x046 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x37a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6c46; op2val:0x4b7a;
op3val:0x7a22; valaddr_reg:x3; val_offset:24186*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24186*FLEN/8, x4, x1, x2)

inst_8063:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x046 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x37a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6c46; op2val:0x4b7a;
op3val:0x7924; valaddr_reg:x3; val_offset:24189*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24189*FLEN/8, x4, x1, x2)

RVTEST_SIGBASE(x1,signature_x1_64)
inst_8064:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x046 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x37a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6c46; op2val:0x4b7a;
op3val:0x7adb; valaddr_reg:x3; val_offset:24192*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24192*FLEN/8, x4, x1, x2)

inst_8065:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x046 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x37a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6c46; op2val:0x4b7a;
op3val:0x7999; valaddr_reg:x3; val_offset:24195*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24195*FLEN/8, x4, x1, x2)

inst_8066:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x046 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x37a and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6c46; op2val:0x4b7a;
op3val:0x7a66; valaddr_reg:x3; val_offset:24198*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24198*FLEN/8, x4, x1, x2)

inst_8067:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x83ff; valaddr_reg:x3; val_offset:24201*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24201*FLEN/8, x4, x1, x2)

inst_8068:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 1 and fe3 == 0x00 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x8001; valaddr_reg:x3; val_offset:24204*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24204*FLEN/8, x4, x1, x2)

inst_8069:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 1 and fe3 == 0x00 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x81ff; valaddr_reg:x3; val_offset:24207*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24207*FLEN/8, x4, x1, x2)

inst_8070:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 1 and fe3 == 0x00 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x8200; valaddr_reg:x3; val_offset:24210*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24210*FLEN/8, x4, x1, x2)

inst_8071:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 1 and fe3 == 0x00 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x80ff; valaddr_reg:x3; val_offset:24213*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24213*FLEN/8, x4, x1, x2)

inst_8072:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 1 and fe3 == 0x00 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x8300; valaddr_reg:x3; val_offset:24216*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24216*FLEN/8, x4, x1, x2)

inst_8073:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 1 and fe3 == 0x00 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x807f; valaddr_reg:x3; val_offset:24219*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24219*FLEN/8, x4, x1, x2)

inst_8074:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 1 and fe3 == 0x00 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x8380; valaddr_reg:x3; val_offset:24222*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24222*FLEN/8, x4, x1, x2)

inst_8075:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 1 and fe3 == 0x00 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x803f; valaddr_reg:x3; val_offset:24225*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24225*FLEN/8, x4, x1, x2)

inst_8076:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x83c0; valaddr_reg:x3; val_offset:24228*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24228*FLEN/8, x4, x1, x2)

inst_8077:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 1 and fe3 == 0x00 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x801f; valaddr_reg:x3; val_offset:24231*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24231*FLEN/8, x4, x1, x2)

inst_8078:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x83e0; valaddr_reg:x3; val_offset:24234*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24234*FLEN/8, x4, x1, x2)

inst_8079:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 1 and fe3 == 0x00 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x800f; valaddr_reg:x3; val_offset:24237*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24237*FLEN/8, x4, x1, x2)

inst_8080:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x83f0; valaddr_reg:x3; val_offset:24240*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24240*FLEN/8, x4, x1, x2)

inst_8081:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 1 and fe3 == 0x00 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x8007; valaddr_reg:x3; val_offset:24243*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24243*FLEN/8, x4, x1, x2)

inst_8082:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x83f8; valaddr_reg:x3; val_offset:24246*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24246*FLEN/8, x4, x1, x2)

inst_8083:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 1 and fe3 == 0x00 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x8003; valaddr_reg:x3; val_offset:24249*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24249*FLEN/8, x4, x1, x2)

inst_8084:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x83fc; valaddr_reg:x3; val_offset:24252*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24252*FLEN/8, x4, x1, x2)

inst_8085:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x83fe; valaddr_reg:x3; val_offset:24255*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24255*FLEN/8, x4, x1, x2)

inst_8086:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x7bfe; valaddr_reg:x3; val_offset:24258*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24258*FLEN/8, x4, x1, x2)

inst_8087:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x7801; valaddr_reg:x3; val_offset:24261*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24261*FLEN/8, x4, x1, x2)

inst_8088:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x79b6; valaddr_reg:x3; val_offset:24264*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24264*FLEN/8, x4, x1, x2)

inst_8089:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x7b6d; valaddr_reg:x3; val_offset:24267*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24267*FLEN/8, x4, x1, x2)

inst_8090:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x78cc; valaddr_reg:x3; val_offset:24270*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24270*FLEN/8, x4, x1, x2)

inst_8091:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x7b33; valaddr_reg:x3; val_offset:24273*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24273*FLEN/8, x4, x1, x2)

inst_8092:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x79dd; valaddr_reg:x3; val_offset:24276*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24276*FLEN/8, x4, x1, x2)

inst_8093:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x7a22; valaddr_reg:x3; val_offset:24279*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24279*FLEN/8, x4, x1, x2)

inst_8094:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x7924; valaddr_reg:x3; val_offset:24282*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24282*FLEN/8, x4, x1, x2)

inst_8095:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x7adb; valaddr_reg:x3; val_offset:24285*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24285*FLEN/8, x4, x1, x2)

inst_8096:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x7999; valaddr_reg:x3; val_offset:24288*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24288*FLEN/8, x4, x1, x2)

inst_8097:
// fs1 == 0 and fe1 == 0x1b and fm1 == 0x183 and fs2 == 0 and fe2 == 0x12 and fm2 == 0x1cd and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x6d83; op2val:0x49cd;
op3val:0x7a66; valaddr_reg:x3; val_offset:24291*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24291*FLEN/8, x4, x1, x2)

inst_8098:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x87ff; valaddr_reg:x3; val_offset:24294*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24294*FLEN/8, x4, x1, x2)

inst_8099:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x8400; valaddr_reg:x3; val_offset:24297*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24297*FLEN/8, x4, x1, x2)

inst_8100:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x85ff; valaddr_reg:x3; val_offset:24300*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24300*FLEN/8, x4, x1, x2)

inst_8101:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x8600; valaddr_reg:x3; val_offset:24303*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24303*FLEN/8, x4, x1, x2)

inst_8102:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x84ff; valaddr_reg:x3; val_offset:24306*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24306*FLEN/8, x4, x1, x2)

inst_8103:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x8700; valaddr_reg:x3; val_offset:24309*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24309*FLEN/8, x4, x1, x2)

inst_8104:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x847f; valaddr_reg:x3; val_offset:24312*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24312*FLEN/8, x4, x1, x2)

inst_8105:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x8780; valaddr_reg:x3; val_offset:24315*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24315*FLEN/8, x4, x1, x2)

inst_8106:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x843f; valaddr_reg:x3; val_offset:24318*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24318*FLEN/8, x4, x1, x2)

inst_8107:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x87c0; valaddr_reg:x3; val_offset:24321*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24321*FLEN/8, x4, x1, x2)

inst_8108:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x841f; valaddr_reg:x3; val_offset:24324*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24324*FLEN/8, x4, x1, x2)

inst_8109:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x87e0; valaddr_reg:x3; val_offset:24327*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24327*FLEN/8, x4, x1, x2)

inst_8110:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x840f; valaddr_reg:x3; val_offset:24330*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24330*FLEN/8, x4, x1, x2)

inst_8111:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x87f0; valaddr_reg:x3; val_offset:24333*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24333*FLEN/8, x4, x1, x2)

inst_8112:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x8407; valaddr_reg:x3; val_offset:24336*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24336*FLEN/8, x4, x1, x2)

inst_8113:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x87f8; valaddr_reg:x3; val_offset:24339*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24339*FLEN/8, x4, x1, x2)

inst_8114:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x8403; valaddr_reg:x3; val_offset:24342*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24342*FLEN/8, x4, x1, x2)

inst_8115:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x87fc; valaddr_reg:x3; val_offset:24345*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24345*FLEN/8, x4, x1, x2)

inst_8116:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x8401; valaddr_reg:x3; val_offset:24348*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24348*FLEN/8, x4, x1, x2)

inst_8117:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x87fe; valaddr_reg:x3; val_offset:24351*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24351*FLEN/8, x4, x1, x2)

inst_8118:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x7bfe; valaddr_reg:x3; val_offset:24354*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24354*FLEN/8, x4, x1, x2)

inst_8119:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x7801; valaddr_reg:x3; val_offset:24357*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24357*FLEN/8, x4, x1, x2)

inst_8120:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x79b6; valaddr_reg:x3; val_offset:24360*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24360*FLEN/8, x4, x1, x2)

inst_8121:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x7b6d; valaddr_reg:x3; val_offset:24363*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24363*FLEN/8, x4, x1, x2)

inst_8122:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x78cc; valaddr_reg:x3; val_offset:24366*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24366*FLEN/8, x4, x1, x2)

inst_8123:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x7b33; valaddr_reg:x3; val_offset:24369*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24369*FLEN/8, x4, x1, x2)

inst_8124:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x79dd; valaddr_reg:x3; val_offset:24372*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24372*FLEN/8, x4, x1, x2)

inst_8125:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x7a22; valaddr_reg:x3; val_offset:24375*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24375*FLEN/8, x4, x1, x2)

inst_8126:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x7924; valaddr_reg:x3; val_offset:24378*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24378*FLEN/8, x4, x1, x2)

inst_8127:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x7adb; valaddr_reg:x3; val_offset:24381*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24381*FLEN/8, x4, x1, x2)

inst_8128:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x7999; valaddr_reg:x3; val_offset:24384*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24384*FLEN/8, x4, x1, x2)

inst_8129:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x329 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x077 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7b29; op2val:0x3c77;
op3val:0x7a66; valaddr_reg:x3; val_offset:24387*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24387*FLEN/8, x4, x1, x2)

inst_8130:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x8bff; valaddr_reg:x3; val_offset:24390*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24390*FLEN/8, x4, x1, x2)

inst_8131:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 1 and fe3 == 0x02 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x8800; valaddr_reg:x3; val_offset:24393*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24393*FLEN/8, x4, x1, x2)

inst_8132:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 1 and fe3 == 0x02 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x89ff; valaddr_reg:x3; val_offset:24396*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24396*FLEN/8, x4, x1, x2)

inst_8133:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 1 and fe3 == 0x02 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x8a00; valaddr_reg:x3; val_offset:24399*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24399*FLEN/8, x4, x1, x2)

inst_8134:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 1 and fe3 == 0x02 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x88ff; valaddr_reg:x3; val_offset:24402*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24402*FLEN/8, x4, x1, x2)

inst_8135:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 1 and fe3 == 0x02 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x8b00; valaddr_reg:x3; val_offset:24405*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24405*FLEN/8, x4, x1, x2)

inst_8136:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 1 and fe3 == 0x02 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x887f; valaddr_reg:x3; val_offset:24408*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24408*FLEN/8, x4, x1, x2)

inst_8137:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 1 and fe3 == 0x02 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x8b80; valaddr_reg:x3; val_offset:24411*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24411*FLEN/8, x4, x1, x2)

inst_8138:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 1 and fe3 == 0x02 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x883f; valaddr_reg:x3; val_offset:24414*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24414*FLEN/8, x4, x1, x2)

inst_8139:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x8bc0; valaddr_reg:x3; val_offset:24417*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24417*FLEN/8, x4, x1, x2)

inst_8140:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 1 and fe3 == 0x02 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x881f; valaddr_reg:x3; val_offset:24420*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24420*FLEN/8, x4, x1, x2)

inst_8141:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x8be0; valaddr_reg:x3; val_offset:24423*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24423*FLEN/8, x4, x1, x2)

inst_8142:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 1 and fe3 == 0x02 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x880f; valaddr_reg:x3; val_offset:24426*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24426*FLEN/8, x4, x1, x2)

inst_8143:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x8bf0; valaddr_reg:x3; val_offset:24429*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24429*FLEN/8, x4, x1, x2)

inst_8144:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 1 and fe3 == 0x02 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x8807; valaddr_reg:x3; val_offset:24432*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24432*FLEN/8, x4, x1, x2)

inst_8145:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x8bf8; valaddr_reg:x3; val_offset:24435*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24435*FLEN/8, x4, x1, x2)

inst_8146:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 1 and fe3 == 0x02 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x8803; valaddr_reg:x3; val_offset:24438*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24438*FLEN/8, x4, x1, x2)

inst_8147:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x8bfc; valaddr_reg:x3; val_offset:24441*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24441*FLEN/8, x4, x1, x2)

inst_8148:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 1 and fe3 == 0x02 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x8801; valaddr_reg:x3; val_offset:24444*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24444*FLEN/8, x4, x1, x2)

inst_8149:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 1 and fe3 == 0x02 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x8bfe; valaddr_reg:x3; val_offset:24447*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24447*FLEN/8, x4, x1, x2)

inst_8150:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x7bfe; valaddr_reg:x3; val_offset:24450*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24450*FLEN/8, x4, x1, x2)

inst_8151:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x7801; valaddr_reg:x3; val_offset:24453*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24453*FLEN/8, x4, x1, x2)

inst_8152:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x79b6; valaddr_reg:x3; val_offset:24456*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24456*FLEN/8, x4, x1, x2)

inst_8153:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x7b6d; valaddr_reg:x3; val_offset:24459*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24459*FLEN/8, x4, x1, x2)

inst_8154:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x78cc; valaddr_reg:x3; val_offset:24462*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24462*FLEN/8, x4, x1, x2)

inst_8155:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x7b33; valaddr_reg:x3; val_offset:24465*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24465*FLEN/8, x4, x1, x2)

inst_8156:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x79dd; valaddr_reg:x3; val_offset:24468*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24468*FLEN/8, x4, x1, x2)

inst_8157:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x7a22; valaddr_reg:x3; val_offset:24471*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24471*FLEN/8, x4, x1, x2)

inst_8158:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x7924; valaddr_reg:x3; val_offset:24474*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24474*FLEN/8, x4, x1, x2)

inst_8159:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x7adb; valaddr_reg:x3; val_offset:24477*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24477*FLEN/8, x4, x1, x2)

inst_8160:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x7999; valaddr_reg:x3; val_offset:24480*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24480*FLEN/8, x4, x1, x2)

inst_8161:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x3e7 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x00b and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7be7; op2val:0x3c0b;
op3val:0x7a66; valaddr_reg:x3; val_offset:24483*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24483*FLEN/8, x4, x1, x2)

inst_8162:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 1 and fe3 == 0x03 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x8fff; valaddr_reg:x3; val_offset:24486*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24486*FLEN/8, x4, x1, x2)

inst_8163:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 1 and fe3 == 0x03 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x8c00; valaddr_reg:x3; val_offset:24489*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24489*FLEN/8, x4, x1, x2)

inst_8164:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 1 and fe3 == 0x03 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x8dff; valaddr_reg:x3; val_offset:24492*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24492*FLEN/8, x4, x1, x2)

inst_8165:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 1 and fe3 == 0x03 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x8e00; valaddr_reg:x3; val_offset:24495*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24495*FLEN/8, x4, x1, x2)

inst_8166:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 1 and fe3 == 0x03 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x8cff; valaddr_reg:x3; val_offset:24498*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24498*FLEN/8, x4, x1, x2)

inst_8167:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 1 and fe3 == 0x03 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x8f00; valaddr_reg:x3; val_offset:24501*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24501*FLEN/8, x4, x1, x2)

inst_8168:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 1 and fe3 == 0x03 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x8c7f; valaddr_reg:x3; val_offset:24504*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24504*FLEN/8, x4, x1, x2)

inst_8169:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 1 and fe3 == 0x03 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x8f80; valaddr_reg:x3; val_offset:24507*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24507*FLEN/8, x4, x1, x2)

inst_8170:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 1 and fe3 == 0x03 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x8c3f; valaddr_reg:x3; val_offset:24510*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24510*FLEN/8, x4, x1, x2)

inst_8171:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 1 and fe3 == 0x03 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x8fc0; valaddr_reg:x3; val_offset:24513*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24513*FLEN/8, x4, x1, x2)

inst_8172:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 1 and fe3 == 0x03 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x8c1f; valaddr_reg:x3; val_offset:24516*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24516*FLEN/8, x4, x1, x2)

inst_8173:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 1 and fe3 == 0x03 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x8fe0; valaddr_reg:x3; val_offset:24519*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24519*FLEN/8, x4, x1, x2)

inst_8174:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 1 and fe3 == 0x03 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x8c0f; valaddr_reg:x3; val_offset:24522*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24522*FLEN/8, x4, x1, x2)

inst_8175:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 1 and fe3 == 0x03 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x8ff0; valaddr_reg:x3; val_offset:24525*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24525*FLEN/8, x4, x1, x2)

inst_8176:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 1 and fe3 == 0x03 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x8c07; valaddr_reg:x3; val_offset:24528*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24528*FLEN/8, x4, x1, x2)

inst_8177:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 1 and fe3 == 0x03 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x8ff8; valaddr_reg:x3; val_offset:24531*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24531*FLEN/8, x4, x1, x2)

inst_8178:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 1 and fe3 == 0x03 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x8c03; valaddr_reg:x3; val_offset:24534*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24534*FLEN/8, x4, x1, x2)

inst_8179:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 1 and fe3 == 0x03 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x8ffc; valaddr_reg:x3; val_offset:24537*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24537*FLEN/8, x4, x1, x2)

inst_8180:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 1 and fe3 == 0x03 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x8c01; valaddr_reg:x3; val_offset:24540*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24540*FLEN/8, x4, x1, x2)

inst_8181:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 1 and fe3 == 0x03 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x8ffe; valaddr_reg:x3; val_offset:24543*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24543*FLEN/8, x4, x1, x2)

inst_8182:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x7bfe; valaddr_reg:x3; val_offset:24546*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24546*FLEN/8, x4, x1, x2)

inst_8183:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x7801; valaddr_reg:x3; val_offset:24549*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24549*FLEN/8, x4, x1, x2)

inst_8184:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x79b6; valaddr_reg:x3; val_offset:24552*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24552*FLEN/8, x4, x1, x2)

inst_8185:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x7b6d; valaddr_reg:x3; val_offset:24555*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24555*FLEN/8, x4, x1, x2)

inst_8186:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x78cc; valaddr_reg:x3; val_offset:24558*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24558*FLEN/8, x4, x1, x2)

inst_8187:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x7b33; valaddr_reg:x3; val_offset:24561*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24561*FLEN/8, x4, x1, x2)

inst_8188:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x79dd; valaddr_reg:x3; val_offset:24564*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24564*FLEN/8, x4, x1, x2)

inst_8189:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x7a22; valaddr_reg:x3; val_offset:24567*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24567*FLEN/8, x4, x1, x2)

inst_8190:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x7924; valaddr_reg:x3; val_offset:24570*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24570*FLEN/8, x4, x1, x2)

inst_8191:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x7adb; valaddr_reg:x3; val_offset:24573*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24573*FLEN/8, x4, x1, x2)

RVTEST_SIGBASE(x1,signature_x1_65)
inst_8192:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x7999; valaddr_reg:x3; val_offset:24576*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24576*FLEN/8, x4, x1, x2)

inst_8193:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x12e and fs2 == 0 and fe2 == 0x0f and fm2 == 0x22c and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x792e; op2val:0x3e2c;
op3val:0x7a66; valaddr_reg:x3; val_offset:24579*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24579*FLEN/8, x4, x1, x2)

inst_8194:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x93ff; valaddr_reg:x3; val_offset:24582*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24582*FLEN/8, x4, x1, x2)

inst_8195:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x9000; valaddr_reg:x3; val_offset:24585*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24585*FLEN/8, x4, x1, x2)

inst_8196:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x91ff; valaddr_reg:x3; val_offset:24588*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24588*FLEN/8, x4, x1, x2)

inst_8197:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x9200; valaddr_reg:x3; val_offset:24591*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24591*FLEN/8, x4, x1, x2)

inst_8198:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x90ff; valaddr_reg:x3; val_offset:24594*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24594*FLEN/8, x4, x1, x2)

inst_8199:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x9300; valaddr_reg:x3; val_offset:24597*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24597*FLEN/8, x4, x1, x2)

inst_8200:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x907f; valaddr_reg:x3; val_offset:24600*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24600*FLEN/8, x4, x1, x2)

inst_8201:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x9380; valaddr_reg:x3; val_offset:24603*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24603*FLEN/8, x4, x1, x2)

inst_8202:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x903f; valaddr_reg:x3; val_offset:24606*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24606*FLEN/8, x4, x1, x2)

inst_8203:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x93c0; valaddr_reg:x3; val_offset:24609*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24609*FLEN/8, x4, x1, x2)

inst_8204:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x901f; valaddr_reg:x3; val_offset:24612*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24612*FLEN/8, x4, x1, x2)

inst_8205:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x93e0; valaddr_reg:x3; val_offset:24615*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24615*FLEN/8, x4, x1, x2)

inst_8206:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x900f; valaddr_reg:x3; val_offset:24618*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24618*FLEN/8, x4, x1, x2)

inst_8207:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x93f0; valaddr_reg:x3; val_offset:24621*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24621*FLEN/8, x4, x1, x2)

inst_8208:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x9007; valaddr_reg:x3; val_offset:24624*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24624*FLEN/8, x4, x1, x2)

inst_8209:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x93f8; valaddr_reg:x3; val_offset:24627*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24627*FLEN/8, x4, x1, x2)

inst_8210:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x9003; valaddr_reg:x3; val_offset:24630*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24630*FLEN/8, x4, x1, x2)

inst_8211:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x93fc; valaddr_reg:x3; val_offset:24633*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24633*FLEN/8, x4, x1, x2)

inst_8212:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x9001; valaddr_reg:x3; val_offset:24636*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24636*FLEN/8, x4, x1, x2)

inst_8213:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 1 and fe3 == 0x04 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x93fe; valaddr_reg:x3; val_offset:24639*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24639*FLEN/8, x4, x1, x2)

inst_8214:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x7bfe; valaddr_reg:x3; val_offset:24642*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24642*FLEN/8, x4, x1, x2)

inst_8215:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x7801; valaddr_reg:x3; val_offset:24645*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24645*FLEN/8, x4, x1, x2)

inst_8216:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x79b6; valaddr_reg:x3; val_offset:24648*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24648*FLEN/8, x4, x1, x2)

inst_8217:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x7b6d; valaddr_reg:x3; val_offset:24651*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24651*FLEN/8, x4, x1, x2)

inst_8218:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x78cc; valaddr_reg:x3; val_offset:24654*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24654*FLEN/8, x4, x1, x2)

inst_8219:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x7b33; valaddr_reg:x3; val_offset:24657*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24657*FLEN/8, x4, x1, x2)

inst_8220:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x79dd; valaddr_reg:x3; val_offset:24660*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24660*FLEN/8, x4, x1, x2)

inst_8221:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x7a22; valaddr_reg:x3; val_offset:24663*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24663*FLEN/8, x4, x1, x2)

inst_8222:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x7924; valaddr_reg:x3; val_offset:24666*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24666*FLEN/8, x4, x1, x2)

inst_8223:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x7adb; valaddr_reg:x3; val_offset:24669*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24669*FLEN/8, x4, x1, x2)

inst_8224:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x7999; valaddr_reg:x3; val_offset:24672*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24672*FLEN/8, x4, x1, x2)

inst_8225:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x01c and fs2 == 0 and fe2 == 0x11 and fm2 == 0x3c7 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x701c; op2val:0x47c7;
op3val:0x7a66; valaddr_reg:x3; val_offset:24675*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24675*FLEN/8, x4, x1, x2)

inst_8226:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 1 and fe3 == 0x05 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x97ff; valaddr_reg:x3; val_offset:24678*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24678*FLEN/8, x4, x1, x2)

inst_8227:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 1 and fe3 == 0x05 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x9400; valaddr_reg:x3; val_offset:24681*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24681*FLEN/8, x4, x1, x2)

inst_8228:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 1 and fe3 == 0x05 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x95ff; valaddr_reg:x3; val_offset:24684*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24684*FLEN/8, x4, x1, x2)

inst_8229:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 1 and fe3 == 0x05 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x9600; valaddr_reg:x3; val_offset:24687*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24687*FLEN/8, x4, x1, x2)

inst_8230:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 1 and fe3 == 0x05 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x94ff; valaddr_reg:x3; val_offset:24690*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24690*FLEN/8, x4, x1, x2)

inst_8231:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 1 and fe3 == 0x05 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x9700; valaddr_reg:x3; val_offset:24693*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24693*FLEN/8, x4, x1, x2)

inst_8232:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 1 and fe3 == 0x05 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x947f; valaddr_reg:x3; val_offset:24696*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24696*FLEN/8, x4, x1, x2)

inst_8233:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 1 and fe3 == 0x05 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x9780; valaddr_reg:x3; val_offset:24699*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24699*FLEN/8, x4, x1, x2)

inst_8234:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 1 and fe3 == 0x05 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x943f; valaddr_reg:x3; val_offset:24702*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24702*FLEN/8, x4, x1, x2)

inst_8235:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 1 and fe3 == 0x05 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x97c0; valaddr_reg:x3; val_offset:24705*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24705*FLEN/8, x4, x1, x2)

inst_8236:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 1 and fe3 == 0x05 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x941f; valaddr_reg:x3; val_offset:24708*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24708*FLEN/8, x4, x1, x2)

inst_8237:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 1 and fe3 == 0x05 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x97e0; valaddr_reg:x3; val_offset:24711*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24711*FLEN/8, x4, x1, x2)

inst_8238:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 1 and fe3 == 0x05 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x940f; valaddr_reg:x3; val_offset:24714*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24714*FLEN/8, x4, x1, x2)

inst_8239:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 1 and fe3 == 0x05 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x97f0; valaddr_reg:x3; val_offset:24717*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24717*FLEN/8, x4, x1, x2)

inst_8240:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 1 and fe3 == 0x05 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x9407; valaddr_reg:x3; val_offset:24720*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24720*FLEN/8, x4, x1, x2)

inst_8241:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 1 and fe3 == 0x05 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x97f8; valaddr_reg:x3; val_offset:24723*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24723*FLEN/8, x4, x1, x2)

inst_8242:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 1 and fe3 == 0x05 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x9403; valaddr_reg:x3; val_offset:24726*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24726*FLEN/8, x4, x1, x2)

inst_8243:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 1 and fe3 == 0x05 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x97fc; valaddr_reg:x3; val_offset:24729*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24729*FLEN/8, x4, x1, x2)

inst_8244:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 1 and fe3 == 0x05 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x9401; valaddr_reg:x3; val_offset:24732*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24732*FLEN/8, x4, x1, x2)

inst_8245:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 1 and fe3 == 0x05 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x97fe; valaddr_reg:x3; val_offset:24735*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24735*FLEN/8, x4, x1, x2)

inst_8246:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x7bfe; valaddr_reg:x3; val_offset:24738*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24738*FLEN/8, x4, x1, x2)

inst_8247:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x7801; valaddr_reg:x3; val_offset:24741*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24741*FLEN/8, x4, x1, x2)

inst_8248:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x79b6; valaddr_reg:x3; val_offset:24744*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24744*FLEN/8, x4, x1, x2)

inst_8249:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x7b6d; valaddr_reg:x3; val_offset:24747*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24747*FLEN/8, x4, x1, x2)

inst_8250:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x78cc; valaddr_reg:x3; val_offset:24750*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24750*FLEN/8, x4, x1, x2)

inst_8251:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x7b33; valaddr_reg:x3; val_offset:24753*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24753*FLEN/8, x4, x1, x2)

inst_8252:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x79dd; valaddr_reg:x3; val_offset:24756*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24756*FLEN/8, x4, x1, x2)

inst_8253:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x7a22; valaddr_reg:x3; val_offset:24759*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24759*FLEN/8, x4, x1, x2)

inst_8254:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x7924; valaddr_reg:x3; val_offset:24762*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24762*FLEN/8, x4, x1, x2)

inst_8255:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x7adb; valaddr_reg:x3; val_offset:24765*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24765*FLEN/8, x4, x1, x2)

inst_8256:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x7999; valaddr_reg:x3; val_offset:24768*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24768*FLEN/8, x4, x1, x2)

inst_8257:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x0bd and fs2 == 0 and fe2 == 0x10 and fm2 == 0x2bf and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x74bd; op2val:0x42bf;
op3val:0x7a66; valaddr_reg:x3; val_offset:24771*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24771*FLEN/8, x4, x1, x2)

inst_8258:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x9bff; valaddr_reg:x3; val_offset:24774*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24774*FLEN/8, x4, x1, x2)

inst_8259:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x9800; valaddr_reg:x3; val_offset:24777*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24777*FLEN/8, x4, x1, x2)

inst_8260:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x99ff; valaddr_reg:x3; val_offset:24780*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24780*FLEN/8, x4, x1, x2)

inst_8261:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x9a00; valaddr_reg:x3; val_offset:24783*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24783*FLEN/8, x4, x1, x2)

inst_8262:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x98ff; valaddr_reg:x3; val_offset:24786*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24786*FLEN/8, x4, x1, x2)

inst_8263:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x9b00; valaddr_reg:x3; val_offset:24789*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24789*FLEN/8, x4, x1, x2)

inst_8264:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x987f; valaddr_reg:x3; val_offset:24792*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24792*FLEN/8, x4, x1, x2)

inst_8265:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x9b80; valaddr_reg:x3; val_offset:24795*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24795*FLEN/8, x4, x1, x2)

inst_8266:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x983f; valaddr_reg:x3; val_offset:24798*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24798*FLEN/8, x4, x1, x2)

inst_8267:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x9bc0; valaddr_reg:x3; val_offset:24801*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24801*FLEN/8, x4, x1, x2)

inst_8268:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x981f; valaddr_reg:x3; val_offset:24804*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24804*FLEN/8, x4, x1, x2)

inst_8269:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x9be0; valaddr_reg:x3; val_offset:24807*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24807*FLEN/8, x4, x1, x2)

inst_8270:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x980f; valaddr_reg:x3; val_offset:24810*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24810*FLEN/8, x4, x1, x2)

inst_8271:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x9bf0; valaddr_reg:x3; val_offset:24813*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24813*FLEN/8, x4, x1, x2)

inst_8272:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x9807; valaddr_reg:x3; val_offset:24816*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24816*FLEN/8, x4, x1, x2)

inst_8273:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x9bf8; valaddr_reg:x3; val_offset:24819*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24819*FLEN/8, x4, x1, x2)

inst_8274:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x9803; valaddr_reg:x3; val_offset:24822*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24822*FLEN/8, x4, x1, x2)

inst_8275:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x9bfc; valaddr_reg:x3; val_offset:24825*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24825*FLEN/8, x4, x1, x2)

inst_8276:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x9801; valaddr_reg:x3; val_offset:24828*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24828*FLEN/8, x4, x1, x2)

inst_8277:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 1 and fe3 == 0x06 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x9bfe; valaddr_reg:x3; val_offset:24831*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24831*FLEN/8, x4, x1, x2)

inst_8278:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x7bfe; valaddr_reg:x3; val_offset:24834*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24834*FLEN/8, x4, x1, x2)

inst_8279:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x7801; valaddr_reg:x3; val_offset:24837*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24837*FLEN/8, x4, x1, x2)

inst_8280:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x79b6; valaddr_reg:x3; val_offset:24840*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24840*FLEN/8, x4, x1, x2)

inst_8281:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x7b6d; valaddr_reg:x3; val_offset:24843*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24843*FLEN/8, x4, x1, x2)

inst_8282:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x78cc; valaddr_reg:x3; val_offset:24846*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24846*FLEN/8, x4, x1, x2)

inst_8283:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x7b33; valaddr_reg:x3; val_offset:24849*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24849*FLEN/8, x4, x1, x2)

inst_8284:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x79dd; valaddr_reg:x3; val_offset:24852*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24852*FLEN/8, x4, x1, x2)

inst_8285:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x7a22; valaddr_reg:x3; val_offset:24855*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24855*FLEN/8, x4, x1, x2)

inst_8286:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x7924; valaddr_reg:x3; val_offset:24858*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24858*FLEN/8, x4, x1, x2)

inst_8287:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x7adb; valaddr_reg:x3; val_offset:24861*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24861*FLEN/8, x4, x1, x2)

inst_8288:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x7999; valaddr_reg:x3; val_offset:24864*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24864*FLEN/8, x4, x1, x2)

inst_8289:
// fs1 == 0 and fe1 == 0x1c and fm1 == 0x369 and fs2 == 0 and fe2 == 0x11 and fm2 == 0x050 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7369; op2val:0x4450;
op3val:0x7a66; valaddr_reg:x3; val_offset:24867*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24867*FLEN/8, x4, x1, x2)

inst_8290:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x9fff; valaddr_reg:x3; val_offset:24870*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24870*FLEN/8, x4, x1, x2)

inst_8291:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x9c00; valaddr_reg:x3; val_offset:24873*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24873*FLEN/8, x4, x1, x2)

inst_8292:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x9dff; valaddr_reg:x3; val_offset:24876*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24876*FLEN/8, x4, x1, x2)

inst_8293:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x9e00; valaddr_reg:x3; val_offset:24879*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24879*FLEN/8, x4, x1, x2)

inst_8294:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x9cff; valaddr_reg:x3; val_offset:24882*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24882*FLEN/8, x4, x1, x2)

inst_8295:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x9f00; valaddr_reg:x3; val_offset:24885*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24885*FLEN/8, x4, x1, x2)

inst_8296:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x9c7f; valaddr_reg:x3; val_offset:24888*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24888*FLEN/8, x4, x1, x2)

inst_8297:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x9f80; valaddr_reg:x3; val_offset:24891*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24891*FLEN/8, x4, x1, x2)

inst_8298:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x9c3f; valaddr_reg:x3; val_offset:24894*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24894*FLEN/8, x4, x1, x2)

inst_8299:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x9fc0; valaddr_reg:x3; val_offset:24897*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24897*FLEN/8, x4, x1, x2)

inst_8300:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x9c1f; valaddr_reg:x3; val_offset:24900*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24900*FLEN/8, x4, x1, x2)

inst_8301:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x9fe0; valaddr_reg:x3; val_offset:24903*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24903*FLEN/8, x4, x1, x2)

inst_8302:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x9c0f; valaddr_reg:x3; val_offset:24906*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24906*FLEN/8, x4, x1, x2)

inst_8303:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x9ff0; valaddr_reg:x3; val_offset:24909*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24909*FLEN/8, x4, x1, x2)

inst_8304:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x9c07; valaddr_reg:x3; val_offset:24912*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24912*FLEN/8, x4, x1, x2)

inst_8305:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x9ff8; valaddr_reg:x3; val_offset:24915*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24915*FLEN/8, x4, x1, x2)

inst_8306:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x9c03; valaddr_reg:x3; val_offset:24918*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24918*FLEN/8, x4, x1, x2)

inst_8307:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x9ffc; valaddr_reg:x3; val_offset:24921*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24921*FLEN/8, x4, x1, x2)

inst_8308:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x9c01; valaddr_reg:x3; val_offset:24924*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24924*FLEN/8, x4, x1, x2)

inst_8309:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 1 and fe3 == 0x07 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x9ffe; valaddr_reg:x3; val_offset:24927*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24927*FLEN/8, x4, x1, x2)

inst_8310:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x7bfe; valaddr_reg:x3; val_offset:24930*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24930*FLEN/8, x4, x1, x2)

inst_8311:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x7801; valaddr_reg:x3; val_offset:24933*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24933*FLEN/8, x4, x1, x2)

inst_8312:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x79b6; valaddr_reg:x3; val_offset:24936*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24936*FLEN/8, x4, x1, x2)

inst_8313:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x7b6d; valaddr_reg:x3; val_offset:24939*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24939*FLEN/8, x4, x1, x2)

inst_8314:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x78cc; valaddr_reg:x3; val_offset:24942*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24942*FLEN/8, x4, x1, x2)

inst_8315:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x7b33; valaddr_reg:x3; val_offset:24945*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24945*FLEN/8, x4, x1, x2)

inst_8316:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x79dd; valaddr_reg:x3; val_offset:24948*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24948*FLEN/8, x4, x1, x2)

inst_8317:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x7a22; valaddr_reg:x3; val_offset:24951*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24951*FLEN/8, x4, x1, x2)

inst_8318:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x7924; valaddr_reg:x3; val_offset:24954*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24954*FLEN/8, x4, x1, x2)

inst_8319:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x7adb; valaddr_reg:x3; val_offset:24957*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24957*FLEN/8, x4, x1, x2)

RVTEST_SIGBASE(x1,signature_x1_66)
inst_8320:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x7999; valaddr_reg:x3; val_offset:24960*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24960*FLEN/8, x4, x1, x2)

inst_8321:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x15c and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1f6 and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x795c; op2val:0x3df6;
op3val:0x7a66; valaddr_reg:x3; val_offset:24963*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24963*FLEN/8, x4, x1, x2)

inst_8322:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 1 and fe3 == 0x08 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0xa3ff; valaddr_reg:x3; val_offset:24966*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24966*FLEN/8, x4, x1, x2)

inst_8323:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 1 and fe3 == 0x08 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0xa000; valaddr_reg:x3; val_offset:24969*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24969*FLEN/8, x4, x1, x2)

inst_8324:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 1 and fe3 == 0x08 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0xa1ff; valaddr_reg:x3; val_offset:24972*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24972*FLEN/8, x4, x1, x2)

inst_8325:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 1 and fe3 == 0x08 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0xa200; valaddr_reg:x3; val_offset:24975*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24975*FLEN/8, x4, x1, x2)

inst_8326:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 1 and fe3 == 0x08 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0xa0ff; valaddr_reg:x3; val_offset:24978*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24978*FLEN/8, x4, x1, x2)

inst_8327:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 1 and fe3 == 0x08 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0xa300; valaddr_reg:x3; val_offset:24981*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24981*FLEN/8, x4, x1, x2)

inst_8328:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 1 and fe3 == 0x08 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0xa07f; valaddr_reg:x3; val_offset:24984*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24984*FLEN/8, x4, x1, x2)

inst_8329:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 1 and fe3 == 0x08 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0xa380; valaddr_reg:x3; val_offset:24987*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24987*FLEN/8, x4, x1, x2)

inst_8330:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 1 and fe3 == 0x08 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0xa03f; valaddr_reg:x3; val_offset:24990*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24990*FLEN/8, x4, x1, x2)

inst_8331:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 1 and fe3 == 0x08 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0xa3c0; valaddr_reg:x3; val_offset:24993*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24993*FLEN/8, x4, x1, x2)

inst_8332:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 1 and fe3 == 0x08 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0xa01f; valaddr_reg:x3; val_offset:24996*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24996*FLEN/8, x4, x1, x2)

inst_8333:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 1 and fe3 == 0x08 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0xa3e0; valaddr_reg:x3; val_offset:24999*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 24999*FLEN/8, x4, x1, x2)

inst_8334:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 1 and fe3 == 0x08 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0xa00f; valaddr_reg:x3; val_offset:25002*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25002*FLEN/8, x4, x1, x2)

inst_8335:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 1 and fe3 == 0x08 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0xa3f0; valaddr_reg:x3; val_offset:25005*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25005*FLEN/8, x4, x1, x2)

inst_8336:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 1 and fe3 == 0x08 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0xa007; valaddr_reg:x3; val_offset:25008*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25008*FLEN/8, x4, x1, x2)

inst_8337:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 1 and fe3 == 0x08 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0xa3f8; valaddr_reg:x3; val_offset:25011*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25011*FLEN/8, x4, x1, x2)

inst_8338:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 1 and fe3 == 0x08 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0xa003; valaddr_reg:x3; val_offset:25014*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25014*FLEN/8, x4, x1, x2)

inst_8339:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 1 and fe3 == 0x08 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0xa3fc; valaddr_reg:x3; val_offset:25017*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25017*FLEN/8, x4, x1, x2)

inst_8340:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 1 and fe3 == 0x08 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0xa001; valaddr_reg:x3; val_offset:25020*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25020*FLEN/8, x4, x1, x2)

inst_8341:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 1 and fe3 == 0x08 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0xa3fe; valaddr_reg:x3; val_offset:25023*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25023*FLEN/8, x4, x1, x2)

inst_8342:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0x7bfe; valaddr_reg:x3; val_offset:25026*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25026*FLEN/8, x4, x1, x2)

inst_8343:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0x7801; valaddr_reg:x3; val_offset:25029*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25029*FLEN/8, x4, x1, x2)

inst_8344:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0x79b6; valaddr_reg:x3; val_offset:25032*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25032*FLEN/8, x4, x1, x2)

inst_8345:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0x7b6d; valaddr_reg:x3; val_offset:25035*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25035*FLEN/8, x4, x1, x2)

inst_8346:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0x78cc; valaddr_reg:x3; val_offset:25038*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25038*FLEN/8, x4, x1, x2)

inst_8347:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0x7b33; valaddr_reg:x3; val_offset:25041*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25041*FLEN/8, x4, x1, x2)

inst_8348:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0x79dd; valaddr_reg:x3; val_offset:25044*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25044*FLEN/8, x4, x1, x2)

inst_8349:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0x7a22; valaddr_reg:x3; val_offset:25047*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25047*FLEN/8, x4, x1, x2)

inst_8350:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0x7924; valaddr_reg:x3; val_offset:25050*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25050*FLEN/8, x4, x1, x2)

inst_8351:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0x7adb; valaddr_reg:x3; val_offset:25053*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25053*FLEN/8, x4, x1, x2)

inst_8352:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0x7999; valaddr_reg:x3; val_offset:25056*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25056*FLEN/8, x4, x1, x2)

inst_8353:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x172 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x1df and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7972; op2val:0x3ddf;
op3val:0x7a66; valaddr_reg:x3; val_offset:25059*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25059*FLEN/8, x4, x1, x2)

inst_8354:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 1 and fe3 == 0x09 and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0xa7ff; valaddr_reg:x3; val_offset:25062*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25062*FLEN/8, x4, x1, x2)

inst_8355:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 1 and fe3 == 0x09 and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0xa400; valaddr_reg:x3; val_offset:25065*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25065*FLEN/8, x4, x1, x2)

inst_8356:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 1 and fe3 == 0x09 and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0xa5ff; valaddr_reg:x3; val_offset:25068*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25068*FLEN/8, x4, x1, x2)

inst_8357:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 1 and fe3 == 0x09 and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0xa600; valaddr_reg:x3; val_offset:25071*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25071*FLEN/8, x4, x1, x2)

inst_8358:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 1 and fe3 == 0x09 and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0xa4ff; valaddr_reg:x3; val_offset:25074*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25074*FLEN/8, x4, x1, x2)

inst_8359:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 1 and fe3 == 0x09 and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0xa700; valaddr_reg:x3; val_offset:25077*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25077*FLEN/8, x4, x1, x2)

inst_8360:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 1 and fe3 == 0x09 and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0xa47f; valaddr_reg:x3; val_offset:25080*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25080*FLEN/8, x4, x1, x2)

inst_8361:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 1 and fe3 == 0x09 and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0xa780; valaddr_reg:x3; val_offset:25083*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25083*FLEN/8, x4, x1, x2)

inst_8362:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 1 and fe3 == 0x09 and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0xa43f; valaddr_reg:x3; val_offset:25086*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25086*FLEN/8, x4, x1, x2)

inst_8363:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 1 and fe3 == 0x09 and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0xa7c0; valaddr_reg:x3; val_offset:25089*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25089*FLEN/8, x4, x1, x2)

inst_8364:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 1 and fe3 == 0x09 and fm3 == 0x01f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0xa41f; valaddr_reg:x3; val_offset:25092*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25092*FLEN/8, x4, x1, x2)

inst_8365:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 1 and fe3 == 0x09 and fm3 == 0x3e0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0xa7e0; valaddr_reg:x3; val_offset:25095*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25095*FLEN/8, x4, x1, x2)

inst_8366:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 1 and fe3 == 0x09 and fm3 == 0x00f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0xa40f; valaddr_reg:x3; val_offset:25098*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25098*FLEN/8, x4, x1, x2)

inst_8367:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 1 and fe3 == 0x09 and fm3 == 0x3f0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0xa7f0; valaddr_reg:x3; val_offset:25101*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25101*FLEN/8, x4, x1, x2)

inst_8368:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 1 and fe3 == 0x09 and fm3 == 0x007 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0xa407; valaddr_reg:x3; val_offset:25104*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25104*FLEN/8, x4, x1, x2)

inst_8369:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 1 and fe3 == 0x09 and fm3 == 0x3f8 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0xa7f8; valaddr_reg:x3; val_offset:25107*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25107*FLEN/8, x4, x1, x2)

inst_8370:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 1 and fe3 == 0x09 and fm3 == 0x003 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0xa403; valaddr_reg:x3; val_offset:25110*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25110*FLEN/8, x4, x1, x2)

inst_8371:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 1 and fe3 == 0x09 and fm3 == 0x3fc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0xa7fc; valaddr_reg:x3; val_offset:25113*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25113*FLEN/8, x4, x1, x2)

inst_8372:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 1 and fe3 == 0x09 and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0xa401; valaddr_reg:x3; val_offset:25116*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25116*FLEN/8, x4, x1, x2)

inst_8373:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 1 and fe3 == 0x09 and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0xa7fe; valaddr_reg:x3; val_offset:25119*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25119*FLEN/8, x4, x1, x2)

inst_8374:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x3fe and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0x7bfe; valaddr_reg:x3; val_offset:25122*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25122*FLEN/8, x4, x1, x2)

inst_8375:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x001 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0x7801; valaddr_reg:x3; val_offset:25125*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25125*FLEN/8, x4, x1, x2)

inst_8376:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1b6 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0x79b6; valaddr_reg:x3; val_offset:25128*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25128*FLEN/8, x4, x1, x2)

inst_8377:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x36d and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0x7b6d; valaddr_reg:x3; val_offset:25131*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25131*FLEN/8, x4, x1, x2)

inst_8378:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x0cc and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0x78cc; valaddr_reg:x3; val_offset:25134*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25134*FLEN/8, x4, x1, x2)

inst_8379:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x333 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0x7b33; valaddr_reg:x3; val_offset:25137*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25137*FLEN/8, x4, x1, x2)

inst_8380:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x1dd and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0x79dd; valaddr_reg:x3; val_offset:25140*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25140*FLEN/8, x4, x1, x2)

inst_8381:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x222 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0x7a22; valaddr_reg:x3; val_offset:25143*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25143*FLEN/8, x4, x1, x2)

inst_8382:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x124 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0x7924; valaddr_reg:x3; val_offset:25146*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25146*FLEN/8, x4, x1, x2)

inst_8383:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x2db and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0x7adb; valaddr_reg:x3; val_offset:25149*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25149*FLEN/8, x4, x1, x2)

inst_8384:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x199 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0x7999; valaddr_reg:x3; val_offset:25152*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25152*FLEN/8, x4, x1, x2)

inst_8385:
// fs1 == 0 and fe1 == 0x1d and fm1 == 0x304 and fs2 == 0 and fe2 == 0x10 and fm2 == 0x08e and fs3 == 0 and fe3 == 0x1e and fm3 == 0x266 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7704; op2val:0x408e;
op3val:0x7a66; valaddr_reg:x3; val_offset:25155*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25155*FLEN/8, x4, x1, x2)

inst_8386:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x030 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3a2 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x3ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7830; op2val:0x3fa2;
op3val:0xabff; valaddr_reg:x3; val_offset:25158*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25158*FLEN/8, x4, x1, x2)

inst_8387:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x030 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3a2 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x000 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7830; op2val:0x3fa2;
op3val:0xa800; valaddr_reg:x3; val_offset:25161*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25161*FLEN/8, x4, x1, x2)

inst_8388:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x030 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3a2 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x1ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7830; op2val:0x3fa2;
op3val:0xa9ff; valaddr_reg:x3; val_offset:25164*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25164*FLEN/8, x4, x1, x2)

inst_8389:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x030 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3a2 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x200 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7830; op2val:0x3fa2;
op3val:0xaa00; valaddr_reg:x3; val_offset:25167*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25167*FLEN/8, x4, x1, x2)

inst_8390:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x030 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3a2 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x0ff and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7830; op2val:0x3fa2;
op3val:0xa8ff; valaddr_reg:x3; val_offset:25170*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25170*FLEN/8, x4, x1, x2)

inst_8391:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x030 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3a2 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x300 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7830; op2val:0x3fa2;
op3val:0xab00; valaddr_reg:x3; val_offset:25173*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25173*FLEN/8, x4, x1, x2)

inst_8392:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x030 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3a2 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x07f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7830; op2val:0x3fa2;
op3val:0xa87f; valaddr_reg:x3; val_offset:25176*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25176*FLEN/8, x4, x1, x2)

inst_8393:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x030 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3a2 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x380 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7830; op2val:0x3fa2;
op3val:0xab80; valaddr_reg:x3; val_offset:25179*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25179*FLEN/8, x4, x1, x2)

inst_8394:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x030 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3a2 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x03f and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7830; op2val:0x3fa2;
op3val:0xa83f; valaddr_reg:x3; val_offset:25182*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25182*FLEN/8, x4, x1, x2)

inst_8395:
// fs1 == 0 and fe1 == 0x1e and fm1 == 0x030 and fs2 == 0 and fe2 == 0x0f and fm2 == 0x3a2 and fs3 == 1 and fe3 == 0x0a and fm3 == 0x3c0 and fcsr == 0x0 and rm_val == 7  and rs1_nan_prefix == 0xffff and rs2_nan_prefix == 0xffff and rs3_nan_prefix == 0xffff  
/* opcode: fmsub.h ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7830; op2val:0x3fa2;
op3val:0xabc0; valaddr_reg:x3; val_offset:25185*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fmsub.h, f31, f30, f29, f28, dyn, 0, 0, x3, 25185*FLEN/8, x4, x1, x2)

#endif
RVTEST_CODE_END
RVMODEL_HALT
RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(19711,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(20224,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(19583,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(20352,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(19519,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(20416,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(19487,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(20448,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(19471,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(20464,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(19463,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(20472,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(19459,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(20476,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(19457,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(20478,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(30673,16,FLEN)
NAN_BOXED(16407,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(21503,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(20480,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(20991,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(20992,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(20735,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(21248,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(20607,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(21376,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(20543,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(21440,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(20511,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(21472,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(20495,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(21488,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(20487,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(21496,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(20483,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(21500,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(20481,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(21502,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(29734,16,FLEN)
NAN_BOXED(17333,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(22527,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(21504,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(22015,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(22016,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(21759,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(22272,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(21631,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(22400,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(21567,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(22464,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(21535,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(22496,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(21519,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(22512,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(21511,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(22520,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(21507,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(22524,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(21505,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(22526,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(30422,16,FLEN)
NAN_BOXED(16557,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(23551,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(22528,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(23039,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(23040,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(22783,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(23296,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(22655,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(23424,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(22591,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(23488,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(22559,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(23520,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(22543,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(23536,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(22535,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(23544,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(22531,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(23548,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(22529,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(23550,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(31086,16,FLEN)
NAN_BOXED(15843,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(24575,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(23552,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(24063,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(24064,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(23807,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(24320,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(23679,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(24448,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(23615,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(24512,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(23583,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(24544,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(23567,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(24560,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(23559,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(24568,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(23555,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(24572,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(23553,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(24574,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(31576,16,FLEN)
NAN_BOXED(15450,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(25599,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(24576,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(25087,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(25088,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(24831,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(25344,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(24703,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(25472,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(24639,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(25536,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(24607,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(25568,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(24591,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(25584,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(24583,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(25592,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(24579,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(25596,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(24577,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(25598,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(30895,16,FLEN)
NAN_BOXED(16083,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(26623,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(25600,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(26111,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(26112,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(25855,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(26368,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(25727,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(26496,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(25663,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(26560,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(25631,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(26592,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(25615,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(26608,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(25607,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(26616,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(25603,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(26620,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(25601,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(26622,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(31370,16,FLEN)
NAN_BOXED(15588,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(27647,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(26624,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(27135,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(27136,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(26879,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(27392,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(26751,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(27520,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(26687,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(27584,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(26655,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(27616,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(26639,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(27632,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(26631,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(27640,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(26627,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(27644,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(26625,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(27646,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(28195,16,FLEN)
NAN_BOXED(18741,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(28671,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(27648,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(28159,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(28160,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(27903,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(28416,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(27775,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(28544,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(27711,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(28608,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(27679,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(28640,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(27663,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(28656,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(27655,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(28664,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(27651,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(28668,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(27649,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(28670,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(30129,16,FLEN)
NAN_BOXED(16797,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(29695,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(28672,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(29183,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(29184,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(28927,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(29440,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(28799,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(29568,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(28735,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(29632,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(28703,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(29664,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(28687,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(29680,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(28679,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(29688,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(28675,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(29692,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(28673,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(29694,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(31738,16,FLEN)
NAN_BOXED(15362,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(30719,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(29696,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(30207,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(30208,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(29951,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(30464,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(29823,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(30592,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(29759,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(30656,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(29727,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(30688,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(29711,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(30704,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(29703,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(30712,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(29699,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(30716,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(29697,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(30718,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(28847,16,FLEN)
NAN_BOXED(18131,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(30720,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(31231,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(31232,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(30975,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(31488,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(30847,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(31616,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(30783,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(31680,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(30751,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(31712,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(30735,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(31728,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(30727,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(31736,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(30723,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(31740,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(30378,16,FLEN)
NAN_BOXED(16588,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(27718,16,FLEN)
NAN_BOXED(19322,16,FLEN)
NAN_BOXED(31743,16,FLEN)
NAN_BOXED(27718,16,FLEN)
NAN_BOXED(19322,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(27718,16,FLEN)
NAN_BOXED(19322,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(27718,16,FLEN)
NAN_BOXED(19322,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(27718,16,FLEN)
NAN_BOXED(19322,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(27718,16,FLEN)
NAN_BOXED(19322,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(27718,16,FLEN)
NAN_BOXED(19322,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(27718,16,FLEN)
NAN_BOXED(19322,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(27718,16,FLEN)
NAN_BOXED(19322,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(27718,16,FLEN)
NAN_BOXED(19322,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(27718,16,FLEN)
NAN_BOXED(19322,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(27718,16,FLEN)
NAN_BOXED(19322,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(27718,16,FLEN)
NAN_BOXED(19322,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(33791,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(32769,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(33279,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(33280,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(33023,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(33536,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(32895,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(33664,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(32831,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(33728,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(32799,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(33760,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(32783,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(33776,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(32775,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(33784,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(32771,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(33788,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(33790,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(28035,16,FLEN)
NAN_BOXED(18893,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(34815,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(33792,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(34303,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(34304,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(34047,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(34560,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(33919,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(34688,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(33855,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(34752,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(33823,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(34784,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(33807,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(34800,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(33799,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(34808,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(33795,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(34812,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(33793,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(34814,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(31529,16,FLEN)
NAN_BOXED(15479,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(35839,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(34816,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(35327,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(35328,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(35071,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(35584,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(34943,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(35712,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(34879,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(35776,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(34847,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(35808,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(34831,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(35824,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(34823,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(35832,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(34819,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(35836,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(34817,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(35838,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(31719,16,FLEN)
NAN_BOXED(15371,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(36863,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(35840,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(36351,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(36352,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(36095,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(36608,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(35967,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(36736,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(35903,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(36800,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(35871,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(36832,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(35855,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(36848,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(35847,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(36856,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(35843,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(36860,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(35841,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(36862,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(31022,16,FLEN)
NAN_BOXED(15916,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(37887,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(36864,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(37375,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(37376,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(37119,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(37632,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(36991,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(37760,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(36927,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(37824,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(36895,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(37856,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(36879,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(37872,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(36871,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(37880,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(36867,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(37884,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(36865,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(37886,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(28700,16,FLEN)
NAN_BOXED(18375,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(38911,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(37888,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(38399,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(38400,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(38143,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(38656,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(38015,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(38784,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(37951,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(38848,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(37919,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(38880,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(37903,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(38896,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(37895,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(38904,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(37891,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(38908,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(37889,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(38910,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(29885,16,FLEN)
NAN_BOXED(17087,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(39935,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(38912,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(39423,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(39424,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(39167,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(39680,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(39039,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(39808,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(38975,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(39872,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(38943,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(39904,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(38927,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(39920,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(38919,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(39928,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(38915,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(39932,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(38913,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(39934,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(29545,16,FLEN)
NAN_BOXED(17488,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(40959,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(39936,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(40447,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(40448,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(40191,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(40704,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(40063,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(40832,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(39999,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(40896,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(39967,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(40928,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(39951,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(40944,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(39943,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(40952,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(39939,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(40956,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(39937,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(40958,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(31068,16,FLEN)
NAN_BOXED(15862,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(41983,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(40960,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(41471,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(41472,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(41215,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(41728,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(41087,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(41856,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(41023,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(41920,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(40991,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(41952,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(40975,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(41968,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(40967,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(41976,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(40963,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(41980,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(40961,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(41982,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(31090,16,FLEN)
NAN_BOXED(15839,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(43007,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(41984,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(42495,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(42496,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(42239,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(42752,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(42111,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(42880,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(42047,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(42944,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(42015,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(42976,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(41999,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(42992,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(41991,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(43000,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(41987,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(43004,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(41985,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(43006,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(30468,16,FLEN)
NAN_BOXED(16526,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(44031,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(43008,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(43519,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(43520,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(43263,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(43776,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(43135,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(43904,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(43071,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(43968,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(43039,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(44000,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(43023,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(44016,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(43015,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(44024,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(43011,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(44028,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(43009,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(44030,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(31197,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(31266,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(31012,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(31451,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(31129,16,FLEN)
NAN_BOXED(30768,16,FLEN)
NAN_BOXED(16290,16,FLEN)
NAN_BOXED(31334,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(45055,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(44032,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(44543,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(44544,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(44287,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(44800,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(44159,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(44928,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(44095,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(44992,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(44063,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(45024,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(44047,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(45040,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(44039,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(45048,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(44035,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(45052,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(44033,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(45054,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(31742,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(30721,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(31158,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(31597,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(30924,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
NAN_BOXED(31539,16,FLEN)
NAN_BOXED(28459,16,FLEN)
NAN_BOXED(18550,16,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_2:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_3:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_4:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_5:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_6:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_7:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_8:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_9:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_10:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_11:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_12:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_13:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_14:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_15:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_16:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_17:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_18:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_19:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_20:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_21:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_22:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_23:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_24:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_25:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_26:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_27:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_28:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_29:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_30:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_31:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_32:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_33:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_34:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_35:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_36:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_37:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_38:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_39:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_40:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_41:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_42:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_43:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_44:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_45:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_46:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_47:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_48:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_49:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_50:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_51:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_52:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_53:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_54:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_55:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_56:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_57:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_58:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_59:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_60:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_61:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_62:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_63:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_64:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_65:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_66:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_67:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_68:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_69:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_70:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_71:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_72:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_73:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_74:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_75:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_76:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_77:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_78:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_79:
    .fill 228*((SIGALIGN)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
