Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Thu Jan  6 22:16:48 2022
| Host         : DESKTOP-NQNJDGK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file soc_lite_top_control_sets_placed.rpt
| Design       : soc_lite_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    38 |
|    Minimum number of control sets                        |    38 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    38 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    33 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             220 |           73 |
| No           | No                    | Yes                    |             162 |           57 |
| No           | Yes                   | No                     |             186 |           75 |
| Yes          | No                    | No                     |             127 |           43 |
| Yes          | No                    | Yes                    |              32 |           18 |
| Yes          | Yes                   | No                     |             727 |          253 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------------------------+------------------------------------+------------------+----------------+--------------+
|          Clock Signal         |              Enable Signal             |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------+----------------------------------------+------------------------------------+------------------+----------------+--------------+
|  u_cpu/cpu/regE/div_valid__0  |                                        |                                    |                1 |              1 |         1.00 |
|  n_0_4267_BUFG                |                                        |                                    |                1 |              2 |         2.00 |
|  n_0_4267_BUFG                | u_cpu/cpu/alu/div/cnt[5]_i_1_n_5       | confreg/SR[0]                      |                2 |              6 |         3.00 |
|  u_cpu/cpu/r2D/q_reg[27]_3[0] |                                        |                                    |                3 |              8 |         2.67 |
|  pll.clk_pll/inst/cpu_clk     | u_cpu/cpu/r2M/q_reg[12]_0[0]           | confreg/SR[0]                      |                2 |              8 |         4.00 |
|  pll.clk_pll/inst/cpu_clk     |                                        | confreg/step0_count0               |                5 |             20 |         4.00 |
|  pll.clk_pll/inst/cpu_clk     |                                        | confreg/step1_count0               |                5 |             20 |         4.00 |
|  n_0_4267_BUFG                | u_cpu/cpu/alu/div/dividend[31]_i_1_n_5 |                                    |               20 |             31 |         1.55 |
|  n_0_4267_BUFG                | u_cpu/cpu/alu/div/dividend[64]_i_1_n_5 |                                    |               10 |             32 |         3.20 |
|  n_0_4267_BUFG                | u_cpu/cpu/alu/div/divisor[31]_i_1_n_5  |                                    |                8 |             32 |         4.00 |
|  n_1_3431_BUFG                |                                        |                                    |               22 |             32 |         1.45 |
|  n_4_3775_BUFG                |                                        |                                    |               13 |             32 |         2.46 |
|  n_3_3625_BUFG                |                                        | confreg/SR[0]                      |               19 |             32 |         1.68 |
|  n_2_3624_BUFG                |                                        | confreg/SR[0]                      |               20 |             32 |         1.60 |
|  pll.clk_pll/inst/timer_clk   |                                        | confreg/SR[0]                      |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/cpu_clk     | u_cpu/cpu/r2M/q_reg[31]_0              | confreg/SR[0]                      |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/cpu_clk     | u_cpu/cpu/r2M/q_reg[2]_1[0]            | confreg/SR[0]                      |               10 |             32 |         3.20 |
|  pll.clk_pll/inst/cpu_clk     | u_cpu/cpu/r2M/q_reg[14]_0[0]           | confreg/SR[0]                      |               10 |             32 |         3.20 |
|  pll.clk_pll/inst/cpu_clk     | u_cpu/cpu/r2M/cpu_resetn_reg[0]        |                                    |                5 |             32 |         6.40 |
|  pll.clk_pll/inst/cpu_clk     | u_cpu/cpu/r2M/q_reg[13]_0[0]           | confreg/SR[0]                      |                7 |             32 |         4.57 |
|  pll.clk_pll/inst/cpu_clk     | u_cpu/cpu/r2M/q_reg[1]_0[0]            | confreg/SR[0]                      |                9 |             32 |         3.56 |
|  pll.clk_pll/inst/cpu_clk     | u_cpu/cpu/r2M/q_reg[1]_1[0]            | confreg/SR[0]                      |                9 |             32 |         3.56 |
|  pll.clk_pll/inst/cpu_clk     | u_cpu/cpu/r2M/q_reg[2]_2[0]            | confreg/SR[0]                      |                8 |             32 |         4.00 |
|  pll.clk_pll/inst/cpu_clk     | u_cpu/cpu/r2M/q_reg[15]_0[0]           | confreg/SR[0]                      |                7 |             32 |         4.57 |
|  pll.clk_pll/inst/cpu_clk     | u_cpu/cpu/r2M/q_reg[2]_0[0]            | confreg/SR[0]                      |                9 |             32 |         3.56 |
|  pll.clk_pll/inst/cpu_clk     | u_cpu/cpu/r2M/q_reg[3]_2[0]            | confreg/SR[0]                      |                7 |             32 |         4.57 |
|  pll.clk_pll/inst/cpu_clk     | u_cpu/cpu/r2M/q_reg[3]_1[0]            | confreg/SR[0]                      |                6 |             32 |         5.33 |
|  pll.clk_pll/inst/cpu_clk     | u_cpu/cpu/r2M/q_reg[3]_0[0]            | confreg/SR[0]                      |                9 |             32 |         3.56 |
|  pll.clk_pll/inst/cpu_clk     | u_cpu/cpu/r2M/q_reg[4]_0[0]            | confreg/SR[0]                      |                6 |             32 |         5.33 |
|  pll.clk_pll/inst/cpu_clk     | u_cpu/cpu/r2M/q_reg[3]_3[0]            | confreg/SR[0]                      |               13 |             32 |         2.46 |
|  pll.clk_pll/inst/cpu_clk     |                                        | confreg/SR[0]                      |               15 |             46 |         3.07 |
|  n_0_4267_BUFG                | u_cpu/cpu/alu/div/result_o[63]_i_1_n_5 | confreg/SR[0]                      |               31 |             65 |         2.10 |
|  pll.clk_pll/inst/timer_clk   |                                        |                                    |               13 |             67 |         5.15 |
|  pll.clk_pll/inst/cpu_clk     |                                        |                                    |               20 |             78 |         3.90 |
|  pll.clk_pll/inst/cpu_clk     | u_cpu/cpu/regW/Q[0]                    |                                    |               11 |             88 |         8.00 |
|  n_0_4267_BUFG                | u_cpu/cpu/alu/div/E[0]                 | confreg/SR[0]                      |               46 |             96 |         2.09 |
|  n_0_4267_BUFG                | u_cpu/en0                              | u_cpu/cpu/alu/div/ready_o_reg_1[0] |               72 |            136 |         1.89 |
|  n_0_4267_BUFG                |                                        | confreg/SR[0]                      |               60 |            166 |         2.77 |
+-------------------------------+----------------------------------------+------------------------------------+------------------+----------------+--------------+


