<pre>name: asicworld_code_hdl_models_tff_sync_reset
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld/code_hdl_models_tff_sync_reset.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module tff_sync_reset (
	data,
	clk,
	reset,
	q
);
	input data;
	input clk;
	input reset;
	output q;
	reg q;
	always @(posedge clk) if ((~ reset)) begin
		q <= 1'b0;
	end
	else if (data) begin
		q <= (! q);
	end
endmodule
</pre>