// Seed: 1120408736
module module_0 ();
  assign (strong1, weak0) id_1 = 1;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input tri0 id_2
    , id_21,
    input wor id_3,
    input tri0 id_4,
    output wire id_5,
    output supply1 id_6,
    input wand id_7,
    input wor id_8,
    input wor id_9,
    output uwire id_10,
    input supply1 id_11,
    input tri1 id_12,
    output wor id_13,
    input tri0 id_14,
    input uwire id_15,
    input wire id_16,
    input wire id_17,
    output wire id_18,
    input tri0 id_19
);
  supply0 id_22 = id_8;
  assign id_6 = id_21 & 1'h0;
  assign id_5 = 1;
  module_0();
  tri1 id_23 = 1;
  assign id_6 = id_14 && (id_9);
  wire id_24;
  wand id_25 = 1;
  wire id_26;
  assign id_25 = id_23;
endmodule
