
@article{noauthor_intel_nodate,
	title = {Intel® 64 and {IA}-32 {Architectures} {Optimization} {Reference} {Manual}: {Volume} 1},
	language = {en},
	file = {248966-Optimization-Reference-Manual-V1-050.pdf:/home/jkr/Downloads/248966-Optimization-Reference-Manual-V1-050.pdf:application/pdf},
}

@misc{cutress_ice_nodate,
	title = {The {Ice} {Lake} {Benchmark} {Preview}: {Inside} {Intel}'s 10nm},
	shorttitle = {The {Ice} {Lake} {Benchmark} {Preview}},
	url = {https://www.anandtech.com/show/14664/testing-intel-ice-lake-10nm},
	urldate = {2024-07-21},
	author = {Cutress, Dr Ian},
	file = {Snapshot:/home/jkr/Zotero/storage/7FZRCNB8/2.html:text/html},
}

@misc{scott_numbers_nodate,
	title = {Numbers {Every} {Programmer} {Should} {Know} {By} {Year}},
	url = {https://colin-scott.github.io/personal_website/research/interactive_latency.html},
	urldate = {2024-07-21},
	author = {scott, colin},
	file = {Numbers Every Programmer Should Know By Year:/home/jkr/Zotero/storage/6GE53945/interactive_latency.html:text/html},
}

@article{ersfeld_organisation_2002,
	title = {Organisation von {Caches}},
	language = {de},
	author = {Ersfeld, Christoph},
	year = {2002},
	file = {2002 - Organisation von Caches.pdf:/home/jkr/Zotero/storage/SQ53V22H/2002 - Organisation von Caches.pdf:application/pdf},
}

@misc{drake_unaligned_nodate,
	title = {Unaligned {Memory} {Accesses} — {The} {Linux} {Kernel} documentation},
	url = {https://www.kernel.org/doc/html/latest/core-api/unaligned-memory-access.html},
	urldate = {2024-07-21},
	author = {Drake, Daniel},
	file = {Unaligned Memory Accesses — The Linux Kernel documentation:/home/jkr/Zotero/storage/EUB468I5/unaligned-memory-access.html:text/html},
}

@book{kumar_cs232_nodate,
	title = {{CS232}: {Computer} {Architecture} {II}},
	url = {https://courses.grainger.illinois.edu/cs232/sp2010/lectures/L17.pdf},
	urldate = {2024-07-21},
	author = {Kumar, Viraj},
	file = {L17.pdf:/home/jkr/Zotero/storage/R5XCIBUD/L17.pdf:application/pdf},
}

@misc{cypress_semiconductor_corporation_18-mbit_2016,
	title = {18-{Mbit} ({512K} × 36/{1M} × 18) {Pipelined} {SRAM}},
	url = {https://www.mouser.com/datasheet/2/100/CYPR_S_A0002300802_1-2540696.pdf},
	author = {Cypress Semiconductor Corporation},
	year = {2016},
	file = {1001189150717084docid47283.pdf:/home/jkr/Downloads/1001189150717084docid47283.pdf:application/pdf},
}
