
3
%s %s
*	simulator2
Vivado Simulator2
2012.4
V
%s
*	simulator2B
@Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.
×
Running: %s
333*	simulator2«
¨D:/Xilinx/14.4/ISE_DS/PlanAhead/bin/unwrapped/win64.o/xelab.exe --incremental --debug typical --O2 --relax --mt auto -L work -L secureip --snapshot finit_avt_finit_avt_tb_func_impl --prj D:/lab_made/lab_3_of_4/lab_3_of_4.sim/sim_1/impl/func/finit_avt_finit_avt_tb.prj work.finit_avt_finit_avt_tb Z43-3449
H
+Determining compilation order of HDL files
286*	simulatorZ43-3402
Œ
+Analyzing Verilog file "%s" into library %s165*xsimverific29
7D:/Xilinx/14.4/ISE_DS/PlanAhead/data/verilog/src/glbl.v2
workZ10-165
¬
(Analyzing VHDL file "%s" into library %s163*xsimverific2\
ZD:/lab_made/lab_3_of_4/lab_3_of_4.sim/sim_1/impl/func/finit_avt_finit_avt_tb_func_impl.vhd2
workZ10-163
“
(Analyzing VHDL file "%s" into library %s163*xsimverific2C
AD:/lab_made/lab_3_of_4/lab_3_of_4.srcs/sim_1/new/sim_addr_sel.vhd2
workZ10-163
9
Starting static elaboration
342*	simulatorZ43-3458
:
Completed static elaboration
280*	simulatorZ43-3396
D
'Starting simulation data flow analysis
341*	simulatorZ43-3457
E
(Completed simulation data flow analysis
279*	simulatorZ43-3395
I
%Time Resolution for simulation is %s
344*	simulator2
1psZ43-3460
B
Compiling %s
389*	simulator2
package std.standardZ43-3505
I
Compiling %s
389*	simulator2
package ieee.std_logic_1164Z43-3505
F
Compiling %s
389*	simulator2
package ieee.numeric_stdZ43-3505
J
Compiling %s
389*	simulator2
package ieee.std_logic_arithZ43-3505
M
Compiling %s
389*	simulator2!
package ieee.std_logic_unsignedZ43-3505
H
Compiling %s
389*	simulator2
package unisim.vcomponentsZ43-3505
@
Compiling %s
389*	simulator2
package std.textioZ43-3505
G
Compiling %s
389*	simulator2
package ieee.vital_timingZ43-3505
K
Compiling %s
389*	simulator2
package ieee.vital_primitivesZ43-3505
A
Compiling %s
389*	simulator2
package unisim.vpkgZ43-3505
c
Compiling %s
389*	simulator27
5architecture vcc_v of entity unisim.VCC [vcc_default]Z43-3505
f
Compiling %s
389*	simulator2:
8architecture bufg_v of entity unisim.BUFG [bufg_default]Z43-3505
}
Compiling %s
389*	simulator2Q
Oarchitecture ibuf_v of entity unisim.IBUF [\IBUF("DONT_CARE","0",true,"AUTO...]Z43-3505
}
Compiling %s
389*	simulator2Q
Oarchitecture obuf_v of entity unisim.OBUF [\OBUF("DONT_CARE",12,"DEFAULT","...]Z43-3505
m
Compiling %s
389*	simulator2A
?architecture lut2_v of entity unisim.LUT2 [\LUT2("1000")(0,3)\]Z43-3505
q
Compiling %s
389*	simulator2E
Carchitecture lut3_v of entity unisim.LUT3 [\LUT3("00001110")(0,7)\]Z43-3505
m
Compiling %s
389*	simulator2A
?architecture lut2_v of entity unisim.LUT2 [\LUT2("0010")(0,3)\]Z43-3505
e
Compiling %s
389*	simulator29
7architecture fdce_v of entity unisim.FDCE [\FDCE('0')\]Z43-3505
z
Compiling %s
389*	simulator2N
Larchitecture lut4_v of entity unisim.LUT4 [\LUT4("0000001001100110")(0,15)\]Z43-3505
z
Compiling %s
389*	simulator2N
Larchitecture lut4_v of entity unisim.LUT4 [\LUT4("0000000001101010")(0,15)\]Z43-3505
z
Compiling %s
389*	simulator2N
Larchitecture lut4_v of entity unisim.LUT4 [\LUT4("0010000000000100")(0,15)\]Z43-3505
m
Compiling %s
389*	simulator2A
?architecture structure of entity work.fin_avt [fin_avt_default]Z43-3505
k
Compiling %s
389*	simulator2?
=architecture behavioral of entity work.finit_avt_finit_avt_tbZ43-3505
^
Built simulation snapshot %s
278*	simulator2"
 finit_avt_finit_avt_tb_func_implZ43-3394


End Record