Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 5ec5ef3936fa4a22987014df588e1963 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Sim_func_impl xil_defaultlib.Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.costanti
Compiling package ieee.std_logic_arith
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.numeric_std
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100101101001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010001110...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10010110")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101000101010001010...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001011001100110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010110010101100101...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100011101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(is_c_inverted='1')\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1001")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1001100110010110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011001100101101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10011010100110101001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001100100011001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture structure of entity xil_defaultlib.Doppio [doppio_default]
Compiling architecture behavioral of entity xil_defaultlib.sim
Built simulation snapshot Sim_func_impl
