sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
7.115553
instruction cache misses l2

  l2 cache instruction misses                                 1560000

