0.6
2018.2
Jun 14 2018
20:41:02
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_8/project_8.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_8/project_8.srcs/sim_1/new/sync_Async_tb.v,1693056938,verilog,,,,sync_Async_tb,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_8/project_8.srcs/sources_1/new/guidelines.v,1693052544,verilog,,,,guidelines,,,,,,,,
D:/Hossam/Digital_IC_Design/Verilog_Projects/project_8/project_8.srcs/sources_1/new/reset_Set_Sync_Async.v,1693055541,verilog,,D:/Hossam/Digital_IC_Design/Verilog_Projects/project_8/project_8.srcs/sim_1/new/sync_Async_tb.v,,reset_Set_Sync_Async,,,,,,,,
