

================================================================
== Vivado HLS Report for 'preprocessor_cam52'
================================================================
* Date:           Mon Jul 20 13:08:26 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        binarycam
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.470|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|  514|    1|  514|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  512|  512|         2|          1|          1|   512|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.47>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i11* %nodo_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 5 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecInterface(i11* %nodo_V_out1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 6 'specinterface' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %fatherSearch_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 7 'specinterface' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %fatherSearch_out2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 8 'specinterface' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecInterface(i2* %relationship_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 9 'specinterface' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecInterface(i2* %relationship_V_out3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecInterface(i2* %relationship_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 11 'specinterface' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %fatherSearch, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecInterface(i11* %nodo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (3.63ns)   --->   "%nodo_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %nodo_V)" [binarycam/cam.cpp:30->binarycam/cam.cpp:21]   --->   Operation 14 'read' 'nodo_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (3.63ns)   --->   "%fatherSearch_read = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %fatherSearch)" [binarycam/cam.cpp:28->binarycam/cam.cpp:21]   --->   Operation 15 'read' 'fatherSearch_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (3.63ns)   --->   "%relationship_V_read = call i2 @_ssdm_op_Read.ap_fifo.i2P(i2* %relationship_V)" [binarycam/cam.cpp:21]   --->   Operation 16 'read' 'relationship_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecInterface(i24* @in1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecInterface(i24* @in1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecInterface(i24* @in2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecInterface(i24* @in2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecInterface(i11* %nodo_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 21 'specinterface' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i11P(i11* %nodo_V_out, i11 %nodo_V_read)" [binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 22 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecInterface(i11* %nodo_V_out1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 23 'specinterface' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i11P(i11* %nodo_V_out1, i11 %nodo_V_read)" [binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 24 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %fatherSearch_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 25 'specinterface' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i1P(i1* %fatherSearch_out, i1 %fatherSearch_read)" [binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 26 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecInterface(i1* %fatherSearch_out2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 27 'specinterface' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i1P(i1* %fatherSearch_out2, i1 %fatherSearch_read)" [binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 28 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecInterface(i2* %relationship_V_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 29 'specinterface' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i2P(i2* %relationship_V_out, i2 %relationship_V_read)" [binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 30 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecInterface(i2* %relationship_V_out3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 31 'specinterface' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i2P(i2* %relationship_V_out3, i2 %relationship_V_read)" [binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 32 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecInterface(i24* @in1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 33 'specinterface' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecInterface(i24* @in2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 34 'specinterface' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecInterface(i24* @in1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 35 'specinterface' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecInterface(i24* @in2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 36 'specinterface' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.88ns)   --->   "%icmp_ln30 = icmp eq i11 %nodo_V_read, 1" [binarycam/cam.cpp:30->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 37 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.97ns)   --->   "%and_ln30 = and i1 %icmp_ln30, %fatherSearch_read" [binarycam/cam.cpp:30->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 38 'and' 'and_ln30' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %and_ln30, label %0, label %.preheader.i.i.i.i.preheader" [binarycam/cam.cpp:30->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader.i.i.i.i" [binarycam/cam.cpp:34->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 40 'br' <Predicate = (!and_ln30)> <Delay = 1.76>
ST_1 : Operation 41 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* @in1_V_V, i24 1025)" [binarycam/cam.cpp:31->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 41 'write' <Predicate = (and_ln30)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* @in2_V_V, i24 1025)" [binarycam/cam.cpp:32->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 42 'write' <Predicate = (and_ln30)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "br label %.exit" [binarycam/cam.cpp:33->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 43 'br' <Predicate = (and_ln30)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%i_0_i_i_i_i = phi i11 [ %i, %hls_label_0 ], [ 0, %.preheader.i.i.i.i.preheader ]"   --->   Operation 44 'phi' 'i_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %i_0_i_i_i_i, i32 10)" [binarycam/cam.cpp:34->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 45 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 46 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %hls_label_0" [binarycam/cam.cpp:34->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i11 %i_0_i_i_i_i to i10" [binarycam/cam.cpp:34->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 48 'trunc' 'trunc_ln34' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i11 %i_0_i_i_i_i to i64" [binarycam/cam.cpp:36->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 49 'zext' 'zext_ln36' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tree_V_addr = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln36" [binarycam/cam.cpp:36->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 50 'getelementptr' 'tree_V_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (3.25ns)   --->   "%nodo1_V = load i24* %tree_V_addr, align 4" [binarycam/cam.cpp:36->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 51 'load' 'nodo1_V' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln37 = or i10 %trunc_ln34, 1" [binarycam/cam.cpp:37->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 52 'or' 'or_ln37' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i10 %or_ln37 to i64" [binarycam/cam.cpp:37->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 53 'zext' 'zext_ln37' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tree_V_addr_1 = getelementptr [1024 x i24]* %tree_V, i64 0, i64 %zext_ln37" [binarycam/cam.cpp:37->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 54 'getelementptr' 'tree_V_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 55 [2/2] (3.25ns)   --->   "%nodo2_V = load i24* %tree_V_addr_1, align 4" [binarycam/cam.cpp:37->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 55 'load' 'nodo2_V' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 56 [1/1] (1.63ns)   --->   "%i = add i11 2, %i_0_i_i_i_i" [binarycam/cam.cpp:34->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 56 'add' 'i' <Predicate = (!tmp)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [binarycam/cam.cpp:34->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 57 'specregionbegin' 'tmp_i_i_i_i' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [binarycam/cam.cpp:35->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 58 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 59 [1/2] (3.25ns)   --->   "%nodo1_V = load i24* %tree_V_addr, align 4" [binarycam/cam.cpp:36->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 59 'load' 'nodo1_V' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 60 [1/2] (3.25ns)   --->   "%nodo2_V = load i24* %tree_V_addr_1, align 4" [binarycam/cam.cpp:37->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 60 'load' 'nodo2_V' <Predicate = (!tmp)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 61 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* @in1_V_V, i24 %nodo1_V)" [binarycam/cam.cpp:38->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 61 'write' <Predicate = (!tmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 62 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* @in2_V_V, i24 %nodo2_V)" [binarycam/cam.cpp:39->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 62 'write' <Predicate = (!tmp)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_i_i_i_i)" [binarycam/cam.cpp:40->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 63 'specregionend' 'empty_61' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "br label %.preheader.i.i.i.i" [binarycam/cam.cpp:34->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 64 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 3.63>
ST_4 : Operation 65 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* @in1_V_V, i24 1025)" [binarycam/cam.cpp:41->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 65 'write' <Predicate = (!and_ln30)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 66 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* @in2_V_V, i24 1025)" [binarycam/cam.cpp:42->binarycam/cam.cpp:21->binarycam/cam.cpp:12]   --->   Operation 66 'write' <Predicate = (!and_ln30)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 2> <FIFO>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "br label %.exit"   --->   Operation 67 'br' <Predicate = (!and_ln30)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "ret void" [binarycam/cam.cpp:12]   --->   Operation 68 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tree_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ nodo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fatherSearch]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ relationship_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ nodo_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ nodo_V_out1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fatherSearch_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fatherSearch_out2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ relationship_V_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ relationship_V_out3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty               (specinterface    ) [ 00000]
empty_38            (specinterface    ) [ 00000]
empty_39            (specinterface    ) [ 00000]
empty_40            (specinterface    ) [ 00000]
empty_41            (specinterface    ) [ 00000]
empty_42            (specinterface    ) [ 00000]
empty_43            (specinterface    ) [ 00000]
empty_44            (specinterface    ) [ 00000]
empty_45            (specinterface    ) [ 00000]
nodo_V_read         (read             ) [ 00000]
fatherSearch_read   (read             ) [ 00000]
relationship_V_read (read             ) [ 00000]
empty_46            (specinterface    ) [ 00000]
empty_47            (specinterface    ) [ 00000]
empty_48            (specinterface    ) [ 00000]
empty_49            (specinterface    ) [ 00000]
empty_50            (specinterface    ) [ 00000]
write_ln21          (write            ) [ 00000]
empty_51            (specinterface    ) [ 00000]
write_ln21          (write            ) [ 00000]
empty_52            (specinterface    ) [ 00000]
write_ln21          (write            ) [ 00000]
empty_53            (specinterface    ) [ 00000]
write_ln21          (write            ) [ 00000]
empty_54            (specinterface    ) [ 00000]
write_ln21          (write            ) [ 00000]
empty_55            (specinterface    ) [ 00000]
write_ln21          (write            ) [ 00000]
empty_56            (specinterface    ) [ 00000]
empty_57            (specinterface    ) [ 00000]
empty_58            (specinterface    ) [ 00000]
empty_59            (specinterface    ) [ 00000]
icmp_ln30           (icmp             ) [ 00000]
and_ln30            (and              ) [ 01111]
br_ln30             (br               ) [ 00000]
br_ln34             (br               ) [ 01110]
write_ln31          (write            ) [ 00000]
write_ln32          (write            ) [ 00000]
br_ln33             (br               ) [ 00000]
i_0_i_i_i_i         (phi              ) [ 00100]
tmp                 (bitselect        ) [ 00110]
empty_60            (speclooptripcount) [ 00000]
br_ln34             (br               ) [ 00000]
trunc_ln34          (trunc            ) [ 00000]
zext_ln36           (zext             ) [ 00000]
tree_V_addr         (getelementptr    ) [ 00110]
or_ln37             (or               ) [ 00000]
zext_ln37           (zext             ) [ 00000]
tree_V_addr_1       (getelementptr    ) [ 00110]
i                   (add              ) [ 01110]
tmp_i_i_i_i         (specregionbegin  ) [ 00000]
specpipeline_ln35   (specpipeline     ) [ 00000]
nodo1_V             (load             ) [ 00000]
nodo2_V             (load             ) [ 00000]
write_ln38          (write            ) [ 00000]
write_ln39          (write            ) [ 00000]
empty_61            (specregionend    ) [ 00000]
br_ln34             (br               ) [ 01110]
write_ln41          (write            ) [ 00000]
write_ln42          (write            ) [ 00000]
br_ln0              (br               ) [ 00000]
ret_ln12            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tree_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tree_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nodo_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodo_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fatherSearch">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fatherSearch"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="relationship_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relationship_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nodo_V_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodo_V_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="nodo_V_out1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodo_V_out1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fatherSearch_out">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fatherSearch_out"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fatherSearch_out2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fatherSearch_out2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="relationship_V_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relationship_V_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="relationship_V_out3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relationship_V_out3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in1_V_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_V_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in2_V_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_V_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i2P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i2P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="nodo_V_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="11" slack="0"/>
<pin id="88" dir="0" index="1" bw="11" slack="0"/>
<pin id="89" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nodo_V_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="fatherSearch_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fatherSearch_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="relationship_V_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="2" slack="0"/>
<pin id="100" dir="0" index="1" bw="2" slack="0"/>
<pin id="101" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="relationship_V_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln21_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="11" slack="0"/>
<pin id="107" dir="0" index="2" bw="11" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln21_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="11" slack="0"/>
<pin id="115" dir="0" index="2" bw="11" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="write_ln21_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln21_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln21_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="2" slack="0"/>
<pin id="139" dir="0" index="2" bw="2" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln21_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="2" slack="0"/>
<pin id="147" dir="0" index="2" bw="2" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="24" slack="0"/>
<pin id="155" dir="0" index="2" bw="24" slack="0"/>
<pin id="156" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln31/1 write_ln38/3 write_ln41/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="24" slack="0"/>
<pin id="163" dir="0" index="2" bw="24" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/1 write_ln39/3 write_ln42/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tree_V_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="24" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="11" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="0"/>
<pin id="189" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="190" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="191" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="24" slack="0"/>
<pin id="192" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nodo1_V/2 nodo2_V/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="tree_V_addr_1_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="24" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="10" slack="0"/>
<pin id="186" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr_1/2 "/>
</bind>
</comp>

<comp id="195" class="1005" name="i_0_i_i_i_i_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="1"/>
<pin id="197" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="i_0_i_i_i_i_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="11" slack="0"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i_i_i_i/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln30_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="and_ln30_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="11" slack="0"/>
<pin id="221" dir="0" index="2" bw="5" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln34_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="0"/>
<pin id="228" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln36_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="or_ln37_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="zext_ln37_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="i_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="11" slack="0"/>
<pin id="249" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="252" class="1005" name="and_ln30_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln30 "/>
</bind>
</comp>

<comp id="256" class="1005" name="tmp_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="260" class="1005" name="tree_V_addr_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="1"/>
<pin id="262" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr "/>
</bind>
</comp>

<comp id="265" class="1005" name="tree_V_addr_1_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="1"/>
<pin id="267" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr_1 "/>
</bind>
</comp>

<comp id="270" class="1005" name="i_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="38" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="86" pin="2"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="44" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="86" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="46" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="92" pin="2"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="46" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="92" pin="2"/><net_sink comp="128" pin=2"/></net>

<net id="141"><net_src comp="48" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="98" pin="2"/><net_sink comp="136" pin=2"/></net>

<net id="149"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="98" pin="2"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="52" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="54" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="165"><net_src comp="52" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="54" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="66" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="175" pin="3"/><net_sink comp="152" pin=2"/></net>

<net id="181"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="66" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="175" pin="7"/><net_sink comp="160" pin=2"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="175" pin=2"/></net>

<net id="198"><net_src comp="56" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="86" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="50" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="206" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="92" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="199" pin="4"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="60" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="199" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="199" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="239"><net_src comp="226" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="68" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="244"><net_src comp="235" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="250"><net_src comp="70" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="199" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="212" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="218" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="168" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="268"><net_src comp="182" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="273"><net_src comp="246" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="199" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: nodo_V_out | {1 }
	Port: nodo_V_out1 | {1 }
	Port: fatherSearch_out | {1 }
	Port: fatherSearch_out2 | {1 }
	Port: relationship_V_out | {1 }
	Port: relationship_V_out3 | {1 }
	Port: in1_V_V | {1 3 4 }
	Port: in2_V_V | {1 3 4 }
 - Input state : 
	Port: preprocessor_cam52 : tree_V | {2 3 }
	Port: preprocessor_cam52 : nodo_V | {1 }
	Port: preprocessor_cam52 : fatherSearch | {1 }
	Port: preprocessor_cam52 : relationship_V | {1 }
  - Chain level:
	State 1
		and_ln30 : 1
		br_ln30 : 1
	State 2
		tmp : 1
		br_ln34 : 2
		trunc_ln34 : 1
		zext_ln36 : 1
		tree_V_addr : 2
		nodo1_V : 3
		or_ln37 : 2
		zext_ln37 : 2
		tree_V_addr_1 : 3
		nodo2_V : 4
		i : 1
	State 3
		write_ln38 : 1
		write_ln39 : 1
		empty_61 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|   icmp   |        icmp_ln30_fu_206        |    0    |    13   |
|----------|--------------------------------|---------|---------|
|    add   |            i_fu_246            |    0    |    13   |
|----------|--------------------------------|---------|---------|
|    and   |         and_ln30_fu_212        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |     nodo_V_read_read_fu_86     |    0    |    0    |
|   read   |  fatherSearch_read_read_fu_92  |    0    |    0    |
|          | relationship_V_read_read_fu_98 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |     write_ln21_write_fu_104    |    0    |    0    |
|          |     write_ln21_write_fu_112    |    0    |    0    |
|          |     write_ln21_write_fu_120    |    0    |    0    |
|   write  |     write_ln21_write_fu_128    |    0    |    0    |
|          |     write_ln21_write_fu_136    |    0    |    0    |
|          |     write_ln21_write_fu_144    |    0    |    0    |
|          |        grp_write_fu_152        |    0    |    0    |
|          |        grp_write_fu_160        |    0    |    0    |
|----------|--------------------------------|---------|---------|
| bitselect|           tmp_fu_218           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |        trunc_ln34_fu_226       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln36_fu_230        |    0    |    0    |
|          |        zext_ln37_fu_241        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|    or    |         or_ln37_fu_235         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    28   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|   and_ln30_reg_252  |    1   |
| i_0_i_i_i_i_reg_195 |   11   |
|      i_reg_270      |   11   |
|     tmp_reg_256     |    1   |
|tree_V_addr_1_reg_265|   10   |
| tree_V_addr_reg_260 |   10   |
+---------------------+--------+
|        Total        |   44   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_152 |  p2  |   2  |  24  |   48   ||    9    |
|  grp_write_fu_160 |  p2  |   2  |  24  |   48   ||    9    |
| grp_access_fu_175 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_175 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   116  ||  7.076  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   36   |
|  Register |    -   |   44   |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   44   |   64   |
+-----------+--------+--------+--------+
