
*** Running vivado
    with args -log toplevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Tue Oct 21 14:39:12 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source toplevel.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 506.129 ; gain = 203.016
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental C:/Users/student/Documents/lab1/lab1.srcs/utils_1/imports/synth_1/toplevel.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/student/Documents/lab1/lab1.srcs/utils_1/imports/synth_1/toplevel.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top toplevel -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Device 21-9227] Part: xc7z010clg400-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8316
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1372.754 ; gain = 448.539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'toplevel' [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/toplevel.v:25]
INFO: [Synth 8-6157] synthesizing module 'prescaler' [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/prescaler.v:24]
INFO: [Synth 8-6155] done synthesizing module 'prescaler' (0#1) [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/prescaler.v:24]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/debouncer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'clocknx' [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/clocknx.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clocknx' (0#1) [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/clocknx.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_wrapper' [c:/Users/student/Documents/lab1/lab1.gen/sources_1/bd/mem/hdl/mem_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'mem' [c:/Users/student/Documents/lab1/lab1.gen/sources_1/bd/mem/synth/mem.v:13]
INFO: [Synth 8-6157] synthesizing module 'mem_blk_mem_gen_0_0' [C:/Users/student/Documents/lab1/lab1.runs/synth_1/.Xil/Vivado-6020-UTCALB-03/realtime/mem_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_blk_mem_gen_0_0' (0#1) [C:/Users/student/Documents/lab1/lab1.runs/synth_1/.Xil/Vivado-6020-UTCALB-03/realtime/mem_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem' (0#1) [c:/Users/student/Documents/lab1/lab1.gen/sources_1/bd/mem/synth/mem.v:13]
INFO: [Synth 8-6155] done synthesizing module 'mem_wrapper' (0#1) [c:/Users/student/Documents/lab1/lab1.gen/sources_1/bd/mem/hdl/mem_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/cpu.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/cpu.v:91]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/cpu.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'dbg_state' does not match port width (2) of module 'cpu' [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/toplevel.v:126]
INFO: [Synth 8-6157] synthesizing module 'dbgu' [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/dbgu.v:25]
INFO: [Synth 8-6157] synthesizing module 'pulsegen' [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/pulsegen.v:25]
INFO: [Synth 8-6155] done synthesizing module 'pulsegen' (0#1) [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/pulsegen.v:25]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/uart_tx.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/uart_tx.v:71]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/uart_tx.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/dbgu.v:146]
INFO: [Synth 8-6155] done synthesizing module 'dbgu' (0#1) [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/dbgu.v:25]
WARNING: [Synth 8-7071] port 'uart_state' of module 'dbgu' is unconnected for instance 'dbgu1' [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/toplevel.v:133]
WARNING: [Synth 8-7071] port 'uart_buf' of module 'dbgu' is unconnected for instance 'dbgu1' [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/toplevel.v:133]
WARNING: [Synth 8-7071] port 'dbg_acntr' of module 'dbgu' is unconnected for instance 'dbgu1' [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/toplevel.v:133]
WARNING: [Synth 8-7023] instance 'dbgu1' of module 'dbgu' has 20 connections declared, but only 17 given [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/toplevel.v:133]
INFO: [Synth 8-6155] done synthesizing module 'toplevel' (0#1) [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/toplevel.v:25]
WARNING: [Synth 8-7137] Register mem_address_reg in module cpu has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/cpu.v:76]
WARNING: [Synth 8-7137] Register opcode_reg in module cpu has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/cpu.v:82]
WARNING: [Synth 8-7137] Register mem_data_w_reg in module cpu has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/cpu.v:122]
WARNING: [Synth 8-7137] Register prevstate_reg in module pulsegen has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/student/Documents/lab1/lab1.srcs/sources_1/imports/src/pulsegen.v:43]
WARNING: [Synth 8-3917] design toplevel has port LD[3] driven by constant 0
WARNING: [Synth 8-7129] Port je[7] in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[6] in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[4] in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[3] in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[2] in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[1] in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[0] in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port BTN[5] in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port BTN[4] in module toplevel is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1491.266 ; gain = 567.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1491.266 ; gain = 567.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1491.266 ; gain = 567.051
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1491.266 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/student/Documents/lab1/lab1.gen/sources_1/bd/mem/ip/mem_blk_mem_gen_0_0/mem_blk_mem_gen_0_0/mem_blk_mem_gen_0_0_in_context.xdc] for cell 'mem1/mem_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Users/student/Documents/lab1/lab1.gen/sources_1/bd/mem/ip/mem_blk_mem_gen_0_0/mem_blk_mem_gen_0_0/mem_blk_mem_gen_0_0_in_context.xdc] for cell 'mem1/mem_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/student/Documents/lab1/lab1.srcs/constrs_1/imports/other/Constraints.xdc]
Finished Parsing XDC File [C:/Users/student/Documents/lab1/lab1.srcs/constrs_1/imports/other/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/student/Documents/lab1/lab1.srcs/constrs_1/imports/other/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/student/Documents/lab1/lab1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/student/Documents/lab1/lab1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1587.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1587.473 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1587.473 ; gain = 663.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1587.473 ; gain = 663.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for mem1/mem_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mem1/mem_i/blk_mem_gen_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1587.473 ; gain = 663.258
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'cpu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
                 iSTATE0 |                             0010 |                               01
                 iSTATE1 |                             0100 |                               10
                 iSTATE2 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'cpu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1587.473 ; gain = 663.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 13    
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 7     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 14    
	   2 Input    4 Bit        Muxes := 7     
	   5 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 6     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 31    
	   6 Input    1 Bit        Muxes := 7     
	   4 Input    1 Bit        Muxes := 9     
	   5 Input    1 Bit        Muxes := 1     
	  39 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design toplevel has port LD[3] driven by constant 0
WARNING: [Synth 8-7129] Port je[7] in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[6] in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[4] in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[3] in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[2] in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[1] in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port je[0] in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port BTN[5] in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port BTN[4] in module toplevel is either unconnected or has no load
WARNING: [Synth 8-7129] Port BTN[3] in module toplevel is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1587.473 ; gain = 663.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1587.473 ; gain = 663.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1587.473 ; gain = 663.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1587.473 ; gain = 663.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1587.473 ; gain = 663.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1587.473 ; gain = 663.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1587.473 ; gain = 663.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1587.473 ; gain = 663.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1587.473 ; gain = 663.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1587.473 ; gain = 663.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |mem_blk_mem_gen_0_0 |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |mem_blk_mem_gen_0 |     1|
|2     |BUFG              |     3|
|3     |CARRY4            |    29|
|4     |LUT1              |    70|
|5     |LUT2              |    22|
|6     |LUT3              |    41|
|7     |LUT4              |    50|
|8     |LUT5              |    53|
|9     |LUT6              |   123|
|10    |MUXF7             |     1|
|11    |FDCE              |    63|
|12    |FDPE              |     3|
|13    |FDRE              |   134|
|14    |FDSE              |    12|
|15    |LDC               |     1|
|16    |IBUF              |     7|
|17    |OBUF              |     5|
|18    |OBUFT             |     7|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1587.473 ; gain = 663.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 1587.473 ; gain = 567.051
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 1587.473 ; gain = 663.258
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1587.473 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1587.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instance 

Synth Design complete | Checksum: c15314c3
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1587.473 ; gain = 1066.215
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1587.473 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/student/Documents/lab1/lab1.runs/synth_1/toplevel.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file toplevel_utilization_synth.rpt -pb toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 21 14:40:01 2025...
