# Router-1X3-Verification
The router accepts data packets on a single 8-bit port and routes them to one of the three output channels, channel0, channel1 and channel2.

Responsibilities:
Architected the block level structure for the design
Implemented RTL using Verilog HDL.
Architected the class based verification environment using SystemVerilog ➢ Verified the
RTL model using SystemVerilog.
Generated functional and code coverage for the RTL verification sign-off ➢ Synthesized
the design.

HVL: SystemVerilog
TB Methodology: UVM
EDA Tools: Synopsys – VCS / Siemens - Questasim.
