一、中文摘要： 
本計畫之目的在利用高頻量測及寬頻帶模型化技術，建構射頻積體電路模組化構裝設
計所需之各主被動元件寬頻模型。並將近一步將此主被動寬頻模型 IP 化及構裝基板設計流
程化。除了對於構裝基板之訊號整合(Signal Integrity, SI)及電源完整性(Power Integrity, PI)
研究奠定基礎之外，更希望本研究成果，能提供產業更具經爭力之研發與設計能量。 
 
二、計畫目的與緣由： 
半導體產業發展歷程中，不外乎市場趨勢與需求驅動先進技術研究發展，產業技術與
市場之發展趨勢中，高速寬頻點對點(point-to-point)甚至點對多點(point-to-multipoint)行動
通訊與資料傳輸需求，帶動個人用電腦整合行動通訊技術、消費性電子產品與車用電子零
件，形成所謂 4C (Computer, Communication, Consumer and Car)市場態勢；在系統產品
高度整合及微型化要求下，利用前端積體電路設計及製程技術為基礎的 SoC(System on 
Chip)技術，與 IC 後段封裝測試產業整合其各封裝技術的 SiP(System in Package)解決方
案已為產業研發與學界研究之重要課題。 
構裝領域最大的發展變革即是從傳統釘架 (Leadframe)構裝演變成多層式基板
(Substrate)構裝，以及 IC-基板之電氣連接形態由金線銲線(Wire-bonding)演變成錫球凸塊
(Bumping)。由圖一構裝發展趨勢可以發現，「構裝型態及基板選擇」與「基板線路設計」
此兩因素已成為整個產品設計發展甚至成功與否之重要關鍵。 
版研究之目的在於發展一事先經由設計、分析及驗證而建立之「設計 IP(Intellectual 
Property)」，並重覆使用電路區塊 (Bolck)，此一概念廣泛應用於 IC 設計與製造。研究發
展系統模組構裝基板及構裝模組射頻測試所需之「設計 IP」。藉由將構裝基板線路妥適切割
分類，經由實際量測、模擬及模型化之過程，建立相關設計 IP 並提供 IC 設計產業使用，
實現產品設計初期考量構裝影響，有效縮所產品設計週期及提生產品訊號品質。 
 
圖一：封裝架構演進與封裝基板發展年代演進圖(資料來源：Prismark) 
矩陣，稱為 meaLT _ 及 meaLT _2 ，圖四為此矩陣訊號流程示意圖。 
 
 
 
 
 
 
 
 
 
 
 
圖四： meathruT _ 、 meaLT _ 及 meaLT _2 矩陣訊號流程示意圖 
從訊號流程圖可知： 
rightLleftmeaL TTTT =_  ·························································································· (1.1) 
rightLLleftmeaL TTTTT =_2  
11111
_2
−−−−− =∴ leftLLrightmeaL TTTTT  ············································································· (1.2) 
從式(1.1)及式(1.2)可得 0=L 之 meathruT _ ： 
meaLmeaLmeaLrightLleftleftLLrightrightLleftrightleftmeathru TTTTTTTTTTTTTTTT _
1
_2_
1111
_
−−−−− ===  ······ (1.3) 
⎥⎥
⎥⎥
⎦
⎤
⎢⎢
⎢⎢
⎣
⎡
++−−−−⋅
−+++−+
==∴
21
21122211
21
21122211
0
21
21122211
0
21
21122211
2
)1)(1(
2
)1)(1(1
2
)1)(1(
2
)1)(1(
S
SSSS
S
SSSS
Z
S
SSSSZ
S
SSSS
TT rightleft
 ·· (1.4) 
上式即為探針下針點至微帶線起點間需 De-embedded 之基板線路效應。 
扣除 meathruT _ 可得傳輸線效應： 
( ) ( )
( ) ( ) ( ) ( )
2
2
_
)(
)()(
)(
BCAD
ADCBAACCABADCBCACCAD
BDDBABCDABBDDBCBCDAD
BCAD
AC
BD
ADCBACCA
BDDBBCDA
BCAD
AC
BD
DC
BA
BCAD
AC
BD
T
LLLLLLLL
LLLLLLLL
LLLL
LLLL
LL
LL
embeddeddeTL
−
⎟⎟⎠
⎞
⎜⎜⎝
⎛
+−⋅++−⋅−+−⋅−+−⋅
−⋅+−⋅−−⋅−−⋅
=
−
⎥⎦
⎤⎢⎣
⎡
−
−
⎥⎦
⎤⎢⎣
⎡
+−+−
−−
=
−
⎥⎦
⎤⎢⎣
⎡
−
−
⋅⎥⎦
⎤⎢⎣
⎡⋅−
⎥⎦
⎤⎢⎣
⎡
−
−
=
−
 ··· (1.5) 
 
[ ]opS [ ]opS1
a
2a
2b
1b
[ ]measS
⎥⎦
⎤⎢⎣
⎡
DC
BA 1−
⎥⎦
⎤⎢⎣
⎡
DC
BA
[ ]opS [ ]opS1
a
2a
2b
1b
[ ] LmeasS _
⎥⎦
⎤⎢⎣
⎡
DC
BA 1−
⎥⎦
⎤⎢⎣
⎡
DC
BA
LDC
BA
⎥⎦
⎤⎢⎣
⎡
Opening Opening
[ ]opS [ ]opS
Reference planes for DUT
1a
1b
[ ] LmeasS 2_
⎥⎦
⎤⎢⎣
⎡
DC
BA 1−
⎥⎦
⎤⎢⎣
⎡
DC
BA
LDC
BA
⎥⎦
⎤⎢⎣
⎡
LDC
BA
⎥⎦
⎤⎢⎣
⎡
2L
 
圖五：ADS 萃取程式之設定 
 
四、結論與討論： 
研究過程之中，首先對於探針下針位置對量測結果影響及驗證不同長度傳輸線
de-embedded 效果與實際比較，由圖六 de-embedded 前後結果可看出，可以有效去除不
需要之效應，得到真正所需之量測 Data。 
2 4 6 8 10 12 14 16 180 20
-100
-50
0
50
-150
100
freq, GHz
ph
as
e(
S
(3
,3
))
ph
as
e(
S
(5
,5
))
2 4 6 8 10 12 14 16 180 20
-1.5
-1.0
-0.5
-2.0
0.0
freq, GHz
dB
(S
(4
,3
))
dB
(S
(6
,5
))
2 4 6 8 10 12 14 16 180 20
-100
0
100
-200
200
freq, GHz
ph
as
e(
S
(4
,3
))
ph
as
e(
S
(6
,5
))
2 4 6 8 10 12 14 16 180 20
-60
-50
-40
-30
-20
-10
-70
0
freq, GHz
dB
(S
(3
,3
))
dB
(S
(5
,5
))
 
圖六：de-embedded 前後比較 
根據實際傳輸線 de-embedded 後真正效應，將發展之萃取理論配合 ADS 計算構裝材
料之材料參數隨頻率變化之曲線圖，由表一及圖七之計算結果，可將材料之特性完整正確
萃取。 
 
embedded 
De-embedded 
五、未來分析技術趨勢預測： 
SiP 系統級構裝技術因半導體電路高頻高速訊號傳輸及 SOC 而成為主
流。不可諱言的，在現今 IC 設計公司、半導體製造產業與封裝測試產業之間
因商業利益考量，尚無法垂直整合，產品微型化及系統性能最佳化效能有限，
對 SiP 及 SOC 發展而言是一大隱憂。  
掌握關鍵設計技術、強化研發能量與品牌形象為台灣產業未來向上提升，
創造高附加價值與利潤該走的路。對於系統化構裝設計而言，SOC 或多晶片
間高速高頻訊號藉由封裝載板傳遞後之訊號完整性分析，封裝載板各電源與接
地平面之電源供應系統因自然共振及高速訊號穿層激勵影響所帶來的瞬時切
換雜訊及解決方案，封裝微型化所面臨被動元件或晶片內埋問題，高集積高整
合構裝載板形成功能性基板後功能測試，系統化構裝功能測試驗證，材料、電、
熱與應力跨議題整合，設計人才培養與分析技術能力提升等等，亟待大家投入
心力解決。  
 
圖八：系統構裝分析流程 
 
參考文獻： 
[1] Deepak K. Ghodgaonkar, Vasundara V. Varadan and Vijay K. Varadan, “A Free-Space 
Method for Measurement of Dielectric Constant and Loss Tangents at Microwave 
Frequencies,”IEEE Trans. Instrum. Meas., vol.37, No.3, pp.789-793, 1989. 
[2] Chen Wang, “Determining Dielectric Constant and Loss tangent in FR4,” UMR EMC 
Laboratory Technical Report:TR00-1-041, Mar. 2000. 
可供推廣之研發成果資料表 
□ 可申請專利  5 可技術移轉                                      日期：96 年 12 月 7 日 
國科會補助計畫 
計畫名稱：射頻積體電路構裝設計之研究 
計畫主持人：吳松茂 
計畫編號：電磁學門領域： 
技術/創作名稱 被動元件高頻量測與建模技術流程 
發明人/創作人 吳松茂 
技術說明 
中文：設計構裝基板上之測試圖樣，量測高頻特性響應，並建立寬
頻帶材料參數模型。 
 
 
（100~500 字） 
英文：The method of material performance extracting for package 
substrate, like dielectric, loss tangent and effect dielectric 
constant. 
可利用之產業 
及 
可開發之產品 
可利用之產業：封裝、測試、PCB 以及基板製造商 
可開發之產品：BGA 封裝載板、測試載板、各式電路板 
技術特點 
利用不同長度傳輸線將量測造成之影響變異最小化，並發展萃取公
式以萃取構裝基板之介電係數及損耗因素隨頻率改變之特性。 
推廣及運用的價值 
1.利用材料參數隨頻率變化特性，增加先期電磁模擬於微波甚至毫
米波頻斷模擬之準確性。 
2.出構裝基板之外，PCB 及 Connector 等線路材料均可使用。 
※ 1.每項研發成果請填寫一式二份，一份隨成果報告送繳本會，一份送 貴單位
研發成果推廣單位（如技術移轉中心）。 
※ 2.本項研發成果若尚未申請專利，請勿揭露可申請專利之主要內容。 
※ 3.本表若不敷使用，請自行影印使用。 
Embedded Process and Characterization Analysis of Discrete 
Capacitor in Organic-Base Substrate 
Sung-Mao Wu 1, Endruw Jahja1, Jui-Wen Wang2, Zhi-Zhang Lai1, Wen-Kuan, Yeh1 
1. Department of Electrical Engineering, National University of Kaohsiung, Kaohsiung, Taiwan. 
Tel: 886-7-5919436, Fax: 886-7-5919374, E-mail: sungmao@nuk.edu.tw 
2. Business Promotion Department, ASE Electronics, Inc., Kaohsiung. 
Abstract 
One of serious issues of advance packages on radio 
frequency application is simultaneous switch noise (SSN). In 
this study, a novel integration process of capacitor embedded 
in organic substrate is presented, and the effect of reducing 
switching noise with and without discrete capacitor will be 
shows by simulation and measurement. 
 
1. Introduction 
The fast improvement of wireless communication today, 
demand for more light, thin, and small electronic product that 
can bring anywhere. That’s mean the design of the substrate to 
place a maximum number of passives is more complex. 
Capacitor played a major role to reduce simultaneous 
switching noise, SSN, in power deliver system of package. In 
this study, 0402 100nF capacitor is embedded in organic 
package substrate, dimension of substrate structure is as shown 
in figure 1. By embedding the capacitor in to the build up 
substrate has potential to get high electrical performance, area 
and cost saving, also improve the reliability of the solder 
mount. The electrical performances are measured by Vector 
Network analysis with high frequency probing system up to 3 
GHz, and simulation of the substrate structure using Ansoft 
HFSS. 
 
2. Embedded Process Flow 
Embedding discrete capacitor in organic package 
substrate to reduce SSN and compatible with traditional 
substrate process, we provide one advance fabrication flow in 
figure 2. In this flow, 450µm core layer of substrate material is 
baked first, and then perform core layer pattern by 
electroplating. At traditional process flow, all of core via is 
perform by plating through hole (PTH). Connect 0402 
capacitor and core copper layer by laser via is process 
characterization in this study. We put 0402 capacitor in core 
material, laser via drilling, and then up and down layers are 
laminated to perform complete substrate. Finally, all of the I/O 
pads are perform, solder-masker and Ni/Au plating steps are 
placed to prevent copper layer and I/O pads from oxidation. 
3. Experiment 
In this work, different kinds of test fixture are fabricated 
by embedded process flow, with and without discrete capacitor 
embedded. And all of these test fixtures are simulated using 
Ansoft HFSS and Agilent ADS. 2-port S-parameters were 
measured by Agilent 8722ES Vector Network Analyzer with 
Cascade RF probes and RF1 probe-station from 10MHz to 
3GHz, a standard SOLT calibrate were done to remove errors 
items caused by the measurement system.  
 
4. Results and Discussion 
Failure analysis process is used to inspect via connect 
performance between discrete capacitor and core layers, figure 
3 shows SEM picture of this cross-section, that shows the 
connect performance is very well.  
Main purpose of capacitor is to reduce switching noise, 
figure 4 shows the main structure of test fixture we used in this 
study. In this structure, two test point in one plane is designed 
to measure frequency response performance, with and without 
decoupling capacitor embedded in it, and to simulate by Ansoft 
HFSS. Measurement and simulation results are shown in figure 
5 without capacitor and figure 6 with capacitor. The 
measurement result comparison is showed in figure 7. By this 
results, we see that the better insertion loss (S21) bandwidth of 
capacitor embedded in substrate than substrate didn’t capacitor 
embedded in it. That is to say that better high speed and high 
frequency performance will be expected when capacitor 
embedded in substrate by this process. 
 
5. Conclusions 
In this paper, we present one integrated fabrication 
process of embedded discrete capacitor in organic substrate, 
and capacitor and copper plane connect performance is 
checked. Measurement and simulation of embedded capacitor 
in the substrate is presented in this paper. Capacitor embedded 
in substrate will save total area of passive components in 
substrate, improve design freedom of IC package architecture, 
and further the effective of power integrity solution. 
 
