3DRISC. 2004. FaStack 3D RISC super-8051 microcontroller. http://www.tachyonsemi.com/OtherICs/datasheets/TSCR8051Lx_1_5Web.pdf.
ARM11MPcore. 2004. ARM 11 MPcore. http://www.arm.com/products/CPUs/ARM11MPCoreMultiprocessor.html.
Banerjee, K., Souri, S. J., Kapur, P., and Saraswat, K. C. 2001. 3-D ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration. Proc. IEEE 89, 5 (May), 602--533.
Paul Barford , Mark Crovella, Generating representative Web workloads for network and server performance evaluation, Proceedings of the 1998 ACM SIGMETRICS joint international conference on Measurement and modeling of computer systems, p.151-160, June 22-26, 1998, Madison, Wisconsin, USA[doi>10.1145/277851.277897]
Nathan L. Binkert , Ronald G. Dreslinski , Lisa R. Hsu , Kevin T. Lim , Ali G. Saidi , Steven K. Reinhardt, The M5 Simulator: Modeling Networked Systems, IEEE Micro, v.26 n.4, p.52-60, July 2006[doi>10.1109/MM.2006.82]
Bryan Black , Murali Annavaram , Ned Brekelbaum , John DeVale , Lei Jiang , Gabriel H. Loh , Don McCaule , Pat Morrow , Donald W. Nelson , Daniel Pantuso , Paul Reed , Jeff Rupley , Sadasivan Shankar , John Shen , Clair Webb, Die Stacking (3D) Microarchitecture, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.469-479, December 09-13, 2006[doi>10.1109/MICRO.2006.18]
Bryan Black , Donald W. Nelson , Clair Webb , Nick Samra, 3D Processing Technology and Its Impact on iA32 Microprocessors, Proceedings of the IEEE International Conference on Computer Design, p.316-318, October 11-13, 2004
Bryant, R., Hawkes, J., Steiner, J., Barnes, J., and Higdon, J. 2004. Scaling Linux to the extreme from 64 to 512 processors. In the Linux Symposium.
Chiang, T.-Y., Souri, S. J., Chui, C. O., and Saraswat, K. C. 2001. Thermal analysis of heterogeneous 3-D ICs with various integration scenario. In IEDM Tech. Digest, 681--684.
Clark, L. T., Hoffman, E. J., Miller, J., Biyani, M., Liao, Y., Strazdus, S., Morrow, M., Verlarde, K. E., and Yarch, M. A. 2001. An embedded 32-b microprocessor core for low-power and high-performance applications. IEEE J. Solid State Circ. 36, 11 (Nov.), 1599--1608.
Congduc, E. L. 2004. Packet classification in the NIC for improved SMP-based Internet servers. In Proceedings of the International Conference on Networking.
W. Rhett Davis , John Wilson , Stephen Mick , Jian Xu , Hao Hua , Christopher Mineo , Ambarish M. Sule , Michael Steer , Paul D. Franzon, Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design & Test, v.22 n.6, p.498-510, November 2005[doi>10.1109/MDT.2005.136]
Flynn, M. J. and Hung, P. 2004. Computer architecture and technology: Some thoughts on the road ahead. In Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, 3--16.
Mrinmoy Ghosh , Hsien-Hsin S. Lee, Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.134-145, December 01-05, 2007[doi>10.1109/MICRO.2007.38]
Brent Goplen , Sachin Sapatnekar, Thermal via placement in 3D ICs, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA[doi>10.1145/1055137.1055171]
Gupta, S., Hilbert, M., Hong, S., and Patti, R. 2004. Techniques for producing 3D ICs with high-density interconnect. www.tezzaron.com/about/papers/ieee_vmic_2004_finalsecure.pdf.
Ho, R. and Horowitz, M. 2001. The future of wires. Proc. IEEE 89, 4 (Apr.).
Wei Huang , Mircea R. Stan , Kevin Skadron , Karthik Sankaranarayanan , Shougata Ghosh , Sivakumar Velusam, Compact thermal modeling for temperature-aware design, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996800]
ITRS 2005. ITRS roadmap. Tech. Rep.
Tae Ho Kgil , Trevor N. Mudge, Architecting energy efficient servers, University of Michigan, Ann Arbor, MI, 2007
Taeho Kgil , Trevor Mudge, FlashCache: a NAND flash memory file cache for low power web servers, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176774]
Taeho Kgil , David Roberts , Trevor Mudge, Improving NAND Flash Based Disk Caches, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.327-338, June 21-25, 2008[doi>10.1109/ISCA.2008.32]
Poonacha Kongetira , Kathirgamar Aingaran , Kunle Olukotun, Niagara: A 32-Way Multithreaded Sparc Processor, IEEE Micro, v.25 n.2, p.21-29, March 2005[doi>10.1109/MM.2005.35]
Koyanagi, M. 2005. Different approaches to 3D chips. http://asia.stanford.edu/events/Spring05/slides/051205-Koyanagi.pdf.
S. R. Kunkel , R. J. Eickemeyer , M. H. Lipasti , T. J. Mullins , B. O'Krafka , H. Rosenberg , S. P. VanderWiel , P. L. Vitale , L. D. Whitley, A performance methodology for commercial servers, IBM Journal of Research and Development, v.44 n.6, p.851-872, November 2000[doi>10.1147/rd.446.0851]
James Laudon, Performance/Watt: the new server focus, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105737]
Lee, K., Nakamura, T., Ono, T., Yamada, Y., Mizukusa, T., Hashimoto, H., Park, K., Kurino, H., and Koyanagi, M. 2000. Three-Dimensional shared memory fabricated using wafer stacking technology. In IEDM Tech. Digest, 165--168.
Kevin Lim , Parthasarathy Ranganathan , Jichuan Chang , Chandrakant Patel , Trevor Mudge , Steven Reinhardt, Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.315-326, June 21-25, 2008[doi>10.1109/ISCA.2008.37]
Gian Luca Loi , Banit Agrawal , Navin Srivastava , Sheng-Chih Lin , Timothy Sherwood , Kaustav Banerjee, A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147160]
LS3 2007. (LS)<sup>3</sup>-Libre streaming, Libre software, Libre standards an open multimedia streaming project. http://streaming.polito.it/.
Lu, J. 2005. Wafer-Level 3D hyper-integration technology platform. www.rpi.edu/~luj/RPI_3D_Research_0504.pdf.
MacGillivray, G. 2005. Process vs. density in DRAMs. http://www.eetasia.com/ARTICLES/2005SEP/B/2005SEP01_STOR_TA.pdf.
Maltz, D. A. and Bhagwat, P. 1998. TCP splicing for application layer proxy performance. Res. Rep. RC 21139, IBM. March.
Richard E. Matick , Stanley E. Schuster, Logic-based eDRAM: origins and rationale for use, IBM Journal of Research and Development, v.49 n.1, p.145-165, January 2005[doi>10.1147/rd.491.0145]
MicronDRAM 2008. The Micron system-power calculator. http://www.micron.com/support/part_info/powercalc.
Trevor Mudge, Power: A First-Class Architectural Design Constraint, Computer, v.34 n.4, p.52-58, April 2001[doi>10.1109/2.917539]
NetRAM. 2005. Evolution of network memory. http://www.jedex.org/images/pdf/jack_troung_samsung.pdf.
NSNIC 2001. National semiconductor DP83820 10 /100 /1000 Mb/s PCI ethernet network interface controller.
Ohsawa, T., Fujita, K., Hatsuda, K., Higashi, T., Shino, T., Minami, Y., Nakajima, H., Morikado, M., Inoh, K., Hamamoto, T., Watanabe, S., Fujii, S., and Furuyama, T. 2006. Design of a 128-Mb SOI DRAM Using the Floating Body Cell (FBC). IEEE J. Solid State Circ. 41, 1 (Jan).
OSDL. 2006. OSDL dataBase test suite. http://www.osdl.net/lab_activities/kernel_testing/osdl_database_test_suite/.
Arifur Rahman , Rafael Reif, System-level performance evaluation of three-dimensional integrated circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.8 n.6, p.671-678, Dec. 2000[doi>10.1109/92.902261]
Ricci, F., Clark, L. T., Beatty, T., Yu, W., Bashmakov, A., Demmons, S., Fox, E., Miller, J., Biyani, M., and Haigh, J. 2005. A 1.5GHz 90nm embedded microprocessor core. In Proceedings of the Symposium on VLSI Circuits.
RLDRAM. 2008. RLDRAMA memory. http://www.micron.com/products/dram/rldram/.
Schutz, J. and Webb, C. 2004. A scalable X86 CPU design for 90 nm process. In Proceedings of the International Solid-State Circuits Conference.
Shah, M., Barreh, J., Brooks, J., Golla, R., Grohoski, G., Gura, N., Hetherington, R., Jordan, P., Luttrell, M., Olson, C., Saha, B., Sheahan, D., Spracklen, L., and Wynn, A. 2007. UltraSPARC T2: A highly-threaded, power-efficient, SPARC SOC. In Asian Solid-State Circuirts Conference.
SPECWeb. 1999. SPECweb99 benchmark. http://www.spec.org/osg/web99/.
SPECWeb. 2005. SPECweb2005 benchmark. http://www.spec.org/web2005/.
Sun Fire T2000. 2008. Sun Fire T2000 server power calculator. http://www.sun.com/servers/coolthreads/t2000/calc/index.jsp.
Wendell, D., Lin, J., Kaushik, P., Seshadri, S., Wang, A., Sundararaman, V., Wang, P., McIntyre, H., Kim, S., Hsu, W., Park, H., Levinsky, G., Lu, J., Chirania, M., Heald, R., and Lazar, P. 2004. A 4MB on-chip l2 cache for a 90nm 1.6GHz 64b SPARC microprocessor. In Proceedings of the International Solid-State Circuits Conference.
Xue, L., Liu, C. C., Kim, H.-S., Kim, S., and Tiwari, S. 2003. Three-Dimensional integration: Technology, use, and issues for mixed-signal applications. IEEE Trans. Electron Devices 50, 601--609.
