Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Apr 18 16:08:32 2018
| Host         : DESKTOP-DQ6HFED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file UART_RX_timing_summary_routed.rpt -pb UART_RX_timing_summary_routed.pb -rpx UART_RX_timing_summary_routed.rpx -warn_on_violation
| Design       : UART_RX
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.196        0.000                      0                41571        0.051        0.000                      0                41571        4.500        0.000                       0                 18905  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.196        0.000                      0                41571        0.051        0.000                      0                41571        4.500        0.000                       0                 18905  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 r_RX_Byte_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[12][83]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.631ns  (logic 0.456ns (4.734%)  route 9.175ns (95.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       1.552     5.073    i_Clk_IBUF_BUFG
    SLICE_X13Y64         FDRE                                         r  r_RX_Byte_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  r_RX_Byte_reg[3]_rep__2/Q
                         net (fo=125, routed)         9.175    14.704    r_RX_Byte_reg[3]_rep__2_n_0
    SLICE_X54Y84         FDRE                                         r  ram_reg[12][83]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       1.436    14.777    i_Clk_IBUF_BUFG
    SLICE_X54Y84         FDRE                                         r  ram_reg[12][83]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X54Y84         FDRE (Setup_fdre_C_D)       -0.028    14.900    ram_reg[12][83]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                         -14.704    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (required time - arrival time)
  Source:                 r_RX_Byte_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[86][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.589ns  (logic 0.456ns (4.756%)  route 9.133ns (95.244%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       1.552     5.073    i_Clk_IBUF_BUFG
    SLICE_X13Y64         FDRE                                         r  r_RX_Byte_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  r_RX_Byte_reg[3]_rep__2/Q
                         net (fo=125, routed)         9.133    14.661    r_RX_Byte_reg[3]_rep__2_n_0
    SLICE_X57Y77         FDRE                                         r  ram_reg[86][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       1.429    14.770    i_Clk_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  ram_reg[86][19]/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X57Y77         FDRE (Setup_fdre_C_D)       -0.061    14.860    ram_reg[86][19]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -14.661    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 r_RX_Byte_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[12][43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 0.456ns (4.764%)  route 9.115ns (95.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       1.552     5.073    i_Clk_IBUF_BUFG
    SLICE_X13Y64         FDRE                                         r  r_RX_Byte_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  r_RX_Byte_reg[3]_rep__2/Q
                         net (fo=125, routed)         9.115    14.644    r_RX_Byte_reg[3]_rep__2_n_0
    SLICE_X57Y82         FDRE                                         r  ram_reg[12][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       1.435    14.776    i_Clk_IBUF_BUFG
    SLICE_X57Y82         FDRE                                         r  ram_reg[12][43]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X57Y82         FDRE (Setup_fdre_C_D)       -0.081    14.846    ram_reg[12][43]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -14.644    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 r_RX_Byte_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[104][43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.631ns  (logic 0.456ns (4.735%)  route 9.175ns (95.265%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       1.552     5.073    i_Clk_IBUF_BUFG
    SLICE_X13Y64         FDRE                                         r  r_RX_Byte_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  r_RX_Byte_reg[3]_rep__2/Q
                         net (fo=125, routed)         9.175    14.703    r_RX_Byte_reg[3]_rep__2_n_0
    SLICE_X58Y68         FDRE                                         r  ram_reg[104][43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       1.498    14.839    i_Clk_IBUF_BUFG
    SLICE_X58Y68         FDRE                                         r  ram_reg[104][43]/C
                         clock pessimism              0.187    15.026    
                         clock uncertainty           -0.035    14.990    
    SLICE_X58Y68         FDRE (Setup_fdre_C_D)       -0.081    14.909    ram_reg[104][43]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                         -14.703    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.240ns  (required time - arrival time)
  Source:                 r_RX_Byte_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[66][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.636ns  (logic 0.456ns (4.732%)  route 9.180ns (95.268%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       1.552     5.073    i_Clk_IBUF_BUFG
    SLICE_X13Y64         FDRE                                         r  r_RX_Byte_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  r_RX_Byte_reg[3]_rep__2/Q
                         net (fo=125, routed)         9.180    14.708    r_RX_Byte_reg[3]_rep__2_n_0
    SLICE_X60Y66         FDRE                                         r  ram_reg[66][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       1.501    14.842    i_Clk_IBUF_BUFG
    SLICE_X60Y66         FDRE                                         r  ram_reg[66][19]/C
                         clock pessimism              0.187    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X60Y66         FDRE (Setup_fdre_C_D)       -0.045    14.948    ram_reg[66][19]
  -------------------------------------------------------------------
                         required time                         14.948    
                         arrival time                         -14.708    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 r_RX_Byte_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[86][115]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.521ns  (logic 0.456ns (4.789%)  route 9.065ns (95.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       1.552     5.073    i_Clk_IBUF_BUFG
    SLICE_X13Y64         FDRE                                         r  r_RX_Byte_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  r_RX_Byte_reg[3]_rep__2/Q
                         net (fo=125, routed)         9.065    14.594    r_RX_Byte_reg[3]_rep__2_n_0
    SLICE_X49Y80         FDRE                                         r  ram_reg[86][115]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       1.430    14.771    i_Clk_IBUF_BUFG
    SLICE_X49Y80         FDRE                                         r  ram_reg[86][115]/C
                         clock pessimism              0.187    14.958    
                         clock uncertainty           -0.035    14.922    
    SLICE_X49Y80         FDRE (Setup_fdre_C_D)       -0.081    14.841    ram_reg[86][115]
  -------------------------------------------------------------------
                         required time                         14.841    
                         arrival time                         -14.594    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 r_RX_Byte_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[4][59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.528ns  (logic 0.456ns (4.786%)  route 9.072ns (95.214%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       1.552     5.073    i_Clk_IBUF_BUFG
    SLICE_X13Y64         FDRE                                         r  r_RX_Byte_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  r_RX_Byte_reg[3]_rep__2/Q
                         net (fo=125, routed)         9.072    14.601    r_RX_Byte_reg[3]_rep__2_n_0
    SLICE_X52Y86         FDRE                                         r  ram_reg[4][59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       1.437    14.778    i_Clk_IBUF_BUFG
    SLICE_X52Y86         FDRE                                         r  ram_reg[4][59]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X52Y86         FDRE (Setup_fdre_C_D)       -0.058    14.871    ram_reg[4][59]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -14.601    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 r_RX_Byte_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[45][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.540ns  (logic 0.478ns (5.010%)  route 9.062ns (94.990%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       1.550     5.071    i_Clk_IBUF_BUFG
    SLICE_X12Y65         FDRE                                         r  r_RX_Byte_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDRE (Prop_fdre_C_Q)         0.478     5.549 r  r_RX_Byte_reg[0]_rep__2/Q
                         net (fo=116, routed)         9.062    14.611    r_RX_Byte_reg[0]_rep__2_n_0
    SLICE_X40Y106        FDRE                                         r  ram_reg[45][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       1.609    14.950    i_Clk_IBUF_BUFG
    SLICE_X40Y106        FDRE                                         r  ram_reg[45][8]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X40Y106        FDRE (Setup_fdre_C_D)       -0.218    14.884    ram_reg[45][8]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                         -14.611    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 r_RX_Byte_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[71][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.521ns  (logic 0.456ns (4.789%)  route 9.065ns (95.211%))
  Logic Levels:           0  
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       1.552     5.073    i_Clk_IBUF_BUFG
    SLICE_X13Y64         FDRE                                         r  r_RX_Byte_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  r_RX_Byte_reg[3]_rep__2/Q
                         net (fo=125, routed)         9.065    14.594    r_RX_Byte_reg[3]_rep__2_n_0
    SLICE_X53Y98         FDRE                                         r  ram_reg[71][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       1.443    14.784    i_Clk_IBUF_BUFG
    SLICE_X53Y98         FDRE                                         r  ram_reg[71][11]/C
                         clock pessimism              0.187    14.971    
                         clock uncertainty           -0.035    14.935    
    SLICE_X53Y98         FDRE (Setup_fdre_C_D)       -0.067    14.868    ram_reg[71][11]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                         -14.594    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 r_RX_Byte_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[12][115]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.593ns  (logic 0.456ns (4.754%)  route 9.137ns (95.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       1.552     5.073    i_Clk_IBUF_BUFG
    SLICE_X13Y64         FDRE                                         r  r_RX_Byte_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y64         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  r_RX_Byte_reg[3]_rep__2/Q
                         net (fo=125, routed)         9.137    14.666    r_RX_Byte_reg[3]_rep__2_n_0
    SLICE_X60Y85         FDRE                                         r  ram_reg[12][115]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  i_Clk (IN)
                         net (fo=0)                   0.000    10.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       1.503    14.844    i_Clk_IBUF_BUFG
    SLICE_X60Y85         FDRE                                         r  ram_reg[12][115]/C
                         clock pessimism              0.187    15.031    
                         clock uncertainty           -0.035    14.995    
    SLICE_X60Y85         FDRE (Setup_fdre_C_D)       -0.045    14.950    ram_reg[12][115]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -14.666    
  -------------------------------------------------------------------
                         slack                                  0.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 final_count_reg[61][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_count_reg[61][8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.392ns (77.197%)  route 0.116ns (22.803%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       0.561     1.444    i_Clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  final_count_reg[61][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  final_count_reg[61][4]/Q
                         net (fo=2, routed)           0.115     1.700    data66[4]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.897 r  final_count_reg[61][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    final_count_reg[61][4]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.952 r  final_count_reg[61][8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    final_count_reg[61][8]_i_1_n_7
    SLICE_X35Y100        FDRE                                         r  final_count_reg[61][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       0.917     2.045    i_Clk_IBUF_BUFG
    SLICE_X35Y100        FDRE                                         r  final_count_reg[61][8]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    final_count_reg[61][8]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 final_count_reg[62][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_count_reg[62][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       0.561     1.444    i_Clk_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  final_count_reg[62][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  final_count_reg[62][6]/Q
                         net (fo=2, routed)           0.127     1.735    data65[6]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.891 r  final_count_reg[62][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    final_count_reg[62][4]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.931 r  final_count_reg[62][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    final_count_reg[62][8]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.984 r  final_count_reg[62][12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.984    final_count_reg[62][12]_i_1_n_7
    SLICE_X34Y100        FDRE                                         r  final_count_reg[62][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       0.917     2.045    i_Clk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  final_count_reg[62][12]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.930    final_count_reg[62][12]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 final_count_reg[61][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_count_reg[61][10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.403ns (77.680%)  route 0.116ns (22.320%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       0.561     1.444    i_Clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  final_count_reg[61][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  final_count_reg[61][4]/Q
                         net (fo=2, routed)           0.115     1.700    data66[4]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.897 r  final_count_reg[61][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    final_count_reg[61][4]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.963 r  final_count_reg[61][8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.963    final_count_reg[61][8]_i_1_n_5
    SLICE_X35Y100        FDRE                                         r  final_count_reg[61][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       0.917     2.045    i_Clk_IBUF_BUFG
    SLICE_X35Y100        FDRE                                         r  final_count_reg[61][10]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    final_count_reg[61][10]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 final_count_reg[62][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_count_reg[62][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       0.561     1.444    i_Clk_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  final_count_reg[62][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  final_count_reg[62][6]/Q
                         net (fo=2, routed)           0.127     1.735    data65[6]
    SLICE_X34Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.891 r  final_count_reg[62][4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.891    final_count_reg[62][4]_i_1_n_0
    SLICE_X34Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.931 r  final_count_reg[62][8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    final_count_reg[62][8]_i_1_n_0
    SLICE_X34Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.997 r  final_count_reg[62][12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.997    final_count_reg[62][12]_i_1_n_5
    SLICE_X34Y100        FDRE                                         r  final_count_reg[62][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       0.917     2.045    i_Clk_IBUF_BUFG
    SLICE_X34Y100        FDRE                                         r  final_count_reg[62][14]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.134     1.930    final_count_reg[62][14]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 final_count_reg[33][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_count_reg[33][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.371ns (66.662%)  route 0.186ns (33.338%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       0.562     1.445    i_Clk_IBUF_BUFG
    SLICE_X30Y99         FDRE                                         r  final_count_reg[33][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  final_count_reg[33][3]/Q
                         net (fo=2, routed)           0.185     1.794    data94[3]
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  final_count_reg[33][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.949    final_count_reg[33][0]_i_2_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.002 r  final_count_reg[33][4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.002    final_count_reg[33][4]_i_1_n_7
    SLICE_X30Y100        FDRE                                         r  final_count_reg[33][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       0.917     2.045    i_Clk_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  final_count_reg[33][4]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.930    final_count_reg[33][4]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 final_count_reg[33][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_count_reg[33][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.384ns (67.423%)  route 0.186ns (32.577%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       0.562     1.445    i_Clk_IBUF_BUFG
    SLICE_X30Y99         FDRE                                         r  final_count_reg[33][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  final_count_reg[33][3]/Q
                         net (fo=2, routed)           0.185     1.794    data94[3]
    SLICE_X30Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.948 r  final_count_reg[33][0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     1.949    final_count_reg[33][0]_i_2_n_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.015 r  final_count_reg[33][4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.015    final_count_reg[33][4]_i_1_n_5
    SLICE_X30Y100        FDRE                                         r  final_count_reg[33][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       0.917     2.045    i_Clk_IBUF_BUFG
    SLICE_X30Y100        FDRE                                         r  final_count_reg[33][6]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.134     1.930    final_count_reg[33][6]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 final_count_reg[61][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_count_reg[61][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.428ns (78.706%)  route 0.116ns (21.294%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       0.561     1.444    i_Clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  final_count_reg[61][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  final_count_reg[61][4]/Q
                         net (fo=2, routed)           0.115     1.700    data66[4]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.897 r  final_count_reg[61][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    final_count_reg[61][4]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.988 r  final_count_reg[61][8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.988    final_count_reg[61][8]_i_1_n_4
    SLICE_X35Y100        FDRE                                         r  final_count_reg[61][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       0.917     2.045    i_Clk_IBUF_BUFG
    SLICE_X35Y100        FDRE                                         r  final_count_reg[61][11]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    final_count_reg[61][11]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 final_count_reg[61][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_count_reg[61][9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.428ns (78.706%)  route 0.116ns (21.294%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       0.561     1.444    i_Clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  final_count_reg[61][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  final_count_reg[61][4]/Q
                         net (fo=2, routed)           0.115     1.700    data66[4]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.897 r  final_count_reg[61][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    final_count_reg[61][4]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.988 r  final_count_reg[61][8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.988    final_count_reg[61][8]_i_1_n_6
    SLICE_X35Y100        FDRE                                         r  final_count_reg[61][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       0.917     2.045    i_Clk_IBUF_BUFG
    SLICE_X35Y100        FDRE                                         r  final_count_reg[61][9]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    final_count_reg[61][9]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 r_RX_Byte_reg[3]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_reg[59][83]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.250%)  route 0.283ns (66.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       0.555     1.438    i_Clk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  r_RX_Byte_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  r_RX_Byte_reg[3]_rep__0/Q
                         net (fo=59, routed)          0.283     1.862    r_RX_Byte_reg[3]_rep__0_n_0
    SLICE_X36Y63         FDRE                                         r  ram_reg[59][83]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       0.824     1.952    i_Clk_IBUF_BUFG
    SLICE_X36Y63         FDRE                                         r  ram_reg[59][83]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X36Y63         FDRE (Hold_fdre_C_D)         0.070     1.773    ram_reg[59][83]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 final_count_reg[61][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            final_count_reg[61][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.431ns (78.823%)  route 0.116ns (21.177%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       0.561     1.444    i_Clk_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  final_count_reg[61][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  final_count_reg[61][4]/Q
                         net (fo=2, routed)           0.115     1.700    data66[4]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.897 r  final_count_reg[61][4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.898    final_count_reg[61][4]_i_1_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.937 r  final_count_reg[61][8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.937    final_count_reg[61][8]_i_1_n_0
    SLICE_X35Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.991 r  final_count_reg[61][12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.991    final_count_reg[61][12]_i_1_n_7
    SLICE_X35Y101        FDRE                                         r  final_count_reg[61][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_Clk (IN)
                         net (fo=0)                   0.000     0.000    i_Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    i_Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=18904, routed)       0.917     2.045    i_Clk_IBUF_BUFG
    SLICE_X35Y101        FDRE                                         r  final_count_reg[61][12]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X35Y101        FDRE (Hold_fdre_C_D)         0.105     1.901    final_count_reg[61][12]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.090    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  i_Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y92   final_count_reg[22][5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y92   final_count_reg[22][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y92   final_count_reg[22][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y93   final_count_reg[22][8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y93   final_count_reg[22][9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y90   final_count_reg[23][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y92   final_count_reg[23][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y92   final_count_reg[23][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y93   final_count_reg[23][12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y119  ram_reg[13][127]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y120  ram_reg[61][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y120  ram_reg[61][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y120  ram_reg[61][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y120  ram_reg[61][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y120  ram_reg[61][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y120  ram_reg[61][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y120  ram_reg[61][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y120  ram_reg[61][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X24Y121  ram_reg[47][100]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y93   final_count_reg[23][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y93   final_count_reg[23][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y85   final_count_reg[67][5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y85   final_count_reg[67][6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y85   final_count_reg[67][7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y86   final_count_reg[67][8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y86   final_count_reg[67][9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y83   final_count_reg[68][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y59   ram_reg[112][68]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y59   ram_reg[112][69]/C



