###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Thu Apr  7 22:15:59 2022
#  Design:            NextZ80
#  Command:           opt_design -pre_cts
###############################################################
Path 1: MET (8.955 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.845
            Slack:=          8.955
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.167    0.371  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.222   0.409    0.779  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3432/Q                              -      B->Q  F     NO2I1X1         1  0.622   0.095    0.875  
  CPU_REGS_regs_hi_n_12                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g7/Q       -      A->Q  F     OR2X1           1  0.154   0.171    1.045  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/D  -      D     F     DLLQX1          1  0.062   0.000    1.045  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 2: MET (8.968 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.832
            Slack:=          8.968
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.167    0.371  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.222   0.409    0.780  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3424/Q                              -      B->Q  F     NO2X1           1  0.622   0.082    0.862  
  CPU_REGS_regs_hi_n_32                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g7/Q       -      A->Q  F     OR2X1           1  0.140   0.170    1.032  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/D  -      D     F     DLLQX1          1  0.065   0.000    1.032  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 3: MET (8.969 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.831
            Slack:=          8.969
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.167    0.371  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.222   0.409    0.779  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3445/Q                              -      B->Q  F     NO2I1X1         1  0.622   0.088    0.867  
  CPU_REGS_regs_hi_n_24                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g7/Q       -      A->Q  F     OR2X1           1  0.147   0.164    1.031  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    1.031  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 4: MET (8.976 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.824
            Slack:=          8.976
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.167    0.371  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.222   0.407    0.778  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3426/Q                              -      B->Q  F     NO2X1           1  0.622   0.083    0.861  
  CPU_REGS_regs_hi_n_16                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g7/Q       -      A->Q  F     OR2X1           1  0.141   0.163    1.024  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    1.024  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 5: MET (8.979 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.821
            Slack:=          8.979
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.167    0.371  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.222   0.409    0.780  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3434/Q                              -      B->Q  F     NO2X1           1  0.622   0.073    0.853  
  CPU_REGS_regs_hi_n_28                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g7/Q       -      A->Q  F     OR2X1           1  0.132   0.168    1.021  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/D  -      D     F     DLLQX1          1  0.066   0.000    1.021  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 6: MET (8.985 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.815
            Slack:=          8.985
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.167    0.371  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.222   0.409    0.780  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3446/Q                              -      B->Q  F     NO2I1X1         1  0.622   0.072    0.852  
  CPU_REGS_regs_hi_n_36                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g7/Q       -      A->Q  F     OR2X1           1  0.131   0.163    1.015  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    1.015  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 7: MET (8.988 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.812
            Slack:=          8.988
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.167    0.371  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3479/Q                              -      C->Q  R     NA3X1           7  0.222   0.406    0.777  
  CPU_REGS_n_8730                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3441/Q                              -      B->Q  F     NO2X1           1  0.622   0.075    0.851  
  CPU_REGS_regs_hi_n_20                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g7/Q       -      A->Q  F     OR2X1           1  0.133   0.160    1.012  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    1.012  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 8: MET (9.069 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.731
            Slack:=          9.069
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.167    0.371  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.222   0.328    0.699  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3425/Q                              -      B->Q  F     NO2X1           1  0.469   0.077    0.776  
  CPU_REGS_regs_lo_n_32                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g7/Q       -      A->Q  F     OR2X1           1  0.116   0.155    0.931  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    0.931  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 9: MET (9.071 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.729
            Slack:=          9.071
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.167    0.371  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.222   0.328    0.699  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3447/Q                              -      B->Q  F     NO2I1X1         1  0.469   0.074    0.773  
  CPU_REGS_regs_lo_n_36                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g7/Q       -      A->Q  F     OR2X1           1  0.115   0.156    0.929  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    0.929  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 10: MET (9.073 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.727
            Slack:=          9.073
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.167    0.371  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.222   0.328    0.699  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3428/Q                              -      B->Q  F     NO2X1           1  0.469   0.074    0.773  
  CPU_REGS_regs_lo_n_16                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g7/Q       -      A->Q  F     OR2X1           1  0.113   0.154    0.927  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/D  -      D     F     DLLQX1          1  0.055   0.000    0.927  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 11: MET (9.073 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.727
            Slack:=          9.073
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.167    0.371  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.222   0.328    0.699  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3436/Q                              -      B->Q  F     NO2X1           1  0.469   0.072    0.771  
  CPU_REGS_regs_lo_n_28                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g7/Q       -      A->Q  F     OR2X1           1  0.112   0.155    0.927  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/D  -      D     F     DLLQX1          1  0.057   0.000    0.927  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 12: MET (9.073 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.727
            Slack:=          9.073
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.167    0.371  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.222   0.327    0.698  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3442/Q                              -      B->Q  F     NO2X1           1  0.469   0.075    0.773  
  CPU_REGS_regs_lo_n_20                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g7/Q       -      A->Q  F     OR2X1           1  0.114   0.154    0.927  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/D  -      D     F     DLLQX1          1  0.055   0.000    0.927  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 13: MET (9.074 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.726
            Slack:=          9.074
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.167    0.371  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.222   0.328    0.699  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3444/Q                              -      B->Q  F     NO2I1X1         1  0.469   0.073    0.772  
  CPU_REGS_regs_lo_n_24                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g7/Q       -      A->Q  F     OR2X1           1  0.114   0.154    0.926  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/D  -      D     F     DLLQX1          1  0.055   0.000    0.926  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 14: MET (9.079 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.721
            Slack:=          9.079
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                              -      A->Q  F     INX1            7  0.160   0.167    0.371  
  CPU_REGS_n_8835                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3476/Q                              -      C->Q  R     NA3X1           7  0.222   0.328    0.698  
  CPU_REGS_n_8721                               -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3433/Q                              -      B->Q  F     NO2I1X1         1  0.469   0.069    0.768  
  CPU_REGS_regs_lo_n_12                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g7/Q       -      A->Q  F     OR2X1           1  0.110   0.153    0.921  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/D  -      D     F     DLLQX1          1  0.055   0.000    0.921  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 15: MET (9.082 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.718
            Slack:=          9.082
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   F     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -      -     (net)          13      -       -        -  
  CPU_REGS_g3477/Q                              -      C->Q   R     NO3I1X1         6  0.160   0.458    0.661  
  CPU_REGS_n_8724                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3435/Q                              -      AN->Q  R     NO2I1X1         1  0.741   0.146    0.807  
  CPU_REGS_regs_hi_n_30                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g7/Q       -      A->Q   R     OR2X1           1  0.109   0.110    0.918  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/D  -      D      R     DLLQX1          1  0.065   0.000    0.918  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 16: MET (9.083 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.717
            Slack:=          9.083
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   F     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -      -     (net)          13      -       -        -  
  CPU_REGS_g3477/Q                              -      C->Q   R     NO3I1X1         6  0.160   0.458    0.661  
  CPU_REGS_n_8724                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3430/Q                              -      AN->Q  R     NO2I1X1         1  0.741   0.145    0.806  
  CPU_REGS_regs_hi_n_34                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g7/Q       -      A->Q   R     OR2X1           1  0.108   0.112    0.917  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/D  -      D      R     DLLQX1          1  0.067   0.000    0.917  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 17: MET (9.116 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST10/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.684
            Slack:=          9.116
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  WAIT                                  -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                                  -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                      -      A->Q  F     INX1            7  0.160   0.168    0.372  
  CPU_REGS_n_8835                       -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3396/Q                      -      B->Q  F     AND2X1          2  0.222   0.203    0.575  
  CPU_REGS_n_138                        -      -     -     (net)           2      -       -        -  
  CPU_REGS_g3387/Q                      -      C->Q  F     AO21X1          1  0.090   0.164    0.739  
  CPU_REGS_n_131                        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/g7/Q       -      A->Q  F     OR2X1           1  0.063   0.145    0.884  
  CPU_REGS_RC_CG_HIER_INST10/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    0.884  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                    -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                    -      -    -     (net)          75      -       -        -  
#---------------------------------------------------------------------------------------------------
Path 18: MET (9.119 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.681
            Slack:=          9.119
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3477/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.458    0.661  
  CPU_REGS_n_8724                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3448/Q                              -      B->Q  R     AND2X1          1  0.741   0.114    0.775  
  CPU_REGS_regs_hi_n_26                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g7/Q       -      A->Q  R     OR2X1           1  0.082   0.106    0.881  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/D  -      D     R     DLLQX1          1  0.064   0.000    0.881  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 19: MET (9.124 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.676
            Slack:=          9.124
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3477/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.458    0.661  
  CPU_REGS_n_8724                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3439/Q                              -      B->Q  R     AND2X1          1  0.741   0.107    0.768  
  CPU_REGS_regs_hi_n_14                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g7/Q       -      A->Q  R     OR2X1           1  0.072   0.108    0.876  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/D  -      D     R     DLLQX1          1  0.071   0.000    0.876  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 20: MET (9.133 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.667
            Slack:=          9.133
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3477/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.456    0.659  
  CPU_REGS_n_8724                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3440/Q                              -      B->Q  R     AND2X1          1  0.741   0.105    0.764  
  CPU_REGS_regs_hi_n_22                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g7/Q       -      A->Q  R     OR2X1           1  0.069   0.102    0.867  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/D  -      D     R     DLLQX1          1  0.062   0.000    0.867  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 21: MET (9.135 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.665
            Slack:=          9.135
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3477/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.457    0.660  
  CPU_REGS_n_8724                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3427/Q                              -      B->Q  R     AND2X1          1  0.741   0.105    0.765  
  CPU_REGS_regs_hi_n_18                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g7/Q       -      A->Q  R     OR2X1           1  0.069   0.100    0.865  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/D  -      D     R     DLLQX1          1  0.059   0.000    0.865  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 22: MET (9.186 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST4/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST4/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.614
            Slack:=          9.186
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)      13  0.160   0.002    0.202  
  WAIT                        -      -     -     (net)          13      -       -        -  
  g43415/Q                    -      A->Q  F     INX1            3  0.160   0.063    0.266  
  n_1003                      -      -     -     (net)           3      -       -        -  
  g43212/Q                    -      B->Q  F     AND2X1          2  0.072   0.155    0.421  
  n_941                       -      -     -     (net)           2      -       -        -  
  g13066/Q                    -      A->Q  R     INX1            1  0.080   0.042    0.463  
  n_74                        -      -     -     (net)           1      -       -        -  
  g13052/Q                    -      C->Q  F     ON21X1          2  0.047   0.062    0.524  
  n_964                       -      -     -     (net)           2      -       -        -  
  g13051/Q                    -      A->Q  F     OR2X1           1  0.088   0.149    0.674  
  n_962                       -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST4/g7/Q       -      A->Q  F     OR2X1           1  0.057   0.140    0.814  
  RC_CG_HIER_INST4/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST4/enl_reg/D  -      D     F     DLLQX1          1  0.054   0.000    0.814  
#-----------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  CLK                          -      CLK  F     (arrival)      75  0.000       -   10.000  
  RC_CG_HIER_INST4/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                          -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------
Path 23: MET (9.233 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.567
            Slack:=          9.233
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   F     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -      -     (net)          13      -       -        -  
  CPU_REGS_g3478/Q                              -      C->Q   R     NO3I1X1         6  0.160   0.316    0.519  
  CPU_REGS_n_8727                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3431/Q                              -      AN->Q  R     NO2I1X1         1  0.491   0.139    0.658  
  CPU_REGS_regs_lo_n_34                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g7/Q       -      A->Q   R     OR2X1           1  0.102   0.109    0.767  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/D  -      D      R     DLLQX1          1  0.064   0.000    0.767  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 24: MET (9.233 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.567
            Slack:=          9.233
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT   F     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -      -     (net)          13      -       -        -  
  CPU_REGS_g3478/Q                              -      C->Q   R     NO3I1X1         6  0.160   0.316    0.519  
  CPU_REGS_n_8727                               -      -      -     (net)           6      -       -        -  
  CPU_REGS_g3437/Q                              -      AN->Q  R     NO2I1X1         1  0.491   0.141    0.660  
  CPU_REGS_regs_lo_n_30                         -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g7/Q       -      A->Q   R     OR2X1           1  0.104   0.107    0.767  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/n_0        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/D  -      D      R     DLLQX1          1  0.060   0.000    0.767  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 25: MET (9.258 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.542
            Slack:=          9.258
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3478/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.315    0.519  
  CPU_REGS_n_8727                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3443/Q                              -      B->Q  R     AND2X1          1  0.491   0.114    0.632  
  CPU_REGS_regs_lo_n_22                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g7/Q       -      A->Q  R     OR2X1           1  0.071   0.110    0.742  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/D  -      D     R     DLLQX1          1  0.074   0.000    0.742  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 26: MET (9.266 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.534
            Slack:=          9.266
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3478/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.316    0.519  
  CPU_REGS_n_8727                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3429/Q                              -      B->Q  R     AND2X1          1  0.491   0.109    0.628  
  CPU_REGS_regs_lo_n_18                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g7/Q       -      A->Q  R     OR2X1           1  0.064   0.106    0.734  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/D  -      D     R     DLLQX1          1  0.070   0.000    0.734  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 27: MET (9.266 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.534
            Slack:=          9.266
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3478/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.316    0.519  
  CPU_REGS_n_8727                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3449/Q                              -      B->Q  R     AND2X1          1  0.491   0.112    0.631  
  CPU_REGS_regs_lo_n_26                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g7/Q       -      A->Q  R     OR2X1           1  0.069   0.103    0.734  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/D  -      D     R     DLLQX1          1  0.064   0.000    0.734  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 28: MET (9.270 ns) Latch Borrowed Time Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.530
            Slack:=          9.270
     Timing Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  WAIT                                          -      WAIT  F     (arrival)      13  0.160   0.003    0.203  
  WAIT                                          -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3478/Q                              -      C->Q  R     NO3I1X1         6  0.160   0.316    0.519  
  CPU_REGS_n_8727                               -      -     -     (net)           6      -       -        -  
  CPU_REGS_g3438/Q                              -      B->Q  R     AND2X1          1  0.491   0.110    0.629  
  CPU_REGS_regs_lo_n_14                         -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g7/Q       -      A->Q  R     OR2X1           1  0.065   0.101    0.730  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/D  -      D     R     DLLQX1          1  0.062   0.000    0.730  
#-----------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                      (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------
  CLK                                            -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                            -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------------------------
Path 29: MET (9.286 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST9/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.514
            Slack:=          9.286
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                                 -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                     -      A->Q  F     INX1            7  0.160   0.169    0.372  
  CPU_REGS_n_8835                      -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3471/Q                     -      C->Q  F     AND3X1          1  0.222   0.196    0.568  
  CPU_REGS_n_151                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g7/Q       -      A->Q  F     OR2X1           1  0.059   0.146    0.714  
  CPU_REGS_RC_CG_HIER_INST9/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/D  -      D     F     DLLQX1          1  0.060   0.000    0.714  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  CLK                                   -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                   -      -    -     (net)          75      -       -        -  
#--------------------------------------------------------------------------------------------------
Path 30: MET (9.320 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST6/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.480
            Slack:=          9.320
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                                 -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                     -      A->Q  F     INX1            7  0.160   0.168    0.372  
  CPU_REGS_n_8835                      -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3491/Q                     -      B->Q  F     AND2X1          1  0.222   0.168    0.540  
  CPU_REGS_n_126                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/g7/Q       -      A->Q  F     OR2X1           1  0.049   0.140    0.680  
  CPU_REGS_RC_CG_HIER_INST6/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    0.680  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  CLK                                   -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                   -      -    -     (net)          75      -       -        -  
#--------------------------------------------------------------------------------------------------
Path 31: MET (9.321 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST5/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.479
            Slack:=          9.321
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)      13  0.160   0.003    0.203  
  WAIT                                 -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q                     -      A->Q  F     INX1            7  0.160   0.168    0.372  
  CPU_REGS_n_8835                      -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3492/Q                     -      B->Q  F     AND2X1          1  0.222   0.166    0.538  
  CPU_REGS_n_125                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/g7/Q       -      A->Q  F     OR2X1           1  0.046   0.141    0.679  
  CPU_REGS_RC_CG_HIER_INST5/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    0.679  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  CLK                                   -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                   -      -    -     (net)          75      -       -        -  
#--------------------------------------------------------------------------------------------------
Path 32: MET (9.327 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST3/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST3/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.473
            Slack:=          9.327
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)      13  0.160   0.002    0.202  
  WAIT                        -      -     -     (net)          13      -       -        -  
  g43415/Q                    -      A->Q  F     INX1            3  0.160   0.063    0.266  
  n_1003                      -      -     -     (net)           3      -       -        -  
  g43212/Q                    -      B->Q  F     AND2X1          2  0.072   0.155    0.421  
  n_941                       -      -     -     (net)           2      -       -        -  
  g13066/Q                    -      A->Q  R     INX1            1  0.080   0.042    0.463  
  n_74                        -      -     -     (net)           1      -       -        -  
  g13052/Q                    -      C->Q  F     ON21X1          2  0.047   0.062    0.524  
  n_964                       -      -     -     (net)           2      -       -        -  
  RC_CG_HIER_INST3/g7/Q       -      A->Q  F     OR2X1           1  0.088   0.149    0.673  
  RC_CG_HIER_INST3/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST3/enl_reg/D  -      D     F     DLLQX1          1  0.056   0.000    0.673  
#-----------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  CLK                          -      CLK  F     (arrival)      75  0.000       -   10.000  
  RC_CG_HIER_INST3/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                          -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------
Path 33: MET (9.483 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST2/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST2/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.317
            Slack:=          9.483
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)      13  0.160   0.002    0.202  
  WAIT                        -      -     -     (net)          13      -       -        -  
  g43415/Q                    -      A->Q  F     INX1            3  0.160   0.063    0.266  
  n_1003                      -      -     -     (net)           3      -       -        -  
  g42551/Q                    -      C->Q  F     OA21X1          1  0.072   0.106    0.371  
  n_963                       -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST2/g7/Q       -      A->Q  F     OR2X1           1  0.062   0.146    0.517  
  RC_CG_HIER_INST2/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST2/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    0.517  
#-----------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  CLK                          -      CLK  F     (arrival)      75  0.000       -   10.000  
  RC_CG_HIER_INST2/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                          -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------
Path 34: MET (9.538 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_RC_CG_HIER_INST7/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.262
            Slack:=          9.538
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  F     (arrival)      13  0.160   0.005    0.205  
  WAIT                                 -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3470/Q                     -      C->Q  R     NO3I1X1         1  0.160   0.136    0.341  
  CPU_REGS_n_143                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g7/Q       -      A->Q  R     OR2X1           1  0.194   0.121    0.462  
  CPU_REGS_RC_CG_HIER_INST7/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/D  -      D     R     DLLQX1          1  0.067   0.000    0.462  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  CLK                                   -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                   -      -    -     (net)          75      -       -        -  
#--------------------------------------------------------------------------------------------------
Path 35: MET (9.587 ns) Latch Borrowed Time Check with Pin RC_CG_HIER_INST1/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) RC_CG_HIER_INST1/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.213
            Slack:=          9.587
     Timing Path:

#-----------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  WAIT                        -      WAIT  R     (arrival)      13  0.160   0.002    0.203  
  WAIT                        -      -     -     (net)          13      -       -        -  
  g43415/Q                    -      A->Q  F     INX1            3  0.160   0.063    0.266  
  n_1003                      -      -     -     (net)           3      -       -        -  
  RC_CG_HIER_INST1/g7/Q       -      A->Q  F     OR2X1           1  0.072   0.147    0.413  
  RC_CG_HIER_INST1/n_0        -      -     -     (net)           1      -       -        -  
  RC_CG_HIER_INST1/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    0.413  
#-----------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  CLK                          -      CLK  F     (arrival)      75  0.000       -   10.000  
  RC_CG_HIER_INST1/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                          -      -    -     (net)          75      -       -        -  
#-----------------------------------------------------------------------------------------
Path 36: MET (9.595 ns) Latch Borrowed Time Check with Pin CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN->D 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST8/enl_reg/D
            Clock:(F) CLK
 
                           Capture             Launch
       Clock Edge:+         10.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         10.000              0.000
 
    Time Borrowed:+          0.000
    Required Time:=         10.000
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.205
            Slack:=          9.595
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  WAIT                                 -      WAIT  R     (arrival)      13  0.160   0.005    0.205  
  WAIT                                 -      -     -     (net)          13      -       -        -  
  CPU_REGS_g1003/Q                     -      B->Q  F     NO2I1X1         1  0.160   0.056    0.261  
  CPU_REGS_n_152                       -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/g7/Q       -      A->Q  F     OR2X1           1  0.061   0.144    0.405  
  CPU_REGS_RC_CG_HIER_INST8/n_0        -      -     -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/D  -      D     F     DLLQX1          1  0.058   0.000    0.405  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  CLK                                   -      CLK  F     (arrival)      75  0.000       -   10.000  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN  -      -    F     DLLQX1         75  0.000   0.000   10.000  
  CLK                                   -      -    -     (net)          75      -       -        -  
#--------------------------------------------------------------------------------------------------
Path 37: MET (18.910 ns) Setup Check with Pin FNMI_reg/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(R) WAIT
            Clock:(R) CLK
         Endpoint:(R) FNMI_reg/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000              0.000
 
            Setup:-          0.422
    Required Time:=         19.578
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.467
            Slack:=         18.910
     Timing Path:

#---------------------------------------------------------------------------
# Timing Point  Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                      (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------
  WAIT          -      WAIT  R     (arrival)      13  0.160   0.002    0.203  
  WAIT          -      -     -     (net)          13      -       -        -  
  g43415/Q      -      A->Q  F     INX1            3  0.160   0.063    0.266  
  n_1003        -      -     -     (net)           3      -       -        -  
  g43212/Q      -      B->Q  F     AND2X1          2  0.072   0.155    0.421  
  n_941         -      -     -     (net)           2      -       -        -  
  g13850/Q      -      B->Q  R     NO2X1           1  0.080   0.080    0.501  
  n_22          -      -     -     (net)           1      -       -        -  
  g13839/Q      -      A->Q  F     NO2X1           1  0.096   0.045    0.546  
  n_30          -      -     -     (net)           1      -       -        -  
  g13814/Q      -      D->Q  R     AN31X1          1  0.062   0.121    0.667  
  n_46          -      -     -     (net)           1      -       -        -  
  FNMI_reg/SE   -      SE    R     SDFRQX0         1  0.180   0.000    0.667  
#---------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)      75  0.000   0.000   20.000  
  CLK                     -      -     -     (net)          75      -       -        -  
  RC_CG_HIER_INST1/g12/Q  -      A->Q  R     AND2X1         18  0.000   0.000   20.000  
  rc_gclk                 -      -     -     (net)          18      -       -        -  
  FNMI_reg/C              -      C     R     SDFRQX0        18  0.000   0.000   20.000  
#-------------------------------------------------------------------------------------
Path 38: MET (18.940 ns) Setup Check with Pin CPU_REGS_r_reg[7]/C->SE 
             View:default_emulate_view
            Group:default
       Startpoint:(F) WAIT
            Clock:(R) CLK
         Endpoint:(R) CPU_REGS_r_reg[7]/SE
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000              0.000
 
            Setup:-          0.511
    Required Time:=         19.489
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.350
            Slack:=         18.940
     Timing Path:

#-----------------------------------------------------------------------------------
# Timing Point          Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  WAIT                  -      WAIT  F     (arrival)      13  0.160   0.003    0.203  
  WAIT                  -      -     -     (net)          13      -       -        -  
  CPU_REGS_g3510/Q      -      A->Q  R     INX1            7  0.160   0.185    0.389  
  CPU_REGS_n_8835       -      -     -     (net)           7      -       -        -  
  CPU_REGS_g3396/Q      -      B->Q  R     AND2X1          2  0.261   0.161    0.550  
  CPU_REGS_n_138        -      -     -     (net)           2      -       -        -  
  CPU_REGS_r_reg[7]/SE  -      SE    R     SDFRQX1         2  0.153   0.000    0.550  
#-----------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------
# Timing Point         Flags  Arc  Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                            (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------
  CLK                  -      CLK  R     (arrival)      75  0.000       -   20.000  
  CPU_REGS_r_reg[7]/C  -      -    R     SDFRQX1        75  0.000   0.000   20.000  
  CLK                  -      -    -     (net)          75      -       -        -  
#---------------------------------------------------------------------------------
Path 39: MET (19.052 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[8][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[2]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[8][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000              0.000
 
            Setup:-          0.180
    Required Time:=         19.820
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.567
            Slack:=         19.052
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  F     (arrival)       3  0.160   0.001    0.201  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   F     AND2X1          2  0.160   0.181    0.382  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   F     AO21X1         13  0.083   0.386    0.767  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[8][2]/D  -      D      F     DFRQX1         13  0.367   0.006    0.767  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.000   0.000   20.000  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/Q  -      A->Q  R     AND2X1          8  0.000   0.000   20.000  
  CPU_REGS_regs_lo_rc_gclk_2151             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[8][2]/C         -      C     R     DFRQX1          8  0.000   0.000   20.000  
#-------------------------------------------------------------------------------------------------------
Path 40: MET (19.052 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[12][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[2]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[12][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000              0.000
 
            Setup:-          0.180
    Required Time:=         19.820
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.567
            Slack:=         19.052
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[2]                               -      DI[2]  F     (arrival)       3  0.160   0.001    0.201  
  DI[2]                               -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                    -      B->Q   F     AND2X1          2  0.160   0.181    0.382  
  CPU_REGS_n_5277                     -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                    -      C->Q   F     AO21X1         13  0.083   0.386    0.767  
  CPU_REGS_n_5226                     -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[12][2]/D  -      D      F     DFRQX1         13  0.367   0.006    0.767  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.000   0.000   20.000  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/Q  -      A->Q  R     AND2X1          8  0.000   0.000   20.000  
  CPU_REGS_regs_lo_rc_gclk_2131             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[12][2]/C        -      C     R     DFRQX1          8  0.000   0.000   20.000  
#-------------------------------------------------------------------------------------------------------
Path 41: MET (19.052 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[6][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[2]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[6][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000              0.000
 
            Setup:-          0.180
    Required Time:=         19.820
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.567
            Slack:=         19.052
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  F     (arrival)       3  0.160   0.001    0.201  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   F     AND2X1          2  0.160   0.181    0.382  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   F     AO21X1         13  0.083   0.386    0.767  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[6][2]/D  -      D      F     DFRQX1         13  0.367   0.006    0.767  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.000   0.000   20.000  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/Q  -      A->Q  R     AND2X1          8  0.000   0.000   20.000  
  CPU_REGS_regs_lo_rc_gclk_2143             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[6][2]/C         -      C     R     DFRQX1          8  0.000   0.000   20.000  
#-------------------------------------------------------------------------------------------------------
Path 42: MET (19.052 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[10][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[2]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[10][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000              0.000
 
            Setup:-          0.180
    Required Time:=         19.820
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.567
            Slack:=         19.052
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[2]                               -      DI[2]  F     (arrival)       3  0.160   0.001    0.201  
  DI[2]                               -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                    -      B->Q   F     AND2X1          2  0.160   0.181    0.382  
  CPU_REGS_n_5277                     -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                    -      C->Q   F     AO21X1         13  0.083   0.386    0.767  
  CPU_REGS_n_5226                     -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[10][2]/D  -      D      F     DFRQX1         13  0.367   0.006    0.767  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.000   0.000   20.000  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/Q  -      A->Q  R     AND2X1          8  0.000   0.000   20.000  
  CPU_REGS_regs_lo_rc_gclk_2129             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[10][2]/C        -      C     R     DFRQX1          8  0.000   0.000   20.000  
#-------------------------------------------------------------------------------------------------------
Path 43: MET (19.053 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[2][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[2]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[2][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000              0.000
 
            Setup:-          0.180
    Required Time:=         19.820
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.567
            Slack:=         19.053
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  F     (arrival)       3  0.160   0.001    0.201  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   F     AND2X1          2  0.160   0.181    0.382  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   F     AO21X1         13  0.083   0.386    0.767  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[2][2]/D  -      D      F     DFRQX1         13  0.367   0.006    0.767  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.000   0.000   20.000  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/Q  -      A->Q  R     AND2X1          8  0.000   0.000   20.000  
  CPU_REGS_regs_lo_rc_gclk_2133             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[2][2]/C         -      C     R     DFRQX1          8  0.000   0.000   20.000  
#-------------------------------------------------------------------------------------------------------
Path 44: MET (19.053 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[11][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[2]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[11][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000              0.000
 
            Setup:-          0.180
    Required Time:=         19.820
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.567
            Slack:=         19.053
     Timing Path:

#--------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  DI[2]                               -      DI[2]  F     (arrival)       3  0.160   0.001    0.201  
  DI[2]                               -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                    -      B->Q   F     AND2X1          2  0.160   0.181    0.382  
  CPU_REGS_n_5277                     -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                    -      C->Q   F     AO21X1         13  0.083   0.385    0.767  
  CPU_REGS_n_5226                     -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[11][2]/D  -      D      F     DFRQX1         13  0.367   0.006    0.767  
#--------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.000   0.000   20.000  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/Q  -      A->Q  R     AND2X1          8  0.000   0.000   20.000  
  CPU_REGS_regs_lo_rc_gclk_2145             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[11][2]/C        -      C     R     DFRQX1          8  0.000   0.000   20.000  
#-------------------------------------------------------------------------------------------------------
Path 45: MET (19.053 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[3][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[2]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[3][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000              0.000
 
            Setup:-          0.180
    Required Time:=         19.820
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.567
            Slack:=         19.053
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  F     (arrival)       3  0.160   0.001    0.201  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   F     AND2X1          2  0.160   0.181    0.382  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   F     AO21X1         13  0.083   0.385    0.767  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[3][2]/D  -      D      F     DFRQX1         13  0.367   0.006    0.767  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.000   0.000   20.000  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/Q  -      A->Q  R     AND2X1          8  0.000   0.000   20.000  
  CPU_REGS_regs_lo_rc_gclk_2135             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[3][2]/C         -      C     R     DFRQX1          8  0.000   0.000   20.000  
#-------------------------------------------------------------------------------------------------------
Path 46: MET (19.053 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[5][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[2]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[5][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000              0.000
 
            Setup:-          0.180
    Required Time:=         19.820
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.567
            Slack:=         19.053
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  F     (arrival)       3  0.160   0.001    0.201  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   F     AND2X1          2  0.160   0.181    0.382  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   F     AO21X1         13  0.083   0.385    0.767  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[5][2]/D  -      D      F     DFRQX1         13  0.367   0.006    0.767  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.000   0.000   20.000  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/Q  -      A->Q  R     AND2X1          8  0.000   0.000   20.000  
  CPU_REGS_regs_lo_rc_gclk_2141             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[5][2]/C         -      C     R     DFRQX1          8  0.000   0.000   20.000  
#-------------------------------------------------------------------------------------------------------
Path 47: MET (19.053 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[7][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[2]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[7][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000              0.000
 
            Setup:-          0.180
    Required Time:=         19.820
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.567
            Slack:=         19.053
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  F     (arrival)       3  0.160   0.001    0.201  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   F     AND2X1          2  0.160   0.181    0.382  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   F     AO21X1         13  0.083   0.385    0.767  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[7][2]/D  -      D      F     DFRQX1         13  0.367   0.006    0.767  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.000   0.000   20.000  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/Q  -      A->Q  R     AND2X1          8  0.000   0.000   20.000  
  CPU_REGS_regs_lo_rc_gclk_2149             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[7][2]/C         -      C     R     DFRQX1          8  0.000   0.000   20.000  
#-------------------------------------------------------------------------------------------------------
Path 48: MET (19.053 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[0][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[2]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[0][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000              0.000
 
            Setup:-          0.180
    Required Time:=         19.820
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.567
            Slack:=         19.053
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  F     (arrival)       3  0.160   0.001    0.201  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   F     AND2X1          2  0.160   0.181    0.382  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   F     AO21X1         13  0.083   0.385    0.767  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[0][2]/D  -      D      F     DFRQX1         13  0.367   0.006    0.767  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.000   0.000   20.000  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/Q  -      A->Q  R     AND2X1          8  0.000   0.000   20.000  
  CPU_REGS_regs_lo_rc_gclk                  -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[0][2]/C         -      C     R     DFRQX1          8  0.000   0.000   20.000  
#-------------------------------------------------------------------------------------------------------
Path 49: MET (19.053 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[9][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[2]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[9][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000              0.000
 
            Setup:-          0.180
    Required Time:=         19.820
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.567
            Slack:=         19.053
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  F     (arrival)       3  0.160   0.001    0.201  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   F     AND2X1          2  0.160   0.181    0.382  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   F     AO21X1         13  0.083   0.385    0.767  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[9][2]/D  -      D      F     DFRQX1         13  0.367   0.005    0.767  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.000   0.000   20.000  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/Q  -      A->Q  R     AND2X1          8  0.000   0.000   20.000  
  CPU_REGS_regs_lo_rc_gclk_2153             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[9][2]/C         -      C     R     DFRQX1          8  0.000   0.000   20.000  
#-------------------------------------------------------------------------------------------------------
Path 50: MET (19.053 ns) Setup Check with Pin CPU_REGS_regs_lo_data_reg[4][2]/C->D 
             View:default_emulate_view
            Group:default
       Startpoint:(F) DI[2]
            Clock:(R) CLK
         Endpoint:(F) CPU_REGS_regs_lo_data_reg[4][2]/D
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000              0.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.000 (I)          0.000 (I)
          Arrival:=         20.000              0.000
 
            Setup:-          0.180
    Required Time:=         19.820
     Launch Clock:-          0.000
      Input Delay:-          0.200
        Data Path:-          0.566
            Slack:=         19.053
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  DI[2]                              -      DI[2]  F     (arrival)       3  0.160   0.001    0.201  
  DI[2]                              -      -      -     (net)           3      -       -        -  
  CPU_REGS_g1779/Q                   -      B->Q   F     AND2X1          2  0.160   0.181    0.382  
  CPU_REGS_n_5277                    -      -      -     (net)           2      -       -        -  
  CPU_REGS_g1750/Q                   -      C->Q   F     AO21X1         13  0.083   0.385    0.766  
  CPU_REGS_n_5226                    -      -      -     (net)          13      -       -        -  
  CPU_REGS_regs_lo_data_reg[4][2]/D  -      D      F     DFRQX1         13  0.367   0.005    0.766  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)      75  0.000   0.000   20.000  
  CLK                                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/Q  -      A->Q  R     AND2X1          8  0.000   0.000   20.000  
  CPU_REGS_regs_lo_rc_gclk_2139             -      -     -     (net)           8      -       -        -  
  CPU_REGS_regs_lo_data_reg[4][2]/C         -      C     R     DFRQX1          8  0.000   0.000   20.000  
#-------------------------------------------------------------------------------------------------------

