\doxysection{Max\+OS\+::hardwarecommunication\+::Base\+Address\+Register Class Reference}
\hypertarget{classMaxOS_1_1hardwarecommunication_1_1BaseAddressRegister}{}\label{classMaxOS_1_1hardwarecommunication_1_1BaseAddressRegister}\index{MaxOS::hardwarecommunication::BaseAddressRegister@{MaxOS::hardwarecommunication::BaseAddressRegister}}


Used to store the base address register.  




{\ttfamily \#include $<$pci.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
bool \mbox{\hyperlink{classMaxOS_1_1hardwarecommunication_1_1BaseAddressRegister_a34586c9a964f1b16520661a4396fba6f}{pre\+\_\+fetchable}}
\begin{DoxyCompactList}\small\item\em Reading from this address wont change the state of the device and data can be cached by the CPU. \end{DoxyCompactList}\item 
uint8\+\_\+t \texorpdfstring{$\ast$}{*} \mbox{\hyperlink{classMaxOS_1_1hardwarecommunication_1_1BaseAddressRegister_a7ef7f325d5cb5dc23f44fde767e5db24}{address}}
\begin{DoxyCompactList}\small\item\em The address of the device (IO port or memory address, can be 32 or 64 bit) \end{DoxyCompactList}\item 
uint32\+\_\+t \mbox{\hyperlink{classMaxOS_1_1hardwarecommunication_1_1BaseAddressRegister_a54469d2a111caa646297c0aec44b419d}{size}}
\item 
\mbox{\hyperlink{pci_8h_afc5ea080a9107e056194cc643a761608}{Base\+Address\+Register\+Type}} \mbox{\hyperlink{classMaxOS_1_1hardwarecommunication_1_1BaseAddressRegister_aa170a347420c72b96c5f94904fdc513d}{type}}
\begin{DoxyCompactList}\small\item\em Where to access the device. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Used to store the base address register. 

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000025}{Todo}}]Should be a struct \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{pci_8h_source_l00039}{39}} of file \mbox{\hyperlink{pci_8h_source}{pci.\+h}}.



\doxysubsection{Member Data Documentation}
\Hypertarget{classMaxOS_1_1hardwarecommunication_1_1BaseAddressRegister_a7ef7f325d5cb5dc23f44fde767e5db24}\label{classMaxOS_1_1hardwarecommunication_1_1BaseAddressRegister_a7ef7f325d5cb5dc23f44fde767e5db24} 
\index{MaxOS::hardwarecommunication::BaseAddressRegister@{MaxOS::hardwarecommunication::BaseAddressRegister}!address@{address}}
\index{address@{address}!MaxOS::hardwarecommunication::BaseAddressRegister@{MaxOS::hardwarecommunication::BaseAddressRegister}}
\doxysubsubsection{\texorpdfstring{address}{address}}
{\footnotesize\ttfamily uint8\+\_\+t\texorpdfstring{$\ast$}{*} Max\+OS\+::hardwarecommunication\+::\+Base\+Address\+Register\+::address}



The address of the device (IO port or memory address, can be 32 or 64 bit) 



Definition at line \mbox{\hyperlink{pci_8h_source_l00042}{42}} of file \mbox{\hyperlink{pci_8h_source}{pci.\+h}}.

\Hypertarget{classMaxOS_1_1hardwarecommunication_1_1BaseAddressRegister_a34586c9a964f1b16520661a4396fba6f}\label{classMaxOS_1_1hardwarecommunication_1_1BaseAddressRegister_a34586c9a964f1b16520661a4396fba6f} 
\index{MaxOS::hardwarecommunication::BaseAddressRegister@{MaxOS::hardwarecommunication::BaseAddressRegister}!pre\_fetchable@{pre\_fetchable}}
\index{pre\_fetchable@{pre\_fetchable}!MaxOS::hardwarecommunication::BaseAddressRegister@{MaxOS::hardwarecommunication::BaseAddressRegister}}
\doxysubsubsection{\texorpdfstring{pre\_fetchable}{pre\_fetchable}}
{\footnotesize\ttfamily bool Max\+OS\+::hardwarecommunication\+::\+Base\+Address\+Register\+::pre\+\_\+fetchable}



Reading from this address wont change the state of the device and data can be cached by the CPU. 



Definition at line \mbox{\hyperlink{pci_8h_source_l00041}{41}} of file \mbox{\hyperlink{pci_8h_source}{pci.\+h}}.

\Hypertarget{classMaxOS_1_1hardwarecommunication_1_1BaseAddressRegister_a54469d2a111caa646297c0aec44b419d}\label{classMaxOS_1_1hardwarecommunication_1_1BaseAddressRegister_a54469d2a111caa646297c0aec44b419d} 
\index{MaxOS::hardwarecommunication::BaseAddressRegister@{MaxOS::hardwarecommunication::BaseAddressRegister}!size@{size}}
\index{size@{size}!MaxOS::hardwarecommunication::BaseAddressRegister@{MaxOS::hardwarecommunication::BaseAddressRegister}}
\doxysubsubsection{\texorpdfstring{size}{size}}
{\footnotesize\ttfamily uint32\+\_\+t Max\+OS\+::hardwarecommunication\+::\+Base\+Address\+Register\+::size}

\begin{DoxyRefDesc}{Todo}
\item[\mbox{\hyperlink{todo__todo000027}{Todo}}]Document Size of the address space \end{DoxyRefDesc}


Definition at line \mbox{\hyperlink{pci_8h_source_l00043}{43}} of file \mbox{\hyperlink{pci_8h_source}{pci.\+h}}.

\Hypertarget{classMaxOS_1_1hardwarecommunication_1_1BaseAddressRegister_aa170a347420c72b96c5f94904fdc513d}\label{classMaxOS_1_1hardwarecommunication_1_1BaseAddressRegister_aa170a347420c72b96c5f94904fdc513d} 
\index{MaxOS::hardwarecommunication::BaseAddressRegister@{MaxOS::hardwarecommunication::BaseAddressRegister}!type@{type}}
\index{type@{type}!MaxOS::hardwarecommunication::BaseAddressRegister@{MaxOS::hardwarecommunication::BaseAddressRegister}}
\doxysubsubsection{\texorpdfstring{type}{type}}
{\footnotesize\ttfamily \mbox{\hyperlink{pci_8h_afc5ea080a9107e056194cc643a761608}{Base\+Address\+Register\+Type}} Max\+OS\+::hardwarecommunication\+::\+Base\+Address\+Register\+::type}



Where to access the device. 



Definition at line \mbox{\hyperlink{pci_8h_source_l00044}{44}} of file \mbox{\hyperlink{pci_8h_source}{pci.\+h}}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/runner/work/\+Max\+OS/\+Max\+OS/kernel/include/hardwarecommunication/\mbox{\hyperlink{pci_8h}{pci.\+h}}\end{DoxyCompactItemize}
