$comment
	File created using the following command:
		vcd file Somador_Completo_4bits.msim.vcd -direction
$end
$date
	Fri Oct 28 22:00:26 2016
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module Somador_Completo_4bits_vlg_vec_tst $end
$var reg 5 ! Ad [4:0] $end
$var reg 1 " Clock $end
$var wire 1 # COUT $end
$var wire 1 $ S [3] $end
$var wire 1 % S [2] $end
$var wire 1 & S [1] $end
$var wire 1 ' S [0] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . COUT~output_o $end
$var wire 1 / S[3]~output_o $end
$var wire 1 0 S[2]~output_o $end
$var wire 1 1 S[1]~output_o $end
$var wire 1 2 S[0]~output_o $end
$var wire 1 3 Clock~input_o $end
$var wire 1 4 Clock~inputclkctrl_outclk $end
$var wire 1 5 Ad[0]~input_o $end
$var wire 1 6 Ad[1]~input_o $end
$var wire 1 7 Ad[2]~input_o $end
$var wire 1 8 Ad[3]~input_o $end
$var wire 1 9 Ad[4]~input_o $end
$var wire 1 : inst2|inst2~0_combout $end
$var wire 1 ; inst3|inst2~1_combout $end
$var wire 1 < inst3|inst2~0_combout $end
$var wire 1 = inst4|inst2~0_combout $end
$var wire 1 > inst4|inst1|inst1~combout $end
$var wire 1 ? inst3|inst1|inst1~0_combout $end
$var wire 1 @ inst2|inst1|inst1~0_combout $end
$var wire 1 A inst1|inst|inst1~combout $end
$var wire 1 B inst5|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 C inst5|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 D inst5|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 E inst5|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 F inst5|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 G inst5|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 H inst5|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 I inst5|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 J inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 K inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 L inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 M inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 N inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 O inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 P inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 Q inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 R inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 S inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 T inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 U inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 V inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 W inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 X inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 Y inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 Z inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 [ inst5|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
x#
x'
x&
x%
x$
0(
1)
x*
1+
1,
1-
x.
x/
x0
x1
x2
03
x4
05
06
07
08
09
x:
x;
x<
x=
x>
x?
x@
xA
0I
0H
0G
0F
0E
0D
0C
0B
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
$end
#191
04
#755
0=
#764
0<
#861
0;
#914
0:
#915
0@
#941
0A
#1304
0?
#1584
0>
#4609
0.
0#
#5109
01
0&
#5464
0/
0$
#5542
02
0'
#6153
00
0%
#25000
1"
#25685
13
#25900
14
#30700
1[
1Z
1X
1V
1T
1B
1D
1F
1H
1I
#31441
1=
#31593
1A
#31626
1:
#32001
1?
#35365
1.
1#
#36230
12
1'
#36880
10
1%
#50000
b1 !
0"
#50685
15
#50801
03
#50992
04
#75000
1"
#75685
13
#75900
14
#80700
0Z
1Y
0X
0V
1U
1C
0D
0F
1G
0H
#81295
0=
#81311
1>
#81446
1;
#81574
1<
#81614
0:
#82003
0;
#82004
0?
#82107
1=
#82114
0>
#86853
00
0%
#100000
b11 !
b10 !
0"
#100685
16
#100801
05
03
#100992
04
#125000
1"
#125685
13
#125900
14
#130700
1W
0U
0C
1E
#131277
0A
#131291
1@
#131464
0<
#131472
1?
#132139
0=
#132187
1>
#135572
11
1&
#135878
02
0'
#135993
0.
0#
#136133
1/
1$
#136351
10
1%
#150000
b11 !
0"
#150685
15
#150801
03
#150992
04
#175000
1"
#175685
13
#175900
14
#180700
1Z
1X
1V
1U
0T
0B
1C
1D
1F
1H
#181444
0?
#181450
1<
#181604
1:
#181979
1;
1?
#182109
1=
#182118
0>
#185998
0/
0$
#186033
1.
1#
#200000
