#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n3148.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2009.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3148.clk[0] (.latch)                                            1.014     1.014
n3148.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3149.in[0] (.names)                                             1.014     2.070
n3149.out[0] (.names)                                            0.261     2.331
n3150.in[0] (.names)                                             1.014     3.344
n3150.out[0] (.names)                                            0.261     3.605
n3151.in[0] (.names)                                             1.014     4.619
n3151.out[0] (.names)                                            0.261     4.880
n3114.in[1] (.names)                                             1.014     5.894
n3114.out[0] (.names)                                            0.261     6.155
n3153.in[0] (.names)                                             1.014     7.169
n3153.out[0] (.names)                                            0.261     7.430
n3154.in[0] (.names)                                             1.014     8.444
n3154.out[0] (.names)                                            0.261     8.705
n3158.in[2] (.names)                                             1.014     9.719
n3158.out[0] (.names)                                            0.261     9.980
n3160.in[2] (.names)                                             1.014    10.993
n3160.out[0] (.names)                                            0.261    11.254
n3167.in[3] (.names)                                             1.014    12.268
n3167.out[0] (.names)                                            0.261    12.529
n3168.in[0] (.names)                                             1.014    13.543
n3168.out[0] (.names)                                            0.261    13.804
n3572.in[1] (.names)                                             1.014    14.818
n3572.out[0] (.names)                                            0.261    15.079
n2127.in[0] (.names)                                             1.014    16.093
n2127.out[0] (.names)                                            0.261    16.354
n3574.in[0] (.names)                                             1.014    17.367
n3574.out[0] (.names)                                            0.261    17.628
n3575.in[0] (.names)                                             1.014    18.642
n3575.out[0] (.names)                                            0.261    18.903
n3547.in[0] (.names)                                             1.014    19.917
n3547.out[0] (.names)                                            0.261    20.178
n3548.in[1] (.names)                                             1.014    21.192
n3548.out[0] (.names)                                            0.261    21.453
n3557.in[0] (.names)                                             1.014    22.467
n3557.out[0] (.names)                                            0.261    22.728
n3561.in[0] (.names)                                             1.014    23.742
n3561.out[0] (.names)                                            0.261    24.003
n3648.in[1] (.names)                                             1.014    25.016
n3648.out[0] (.names)                                            0.261    25.277
n3070.in[2] (.names)                                             1.014    26.291
n3070.out[0] (.names)                                            0.261    26.552
n3779.in[1] (.names)                                             1.014    27.566
n3779.out[0] (.names)                                            0.261    27.827
n3788.in[0] (.names)                                             1.014    28.841
n3788.out[0] (.names)                                            0.261    29.102
n3790.in[0] (.names)                                             1.014    30.116
n3790.out[0] (.names)                                            0.261    30.377
n3791.in[2] (.names)                                             1.014    31.390
n3791.out[0] (.names)                                            0.261    31.651
n3792.in[0] (.names)                                             1.014    32.665
n3792.out[0] (.names)                                            0.261    32.926
n3800.in[2] (.names)                                             1.014    33.940
n3800.out[0] (.names)                                            0.261    34.201
n2661.in[0] (.names)                                             1.014    35.215
n2661.out[0] (.names)                                            0.261    35.476
n3508.in[1] (.names)                                             1.014    36.490
n3508.out[0] (.names)                                            0.261    36.751
n3802.in[1] (.names)                                             1.014    37.765
n3802.out[0] (.names)                                            0.261    38.026
n3803.in[0] (.names)                                             1.014    39.039
n3803.out[0] (.names)                                            0.261    39.300
n3805.in[3] (.names)                                             1.014    40.314
n3805.out[0] (.names)                                            0.261    40.575
n3804.in[1] (.names)                                             1.014    41.589
n3804.out[0] (.names)                                            0.261    41.850
n3180.in[0] (.names)                                             1.014    42.864
n3180.out[0] (.names)                                            0.261    43.125
n3809.in[1] (.names)                                             1.014    44.139
n3809.out[0] (.names)                                            0.261    44.400
n3810.in[0] (.names)                                             1.014    45.413
n3810.out[0] (.names)                                            0.261    45.674
n3811.in[1] (.names)                                             1.014    46.688
n3811.out[0] (.names)                                            0.261    46.949
n3823.in[2] (.names)                                             1.014    47.963
n3823.out[0] (.names)                                            0.261    48.224
n3824.in[0] (.names)                                             1.014    49.238
n3824.out[0] (.names)                                            0.261    49.499
n3825.in[0] (.names)                                             1.014    50.513
n3825.out[0] (.names)                                            0.261    50.774
n2009.in[0] (.names)                                             1.014    51.787
n2009.out[0] (.names)                                            0.261    52.048
out:n2009.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 2
Startpoint: n2802.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2732.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2802.clk[0] (.latch)                                            1.014     1.014
n2802.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8878.in[1] (.names)                                             1.014     2.070
n8878.out[0] (.names)                                            0.261     2.331
n8876.in[1] (.names)                                             1.014     3.344
n8876.out[0] (.names)                                            0.261     3.605
n8877.in[0] (.names)                                             1.014     4.619
n8877.out[0] (.names)                                            0.261     4.880
n8881.in[2] (.names)                                             1.014     5.894
n8881.out[0] (.names)                                            0.261     6.155
n8882.in[0] (.names)                                             1.014     7.169
n8882.out[0] (.names)                                            0.261     7.430
n8884.in[0] (.names)                                             1.014     8.444
n8884.out[0] (.names)                                            0.261     8.705
n8886.in[1] (.names)                                             1.014     9.719
n8886.out[0] (.names)                                            0.261     9.980
n8887.in[1] (.names)                                             1.014    10.993
n8887.out[0] (.names)                                            0.261    11.254
n8889.in[1] (.names)                                             1.014    12.268
n8889.out[0] (.names)                                            0.261    12.529
n8890.in[0] (.names)                                             1.014    13.543
n8890.out[0] (.names)                                            0.261    13.804
n9078.in[1] (.names)                                             1.014    14.818
n9078.out[0] (.names)                                            0.261    15.079
n9079.in[0] (.names)                                             1.014    16.093
n9079.out[0] (.names)                                            0.261    16.354
n9083.in[0] (.names)                                             1.014    17.367
n9083.out[0] (.names)                                            0.261    17.628
n9157.in[2] (.names)                                             1.014    18.642
n9157.out[0] (.names)                                            0.261    18.903
n9158.in[1] (.names)                                             1.014    19.917
n9158.out[0] (.names)                                            0.261    20.178
n9160.in[0] (.names)                                             1.014    21.192
n9160.out[0] (.names)                                            0.261    21.453
n9021.in[0] (.names)                                             1.014    22.467
n9021.out[0] (.names)                                            0.261    22.728
n9022.in[2] (.names)                                             1.014    23.742
n9022.out[0] (.names)                                            0.261    24.003
n9024.in[1] (.names)                                             1.014    25.016
n9024.out[0] (.names)                                            0.261    25.277
n9027.in[2] (.names)                                             1.014    26.291
n9027.out[0] (.names)                                            0.261    26.552
n8911.in[0] (.names)                                             1.014    27.566
n8911.out[0] (.names)                                            0.261    27.827
n9038.in[0] (.names)                                             1.014    28.841
n9038.out[0] (.names)                                            0.261    29.102
n8719.in[0] (.names)                                             1.014    30.116
n8719.out[0] (.names)                                            0.261    30.377
n9030.in[0] (.names)                                             1.014    31.390
n9030.out[0] (.names)                                            0.261    31.651
n9031.in[1] (.names)                                             1.014    32.665
n9031.out[0] (.names)                                            0.261    32.926
n9041.in[1] (.names)                                             1.014    33.940
n9041.out[0] (.names)                                            0.261    34.201
n8947.in[0] (.names)                                             1.014    35.215
n8947.out[0] (.names)                                            0.261    35.476
n8948.in[1] (.names)                                             1.014    36.490
n8948.out[0] (.names)                                            0.261    36.751
n8949.in[0] (.names)                                             1.014    37.765
n8949.out[0] (.names)                                            0.261    38.026
n9636.in[0] (.names)                                             1.014    39.039
n9636.out[0] (.names)                                            0.261    39.300
n9639.in[0] (.names)                                             1.014    40.314
n9639.out[0] (.names)                                            0.261    40.575
n9768.in[2] (.names)                                             1.014    41.589
n9768.out[0] (.names)                                            0.261    41.850
n10038.in[0] (.names)                                            1.014    42.864
n10038.out[0] (.names)                                           0.261    43.125
n8340.in[1] (.names)                                             1.014    44.139
n8340.out[0] (.names)                                            0.261    44.400
n10043.in[0] (.names)                                            1.014    45.413
n10043.out[0] (.names)                                           0.261    45.674
n10044.in[3] (.names)                                            1.014    46.688
n10044.out[0] (.names)                                           0.261    46.949
n10020.in[0] (.names)                                            1.014    47.963
n10020.out[0] (.names)                                           0.261    48.224
n8399.in[2] (.names)                                             1.014    49.238
n8399.out[0] (.names)                                            0.261    49.499
n2609.in[1] (.names)                                             1.014    50.513
n2609.out[0] (.names)                                            0.261    50.774
n2732.in[1] (.names)                                             1.014    51.787
n2732.out[0] (.names)                                            0.261    52.048
out:n2732.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 3
Startpoint: n4649.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2360.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4649.clk[0] (.latch)                                            1.014     1.014
n4649.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6728.in[2] (.names)                                             1.014     2.070
n6728.out[0] (.names)                                            0.261     2.331
n6729.in[1] (.names)                                             1.014     3.344
n6729.out[0] (.names)                                            0.261     3.605
n6686.in[0] (.names)                                             1.014     4.619
n6686.out[0] (.names)                                            0.261     4.880
n6687.in[3] (.names)                                             1.014     5.894
n6687.out[0] (.names)                                            0.261     6.155
n6692.in[1] (.names)                                             1.014     7.169
n6692.out[0] (.names)                                            0.261     7.430
n6693.in[0] (.names)                                             1.014     8.444
n6693.out[0] (.names)                                            0.261     8.705
n6695.in[1] (.names)                                             1.014     9.719
n6695.out[0] (.names)                                            0.261     9.980
n6699.in[1] (.names)                                             1.014    10.993
n6699.out[0] (.names)                                            0.261    11.254
n6680.in[0] (.names)                                             1.014    12.268
n6680.out[0] (.names)                                            0.261    12.529
n6700.in[0] (.names)                                             1.014    13.543
n6700.out[0] (.names)                                            0.261    13.804
n6701.in[0] (.names)                                             1.014    14.818
n6701.out[0] (.names)                                            0.261    15.079
n2517.in[2] (.names)                                             1.014    16.093
n2517.out[0] (.names)                                            0.261    16.354
n6702.in[0] (.names)                                             1.014    17.367
n6702.out[0] (.names)                                            0.261    17.628
n6704.in[0] (.names)                                             1.014    18.642
n6704.out[0] (.names)                                            0.261    18.903
n6730.in[3] (.names)                                             1.014    19.917
n6730.out[0] (.names)                                            0.261    20.178
n6731.in[1] (.names)                                             1.014    21.192
n6731.out[0] (.names)                                            0.261    21.453
n6732.in[0] (.names)                                             1.014    22.467
n6732.out[0] (.names)                                            0.261    22.728
n6791.in[2] (.names)                                             1.014    23.742
n6791.out[0] (.names)                                            0.261    24.003
n3794.in[2] (.names)                                             1.014    25.016
n3794.out[0] (.names)                                            0.261    25.277
n6836.in[2] (.names)                                             1.014    26.291
n6836.out[0] (.names)                                            0.261    26.552
n2192.in[0] (.names)                                             1.014    27.566
n2192.out[0] (.names)                                            0.261    27.827
n6837.in[1] (.names)                                             1.014    28.841
n6837.out[0] (.names)                                            0.261    29.102
n7076.in[3] (.names)                                             1.014    30.116
n7076.out[0] (.names)                                            0.261    30.377
n7077.in[1] (.names)                                             1.014    31.390
n7077.out[0] (.names)                                            0.261    31.651
n2637.in[0] (.names)                                             1.014    32.665
n2637.out[0] (.names)                                            0.261    32.926
n3024.in[0] (.names)                                             1.014    33.940
n3024.out[0] (.names)                                            0.261    34.201
n2923.in[2] (.names)                                             1.014    35.215
n2923.out[0] (.names)                                            0.261    35.476
n7972.in[1] (.names)                                             1.014    36.490
n7972.out[0] (.names)                                            0.261    36.751
n7973.in[0] (.names)                                             1.014    37.765
n7973.out[0] (.names)                                            0.261    38.026
n7968.in[2] (.names)                                             1.014    39.039
n7968.out[0] (.names)                                            0.261    39.300
n7963.in[0] (.names)                                             1.014    40.314
n7963.out[0] (.names)                                            0.261    40.575
n7962.in[0] (.names)                                             1.014    41.589
n7962.out[0] (.names)                                            0.261    41.850
n7957.in[0] (.names)                                             1.014    42.864
n7957.out[0] (.names)                                            0.261    43.125
n4692.in[0] (.names)                                             1.014    44.139
n4692.out[0] (.names)                                            0.261    44.400
n2991.in[0] (.names)                                             1.014    45.413
n2991.out[0] (.names)                                            0.261    45.674
n4693.in[0] (.names)                                             1.014    46.688
n4693.out[0] (.names)                                            0.261    46.949
n2865.in[0] (.names)                                             1.014    47.963
n2865.out[0] (.names)                                            0.261    48.224
n4648.in[1] (.names)                                             1.014    49.238
n4648.out[0] (.names)                                            0.261    49.499
n2935.in[1] (.names)                                             1.014    50.513
n2935.out[0] (.names)                                            0.261    50.774
n2360.in[0] (.names)                                             1.014    51.787
n2360.out[0] (.names)                                            0.261    52.048
out:n2360.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 4
Startpoint: n3148.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2673.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3148.clk[0] (.latch)                                            1.014     1.014
n3148.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3149.in[0] (.names)                                             1.014     2.070
n3149.out[0] (.names)                                            0.261     2.331
n3150.in[0] (.names)                                             1.014     3.344
n3150.out[0] (.names)                                            0.261     3.605
n3151.in[0] (.names)                                             1.014     4.619
n3151.out[0] (.names)                                            0.261     4.880
n3114.in[1] (.names)                                             1.014     5.894
n3114.out[0] (.names)                                            0.261     6.155
n3153.in[0] (.names)                                             1.014     7.169
n3153.out[0] (.names)                                            0.261     7.430
n3154.in[0] (.names)                                             1.014     8.444
n3154.out[0] (.names)                                            0.261     8.705
n3158.in[2] (.names)                                             1.014     9.719
n3158.out[0] (.names)                                            0.261     9.980
n3160.in[2] (.names)                                             1.014    10.993
n3160.out[0] (.names)                                            0.261    11.254
n3167.in[3] (.names)                                             1.014    12.268
n3167.out[0] (.names)                                            0.261    12.529
n3168.in[0] (.names)                                             1.014    13.543
n3168.out[0] (.names)                                            0.261    13.804
n3572.in[1] (.names)                                             1.014    14.818
n3572.out[0] (.names)                                            0.261    15.079
n2127.in[0] (.names)                                             1.014    16.093
n2127.out[0] (.names)                                            0.261    16.354
n3574.in[0] (.names)                                             1.014    17.367
n3574.out[0] (.names)                                            0.261    17.628
n3575.in[0] (.names)                                             1.014    18.642
n3575.out[0] (.names)                                            0.261    18.903
n3547.in[0] (.names)                                             1.014    19.917
n3547.out[0] (.names)                                            0.261    20.178
n3548.in[1] (.names)                                             1.014    21.192
n3548.out[0] (.names)                                            0.261    21.453
n3557.in[0] (.names)                                             1.014    22.467
n3557.out[0] (.names)                                            0.261    22.728
n3561.in[0] (.names)                                             1.014    23.742
n3561.out[0] (.names)                                            0.261    24.003
n3648.in[1] (.names)                                             1.014    25.016
n3648.out[0] (.names)                                            0.261    25.277
n3070.in[2] (.names)                                             1.014    26.291
n3070.out[0] (.names)                                            0.261    26.552
n3779.in[1] (.names)                                             1.014    27.566
n3779.out[0] (.names)                                            0.261    27.827
n3788.in[0] (.names)                                             1.014    28.841
n3788.out[0] (.names)                                            0.261    29.102
n3790.in[0] (.names)                                             1.014    30.116
n3790.out[0] (.names)                                            0.261    30.377
n3791.in[2] (.names)                                             1.014    31.390
n3791.out[0] (.names)                                            0.261    31.651
n3792.in[0] (.names)                                             1.014    32.665
n3792.out[0] (.names)                                            0.261    32.926
n3800.in[2] (.names)                                             1.014    33.940
n3800.out[0] (.names)                                            0.261    34.201
n2661.in[0] (.names)                                             1.014    35.215
n2661.out[0] (.names)                                            0.261    35.476
n3508.in[1] (.names)                                             1.014    36.490
n3508.out[0] (.names)                                            0.261    36.751
n3802.in[1] (.names)                                             1.014    37.765
n3802.out[0] (.names)                                            0.261    38.026
n3803.in[0] (.names)                                             1.014    39.039
n3803.out[0] (.names)                                            0.261    39.300
n3805.in[3] (.names)                                             1.014    40.314
n3805.out[0] (.names)                                            0.261    40.575
n3003.in[0] (.names)                                             1.014    41.589
n3003.out[0] (.names)                                            0.261    41.850
n3820.in[0] (.names)                                             1.014    42.864
n3820.out[0] (.names)                                            0.261    43.125
n3821.in[0] (.names)                                             1.014    44.139
n3821.out[0] (.names)                                            0.261    44.400
n3822.in[0] (.names)                                             1.014    45.413
n3822.out[0] (.names)                                            0.261    45.674
n10057.in[1] (.names)                                            1.014    46.688
n10057.out[0] (.names)                                           0.261    46.949
n10058.in[2] (.names)                                            1.014    47.963
n10058.out[0] (.names)                                           0.261    48.224
n10054.in[0] (.names)                                            1.014    49.238
n10054.out[0] (.names)                                           0.261    49.499
n10055.in[0] (.names)                                            1.014    50.513
n10055.out[0] (.names)                                           0.261    50.774
n2673.in[0] (.names)                                             1.014    51.787
n2673.out[0] (.names)                                            0.261    52.048
out:n2673.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 5
Startpoint: n2849.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2686.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2849.clk[0] (.latch)                                            1.014     1.014
n2849.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9424.in[0] (.names)                                             1.014     2.070
n9424.out[0] (.names)                                            0.261     2.331
n9426.in[0] (.names)                                             1.014     3.344
n9426.out[0] (.names)                                            0.261     3.605
n9427.in[0] (.names)                                             1.014     4.619
n9427.out[0] (.names)                                            0.261     4.880
n9428.in[0] (.names)                                             1.014     5.894
n9428.out[0] (.names)                                            0.261     6.155
n9429.in[0] (.names)                                             1.014     7.169
n9429.out[0] (.names)                                            0.261     7.430
n9421.in[2] (.names)                                             1.014     8.444
n9421.out[0] (.names)                                            0.261     8.705
n9436.in[0] (.names)                                             1.014     9.719
n9436.out[0] (.names)                                            0.261     9.980
n9437.in[0] (.names)                                             1.014    10.993
n9437.out[0] (.names)                                            0.261    11.254
n9422.in[0] (.names)                                             1.014    12.268
n9422.out[0] (.names)                                            0.261    12.529
n9277.in[1] (.names)                                             1.014    13.543
n9277.out[0] (.names)                                            0.261    13.804
n9434.in[0] (.names)                                             1.014    14.818
n9434.out[0] (.names)                                            0.261    15.079
n9435.in[1] (.names)                                             1.014    16.093
n9435.out[0] (.names)                                            0.261    16.354
n9608.in[0] (.names)                                             1.014    17.367
n9608.out[0] (.names)                                            0.261    17.628
n9609.in[0] (.names)                                             1.014    18.642
n9609.out[0] (.names)                                            0.261    18.903
n9612.in[1] (.names)                                             1.014    19.917
n9612.out[0] (.names)                                            0.261    20.178
n9610.in[0] (.names)                                             1.014    21.192
n9610.out[0] (.names)                                            0.261    21.453
n9616.in[2] (.names)                                             1.014    22.467
n9616.out[0] (.names)                                            0.261    22.728
n9621.in[1] (.names)                                             1.014    23.742
n9621.out[0] (.names)                                            0.261    24.003
n9623.in[0] (.names)                                             1.014    25.016
n9623.out[0] (.names)                                            0.261    25.277
n2762.in[0] (.names)                                             1.014    26.291
n2762.out[0] (.names)                                            0.261    26.552
n9614.in[1] (.names)                                             1.014    27.566
n9614.out[0] (.names)                                            0.261    27.827
n2325.in[0] (.names)                                             1.014    28.841
n2325.out[0] (.names)                                            0.261    29.102
n9625.in[1] (.names)                                             1.014    30.116
n9625.out[0] (.names)                                            0.261    30.377
n9789.in[0] (.names)                                             1.014    31.390
n9789.out[0] (.names)                                            0.261    31.651
n8327.in[0] (.names)                                             1.014    32.665
n8327.out[0] (.names)                                            0.261    32.926
n9807.in[1] (.names)                                             1.014    33.940
n9807.out[0] (.names)                                            0.261    34.201
n9808.in[0] (.names)                                             1.014    35.215
n9808.out[0] (.names)                                            0.261    35.476
n8445.in[1] (.names)                                             1.014    36.490
n8445.out[0] (.names)                                            0.261    36.751
n9655.in[0] (.names)                                             1.014    37.765
n9655.out[0] (.names)                                            0.261    38.026
n9656.in[1] (.names)                                             1.014    39.039
n9656.out[0] (.names)                                            0.261    39.300
n8476.in[0] (.names)                                             1.014    40.314
n8476.out[0] (.names)                                            0.261    40.575
n9657.in[0] (.names)                                             1.014    41.589
n9657.out[0] (.names)                                            0.261    41.850
n9658.in[1] (.names)                                             1.014    42.864
n9658.out[0] (.names)                                            0.261    43.125
n9659.in[0] (.names)                                             1.014    44.139
n9659.out[0] (.names)                                            0.261    44.400
n9669.in[1] (.names)                                             1.014    45.413
n9669.out[0] (.names)                                            0.261    45.674
n2736.in[1] (.names)                                             1.014    46.688
n2736.out[0] (.names)                                            0.261    46.949
n9726.in[1] (.names)                                             1.014    47.963
n9726.out[0] (.names)                                            0.261    48.224
n8292.in[1] (.names)                                             1.014    49.238
n8292.out[0] (.names)                                            0.261    49.499
n10075.in[0] (.names)                                            1.014    50.513
n10075.out[0] (.names)                                           0.261    50.774
n2686.in[1] (.names)                                             1.014    51.787
n2686.out[0] (.names)                                            0.261    52.048
out:n2686.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 6
Startpoint: n4744.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2641.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4744.clk[0] (.latch)                                            1.014     1.014
n4744.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4734.in[0] (.names)                                             1.014     2.070
n4734.out[0] (.names)                                            0.261     2.331
n4735.in[1] (.names)                                             1.014     3.344
n4735.out[0] (.names)                                            0.261     3.605
n4736.in[1] (.names)                                             1.014     4.619
n4736.out[0] (.names)                                            0.261     4.880
n4743.in[0] (.names)                                             1.014     5.894
n4743.out[0] (.names)                                            0.261     6.155
n4739.in[0] (.names)                                             1.014     7.169
n4739.out[0] (.names)                                            0.261     7.430
n4740.in[1] (.names)                                             1.014     8.444
n4740.out[0] (.names)                                            0.261     8.705
n4749.in[0] (.names)                                             1.014     9.719
n4749.out[0] (.names)                                            0.261     9.980
n4750.in[0] (.names)                                             1.014    10.993
n4750.out[0] (.names)                                            0.261    11.254
n4751.in[2] (.names)                                             1.014    12.268
n4751.out[0] (.names)                                            0.261    12.529
n4752.in[1] (.names)                                             1.014    13.543
n4752.out[0] (.names)                                            0.261    13.804
n4741.in[0] (.names)                                             1.014    14.818
n4741.out[0] (.names)                                            0.261    15.079
n2284.in[0] (.names)                                             1.014    16.093
n2284.out[0] (.names)                                            0.261    16.354
n4742.in[0] (.names)                                             1.014    17.367
n4742.out[0] (.names)                                            0.261    17.628
n4755.in[1] (.names)                                             1.014    18.642
n4755.out[0] (.names)                                            0.261    18.903
n4756.in[0] (.names)                                             1.014    19.917
n4756.out[0] (.names)                                            0.261    20.178
n4704.in[2] (.names)                                             1.014    21.192
n4704.out[0] (.names)                                            0.261    21.453
n4760.in[0] (.names)                                             1.014    22.467
n4760.out[0] (.names)                                            0.261    22.728
n4795.in[0] (.names)                                             1.014    23.742
n4795.out[0] (.names)                                            0.261    24.003
n4787.in[0] (.names)                                             1.014    25.016
n4787.out[0] (.names)                                            0.261    25.277
n4799.in[0] (.names)                                             1.014    26.291
n4799.out[0] (.names)                                            0.261    26.552
n4816.in[1] (.names)                                             1.014    27.566
n4816.out[0] (.names)                                            0.261    27.827
n4804.in[1] (.names)                                             1.014    28.841
n4804.out[0] (.names)                                            0.261    29.102
n4789.in[2] (.names)                                             1.014    30.116
n4789.out[0] (.names)                                            0.261    30.377
n4808.in[0] (.names)                                             1.014    31.390
n4808.out[0] (.names)                                            0.261    31.651
n4809.in[0] (.names)                                             1.014    32.665
n4809.out[0] (.names)                                            0.261    32.926
n3042.in[0] (.names)                                             1.014    33.940
n3042.out[0] (.names)                                            0.261    34.201
n5330.in[0] (.names)                                             1.014    35.215
n5330.out[0] (.names)                                            0.261    35.476
n1929.in[1] (.names)                                             1.014    36.490
n1929.out[0] (.names)                                            0.261    36.751
n5201.in[0] (.names)                                             1.014    37.765
n5201.out[0] (.names)                                            0.261    38.026
n5116.in[0] (.names)                                             1.014    39.039
n5116.out[0] (.names)                                            0.261    39.300
n7646.in[1] (.names)                                             1.014    40.314
n7646.out[0] (.names)                                            0.261    40.575
n7647.in[1] (.names)                                             1.014    41.589
n7647.out[0] (.names)                                            0.261    41.850
n5481.in[2] (.names)                                             1.014    42.864
n5481.out[0] (.names)                                            0.261    43.125
n2264.in[0] (.names)                                             1.014    44.139
n2264.out[0] (.names)                                            0.261    44.400
n5376.in[0] (.names)                                             1.014    45.413
n5376.out[0] (.names)                                            0.261    45.674
n7648.in[0] (.names)                                             1.014    46.688
n7648.out[0] (.names)                                            0.261    46.949
n5352.in[1] (.names)                                             1.014    47.963
n5352.out[0] (.names)                                            0.261    48.224
n7937.in[0] (.names)                                             1.014    49.238
n7937.out[0] (.names)                                            0.261    49.499
n7666.in[0] (.names)                                             1.014    50.513
n7666.out[0] (.names)                                            0.261    50.774
n2641.in[0] (.names)                                             1.014    51.787
n2641.out[0] (.names)                                            0.261    52.048
out:n2641.outpad[0] (.output)                                    1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -53.062


#Path 7
Startpoint: n9265.Q[0] (.latch clocked by pclk)
Endpoint  : n2043.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9265.clk[0] (.latch)                                            1.014     1.014
n9265.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9856.in[1] (.names)                                             1.014     2.070
n9856.out[0] (.names)                                            0.261     2.331
n9969.in[0] (.names)                                             1.014     3.344
n9969.out[0] (.names)                                            0.261     3.605
n9970.in[0] (.names)                                             1.014     4.619
n9970.out[0] (.names)                                            0.261     4.880
n9972.in[1] (.names)                                             1.014     5.894
n9972.out[0] (.names)                                            0.261     6.155
n9973.in[0] (.names)                                             1.014     7.169
n9973.out[0] (.names)                                            0.261     7.430
n10100.in[1] (.names)                                            1.014     8.444
n10100.out[0] (.names)                                           0.261     8.705
n10109.in[0] (.names)                                            1.014     9.719
n10109.out[0] (.names)                                           0.261     9.980
n10103.in[0] (.names)                                            1.014    10.993
n10103.out[0] (.names)                                           0.261    11.254
n10104.in[0] (.names)                                            1.014    12.268
n10104.out[0] (.names)                                           0.261    12.529
n4596.in[0] (.names)                                             1.014    13.543
n4596.out[0] (.names)                                            0.261    13.804
n10003.in[1] (.names)                                            1.014    14.818
n10003.out[0] (.names)                                           0.261    15.079
n10106.in[0] (.names)                                            1.014    16.093
n10106.out[0] (.names)                                           0.261    16.354
n10107.in[0] (.names)                                            1.014    17.367
n10107.out[0] (.names)                                           0.261    17.628
n10110.in[0] (.names)                                            1.014    18.642
n10110.out[0] (.names)                                           0.261    18.903
n9945.in[1] (.names)                                             1.014    19.917
n9945.out[0] (.names)                                            0.261    20.178
n9946.in[0] (.names)                                             1.014    21.192
n9946.out[0] (.names)                                            0.261    21.453
n9954.in[1] (.names)                                             1.014    22.467
n9954.out[0] (.names)                                            0.261    22.728
n9955.in[0] (.names)                                             1.014    23.742
n9955.out[0] (.names)                                            0.261    24.003
n9956.in[1] (.names)                                             1.014    25.016
n9956.out[0] (.names)                                            0.261    25.277
n9918.in[0] (.names)                                             1.014    26.291
n9918.out[0] (.names)                                            0.261    26.552
n2183.in[0] (.names)                                             1.014    27.566
n2183.out[0] (.names)                                            0.261    27.827
n9947.in[0] (.names)                                             1.014    28.841
n9947.out[0] (.names)                                            0.261    29.102
n9949.in[0] (.names)                                             1.014    30.116
n9949.out[0] (.names)                                            0.261    30.377
n9927.in[1] (.names)                                             1.014    31.390
n9927.out[0] (.names)                                            0.261    31.651
n9928.in[3] (.names)                                             1.014    32.665
n9928.out[0] (.names)                                            0.261    32.926
n10001.in[2] (.names)                                            1.014    33.940
n10001.out[0] (.names)                                           0.261    34.201
n10004.in[0] (.names)                                            1.014    35.215
n10004.out[0] (.names)                                           0.261    35.476
n10005.in[1] (.names)                                            1.014    36.490
n10005.out[0] (.names)                                           0.261    36.751
n9983.in[1] (.names)                                             1.014    37.765
n9983.out[0] (.names)                                            0.261    38.026
n2056.in[1] (.names)                                             1.014    39.039
n2056.out[0] (.names)                                            0.261    39.300
n9985.in[1] (.names)                                             1.014    40.314
n9985.out[0] (.names)                                            0.261    40.575
n10010.in[3] (.names)                                            1.014    41.589
n10010.out[0] (.names)                                           0.261    41.850
n9910.in[0] (.names)                                             1.014    42.864
n9910.out[0] (.names)                                            0.261    43.125
n9899.in[0] (.names)                                             1.014    44.139
n9899.out[0] (.names)                                            0.261    44.400
n2813.in[0] (.names)                                             1.014    45.413
n2813.out[0] (.names)                                            0.261    45.674
n2885.in[1] (.names)                                             1.014    46.688
n2885.out[0] (.names)                                            0.261    46.949
n11065.in[2] (.names)                                            1.014    47.963
n11065.out[0] (.names)                                           0.261    48.224
n11094.in[1] (.names)                                            1.014    49.238
n11094.out[0] (.names)                                           0.261    49.499
n11095.in[0] (.names)                                            1.014    50.513
n11095.out[0] (.names)                                           0.261    50.774
n10362.in[1] (.names)                                            1.014    51.787
n10362.out[0] (.names)                                           0.261    52.048
n2043.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2043.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 8
Startpoint: n2747.Q[0] (.latch clocked by pclk)
Endpoint  : n4278.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2747.clk[0] (.latch)                                            1.014     1.014
n2747.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10455.in[0] (.names)                                            1.014     2.070
n10455.out[0] (.names)                                           0.261     2.331
n10456.in[0] (.names)                                            1.014     3.344
n10456.out[0] (.names)                                           0.261     3.605
n10457.in[0] (.names)                                            1.014     4.619
n10457.out[0] (.names)                                           0.261     4.880
n10458.in[0] (.names)                                            1.014     5.894
n10458.out[0] (.names)                                           0.261     6.155
n10461.in[1] (.names)                                            1.014     7.169
n10461.out[0] (.names)                                           0.261     7.430
n10443.in[0] (.names)                                            1.014     8.444
n10443.out[0] (.names)                                           0.261     8.705
n11506.in[3] (.names)                                            1.014     9.719
n11506.out[0] (.names)                                           0.261     9.980
n11508.in[1] (.names)                                            1.014    10.993
n11508.out[0] (.names)                                           0.261    11.254
n11496.in[1] (.names)                                            1.014    12.268
n11496.out[0] (.names)                                           0.261    12.529
n11486.in[0] (.names)                                            1.014    13.543
n11486.out[0] (.names)                                           0.261    13.804
n11487.in[0] (.names)                                            1.014    14.818
n11487.out[0] (.names)                                           0.261    15.079
n2537.in[2] (.names)                                             1.014    16.093
n2537.out[0] (.names)                                            0.261    16.354
n11549.in[0] (.names)                                            1.014    17.367
n11549.out[0] (.names)                                           0.261    17.628
n11551.in[1] (.names)                                            1.014    18.642
n11551.out[0] (.names)                                           0.261    18.903
n11340.in[0] (.names)                                            1.014    19.917
n11340.out[0] (.names)                                           0.261    20.178
n11341.in[0] (.names)                                            1.014    21.192
n11341.out[0] (.names)                                           0.261    21.453
n11345.in[3] (.names)                                            1.014    22.467
n11345.out[0] (.names)                                           0.261    22.728
n2242.in[1] (.names)                                             1.014    23.742
n2242.out[0] (.names)                                            0.261    24.003
n11347.in[1] (.names)                                            1.014    25.016
n11347.out[0] (.names)                                           0.261    25.277
n11348.in[1] (.names)                                            1.014    26.291
n11348.out[0] (.names)                                           0.261    26.552
n11313.in[1] (.names)                                            1.014    27.566
n11313.out[0] (.names)                                           0.261    27.827
n11314.in[1] (.names)                                            1.014    28.841
n11314.out[0] (.names)                                           0.261    29.102
n11315.in[0] (.names)                                            1.014    30.116
n11315.out[0] (.names)                                           0.261    30.377
n11334.in[2] (.names)                                            1.014    31.390
n11334.out[0] (.names)                                           0.261    31.651
n11336.in[1] (.names)                                            1.014    32.665
n11336.out[0] (.names)                                           0.261    32.926
n2444.in[0] (.names)                                             1.014    33.940
n2444.out[0] (.names)                                            0.261    34.201
n11337.in[0] (.names)                                            1.014    35.215
n11337.out[0] (.names)                                           0.261    35.476
n11375.in[1] (.names)                                            1.014    36.490
n11375.out[0] (.names)                                           0.261    36.751
n11376.in[0] (.names)                                            1.014    37.765
n11376.out[0] (.names)                                           0.261    38.026
n11377.in[1] (.names)                                            1.014    39.039
n11377.out[0] (.names)                                           0.261    39.300
n11378.in[0] (.names)                                            1.014    40.314
n11378.out[0] (.names)                                           0.261    40.575
n11540.in[2] (.names)                                            1.014    41.589
n11540.out[0] (.names)                                           0.261    41.850
n11555.in[1] (.names)                                            1.014    42.864
n11555.out[0] (.names)                                           0.261    43.125
n11560.in[0] (.names)                                            1.014    44.139
n11560.out[0] (.names)                                           0.261    44.400
n11557.in[1] (.names)                                            1.014    45.413
n11557.out[0] (.names)                                           0.261    45.674
n10096.in[0] (.names)                                            1.014    46.688
n10096.out[0] (.names)                                           0.261    46.949
n11559.in[0] (.names)                                            1.014    47.963
n11559.out[0] (.names)                                           0.261    48.224
n8306.in[0] (.names)                                             1.014    49.238
n8306.out[0] (.names)                                            0.261    49.499
n11528.in[1] (.names)                                            1.014    50.513
n11528.out[0] (.names)                                           0.261    50.774
n10321.in[1] (.names)                                            1.014    51.787
n10321.out[0] (.names)                                           0.261    52.048
n4278.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4278.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 9
Startpoint: n2849.Q[0] (.latch clocked by pclk)
Endpoint  : n6972.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2849.clk[0] (.latch)                                            1.014     1.014
n2849.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9424.in[0] (.names)                                             1.014     2.070
n9424.out[0] (.names)                                            0.261     2.331
n9426.in[0] (.names)                                             1.014     3.344
n9426.out[0] (.names)                                            0.261     3.605
n9427.in[0] (.names)                                             1.014     4.619
n9427.out[0] (.names)                                            0.261     4.880
n9428.in[0] (.names)                                             1.014     5.894
n9428.out[0] (.names)                                            0.261     6.155
n9429.in[0] (.names)                                             1.014     7.169
n9429.out[0] (.names)                                            0.261     7.430
n9421.in[2] (.names)                                             1.014     8.444
n9421.out[0] (.names)                                            0.261     8.705
n9436.in[0] (.names)                                             1.014     9.719
n9436.out[0] (.names)                                            0.261     9.980
n9437.in[0] (.names)                                             1.014    10.993
n9437.out[0] (.names)                                            0.261    11.254
n9422.in[0] (.names)                                             1.014    12.268
n9422.out[0] (.names)                                            0.261    12.529
n9458.in[3] (.names)                                             1.014    13.543
n9458.out[0] (.names)                                            0.261    13.804
n9459.in[0] (.names)                                             1.014    14.818
n9459.out[0] (.names)                                            0.261    15.079
n9460.in[0] (.names)                                             1.014    16.093
n9460.out[0] (.names)                                            0.261    16.354
n9461.in[1] (.names)                                             1.014    17.367
n9461.out[0] (.names)                                            0.261    17.628
n9483.in[0] (.names)                                             1.014    18.642
n9483.out[0] (.names)                                            0.261    18.903
n9494.in[0] (.names)                                             1.014    19.917
n9494.out[0] (.names)                                            0.261    20.178
n9495.in[0] (.names)                                             1.014    21.192
n9495.out[0] (.names)                                            0.261    21.453
n9496.in[0] (.names)                                             1.014    22.467
n9496.out[0] (.names)                                            0.261    22.728
n9538.in[3] (.names)                                             1.014    23.742
n9538.out[0] (.names)                                            0.261    24.003
n9553.in[0] (.names)                                             1.014    25.016
n9553.out[0] (.names)                                            0.261    25.277
n9554.in[0] (.names)                                             1.014    26.291
n9554.out[0] (.names)                                            0.261    26.552
n2389.in[1] (.names)                                             1.014    27.566
n2389.out[0] (.names)                                            0.261    27.827
n7448.in[0] (.names)                                             1.014    28.841
n7448.out[0] (.names)                                            0.261    29.102
n7449.in[3] (.names)                                             1.014    30.116
n7449.out[0] (.names)                                            0.261    30.377
n7450.in[0] (.names)                                             1.014    31.390
n7450.out[0] (.names)                                            0.261    31.651
n7453.in[2] (.names)                                             1.014    32.665
n7453.out[0] (.names)                                            0.261    32.926
n7416.in[1] (.names)                                             1.014    33.940
n7416.out[0] (.names)                                            0.261    34.201
n7418.in[0] (.names)                                             1.014    35.215
n7418.out[0] (.names)                                            0.261    35.476
n7420.in[0] (.names)                                             1.014    36.490
n7420.out[0] (.names)                                            0.261    36.751
n7432.in[0] (.names)                                             1.014    37.765
n7432.out[0] (.names)                                            0.261    38.026
n7433.in[0] (.names)                                             1.014    39.039
n7433.out[0] (.names)                                            0.261    39.300
n7445.in[1] (.names)                                             1.014    40.314
n7445.out[0] (.names)                                            0.261    40.575
n7446.in[0] (.names)                                             1.014    41.589
n7446.out[0] (.names)                                            0.261    41.850
n7451.in[1] (.names)                                             1.014    42.864
n7451.out[0] (.names)                                            0.261    43.125
n5447.in[1] (.names)                                             1.014    44.139
n5447.out[0] (.names)                                            0.261    44.400
n7455.in[0] (.names)                                             1.014    45.413
n7455.out[0] (.names)                                            0.261    45.674
n7456.in[0] (.names)                                             1.014    46.688
n7456.out[0] (.names)                                            0.261    46.949
n7471.in[1] (.names)                                             1.014    47.963
n7471.out[0] (.names)                                            0.261    48.224
n7466.in[2] (.names)                                             1.014    49.238
n7466.out[0] (.names)                                            0.261    49.499
n7095.in[0] (.names)                                             1.014    50.513
n7095.out[0] (.names)                                            0.261    50.774
n7032.in[0] (.names)                                             1.014    51.787
n7032.out[0] (.names)                                            0.261    52.048
n6972.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6972.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 10
Startpoint: n2849.Q[0] (.latch clocked by pclk)
Endpoint  : n2297.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2849.clk[0] (.latch)                                            1.014     1.014
n2849.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9424.in[0] (.names)                                             1.014     2.070
n9424.out[0] (.names)                                            0.261     2.331
n9426.in[0] (.names)                                             1.014     3.344
n9426.out[0] (.names)                                            0.261     3.605
n9427.in[0] (.names)                                             1.014     4.619
n9427.out[0] (.names)                                            0.261     4.880
n9428.in[0] (.names)                                             1.014     5.894
n9428.out[0] (.names)                                            0.261     6.155
n9429.in[0] (.names)                                             1.014     7.169
n9429.out[0] (.names)                                            0.261     7.430
n9421.in[2] (.names)                                             1.014     8.444
n9421.out[0] (.names)                                            0.261     8.705
n9436.in[0] (.names)                                             1.014     9.719
n9436.out[0] (.names)                                            0.261     9.980
n9437.in[0] (.names)                                             1.014    10.993
n9437.out[0] (.names)                                            0.261    11.254
n9422.in[0] (.names)                                             1.014    12.268
n9422.out[0] (.names)                                            0.261    12.529
n9458.in[3] (.names)                                             1.014    13.543
n9458.out[0] (.names)                                            0.261    13.804
n9459.in[0] (.names)                                             1.014    14.818
n9459.out[0] (.names)                                            0.261    15.079
n9460.in[0] (.names)                                             1.014    16.093
n9460.out[0] (.names)                                            0.261    16.354
n9461.in[1] (.names)                                             1.014    17.367
n9461.out[0] (.names)                                            0.261    17.628
n9483.in[0] (.names)                                             1.014    18.642
n9483.out[0] (.names)                                            0.261    18.903
n9494.in[0] (.names)                                             1.014    19.917
n9494.out[0] (.names)                                            0.261    20.178
n9495.in[0] (.names)                                             1.014    21.192
n9495.out[0] (.names)                                            0.261    21.453
n9496.in[0] (.names)                                             1.014    22.467
n9496.out[0] (.names)                                            0.261    22.728
n9538.in[3] (.names)                                             1.014    23.742
n9538.out[0] (.names)                                            0.261    24.003
n9553.in[0] (.names)                                             1.014    25.016
n9553.out[0] (.names)                                            0.261    25.277
n9554.in[0] (.names)                                             1.014    26.291
n9554.out[0] (.names)                                            0.261    26.552
n2389.in[1] (.names)                                             1.014    27.566
n2389.out[0] (.names)                                            0.261    27.827
n7448.in[0] (.names)                                             1.014    28.841
n7448.out[0] (.names)                                            0.261    29.102
n7449.in[3] (.names)                                             1.014    30.116
n7449.out[0] (.names)                                            0.261    30.377
n7450.in[0] (.names)                                             1.014    31.390
n7450.out[0] (.names)                                            0.261    31.651
n7453.in[2] (.names)                                             1.014    32.665
n7453.out[0] (.names)                                            0.261    32.926
n7416.in[1] (.names)                                             1.014    33.940
n7416.out[0] (.names)                                            0.261    34.201
n7418.in[0] (.names)                                             1.014    35.215
n7418.out[0] (.names)                                            0.261    35.476
n7420.in[0] (.names)                                             1.014    36.490
n7420.out[0] (.names)                                            0.261    36.751
n7432.in[0] (.names)                                             1.014    37.765
n7432.out[0] (.names)                                            0.261    38.026
n7433.in[0] (.names)                                             1.014    39.039
n7433.out[0] (.names)                                            0.261    39.300
n7445.in[1] (.names)                                             1.014    40.314
n7445.out[0] (.names)                                            0.261    40.575
n7446.in[0] (.names)                                             1.014    41.589
n7446.out[0] (.names)                                            0.261    41.850
n7451.in[1] (.names)                                             1.014    42.864
n7451.out[0] (.names)                                            0.261    43.125
n5447.in[1] (.names)                                             1.014    44.139
n5447.out[0] (.names)                                            0.261    44.400
n7455.in[0] (.names)                                             1.014    45.413
n7455.out[0] (.names)                                            0.261    45.674
n7456.in[0] (.names)                                             1.014    46.688
n7456.out[0] (.names)                                            0.261    46.949
n7471.in[1] (.names)                                             1.014    47.963
n7471.out[0] (.names)                                            0.261    48.224
n7466.in[2] (.names)                                             1.014    49.238
n7466.out[0] (.names)                                            0.261    49.499
n7095.in[0] (.names)                                             1.014    50.513
n7095.out[0] (.names)                                            0.261    50.774
n7032.in[0] (.names)                                             1.014    51.787
n7032.out[0] (.names)                                            0.261    52.048
n2297.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2297.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 11
Startpoint: n9049.Q[0] (.latch clocked by pclk)
Endpoint  : n2550.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9049.clk[0] (.latch)                                            1.014     1.014
n9049.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7057.in[1] (.names)                                             1.014     2.070
n7057.out[0] (.names)                                            0.261     2.331
n9710.in[0] (.names)                                             1.014     3.344
n9710.out[0] (.names)                                            0.261     3.605
n2306.in[0] (.names)                                             1.014     4.619
n2306.out[0] (.names)                                            0.261     4.880
n4408.in[0] (.names)                                             1.014     5.894
n4408.out[0] (.names)                                            0.261     6.155
n8665.in[0] (.names)                                             1.014     7.169
n8665.out[0] (.names)                                            0.261     7.430
n8666.in[0] (.names)                                             1.014     8.444
n8666.out[0] (.names)                                            0.261     8.705
n8668.in[1] (.names)                                             1.014     9.719
n8668.out[0] (.names)                                            0.261     9.980
n8669.in[0] (.names)                                             1.014    10.993
n8669.out[0] (.names)                                            0.261    11.254
n8670.in[0] (.names)                                             1.014    12.268
n8670.out[0] (.names)                                            0.261    12.529
n8700.in[1] (.names)                                             1.014    13.543
n8700.out[0] (.names)                                            0.261    13.804
n8701.in[1] (.names)                                             1.014    14.818
n8701.out[0] (.names)                                            0.261    15.079
n8683.in[0] (.names)                                             1.014    16.093
n8683.out[0] (.names)                                            0.261    16.354
n8687.in[0] (.names)                                             1.014    17.367
n8687.out[0] (.names)                                            0.261    17.628
n8688.in[0] (.names)                                             1.014    18.642
n8688.out[0] (.names)                                            0.261    18.903
n8689.in[2] (.names)                                             1.014    19.917
n8689.out[0] (.names)                                            0.261    20.178
n8682.in[1] (.names)                                             1.014    21.192
n8682.out[0] (.names)                                            0.261    21.453
n8686.in[0] (.names)                                             1.014    22.467
n8686.out[0] (.names)                                            0.261    22.728
n2156.in[1] (.names)                                             1.014    23.742
n2156.out[0] (.names)                                            0.261    24.003
n8690.in[0] (.names)                                             1.014    25.016
n8690.out[0] (.names)                                            0.261    25.277
n8691.in[0] (.names)                                             1.014    26.291
n8691.out[0] (.names)                                            0.261    26.552
n8692.in[0] (.names)                                             1.014    27.566
n8692.out[0] (.names)                                            0.261    27.827
n9167.in[2] (.names)                                             1.014    28.841
n9167.out[0] (.names)                                            0.261    29.102
n9168.in[0] (.names)                                             1.014    30.116
n9168.out[0] (.names)                                            0.261    30.377
n9169.in[1] (.names)                                             1.014    31.390
n9169.out[0] (.names)                                            0.261    31.651
n9170.in[1] (.names)                                             1.014    32.665
n9170.out[0] (.names)                                            0.261    32.926
n9171.in[0] (.names)                                             1.014    33.940
n9171.out[0] (.names)                                            0.261    34.201
n9175.in[0] (.names)                                             1.014    35.215
n9175.out[0] (.names)                                            0.261    35.476
n9076.in[0] (.names)                                             1.014    36.490
n9076.out[0] (.names)                                            0.261    36.751
n9176.in[0] (.names)                                             1.014    37.765
n9176.out[0] (.names)                                            0.261    38.026
n9187.in[0] (.names)                                             1.014    39.039
n9187.out[0] (.names)                                            0.261    39.300
n9190.in[1] (.names)                                             1.014    40.314
n9190.out[0] (.names)                                            0.261    40.575
n9191.in[0] (.names)                                             1.014    41.589
n9191.out[0] (.names)                                            0.261    41.850
n9192.in[1] (.names)                                             1.014    42.864
n9192.out[0] (.names)                                            0.261    43.125
n9193.in[0] (.names)                                             1.014    44.139
n9193.out[0] (.names)                                            0.261    44.400
n9136.in[0] (.names)                                             1.014    45.413
n9136.out[0] (.names)                                            0.261    45.674
n8960.in[0] (.names)                                             1.014    46.688
n8960.out[0] (.names)                                            0.261    46.949
n8918.in[0] (.names)                                             1.014    47.963
n8918.out[0] (.names)                                            0.261    48.224
n8899.in[0] (.names)                                             1.014    49.238
n8899.out[0] (.names)                                            0.261    49.499
n8514.in[0] (.names)                                             1.014    50.513
n8514.out[0] (.names)                                            0.261    50.774
n8417.in[0] (.names)                                             1.014    51.787
n8417.out[0] (.names)                                            0.261    52.048
n2550.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2550.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 12
Startpoint: n9049.Q[0] (.latch clocked by pclk)
Endpoint  : n2139.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9049.clk[0] (.latch)                                            1.014     1.014
n9049.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7057.in[1] (.names)                                             1.014     2.070
n7057.out[0] (.names)                                            0.261     2.331
n9710.in[0] (.names)                                             1.014     3.344
n9710.out[0] (.names)                                            0.261     3.605
n2306.in[0] (.names)                                             1.014     4.619
n2306.out[0] (.names)                                            0.261     4.880
n4408.in[0] (.names)                                             1.014     5.894
n4408.out[0] (.names)                                            0.261     6.155
n8665.in[0] (.names)                                             1.014     7.169
n8665.out[0] (.names)                                            0.261     7.430
n8666.in[0] (.names)                                             1.014     8.444
n8666.out[0] (.names)                                            0.261     8.705
n8668.in[1] (.names)                                             1.014     9.719
n8668.out[0] (.names)                                            0.261     9.980
n8669.in[0] (.names)                                             1.014    10.993
n8669.out[0] (.names)                                            0.261    11.254
n8670.in[0] (.names)                                             1.014    12.268
n8670.out[0] (.names)                                            0.261    12.529
n8700.in[1] (.names)                                             1.014    13.543
n8700.out[0] (.names)                                            0.261    13.804
n8701.in[1] (.names)                                             1.014    14.818
n8701.out[0] (.names)                                            0.261    15.079
n8683.in[0] (.names)                                             1.014    16.093
n8683.out[0] (.names)                                            0.261    16.354
n8687.in[0] (.names)                                             1.014    17.367
n8687.out[0] (.names)                                            0.261    17.628
n8688.in[0] (.names)                                             1.014    18.642
n8688.out[0] (.names)                                            0.261    18.903
n8689.in[2] (.names)                                             1.014    19.917
n8689.out[0] (.names)                                            0.261    20.178
n8682.in[1] (.names)                                             1.014    21.192
n8682.out[0] (.names)                                            0.261    21.453
n8686.in[0] (.names)                                             1.014    22.467
n8686.out[0] (.names)                                            0.261    22.728
n2156.in[1] (.names)                                             1.014    23.742
n2156.out[0] (.names)                                            0.261    24.003
n8690.in[0] (.names)                                             1.014    25.016
n8690.out[0] (.names)                                            0.261    25.277
n8691.in[0] (.names)                                             1.014    26.291
n8691.out[0] (.names)                                            0.261    26.552
n8692.in[0] (.names)                                             1.014    27.566
n8692.out[0] (.names)                                            0.261    27.827
n9167.in[2] (.names)                                             1.014    28.841
n9167.out[0] (.names)                                            0.261    29.102
n9168.in[0] (.names)                                             1.014    30.116
n9168.out[0] (.names)                                            0.261    30.377
n9169.in[1] (.names)                                             1.014    31.390
n9169.out[0] (.names)                                            0.261    31.651
n2804.in[0] (.names)                                             1.014    32.665
n2804.out[0] (.names)                                            0.261    32.926
n8859.in[1] (.names)                                             1.014    33.940
n8859.out[0] (.names)                                            0.261    34.201
n8893.in[0] (.names)                                             1.014    35.215
n8893.out[0] (.names)                                            0.261    35.476
n8759.in[0] (.names)                                             1.014    36.490
n8759.out[0] (.names)                                            0.261    36.751
n8760.in[1] (.names)                                             1.014    37.765
n8760.out[0] (.names)                                            0.261    38.026
n8761.in[0] (.names)                                             1.014    39.039
n8761.out[0] (.names)                                            0.261    39.300
n8762.in[0] (.names)                                             1.014    40.314
n8762.out[0] (.names)                                            0.261    40.575
n8764.in[1] (.names)                                             1.014    41.589
n8764.out[0] (.names)                                            0.261    41.850
n8751.in[0] (.names)                                             1.014    42.864
n8751.out[0] (.names)                                            0.261    43.125
n8752.in[2] (.names)                                             1.014    44.139
n8752.out[0] (.names)                                            0.261    44.400
n8754.in[1] (.names)                                             1.014    45.413
n8754.out[0] (.names)                                            0.261    45.674
n8755.in[1] (.names)                                             1.014    46.688
n8755.out[0] (.names)                                            0.261    46.949
n8770.in[0] (.names)                                             1.014    47.963
n8770.out[0] (.names)                                            0.261    48.224
n8825.in[1] (.names)                                             1.014    49.238
n8825.out[0] (.names)                                            0.261    49.499
n2818.in[1] (.names)                                             1.014    50.513
n2818.out[0] (.names)                                            0.261    50.774
n8780.in[1] (.names)                                             1.014    51.787
n8780.out[0] (.names)                                            0.261    52.048
n2139.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2139.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 13
Startpoint: n8358.Q[0] (.latch clocked by pclk)
Endpoint  : n7852.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8358.clk[0] (.latch)                                            1.014     1.014
n8358.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9339.in[0] (.names)                                             1.014     2.070
n9339.out[0] (.names)                                            0.261     2.331
n9340.in[0] (.names)                                             1.014     3.344
n9340.out[0] (.names)                                            0.261     3.605
n8744.in[1] (.names)                                             1.014     4.619
n8744.out[0] (.names)                                            0.261     4.880
n9307.in[0] (.names)                                             1.014     5.894
n9307.out[0] (.names)                                            0.261     6.155
n9308.in[0] (.names)                                             1.014     7.169
n9308.out[0] (.names)                                            0.261     7.430
n9293.in[1] (.names)                                             1.014     8.444
n9293.out[0] (.names)                                            0.261     8.705
n9294.in[0] (.names)                                             1.014     9.719
n9294.out[0] (.names)                                            0.261     9.980
n9301.in[0] (.names)                                             1.014    10.993
n9301.out[0] (.names)                                            0.261    11.254
n9382.in[0] (.names)                                             1.014    12.268
n9382.out[0] (.names)                                            0.261    12.529
n9385.in[0] (.names)                                             1.014    13.543
n9385.out[0] (.names)                                            0.261    13.804
n9386.in[1] (.names)                                             1.014    14.818
n9386.out[0] (.names)                                            0.261    15.079
n9387.in[1] (.names)                                             1.014    16.093
n9387.out[0] (.names)                                            0.261    16.354
n9388.in[1] (.names)                                             1.014    17.367
n9388.out[0] (.names)                                            0.261    17.628
n9276.in[0] (.names)                                             1.014    18.642
n9276.out[0] (.names)                                            0.261    18.903
n9391.in[0] (.names)                                             1.014    19.917
n9391.out[0] (.names)                                            0.261    20.178
n9392.in[0] (.names)                                             1.014    21.192
n9392.out[0] (.names)                                            0.261    21.453
n9559.in[1] (.names)                                             1.014    22.467
n9559.out[0] (.names)                                            0.261    22.728
n9502.in[0] (.names)                                             1.014    23.742
n9502.out[0] (.names)                                            0.261    24.003
n9563.in[2] (.names)                                             1.014    25.016
n9563.out[0] (.names)                                            0.261    25.277
n9567.in[1] (.names)                                             1.014    26.291
n9567.out[0] (.names)                                            0.261    26.552
n8430.in[0] (.names)                                             1.014    27.566
n8430.out[0] (.names)                                            0.261    27.827
n9711.in[1] (.names)                                             1.014    28.841
n9711.out[0] (.names)                                            0.261    29.102
n9712.in[0] (.names)                                             1.014    30.116
n9712.out[0] (.names)                                            0.261    30.377
n9713.in[2] (.names)                                             1.014    31.390
n9713.out[0] (.names)                                            0.261    31.651
n9677.in[1] (.names)                                             1.014    32.665
n9677.out[0] (.names)                                            0.261    32.926
n9533.in[1] (.names)                                             1.014    33.940
n9533.out[0] (.names)                                            0.261    34.201
n9684.in[0] (.names)                                             1.014    35.215
n9684.out[0] (.names)                                            0.261    35.476
n9685.in[0] (.names)                                             1.014    36.490
n9685.out[0] (.names)                                            0.261    36.751
n9689.in[0] (.names)                                             1.014    37.765
n9689.out[0] (.names)                                            0.261    38.026
n9720.in[1] (.names)                                             1.014    39.039
n9720.out[0] (.names)                                            0.261    39.300
n9724.in[0] (.names)                                             1.014    40.314
n9724.out[0] (.names)                                            0.261    40.575
n9700.in[0] (.names)                                             1.014    41.589
n9700.out[0] (.names)                                            0.261    41.850
n9262.in[1] (.names)                                             1.014    42.864
n9262.out[0] (.names)                                            0.261    43.125
n9703.in[1] (.names)                                             1.014    44.139
n9703.out[0] (.names)                                            0.261    44.400
n9705.in[0] (.names)                                             1.014    45.413
n9705.out[0] (.names)                                            0.261    45.674
n9691.in[0] (.names)                                             1.014    46.688
n9691.out[0] (.names)                                            0.261    46.949
n9693.in[0] (.names)                                             1.014    47.963
n9693.out[0] (.names)                                            0.261    48.224
n9706.in[1] (.names)                                             1.014    49.238
n9706.out[0] (.names)                                            0.261    49.499
n9846.in[3] (.names)                                             1.014    50.513
n9846.out[0] (.names)                                            0.261    50.774
n8378.in[0] (.names)                                             1.014    51.787
n8378.out[0] (.names)                                            0.261    52.048
n7852.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7852.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 14
Startpoint: n8358.Q[0] (.latch clocked by pclk)
Endpoint  : n9850.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8358.clk[0] (.latch)                                            1.014     1.014
n8358.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9339.in[0] (.names)                                             1.014     2.070
n9339.out[0] (.names)                                            0.261     2.331
n9340.in[0] (.names)                                             1.014     3.344
n9340.out[0] (.names)                                            0.261     3.605
n8744.in[1] (.names)                                             1.014     4.619
n8744.out[0] (.names)                                            0.261     4.880
n9307.in[0] (.names)                                             1.014     5.894
n9307.out[0] (.names)                                            0.261     6.155
n9308.in[0] (.names)                                             1.014     7.169
n9308.out[0] (.names)                                            0.261     7.430
n9293.in[1] (.names)                                             1.014     8.444
n9293.out[0] (.names)                                            0.261     8.705
n9294.in[0] (.names)                                             1.014     9.719
n9294.out[0] (.names)                                            0.261     9.980
n9301.in[0] (.names)                                             1.014    10.993
n9301.out[0] (.names)                                            0.261    11.254
n9382.in[0] (.names)                                             1.014    12.268
n9382.out[0] (.names)                                            0.261    12.529
n9385.in[0] (.names)                                             1.014    13.543
n9385.out[0] (.names)                                            0.261    13.804
n9386.in[1] (.names)                                             1.014    14.818
n9386.out[0] (.names)                                            0.261    15.079
n9387.in[1] (.names)                                             1.014    16.093
n9387.out[0] (.names)                                            0.261    16.354
n9388.in[1] (.names)                                             1.014    17.367
n9388.out[0] (.names)                                            0.261    17.628
n9276.in[0] (.names)                                             1.014    18.642
n9276.out[0] (.names)                                            0.261    18.903
n9391.in[0] (.names)                                             1.014    19.917
n9391.out[0] (.names)                                            0.261    20.178
n9392.in[0] (.names)                                             1.014    21.192
n9392.out[0] (.names)                                            0.261    21.453
n9559.in[1] (.names)                                             1.014    22.467
n9559.out[0] (.names)                                            0.261    22.728
n9502.in[0] (.names)                                             1.014    23.742
n9502.out[0] (.names)                                            0.261    24.003
n9563.in[2] (.names)                                             1.014    25.016
n9563.out[0] (.names)                                            0.261    25.277
n9567.in[1] (.names)                                             1.014    26.291
n9567.out[0] (.names)                                            0.261    26.552
n8430.in[0] (.names)                                             1.014    27.566
n8430.out[0] (.names)                                            0.261    27.827
n9711.in[1] (.names)                                             1.014    28.841
n9711.out[0] (.names)                                            0.261    29.102
n9712.in[0] (.names)                                             1.014    30.116
n9712.out[0] (.names)                                            0.261    30.377
n9713.in[2] (.names)                                             1.014    31.390
n9713.out[0] (.names)                                            0.261    31.651
n9677.in[1] (.names)                                             1.014    32.665
n9677.out[0] (.names)                                            0.261    32.926
n9533.in[1] (.names)                                             1.014    33.940
n9533.out[0] (.names)                                            0.261    34.201
n9684.in[0] (.names)                                             1.014    35.215
n9684.out[0] (.names)                                            0.261    35.476
n9685.in[0] (.names)                                             1.014    36.490
n9685.out[0] (.names)                                            0.261    36.751
n9689.in[0] (.names)                                             1.014    37.765
n9689.out[0] (.names)                                            0.261    38.026
n9720.in[1] (.names)                                             1.014    39.039
n9720.out[0] (.names)                                            0.261    39.300
n9724.in[0] (.names)                                             1.014    40.314
n9724.out[0] (.names)                                            0.261    40.575
n9700.in[0] (.names)                                             1.014    41.589
n9700.out[0] (.names)                                            0.261    41.850
n9262.in[1] (.names)                                             1.014    42.864
n9262.out[0] (.names)                                            0.261    43.125
n9703.in[1] (.names)                                             1.014    44.139
n9703.out[0] (.names)                                            0.261    44.400
n9705.in[0] (.names)                                             1.014    45.413
n9705.out[0] (.names)                                            0.261    45.674
n9691.in[0] (.names)                                             1.014    46.688
n9691.out[0] (.names)                                            0.261    46.949
n9693.in[0] (.names)                                             1.014    47.963
n9693.out[0] (.names)                                            0.261    48.224
n9706.in[1] (.names)                                             1.014    49.238
n9706.out[0] (.names)                                            0.261    49.499
n9846.in[3] (.names)                                             1.014    50.513
n9846.out[0] (.names)                                            0.261    50.774
n8378.in[0] (.names)                                             1.014    51.787
n8378.out[0] (.names)                                            0.261    52.048
n9850.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9850.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 15
Startpoint: n8358.Q[0] (.latch clocked by pclk)
Endpoint  : n9650.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8358.clk[0] (.latch)                                            1.014     1.014
n8358.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9339.in[0] (.names)                                             1.014     2.070
n9339.out[0] (.names)                                            0.261     2.331
n9340.in[0] (.names)                                             1.014     3.344
n9340.out[0] (.names)                                            0.261     3.605
n8744.in[1] (.names)                                             1.014     4.619
n8744.out[0] (.names)                                            0.261     4.880
n9307.in[0] (.names)                                             1.014     5.894
n9307.out[0] (.names)                                            0.261     6.155
n9308.in[0] (.names)                                             1.014     7.169
n9308.out[0] (.names)                                            0.261     7.430
n9293.in[1] (.names)                                             1.014     8.444
n9293.out[0] (.names)                                            0.261     8.705
n9294.in[0] (.names)                                             1.014     9.719
n9294.out[0] (.names)                                            0.261     9.980
n9301.in[0] (.names)                                             1.014    10.993
n9301.out[0] (.names)                                            0.261    11.254
n9382.in[0] (.names)                                             1.014    12.268
n9382.out[0] (.names)                                            0.261    12.529
n9385.in[0] (.names)                                             1.014    13.543
n9385.out[0] (.names)                                            0.261    13.804
n9386.in[1] (.names)                                             1.014    14.818
n9386.out[0] (.names)                                            0.261    15.079
n9387.in[1] (.names)                                             1.014    16.093
n9387.out[0] (.names)                                            0.261    16.354
n9388.in[1] (.names)                                             1.014    17.367
n9388.out[0] (.names)                                            0.261    17.628
n9276.in[0] (.names)                                             1.014    18.642
n9276.out[0] (.names)                                            0.261    18.903
n9391.in[0] (.names)                                             1.014    19.917
n9391.out[0] (.names)                                            0.261    20.178
n9392.in[0] (.names)                                             1.014    21.192
n9392.out[0] (.names)                                            0.261    21.453
n9559.in[1] (.names)                                             1.014    22.467
n9559.out[0] (.names)                                            0.261    22.728
n9502.in[0] (.names)                                             1.014    23.742
n9502.out[0] (.names)                                            0.261    24.003
n9563.in[2] (.names)                                             1.014    25.016
n9563.out[0] (.names)                                            0.261    25.277
n9567.in[1] (.names)                                             1.014    26.291
n9567.out[0] (.names)                                            0.261    26.552
n8430.in[0] (.names)                                             1.014    27.566
n8430.out[0] (.names)                                            0.261    27.827
n9711.in[1] (.names)                                             1.014    28.841
n9711.out[0] (.names)                                            0.261    29.102
n9712.in[0] (.names)                                             1.014    30.116
n9712.out[0] (.names)                                            0.261    30.377
n9713.in[2] (.names)                                             1.014    31.390
n9713.out[0] (.names)                                            0.261    31.651
n9677.in[1] (.names)                                             1.014    32.665
n9677.out[0] (.names)                                            0.261    32.926
n9533.in[1] (.names)                                             1.014    33.940
n9533.out[0] (.names)                                            0.261    34.201
n9684.in[0] (.names)                                             1.014    35.215
n9684.out[0] (.names)                                            0.261    35.476
n9685.in[0] (.names)                                             1.014    36.490
n9685.out[0] (.names)                                            0.261    36.751
n9689.in[0] (.names)                                             1.014    37.765
n9689.out[0] (.names)                                            0.261    38.026
n9720.in[1] (.names)                                             1.014    39.039
n9720.out[0] (.names)                                            0.261    39.300
n9724.in[0] (.names)                                             1.014    40.314
n9724.out[0] (.names)                                            0.261    40.575
n9700.in[0] (.names)                                             1.014    41.589
n9700.out[0] (.names)                                            0.261    41.850
n9262.in[1] (.names)                                             1.014    42.864
n9262.out[0] (.names)                                            0.261    43.125
n9843.in[1] (.names)                                             1.014    44.139
n9843.out[0] (.names)                                            0.261    44.400
n2764.in[0] (.names)                                             1.014    45.413
n2764.out[0] (.names)                                            0.261    45.674
n8862.in[0] (.names)                                             1.014    46.688
n8862.out[0] (.names)                                            0.261    46.949
n9802.in[0] (.names)                                             1.014    47.963
n9802.out[0] (.names)                                            0.261    48.224
n9818.in[1] (.names)                                             1.014    49.238
n9818.out[0] (.names)                                            0.261    49.499
n9640.in[2] (.names)                                             1.014    50.513
n9640.out[0] (.names)                                            0.261    50.774
n9641.in[1] (.names)                                             1.014    51.787
n9641.out[0] (.names)                                            0.261    52.048
n9650.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9650.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 16
Startpoint: n8358.Q[0] (.latch clocked by pclk)
Endpoint  : n8407.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8358.clk[0] (.latch)                                            1.014     1.014
n8358.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9339.in[0] (.names)                                             1.014     2.070
n9339.out[0] (.names)                                            0.261     2.331
n9340.in[0] (.names)                                             1.014     3.344
n9340.out[0] (.names)                                            0.261     3.605
n8744.in[1] (.names)                                             1.014     4.619
n8744.out[0] (.names)                                            0.261     4.880
n9307.in[0] (.names)                                             1.014     5.894
n9307.out[0] (.names)                                            0.261     6.155
n9308.in[0] (.names)                                             1.014     7.169
n9308.out[0] (.names)                                            0.261     7.430
n9293.in[1] (.names)                                             1.014     8.444
n9293.out[0] (.names)                                            0.261     8.705
n9294.in[0] (.names)                                             1.014     9.719
n9294.out[0] (.names)                                            0.261     9.980
n9301.in[0] (.names)                                             1.014    10.993
n9301.out[0] (.names)                                            0.261    11.254
n9382.in[0] (.names)                                             1.014    12.268
n9382.out[0] (.names)                                            0.261    12.529
n9385.in[0] (.names)                                             1.014    13.543
n9385.out[0] (.names)                                            0.261    13.804
n9386.in[1] (.names)                                             1.014    14.818
n9386.out[0] (.names)                                            0.261    15.079
n9387.in[1] (.names)                                             1.014    16.093
n9387.out[0] (.names)                                            0.261    16.354
n9388.in[1] (.names)                                             1.014    17.367
n9388.out[0] (.names)                                            0.261    17.628
n9276.in[0] (.names)                                             1.014    18.642
n9276.out[0] (.names)                                            0.261    18.903
n9391.in[0] (.names)                                             1.014    19.917
n9391.out[0] (.names)                                            0.261    20.178
n9392.in[0] (.names)                                             1.014    21.192
n9392.out[0] (.names)                                            0.261    21.453
n9559.in[1] (.names)                                             1.014    22.467
n9559.out[0] (.names)                                            0.261    22.728
n9502.in[0] (.names)                                             1.014    23.742
n9502.out[0] (.names)                                            0.261    24.003
n9563.in[2] (.names)                                             1.014    25.016
n9563.out[0] (.names)                                            0.261    25.277
n9567.in[1] (.names)                                             1.014    26.291
n9567.out[0] (.names)                                            0.261    26.552
n8430.in[0] (.names)                                             1.014    27.566
n8430.out[0] (.names)                                            0.261    27.827
n9711.in[1] (.names)                                             1.014    28.841
n9711.out[0] (.names)                                            0.261    29.102
n9712.in[0] (.names)                                             1.014    30.116
n9712.out[0] (.names)                                            0.261    30.377
n9713.in[2] (.names)                                             1.014    31.390
n9713.out[0] (.names)                                            0.261    31.651
n9677.in[1] (.names)                                             1.014    32.665
n9677.out[0] (.names)                                            0.261    32.926
n9533.in[1] (.names)                                             1.014    33.940
n9533.out[0] (.names)                                            0.261    34.201
n9684.in[0] (.names)                                             1.014    35.215
n9684.out[0] (.names)                                            0.261    35.476
n9685.in[0] (.names)                                             1.014    36.490
n9685.out[0] (.names)                                            0.261    36.751
n9689.in[0] (.names)                                             1.014    37.765
n9689.out[0] (.names)                                            0.261    38.026
n9720.in[1] (.names)                                             1.014    39.039
n9720.out[0] (.names)                                            0.261    39.300
n9724.in[0] (.names)                                             1.014    40.314
n9724.out[0] (.names)                                            0.261    40.575
n9700.in[0] (.names)                                             1.014    41.589
n9700.out[0] (.names)                                            0.261    41.850
n9262.in[1] (.names)                                             1.014    42.864
n9262.out[0] (.names)                                            0.261    43.125
n9843.in[1] (.names)                                             1.014    44.139
n9843.out[0] (.names)                                            0.261    44.400
n2764.in[0] (.names)                                             1.014    45.413
n2764.out[0] (.names)                                            0.261    45.674
n8862.in[0] (.names)                                             1.014    46.688
n8862.out[0] (.names)                                            0.261    46.949
n9802.in[0] (.names)                                             1.014    47.963
n9802.out[0] (.names)                                            0.261    48.224
n9818.in[1] (.names)                                             1.014    49.238
n9818.out[0] (.names)                                            0.261    49.499
n9640.in[2] (.names)                                             1.014    50.513
n9640.out[0] (.names)                                            0.261    50.774
n8406.in[0] (.names)                                             1.014    51.787
n8406.out[0] (.names)                                            0.261    52.048
n8407.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8407.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 17
Startpoint: n8358.Q[0] (.latch clocked by pclk)
Endpoint  : n9819.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8358.clk[0] (.latch)                                            1.014     1.014
n8358.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9339.in[0] (.names)                                             1.014     2.070
n9339.out[0] (.names)                                            0.261     2.331
n9340.in[0] (.names)                                             1.014     3.344
n9340.out[0] (.names)                                            0.261     3.605
n8744.in[1] (.names)                                             1.014     4.619
n8744.out[0] (.names)                                            0.261     4.880
n9307.in[0] (.names)                                             1.014     5.894
n9307.out[0] (.names)                                            0.261     6.155
n9308.in[0] (.names)                                             1.014     7.169
n9308.out[0] (.names)                                            0.261     7.430
n9293.in[1] (.names)                                             1.014     8.444
n9293.out[0] (.names)                                            0.261     8.705
n9294.in[0] (.names)                                             1.014     9.719
n9294.out[0] (.names)                                            0.261     9.980
n9301.in[0] (.names)                                             1.014    10.993
n9301.out[0] (.names)                                            0.261    11.254
n9382.in[0] (.names)                                             1.014    12.268
n9382.out[0] (.names)                                            0.261    12.529
n9385.in[0] (.names)                                             1.014    13.543
n9385.out[0] (.names)                                            0.261    13.804
n9386.in[1] (.names)                                             1.014    14.818
n9386.out[0] (.names)                                            0.261    15.079
n9387.in[1] (.names)                                             1.014    16.093
n9387.out[0] (.names)                                            0.261    16.354
n9388.in[1] (.names)                                             1.014    17.367
n9388.out[0] (.names)                                            0.261    17.628
n9276.in[0] (.names)                                             1.014    18.642
n9276.out[0] (.names)                                            0.261    18.903
n9391.in[0] (.names)                                             1.014    19.917
n9391.out[0] (.names)                                            0.261    20.178
n9392.in[0] (.names)                                             1.014    21.192
n9392.out[0] (.names)                                            0.261    21.453
n9559.in[1] (.names)                                             1.014    22.467
n9559.out[0] (.names)                                            0.261    22.728
n9502.in[0] (.names)                                             1.014    23.742
n9502.out[0] (.names)                                            0.261    24.003
n9563.in[2] (.names)                                             1.014    25.016
n9563.out[0] (.names)                                            0.261    25.277
n9567.in[1] (.names)                                             1.014    26.291
n9567.out[0] (.names)                                            0.261    26.552
n8430.in[0] (.names)                                             1.014    27.566
n8430.out[0] (.names)                                            0.261    27.827
n9711.in[1] (.names)                                             1.014    28.841
n9711.out[0] (.names)                                            0.261    29.102
n9712.in[0] (.names)                                             1.014    30.116
n9712.out[0] (.names)                                            0.261    30.377
n9713.in[2] (.names)                                             1.014    31.390
n9713.out[0] (.names)                                            0.261    31.651
n9677.in[1] (.names)                                             1.014    32.665
n9677.out[0] (.names)                                            0.261    32.926
n9533.in[1] (.names)                                             1.014    33.940
n9533.out[0] (.names)                                            0.261    34.201
n9684.in[0] (.names)                                             1.014    35.215
n9684.out[0] (.names)                                            0.261    35.476
n9685.in[0] (.names)                                             1.014    36.490
n9685.out[0] (.names)                                            0.261    36.751
n9689.in[0] (.names)                                             1.014    37.765
n9689.out[0] (.names)                                            0.261    38.026
n9720.in[1] (.names)                                             1.014    39.039
n9720.out[0] (.names)                                            0.261    39.300
n9724.in[0] (.names)                                             1.014    40.314
n9724.out[0] (.names)                                            0.261    40.575
n9700.in[0] (.names)                                             1.014    41.589
n9700.out[0] (.names)                                            0.261    41.850
n9262.in[1] (.names)                                             1.014    42.864
n9262.out[0] (.names)                                            0.261    43.125
n9843.in[1] (.names)                                             1.014    44.139
n9843.out[0] (.names)                                            0.261    44.400
n2764.in[0] (.names)                                             1.014    45.413
n2764.out[0] (.names)                                            0.261    45.674
n8862.in[0] (.names)                                             1.014    46.688
n8862.out[0] (.names)                                            0.261    46.949
n9802.in[0] (.names)                                             1.014    47.963
n9802.out[0] (.names)                                            0.261    48.224
n9818.in[1] (.names)                                             1.014    49.238
n9818.out[0] (.names)                                            0.261    49.499
n9640.in[2] (.names)                                             1.014    50.513
n9640.out[0] (.names)                                            0.261    50.774
n8406.in[0] (.names)                                             1.014    51.787
n8406.out[0] (.names)                                            0.261    52.048
n9819.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9819.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 18
Startpoint: n4649.Q[0] (.latch clocked by pclk)
Endpoint  : n8203.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4649.clk[0] (.latch)                                            1.014     1.014
n4649.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6728.in[2] (.names)                                             1.014     2.070
n6728.out[0] (.names)                                            0.261     2.331
n6729.in[1] (.names)                                             1.014     3.344
n6729.out[0] (.names)                                            0.261     3.605
n6686.in[0] (.names)                                             1.014     4.619
n6686.out[0] (.names)                                            0.261     4.880
n6687.in[3] (.names)                                             1.014     5.894
n6687.out[0] (.names)                                            0.261     6.155
n6692.in[1] (.names)                                             1.014     7.169
n6692.out[0] (.names)                                            0.261     7.430
n6693.in[0] (.names)                                             1.014     8.444
n6693.out[0] (.names)                                            0.261     8.705
n6695.in[1] (.names)                                             1.014     9.719
n6695.out[0] (.names)                                            0.261     9.980
n6699.in[1] (.names)                                             1.014    10.993
n6699.out[0] (.names)                                            0.261    11.254
n6680.in[0] (.names)                                             1.014    12.268
n6680.out[0] (.names)                                            0.261    12.529
n6700.in[0] (.names)                                             1.014    13.543
n6700.out[0] (.names)                                            0.261    13.804
n6701.in[0] (.names)                                             1.014    14.818
n6701.out[0] (.names)                                            0.261    15.079
n2517.in[2] (.names)                                             1.014    16.093
n2517.out[0] (.names)                                            0.261    16.354
n6702.in[0] (.names)                                             1.014    17.367
n6702.out[0] (.names)                                            0.261    17.628
n6704.in[0] (.names)                                             1.014    18.642
n6704.out[0] (.names)                                            0.261    18.903
n6730.in[3] (.names)                                             1.014    19.917
n6730.out[0] (.names)                                            0.261    20.178
n6731.in[1] (.names)                                             1.014    21.192
n6731.out[0] (.names)                                            0.261    21.453
n6732.in[0] (.names)                                             1.014    22.467
n6732.out[0] (.names)                                            0.261    22.728
n6791.in[2] (.names)                                             1.014    23.742
n6791.out[0] (.names)                                            0.261    24.003
n3794.in[2] (.names)                                             1.014    25.016
n3794.out[0] (.names)                                            0.261    25.277
n6836.in[2] (.names)                                             1.014    26.291
n6836.out[0] (.names)                                            0.261    26.552
n2192.in[0] (.names)                                             1.014    27.566
n2192.out[0] (.names)                                            0.261    27.827
n6837.in[1] (.names)                                             1.014    28.841
n6837.out[0] (.names)                                            0.261    29.102
n7076.in[3] (.names)                                             1.014    30.116
n7076.out[0] (.names)                                            0.261    30.377
n7077.in[1] (.names)                                             1.014    31.390
n7077.out[0] (.names)                                            0.261    31.651
n2637.in[0] (.names)                                             1.014    32.665
n2637.out[0] (.names)                                            0.261    32.926
n3024.in[0] (.names)                                             1.014    33.940
n3024.out[0] (.names)                                            0.261    34.201
n2923.in[2] (.names)                                             1.014    35.215
n2923.out[0] (.names)                                            0.261    35.476
n7972.in[1] (.names)                                             1.014    36.490
n7972.out[0] (.names)                                            0.261    36.751
n7973.in[0] (.names)                                             1.014    37.765
n7973.out[0] (.names)                                            0.261    38.026
n7968.in[2] (.names)                                             1.014    39.039
n7968.out[0] (.names)                                            0.261    39.300
n7963.in[0] (.names)                                             1.014    40.314
n7963.out[0] (.names)                                            0.261    40.575
n7962.in[0] (.names)                                             1.014    41.589
n7962.out[0] (.names)                                            0.261    41.850
n7957.in[0] (.names)                                             1.014    42.864
n7957.out[0] (.names)                                            0.261    43.125
n7967.in[0] (.names)                                             1.014    44.139
n7967.out[0] (.names)                                            0.261    44.400
n7969.in[0] (.names)                                             1.014    45.413
n7969.out[0] (.names)                                            0.261    45.674
n8245.in[0] (.names)                                             1.014    46.688
n8245.out[0] (.names)                                            0.261    46.949
n8221.in[0] (.names)                                             1.014    47.963
n8221.out[0] (.names)                                            0.261    48.224
n8246.in[0] (.names)                                             1.014    49.238
n8246.out[0] (.names)                                            0.261    49.499
n7657.in[1] (.names)                                             1.014    50.513
n7657.out[0] (.names)                                            0.261    50.774
n8202.in[0] (.names)                                             1.014    51.787
n8202.out[0] (.names)                                            0.261    52.048
n8203.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8203.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 19
Startpoint: n2627.Q[0] (.latch clocked by pclk)
Endpoint  : n3191.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2627.clk[0] (.latch)                                            1.014     1.014
n2627.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4279.in[0] (.names)                                             1.014     2.070
n4279.out[0] (.names)                                            0.261     2.331
n4282.in[0] (.names)                                             1.014     3.344
n4282.out[0] (.names)                                            0.261     3.605
n4232.in[0] (.names)                                             1.014     4.619
n4232.out[0] (.names)                                            0.261     4.880
n4288.in[0] (.names)                                             1.014     5.894
n4288.out[0] (.names)                                            0.261     6.155
n4317.in[0] (.names)                                             1.014     7.169
n4317.out[0] (.names)                                            0.261     7.430
n4318.in[2] (.names)                                             1.014     8.444
n4318.out[0] (.names)                                            0.261     8.705
n3713.in[0] (.names)                                             1.014     9.719
n3713.out[0] (.names)                                            0.261     9.980
n4128.in[1] (.names)                                             1.014    10.993
n4128.out[0] (.names)                                            0.261    11.254
n4129.in[0] (.names)                                             1.014    12.268
n4129.out[0] (.names)                                            0.261    12.529
n4130.in[1] (.names)                                             1.014    13.543
n4130.out[0] (.names)                                            0.261    13.804
n4131.in[0] (.names)                                             1.014    14.818
n4131.out[0] (.names)                                            0.261    15.079
n4133.in[2] (.names)                                             1.014    16.093
n4133.out[0] (.names)                                            0.261    16.354
n4137.in[3] (.names)                                             1.014    17.367
n4137.out[0] (.names)                                            0.261    17.628
n4138.in[1] (.names)                                             1.014    18.642
n4138.out[0] (.names)                                            0.261    18.903
n4082.in[0] (.names)                                             1.014    19.917
n4082.out[0] (.names)                                            0.261    20.178
n4139.in[0] (.names)                                             1.014    21.192
n4139.out[0] (.names)                                            0.261    21.453
n4146.in[0] (.names)                                             1.014    22.467
n4146.out[0] (.names)                                            0.261    22.728
n3305.in[2] (.names)                                             1.014    23.742
n3305.out[0] (.names)                                            0.261    24.003
n4187.in[1] (.names)                                             1.014    25.016
n4187.out[0] (.names)                                            0.261    25.277
n4188.in[0] (.names)                                             1.014    26.291
n4188.out[0] (.names)                                            0.261    26.552
n4190.in[3] (.names)                                             1.014    27.566
n4190.out[0] (.names)                                            0.261    27.827
n4216.in[0] (.names)                                             1.014    28.841
n4216.out[0] (.names)                                            0.261    29.102
n4217.in[0] (.names)                                             1.014    30.116
n4217.out[0] (.names)                                            0.261    30.377
n4094.in[0] (.names)                                             1.014    31.390
n4094.out[0] (.names)                                            0.261    31.651
n2068.in[0] (.names)                                             1.014    32.665
n2068.out[0] (.names)                                            0.261    32.926
n3275.in[0] (.names)                                             1.014    33.940
n3275.out[0] (.names)                                            0.261    34.201
n3280.in[1] (.names)                                             1.014    35.215
n3280.out[0] (.names)                                            0.261    35.476
n3271.in[1] (.names)                                             1.014    36.490
n3271.out[0] (.names)                                            0.261    36.751
n3176.in[1] (.names)                                             1.014    37.765
n3176.out[0] (.names)                                            0.261    38.026
n3202.in[1] (.names)                                             1.014    39.039
n3202.out[0] (.names)                                            0.261    39.300
n3255.in[0] (.names)                                             1.014    40.314
n3255.out[0] (.names)                                            0.261    40.575
n3257.in[0] (.names)                                             1.014    41.589
n3257.out[0] (.names)                                            0.261    41.850
n3262.in[1] (.names)                                             1.014    42.864
n3262.out[0] (.names)                                            0.261    43.125
n3264.in[0] (.names)                                             1.014    44.139
n3264.out[0] (.names)                                            0.261    44.400
n3265.in[0] (.names)                                             1.014    45.413
n3265.out[0] (.names)                                            0.261    45.674
n3643.in[0] (.names)                                             1.014    46.688
n3643.out[0] (.names)                                            0.261    46.949
n3645.in[0] (.names)                                             1.014    47.963
n3645.out[0] (.names)                                            0.261    48.224
n3169.in[0] (.names)                                             1.014    49.238
n3169.out[0] (.names)                                            0.261    49.499
n2790.in[0] (.names)                                             1.014    50.513
n2790.out[0] (.names)                                            0.261    50.774
n3190.in[0] (.names)                                             1.014    51.787
n3190.out[0] (.names)                                            0.261    52.048
n3191.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3191.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 20
Startpoint: n4127.Q[0] (.latch clocked by pclk)
Endpoint  : n3097.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4127.clk[0] (.latch)                                            1.014     1.014
n4127.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3590.in[0] (.names)                                             1.014     2.070
n3590.out[0] (.names)                                            0.261     2.331
n4045.in[0] (.names)                                             1.014     3.344
n4045.out[0] (.names)                                            0.261     3.605
n2714.in[0] (.names)                                             1.014     4.619
n2714.out[0] (.names)                                            0.261     4.880
n3319.in[3] (.names)                                             1.014     5.894
n3319.out[0] (.names)                                            0.261     6.155
n3321.in[1] (.names)                                             1.014     7.169
n3321.out[0] (.names)                                            0.261     7.430
n3322.in[0] (.names)                                             1.014     8.444
n3322.out[0] (.names)                                            0.261     8.705
n3215.in[1] (.names)                                             1.014     9.719
n3215.out[0] (.names)                                            0.261     9.980
n3216.in[2] (.names)                                             1.014    10.993
n3216.out[0] (.names)                                            0.261    11.254
n3217.in[0] (.names)                                             1.014    12.268
n3217.out[0] (.names)                                            0.261    12.529
n3224.in[0] (.names)                                             1.014    13.543
n3224.out[0] (.names)                                            0.261    13.804
n3259.in[0] (.names)                                             1.014    14.818
n3259.out[0] (.names)                                            0.261    15.079
n3218.in[0] (.names)                                             1.014    16.093
n3218.out[0] (.names)                                            0.261    16.354
n3219.in[0] (.names)                                             1.014    17.367
n3219.out[0] (.names)                                            0.261    17.628
n3184.in[0] (.names)                                             1.014    18.642
n3184.out[0] (.names)                                            0.261    18.903
n3220.in[0] (.names)                                             1.014    19.917
n3220.out[0] (.names)                                            0.261    20.178
n3221.in[0] (.names)                                             1.014    21.192
n3221.out[0] (.names)                                            0.261    21.453
n3243.in[1] (.names)                                             1.014    22.467
n3243.out[0] (.names)                                            0.261    22.728
n3244.in[2] (.names)                                             1.014    23.742
n3244.out[0] (.names)                                            0.261    24.003
n2985.in[0] (.names)                                             1.014    25.016
n2985.out[0] (.names)                                            0.261    25.277
n3247.in[1] (.names)                                             1.014    26.291
n3247.out[0] (.names)                                            0.261    26.552
n3248.in[0] (.names)                                             1.014    27.566
n3248.out[0] (.names)                                            0.261    27.827
n3272.in[2] (.names)                                             1.014    28.841
n3272.out[0] (.names)                                            0.261    29.102
n2130.in[0] (.names)                                             1.014    30.116
n2130.out[0] (.names)                                            0.261    30.377
n3301.in[0] (.names)                                             1.014    31.390
n3301.out[0] (.names)                                            0.261    31.651
n3302.in[0] (.names)                                             1.014    32.665
n3302.out[0] (.names)                                            0.261    32.926
n3303.in[0] (.names)                                             1.014    33.940
n3303.out[0] (.names)                                            0.261    34.201
n3304.in[0] (.names)                                             1.014    35.215
n3304.out[0] (.names)                                            0.261    35.476
n3309.in[1] (.names)                                             1.014    36.490
n3309.out[0] (.names)                                            0.261    36.751
n3310.in[0] (.names)                                             1.014    37.765
n3310.out[0] (.names)                                            0.261    38.026
n3117.in[1] (.names)                                             1.014    39.039
n3117.out[0] (.names)                                            0.261    39.300
n3313.in[0] (.names)                                             1.014    40.314
n3313.out[0] (.names)                                            0.261    40.575
n3323.in[0] (.names)                                             1.014    41.589
n3323.out[0] (.names)                                            0.261    41.850
n3324.in[0] (.names)                                             1.014    42.864
n3324.out[0] (.names)                                            0.261    43.125
n2973.in[1] (.names)                                             1.014    44.139
n2973.out[0] (.names)                                            0.261    44.400
n3326.in[1] (.names)                                             1.014    45.413
n3326.out[0] (.names)                                            0.261    45.674
n3433.in[2] (.names)                                             1.014    46.688
n3433.out[0] (.names)                                            0.261    46.949
n2785.in[0] (.names)                                             1.014    47.963
n2785.out[0] (.names)                                            0.261    48.224
n3286.in[0] (.names)                                             1.014    49.238
n3286.out[0] (.names)                                            0.261    49.499
n3435.in[2] (.names)                                             1.014    50.513
n3435.out[0] (.names)                                            0.261    50.774
n3096.in[0] (.names)                                             1.014    51.787
n3096.out[0] (.names)                                            0.261    52.048
n3097.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3097.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 21
Startpoint: n4127.Q[0] (.latch clocked by pclk)
Endpoint  : n3422.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4127.clk[0] (.latch)                                            1.014     1.014
n4127.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3590.in[0] (.names)                                             1.014     2.070
n3590.out[0] (.names)                                            0.261     2.331
n4045.in[0] (.names)                                             1.014     3.344
n4045.out[0] (.names)                                            0.261     3.605
n2714.in[0] (.names)                                             1.014     4.619
n2714.out[0] (.names)                                            0.261     4.880
n3319.in[3] (.names)                                             1.014     5.894
n3319.out[0] (.names)                                            0.261     6.155
n3321.in[1] (.names)                                             1.014     7.169
n3321.out[0] (.names)                                            0.261     7.430
n3322.in[0] (.names)                                             1.014     8.444
n3322.out[0] (.names)                                            0.261     8.705
n3215.in[1] (.names)                                             1.014     9.719
n3215.out[0] (.names)                                            0.261     9.980
n3216.in[2] (.names)                                             1.014    10.993
n3216.out[0] (.names)                                            0.261    11.254
n3217.in[0] (.names)                                             1.014    12.268
n3217.out[0] (.names)                                            0.261    12.529
n3224.in[0] (.names)                                             1.014    13.543
n3224.out[0] (.names)                                            0.261    13.804
n3259.in[0] (.names)                                             1.014    14.818
n3259.out[0] (.names)                                            0.261    15.079
n3218.in[0] (.names)                                             1.014    16.093
n3218.out[0] (.names)                                            0.261    16.354
n3219.in[0] (.names)                                             1.014    17.367
n3219.out[0] (.names)                                            0.261    17.628
n3184.in[0] (.names)                                             1.014    18.642
n3184.out[0] (.names)                                            0.261    18.903
n3220.in[0] (.names)                                             1.014    19.917
n3220.out[0] (.names)                                            0.261    20.178
n3221.in[0] (.names)                                             1.014    21.192
n3221.out[0] (.names)                                            0.261    21.453
n3243.in[1] (.names)                                             1.014    22.467
n3243.out[0] (.names)                                            0.261    22.728
n3244.in[2] (.names)                                             1.014    23.742
n3244.out[0] (.names)                                            0.261    24.003
n2985.in[0] (.names)                                             1.014    25.016
n2985.out[0] (.names)                                            0.261    25.277
n3247.in[1] (.names)                                             1.014    26.291
n3247.out[0] (.names)                                            0.261    26.552
n3248.in[0] (.names)                                             1.014    27.566
n3248.out[0] (.names)                                            0.261    27.827
n3272.in[2] (.names)                                             1.014    28.841
n3272.out[0] (.names)                                            0.261    29.102
n2130.in[0] (.names)                                             1.014    30.116
n2130.out[0] (.names)                                            0.261    30.377
n3301.in[0] (.names)                                             1.014    31.390
n3301.out[0] (.names)                                            0.261    31.651
n3302.in[0] (.names)                                             1.014    32.665
n3302.out[0] (.names)                                            0.261    32.926
n3303.in[0] (.names)                                             1.014    33.940
n3303.out[0] (.names)                                            0.261    34.201
n3304.in[0] (.names)                                             1.014    35.215
n3304.out[0] (.names)                                            0.261    35.476
n3309.in[1] (.names)                                             1.014    36.490
n3309.out[0] (.names)                                            0.261    36.751
n3310.in[0] (.names)                                             1.014    37.765
n3310.out[0] (.names)                                            0.261    38.026
n3117.in[1] (.names)                                             1.014    39.039
n3117.out[0] (.names)                                            0.261    39.300
n3313.in[0] (.names)                                             1.014    40.314
n3313.out[0] (.names)                                            0.261    40.575
n3323.in[0] (.names)                                             1.014    41.589
n3323.out[0] (.names)                                            0.261    41.850
n3324.in[0] (.names)                                             1.014    42.864
n3324.out[0] (.names)                                            0.261    43.125
n2973.in[1] (.names)                                             1.014    44.139
n2973.out[0] (.names)                                            0.261    44.400
n3326.in[1] (.names)                                             1.014    45.413
n3326.out[0] (.names)                                            0.261    45.674
n3433.in[2] (.names)                                             1.014    46.688
n3433.out[0] (.names)                                            0.261    46.949
n2785.in[0] (.names)                                             1.014    47.963
n2785.out[0] (.names)                                            0.261    48.224
n3286.in[0] (.names)                                             1.014    49.238
n3286.out[0] (.names)                                            0.261    49.499
n3435.in[2] (.names)                                             1.014    50.513
n3435.out[0] (.names)                                            0.261    50.774
n3096.in[0] (.names)                                             1.014    51.787
n3096.out[0] (.names)                                            0.261    52.048
n3422.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3422.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 22
Startpoint: n2627.Q[0] (.latch clocked by pclk)
Endpoint  : n3062.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2627.clk[0] (.latch)                                            1.014     1.014
n2627.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4279.in[0] (.names)                                             1.014     2.070
n4279.out[0] (.names)                                            0.261     2.331
n4282.in[0] (.names)                                             1.014     3.344
n4282.out[0] (.names)                                            0.261     3.605
n4232.in[0] (.names)                                             1.014     4.619
n4232.out[0] (.names)                                            0.261     4.880
n4288.in[0] (.names)                                             1.014     5.894
n4288.out[0] (.names)                                            0.261     6.155
n4317.in[0] (.names)                                             1.014     7.169
n4317.out[0] (.names)                                            0.261     7.430
n4318.in[2] (.names)                                             1.014     8.444
n4318.out[0] (.names)                                            0.261     8.705
n3713.in[0] (.names)                                             1.014     9.719
n3713.out[0] (.names)                                            0.261     9.980
n4128.in[1] (.names)                                             1.014    10.993
n4128.out[0] (.names)                                            0.261    11.254
n4129.in[0] (.names)                                             1.014    12.268
n4129.out[0] (.names)                                            0.261    12.529
n4130.in[1] (.names)                                             1.014    13.543
n4130.out[0] (.names)                                            0.261    13.804
n4131.in[0] (.names)                                             1.014    14.818
n4131.out[0] (.names)                                            0.261    15.079
n4133.in[2] (.names)                                             1.014    16.093
n4133.out[0] (.names)                                            0.261    16.354
n4137.in[3] (.names)                                             1.014    17.367
n4137.out[0] (.names)                                            0.261    17.628
n4138.in[1] (.names)                                             1.014    18.642
n4138.out[0] (.names)                                            0.261    18.903
n4082.in[0] (.names)                                             1.014    19.917
n4082.out[0] (.names)                                            0.261    20.178
n4139.in[0] (.names)                                             1.014    21.192
n4139.out[0] (.names)                                            0.261    21.453
n4146.in[0] (.names)                                             1.014    22.467
n4146.out[0] (.names)                                            0.261    22.728
n3305.in[2] (.names)                                             1.014    23.742
n3305.out[0] (.names)                                            0.261    24.003
n4358.in[0] (.names)                                             1.014    25.016
n4358.out[0] (.names)                                            0.261    25.277
n4360.in[0] (.names)                                             1.014    26.291
n4360.out[0] (.names)                                            0.261    26.552
n4361.in[0] (.names)                                             1.014    27.566
n4361.out[0] (.names)                                            0.261    27.827
n4365.in[0] (.names)                                             1.014    28.841
n4365.out[0] (.names)                                            0.261    29.102
n2119.in[1] (.names)                                             1.014    30.116
n2119.out[0] (.names)                                            0.261    30.377
n4366.in[0] (.names)                                             1.014    31.390
n4366.out[0] (.names)                                            0.261    31.651
n4368.in[2] (.names)                                             1.014    32.665
n4368.out[0] (.names)                                            0.261    32.926
n4372.in[1] (.names)                                             1.014    33.940
n4372.out[0] (.names)                                            0.261    34.201
n4388.in[1] (.names)                                             1.014    35.215
n4388.out[0] (.names)                                            0.261    35.476
n4391.in[0] (.names)                                             1.014    36.490
n4391.out[0] (.names)                                            0.261    36.751
n1966.in[2] (.names)                                             1.014    37.765
n1966.out[0] (.names)                                            0.261    38.026
n4395.in[2] (.names)                                             1.014    39.039
n4395.out[0] (.names)                                            0.261    39.300
n4178.in[0] (.names)                                             1.014    40.314
n4178.out[0] (.names)                                            0.261    40.575
n4101.in[3] (.names)                                             1.014    41.589
n4101.out[0] (.names)                                            0.261    41.850
n3201.in[1] (.names)                                             1.014    42.864
n3201.out[0] (.names)                                            0.261    43.125
n3203.in[0] (.names)                                             1.014    44.139
n3203.out[0] (.names)                                            0.261    44.400
n3252.in[1] (.names)                                             1.014    45.413
n3252.out[0] (.names)                                            0.261    45.674
n3253.in[2] (.names)                                             1.014    46.688
n3253.out[0] (.names)                                            0.261    46.949
n2914.in[1] (.names)                                             1.014    47.963
n2914.out[0] (.names)                                            0.261    48.224
n3254.in[1] (.names)                                             1.014    49.238
n3254.out[0] (.names)                                            0.261    49.499
n3054.in[2] (.names)                                             1.014    50.513
n3054.out[0] (.names)                                            0.261    50.774
n3061.in[1] (.names)                                             1.014    51.787
n3061.out[0] (.names)                                            0.261    52.048
n3062.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3062.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 23
Startpoint: n2627.Q[0] (.latch clocked by pclk)
Endpoint  : n3674.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2627.clk[0] (.latch)                                            1.014     1.014
n2627.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4279.in[0] (.names)                                             1.014     2.070
n4279.out[0] (.names)                                            0.261     2.331
n4282.in[0] (.names)                                             1.014     3.344
n4282.out[0] (.names)                                            0.261     3.605
n4232.in[0] (.names)                                             1.014     4.619
n4232.out[0] (.names)                                            0.261     4.880
n4288.in[0] (.names)                                             1.014     5.894
n4288.out[0] (.names)                                            0.261     6.155
n4317.in[0] (.names)                                             1.014     7.169
n4317.out[0] (.names)                                            0.261     7.430
n4318.in[2] (.names)                                             1.014     8.444
n4318.out[0] (.names)                                            0.261     8.705
n3713.in[0] (.names)                                             1.014     9.719
n3713.out[0] (.names)                                            0.261     9.980
n4050.in[1] (.names)                                             1.014    10.993
n4050.out[0] (.names)                                            0.261    11.254
n3363.in[2] (.names)                                             1.014    12.268
n3363.out[0] (.names)                                            0.261    12.529
n3765.in[0] (.names)                                             1.014    13.543
n3765.out[0] (.names)                                            0.261    13.804
n3745.in[1] (.names)                                             1.014    14.818
n3745.out[0] (.names)                                            0.261    15.079
n3706.in[1] (.names)                                             1.014    16.093
n3706.out[0] (.names)                                            0.261    16.354
n3298.in[0] (.names)                                             1.014    17.367
n3298.out[0] (.names)                                            0.261    17.628
n3767.in[0] (.names)                                             1.014    18.642
n3767.out[0] (.names)                                            0.261    18.903
n3750.in[0] (.names)                                             1.014    19.917
n3750.out[0] (.names)                                            0.261    20.178
n3752.in[0] (.names)                                             1.014    21.192
n3752.out[0] (.names)                                            0.261    21.453
n3755.in[0] (.names)                                             1.014    22.467
n3755.out[0] (.names)                                            0.261    22.728
n3757.in[0] (.names)                                             1.014    23.742
n3757.out[0] (.names)                                            0.261    24.003
n3758.in[1] (.names)                                             1.014    25.016
n3758.out[0] (.names)                                            0.261    25.277
n3759.in[2] (.names)                                             1.014    26.291
n3759.out[0] (.names)                                            0.261    26.552
n3695.in[0] (.names)                                             1.014    27.566
n3695.out[0] (.names)                                            0.261    27.827
n3760.in[0] (.names)                                             1.014    28.841
n3760.out[0] (.names)                                            0.261    29.102
n3274.in[1] (.names)                                             1.014    30.116
n3274.out[0] (.names)                                            0.261    30.377
n3709.in[0] (.names)                                             1.014    31.390
n3709.out[0] (.names)                                            0.261    31.651
n2745.in[2] (.names)                                             1.014    32.665
n2745.out[0] (.names)                                            0.261    32.926
n3708.in[0] (.names)                                             1.014    33.940
n3708.out[0] (.names)                                            0.261    34.201
n3711.in[0] (.names)                                             1.014    35.215
n3711.out[0] (.names)                                            0.261    35.476
n3652.in[0] (.names)                                             1.014    36.490
n3652.out[0] (.names)                                            0.261    36.751
n3663.in[0] (.names)                                             1.014    37.765
n3663.out[0] (.names)                                            0.261    38.026
n2213.in[2] (.names)                                             1.014    39.039
n2213.out[0] (.names)                                            0.261    39.300
n3111.in[1] (.names)                                             1.014    40.314
n3111.out[0] (.names)                                            0.261    40.575
n3651.in[0] (.names)                                             1.014    41.589
n3651.out[0] (.names)                                            0.261    41.850
n3653.in[0] (.names)                                             1.014    42.864
n3653.out[0] (.names)                                            0.261    43.125
n3670.in[1] (.names)                                             1.014    44.139
n3670.out[0] (.names)                                            0.261    44.400
n3703.in[0] (.names)                                             1.014    45.413
n3703.out[0] (.names)                                            0.261    45.674
n3704.in[0] (.names)                                             1.014    46.688
n3704.out[0] (.names)                                            0.261    46.949
n3697.in[0] (.names)                                             1.014    47.963
n3697.out[0] (.names)                                            0.261    48.224
n3088.in[3] (.names)                                             1.014    49.238
n3088.out[0] (.names)                                            0.261    49.499
n3451.in[0] (.names)                                             1.014    50.513
n3451.out[0] (.names)                                            0.261    50.774
n3673.in[0] (.names)                                             1.014    51.787
n3673.out[0] (.names)                                            0.261    52.048
n3674.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3674.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 24
Startpoint: n2747.Q[0] (.latch clocked by pclk)
Endpoint  : n3085.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2747.clk[0] (.latch)                                            1.014     1.014
n2747.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10455.in[0] (.names)                                            1.014     2.070
n10455.out[0] (.names)                                           0.261     2.331
n10456.in[0] (.names)                                            1.014     3.344
n10456.out[0] (.names)                                           0.261     3.605
n10457.in[0] (.names)                                            1.014     4.619
n10457.out[0] (.names)                                           0.261     4.880
n10458.in[0] (.names)                                            1.014     5.894
n10458.out[0] (.names)                                           0.261     6.155
n10461.in[1] (.names)                                            1.014     7.169
n10461.out[0] (.names)                                           0.261     7.430
n10443.in[0] (.names)                                            1.014     8.444
n10443.out[0] (.names)                                           0.261     8.705
n11506.in[3] (.names)                                            1.014     9.719
n11506.out[0] (.names)                                           0.261     9.980
n11508.in[1] (.names)                                            1.014    10.993
n11508.out[0] (.names)                                           0.261    11.254
n11496.in[1] (.names)                                            1.014    12.268
n11496.out[0] (.names)                                           0.261    12.529
n11486.in[0] (.names)                                            1.014    13.543
n11486.out[0] (.names)                                           0.261    13.804
n11487.in[0] (.names)                                            1.014    14.818
n11487.out[0] (.names)                                           0.261    15.079
n2537.in[2] (.names)                                             1.014    16.093
n2537.out[0] (.names)                                            0.261    16.354
n11549.in[0] (.names)                                            1.014    17.367
n11549.out[0] (.names)                                           0.261    17.628
n11551.in[1] (.names)                                            1.014    18.642
n11551.out[0] (.names)                                           0.261    18.903
n11340.in[0] (.names)                                            1.014    19.917
n11340.out[0] (.names)                                           0.261    20.178
n11341.in[0] (.names)                                            1.014    21.192
n11341.out[0] (.names)                                           0.261    21.453
n11345.in[3] (.names)                                            1.014    22.467
n11345.out[0] (.names)                                           0.261    22.728
n2242.in[1] (.names)                                             1.014    23.742
n2242.out[0] (.names)                                            0.261    24.003
n11347.in[1] (.names)                                            1.014    25.016
n11347.out[0] (.names)                                           0.261    25.277
n11348.in[1] (.names)                                            1.014    26.291
n11348.out[0] (.names)                                           0.261    26.552
n11313.in[1] (.names)                                            1.014    27.566
n11313.out[0] (.names)                                           0.261    27.827
n11314.in[1] (.names)                                            1.014    28.841
n11314.out[0] (.names)                                           0.261    29.102
n11315.in[0] (.names)                                            1.014    30.116
n11315.out[0] (.names)                                           0.261    30.377
n11334.in[2] (.names)                                            1.014    31.390
n11334.out[0] (.names)                                           0.261    31.651
n11385.in[0] (.names)                                            1.014    32.665
n11385.out[0] (.names)                                           0.261    32.926
n11381.in[0] (.names)                                            1.014    33.940
n11381.out[0] (.names)                                           0.261    34.201
n11353.in[1] (.names)                                            1.014    35.215
n11353.out[0] (.names)                                           0.261    35.476
n11355.in[2] (.names)                                            1.014    36.490
n11355.out[0] (.names)                                           0.261    36.751
n11356.in[0] (.names)                                            1.014    37.765
n11356.out[0] (.names)                                           0.261    38.026
n11357.in[0] (.names)                                            1.014    39.039
n11357.out[0] (.names)                                           0.261    39.300
n2015.in[1] (.names)                                             1.014    40.314
n2015.out[0] (.names)                                            0.261    40.575
n2588.in[0] (.names)                                             1.014    41.589
n2588.out[0] (.names)                                            0.261    41.850
n4548.in[0] (.names)                                             1.014    42.864
n4548.out[0] (.names)                                            0.261    43.125
n4556.in[1] (.names)                                             1.014    44.139
n4556.out[0] (.names)                                            0.261    44.400
n4483.in[1] (.names)                                             1.014    45.413
n4483.out[0] (.names)                                            0.261    45.674
n3718.in[0] (.names)                                             1.014    46.688
n3718.out[0] (.names)                                            0.261    46.949
n3065.in[3] (.names)                                             1.014    47.963
n3065.out[0] (.names)                                            0.261    48.224
n1958.in[0] (.names)                                             1.014    49.238
n1958.out[0] (.names)                                            0.261    49.499
n3100.in[0] (.names)                                             1.014    50.513
n3100.out[0] (.names)                                            0.261    50.774
n3084.in[0] (.names)                                             1.014    51.787
n3084.out[0] (.names)                                            0.261    52.048
n3085.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3085.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 25
Startpoint: n5913.Q[0] (.latch clocked by pclk)
Endpoint  : n5921.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5913.clk[0] (.latch)                                            1.014     1.014
n5913.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5914.in[0] (.names)                                             1.014     2.070
n5914.out[0] (.names)                                            0.261     2.331
n5801.in[2] (.names)                                             1.014     3.344
n5801.out[0] (.names)                                            0.261     3.605
n5802.in[1] (.names)                                             1.014     4.619
n5802.out[0] (.names)                                            0.261     4.880
n5741.in[0] (.names)                                             1.014     5.894
n5741.out[0] (.names)                                            0.261     6.155
n5742.in[2] (.names)                                             1.014     7.169
n5742.out[0] (.names)                                            0.261     7.430
n2266.in[0] (.names)                                             1.014     8.444
n2266.out[0] (.names)                                            0.261     8.705
n5747.in[0] (.names)                                             1.014     9.719
n5747.out[0] (.names)                                            0.261     9.980
n5750.in[0] (.names)                                             1.014    10.993
n5750.out[0] (.names)                                            0.261    11.254
n5751.in[1] (.names)                                             1.014    12.268
n5751.out[0] (.names)                                            0.261    12.529
n5592.in[0] (.names)                                             1.014    13.543
n5592.out[0] (.names)                                            0.261    13.804
n5594.in[1] (.names)                                             1.014    14.818
n5594.out[0] (.names)                                            0.261    15.079
n5598.in[2] (.names)                                             1.014    16.093
n5598.out[0] (.names)                                            0.261    16.354
n5599.in[1] (.names)                                             1.014    17.367
n5599.out[0] (.names)                                            0.261    17.628
n5614.in[2] (.names)                                             1.014    18.642
n5614.out[0] (.names)                                            0.261    18.903
n6053.in[2] (.names)                                             1.014    19.917
n6053.out[0] (.names)                                            0.261    20.178
n6055.in[3] (.names)                                             1.014    21.192
n6055.out[0] (.names)                                            0.261    21.453
n6056.in[0] (.names)                                             1.014    22.467
n6056.out[0] (.names)                                            0.261    22.728
n5760.in[0] (.names)                                             1.014    23.742
n5760.out[0] (.names)                                            0.261    24.003
n6042.in[0] (.names)                                             1.014    25.016
n6042.out[0] (.names)                                            0.261    25.277
n6043.in[2] (.names)                                             1.014    26.291
n6043.out[0] (.names)                                            0.261    26.552
n6036.in[2] (.names)                                             1.014    27.566
n6036.out[0] (.names)                                            0.261    27.827
n6037.in[0] (.names)                                             1.014    28.841
n6037.out[0] (.names)                                            0.261    29.102
n6038.in[0] (.names)                                             1.014    30.116
n6038.out[0] (.names)                                            0.261    30.377
n5923.in[1] (.names)                                             1.014    31.390
n5923.out[0] (.names)                                            0.261    31.651
n6084.in[0] (.names)                                             1.014    32.665
n6084.out[0] (.names)                                            0.261    32.926
n5956.in[0] (.names)                                             1.014    33.940
n5956.out[0] (.names)                                            0.261    34.201
n6085.in[0] (.names)                                             1.014    35.215
n6085.out[0] (.names)                                            0.261    35.476
n6086.in[0] (.names)                                             1.014    36.490
n6086.out[0] (.names)                                            0.261    36.751
n6087.in[1] (.names)                                             1.014    37.765
n6087.out[0] (.names)                                            0.261    38.026
n6088.in[3] (.names)                                             1.014    39.039
n6088.out[0] (.names)                                            0.261    39.300
n5569.in[0] (.names)                                             1.014    40.314
n5569.out[0] (.names)                                            0.261    40.575
n6089.in[0] (.names)                                             1.014    41.589
n6089.out[0] (.names)                                            0.261    41.850
n6090.in[1] (.names)                                             1.014    42.864
n6090.out[0] (.names)                                            0.261    43.125
n5936.in[2] (.names)                                             1.014    44.139
n5936.out[0] (.names)                                            0.261    44.400
n6092.in[3] (.names)                                             1.014    45.413
n6092.out[0] (.names)                                            0.261    45.674
n5465.in[3] (.names)                                             1.014    46.688
n5465.out[0] (.names)                                            0.261    46.949
n6095.in[0] (.names)                                             1.014    47.963
n6095.out[0] (.names)                                            0.261    48.224
n6093.in[0] (.names)                                             1.014    49.238
n6093.out[0] (.names)                                            0.261    49.499
n5942.in[1] (.names)                                             1.014    50.513
n5942.out[0] (.names)                                            0.261    50.774
n5920.in[0] (.names)                                             1.014    51.787
n5920.out[0] (.names)                                            0.261    52.048
n5921.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5921.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 26
Startpoint: n3148.Q[0] (.latch clocked by pclk)
Endpoint  : n3826.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3148.clk[0] (.latch)                                            1.014     1.014
n3148.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3149.in[0] (.names)                                             1.014     2.070
n3149.out[0] (.names)                                            0.261     2.331
n3150.in[0] (.names)                                             1.014     3.344
n3150.out[0] (.names)                                            0.261     3.605
n3151.in[0] (.names)                                             1.014     4.619
n3151.out[0] (.names)                                            0.261     4.880
n3114.in[1] (.names)                                             1.014     5.894
n3114.out[0] (.names)                                            0.261     6.155
n3153.in[0] (.names)                                             1.014     7.169
n3153.out[0] (.names)                                            0.261     7.430
n3154.in[0] (.names)                                             1.014     8.444
n3154.out[0] (.names)                                            0.261     8.705
n3158.in[2] (.names)                                             1.014     9.719
n3158.out[0] (.names)                                            0.261     9.980
n3160.in[2] (.names)                                             1.014    10.993
n3160.out[0] (.names)                                            0.261    11.254
n3167.in[3] (.names)                                             1.014    12.268
n3167.out[0] (.names)                                            0.261    12.529
n3168.in[0] (.names)                                             1.014    13.543
n3168.out[0] (.names)                                            0.261    13.804
n3572.in[1] (.names)                                             1.014    14.818
n3572.out[0] (.names)                                            0.261    15.079
n2127.in[0] (.names)                                             1.014    16.093
n2127.out[0] (.names)                                            0.261    16.354
n3574.in[0] (.names)                                             1.014    17.367
n3574.out[0] (.names)                                            0.261    17.628
n3575.in[0] (.names)                                             1.014    18.642
n3575.out[0] (.names)                                            0.261    18.903
n3547.in[0] (.names)                                             1.014    19.917
n3547.out[0] (.names)                                            0.261    20.178
n3548.in[1] (.names)                                             1.014    21.192
n3548.out[0] (.names)                                            0.261    21.453
n3557.in[0] (.names)                                             1.014    22.467
n3557.out[0] (.names)                                            0.261    22.728
n3561.in[0] (.names)                                             1.014    23.742
n3561.out[0] (.names)                                            0.261    24.003
n3648.in[1] (.names)                                             1.014    25.016
n3648.out[0] (.names)                                            0.261    25.277
n3070.in[2] (.names)                                             1.014    26.291
n3070.out[0] (.names)                                            0.261    26.552
n3779.in[1] (.names)                                             1.014    27.566
n3779.out[0] (.names)                                            0.261    27.827
n3788.in[0] (.names)                                             1.014    28.841
n3788.out[0] (.names)                                            0.261    29.102
n3790.in[0] (.names)                                             1.014    30.116
n3790.out[0] (.names)                                            0.261    30.377
n3791.in[2] (.names)                                             1.014    31.390
n3791.out[0] (.names)                                            0.261    31.651
n3792.in[0] (.names)                                             1.014    32.665
n3792.out[0] (.names)                                            0.261    32.926
n3800.in[2] (.names)                                             1.014    33.940
n3800.out[0] (.names)                                            0.261    34.201
n2661.in[0] (.names)                                             1.014    35.215
n2661.out[0] (.names)                                            0.261    35.476
n3508.in[1] (.names)                                             1.014    36.490
n3508.out[0] (.names)                                            0.261    36.751
n3802.in[1] (.names)                                             1.014    37.765
n3802.out[0] (.names)                                            0.261    38.026
n3803.in[0] (.names)                                             1.014    39.039
n3803.out[0] (.names)                                            0.261    39.300
n3805.in[3] (.names)                                             1.014    40.314
n3805.out[0] (.names)                                            0.261    40.575
n3804.in[1] (.names)                                             1.014    41.589
n3804.out[0] (.names)                                            0.261    41.850
n3180.in[0] (.names)                                             1.014    42.864
n3180.out[0] (.names)                                            0.261    43.125
n3809.in[1] (.names)                                             1.014    44.139
n3809.out[0] (.names)                                            0.261    44.400
n3810.in[0] (.names)                                             1.014    45.413
n3810.out[0] (.names)                                            0.261    45.674
n3811.in[1] (.names)                                             1.014    46.688
n3811.out[0] (.names)                                            0.261    46.949
n3823.in[2] (.names)                                             1.014    47.963
n3823.out[0] (.names)                                            0.261    48.224
n3824.in[0] (.names)                                             1.014    49.238
n3824.out[0] (.names)                                            0.261    49.499
n3825.in[0] (.names)                                             1.014    50.513
n3825.out[0] (.names)                                            0.261    50.774
n2009.in[0] (.names)                                             1.014    51.787
n2009.out[0] (.names)                                            0.261    52.048
n3826.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3826.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 27
Startpoint: n3148.Q[0] (.latch clocked by pclk)
Endpoint  : n7775.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3148.clk[0] (.latch)                                            1.014     1.014
n3148.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3149.in[0] (.names)                                             1.014     2.070
n3149.out[0] (.names)                                            0.261     2.331
n3150.in[0] (.names)                                             1.014     3.344
n3150.out[0] (.names)                                            0.261     3.605
n3151.in[0] (.names)                                             1.014     4.619
n3151.out[0] (.names)                                            0.261     4.880
n3114.in[1] (.names)                                             1.014     5.894
n3114.out[0] (.names)                                            0.261     6.155
n3153.in[0] (.names)                                             1.014     7.169
n3153.out[0] (.names)                                            0.261     7.430
n3154.in[0] (.names)                                             1.014     8.444
n3154.out[0] (.names)                                            0.261     8.705
n3158.in[2] (.names)                                             1.014     9.719
n3158.out[0] (.names)                                            0.261     9.980
n3160.in[2] (.names)                                             1.014    10.993
n3160.out[0] (.names)                                            0.261    11.254
n3167.in[3] (.names)                                             1.014    12.268
n3167.out[0] (.names)                                            0.261    12.529
n3168.in[0] (.names)                                             1.014    13.543
n3168.out[0] (.names)                                            0.261    13.804
n3572.in[1] (.names)                                             1.014    14.818
n3572.out[0] (.names)                                            0.261    15.079
n2127.in[0] (.names)                                             1.014    16.093
n2127.out[0] (.names)                                            0.261    16.354
n3574.in[0] (.names)                                             1.014    17.367
n3574.out[0] (.names)                                            0.261    17.628
n3575.in[0] (.names)                                             1.014    18.642
n3575.out[0] (.names)                                            0.261    18.903
n3547.in[0] (.names)                                             1.014    19.917
n3547.out[0] (.names)                                            0.261    20.178
n3548.in[1] (.names)                                             1.014    21.192
n3548.out[0] (.names)                                            0.261    21.453
n3557.in[0] (.names)                                             1.014    22.467
n3557.out[0] (.names)                                            0.261    22.728
n3561.in[0] (.names)                                             1.014    23.742
n3561.out[0] (.names)                                            0.261    24.003
n3648.in[1] (.names)                                             1.014    25.016
n3648.out[0] (.names)                                            0.261    25.277
n3070.in[2] (.names)                                             1.014    26.291
n3070.out[0] (.names)                                            0.261    26.552
n3779.in[1] (.names)                                             1.014    27.566
n3779.out[0] (.names)                                            0.261    27.827
n3788.in[0] (.names)                                             1.014    28.841
n3788.out[0] (.names)                                            0.261    29.102
n3790.in[0] (.names)                                             1.014    30.116
n3790.out[0] (.names)                                            0.261    30.377
n3791.in[2] (.names)                                             1.014    31.390
n3791.out[0] (.names)                                            0.261    31.651
n3792.in[0] (.names)                                             1.014    32.665
n3792.out[0] (.names)                                            0.261    32.926
n3800.in[2] (.names)                                             1.014    33.940
n3800.out[0] (.names)                                            0.261    34.201
n2661.in[0] (.names)                                             1.014    35.215
n2661.out[0] (.names)                                            0.261    35.476
n3508.in[1] (.names)                                             1.014    36.490
n3508.out[0] (.names)                                            0.261    36.751
n3802.in[1] (.names)                                             1.014    37.765
n3802.out[0] (.names)                                            0.261    38.026
n3803.in[0] (.names)                                             1.014    39.039
n3803.out[0] (.names)                                            0.261    39.300
n3805.in[3] (.names)                                             1.014    40.314
n3805.out[0] (.names)                                            0.261    40.575
n3003.in[0] (.names)                                             1.014    41.589
n3003.out[0] (.names)                                            0.261    41.850
n3820.in[0] (.names)                                             1.014    42.864
n3820.out[0] (.names)                                            0.261    43.125
n3821.in[0] (.names)                                             1.014    44.139
n3821.out[0] (.names)                                            0.261    44.400
n3822.in[0] (.names)                                             1.014    45.413
n3822.out[0] (.names)                                            0.261    45.674
n7756.in[3] (.names)                                             1.014    46.688
n7756.out[0] (.names)                                            0.261    46.949
n7764.in[1] (.names)                                             1.014    47.963
n7764.out[0] (.names)                                            0.261    48.224
n7771.in[1] (.names)                                             1.014    49.238
n7771.out[0] (.names)                                            0.261    49.499
n7773.in[1] (.names)                                             1.014    50.513
n7773.out[0] (.names)                                            0.261    50.774
n7774.in[0] (.names)                                             1.014    51.787
n7774.out[0] (.names)                                            0.261    52.048
n7775.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7775.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 28
Startpoint: n3148.Q[0] (.latch clocked by pclk)
Endpoint  : n8060.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3148.clk[0] (.latch)                                            1.014     1.014
n3148.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3149.in[0] (.names)                                             1.014     2.070
n3149.out[0] (.names)                                            0.261     2.331
n3150.in[0] (.names)                                             1.014     3.344
n3150.out[0] (.names)                                            0.261     3.605
n3151.in[0] (.names)                                             1.014     4.619
n3151.out[0] (.names)                                            0.261     4.880
n3114.in[1] (.names)                                             1.014     5.894
n3114.out[0] (.names)                                            0.261     6.155
n3153.in[0] (.names)                                             1.014     7.169
n3153.out[0] (.names)                                            0.261     7.430
n3154.in[0] (.names)                                             1.014     8.444
n3154.out[0] (.names)                                            0.261     8.705
n3158.in[2] (.names)                                             1.014     9.719
n3158.out[0] (.names)                                            0.261     9.980
n3160.in[2] (.names)                                             1.014    10.993
n3160.out[0] (.names)                                            0.261    11.254
n3167.in[3] (.names)                                             1.014    12.268
n3167.out[0] (.names)                                            0.261    12.529
n3168.in[0] (.names)                                             1.014    13.543
n3168.out[0] (.names)                                            0.261    13.804
n3572.in[1] (.names)                                             1.014    14.818
n3572.out[0] (.names)                                            0.261    15.079
n2127.in[0] (.names)                                             1.014    16.093
n2127.out[0] (.names)                                            0.261    16.354
n3574.in[0] (.names)                                             1.014    17.367
n3574.out[0] (.names)                                            0.261    17.628
n3575.in[0] (.names)                                             1.014    18.642
n3575.out[0] (.names)                                            0.261    18.903
n3547.in[0] (.names)                                             1.014    19.917
n3547.out[0] (.names)                                            0.261    20.178
n3548.in[1] (.names)                                             1.014    21.192
n3548.out[0] (.names)                                            0.261    21.453
n3557.in[0] (.names)                                             1.014    22.467
n3557.out[0] (.names)                                            0.261    22.728
n3561.in[0] (.names)                                             1.014    23.742
n3561.out[0] (.names)                                            0.261    24.003
n3648.in[1] (.names)                                             1.014    25.016
n3648.out[0] (.names)                                            0.261    25.277
n3070.in[2] (.names)                                             1.014    26.291
n3070.out[0] (.names)                                            0.261    26.552
n3779.in[1] (.names)                                             1.014    27.566
n3779.out[0] (.names)                                            0.261    27.827
n3788.in[0] (.names)                                             1.014    28.841
n3788.out[0] (.names)                                            0.261    29.102
n3790.in[0] (.names)                                             1.014    30.116
n3790.out[0] (.names)                                            0.261    30.377
n3791.in[2] (.names)                                             1.014    31.390
n3791.out[0] (.names)                                            0.261    31.651
n3792.in[0] (.names)                                             1.014    32.665
n3792.out[0] (.names)                                            0.261    32.926
n3800.in[2] (.names)                                             1.014    33.940
n3800.out[0] (.names)                                            0.261    34.201
n2661.in[0] (.names)                                             1.014    35.215
n2661.out[0] (.names)                                            0.261    35.476
n3508.in[1] (.names)                                             1.014    36.490
n3508.out[0] (.names)                                            0.261    36.751
n3802.in[1] (.names)                                             1.014    37.765
n3802.out[0] (.names)                                            0.261    38.026
n3803.in[0] (.names)                                             1.014    39.039
n3803.out[0] (.names)                                            0.261    39.300
n3805.in[3] (.names)                                             1.014    40.314
n3805.out[0] (.names)                                            0.261    40.575
n3003.in[0] (.names)                                             1.014    41.589
n3003.out[0] (.names)                                            0.261    41.850
n3820.in[0] (.names)                                             1.014    42.864
n3820.out[0] (.names)                                            0.261    43.125
n3821.in[0] (.names)                                             1.014    44.139
n3821.out[0] (.names)                                            0.261    44.400
n3822.in[0] (.names)                                             1.014    45.413
n3822.out[0] (.names)                                            0.261    45.674
n7756.in[3] (.names)                                             1.014    46.688
n7756.out[0] (.names)                                            0.261    46.949
n7764.in[1] (.names)                                             1.014    47.963
n7764.out[0] (.names)                                            0.261    48.224
n7771.in[1] (.names)                                             1.014    49.238
n7771.out[0] (.names)                                            0.261    49.499
n7773.in[1] (.names)                                             1.014    50.513
n7773.out[0] (.names)                                            0.261    50.774
n7774.in[0] (.names)                                             1.014    51.787
n7774.out[0] (.names)                                            0.261    52.048
n8060.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8060.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 29
Startpoint: n4649.Q[0] (.latch clocked by pclk)
Endpoint  : n2875.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4649.clk[0] (.latch)                                            1.014     1.014
n4649.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6728.in[2] (.names)                                             1.014     2.070
n6728.out[0] (.names)                                            0.261     2.331
n6729.in[1] (.names)                                             1.014     3.344
n6729.out[0] (.names)                                            0.261     3.605
n6686.in[0] (.names)                                             1.014     4.619
n6686.out[0] (.names)                                            0.261     4.880
n6687.in[3] (.names)                                             1.014     5.894
n6687.out[0] (.names)                                            0.261     6.155
n6692.in[1] (.names)                                             1.014     7.169
n6692.out[0] (.names)                                            0.261     7.430
n6693.in[0] (.names)                                             1.014     8.444
n6693.out[0] (.names)                                            0.261     8.705
n6695.in[1] (.names)                                             1.014     9.719
n6695.out[0] (.names)                                            0.261     9.980
n6699.in[1] (.names)                                             1.014    10.993
n6699.out[0] (.names)                                            0.261    11.254
n6680.in[0] (.names)                                             1.014    12.268
n6680.out[0] (.names)                                            0.261    12.529
n6700.in[0] (.names)                                             1.014    13.543
n6700.out[0] (.names)                                            0.261    13.804
n6701.in[0] (.names)                                             1.014    14.818
n6701.out[0] (.names)                                            0.261    15.079
n2517.in[2] (.names)                                             1.014    16.093
n2517.out[0] (.names)                                            0.261    16.354
n6702.in[0] (.names)                                             1.014    17.367
n6702.out[0] (.names)                                            0.261    17.628
n6704.in[0] (.names)                                             1.014    18.642
n6704.out[0] (.names)                                            0.261    18.903
n6730.in[3] (.names)                                             1.014    19.917
n6730.out[0] (.names)                                            0.261    20.178
n6731.in[1] (.names)                                             1.014    21.192
n6731.out[0] (.names)                                            0.261    21.453
n6732.in[0] (.names)                                             1.014    22.467
n6732.out[0] (.names)                                            0.261    22.728
n6733.in[0] (.names)                                             1.014    23.742
n6733.out[0] (.names)                                            0.261    24.003
n6736.in[1] (.names)                                             1.014    25.016
n6736.out[0] (.names)                                            0.261    25.277
n2757.in[1] (.names)                                             1.014    26.291
n2757.out[0] (.names)                                            0.261    26.552
n7496.in[0] (.names)                                             1.014    27.566
n7496.out[0] (.names)                                            0.261    27.827
n7505.in[1] (.names)                                             1.014    28.841
n7505.out[0] (.names)                                            0.261    29.102
n7506.in[0] (.names)                                             1.014    30.116
n7506.out[0] (.names)                                            0.261    30.377
n7508.in[2] (.names)                                             1.014    31.390
n7508.out[0] (.names)                                            0.261    31.651
n7509.in[0] (.names)                                             1.014    32.665
n7509.out[0] (.names)                                            0.261    32.926
n7625.in[2] (.names)                                             1.014    33.940
n7625.out[0] (.names)                                            0.261    34.201
n7622.in[1] (.names)                                             1.014    35.215
n7622.out[0] (.names)                                            0.261    35.476
n7629.in[0] (.names)                                             1.014    36.490
n7629.out[0] (.names)                                            0.261    36.751
n7623.in[0] (.names)                                             1.014    37.765
n7623.out[0] (.names)                                            0.261    38.026
n7624.in[2] (.names)                                             1.014    39.039
n7624.out[0] (.names)                                            0.261    39.300
n7606.in[0] (.names)                                             1.014    40.314
n7606.out[0] (.names)                                            0.261    40.575
n7607.in[2] (.names)                                             1.014    41.589
n7607.out[0] (.names)                                            0.261    41.850
n7608.in[1] (.names)                                             1.014    42.864
n7608.out[0] (.names)                                            0.261    43.125
n7611.in[0] (.names)                                             1.014    44.139
n7611.out[0] (.names)                                            0.261    44.400
n7612.in[0] (.names)                                             1.014    45.413
n7612.out[0] (.names)                                            0.261    45.674
n7615.in[2] (.names)                                             1.014    46.688
n7615.out[0] (.names)                                            0.261    46.949
n7616.in[0] (.names)                                             1.014    47.963
n7616.out[0] (.names)                                            0.261    48.224
n5468.in[1] (.names)                                             1.014    49.238
n5468.out[0] (.names)                                            0.261    49.499
n5438.in[0] (.names)                                             1.014    50.513
n5438.out[0] (.names)                                            0.261    50.774
n2874.in[0] (.names)                                             1.014    51.787
n2874.out[0] (.names)                                            0.261    52.048
n2875.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2875.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 30
Startpoint: n4649.Q[0] (.latch clocked by pclk)
Endpoint  : n10414.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4649.clk[0] (.latch)                                            1.014     1.014
n4649.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6728.in[2] (.names)                                             1.014     2.070
n6728.out[0] (.names)                                            0.261     2.331
n6729.in[1] (.names)                                             1.014     3.344
n6729.out[0] (.names)                                            0.261     3.605
n6686.in[0] (.names)                                             1.014     4.619
n6686.out[0] (.names)                                            0.261     4.880
n6687.in[3] (.names)                                             1.014     5.894
n6687.out[0] (.names)                                            0.261     6.155
n6692.in[1] (.names)                                             1.014     7.169
n6692.out[0] (.names)                                            0.261     7.430
n6693.in[0] (.names)                                             1.014     8.444
n6693.out[0] (.names)                                            0.261     8.705
n6695.in[1] (.names)                                             1.014     9.719
n6695.out[0] (.names)                                            0.261     9.980
n6699.in[1] (.names)                                             1.014    10.993
n6699.out[0] (.names)                                            0.261    11.254
n6680.in[0] (.names)                                             1.014    12.268
n6680.out[0] (.names)                                            0.261    12.529
n6700.in[0] (.names)                                             1.014    13.543
n6700.out[0] (.names)                                            0.261    13.804
n6701.in[0] (.names)                                             1.014    14.818
n6701.out[0] (.names)                                            0.261    15.079
n2517.in[2] (.names)                                             1.014    16.093
n2517.out[0] (.names)                                            0.261    16.354
n6702.in[0] (.names)                                             1.014    17.367
n6702.out[0] (.names)                                            0.261    17.628
n6704.in[0] (.names)                                             1.014    18.642
n6704.out[0] (.names)                                            0.261    18.903
n6730.in[3] (.names)                                             1.014    19.917
n6730.out[0] (.names)                                            0.261    20.178
n6731.in[1] (.names)                                             1.014    21.192
n6731.out[0] (.names)                                            0.261    21.453
n6732.in[0] (.names)                                             1.014    22.467
n6732.out[0] (.names)                                            0.261    22.728
n6791.in[2] (.names)                                             1.014    23.742
n6791.out[0] (.names)                                            0.261    24.003
n3794.in[2] (.names)                                             1.014    25.016
n3794.out[0] (.names)                                            0.261    25.277
n6836.in[2] (.names)                                             1.014    26.291
n6836.out[0] (.names)                                            0.261    26.552
n2192.in[0] (.names)                                             1.014    27.566
n2192.out[0] (.names)                                            0.261    27.827
n6837.in[1] (.names)                                             1.014    28.841
n6837.out[0] (.names)                                            0.261    29.102
n7076.in[3] (.names)                                             1.014    30.116
n7076.out[0] (.names)                                            0.261    30.377
n7077.in[1] (.names)                                             1.014    31.390
n7077.out[0] (.names)                                            0.261    31.651
n2637.in[0] (.names)                                             1.014    32.665
n2637.out[0] (.names)                                            0.261    32.926
n3024.in[0] (.names)                                             1.014    33.940
n3024.out[0] (.names)                                            0.261    34.201
n2923.in[2] (.names)                                             1.014    35.215
n2923.out[0] (.names)                                            0.261    35.476
n7972.in[1] (.names)                                             1.014    36.490
n7972.out[0] (.names)                                            0.261    36.751
n7973.in[0] (.names)                                             1.014    37.765
n7973.out[0] (.names)                                            0.261    38.026
n7968.in[2] (.names)                                             1.014    39.039
n7968.out[0] (.names)                                            0.261    39.300
n7963.in[0] (.names)                                             1.014    40.314
n7963.out[0] (.names)                                            0.261    40.575
n7962.in[0] (.names)                                             1.014    41.589
n7962.out[0] (.names)                                            0.261    41.850
n7957.in[0] (.names)                                             1.014    42.864
n7957.out[0] (.names)                                            0.261    43.125
n4692.in[0] (.names)                                             1.014    44.139
n4692.out[0] (.names)                                            0.261    44.400
n2991.in[0] (.names)                                             1.014    45.413
n2991.out[0] (.names)                                            0.261    45.674
n4693.in[0] (.names)                                             1.014    46.688
n4693.out[0] (.names)                                            0.261    46.949
n2865.in[0] (.names)                                             1.014    47.963
n2865.out[0] (.names)                                            0.261    48.224
n4648.in[1] (.names)                                             1.014    49.238
n4648.out[0] (.names)                                            0.261    49.499
n2935.in[1] (.names)                                             1.014    50.513
n2935.out[0] (.names)                                            0.261    50.774
n2360.in[0] (.names)                                             1.014    51.787
n2360.out[0] (.names)                                            0.261    52.048
n10414.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10414.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 31
Startpoint: n4744.Q[0] (.latch clocked by pclk)
Endpoint  : n4658.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4744.clk[0] (.latch)                                            1.014     1.014
n4744.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4734.in[0] (.names)                                             1.014     2.070
n4734.out[0] (.names)                                            0.261     2.331
n4735.in[1] (.names)                                             1.014     3.344
n4735.out[0] (.names)                                            0.261     3.605
n4736.in[1] (.names)                                             1.014     4.619
n4736.out[0] (.names)                                            0.261     4.880
n4743.in[0] (.names)                                             1.014     5.894
n4743.out[0] (.names)                                            0.261     6.155
n4739.in[0] (.names)                                             1.014     7.169
n4739.out[0] (.names)                                            0.261     7.430
n4740.in[1] (.names)                                             1.014     8.444
n4740.out[0] (.names)                                            0.261     8.705
n4749.in[0] (.names)                                             1.014     9.719
n4749.out[0] (.names)                                            0.261     9.980
n4750.in[0] (.names)                                             1.014    10.993
n4750.out[0] (.names)                                            0.261    11.254
n4751.in[2] (.names)                                             1.014    12.268
n4751.out[0] (.names)                                            0.261    12.529
n4752.in[1] (.names)                                             1.014    13.543
n4752.out[0] (.names)                                            0.261    13.804
n4741.in[0] (.names)                                             1.014    14.818
n4741.out[0] (.names)                                            0.261    15.079
n2284.in[0] (.names)                                             1.014    16.093
n2284.out[0] (.names)                                            0.261    16.354
n4742.in[0] (.names)                                             1.014    17.367
n4742.out[0] (.names)                                            0.261    17.628
n4755.in[1] (.names)                                             1.014    18.642
n4755.out[0] (.names)                                            0.261    18.903
n4756.in[0] (.names)                                             1.014    19.917
n4756.out[0] (.names)                                            0.261    20.178
n4704.in[2] (.names)                                             1.014    21.192
n4704.out[0] (.names)                                            0.261    21.453
n4760.in[0] (.names)                                             1.014    22.467
n4760.out[0] (.names)                                            0.261    22.728
n4795.in[0] (.names)                                             1.014    23.742
n4795.out[0] (.names)                                            0.261    24.003
n4787.in[0] (.names)                                             1.014    25.016
n4787.out[0] (.names)                                            0.261    25.277
n4799.in[0] (.names)                                             1.014    26.291
n4799.out[0] (.names)                                            0.261    26.552
n4816.in[1] (.names)                                             1.014    27.566
n4816.out[0] (.names)                                            0.261    27.827
n4804.in[1] (.names)                                             1.014    28.841
n4804.out[0] (.names)                                            0.261    29.102
n4789.in[2] (.names)                                             1.014    30.116
n4789.out[0] (.names)                                            0.261    30.377
n4808.in[0] (.names)                                             1.014    31.390
n4808.out[0] (.names)                                            0.261    31.651
n4809.in[0] (.names)                                             1.014    32.665
n4809.out[0] (.names)                                            0.261    32.926
n3042.in[0] (.names)                                             1.014    33.940
n3042.out[0] (.names)                                            0.261    34.201
n5330.in[0] (.names)                                             1.014    35.215
n5330.out[0] (.names)                                            0.261    35.476
n1929.in[1] (.names)                                             1.014    36.490
n1929.out[0] (.names)                                            0.261    36.751
n5201.in[0] (.names)                                             1.014    37.765
n5201.out[0] (.names)                                            0.261    38.026
n5116.in[0] (.names)                                             1.014    39.039
n5116.out[0] (.names)                                            0.261    39.300
n4979.in[1] (.names)                                             1.014    40.314
n4979.out[0] (.names)                                            0.261    40.575
n4725.in[0] (.names)                                             1.014    41.589
n4725.out[0] (.names)                                            0.261    41.850
n2640.in[1] (.names)                                             1.014    42.864
n2640.out[0] (.names)                                            0.261    43.125
n4628.in[2] (.names)                                             1.014    44.139
n4628.out[0] (.names)                                            0.261    44.400
n5314.in[0] (.names)                                             1.014    45.413
n5314.out[0] (.names)                                            0.261    45.674
n5316.in[0] (.names)                                             1.014    46.688
n5316.out[0] (.names)                                            0.261    46.949
n5288.in[1] (.names)                                             1.014    47.963
n5288.out[0] (.names)                                            0.261    48.224
n4656.in[1] (.names)                                             1.014    49.238
n4656.out[0] (.names)                                            0.261    49.499
n2006.in[1] (.names)                                             1.014    50.513
n2006.out[0] (.names)                                            0.261    50.774
n4657.in[0] (.names)                                             1.014    51.787
n4657.out[0] (.names)                                            0.261    52.048
n4658.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4658.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 32
Startpoint: n4744.Q[0] (.latch clocked by pclk)
Endpoint  : n4702.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4744.clk[0] (.latch)                                            1.014     1.014
n4744.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4734.in[0] (.names)                                             1.014     2.070
n4734.out[0] (.names)                                            0.261     2.331
n4735.in[1] (.names)                                             1.014     3.344
n4735.out[0] (.names)                                            0.261     3.605
n4736.in[1] (.names)                                             1.014     4.619
n4736.out[0] (.names)                                            0.261     4.880
n4743.in[0] (.names)                                             1.014     5.894
n4743.out[0] (.names)                                            0.261     6.155
n4739.in[0] (.names)                                             1.014     7.169
n4739.out[0] (.names)                                            0.261     7.430
n4740.in[1] (.names)                                             1.014     8.444
n4740.out[0] (.names)                                            0.261     8.705
n4749.in[0] (.names)                                             1.014     9.719
n4749.out[0] (.names)                                            0.261     9.980
n4750.in[0] (.names)                                             1.014    10.993
n4750.out[0] (.names)                                            0.261    11.254
n4751.in[2] (.names)                                             1.014    12.268
n4751.out[0] (.names)                                            0.261    12.529
n4752.in[1] (.names)                                             1.014    13.543
n4752.out[0] (.names)                                            0.261    13.804
n4741.in[0] (.names)                                             1.014    14.818
n4741.out[0] (.names)                                            0.261    15.079
n2284.in[0] (.names)                                             1.014    16.093
n2284.out[0] (.names)                                            0.261    16.354
n4742.in[0] (.names)                                             1.014    17.367
n4742.out[0] (.names)                                            0.261    17.628
n4755.in[1] (.names)                                             1.014    18.642
n4755.out[0] (.names)                                            0.261    18.903
n4756.in[0] (.names)                                             1.014    19.917
n4756.out[0] (.names)                                            0.261    20.178
n4704.in[2] (.names)                                             1.014    21.192
n4704.out[0] (.names)                                            0.261    21.453
n4760.in[0] (.names)                                             1.014    22.467
n4760.out[0] (.names)                                            0.261    22.728
n4795.in[0] (.names)                                             1.014    23.742
n4795.out[0] (.names)                                            0.261    24.003
n4787.in[0] (.names)                                             1.014    25.016
n4787.out[0] (.names)                                            0.261    25.277
n4799.in[0] (.names)                                             1.014    26.291
n4799.out[0] (.names)                                            0.261    26.552
n4816.in[1] (.names)                                             1.014    27.566
n4816.out[0] (.names)                                            0.261    27.827
n4804.in[1] (.names)                                             1.014    28.841
n4804.out[0] (.names)                                            0.261    29.102
n4789.in[2] (.names)                                             1.014    30.116
n4789.out[0] (.names)                                            0.261    30.377
n4808.in[0] (.names)                                             1.014    31.390
n4808.out[0] (.names)                                            0.261    31.651
n4809.in[0] (.names)                                             1.014    32.665
n4809.out[0] (.names)                                            0.261    32.926
n3042.in[0] (.names)                                             1.014    33.940
n3042.out[0] (.names)                                            0.261    34.201
n5330.in[0] (.names)                                             1.014    35.215
n5330.out[0] (.names)                                            0.261    35.476
n5350.in[0] (.names)                                             1.014    36.490
n5350.out[0] (.names)                                            0.261    36.751
n5331.in[0] (.names)                                             1.014    37.765
n5331.out[0] (.names)                                            0.261    38.026
n5332.in[0] (.names)                                             1.014    39.039
n5332.out[0] (.names)                                            0.261    39.300
n5337.in[2] (.names)                                             1.014    40.314
n5337.out[0] (.names)                                            0.261    40.575
n5351.in[1] (.names)                                             1.014    41.589
n5351.out[0] (.names)                                            0.261    41.850
n5251.in[0] (.names)                                             1.014    42.864
n5251.out[0] (.names)                                            0.261    43.125
n5294.in[2] (.names)                                             1.014    44.139
n5294.out[0] (.names)                                            0.261    44.400
n2748.in[1] (.names)                                             1.014    45.413
n2748.out[0] (.names)                                            0.261    45.674
n5227.in[0] (.names)                                             1.014    46.688
n5227.out[0] (.names)                                            0.261    46.949
n5333.in[0] (.names)                                             1.014    47.963
n5333.out[0] (.names)                                            0.261    48.224
n5277.in[0] (.names)                                             1.014    49.238
n5277.out[0] (.names)                                            0.261    49.499
n4647.in[1] (.names)                                             1.014    50.513
n4647.out[0] (.names)                                            0.261    50.774
n4701.in[0] (.names)                                             1.014    51.787
n4701.out[0] (.names)                                            0.261    52.048
n4702.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4702.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 33
Startpoint: n5913.Q[0] (.latch clocked by pclk)
Endpoint  : n5543.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5913.clk[0] (.latch)                                            1.014     1.014
n5913.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5914.in[0] (.names)                                             1.014     2.070
n5914.out[0] (.names)                                            0.261     2.331
n5801.in[2] (.names)                                             1.014     3.344
n5801.out[0] (.names)                                            0.261     3.605
n5802.in[1] (.names)                                             1.014     4.619
n5802.out[0] (.names)                                            0.261     4.880
n5741.in[0] (.names)                                             1.014     5.894
n5741.out[0] (.names)                                            0.261     6.155
n5742.in[2] (.names)                                             1.014     7.169
n5742.out[0] (.names)                                            0.261     7.430
n2266.in[0] (.names)                                             1.014     8.444
n2266.out[0] (.names)                                            0.261     8.705
n5747.in[0] (.names)                                             1.014     9.719
n5747.out[0] (.names)                                            0.261     9.980
n5750.in[0] (.names)                                             1.014    10.993
n5750.out[0] (.names)                                            0.261    11.254
n5751.in[1] (.names)                                             1.014    12.268
n5751.out[0] (.names)                                            0.261    12.529
n5592.in[0] (.names)                                             1.014    13.543
n5592.out[0] (.names)                                            0.261    13.804
n5594.in[1] (.names)                                             1.014    14.818
n5594.out[0] (.names)                                            0.261    15.079
n5598.in[2] (.names)                                             1.014    16.093
n5598.out[0] (.names)                                            0.261    16.354
n5599.in[1] (.names)                                             1.014    17.367
n5599.out[0] (.names)                                            0.261    17.628
n5614.in[2] (.names)                                             1.014    18.642
n5614.out[0] (.names)                                            0.261    18.903
n6053.in[2] (.names)                                             1.014    19.917
n6053.out[0] (.names)                                            0.261    20.178
n6055.in[3] (.names)                                             1.014    21.192
n6055.out[0] (.names)                                            0.261    21.453
n6056.in[0] (.names)                                             1.014    22.467
n6056.out[0] (.names)                                            0.261    22.728
n5760.in[0] (.names)                                             1.014    23.742
n5760.out[0] (.names)                                            0.261    24.003
n6042.in[0] (.names)                                             1.014    25.016
n6042.out[0] (.names)                                            0.261    25.277
n6043.in[2] (.names)                                             1.014    26.291
n6043.out[0] (.names)                                            0.261    26.552
n6036.in[2] (.names)                                             1.014    27.566
n6036.out[0] (.names)                                            0.261    27.827
n6037.in[0] (.names)                                             1.014    28.841
n6037.out[0] (.names)                                            0.261    29.102
n6038.in[0] (.names)                                             1.014    30.116
n6038.out[0] (.names)                                            0.261    30.377
n5923.in[1] (.names)                                             1.014    31.390
n5923.out[0] (.names)                                            0.261    31.651
n6084.in[0] (.names)                                             1.014    32.665
n6084.out[0] (.names)                                            0.261    32.926
n5956.in[0] (.names)                                             1.014    33.940
n5956.out[0] (.names)                                            0.261    34.201
n6085.in[0] (.names)                                             1.014    35.215
n6085.out[0] (.names)                                            0.261    35.476
n6086.in[0] (.names)                                             1.014    36.490
n6086.out[0] (.names)                                            0.261    36.751
n6087.in[1] (.names)                                             1.014    37.765
n6087.out[0] (.names)                                            0.261    38.026
n6088.in[3] (.names)                                             1.014    39.039
n6088.out[0] (.names)                                            0.261    39.300
n5569.in[0] (.names)                                             1.014    40.314
n5569.out[0] (.names)                                            0.261    40.575
n6089.in[0] (.names)                                             1.014    41.589
n6089.out[0] (.names)                                            0.261    41.850
n6090.in[1] (.names)                                             1.014    42.864
n6090.out[0] (.names)                                            0.261    43.125
n5936.in[2] (.names)                                             1.014    44.139
n5936.out[0] (.names)                                            0.261    44.400
n6092.in[3] (.names)                                             1.014    45.413
n6092.out[0] (.names)                                            0.261    45.674
n5465.in[3] (.names)                                             1.014    46.688
n5465.out[0] (.names)                                            0.261    46.949
n6095.in[0] (.names)                                             1.014    47.963
n6095.out[0] (.names)                                            0.261    48.224
n6093.in[0] (.names)                                             1.014    49.238
n6093.out[0] (.names)                                            0.261    49.499
n6094.in[0] (.names)                                             1.014    50.513
n6094.out[0] (.names)                                            0.261    50.774
n5542.in[0] (.names)                                             1.014    51.787
n5542.out[0] (.names)                                            0.261    52.048
n5543.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5543.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 34
Startpoint: n5913.Q[0] (.latch clocked by pclk)
Endpoint  : n7109.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5913.clk[0] (.latch)                                            1.014     1.014
n5913.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5914.in[0] (.names)                                             1.014     2.070
n5914.out[0] (.names)                                            0.261     2.331
n5801.in[2] (.names)                                             1.014     3.344
n5801.out[0] (.names)                                            0.261     3.605
n5802.in[1] (.names)                                             1.014     4.619
n5802.out[0] (.names)                                            0.261     4.880
n5741.in[0] (.names)                                             1.014     5.894
n5741.out[0] (.names)                                            0.261     6.155
n5742.in[2] (.names)                                             1.014     7.169
n5742.out[0] (.names)                                            0.261     7.430
n2266.in[0] (.names)                                             1.014     8.444
n2266.out[0] (.names)                                            0.261     8.705
n5747.in[0] (.names)                                             1.014     9.719
n5747.out[0] (.names)                                            0.261     9.980
n5750.in[0] (.names)                                             1.014    10.993
n5750.out[0] (.names)                                            0.261    11.254
n5751.in[1] (.names)                                             1.014    12.268
n5751.out[0] (.names)                                            0.261    12.529
n5592.in[0] (.names)                                             1.014    13.543
n5592.out[0] (.names)                                            0.261    13.804
n5594.in[1] (.names)                                             1.014    14.818
n5594.out[0] (.names)                                            0.261    15.079
n5598.in[2] (.names)                                             1.014    16.093
n5598.out[0] (.names)                                            0.261    16.354
n5599.in[1] (.names)                                             1.014    17.367
n5599.out[0] (.names)                                            0.261    17.628
n5614.in[2] (.names)                                             1.014    18.642
n5614.out[0] (.names)                                            0.261    18.903
n6053.in[2] (.names)                                             1.014    19.917
n6053.out[0] (.names)                                            0.261    20.178
n6055.in[3] (.names)                                             1.014    21.192
n6055.out[0] (.names)                                            0.261    21.453
n6056.in[0] (.names)                                             1.014    22.467
n6056.out[0] (.names)                                            0.261    22.728
n5760.in[0] (.names)                                             1.014    23.742
n5760.out[0] (.names)                                            0.261    24.003
n6042.in[0] (.names)                                             1.014    25.016
n6042.out[0] (.names)                                            0.261    25.277
n6043.in[2] (.names)                                             1.014    26.291
n6043.out[0] (.names)                                            0.261    26.552
n6036.in[2] (.names)                                             1.014    27.566
n6036.out[0] (.names)                                            0.261    27.827
n6037.in[0] (.names)                                             1.014    28.841
n6037.out[0] (.names)                                            0.261    29.102
n6038.in[0] (.names)                                             1.014    30.116
n6038.out[0] (.names)                                            0.261    30.377
n5923.in[1] (.names)                                             1.014    31.390
n5923.out[0] (.names)                                            0.261    31.651
n6084.in[0] (.names)                                             1.014    32.665
n6084.out[0] (.names)                                            0.261    32.926
n5956.in[0] (.names)                                             1.014    33.940
n5956.out[0] (.names)                                            0.261    34.201
n6085.in[0] (.names)                                             1.014    35.215
n6085.out[0] (.names)                                            0.261    35.476
n6086.in[0] (.names)                                             1.014    36.490
n6086.out[0] (.names)                                            0.261    36.751
n6087.in[1] (.names)                                             1.014    37.765
n6087.out[0] (.names)                                            0.261    38.026
n6088.in[3] (.names)                                             1.014    39.039
n6088.out[0] (.names)                                            0.261    39.300
n5569.in[0] (.names)                                             1.014    40.314
n5569.out[0] (.names)                                            0.261    40.575
n6089.in[0] (.names)                                             1.014    41.589
n6089.out[0] (.names)                                            0.261    41.850
n6090.in[1] (.names)                                             1.014    42.864
n6090.out[0] (.names)                                            0.261    43.125
n5936.in[2] (.names)                                             1.014    44.139
n5936.out[0] (.names)                                            0.261    44.400
n6092.in[3] (.names)                                             1.014    45.413
n6092.out[0] (.names)                                            0.261    45.674
n5465.in[3] (.names)                                             1.014    46.688
n5465.out[0] (.names)                                            0.261    46.949
n6095.in[0] (.names)                                             1.014    47.963
n6095.out[0] (.names)                                            0.261    48.224
n6093.in[0] (.names)                                             1.014    49.238
n6093.out[0] (.names)                                            0.261    49.499
n6094.in[0] (.names)                                             1.014    50.513
n6094.out[0] (.names)                                            0.261    50.774
n7107.in[1] (.names)                                             1.014    51.787
n7107.out[0] (.names)                                            0.261    52.048
n7109.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7109.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 35
Startpoint: n8814.Q[0] (.latch clocked by pclk)
Endpoint  : n5053.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8814.clk[0] (.latch)                                            1.014     1.014
n8814.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2459.in[0] (.names)                                             1.014     2.070
n2459.out[0] (.names)                                            0.261     2.331
n4934.in[0] (.names)                                             1.014     3.344
n4934.out[0] (.names)                                            0.261     3.605
n4935.in[0] (.names)                                             1.014     4.619
n4935.out[0] (.names)                                            0.261     4.880
n4936.in[2] (.names)                                             1.014     5.894
n4936.out[0] (.names)                                            0.261     6.155
n4940.in[1] (.names)                                             1.014     7.169
n4940.out[0] (.names)                                            0.261     7.430
n4946.in[1] (.names)                                             1.014     8.444
n4946.out[0] (.names)                                            0.261     8.705
n4942.in[2] (.names)                                             1.014     9.719
n4942.out[0] (.names)                                            0.261     9.980
n4948.in[0] (.names)                                             1.014    10.993
n4948.out[0] (.names)                                            0.261    11.254
n4955.in[1] (.names)                                             1.014    12.268
n4955.out[0] (.names)                                            0.261    12.529
n2358.in[0] (.names)                                             1.014    13.543
n2358.out[0] (.names)                                            0.261    13.804
n5134.in[0] (.names)                                             1.014    14.818
n5134.out[0] (.names)                                            0.261    15.079
n4994.in[3] (.names)                                             1.014    16.093
n4994.out[0] (.names)                                            0.261    16.354
n4854.in[0] (.names)                                             1.014    17.367
n4854.out[0] (.names)                                            0.261    17.628
n5058.in[0] (.names)                                             1.014    18.642
n5058.out[0] (.names)                                            0.261    18.903
n5065.in[1] (.names)                                             1.014    19.917
n5065.out[0] (.names)                                            0.261    20.178
n5066.in[0] (.names)                                             1.014    21.192
n5066.out[0] (.names)                                            0.261    21.453
n5037.in[0] (.names)                                             1.014    22.467
n5037.out[0] (.names)                                            0.261    22.728
n5038.in[0] (.names)                                             1.014    23.742
n5038.out[0] (.names)                                            0.261    24.003
n5041.in[0] (.names)                                             1.014    25.016
n5041.out[0] (.names)                                            0.261    25.277
n5042.in[0] (.names)                                             1.014    26.291
n5042.out[0] (.names)                                            0.261    26.552
n5020.in[0] (.names)                                             1.014    27.566
n5020.out[0] (.names)                                            0.261    27.827
n5021.in[1] (.names)                                             1.014    28.841
n5021.out[0] (.names)                                            0.261    29.102
n5022.in[0] (.names)                                             1.014    30.116
n5022.out[0] (.names)                                            0.261    30.377
n5023.in[2] (.names)                                             1.014    31.390
n5023.out[0] (.names)                                            0.261    31.651
n5024.in[0] (.names)                                             1.014    32.665
n5024.out[0] (.names)                                            0.261    32.926
n5033.in[2] (.names)                                             1.014    33.940
n5033.out[0] (.names)                                            0.261    34.201
n5070.in[0] (.names)                                             1.014    35.215
n5070.out[0] (.names)                                            0.261    35.476
n5072.in[1] (.names)                                             1.014    36.490
n5072.out[0] (.names)                                            0.261    36.751
n5075.in[0] (.names)                                             1.014    37.765
n5075.out[0] (.names)                                            0.261    38.026
n5079.in[2] (.names)                                             1.014    39.039
n5079.out[0] (.names)                                            0.261    39.300
n5080.in[3] (.names)                                             1.014    40.314
n5080.out[0] (.names)                                            0.261    40.575
n5081.in[1] (.names)                                             1.014    41.589
n5081.out[0] (.names)                                            0.261    41.850
n5082.in[0] (.names)                                             1.014    42.864
n5082.out[0] (.names)                                            0.261    43.125
n5109.in[0] (.names)                                             1.014    44.139
n5109.out[0] (.names)                                            0.261    44.400
n5118.in[3] (.names)                                             1.014    45.413
n5118.out[0] (.names)                                            0.261    45.674
n5097.in[0] (.names)                                             1.014    46.688
n5097.out[0] (.names)                                            0.261    46.949
n4888.in[0] (.names)                                             1.014    47.963
n4888.out[0] (.names)                                            0.261    48.224
n5099.in[0] (.names)                                             1.014    49.238
n5099.out[0] (.names)                                            0.261    49.499
n5101.in[0] (.names)                                             1.014    50.513
n5101.out[0] (.names)                                            0.261    50.774
n4696.in[0] (.names)                                             1.014    51.787
n4696.out[0] (.names)                                            0.261    52.048
n5053.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5053.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 36
Startpoint: n5913.Q[0] (.latch clocked by pclk)
Endpoint  : n5579.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5913.clk[0] (.latch)                                            1.014     1.014
n5913.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5914.in[0] (.names)                                             1.014     2.070
n5914.out[0] (.names)                                            0.261     2.331
n5801.in[2] (.names)                                             1.014     3.344
n5801.out[0] (.names)                                            0.261     3.605
n5802.in[1] (.names)                                             1.014     4.619
n5802.out[0] (.names)                                            0.261     4.880
n5741.in[0] (.names)                                             1.014     5.894
n5741.out[0] (.names)                                            0.261     6.155
n5742.in[2] (.names)                                             1.014     7.169
n5742.out[0] (.names)                                            0.261     7.430
n2266.in[0] (.names)                                             1.014     8.444
n2266.out[0] (.names)                                            0.261     8.705
n5747.in[0] (.names)                                             1.014     9.719
n5747.out[0] (.names)                                            0.261     9.980
n5750.in[0] (.names)                                             1.014    10.993
n5750.out[0] (.names)                                            0.261    11.254
n5751.in[1] (.names)                                             1.014    12.268
n5751.out[0] (.names)                                            0.261    12.529
n5592.in[0] (.names)                                             1.014    13.543
n5592.out[0] (.names)                                            0.261    13.804
n5594.in[1] (.names)                                             1.014    14.818
n5594.out[0] (.names)                                            0.261    15.079
n5598.in[2] (.names)                                             1.014    16.093
n5598.out[0] (.names)                                            0.261    16.354
n5599.in[1] (.names)                                             1.014    17.367
n5599.out[0] (.names)                                            0.261    17.628
n5614.in[2] (.names)                                             1.014    18.642
n5614.out[0] (.names)                                            0.261    18.903
n6053.in[2] (.names)                                             1.014    19.917
n6053.out[0] (.names)                                            0.261    20.178
n6055.in[3] (.names)                                             1.014    21.192
n6055.out[0] (.names)                                            0.261    21.453
n6056.in[0] (.names)                                             1.014    22.467
n6056.out[0] (.names)                                            0.261    22.728
n5760.in[0] (.names)                                             1.014    23.742
n5760.out[0] (.names)                                            0.261    24.003
n6042.in[0] (.names)                                             1.014    25.016
n6042.out[0] (.names)                                            0.261    25.277
n6043.in[2] (.names)                                             1.014    26.291
n6043.out[0] (.names)                                            0.261    26.552
n6036.in[2] (.names)                                             1.014    27.566
n6036.out[0] (.names)                                            0.261    27.827
n6037.in[0] (.names)                                             1.014    28.841
n6037.out[0] (.names)                                            0.261    29.102
n6038.in[0] (.names)                                             1.014    30.116
n6038.out[0] (.names)                                            0.261    30.377
n6063.in[2] (.names)                                             1.014    31.390
n6063.out[0] (.names)                                            0.261    31.651
n6064.in[0] (.names)                                             1.014    32.665
n6064.out[0] (.names)                                            0.261    32.926
n6065.in[0] (.names)                                             1.014    33.940
n6065.out[0] (.names)                                            0.261    34.201
n6066.in[0] (.names)                                             1.014    35.215
n6066.out[0] (.names)                                            0.261    35.476
n6067.in[0] (.names)                                             1.014    36.490
n6067.out[0] (.names)                                            0.261    36.751
n6071.in[0] (.names)                                             1.014    37.765
n6071.out[0] (.names)                                            0.261    38.026
n3634.in[0] (.names)                                             1.014    39.039
n3634.out[0] (.names)                                            0.261    39.300
n5975.in[0] (.names)                                             1.014    40.314
n5975.out[0] (.names)                                            0.261    40.575
n5639.in[0] (.names)                                             1.014    41.589
n5639.out[0] (.names)                                            0.261    41.850
n5641.in[0] (.names)                                             1.014    42.864
n5641.out[0] (.names)                                            0.261    43.125
n5642.in[0] (.names)                                             1.014    44.139
n5642.out[0] (.names)                                            0.261    44.400
n5643.in[0] (.names)                                             1.014    45.413
n5643.out[0] (.names)                                            0.261    45.674
n5646.in[2] (.names)                                             1.014    46.688
n5646.out[0] (.names)                                            0.261    46.949
n3015.in[1] (.names)                                             1.014    47.963
n3015.out[0] (.names)                                            0.261    48.224
n5512.in[0] (.names)                                             1.014    49.238
n5512.out[0] (.names)                                            0.261    49.499
n5572.in[0] (.names)                                             1.014    50.513
n5572.out[0] (.names)                                            0.261    50.774
n5578.in[0] (.names)                                             1.014    51.787
n5578.out[0] (.names)                                            0.261    52.048
n5579.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5579.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 37
Startpoint: n2514.Q[0] (.latch clocked by pclk)
Endpoint  : n2747.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2514.clk[0] (.latch)                                            1.014     1.014
n2514.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6723.in[1] (.names)                                             1.014     2.070
n6723.out[0] (.names)                                            0.261     2.331
n4891.in[1] (.names)                                             1.014     3.344
n4891.out[0] (.names)                                            0.261     3.605
n6724.in[2] (.names)                                             1.014     4.619
n6724.out[0] (.names)                                            0.261     4.880
n6725.in[0] (.names)                                             1.014     5.894
n6725.out[0] (.names)                                            0.261     6.155
n6726.in[0] (.names)                                             1.014     7.169
n6726.out[0] (.names)                                            0.261     7.430
n6703.in[2] (.names)                                             1.014     8.444
n6703.out[0] (.names)                                            0.261     8.705
n6678.in[1] (.names)                                             1.014     9.719
n6678.out[0] (.names)                                            0.261     9.980
n6716.in[0] (.names)                                             1.014    10.993
n6716.out[0] (.names)                                            0.261    11.254
n6715.in[2] (.names)                                             1.014    12.268
n6715.out[0] (.names)                                            0.261    12.529
n2655.in[0] (.names)                                             1.014    13.543
n2655.out[0] (.names)                                            0.261    13.804
n6717.in[1] (.names)                                             1.014    14.818
n6717.out[0] (.names)                                            0.261    15.079
n2336.in[1] (.names)                                             1.014    16.093
n2336.out[0] (.names)                                            0.261    16.354
n7573.in[0] (.names)                                             1.014    17.367
n7573.out[0] (.names)                                            0.261    17.628
n7575.in[0] (.names)                                             1.014    18.642
n7575.out[0] (.names)                                            0.261    18.903
n7569.in[0] (.names)                                             1.014    19.917
n7569.out[0] (.names)                                            0.261    20.178
n7576.in[0] (.names)                                             1.014    21.192
n7576.out[0] (.names)                                            0.261    21.453
n7586.in[0] (.names)                                             1.014    22.467
n7586.out[0] (.names)                                            0.261    22.728
n2784.in[2] (.names)                                             1.014    23.742
n2784.out[0] (.names)                                            0.261    24.003
n7590.in[0] (.names)                                             1.014    25.016
n7590.out[0] (.names)                                            0.261    25.277
n7568.in[1] (.names)                                             1.014    26.291
n7568.out[0] (.names)                                            0.261    26.552
n5389.in[2] (.names)                                             1.014    27.566
n5389.out[0] (.names)                                            0.261    27.827
n7559.in[1] (.names)                                             1.014    28.841
n7559.out[0] (.names)                                            0.261    29.102
n7591.in[1] (.names)                                             1.014    30.116
n7591.out[0] (.names)                                            0.261    30.377
n7592.in[1] (.names)                                             1.014    31.390
n7592.out[0] (.names)                                            0.261    31.651
n7600.in[3] (.names)                                             1.014    32.665
n7600.out[0] (.names)                                            0.261    32.926
n3968.in[0] (.names)                                             1.014    33.940
n3968.out[0] (.names)                                            0.261    34.201
n7601.in[0] (.names)                                             1.014    35.215
n7601.out[0] (.names)                                            0.261    35.476
n7636.in[0] (.names)                                             1.014    36.490
n7636.out[0] (.names)                                            0.261    36.751
n2866.in[0] (.names)                                             1.014    37.765
n2866.out[0] (.names)                                            0.261    38.026
n7033.in[3] (.names)                                             1.014    39.039
n7033.out[0] (.names)                                            0.261    39.300
n7641.in[1] (.names)                                             1.014    40.314
n7641.out[0] (.names)                                            0.261    40.575
n7630.in[1] (.names)                                             1.014    41.589
n7630.out[0] (.names)                                            0.261    41.850
n7631.in[0] (.names)                                             1.014    42.864
n7631.out[0] (.names)                                            0.261    43.125
n7632.in[2] (.names)                                             1.014    44.139
n7632.out[0] (.names)                                            0.261    44.400
n7634.in[0] (.names)                                             1.014    45.413
n7634.out[0] (.names)                                            0.261    45.674
n7635.in[0] (.names)                                             1.014    46.688
n7635.out[0] (.names)                                            0.261    46.949
n5476.in[1] (.names)                                             1.014    47.963
n5476.out[0] (.names)                                            0.261    48.224
n7638.in[0] (.names)                                             1.014    49.238
n7638.out[0] (.names)                                            0.261    49.499
n2944.in[2] (.names)                                             1.014    50.513
n2944.out[0] (.names)                                            0.261    50.774
n2746.in[1] (.names)                                             1.014    51.787
n2746.out[0] (.names)                                            0.261    52.048
n2747.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2747.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 38
Startpoint: n5441.Q[0] (.latch clocked by pclk)
Endpoint  : n2892.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5441.clk[0] (.latch)                                            1.014     1.014
n5441.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7539.in[0] (.names)                                             1.014     2.070
n7539.out[0] (.names)                                            0.261     2.331
n7540.in[0] (.names)                                             1.014     3.344
n7540.out[0] (.names)                                            0.261     3.605
n2617.in[0] (.names)                                             1.014     4.619
n2617.out[0] (.names)                                            0.261     4.880
n7542.in[0] (.names)                                             1.014     5.894
n7542.out[0] (.names)                                            0.261     6.155
n7546.in[0] (.names)                                             1.014     7.169
n7546.out[0] (.names)                                            0.261     7.430
n7553.in[0] (.names)                                             1.014     8.444
n7553.out[0] (.names)                                            0.261     8.705
n7554.in[0] (.names)                                             1.014     9.719
n7554.out[0] (.names)                                            0.261     9.980
n7555.in[0] (.names)                                             1.014    10.993
n7555.out[0] (.names)                                            0.261    11.254
n7370.in[2] (.names)                                             1.014    12.268
n7370.out[0] (.names)                                            0.261    12.529
n7578.in[1] (.names)                                             1.014    13.543
n7578.out[0] (.names)                                            0.261    13.804
n7588.in[0] (.names)                                             1.014    14.818
n7588.out[0] (.names)                                            0.261    15.079
n7055.in[1] (.names)                                             1.014    16.093
n7055.out[0] (.names)                                            0.261    16.354
n7056.in[1] (.names)                                             1.014    17.367
n7056.out[0] (.names)                                            0.261    17.628
n7059.in[0] (.names)                                             1.014    18.642
n7059.out[0] (.names)                                            0.261    18.903
n7223.in[1] (.names)                                             1.014    19.917
n7223.out[0] (.names)                                            0.261    20.178
n7224.in[1] (.names)                                             1.014    21.192
n7224.out[0] (.names)                                            0.261    21.453
n7225.in[0] (.names)                                             1.014    22.467
n7225.out[0] (.names)                                            0.261    22.728
n7229.in[2] (.names)                                             1.014    23.742
n7229.out[0] (.names)                                            0.261    24.003
n7250.in[0] (.names)                                             1.014    25.016
n7250.out[0] (.names)                                            0.261    25.277
n7251.in[0] (.names)                                             1.014    26.291
n7251.out[0] (.names)                                            0.261    26.552
n7288.in[1] (.names)                                             1.014    27.566
n7288.out[0] (.names)                                            0.261    27.827
n7290.in[0] (.names)                                             1.014    28.841
n7290.out[0] (.names)                                            0.261    29.102
n7255.in[1] (.names)                                             1.014    30.116
n7255.out[0] (.names)                                            0.261    30.377
n2197.in[0] (.names)                                             1.014    31.390
n2197.out[0] (.names)                                            0.261    31.651
n7256.in[2] (.names)                                             1.014    32.665
n7256.out[0] (.names)                                            0.261    32.926
n7257.in[0] (.names)                                             1.014    33.940
n7257.out[0] (.names)                                            0.261    34.201
n7259.in[1] (.names)                                             1.014    35.215
n7259.out[0] (.names)                                            0.261    35.476
n2844.in[0] (.names)                                             1.014    36.490
n2844.out[0] (.names)                                            0.261    36.751
n7260.in[0] (.names)                                             1.014    37.765
n7260.out[0] (.names)                                            0.261    38.026
n7267.in[0] (.names)                                             1.014    39.039
n7267.out[0] (.names)                                            0.261    39.300
n7270.in[0] (.names)                                             1.014    40.314
n7270.out[0] (.names)                                            0.261    40.575
n7275.in[1] (.names)                                             1.014    41.589
n7275.out[0] (.names)                                            0.261    41.850
n7277.in[1] (.names)                                             1.014    42.864
n7277.out[0] (.names)                                            0.261    43.125
n7264.in[2] (.names)                                             1.014    44.139
n7264.out[0] (.names)                                            0.261    44.400
n7266.in[1] (.names)                                             1.014    45.413
n7266.out[0] (.names)                                            0.261    45.674
n5361.in[1] (.names)                                             1.014    46.688
n5361.out[0] (.names)                                            0.261    46.949
n5370.in[1] (.names)                                             1.014    47.963
n5370.out[0] (.names)                                            0.261    48.224
n7261.in[1] (.names)                                             1.014    49.238
n7261.out[0] (.names)                                            0.261    49.499
n2750.in[2] (.names)                                             1.014    50.513
n2750.out[0] (.names)                                            0.261    50.774
n2891.in[1] (.names)                                             1.014    51.787
n2891.out[0] (.names)                                            0.261    52.048
n2892.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2892.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 39
Startpoint: n5441.Q[0] (.latch clocked by pclk)
Endpoint  : n2178.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5441.clk[0] (.latch)                                            1.014     1.014
n5441.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7539.in[0] (.names)                                             1.014     2.070
n7539.out[0] (.names)                                            0.261     2.331
n7540.in[0] (.names)                                             1.014     3.344
n7540.out[0] (.names)                                            0.261     3.605
n2617.in[0] (.names)                                             1.014     4.619
n2617.out[0] (.names)                                            0.261     4.880
n7542.in[0] (.names)                                             1.014     5.894
n7542.out[0] (.names)                                            0.261     6.155
n7546.in[0] (.names)                                             1.014     7.169
n7546.out[0] (.names)                                            0.261     7.430
n7553.in[0] (.names)                                             1.014     8.444
n7553.out[0] (.names)                                            0.261     8.705
n7554.in[0] (.names)                                             1.014     9.719
n7554.out[0] (.names)                                            0.261     9.980
n7555.in[0] (.names)                                             1.014    10.993
n7555.out[0] (.names)                                            0.261    11.254
n7370.in[2] (.names)                                             1.014    12.268
n7370.out[0] (.names)                                            0.261    12.529
n7578.in[1] (.names)                                             1.014    13.543
n7578.out[0] (.names)                                            0.261    13.804
n7588.in[0] (.names)                                             1.014    14.818
n7588.out[0] (.names)                                            0.261    15.079
n7055.in[1] (.names)                                             1.014    16.093
n7055.out[0] (.names)                                            0.261    16.354
n7056.in[1] (.names)                                             1.014    17.367
n7056.out[0] (.names)                                            0.261    17.628
n7059.in[0] (.names)                                             1.014    18.642
n7059.out[0] (.names)                                            0.261    18.903
n7223.in[1] (.names)                                             1.014    19.917
n7223.out[0] (.names)                                            0.261    20.178
n7224.in[1] (.names)                                             1.014    21.192
n7224.out[0] (.names)                                            0.261    21.453
n7225.in[0] (.names)                                             1.014    22.467
n7225.out[0] (.names)                                            0.261    22.728
n7229.in[2] (.names)                                             1.014    23.742
n7229.out[0] (.names)                                            0.261    24.003
n7250.in[0] (.names)                                             1.014    25.016
n7250.out[0] (.names)                                            0.261    25.277
n7251.in[0] (.names)                                             1.014    26.291
n7251.out[0] (.names)                                            0.261    26.552
n7288.in[1] (.names)                                             1.014    27.566
n7288.out[0] (.names)                                            0.261    27.827
n7290.in[0] (.names)                                             1.014    28.841
n7290.out[0] (.names)                                            0.261    29.102
n7255.in[1] (.names)                                             1.014    30.116
n7255.out[0] (.names)                                            0.261    30.377
n2197.in[0] (.names)                                             1.014    31.390
n2197.out[0] (.names)                                            0.261    31.651
n7256.in[2] (.names)                                             1.014    32.665
n7256.out[0] (.names)                                            0.261    32.926
n7257.in[0] (.names)                                             1.014    33.940
n7257.out[0] (.names)                                            0.261    34.201
n7259.in[1] (.names)                                             1.014    35.215
n7259.out[0] (.names)                                            0.261    35.476
n2844.in[0] (.names)                                             1.014    36.490
n2844.out[0] (.names)                                            0.261    36.751
n7260.in[0] (.names)                                             1.014    37.765
n7260.out[0] (.names)                                            0.261    38.026
n7267.in[0] (.names)                                             1.014    39.039
n7267.out[0] (.names)                                            0.261    39.300
n7270.in[0] (.names)                                             1.014    40.314
n7270.out[0] (.names)                                            0.261    40.575
n7275.in[1] (.names)                                             1.014    41.589
n7275.out[0] (.names)                                            0.261    41.850
n7277.in[1] (.names)                                             1.014    42.864
n7277.out[0] (.names)                                            0.261    43.125
n7264.in[2] (.names)                                             1.014    44.139
n7264.out[0] (.names)                                            0.261    44.400
n7266.in[1] (.names)                                             1.014    45.413
n7266.out[0] (.names)                                            0.261    45.674
n4645.in[1] (.names)                                             1.014    46.688
n4645.out[0] (.names)                                            0.261    46.949
n7291.in[0] (.names)                                             1.014    47.963
n7291.out[0] (.names)                                            0.261    48.224
n7292.in[0] (.names)                                             1.014    49.238
n7292.out[0] (.names)                                            0.261    49.499
n5391.in[3] (.names)                                             1.014    50.513
n5391.out[0] (.names)                                            0.261    50.774
n2931.in[1] (.names)                                             1.014    51.787
n2931.out[0] (.names)                                            0.261    52.048
n2178.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2178.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 40
Startpoint: n7415.Q[0] (.latch clocked by pclk)
Endpoint  : n5416.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7415.clk[0] (.latch)                                            1.014     1.014
n7415.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7191.in[0] (.names)                                             1.014     2.070
n7191.out[0] (.names)                                            0.261     2.331
n7192.in[1] (.names)                                             1.014     3.344
n7192.out[0] (.names)                                            0.261     3.605
n7193.in[1] (.names)                                             1.014     4.619
n7193.out[0] (.names)                                            0.261     4.880
n7195.in[0] (.names)                                             1.014     5.894
n7195.out[0] (.names)                                            0.261     6.155
n7196.in[1] (.names)                                             1.014     7.169
n7196.out[0] (.names)                                            0.261     7.430
n7198.in[0] (.names)                                             1.014     8.444
n7198.out[0] (.names)                                            0.261     8.705
n7221.in[0] (.names)                                             1.014     9.719
n7221.out[0] (.names)                                            0.261     9.980
n7283.in[1] (.names)                                             1.014    10.993
n7283.out[0] (.names)                                            0.261    11.254
n7284.in[0] (.names)                                             1.014    12.268
n7284.out[0] (.names)                                            0.261    12.529
n7137.in[1] (.names)                                             1.014    13.543
n7137.out[0] (.names)                                            0.261    13.804
n6885.in[0] (.names)                                             1.014    14.818
n6885.out[0] (.names)                                            0.261    15.079
n6886.in[1] (.names)                                             1.014    16.093
n6886.out[0] (.names)                                            0.261    16.354
n6887.in[0] (.names)                                             1.014    17.367
n6887.out[0] (.names)                                            0.261    17.628
n6891.in[3] (.names)                                             1.014    18.642
n6891.out[0] (.names)                                            0.261    18.903
n6858.in[2] (.names)                                             1.014    19.917
n6858.out[0] (.names)                                            0.261    20.178
n6896.in[0] (.names)                                             1.014    21.192
n6896.out[0] (.names)                                            0.261    21.453
n2911.in[0] (.names)                                             1.014    22.467
n2911.out[0] (.names)                                            0.261    22.728
n7022.in[3] (.names)                                             1.014    23.742
n7022.out[0] (.names)                                            0.261    24.003
n7023.in[2] (.names)                                             1.014    25.016
n7023.out[0] (.names)                                            0.261    25.277
n7024.in[0] (.names)                                             1.014    26.291
n7024.out[0] (.names)                                            0.261    26.552
n7025.in[0] (.names)                                             1.014    27.566
n7025.out[0] (.names)                                            0.261    27.827
n6892.in[0] (.names)                                             1.014    28.841
n6892.out[0] (.names)                                            0.261    29.102
n7016.in[0] (.names)                                             1.014    30.116
n7016.out[0] (.names)                                            0.261    30.377
n7017.in[0] (.names)                                             1.014    31.390
n7017.out[0] (.names)                                            0.261    31.651
n7019.in[0] (.names)                                             1.014    32.665
n7019.out[0] (.names)                                            0.261    32.926
n2552.in[0] (.names)                                             1.014    33.940
n2552.out[0] (.names)                                            0.261    34.201
n7021.in[0] (.names)                                             1.014    35.215
n7021.out[0] (.names)                                            0.261    35.476
n6951.in[1] (.names)                                             1.014    36.490
n6951.out[0] (.names)                                            0.261    36.751
n6903.in[0] (.names)                                             1.014    37.765
n6903.out[0] (.names)                                            0.261    38.026
n6863.in[0] (.names)                                             1.014    39.039
n6863.out[0] (.names)                                            0.261    39.300
n5505.in[2] (.names)                                             1.014    40.314
n5505.out[0] (.names)                                            0.261    40.575
n2278.in[0] (.names)                                             1.014    41.589
n2278.out[0] (.names)                                            0.261    41.850
n6865.in[0] (.names)                                             1.014    42.864
n6865.out[0] (.names)                                            0.261    43.125
n6868.in[0] (.names)                                             1.014    44.139
n6868.out[0] (.names)                                            0.261    44.400
n6842.in[1] (.names)                                             1.014    45.413
n6842.out[0] (.names)                                            0.261    45.674
n6870.in[0] (.names)                                             1.014    46.688
n6870.out[0] (.names)                                            0.261    46.949
n6958.in[1] (.names)                                             1.014    47.963
n6958.out[0] (.names)                                            0.261    48.224
n5446.in[2] (.names)                                             1.014    49.238
n5446.out[0] (.names)                                            0.261    49.499
n5419.in[1] (.names)                                             1.014    50.513
n5419.out[0] (.names)                                            0.261    50.774
n5415.in[0] (.names)                                             1.014    51.787
n5415.out[0] (.names)                                            0.261    52.048
n5416.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5416.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 41
Startpoint: n7415.Q[0] (.latch clocked by pclk)
Endpoint  : n6917.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7415.clk[0] (.latch)                                            1.014     1.014
n7415.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7191.in[0] (.names)                                             1.014     2.070
n7191.out[0] (.names)                                            0.261     2.331
n7192.in[1] (.names)                                             1.014     3.344
n7192.out[0] (.names)                                            0.261     3.605
n7193.in[1] (.names)                                             1.014     4.619
n7193.out[0] (.names)                                            0.261     4.880
n7195.in[0] (.names)                                             1.014     5.894
n7195.out[0] (.names)                                            0.261     6.155
n7196.in[1] (.names)                                             1.014     7.169
n7196.out[0] (.names)                                            0.261     7.430
n7198.in[0] (.names)                                             1.014     8.444
n7198.out[0] (.names)                                            0.261     8.705
n7221.in[0] (.names)                                             1.014     9.719
n7221.out[0] (.names)                                            0.261     9.980
n7283.in[1] (.names)                                             1.014    10.993
n7283.out[0] (.names)                                            0.261    11.254
n7284.in[0] (.names)                                             1.014    12.268
n7284.out[0] (.names)                                            0.261    12.529
n7137.in[1] (.names)                                             1.014    13.543
n7137.out[0] (.names)                                            0.261    13.804
n6885.in[0] (.names)                                             1.014    14.818
n6885.out[0] (.names)                                            0.261    15.079
n6886.in[1] (.names)                                             1.014    16.093
n6886.out[0] (.names)                                            0.261    16.354
n6887.in[0] (.names)                                             1.014    17.367
n6887.out[0] (.names)                                            0.261    17.628
n6891.in[3] (.names)                                             1.014    18.642
n6891.out[0] (.names)                                            0.261    18.903
n6858.in[2] (.names)                                             1.014    19.917
n6858.out[0] (.names)                                            0.261    20.178
n6896.in[0] (.names)                                             1.014    21.192
n6896.out[0] (.names)                                            0.261    21.453
n2911.in[0] (.names)                                             1.014    22.467
n2911.out[0] (.names)                                            0.261    22.728
n7022.in[3] (.names)                                             1.014    23.742
n7022.out[0] (.names)                                            0.261    24.003
n7023.in[2] (.names)                                             1.014    25.016
n7023.out[0] (.names)                                            0.261    25.277
n7024.in[0] (.names)                                             1.014    26.291
n7024.out[0] (.names)                                            0.261    26.552
n7025.in[0] (.names)                                             1.014    27.566
n7025.out[0] (.names)                                            0.261    27.827
n6892.in[0] (.names)                                             1.014    28.841
n6892.out[0] (.names)                                            0.261    29.102
n7016.in[0] (.names)                                             1.014    30.116
n7016.out[0] (.names)                                            0.261    30.377
n7017.in[0] (.names)                                             1.014    31.390
n7017.out[0] (.names)                                            0.261    31.651
n7019.in[0] (.names)                                             1.014    32.665
n7019.out[0] (.names)                                            0.261    32.926
n2552.in[0] (.names)                                             1.014    33.940
n2552.out[0] (.names)                                            0.261    34.201
n7021.in[0] (.names)                                             1.014    35.215
n7021.out[0] (.names)                                            0.261    35.476
n6951.in[1] (.names)                                             1.014    36.490
n6951.out[0] (.names)                                            0.261    36.751
n6903.in[0] (.names)                                             1.014    37.765
n6903.out[0] (.names)                                            0.261    38.026
n6863.in[0] (.names)                                             1.014    39.039
n6863.out[0] (.names)                                            0.261    39.300
n5505.in[2] (.names)                                             1.014    40.314
n5505.out[0] (.names)                                            0.261    40.575
n2278.in[0] (.names)                                             1.014    41.589
n2278.out[0] (.names)                                            0.261    41.850
n6865.in[0] (.names)                                             1.014    42.864
n6865.out[0] (.names)                                            0.261    43.125
n6868.in[0] (.names)                                             1.014    44.139
n6868.out[0] (.names)                                            0.261    44.400
n6842.in[1] (.names)                                             1.014    45.413
n6842.out[0] (.names)                                            0.261    45.674
n6870.in[0] (.names)                                             1.014    46.688
n6870.out[0] (.names)                                            0.261    46.949
n6958.in[1] (.names)                                             1.014    47.963
n6958.out[0] (.names)                                            0.261    48.224
n5446.in[2] (.names)                                             1.014    49.238
n5446.out[0] (.names)                                            0.261    49.499
n5419.in[1] (.names)                                             1.014    50.513
n5419.out[0] (.names)                                            0.261    50.774
n5415.in[0] (.names)                                             1.014    51.787
n5415.out[0] (.names)                                            0.261    52.048
n6917.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6917.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 42
Startpoint: n8814.Q[0] (.latch clocked by pclk)
Endpoint  : n4655.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8814.clk[0] (.latch)                                            1.014     1.014
n8814.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2459.in[0] (.names)                                             1.014     2.070
n2459.out[0] (.names)                                            0.261     2.331
n4934.in[0] (.names)                                             1.014     3.344
n4934.out[0] (.names)                                            0.261     3.605
n4935.in[0] (.names)                                             1.014     4.619
n4935.out[0] (.names)                                            0.261     4.880
n4936.in[2] (.names)                                             1.014     5.894
n4936.out[0] (.names)                                            0.261     6.155
n4940.in[1] (.names)                                             1.014     7.169
n4940.out[0] (.names)                                            0.261     7.430
n4946.in[1] (.names)                                             1.014     8.444
n4946.out[0] (.names)                                            0.261     8.705
n4942.in[2] (.names)                                             1.014     9.719
n4942.out[0] (.names)                                            0.261     9.980
n4948.in[0] (.names)                                             1.014    10.993
n4948.out[0] (.names)                                            0.261    11.254
n4955.in[1] (.names)                                             1.014    12.268
n4955.out[0] (.names)                                            0.261    12.529
n2358.in[0] (.names)                                             1.014    13.543
n2358.out[0] (.names)                                            0.261    13.804
n5134.in[0] (.names)                                             1.014    14.818
n5134.out[0] (.names)                                            0.261    15.079
n4994.in[3] (.names)                                             1.014    16.093
n4994.out[0] (.names)                                            0.261    16.354
n4854.in[0] (.names)                                             1.014    17.367
n4854.out[0] (.names)                                            0.261    17.628
n5058.in[0] (.names)                                             1.014    18.642
n5058.out[0] (.names)                                            0.261    18.903
n5065.in[1] (.names)                                             1.014    19.917
n5065.out[0] (.names)                                            0.261    20.178
n5066.in[0] (.names)                                             1.014    21.192
n5066.out[0] (.names)                                            0.261    21.453
n5037.in[0] (.names)                                             1.014    22.467
n5037.out[0] (.names)                                            0.261    22.728
n5038.in[0] (.names)                                             1.014    23.742
n5038.out[0] (.names)                                            0.261    24.003
n5041.in[0] (.names)                                             1.014    25.016
n5041.out[0] (.names)                                            0.261    25.277
n5042.in[0] (.names)                                             1.014    26.291
n5042.out[0] (.names)                                            0.261    26.552
n5020.in[0] (.names)                                             1.014    27.566
n5020.out[0] (.names)                                            0.261    27.827
n5021.in[1] (.names)                                             1.014    28.841
n5021.out[0] (.names)                                            0.261    29.102
n5022.in[0] (.names)                                             1.014    30.116
n5022.out[0] (.names)                                            0.261    30.377
n5023.in[2] (.names)                                             1.014    31.390
n5023.out[0] (.names)                                            0.261    31.651
n5024.in[0] (.names)                                             1.014    32.665
n5024.out[0] (.names)                                            0.261    32.926
n5033.in[2] (.names)                                             1.014    33.940
n5033.out[0] (.names)                                            0.261    34.201
n5070.in[0] (.names)                                             1.014    35.215
n5070.out[0] (.names)                                            0.261    35.476
n5072.in[1] (.names)                                             1.014    36.490
n5072.out[0] (.names)                                            0.261    36.751
n5075.in[0] (.names)                                             1.014    37.765
n5075.out[0] (.names)                                            0.261    38.026
n5079.in[2] (.names)                                             1.014    39.039
n5079.out[0] (.names)                                            0.261    39.300
n5080.in[3] (.names)                                             1.014    40.314
n5080.out[0] (.names)                                            0.261    40.575
n5081.in[1] (.names)                                             1.014    41.589
n5081.out[0] (.names)                                            0.261    41.850
n5082.in[0] (.names)                                             1.014    42.864
n5082.out[0] (.names)                                            0.261    43.125
n5109.in[0] (.names)                                             1.014    44.139
n5109.out[0] (.names)                                            0.261    44.400
n5118.in[3] (.names)                                             1.014    45.413
n5118.out[0] (.names)                                            0.261    45.674
n5097.in[0] (.names)                                             1.014    46.688
n5097.out[0] (.names)                                            0.261    46.949
n4888.in[0] (.names)                                             1.014    47.963
n4888.out[0] (.names)                                            0.261    48.224
n5099.in[0] (.names)                                             1.014    49.238
n5099.out[0] (.names)                                            0.261    49.499
n5101.in[0] (.names)                                             1.014    50.513
n5101.out[0] (.names)                                            0.261    50.774
n4654.in[0] (.names)                                             1.014    51.787
n4654.out[0] (.names)                                            0.261    52.048
n4655.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4655.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 43
Startpoint: n8814.Q[0] (.latch clocked by pclk)
Endpoint  : n4485.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8814.clk[0] (.latch)                                            1.014     1.014
n8814.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2459.in[0] (.names)                                             1.014     2.070
n2459.out[0] (.names)                                            0.261     2.331
n4934.in[0] (.names)                                             1.014     3.344
n4934.out[0] (.names)                                            0.261     3.605
n4935.in[0] (.names)                                             1.014     4.619
n4935.out[0] (.names)                                            0.261     4.880
n4936.in[2] (.names)                                             1.014     5.894
n4936.out[0] (.names)                                            0.261     6.155
n4940.in[1] (.names)                                             1.014     7.169
n4940.out[0] (.names)                                            0.261     7.430
n4946.in[1] (.names)                                             1.014     8.444
n4946.out[0] (.names)                                            0.261     8.705
n4942.in[2] (.names)                                             1.014     9.719
n4942.out[0] (.names)                                            0.261     9.980
n4948.in[0] (.names)                                             1.014    10.993
n4948.out[0] (.names)                                            0.261    11.254
n4955.in[1] (.names)                                             1.014    12.268
n4955.out[0] (.names)                                            0.261    12.529
n2358.in[0] (.names)                                             1.014    13.543
n2358.out[0] (.names)                                            0.261    13.804
n5134.in[0] (.names)                                             1.014    14.818
n5134.out[0] (.names)                                            0.261    15.079
n4994.in[3] (.names)                                             1.014    16.093
n4994.out[0] (.names)                                            0.261    16.354
n4854.in[0] (.names)                                             1.014    17.367
n4854.out[0] (.names)                                            0.261    17.628
n5058.in[0] (.names)                                             1.014    18.642
n5058.out[0] (.names)                                            0.261    18.903
n5065.in[1] (.names)                                             1.014    19.917
n5065.out[0] (.names)                                            0.261    20.178
n5066.in[0] (.names)                                             1.014    21.192
n5066.out[0] (.names)                                            0.261    21.453
n5037.in[0] (.names)                                             1.014    22.467
n5037.out[0] (.names)                                            0.261    22.728
n5038.in[0] (.names)                                             1.014    23.742
n5038.out[0] (.names)                                            0.261    24.003
n5041.in[0] (.names)                                             1.014    25.016
n5041.out[0] (.names)                                            0.261    25.277
n5042.in[0] (.names)                                             1.014    26.291
n5042.out[0] (.names)                                            0.261    26.552
n5020.in[0] (.names)                                             1.014    27.566
n5020.out[0] (.names)                                            0.261    27.827
n5021.in[1] (.names)                                             1.014    28.841
n5021.out[0] (.names)                                            0.261    29.102
n5022.in[0] (.names)                                             1.014    30.116
n5022.out[0] (.names)                                            0.261    30.377
n5023.in[2] (.names)                                             1.014    31.390
n5023.out[0] (.names)                                            0.261    31.651
n5024.in[0] (.names)                                             1.014    32.665
n5024.out[0] (.names)                                            0.261    32.926
n5033.in[2] (.names)                                             1.014    33.940
n5033.out[0] (.names)                                            0.261    34.201
n5070.in[0] (.names)                                             1.014    35.215
n5070.out[0] (.names)                                            0.261    35.476
n5072.in[1] (.names)                                             1.014    36.490
n5072.out[0] (.names)                                            0.261    36.751
n5075.in[0] (.names)                                             1.014    37.765
n5075.out[0] (.names)                                            0.261    38.026
n5079.in[2] (.names)                                             1.014    39.039
n5079.out[0] (.names)                                            0.261    39.300
n5080.in[3] (.names)                                             1.014    40.314
n5080.out[0] (.names)                                            0.261    40.575
n5081.in[1] (.names)                                             1.014    41.589
n5081.out[0] (.names)                                            0.261    41.850
n5082.in[0] (.names)                                             1.014    42.864
n5082.out[0] (.names)                                            0.261    43.125
n5109.in[0] (.names)                                             1.014    44.139
n5109.out[0] (.names)                                            0.261    44.400
n5118.in[3] (.names)                                             1.014    45.413
n5118.out[0] (.names)                                            0.261    45.674
n5097.in[0] (.names)                                             1.014    46.688
n5097.out[0] (.names)                                            0.261    46.949
n4888.in[0] (.names)                                             1.014    47.963
n4888.out[0] (.names)                                            0.261    48.224
n5099.in[0] (.names)                                             1.014    49.238
n5099.out[0] (.names)                                            0.261    49.499
n5101.in[0] (.names)                                             1.014    50.513
n5101.out[0] (.names)                                            0.261    50.774
n4696.in[0] (.names)                                             1.014    51.787
n4696.out[0] (.names)                                            0.261    52.048
n4485.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4485.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 44
Startpoint: n3197.Q[0] (.latch clocked by pclk)
Endpoint  : n10741.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3197.clk[0] (.latch)                                            1.014     1.014
n3197.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12155.in[0] (.names)                                            1.014     2.070
n12155.out[0] (.names)                                           0.261     2.331
n12116.in[1] (.names)                                            1.014     3.344
n12116.out[0] (.names)                                           0.261     3.605
n12171.in[1] (.names)                                            1.014     4.619
n12171.out[0] (.names)                                           0.261     4.880
n12258.in[0] (.names)                                            1.014     5.894
n12258.out[0] (.names)                                           0.261     6.155
n9153.in[0] (.names)                                             1.014     7.169
n9153.out[0] (.names)                                            0.261     7.430
n11690.in[1] (.names)                                            1.014     8.444
n11690.out[0] (.names)                                           0.261     8.705
n11692.in[0] (.names)                                            1.014     9.719
n11692.out[0] (.names)                                           0.261     9.980
n2110.in[2] (.names)                                             1.014    10.993
n2110.out[0] (.names)                                            0.261    11.254
n11714.in[0] (.names)                                            1.014    12.268
n11714.out[0] (.names)                                           0.261    12.529
n11717.in[0] (.names)                                            1.014    13.543
n11717.out[0] (.names)                                           0.261    13.804
n11718.in[0] (.names)                                            1.014    14.818
n11718.out[0] (.names)                                           0.261    15.079
n11720.in[1] (.names)                                            1.014    16.093
n11720.out[0] (.names)                                           0.261    16.354
n11721.in[1] (.names)                                            1.014    17.367
n11721.out[0] (.names)                                           0.261    17.628
n11785.in[2] (.names)                                            1.014    18.642
n11785.out[0] (.names)                                           0.261    18.903
n11760.in[1] (.names)                                            1.014    19.917
n11760.out[0] (.names)                                           0.261    20.178
n11761.in[1] (.names)                                            1.014    21.192
n11761.out[0] (.names)                                           0.261    21.453
n11764.in[2] (.names)                                            1.014    22.467
n11764.out[0] (.names)                                           0.261    22.728
n11724.in[0] (.names)                                            1.014    23.742
n11724.out[0] (.names)                                           0.261    24.003
n11726.in[1] (.names)                                            1.014    25.016
n11726.out[0] (.names)                                           0.261    25.277
n11802.in[2] (.names)                                            1.014    26.291
n11802.out[0] (.names)                                           0.261    26.552
n11803.in[0] (.names)                                            1.014    27.566
n11803.out[0] (.names)                                           0.261    27.827
n11804.in[0] (.names)                                            1.014    28.841
n11804.out[0] (.names)                                           0.261    29.102
n11806.in[1] (.names)                                            1.014    30.116
n11806.out[0] (.names)                                           0.261    30.377
n11727.in[0] (.names)                                            1.014    31.390
n11727.out[0] (.names)                                           0.261    31.651
n11807.in[0] (.names)                                            1.014    32.665
n11807.out[0] (.names)                                           0.261    32.926
n11771.in[0] (.names)                                            1.014    33.940
n11771.out[0] (.names)                                           0.261    34.201
n11772.in[3] (.names)                                            1.014    35.215
n11772.out[0] (.names)                                           0.261    35.476
n11657.in[0] (.names)                                            1.014    36.490
n11657.out[0] (.names)                                           0.261    36.751
n11786.in[0] (.names)                                            1.014    37.765
n11786.out[0] (.names)                                           0.261    38.026
n2063.in[3] (.names)                                             1.014    39.039
n2063.out[0] (.names)                                            0.261    39.300
n12295.in[1] (.names)                                            1.014    40.314
n12295.out[0] (.names)                                           0.261    40.575
n12106.in[0] (.names)                                            1.014    41.589
n12106.out[0] (.names)                                           0.261    41.850
n10794.in[0] (.names)                                            1.014    42.864
n10794.out[0] (.names)                                           0.261    43.125
n10795.in[3] (.names)                                            1.014    44.139
n10795.out[0] (.names)                                           0.261    44.400
n10796.in[0] (.names)                                            1.014    45.413
n10796.out[0] (.names)                                           0.261    45.674
n10730.in[1] (.names)                                            1.014    46.688
n10730.out[0] (.names)                                           0.261    46.949
n10732.in[2] (.names)                                            1.014    47.963
n10732.out[0] (.names)                                           0.261    48.224
n10740.in[1] (.names)                                            1.014    49.238
n10740.out[0] (.names)                                           0.261    49.499
n10533.in[1] (.names)                                            1.014    50.513
n10533.out[0] (.names)                                           0.261    50.774
n10714.in[0] (.names)                                            1.014    51.787
n10714.out[0] (.names)                                           0.261    52.048
n10741.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10741.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 45
Startpoint: n11400.Q[0] (.latch clocked by pclk)
Endpoint  : n12583.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11400.clk[0] (.latch)                                           1.014     1.014
n11400.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11401.in[0] (.names)                                            1.014     2.070
n11401.out[0] (.names)                                           0.261     2.331
n11415.in[1] (.names)                                            1.014     3.344
n11415.out[0] (.names)                                           0.261     3.605
n11436.in[0] (.names)                                            1.014     4.619
n11436.out[0] (.names)                                           0.261     4.880
n11407.in[1] (.names)                                            1.014     5.894
n11407.out[0] (.names)                                           0.261     6.155
n11432.in[0] (.names)                                            1.014     7.169
n11432.out[0] (.names)                                           0.261     7.430
n11433.in[0] (.names)                                            1.014     8.444
n11433.out[0] (.names)                                           0.261     8.705
n11397.in[1] (.names)                                            1.014     9.719
n11397.out[0] (.names)                                           0.261     9.980
n1926.in[1] (.names)                                             1.014    10.993
n1926.out[0] (.names)                                            0.261    11.254
n12276.in[1] (.names)                                            1.014    12.268
n12276.out[0] (.names)                                           0.261    12.529
n12278.in[1] (.names)                                            1.014    13.543
n12278.out[0] (.names)                                           0.261    13.804
n12287.in[0] (.names)                                            1.014    14.818
n12287.out[0] (.names)                                           0.261    15.079
n12290.in[0] (.names)                                            1.014    16.093
n12290.out[0] (.names)                                           0.261    16.354
n12292.in[0] (.names)                                            1.014    17.367
n12292.out[0] (.names)                                           0.261    17.628
n2544.in[0] (.names)                                             1.014    18.642
n2544.out[0] (.names)                                            0.261    18.903
n12684.in[0] (.names)                                            1.014    19.917
n12684.out[0] (.names)                                           0.261    20.178
n12673.in[0] (.names)                                            1.014    21.192
n12673.out[0] (.names)                                           0.261    21.453
n12639.in[0] (.names)                                            1.014    22.467
n12639.out[0] (.names)                                           0.261    22.728
n12640.in[2] (.names)                                            1.014    23.742
n12640.out[0] (.names)                                           0.261    24.003
n12641.in[0] (.names)                                            1.014    25.016
n12641.out[0] (.names)                                           0.261    25.277
n8316.in[1] (.names)                                             1.014    26.291
n8316.out[0] (.names)                                            0.261    26.552
n12642.in[2] (.names)                                            1.014    27.566
n12642.out[0] (.names)                                           0.261    27.827
n12643.in[0] (.names)                                            1.014    28.841
n12643.out[0] (.names)                                           0.261    29.102
n12651.in[0] (.names)                                            1.014    30.116
n12651.out[0] (.names)                                           0.261    30.377
n12652.in[2] (.names)                                            1.014    31.390
n12652.out[0] (.names)                                           0.261    31.651
n12653.in[1] (.names)                                            1.014    32.665
n12653.out[0] (.names)                                           0.261    32.926
n12656.in[1] (.names)                                            1.014    33.940
n12656.out[0] (.names)                                           0.261    34.201
n12659.in[0] (.names)                                            1.014    35.215
n12659.out[0] (.names)                                           0.261    35.476
n12660.in[0] (.names)                                            1.014    36.490
n12660.out[0] (.names)                                           0.261    36.751
n12666.in[0] (.names)                                            1.014    37.765
n12666.out[0] (.names)                                           0.261    38.026
n2270.in[2] (.names)                                             1.014    39.039
n2270.out[0] (.names)                                            0.261    39.300
n12665.in[0] (.names)                                            1.014    40.314
n12665.out[0] (.names)                                           0.261    40.575
n12667.in[1] (.names)                                            1.014    41.589
n12667.out[0] (.names)                                           0.261    41.850
n12668.in[0] (.names)                                            1.014    42.864
n12668.out[0] (.names)                                           0.261    43.125
n12669.in[1] (.names)                                            1.014    44.139
n12669.out[0] (.names)                                           0.261    44.400
n12672.in[1] (.names)                                            1.014    45.413
n12672.out[0] (.names)                                           0.261    45.674
n12674.in[1] (.names)                                            1.014    46.688
n12674.out[0] (.names)                                           0.261    46.949
n12619.in[0] (.names)                                            1.014    47.963
n12619.out[0] (.names)                                           0.261    48.224
n12571.in[0] (.names)                                            1.014    49.238
n12571.out[0] (.names)                                           0.261    49.499
n2332.in[0] (.names)                                             1.014    50.513
n2332.out[0] (.names)                                            0.261    50.774
n12582.in[0] (.names)                                            1.014    51.787
n12582.out[0] (.names)                                           0.261    52.048
n12583.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12583.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 46
Startpoint: n11400.Q[0] (.latch clocked by pclk)
Endpoint  : n2413.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11400.clk[0] (.latch)                                           1.014     1.014
n11400.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11401.in[0] (.names)                                            1.014     2.070
n11401.out[0] (.names)                                           0.261     2.331
n11415.in[1] (.names)                                            1.014     3.344
n11415.out[0] (.names)                                           0.261     3.605
n11436.in[0] (.names)                                            1.014     4.619
n11436.out[0] (.names)                                           0.261     4.880
n11407.in[1] (.names)                                            1.014     5.894
n11407.out[0] (.names)                                           0.261     6.155
n11432.in[0] (.names)                                            1.014     7.169
n11432.out[0] (.names)                                           0.261     7.430
n11433.in[0] (.names)                                            1.014     8.444
n11433.out[0] (.names)                                           0.261     8.705
n11397.in[1] (.names)                                            1.014     9.719
n11397.out[0] (.names)                                           0.261     9.980
n1926.in[1] (.names)                                             1.014    10.993
n1926.out[0] (.names)                                            0.261    11.254
n12276.in[1] (.names)                                            1.014    12.268
n12276.out[0] (.names)                                           0.261    12.529
n12278.in[1] (.names)                                            1.014    13.543
n12278.out[0] (.names)                                           0.261    13.804
n12287.in[0] (.names)                                            1.014    14.818
n12287.out[0] (.names)                                           0.261    15.079
n12290.in[0] (.names)                                            1.014    16.093
n12290.out[0] (.names)                                           0.261    16.354
n12292.in[0] (.names)                                            1.014    17.367
n12292.out[0] (.names)                                           0.261    17.628
n2544.in[0] (.names)                                             1.014    18.642
n2544.out[0] (.names)                                            0.261    18.903
n12684.in[0] (.names)                                            1.014    19.917
n12684.out[0] (.names)                                           0.261    20.178
n12673.in[0] (.names)                                            1.014    21.192
n12673.out[0] (.names)                                           0.261    21.453
n12639.in[0] (.names)                                            1.014    22.467
n12639.out[0] (.names)                                           0.261    22.728
n12640.in[2] (.names)                                            1.014    23.742
n12640.out[0] (.names)                                           0.261    24.003
n12641.in[0] (.names)                                            1.014    25.016
n12641.out[0] (.names)                                           0.261    25.277
n8316.in[1] (.names)                                             1.014    26.291
n8316.out[0] (.names)                                            0.261    26.552
n12642.in[2] (.names)                                            1.014    27.566
n12642.out[0] (.names)                                           0.261    27.827
n12643.in[0] (.names)                                            1.014    28.841
n12643.out[0] (.names)                                           0.261    29.102
n12651.in[0] (.names)                                            1.014    30.116
n12651.out[0] (.names)                                           0.261    30.377
n12652.in[2] (.names)                                            1.014    31.390
n12652.out[0] (.names)                                           0.261    31.651
n12653.in[1] (.names)                                            1.014    32.665
n12653.out[0] (.names)                                           0.261    32.926
n12656.in[1] (.names)                                            1.014    33.940
n12656.out[0] (.names)                                           0.261    34.201
n12659.in[0] (.names)                                            1.014    35.215
n12659.out[0] (.names)                                           0.261    35.476
n12660.in[0] (.names)                                            1.014    36.490
n12660.out[0] (.names)                                           0.261    36.751
n12666.in[0] (.names)                                            1.014    37.765
n12666.out[0] (.names)                                           0.261    38.026
n2270.in[2] (.names)                                             1.014    39.039
n2270.out[0] (.names)                                            0.261    39.300
n12665.in[0] (.names)                                            1.014    40.314
n12665.out[0] (.names)                                           0.261    40.575
n12667.in[1] (.names)                                            1.014    41.589
n12667.out[0] (.names)                                           0.261    41.850
n12670.in[3] (.names)                                            1.014    42.864
n12670.out[0] (.names)                                           0.261    43.125
n8298.in[1] (.names)                                             1.014    44.139
n8298.out[0] (.names)                                            0.261    44.400
n12451.in[0] (.names)                                            1.014    45.413
n12451.out[0] (.names)                                           0.261    45.674
n12453.in[0] (.names)                                            1.014    46.688
n12453.out[0] (.names)                                           0.261    46.949
n12454.in[1] (.names)                                            1.014    47.963
n12454.out[0] (.names)                                           0.261    48.224
n12560.in[0] (.names)                                            1.014    49.238
n12560.out[0] (.names)                                           0.261    49.499
n12570.in[0] (.names)                                            1.014    50.513
n12570.out[0] (.names)                                           0.261    50.774
n8302.in[0] (.names)                                             1.014    51.787
n8302.out[0] (.names)                                            0.261    52.048
n2413.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2413.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 47
Startpoint: n11400.Q[0] (.latch clocked by pclk)
Endpoint  : n1978.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11400.clk[0] (.latch)                                           1.014     1.014
n11400.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11401.in[0] (.names)                                            1.014     2.070
n11401.out[0] (.names)                                           0.261     2.331
n11415.in[1] (.names)                                            1.014     3.344
n11415.out[0] (.names)                                           0.261     3.605
n11436.in[0] (.names)                                            1.014     4.619
n11436.out[0] (.names)                                           0.261     4.880
n11407.in[1] (.names)                                            1.014     5.894
n11407.out[0] (.names)                                           0.261     6.155
n11432.in[0] (.names)                                            1.014     7.169
n11432.out[0] (.names)                                           0.261     7.430
n11433.in[0] (.names)                                            1.014     8.444
n11433.out[0] (.names)                                           0.261     8.705
n11397.in[1] (.names)                                            1.014     9.719
n11397.out[0] (.names)                                           0.261     9.980
n1926.in[1] (.names)                                             1.014    10.993
n1926.out[0] (.names)                                            0.261    11.254
n12276.in[1] (.names)                                            1.014    12.268
n12276.out[0] (.names)                                           0.261    12.529
n12278.in[1] (.names)                                            1.014    13.543
n12278.out[0] (.names)                                           0.261    13.804
n12287.in[0] (.names)                                            1.014    14.818
n12287.out[0] (.names)                                           0.261    15.079
n12290.in[0] (.names)                                            1.014    16.093
n12290.out[0] (.names)                                           0.261    16.354
n12292.in[0] (.names)                                            1.014    17.367
n12292.out[0] (.names)                                           0.261    17.628
n2544.in[0] (.names)                                             1.014    18.642
n2544.out[0] (.names)                                            0.261    18.903
n12684.in[0] (.names)                                            1.014    19.917
n12684.out[0] (.names)                                           0.261    20.178
n12673.in[0] (.names)                                            1.014    21.192
n12673.out[0] (.names)                                           0.261    21.453
n12639.in[0] (.names)                                            1.014    22.467
n12639.out[0] (.names)                                           0.261    22.728
n12640.in[2] (.names)                                            1.014    23.742
n12640.out[0] (.names)                                           0.261    24.003
n12641.in[0] (.names)                                            1.014    25.016
n12641.out[0] (.names)                                           0.261    25.277
n8316.in[1] (.names)                                             1.014    26.291
n8316.out[0] (.names)                                            0.261    26.552
n12642.in[2] (.names)                                            1.014    27.566
n12642.out[0] (.names)                                           0.261    27.827
n12586.in[0] (.names)                                            1.014    28.841
n12586.out[0] (.names)                                           0.261    29.102
n4273.in[3] (.names)                                             1.014    30.116
n4273.out[0] (.names)                                            0.261    30.377
n5285.in[0] (.names)                                             1.014    31.390
n5285.out[0] (.names)                                            0.261    31.651
n12489.in[2] (.names)                                            1.014    32.665
n12489.out[0] (.names)                                           0.261    32.926
n12528.in[0] (.names)                                            1.014    33.940
n12528.out[0] (.names)                                           0.261    34.201
n12535.in[1] (.names)                                            1.014    35.215
n12535.out[0] (.names)                                           0.261    35.476
n12536.in[0] (.names)                                            1.014    36.490
n12536.out[0] (.names)                                           0.261    36.751
n2286.in[0] (.names)                                             1.014    37.765
n2286.out[0] (.names)                                            0.261    38.026
n12537.in[0] (.names)                                            1.014    39.039
n12537.out[0] (.names)                                           0.261    39.300
n12513.in[0] (.names)                                            1.014    40.314
n12513.out[0] (.names)                                           0.261    40.575
n2536.in[0] (.names)                                             1.014    41.589
n2536.out[0] (.names)                                            0.261    41.850
n8679.in[1] (.names)                                             1.014    42.864
n8679.out[0] (.names)                                            0.261    43.125
n8428.in[1] (.names)                                             1.014    44.139
n8428.out[0] (.names)                                            0.261    44.400
n8680.in[0] (.names)                                             1.014    45.413
n8680.out[0] (.names)                                            0.261    45.674
n2449.in[0] (.names)                                             1.014    46.688
n2449.out[0] (.names)                                            0.261    46.949
n2576.in[1] (.names)                                             1.014    47.963
n2576.out[0] (.names)                                            0.261    48.224
n8511.in[0] (.names)                                             1.014    49.238
n8511.out[0] (.names)                                            0.261    49.499
n2800.in[3] (.names)                                             1.014    50.513
n2800.out[0] (.names)                                            0.261    50.774
n8447.in[1] (.names)                                             1.014    51.787
n8447.out[0] (.names)                                            0.261    52.048
n1978.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1978.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 48
Startpoint: n11400.Q[0] (.latch clocked by pclk)
Endpoint  : n10584.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11400.clk[0] (.latch)                                           1.014     1.014
n11400.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11401.in[0] (.names)                                            1.014     2.070
n11401.out[0] (.names)                                           0.261     2.331
n11415.in[1] (.names)                                            1.014     3.344
n11415.out[0] (.names)                                           0.261     3.605
n11436.in[0] (.names)                                            1.014     4.619
n11436.out[0] (.names)                                           0.261     4.880
n11407.in[1] (.names)                                            1.014     5.894
n11407.out[0] (.names)                                           0.261     6.155
n11432.in[0] (.names)                                            1.014     7.169
n11432.out[0] (.names)                                           0.261     7.430
n11433.in[0] (.names)                                            1.014     8.444
n11433.out[0] (.names)                                           0.261     8.705
n11397.in[1] (.names)                                            1.014     9.719
n11397.out[0] (.names)                                           0.261     9.980
n1926.in[1] (.names)                                             1.014    10.993
n1926.out[0] (.names)                                            0.261    11.254
n12276.in[1] (.names)                                            1.014    12.268
n12276.out[0] (.names)                                           0.261    12.529
n12278.in[1] (.names)                                            1.014    13.543
n12278.out[0] (.names)                                           0.261    13.804
n12287.in[0] (.names)                                            1.014    14.818
n12287.out[0] (.names)                                           0.261    15.079
n12290.in[0] (.names)                                            1.014    16.093
n12290.out[0] (.names)                                           0.261    16.354
n12292.in[0] (.names)                                            1.014    17.367
n12292.out[0] (.names)                                           0.261    17.628
n2544.in[0] (.names)                                             1.014    18.642
n2544.out[0] (.names)                                            0.261    18.903
n12684.in[0] (.names)                                            1.014    19.917
n12684.out[0] (.names)                                           0.261    20.178
n12673.in[0] (.names)                                            1.014    21.192
n12673.out[0] (.names)                                           0.261    21.453
n12639.in[0] (.names)                                            1.014    22.467
n12639.out[0] (.names)                                           0.261    22.728
n12640.in[2] (.names)                                            1.014    23.742
n12640.out[0] (.names)                                           0.261    24.003
n12641.in[0] (.names)                                            1.014    25.016
n12641.out[0] (.names)                                           0.261    25.277
n8316.in[1] (.names)                                             1.014    26.291
n8316.out[0] (.names)                                            0.261    26.552
n12642.in[2] (.names)                                            1.014    27.566
n12642.out[0] (.names)                                           0.261    27.827
n12586.in[0] (.names)                                            1.014    28.841
n12586.out[0] (.names)                                           0.261    29.102
n4273.in[3] (.names)                                             1.014    30.116
n4273.out[0] (.names)                                            0.261    30.377
n5285.in[0] (.names)                                             1.014    31.390
n5285.out[0] (.names)                                            0.261    31.651
n12489.in[2] (.names)                                            1.014    32.665
n12489.out[0] (.names)                                           0.261    32.926
n12528.in[0] (.names)                                            1.014    33.940
n12528.out[0] (.names)                                           0.261    34.201
n12535.in[1] (.names)                                            1.014    35.215
n12535.out[0] (.names)                                           0.261    35.476
n12536.in[0] (.names)                                            1.014    36.490
n12536.out[0] (.names)                                           0.261    36.751
n2286.in[0] (.names)                                             1.014    37.765
n2286.out[0] (.names)                                            0.261    38.026
n12537.in[0] (.names)                                            1.014    39.039
n12537.out[0] (.names)                                           0.261    39.300
n12513.in[0] (.names)                                            1.014    40.314
n12513.out[0] (.names)                                           0.261    40.575
n2536.in[0] (.names)                                             1.014    41.589
n2536.out[0] (.names)                                            0.261    41.850
n8679.in[1] (.names)                                             1.014    42.864
n8679.out[0] (.names)                                            0.261    43.125
n12516.in[0] (.names)                                            1.014    44.139
n12516.out[0] (.names)                                           0.261    44.400
n12517.in[2] (.names)                                            1.014    45.413
n12517.out[0] (.names)                                           0.261    45.674
n12518.in[2] (.names)                                            1.014    46.688
n12518.out[0] (.names)                                           0.261    46.949
n10581.in[0] (.names)                                            1.014    47.963
n10581.out[0] (.names)                                           0.261    48.224
n10582.in[1] (.names)                                            1.014    49.238
n10582.out[0] (.names)                                           0.261    49.499
n2753.in[1] (.names)                                             1.014    50.513
n2753.out[0] (.names)                                            0.261    50.774
n10583.in[0] (.names)                                            1.014    51.787
n10583.out[0] (.names)                                           0.261    52.048
n10584.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10584.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 49
Startpoint: n11400.Q[0] (.latch clocked by pclk)
Endpoint  : n10588.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11400.clk[0] (.latch)                                           1.014     1.014
n11400.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11401.in[0] (.names)                                            1.014     2.070
n11401.out[0] (.names)                                           0.261     2.331
n11415.in[1] (.names)                                            1.014     3.344
n11415.out[0] (.names)                                           0.261     3.605
n11436.in[0] (.names)                                            1.014     4.619
n11436.out[0] (.names)                                           0.261     4.880
n11407.in[1] (.names)                                            1.014     5.894
n11407.out[0] (.names)                                           0.261     6.155
n11432.in[0] (.names)                                            1.014     7.169
n11432.out[0] (.names)                                           0.261     7.430
n11433.in[0] (.names)                                            1.014     8.444
n11433.out[0] (.names)                                           0.261     8.705
n11397.in[1] (.names)                                            1.014     9.719
n11397.out[0] (.names)                                           0.261     9.980
n1926.in[1] (.names)                                             1.014    10.993
n1926.out[0] (.names)                                            0.261    11.254
n12276.in[1] (.names)                                            1.014    12.268
n12276.out[0] (.names)                                           0.261    12.529
n12278.in[1] (.names)                                            1.014    13.543
n12278.out[0] (.names)                                           0.261    13.804
n12287.in[0] (.names)                                            1.014    14.818
n12287.out[0] (.names)                                           0.261    15.079
n12290.in[0] (.names)                                            1.014    16.093
n12290.out[0] (.names)                                           0.261    16.354
n12292.in[0] (.names)                                            1.014    17.367
n12292.out[0] (.names)                                           0.261    17.628
n2544.in[0] (.names)                                             1.014    18.642
n2544.out[0] (.names)                                            0.261    18.903
n12684.in[0] (.names)                                            1.014    19.917
n12684.out[0] (.names)                                           0.261    20.178
n12673.in[0] (.names)                                            1.014    21.192
n12673.out[0] (.names)                                           0.261    21.453
n12639.in[0] (.names)                                            1.014    22.467
n12639.out[0] (.names)                                           0.261    22.728
n12640.in[2] (.names)                                            1.014    23.742
n12640.out[0] (.names)                                           0.261    24.003
n12641.in[0] (.names)                                            1.014    25.016
n12641.out[0] (.names)                                           0.261    25.277
n8316.in[1] (.names)                                             1.014    26.291
n8316.out[0] (.names)                                            0.261    26.552
n12642.in[2] (.names)                                            1.014    27.566
n12642.out[0] (.names)                                           0.261    27.827
n12586.in[0] (.names)                                            1.014    28.841
n12586.out[0] (.names)                                           0.261    29.102
n4273.in[3] (.names)                                             1.014    30.116
n4273.out[0] (.names)                                            0.261    30.377
n5285.in[0] (.names)                                             1.014    31.390
n5285.out[0] (.names)                                            0.261    31.651
n12489.in[2] (.names)                                            1.014    32.665
n12489.out[0] (.names)                                           0.261    32.926
n12528.in[0] (.names)                                            1.014    33.940
n12528.out[0] (.names)                                           0.261    34.201
n12535.in[1] (.names)                                            1.014    35.215
n12535.out[0] (.names)                                           0.261    35.476
n12536.in[0] (.names)                                            1.014    36.490
n12536.out[0] (.names)                                           0.261    36.751
n2286.in[0] (.names)                                             1.014    37.765
n2286.out[0] (.names)                                            0.261    38.026
n12537.in[0] (.names)                                            1.014    39.039
n12537.out[0] (.names)                                           0.261    39.300
n12513.in[0] (.names)                                            1.014    40.314
n12513.out[0] (.names)                                           0.261    40.575
n2536.in[0] (.names)                                             1.014    41.589
n2536.out[0] (.names)                                            0.261    41.850
n8679.in[1] (.names)                                             1.014    42.864
n8679.out[0] (.names)                                            0.261    43.125
n12516.in[0] (.names)                                            1.014    44.139
n12516.out[0] (.names)                                           0.261    44.400
n12517.in[2] (.names)                                            1.014    45.413
n12517.out[0] (.names)                                           0.261    45.674
n12518.in[2] (.names)                                            1.014    46.688
n12518.out[0] (.names)                                           0.261    46.949
n10581.in[0] (.names)                                            1.014    47.963
n10581.out[0] (.names)                                           0.261    48.224
n10582.in[1] (.names)                                            1.014    49.238
n10582.out[0] (.names)                                           0.261    49.499
n2753.in[1] (.names)                                             1.014    50.513
n2753.out[0] (.names)                                            0.261    50.774
n10583.in[0] (.names)                                            1.014    51.787
n10583.out[0] (.names)                                           0.261    52.048
n10588.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10588.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 50
Startpoint: n8444.Q[0] (.latch clocked by pclk)
Endpoint  : n8344.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8444.clk[0] (.latch)                                            1.014     1.014
n8444.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2176.in[2] (.names)                                             1.014     2.070
n2176.out[0] (.names)                                            0.261     2.331
n8283.in[0] (.names)                                             1.014     3.344
n8283.out[0] (.names)                                            0.261     3.605
n10824.in[2] (.names)                                            1.014     4.619
n10824.out[0] (.names)                                           0.261     4.880
n10808.in[1] (.names)                                            1.014     5.894
n10808.out[0] (.names)                                           0.261     6.155
n10801.in[1] (.names)                                            1.014     7.169
n10801.out[0] (.names)                                           0.261     7.430
n10826.in[0] (.names)                                            1.014     8.444
n10826.out[0] (.names)                                           0.261     8.705
n10805.in[1] (.names)                                            1.014     9.719
n10805.out[0] (.names)                                           0.261     9.980
n10831.in[1] (.names)                                            1.014    10.993
n10831.out[0] (.names)                                           0.261    11.254
n10804.in[1] (.names)                                            1.014    12.268
n10804.out[0] (.names)                                           0.261    12.529
n1996.in[2] (.names)                                             1.014    13.543
n1996.out[0] (.names)                                            0.261    13.804
n10838.in[2] (.names)                                            1.014    14.818
n10838.out[0] (.names)                                           0.261    15.079
n10806.in[0] (.names)                                            1.014    16.093
n10806.out[0] (.names)                                           0.261    16.354
n10632.in[0] (.names)                                            1.014    17.367
n10632.out[0] (.names)                                           0.261    17.628
n10809.in[0] (.names)                                            1.014    18.642
n10809.out[0] (.names)                                           0.261    18.903
n10810.in[0] (.names)                                            1.014    19.917
n10810.out[0] (.names)                                           0.261    20.178
n10768.in[2] (.names)                                            1.014    21.192
n10768.out[0] (.names)                                           0.261    21.453
n10819.in[2] (.names)                                            1.014    22.467
n10819.out[0] (.names)                                           0.261    22.728
n10907.in[2] (.names)                                            1.014    23.742
n10907.out[0] (.names)                                           0.261    24.003
n10908.in[1] (.names)                                            1.014    25.016
n10908.out[0] (.names)                                           0.261    25.277
n10910.in[0] (.names)                                            1.014    26.291
n10910.out[0] (.names)                                           0.261    26.552
n10911.in[0] (.names)                                            1.014    27.566
n10911.out[0] (.names)                                           0.261    27.827
n10912.in[0] (.names)                                            1.014    28.841
n10912.out[0] (.names)                                           0.261    29.102
n10914.in[1] (.names)                                            1.014    30.116
n10914.out[0] (.names)                                           0.261    30.377
n10920.in[0] (.names)                                            1.014    31.390
n10920.out[0] (.names)                                           0.261    31.651
n10924.in[0] (.names)                                            1.014    32.665
n10924.out[0] (.names)                                           0.261    32.926
n10566.in[0] (.names)                                            1.014    33.940
n10566.out[0] (.names)                                           0.261    34.201
n10189.in[0] (.names)                                            1.014    35.215
n10189.out[0] (.names)                                           0.261    35.476
n10925.in[0] (.names)                                            1.014    36.490
n10925.out[0] (.names)                                           0.261    36.751
n10927.in[1] (.names)                                            1.014    37.765
n10927.out[0] (.names)                                           0.261    38.026
n10928.in[0] (.names)                                            1.014    39.039
n10928.out[0] (.names)                                           0.261    39.300
n10929.in[1] (.names)                                            1.014    40.314
n10929.out[0] (.names)                                           0.261    40.575
n10930.in[0] (.names)                                            1.014    41.589
n10930.out[0] (.names)                                           0.261    41.850
n2372.in[0] (.names)                                             1.014    42.864
n2372.out[0] (.names)                                            0.261    43.125
n10926.in[0] (.names)                                            1.014    44.139
n10926.out[0] (.names)                                           0.261    44.400
n10904.in[1] (.names)                                            1.014    45.413
n10904.out[0] (.names)                                           0.261    45.674
n10307.in[0] (.names)                                            1.014    46.688
n10307.out[0] (.names)                                           0.261    46.949
n10553.in[1] (.names)                                            1.014    47.963
n10553.out[0] (.names)                                           0.261    48.224
n10252.in[0] (.names)                                            1.014    49.238
n10252.out[0] (.names)                                           0.261    49.499
n10550.in[0] (.names)                                            1.014    50.513
n10550.out[0] (.names)                                           0.261    50.774
n8343.in[0] (.names)                                             1.014    51.787
n8343.out[0] (.names)                                            0.261    52.048
n8344.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8344.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 51
Startpoint: n5913.Q[0] (.latch clocked by pclk)
Endpoint  : n2910.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5913.clk[0] (.latch)                                            1.014     1.014
n5913.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5914.in[0] (.names)                                             1.014     2.070
n5914.out[0] (.names)                                            0.261     2.331
n5801.in[2] (.names)                                             1.014     3.344
n5801.out[0] (.names)                                            0.261     3.605
n5802.in[1] (.names)                                             1.014     4.619
n5802.out[0] (.names)                                            0.261     4.880
n5741.in[0] (.names)                                             1.014     5.894
n5741.out[0] (.names)                                            0.261     6.155
n5742.in[2] (.names)                                             1.014     7.169
n5742.out[0] (.names)                                            0.261     7.430
n2266.in[0] (.names)                                             1.014     8.444
n2266.out[0] (.names)                                            0.261     8.705
n5747.in[0] (.names)                                             1.014     9.719
n5747.out[0] (.names)                                            0.261     9.980
n5750.in[0] (.names)                                             1.014    10.993
n5750.out[0] (.names)                                            0.261    11.254
n5751.in[1] (.names)                                             1.014    12.268
n5751.out[0] (.names)                                            0.261    12.529
n5592.in[0] (.names)                                             1.014    13.543
n5592.out[0] (.names)                                            0.261    13.804
n5594.in[1] (.names)                                             1.014    14.818
n5594.out[0] (.names)                                            0.261    15.079
n5598.in[2] (.names)                                             1.014    16.093
n5598.out[0] (.names)                                            0.261    16.354
n5599.in[1] (.names)                                             1.014    17.367
n5599.out[0] (.names)                                            0.261    17.628
n5614.in[2] (.names)                                             1.014    18.642
n5614.out[0] (.names)                                            0.261    18.903
n6053.in[2] (.names)                                             1.014    19.917
n6053.out[0] (.names)                                            0.261    20.178
n6055.in[3] (.names)                                             1.014    21.192
n6055.out[0] (.names)                                            0.261    21.453
n6056.in[0] (.names)                                             1.014    22.467
n6056.out[0] (.names)                                            0.261    22.728
n5760.in[0] (.names)                                             1.014    23.742
n5760.out[0] (.names)                                            0.261    24.003
n5761.in[0] (.names)                                             1.014    25.016
n5761.out[0] (.names)                                            0.261    25.277
n5785.in[0] (.names)                                             1.014    26.291
n5785.out[0] (.names)                                            0.261    26.552
n5788.in[0] (.names)                                             1.014    27.566
n5788.out[0] (.names)                                            0.261    27.827
n2898.in[0] (.names)                                             1.014    28.841
n2898.out[0] (.names)                                            0.261    29.102
n5792.in[0] (.names)                                             1.014    30.116
n5792.out[0] (.names)                                            0.261    30.377
n2893.in[2] (.names)                                             1.014    31.390
n2893.out[0] (.names)                                            0.261    31.651
n5833.in[0] (.names)                                             1.014    32.665
n5833.out[0] (.names)                                            0.261    32.926
n5828.in[1] (.names)                                             1.014    33.940
n5828.out[0] (.names)                                            0.261    34.201
n5829.in[1] (.names)                                             1.014    35.215
n5829.out[0] (.names)                                            0.261    35.476
n5832.in[1] (.names)                                             1.014    36.490
n5832.out[0] (.names)                                            0.261    36.751
n5580.in[1] (.names)                                             1.014    37.765
n5580.out[0] (.names)                                            0.261    38.026
n5861.in[0] (.names)                                             1.014    39.039
n5861.out[0] (.names)                                            0.261    39.300
n5871.in[1] (.names)                                             1.014    40.314
n5871.out[0] (.names)                                            0.261    40.575
n5576.in[1] (.names)                                             1.014    41.589
n5576.out[0] (.names)                                            0.261    41.850
n5872.in[0] (.names)                                             1.014    42.864
n5872.out[0] (.names)                                            0.261    43.125
n5879.in[0] (.names)                                             1.014    44.139
n5879.out[0] (.names)                                            0.261    44.400
n5771.in[0] (.names)                                             1.014    45.413
n5771.out[0] (.names)                                            0.261    45.674
n5772.in[1] (.names)                                             1.014    46.688
n5772.out[0] (.names)                                            0.261    46.949
n5514.in[1] (.names)                                             1.014    47.963
n5514.out[0] (.names)                                            0.261    48.224
n2897.in[0] (.names)                                             1.014    49.238
n2897.out[0] (.names)                                            0.261    49.499
n5850.in[0] (.names)                                             1.014    50.513
n5850.out[0] (.names)                                            0.261    50.774
n2909.in[1] (.names)                                             1.014    51.787
n2909.out[0] (.names)                                            0.261    52.048
n2910.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2910.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 52
Startpoint: n2429.Q[0] (.latch clocked by pclk)
Endpoint  : n2169.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2429.clk[0] (.latch)                                            1.014     1.014
n2429.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11641.in[0] (.names)                                            1.014     2.070
n11641.out[0] (.names)                                           0.261     2.331
n11696.in[0] (.names)                                            1.014     3.344
n11696.out[0] (.names)                                           0.261     3.605
n11880.in[1] (.names)                                            1.014     4.619
n11880.out[0] (.names)                                           0.261     4.880
n11910.in[1] (.names)                                            1.014     5.894
n11910.out[0] (.names)                                           0.261     6.155
n11679.in[0] (.names)                                            1.014     7.169
n11679.out[0] (.names)                                           0.261     7.430
n11680.in[1] (.names)                                            1.014     8.444
n11680.out[0] (.names)                                           0.261     8.705
n11681.in[1] (.names)                                            1.014     9.719
n11681.out[0] (.names)                                           0.261     9.980
n11684.in[1] (.names)                                            1.014    10.993
n11684.out[0] (.names)                                           0.261    11.254
n11873.in[0] (.names)                                            1.014    12.268
n11873.out[0] (.names)                                           0.261    12.529
n11884.in[1] (.names)                                            1.014    13.543
n11884.out[0] (.names)                                           0.261    13.804
n11488.in[0] (.names)                                            1.014    14.818
n11488.out[0] (.names)                                           0.261    15.079
n11851.in[0] (.names)                                            1.014    16.093
n11851.out[0] (.names)                                           0.261    16.354
n11912.in[3] (.names)                                            1.014    17.367
n11912.out[0] (.names)                                           0.261    17.628
n11828.in[0] (.names)                                            1.014    18.642
n11828.out[0] (.names)                                           0.261    18.903
n11829.in[1] (.names)                                            1.014    19.917
n11829.out[0] (.names)                                           0.261    20.178
n11830.in[0] (.names)                                            1.014    21.192
n11830.out[0] (.names)                                           0.261    21.453
n11832.in[0] (.names)                                            1.014    22.467
n11832.out[0] (.names)                                           0.261    22.728
n11837.in[0] (.names)                                            1.014    23.742
n11837.out[0] (.names)                                           0.261    24.003
n11833.in[0] (.names)                                            1.014    25.016
n11833.out[0] (.names)                                           0.261    25.277
n11498.in[2] (.names)                                            1.014    26.291
n11498.out[0] (.names)                                           0.261    26.552
n11301.in[0] (.names)                                            1.014    27.566
n11301.out[0] (.names)                                           0.261    27.827
n11840.in[0] (.names)                                            1.014    28.841
n11840.out[0] (.names)                                           0.261    29.102
n11854.in[1] (.names)                                            1.014    30.116
n11854.out[0] (.names)                                           0.261    30.377
n11855.in[1] (.names)                                            1.014    31.390
n11855.out[0] (.names)                                           0.261    31.651
n11856.in[2] (.names)                                            1.014    32.665
n11856.out[0] (.names)                                           0.261    32.926
n11900.in[1] (.names)                                            1.014    33.940
n11900.out[0] (.names)                                           0.261    34.201
n2058.in[0] (.names)                                             1.014    35.215
n2058.out[0] (.names)                                            0.261    35.476
n11902.in[0] (.names)                                            1.014    36.490
n11902.out[0] (.names)                                           0.261    36.751
n8326.in[1] (.names)                                             1.014    37.765
n8326.out[0] (.names)                                            0.261    38.026
n12006.in[1] (.names)                                            1.014    39.039
n12006.out[0] (.names)                                           0.261    39.300
n12059.in[0] (.names)                                            1.014    40.314
n12059.out[0] (.names)                                           0.261    40.575
n8336.in[1] (.names)                                             1.014    41.589
n8336.out[0] (.names)                                            0.261    41.850
n12067.in[0] (.names)                                            1.014    42.864
n12067.out[0] (.names)                                           0.261    43.125
n12061.in[3] (.names)                                            1.014    44.139
n12061.out[0] (.names)                                           0.261    44.400
n12062.in[2] (.names)                                            1.014    45.413
n12062.out[0] (.names)                                           0.261    45.674
n11988.in[1] (.names)                                            1.014    46.688
n11988.out[0] (.names)                                           0.261    46.949
n2277.in[0] (.names)                                             1.014    47.963
n2277.out[0] (.names)                                            0.261    48.224
n12211.in[0] (.names)                                            1.014    49.238
n12211.out[0] (.names)                                           0.261    49.499
n2311.in[1] (.names)                                             1.014    50.513
n2311.out[0] (.names)                                            0.261    50.774
n10327.in[1] (.names)                                            1.014    51.787
n10327.out[0] (.names)                                           0.261    52.048
n2169.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2169.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 53
Startpoint: n3197.Q[0] (.latch clocked by pclk)
Endpoint  : n8043.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3197.clk[0] (.latch)                                            1.014     1.014
n3197.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12155.in[0] (.names)                                            1.014     2.070
n12155.out[0] (.names)                                           0.261     2.331
n12116.in[1] (.names)                                            1.014     3.344
n12116.out[0] (.names)                                           0.261     3.605
n12171.in[1] (.names)                                            1.014     4.619
n12171.out[0] (.names)                                           0.261     4.880
n12258.in[0] (.names)                                            1.014     5.894
n12258.out[0] (.names)                                           0.261     6.155
n9153.in[0] (.names)                                             1.014     7.169
n9153.out[0] (.names)                                            0.261     7.430
n11690.in[1] (.names)                                            1.014     8.444
n11690.out[0] (.names)                                           0.261     8.705
n11692.in[0] (.names)                                            1.014     9.719
n11692.out[0] (.names)                                           0.261     9.980
n2110.in[2] (.names)                                             1.014    10.993
n2110.out[0] (.names)                                            0.261    11.254
n11714.in[0] (.names)                                            1.014    12.268
n11714.out[0] (.names)                                           0.261    12.529
n11717.in[0] (.names)                                            1.014    13.543
n11717.out[0] (.names)                                           0.261    13.804
n11718.in[0] (.names)                                            1.014    14.818
n11718.out[0] (.names)                                           0.261    15.079
n11720.in[1] (.names)                                            1.014    16.093
n11720.out[0] (.names)                                           0.261    16.354
n11721.in[1] (.names)                                            1.014    17.367
n11721.out[0] (.names)                                           0.261    17.628
n11785.in[2] (.names)                                            1.014    18.642
n11785.out[0] (.names)                                           0.261    18.903
n11760.in[1] (.names)                                            1.014    19.917
n11760.out[0] (.names)                                           0.261    20.178
n11761.in[1] (.names)                                            1.014    21.192
n11761.out[0] (.names)                                           0.261    21.453
n11764.in[2] (.names)                                            1.014    22.467
n11764.out[0] (.names)                                           0.261    22.728
n11724.in[0] (.names)                                            1.014    23.742
n11724.out[0] (.names)                                           0.261    24.003
n11726.in[1] (.names)                                            1.014    25.016
n11726.out[0] (.names)                                           0.261    25.277
n11802.in[2] (.names)                                            1.014    26.291
n11802.out[0] (.names)                                           0.261    26.552
n11803.in[0] (.names)                                            1.014    27.566
n11803.out[0] (.names)                                           0.261    27.827
n11804.in[0] (.names)                                            1.014    28.841
n11804.out[0] (.names)                                           0.261    29.102
n11806.in[1] (.names)                                            1.014    30.116
n11806.out[0] (.names)                                           0.261    30.377
n11727.in[0] (.names)                                            1.014    31.390
n11727.out[0] (.names)                                           0.261    31.651
n11807.in[0] (.names)                                            1.014    32.665
n11807.out[0] (.names)                                           0.261    32.926
n11771.in[0] (.names)                                            1.014    33.940
n11771.out[0] (.names)                                           0.261    34.201
n11772.in[3] (.names)                                            1.014    35.215
n11772.out[0] (.names)                                           0.261    35.476
n11657.in[0] (.names)                                            1.014    36.490
n11657.out[0] (.names)                                           0.261    36.751
n11786.in[0] (.names)                                            1.014    37.765
n11786.out[0] (.names)                                           0.261    38.026
n11731.in[0] (.names)                                            1.014    39.039
n11731.out[0] (.names)                                           0.261    39.300
n11732.in[2] (.names)                                            1.014    40.314
n11732.out[0] (.names)                                           0.261    40.575
n11734.in[1] (.names)                                            1.014    41.589
n11734.out[0] (.names)                                           0.261    41.850
n11735.in[0] (.names)                                            1.014    42.864
n11735.out[0] (.names)                                           0.261    43.125
n11736.in[1] (.names)                                            1.014    44.139
n11736.out[0] (.names)                                           0.261    44.400
n11739.in[0] (.names)                                            1.014    45.413
n11739.out[0] (.names)                                           0.261    45.674
n11740.in[0] (.names)                                            1.014    46.688
n11740.out[0] (.names)                                           0.261    46.949
n11741.in[0] (.names)                                            1.014    47.963
n11741.out[0] (.names)                                           0.261    48.224
n11789.in[1] (.names)                                            1.014    49.238
n11789.out[0] (.names)                                           0.261    49.499
n11673.in[0] (.names)                                            1.014    50.513
n11673.out[0] (.names)                                           0.261    50.774
n11661.in[0] (.names)                                            1.014    51.787
n11661.out[0] (.names)                                           0.261    52.048
n8043.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8043.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 54
Startpoint: n3197.Q[0] (.latch clocked by pclk)
Endpoint  : n11793.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3197.clk[0] (.latch)                                            1.014     1.014
n3197.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n12155.in[0] (.names)                                            1.014     2.070
n12155.out[0] (.names)                                           0.261     2.331
n12116.in[1] (.names)                                            1.014     3.344
n12116.out[0] (.names)                                           0.261     3.605
n12171.in[1] (.names)                                            1.014     4.619
n12171.out[0] (.names)                                           0.261     4.880
n12258.in[0] (.names)                                            1.014     5.894
n12258.out[0] (.names)                                           0.261     6.155
n9153.in[0] (.names)                                             1.014     7.169
n9153.out[0] (.names)                                            0.261     7.430
n11690.in[1] (.names)                                            1.014     8.444
n11690.out[0] (.names)                                           0.261     8.705
n11692.in[0] (.names)                                            1.014     9.719
n11692.out[0] (.names)                                           0.261     9.980
n2110.in[2] (.names)                                             1.014    10.993
n2110.out[0] (.names)                                            0.261    11.254
n11714.in[0] (.names)                                            1.014    12.268
n11714.out[0] (.names)                                           0.261    12.529
n11717.in[0] (.names)                                            1.014    13.543
n11717.out[0] (.names)                                           0.261    13.804
n11718.in[0] (.names)                                            1.014    14.818
n11718.out[0] (.names)                                           0.261    15.079
n11720.in[1] (.names)                                            1.014    16.093
n11720.out[0] (.names)                                           0.261    16.354
n11721.in[1] (.names)                                            1.014    17.367
n11721.out[0] (.names)                                           0.261    17.628
n11785.in[2] (.names)                                            1.014    18.642
n11785.out[0] (.names)                                           0.261    18.903
n11760.in[1] (.names)                                            1.014    19.917
n11760.out[0] (.names)                                           0.261    20.178
n11761.in[1] (.names)                                            1.014    21.192
n11761.out[0] (.names)                                           0.261    21.453
n11764.in[2] (.names)                                            1.014    22.467
n11764.out[0] (.names)                                           0.261    22.728
n11724.in[0] (.names)                                            1.014    23.742
n11724.out[0] (.names)                                           0.261    24.003
n11726.in[1] (.names)                                            1.014    25.016
n11726.out[0] (.names)                                           0.261    25.277
n11802.in[2] (.names)                                            1.014    26.291
n11802.out[0] (.names)                                           0.261    26.552
n11803.in[0] (.names)                                            1.014    27.566
n11803.out[0] (.names)                                           0.261    27.827
n11804.in[0] (.names)                                            1.014    28.841
n11804.out[0] (.names)                                           0.261    29.102
n11806.in[1] (.names)                                            1.014    30.116
n11806.out[0] (.names)                                           0.261    30.377
n11727.in[0] (.names)                                            1.014    31.390
n11727.out[0] (.names)                                           0.261    31.651
n11807.in[0] (.names)                                            1.014    32.665
n11807.out[0] (.names)                                           0.261    32.926
n11771.in[0] (.names)                                            1.014    33.940
n11771.out[0] (.names)                                           0.261    34.201
n11772.in[3] (.names)                                            1.014    35.215
n11772.out[0] (.names)                                           0.261    35.476
n11657.in[0] (.names)                                            1.014    36.490
n11657.out[0] (.names)                                           0.261    36.751
n11786.in[0] (.names)                                            1.014    37.765
n11786.out[0] (.names)                                           0.261    38.026
n11731.in[0] (.names)                                            1.014    39.039
n11731.out[0] (.names)                                           0.261    39.300
n11732.in[2] (.names)                                            1.014    40.314
n11732.out[0] (.names)                                           0.261    40.575
n11734.in[1] (.names)                                            1.014    41.589
n11734.out[0] (.names)                                           0.261    41.850
n11735.in[0] (.names)                                            1.014    42.864
n11735.out[0] (.names)                                           0.261    43.125
n11736.in[1] (.names)                                            1.014    44.139
n11736.out[0] (.names)                                           0.261    44.400
n11739.in[0] (.names)                                            1.014    45.413
n11739.out[0] (.names)                                           0.261    45.674
n11740.in[0] (.names)                                            1.014    46.688
n11740.out[0] (.names)                                           0.261    46.949
n11741.in[0] (.names)                                            1.014    47.963
n11741.out[0] (.names)                                           0.261    48.224
n11789.in[1] (.names)                                            1.014    49.238
n11789.out[0] (.names)                                           0.261    49.499
n11673.in[0] (.names)                                            1.014    50.513
n11673.out[0] (.names)                                           0.261    50.774
n11661.in[0] (.names)                                            1.014    51.787
n11661.out[0] (.names)                                           0.261    52.048
n11793.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11793.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 55
Startpoint: n2802.Q[0] (.latch clocked by pclk)
Endpoint  : n8405.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2802.clk[0] (.latch)                                            1.014     1.014
n2802.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8878.in[1] (.names)                                             1.014     2.070
n8878.out[0] (.names)                                            0.261     2.331
n8876.in[1] (.names)                                             1.014     3.344
n8876.out[0] (.names)                                            0.261     3.605
n8877.in[0] (.names)                                             1.014     4.619
n8877.out[0] (.names)                                            0.261     4.880
n8881.in[2] (.names)                                             1.014     5.894
n8881.out[0] (.names)                                            0.261     6.155
n8882.in[0] (.names)                                             1.014     7.169
n8882.out[0] (.names)                                            0.261     7.430
n8884.in[0] (.names)                                             1.014     8.444
n8884.out[0] (.names)                                            0.261     8.705
n8886.in[1] (.names)                                             1.014     9.719
n8886.out[0] (.names)                                            0.261     9.980
n8887.in[1] (.names)                                             1.014    10.993
n8887.out[0] (.names)                                            0.261    11.254
n8889.in[1] (.names)                                             1.014    12.268
n8889.out[0] (.names)                                            0.261    12.529
n8890.in[0] (.names)                                             1.014    13.543
n8890.out[0] (.names)                                            0.261    13.804
n9078.in[1] (.names)                                             1.014    14.818
n9078.out[0] (.names)                                            0.261    15.079
n9079.in[0] (.names)                                             1.014    16.093
n9079.out[0] (.names)                                            0.261    16.354
n9083.in[0] (.names)                                             1.014    17.367
n9083.out[0] (.names)                                            0.261    17.628
n9157.in[2] (.names)                                             1.014    18.642
n9157.out[0] (.names)                                            0.261    18.903
n9158.in[1] (.names)                                             1.014    19.917
n9158.out[0] (.names)                                            0.261    20.178
n9160.in[0] (.names)                                             1.014    21.192
n9160.out[0] (.names)                                            0.261    21.453
n9021.in[0] (.names)                                             1.014    22.467
n9021.out[0] (.names)                                            0.261    22.728
n9022.in[2] (.names)                                             1.014    23.742
n9022.out[0] (.names)                                            0.261    24.003
n9024.in[1] (.names)                                             1.014    25.016
n9024.out[0] (.names)                                            0.261    25.277
n9027.in[2] (.names)                                             1.014    26.291
n9027.out[0] (.names)                                            0.261    26.552
n8911.in[0] (.names)                                             1.014    27.566
n8911.out[0] (.names)                                            0.261    27.827
n9038.in[0] (.names)                                             1.014    28.841
n9038.out[0] (.names)                                            0.261    29.102
n8719.in[0] (.names)                                             1.014    30.116
n8719.out[0] (.names)                                            0.261    30.377
n9030.in[0] (.names)                                             1.014    31.390
n9030.out[0] (.names)                                            0.261    31.651
n9031.in[1] (.names)                                             1.014    32.665
n9031.out[0] (.names)                                            0.261    32.926
n9041.in[1] (.names)                                             1.014    33.940
n9041.out[0] (.names)                                            0.261    34.201
n8947.in[0] (.names)                                             1.014    35.215
n8947.out[0] (.names)                                            0.261    35.476
n8948.in[1] (.names)                                             1.014    36.490
n8948.out[0] (.names)                                            0.261    36.751
n8949.in[0] (.names)                                             1.014    37.765
n8949.out[0] (.names)                                            0.261    38.026
n9636.in[0] (.names)                                             1.014    39.039
n9636.out[0] (.names)                                            0.261    39.300
n9639.in[0] (.names)                                             1.014    40.314
n9639.out[0] (.names)                                            0.261    40.575
n9768.in[2] (.names)                                             1.014    41.589
n9768.out[0] (.names)                                            0.261    41.850
n9771.in[3] (.names)                                             1.014    42.864
n9771.out[0] (.names)                                            0.261    43.125
n2623.in[0] (.names)                                             1.014    44.139
n2623.out[0] (.names)                                            0.261    44.400
n9266.in[1] (.names)                                             1.014    45.413
n9266.out[0] (.names)                                            0.261    45.674
n8459.in[0] (.names)                                             1.014    46.688
n8459.out[0] (.names)                                            0.261    46.949
n2795.in[0] (.names)                                             1.014    47.963
n2795.out[0] (.names)                                            0.261    48.224
n8821.in[0] (.names)                                             1.014    49.238
n8821.out[0] (.names)                                            0.261    49.499
n2840.in[0] (.names)                                             1.014    50.513
n2840.out[0] (.names)                                            0.261    50.774
n8404.in[1] (.names)                                             1.014    51.787
n8404.out[0] (.names)                                            0.261    52.048
n8405.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8405.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 56
Startpoint: n8548.Q[0] (.latch clocked by pclk)
Endpoint  : n8971.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8548.clk[0] (.latch)                                            1.014     1.014
n8548.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4753.in[0] (.names)                                             1.014     2.070
n4753.out[0] (.names)                                            0.261     2.331
n9862.in[0] (.names)                                             1.014     3.344
n9862.out[0] (.names)                                            0.261     3.605
n9864.in[1] (.names)                                             1.014     4.619
n9864.out[0] (.names)                                            0.261     4.880
n9865.in[0] (.names)                                             1.014     5.894
n9865.out[0] (.names)                                            0.261     6.155
n9352.in[0] (.names)                                             1.014     7.169
n9352.out[0] (.names)                                            0.261     7.430
n8621.in[0] (.names)                                             1.014     8.444
n8621.out[0] (.names)                                            0.261     8.705
n9906.in[1] (.names)                                             1.014     9.719
n9906.out[0] (.names)                                            0.261     9.980
n9907.in[0] (.names)                                             1.014    10.993
n9907.out[0] (.names)                                            0.261    11.254
n9908.in[3] (.names)                                             1.014    12.268
n9908.out[0] (.names)                                            0.261    12.529
n9909.in[0] (.names)                                             1.014    13.543
n9909.out[0] (.names)                                            0.261    13.804
n9331.in[0] (.names)                                             1.014    14.818
n9331.out[0] (.names)                                            0.261    15.079
n9329.in[0] (.names)                                             1.014    16.093
n9329.out[0] (.names)                                            0.261    16.354
n9321.in[0] (.names)                                             1.014    17.367
n9321.out[0] (.names)                                            0.261    17.628
n9323.in[1] (.names)                                             1.014    18.642
n9323.out[0] (.names)                                            0.261    18.903
n9325.in[0] (.names)                                             1.014    19.917
n9325.out[0] (.names)                                            0.261    20.178
n9326.in[0] (.names)                                             1.014    21.192
n9326.out[0] (.names)                                            0.261    21.453
n9333.in[0] (.names)                                             1.014    22.467
n9333.out[0] (.names)                                            0.261    22.728
n9336.in[1] (.names)                                             1.014    23.742
n9336.out[0] (.names)                                            0.261    24.003
n9371.in[1] (.names)                                             1.014    25.016
n9371.out[0] (.names)                                            0.261    25.277
n9394.in[0] (.names)                                             1.014    26.291
n9394.out[0] (.names)                                            0.261    26.552
n9497.in[1] (.names)                                             1.014    27.566
n9497.out[0] (.names)                                            0.261    27.827
n9498.in[3] (.names)                                             1.014    28.841
n9498.out[0] (.names)                                            0.261    29.102
n9486.in[1] (.names)                                             1.014    30.116
n9486.out[0] (.names)                                            0.261    30.377
n9487.in[0] (.names)                                             1.014    31.390
n9487.out[0] (.names)                                            0.261    31.651
n9499.in[0] (.names)                                             1.014    32.665
n9499.out[0] (.names)                                            0.261    32.926
n2361.in[0] (.names)                                             1.014    33.940
n2361.out[0] (.names)                                            0.261    34.201
n9500.in[0] (.names)                                             1.014    35.215
n9500.out[0] (.names)                                            0.261    35.476
n9285.in[0] (.names)                                             1.014    36.490
n9285.out[0] (.names)                                            0.261    36.751
n9504.in[0] (.names)                                             1.014    37.765
n9504.out[0] (.names)                                            0.261    38.026
n9505.in[0] (.names)                                             1.014    39.039
n9505.out[0] (.names)                                            0.261    39.300
n9506.in[0] (.names)                                             1.014    40.314
n9506.out[0] (.names)                                            0.261    40.575
n9510.in[0] (.names)                                             1.014    41.589
n9510.out[0] (.names)                                            0.261    41.850
n2793.in[0] (.names)                                             1.014    42.864
n2793.out[0] (.names)                                            0.261    43.125
n9511.in[0] (.names)                                             1.014    44.139
n9511.out[0] (.names)                                            0.261    44.400
n8980.in[0] (.names)                                             1.014    45.413
n8980.out[0] (.names)                                            0.261    45.674
n8981.in[0] (.names)                                             1.014    46.688
n8981.out[0] (.names)                                            0.261    46.949
n8983.in[0] (.names)                                             1.014    47.963
n8983.out[0] (.names)                                            0.261    48.224
n8985.in[0] (.names)                                             1.014    49.238
n8985.out[0] (.names)                                            0.261    49.499
n8988.in[2] (.names)                                             1.014    50.513
n8988.out[0] (.names)                                            0.261    50.774
n8989.in[0] (.names)                                             1.014    51.787
n8989.out[0] (.names)                                            0.261    52.048
n8971.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8971.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 57
Startpoint: n8548.Q[0] (.latch clocked by pclk)
Endpoint  : n9241.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8548.clk[0] (.latch)                                            1.014     1.014
n8548.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4753.in[0] (.names)                                             1.014     2.070
n4753.out[0] (.names)                                            0.261     2.331
n9862.in[0] (.names)                                             1.014     3.344
n9862.out[0] (.names)                                            0.261     3.605
n9864.in[1] (.names)                                             1.014     4.619
n9864.out[0] (.names)                                            0.261     4.880
n9865.in[0] (.names)                                             1.014     5.894
n9865.out[0] (.names)                                            0.261     6.155
n9352.in[0] (.names)                                             1.014     7.169
n9352.out[0] (.names)                                            0.261     7.430
n8621.in[0] (.names)                                             1.014     8.444
n8621.out[0] (.names)                                            0.261     8.705
n9906.in[1] (.names)                                             1.014     9.719
n9906.out[0] (.names)                                            0.261     9.980
n9907.in[0] (.names)                                             1.014    10.993
n9907.out[0] (.names)                                            0.261    11.254
n9908.in[3] (.names)                                             1.014    12.268
n9908.out[0] (.names)                                            0.261    12.529
n9909.in[0] (.names)                                             1.014    13.543
n9909.out[0] (.names)                                            0.261    13.804
n9331.in[0] (.names)                                             1.014    14.818
n9331.out[0] (.names)                                            0.261    15.079
n9329.in[0] (.names)                                             1.014    16.093
n9329.out[0] (.names)                                            0.261    16.354
n9321.in[0] (.names)                                             1.014    17.367
n9321.out[0] (.names)                                            0.261    17.628
n9323.in[1] (.names)                                             1.014    18.642
n9323.out[0] (.names)                                            0.261    18.903
n9325.in[0] (.names)                                             1.014    19.917
n9325.out[0] (.names)                                            0.261    20.178
n9326.in[0] (.names)                                             1.014    21.192
n9326.out[0] (.names)                                            0.261    21.453
n9333.in[0] (.names)                                             1.014    22.467
n9333.out[0] (.names)                                            0.261    22.728
n9336.in[1] (.names)                                             1.014    23.742
n9336.out[0] (.names)                                            0.261    24.003
n9371.in[1] (.names)                                             1.014    25.016
n9371.out[0] (.names)                                            0.261    25.277
n9394.in[0] (.names)                                             1.014    26.291
n9394.out[0] (.names)                                            0.261    26.552
n9497.in[1] (.names)                                             1.014    27.566
n9497.out[0] (.names)                                            0.261    27.827
n9498.in[3] (.names)                                             1.014    28.841
n9498.out[0] (.names)                                            0.261    29.102
n9486.in[1] (.names)                                             1.014    30.116
n9486.out[0] (.names)                                            0.261    30.377
n9487.in[0] (.names)                                             1.014    31.390
n9487.out[0] (.names)                                            0.261    31.651
n9499.in[0] (.names)                                             1.014    32.665
n9499.out[0] (.names)                                            0.261    32.926
n2361.in[0] (.names)                                             1.014    33.940
n2361.out[0] (.names)                                            0.261    34.201
n9500.in[0] (.names)                                             1.014    35.215
n9500.out[0] (.names)                                            0.261    35.476
n9285.in[0] (.names)                                             1.014    36.490
n9285.out[0] (.names)                                            0.261    36.751
n9504.in[0] (.names)                                             1.014    37.765
n9504.out[0] (.names)                                            0.261    38.026
n9505.in[0] (.names)                                             1.014    39.039
n9505.out[0] (.names)                                            0.261    39.300
n9506.in[0] (.names)                                             1.014    40.314
n9506.out[0] (.names)                                            0.261    40.575
n9510.in[0] (.names)                                             1.014    41.589
n9510.out[0] (.names)                                            0.261    41.850
n2793.in[0] (.names)                                             1.014    42.864
n2793.out[0] (.names)                                            0.261    43.125
n9511.in[0] (.names)                                             1.014    44.139
n9511.out[0] (.names)                                            0.261    44.400
n8980.in[0] (.names)                                             1.014    45.413
n8980.out[0] (.names)                                            0.261    45.674
n8981.in[0] (.names)                                             1.014    46.688
n8981.out[0] (.names)                                            0.261    46.949
n8983.in[0] (.names)                                             1.014    47.963
n8983.out[0] (.names)                                            0.261    48.224
n8985.in[0] (.names)                                             1.014    49.238
n8985.out[0] (.names)                                            0.261    49.499
n8988.in[2] (.names)                                             1.014    50.513
n8988.out[0] (.names)                                            0.261    50.774
n8989.in[0] (.names)                                             1.014    51.787
n8989.out[0] (.names)                                            0.261    52.048
n9241.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9241.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 58
Startpoint: n2584.Q[0] (.latch clocked by pclk)
Endpoint  : n6007.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2584.clk[0] (.latch)                                            1.014     1.014
n2584.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n2364.in[0] (.names)                                             1.014     2.070
n2364.out[0] (.names)                                            0.261     2.331
n10932.in[0] (.names)                                            1.014     3.344
n10932.out[0] (.names)                                           0.261     3.605
n10933.in[0] (.names)                                            1.014     4.619
n10933.out[0] (.names)                                           0.261     4.880
n10934.in[1] (.names)                                            1.014     5.894
n10934.out[0] (.names)                                           0.261     6.155
n10935.in[1] (.names)                                            1.014     7.169
n10935.out[0] (.names)                                           0.261     7.430
n10398.in[0] (.names)                                            1.014     8.444
n10398.out[0] (.names)                                           0.261     8.705
n10399.in[0] (.names)                                            1.014     9.719
n10399.out[0] (.names)                                           0.261     9.980
n10400.in[0] (.names)                                            1.014    10.993
n10400.out[0] (.names)                                           0.261    11.254
n10390.in[2] (.names)                                            1.014    12.268
n10390.out[0] (.names)                                           0.261    12.529
n10382.in[0] (.names)                                            1.014    13.543
n10382.out[0] (.names)                                           0.261    13.804
n10381.in[0] (.names)                                            1.014    14.818
n10381.out[0] (.names)                                           0.261    15.079
n10383.in[0] (.names)                                            1.014    16.093
n10383.out[0] (.names)                                           0.261    16.354
n10385.in[0] (.names)                                            1.014    17.367
n10385.out[0] (.names)                                           0.261    17.628
n10407.in[2] (.names)                                            1.014    18.642
n10407.out[0] (.names)                                           0.261    18.903
n10408.in[1] (.names)                                            1.014    19.917
n10408.out[0] (.names)                                           0.261    20.178
n11167.in[0] (.names)                                            1.014    21.192
n11167.out[0] (.names)                                           0.261    21.453
n11174.in[1] (.names)                                            1.014    22.467
n11174.out[0] (.names)                                           0.261    22.728
n11176.in[0] (.names)                                            1.014    23.742
n11176.out[0] (.names)                                           0.261    24.003
n11177.in[0] (.names)                                            1.014    25.016
n11177.out[0] (.names)                                           0.261    25.277
n11178.in[0] (.names)                                            1.014    26.291
n11178.out[0] (.names)                                           0.261    26.552
n11179.in[1] (.names)                                            1.014    27.566
n11179.out[0] (.names)                                           0.261    27.827
n11180.in[0] (.names)                                            1.014    28.841
n11180.out[0] (.names)                                           0.261    29.102
n11181.in[0] (.names)                                            1.014    30.116
n11181.out[0] (.names)                                           0.261    30.377
n11183.in[1] (.names)                                            1.014    31.390
n11183.out[0] (.names)                                           0.261    31.651
n10545.in[0] (.names)                                            1.014    32.665
n10545.out[0] (.names)                                           0.261    32.926
n11185.in[1] (.names)                                            1.014    33.940
n11185.out[0] (.names)                                           0.261    34.201
n11186.in[1] (.names)                                            1.014    35.215
n11186.out[0] (.names)                                           0.261    35.476
n11187.in[0] (.names)                                            1.014    36.490
n11187.out[0] (.names)                                           0.261    36.751
n11052.in[1] (.names)                                            1.014    37.765
n11052.out[0] (.names)                                           0.261    38.026
n10543.in[0] (.names)                                            1.014    39.039
n10543.out[0] (.names)                                           0.261    39.300
n10979.in[0] (.names)                                            1.014    40.314
n10979.out[0] (.names)                                           0.261    40.575
n8478.in[1] (.names)                                             1.014    41.589
n8478.out[0] (.names)                                            0.261    41.850
n8475.in[0] (.names)                                             1.014    42.864
n8475.out[0] (.names)                                            0.261    43.125
n2252.in[1] (.names)                                             1.014    44.139
n2252.out[0] (.names)                                            0.261    44.400
n5982.in[1] (.names)                                             1.014    45.413
n5982.out[0] (.names)                                            0.261    45.674
n5948.in[1] (.names)                                             1.014    46.688
n5948.out[0] (.names)                                            0.261    46.949
n5984.in[0] (.names)                                             1.014    47.963
n5984.out[0] (.names)                                            0.261    48.224
n6003.in[1] (.names)                                             1.014    49.238
n6003.out[0] (.names)                                            0.261    49.499
n6020.in[0] (.names)                                             1.014    50.513
n6020.out[0] (.names)                                            0.261    50.774
n6006.in[0] (.names)                                             1.014    51.787
n6006.out[0] (.names)                                            0.261    52.048
n6007.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6007.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 59
Startpoint: n10271.Q[0] (.latch clocked by pclk)
Endpoint  : n2104.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10271.clk[0] (.latch)                                           1.014     1.014
n10271.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n2633.in[0] (.names)                                             1.014     2.070
n2633.out[0] (.names)                                            0.261     2.331
n12080.in[0] (.names)                                            1.014     3.344
n12080.out[0] (.names)                                           0.261     3.605
n2238.in[0] (.names)                                             1.014     4.619
n2238.out[0] (.names)                                            0.261     4.880
n11983.in[0] (.names)                                            1.014     5.894
n11983.out[0] (.names)                                           0.261     6.155
n11951.in[0] (.names)                                            1.014     7.169
n11951.out[0] (.names)                                           0.261     7.430
n12082.in[1] (.names)                                            1.014     8.444
n12082.out[0] (.names)                                           0.261     8.705
n12054.in[0] (.names)                                            1.014     9.719
n12054.out[0] (.names)                                           0.261     9.980
n12055.in[1] (.names)                                            1.014    10.993
n12055.out[0] (.names)                                           0.261    11.254
n12033.in[1] (.names)                                            1.014    12.268
n12033.out[0] (.names)                                           0.261    12.529
n2596.in[1] (.names)                                             1.014    13.543
n2596.out[0] (.names)                                            0.261    13.804
n12043.in[1] (.names)                                            1.014    14.818
n12043.out[0] (.names)                                           0.261    15.079
n12017.in[0] (.names)                                            1.014    16.093
n12017.out[0] (.names)                                           0.261    16.354
n12018.in[2] (.names)                                            1.014    17.367
n12018.out[0] (.names)                                           0.261    17.628
n12021.in[0] (.names)                                            1.014    18.642
n12021.out[0] (.names)                                           0.261    18.903
n12027.in[1] (.names)                                            1.014    19.917
n12027.out[0] (.names)                                           0.261    20.178
n11956.in[1] (.names)                                            1.014    21.192
n11956.out[0] (.names)                                           0.261    21.453
n12031.in[1] (.names)                                            1.014    22.467
n12031.out[0] (.names)                                           0.261    22.728
n11924.in[1] (.names)                                            1.014    23.742
n11924.out[0] (.names)                                           0.261    24.003
n11927.in[0] (.names)                                            1.014    25.016
n11927.out[0] (.names)                                           0.261    25.277
n12169.in[1] (.names)                                            1.014    26.291
n12169.out[0] (.names)                                           0.261    26.552
n9334.in[0] (.names)                                             1.014    27.566
n9334.out[0] (.names)                                            0.261    27.827
n12143.in[0] (.names)                                            1.014    28.841
n12143.out[0] (.names)                                           0.261    29.102
n12144.in[0] (.names)                                            1.014    30.116
n12144.out[0] (.names)                                           0.261    30.377
n2776.in[0] (.names)                                             1.014    31.390
n2776.out[0] (.names)                                            0.261    31.651
n12188.in[0] (.names)                                            1.014    32.665
n12188.out[0] (.names)                                           0.261    32.926
n2888.in[1] (.names)                                             1.014    33.940
n2888.out[0] (.names)                                            0.261    34.201
n12190.in[0] (.names)                                            1.014    35.215
n12190.out[0] (.names)                                           0.261    35.476
n12212.in[0] (.names)                                            1.014    36.490
n12212.out[0] (.names)                                           0.261    36.751
n12215.in[1] (.names)                                            1.014    37.765
n12215.out[0] (.names)                                           0.261    38.026
n12226.in[1] (.names)                                            1.014    39.039
n12226.out[0] (.names)                                           0.261    39.300
n8374.in[1] (.names)                                             1.014    40.314
n8374.out[0] (.names)                                            0.261    40.575
n12235.in[0] (.names)                                            1.014    41.589
n12235.out[0] (.names)                                           0.261    41.850
n10241.in[1] (.names)                                            1.014    42.864
n10241.out[0] (.names)                                           0.261    43.125
n12203.in[1] (.names)                                            1.014    44.139
n12203.out[0] (.names)                                           0.261    44.400
n11866.in[0] (.names)                                            1.014    45.413
n11866.out[0] (.names)                                           0.261    45.674
n10340.in[2] (.names)                                            1.014    46.688
n10340.out[0] (.names)                                           0.261    46.949
n11652.in[1] (.names)                                            1.014    47.963
n11652.out[0] (.names)                                           0.261    48.224
n11867.in[1] (.names)                                            1.014    49.238
n11867.out[0] (.names)                                           0.261    49.499
n11814.in[1] (.names)                                            1.014    50.513
n11814.out[0] (.names)                                           0.261    50.774
n11656.in[0] (.names)                                            1.014    51.787
n11656.out[0] (.names)                                           0.261    52.048
n2104.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2104.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 60
Startpoint: n6139.Q[0] (.latch clocked by pclk)
Endpoint  : n6983.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6139.clk[0] (.latch)                                            1.014     1.014
n6139.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8137.in[1] (.names)                                             1.014     2.070
n8137.out[0] (.names)                                            0.261     2.331
n8138.in[2] (.names)                                             1.014     3.344
n8138.out[0] (.names)                                            0.261     3.605
n8144.in[1] (.names)                                             1.014     4.619
n8144.out[0] (.names)                                            0.261     4.880
n8145.in[0] (.names)                                             1.014     5.894
n8145.out[0] (.names)                                            0.261     6.155
n8084.in[1] (.names)                                             1.014     7.169
n8084.out[0] (.names)                                            0.261     7.430
n8085.in[2] (.names)                                             1.014     8.444
n8085.out[0] (.names)                                            0.261     8.705
n8086.in[0] (.names)                                             1.014     9.719
n8086.out[0] (.names)                                            0.261     9.980
n8088.in[2] (.names)                                             1.014    10.993
n8088.out[0] (.names)                                            0.261    11.254
n8018.in[0] (.names)                                             1.014    12.268
n8018.out[0] (.names)                                            0.261    12.529
n8099.in[0] (.names)                                             1.014    13.543
n8099.out[0] (.names)                                            0.261    13.804
n8100.in[0] (.names)                                             1.014    14.818
n8100.out[0] (.names)                                            0.261    15.079
n8089.in[0] (.names)                                             1.014    16.093
n8089.out[0] (.names)                                            0.261    16.354
n8090.in[1] (.names)                                             1.014    17.367
n8090.out[0] (.names)                                            0.261    17.628
n8108.in[1] (.names)                                             1.014    18.642
n8108.out[0] (.names)                                            0.261    18.903
n8117.in[0] (.names)                                             1.014    19.917
n8117.out[0] (.names)                                            0.261    20.178
n8120.in[1] (.names)                                             1.014    21.192
n8120.out[0] (.names)                                            0.261    21.453
n8121.in[0] (.names)                                             1.014    22.467
n8121.out[0] (.names)                                            0.261    22.728
n8134.in[0] (.names)                                             1.014    23.742
n8134.out[0] (.names)                                            0.261    24.003
n8135.in[1] (.names)                                             1.014    25.016
n8135.out[0] (.names)                                            0.261    25.277
n7740.in[1] (.names)                                             1.014    26.291
n7740.out[0] (.names)                                            0.261    26.552
n7741.in[1] (.names)                                             1.014    27.566
n7741.out[0] (.names)                                            0.261    27.827
n7789.in[1] (.names)                                             1.014    28.841
n7789.out[0] (.names)                                            0.261    29.102
n7799.in[1] (.names)                                             1.014    30.116
n7799.out[0] (.names)                                            0.261    30.377
n7795.in[0] (.names)                                             1.014    31.390
n7795.out[0] (.names)                                            0.261    31.651
n7797.in[0] (.names)                                             1.014    32.665
n7797.out[0] (.names)                                            0.261    32.926
n7801.in[0] (.names)                                             1.014    33.940
n7801.out[0] (.names)                                            0.261    34.201
n7802.in[0] (.names)                                             1.014    35.215
n7802.out[0] (.names)                                            0.261    35.476
n7817.in[0] (.names)                                             1.014    36.490
n7817.out[0] (.names)                                            0.261    36.751
n2801.in[0] (.names)                                             1.014    37.765
n2801.out[0] (.names)                                            0.261    38.026
n6893.in[2] (.names)                                             1.014    39.039
n6893.out[0] (.names)                                            0.261    39.300
n2830.in[0] (.names)                                             1.014    40.314
n2830.out[0] (.names)                                            0.261    40.575
n5469.in[1] (.names)                                             1.014    41.589
n5469.out[0] (.names)                                            0.261    41.850
n5396.in[0] (.names)                                             1.014    42.864
n5396.out[0] (.names)                                            0.261    43.125
n6909.in[1] (.names)                                             1.014    44.139
n6909.out[0] (.names)                                            0.261    44.400
n2941.in[0] (.names)                                             1.014    45.413
n2941.out[0] (.names)                                            0.261    45.674
n5353.in[0] (.names)                                             1.014    46.688
n5353.out[0] (.names)                                            0.261    46.949
n6963.in[0] (.names)                                             1.014    47.963
n6963.out[0] (.names)                                            0.261    48.224
n6978.in[0] (.names)                                             1.014    49.238
n6978.out[0] (.names)                                            0.261    49.499
n6981.in[0] (.names)                                             1.014    50.513
n6981.out[0] (.names)                                            0.261    50.774
n6982.in[0] (.names)                                             1.014    51.787
n6982.out[0] (.names)                                            0.261    52.048
n6983.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6983.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 61
Startpoint: n6139.Q[0] (.latch clocked by pclk)
Endpoint  : n7493.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6139.clk[0] (.latch)                                            1.014     1.014
n6139.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8137.in[1] (.names)                                             1.014     2.070
n8137.out[0] (.names)                                            0.261     2.331
n8138.in[2] (.names)                                             1.014     3.344
n8138.out[0] (.names)                                            0.261     3.605
n8144.in[1] (.names)                                             1.014     4.619
n8144.out[0] (.names)                                            0.261     4.880
n8145.in[0] (.names)                                             1.014     5.894
n8145.out[0] (.names)                                            0.261     6.155
n8084.in[1] (.names)                                             1.014     7.169
n8084.out[0] (.names)                                            0.261     7.430
n8085.in[2] (.names)                                             1.014     8.444
n8085.out[0] (.names)                                            0.261     8.705
n8086.in[0] (.names)                                             1.014     9.719
n8086.out[0] (.names)                                            0.261     9.980
n8088.in[2] (.names)                                             1.014    10.993
n8088.out[0] (.names)                                            0.261    11.254
n8018.in[0] (.names)                                             1.014    12.268
n8018.out[0] (.names)                                            0.261    12.529
n8099.in[0] (.names)                                             1.014    13.543
n8099.out[0] (.names)                                            0.261    13.804
n8100.in[0] (.names)                                             1.014    14.818
n8100.out[0] (.names)                                            0.261    15.079
n8089.in[0] (.names)                                             1.014    16.093
n8089.out[0] (.names)                                            0.261    16.354
n8090.in[1] (.names)                                             1.014    17.367
n8090.out[0] (.names)                                            0.261    17.628
n8108.in[1] (.names)                                             1.014    18.642
n8108.out[0] (.names)                                            0.261    18.903
n8117.in[0] (.names)                                             1.014    19.917
n8117.out[0] (.names)                                            0.261    20.178
n8120.in[1] (.names)                                             1.014    21.192
n8120.out[0] (.names)                                            0.261    21.453
n8121.in[0] (.names)                                             1.014    22.467
n8121.out[0] (.names)                                            0.261    22.728
n8134.in[0] (.names)                                             1.014    23.742
n8134.out[0] (.names)                                            0.261    24.003
n8135.in[1] (.names)                                             1.014    25.016
n8135.out[0] (.names)                                            0.261    25.277
n7740.in[1] (.names)                                             1.014    26.291
n7740.out[0] (.names)                                            0.261    26.552
n7741.in[1] (.names)                                             1.014    27.566
n7741.out[0] (.names)                                            0.261    27.827
n7789.in[1] (.names)                                             1.014    28.841
n7789.out[0] (.names)                                            0.261    29.102
n7799.in[1] (.names)                                             1.014    30.116
n7799.out[0] (.names)                                            0.261    30.377
n7795.in[0] (.names)                                             1.014    31.390
n7795.out[0] (.names)                                            0.261    31.651
n7797.in[0] (.names)                                             1.014    32.665
n7797.out[0] (.names)                                            0.261    32.926
n7801.in[0] (.names)                                             1.014    33.940
n7801.out[0] (.names)                                            0.261    34.201
n7802.in[0] (.names)                                             1.014    35.215
n7802.out[0] (.names)                                            0.261    35.476
n7817.in[0] (.names)                                             1.014    36.490
n7817.out[0] (.names)                                            0.261    36.751
n2801.in[0] (.names)                                             1.014    37.765
n2801.out[0] (.names)                                            0.261    38.026
n6893.in[2] (.names)                                             1.014    39.039
n6893.out[0] (.names)                                            0.261    39.300
n2830.in[0] (.names)                                             1.014    40.314
n2830.out[0] (.names)                                            0.261    40.575
n5469.in[1] (.names)                                             1.014    41.589
n5469.out[0] (.names)                                            0.261    41.850
n5396.in[0] (.names)                                             1.014    42.864
n5396.out[0] (.names)                                            0.261    43.125
n6909.in[1] (.names)                                             1.014    44.139
n6909.out[0] (.names)                                            0.261    44.400
n2941.in[0] (.names)                                             1.014    45.413
n2941.out[0] (.names)                                            0.261    45.674
n5353.in[0] (.names)                                             1.014    46.688
n5353.out[0] (.names)                                            0.261    46.949
n6963.in[0] (.names)                                             1.014    47.963
n6963.out[0] (.names)                                            0.261    48.224
n6978.in[0] (.names)                                             1.014    49.238
n6978.out[0] (.names)                                            0.261    49.499
n6981.in[0] (.names)                                             1.014    50.513
n6981.out[0] (.names)                                            0.261    50.774
n6982.in[0] (.names)                                             1.014    51.787
n6982.out[0] (.names)                                            0.261    52.048
n7493.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7493.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 62
Startpoint: n5327.Q[0] (.latch clocked by pclk)
Endpoint  : n6801.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5327.clk[0] (.latch)                                            1.014     1.014
n5327.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5321.in[0] (.names)                                             1.014     2.070
n5321.out[0] (.names)                                            0.261     2.331
n5322.in[3] (.names)                                             1.014     3.344
n5322.out[0] (.names)                                            0.261     3.605
n5318.in[0] (.names)                                             1.014     4.619
n5318.out[0] (.names)                                            0.261     4.880
n2917.in[3] (.names)                                             1.014     5.894
n2917.out[0] (.names)                                            0.261     6.155
n5320.in[1] (.names)                                             1.014     7.169
n5320.out[0] (.names)                                            0.261     7.430
n5328.in[2] (.names)                                             1.014     8.444
n5328.out[0] (.names)                                            0.261     8.705
n5329.in[1] (.names)                                             1.014     9.719
n5329.out[0] (.names)                                            0.261     9.980
n5267.in[1] (.names)                                             1.014    10.993
n5267.out[0] (.names)                                            0.261    11.254
n5260.in[3] (.names)                                             1.014    12.268
n5260.out[0] (.names)                                            0.261    12.529
n5259.in[2] (.names)                                             1.014    13.543
n5259.out[0] (.names)                                            0.261    13.804
n5261.in[1] (.names)                                             1.014    14.818
n5261.out[0] (.names)                                            0.261    15.079
n4723.in[1] (.names)                                             1.014    16.093
n4723.out[0] (.names)                                            0.261    16.354
n5213.in[1] (.names)                                             1.014    17.367
n5213.out[0] (.names)                                            0.261    17.628
n5214.in[2] (.names)                                             1.014    18.642
n5214.out[0] (.names)                                            0.261    18.903
n5217.in[2] (.names)                                             1.014    19.917
n5217.out[0] (.names)                                            0.261    20.178
n5215.in[1] (.names)                                             1.014    21.192
n5215.out[0] (.names)                                            0.261    21.453
n5218.in[0] (.names)                                             1.014    22.467
n5218.out[0] (.names)                                            0.261    22.728
n2290.in[0] (.names)                                             1.014    23.742
n2290.out[0] (.names)                                            0.261    24.003
n7596.in[2] (.names)                                             1.014    25.016
n7596.out[0] (.names)                                            0.261    25.277
n7597.in[0] (.names)                                             1.014    26.291
n7597.out[0] (.names)                                            0.261    26.552
n7603.in[1] (.names)                                             1.014    27.566
n7603.out[0] (.names)                                            0.261    27.827
n7617.in[1] (.names)                                             1.014    28.841
n7617.out[0] (.names)                                            0.261    29.102
n7619.in[0] (.names)                                             1.014    30.116
n7619.out[0] (.names)                                            0.261    30.377
n7626.in[2] (.names)                                             1.014    31.390
n7626.out[0] (.names)                                            0.261    31.651
n7621.in[1] (.names)                                             1.014    32.665
n7621.out[0] (.names)                                            0.261    32.926
n2805.in[0] (.names)                                             1.014    33.940
n2805.out[0] (.names)                                            0.261    34.201
n6792.in[1] (.names)                                             1.014    35.215
n6792.out[0] (.names)                                            0.261    35.476
n6667.in[3] (.names)                                             1.014    36.490
n6667.out[0] (.names)                                            0.261    36.751
n6800.in[1] (.names)                                             1.014    37.765
n6800.out[0] (.names)                                            0.261    38.026
n6802.in[2] (.names)                                             1.014    39.039
n6802.out[0] (.names)                                            0.261    39.300
n6803.in[0] (.names)                                             1.014    40.314
n6803.out[0] (.names)                                            0.261    40.575
n5981.in[1] (.names)                                             1.014    41.589
n5981.out[0] (.names)                                            0.261    41.850
n6807.in[0] (.names)                                             1.014    42.864
n6807.out[0] (.names)                                            0.261    43.125
n6808.in[0] (.names)                                             1.014    44.139
n6808.out[0] (.names)                                            0.261    44.400
n6793.in[0] (.names)                                             1.014    45.413
n6793.out[0] (.names)                                            0.261    45.674
n6794.in[0] (.names)                                             1.014    46.688
n6794.out[0] (.names)                                            0.261    46.949
n6795.in[0] (.names)                                             1.014    47.963
n6795.out[0] (.names)                                            0.261    48.224
n6797.in[1] (.names)                                             1.014    49.238
n6797.out[0] (.names)                                            0.261    49.499
n6798.in[0] (.names)                                             1.014    50.513
n6798.out[0] (.names)                                            0.261    50.774
n6799.in[3] (.names)                                             1.014    51.787
n6799.out[0] (.names)                                            0.261    52.048
n6801.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6801.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 63
Startpoint: n5327.Q[0] (.latch clocked by pclk)
Endpoint  : n4632.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5327.clk[0] (.latch)                                            1.014     1.014
n5327.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5321.in[0] (.names)                                             1.014     2.070
n5321.out[0] (.names)                                            0.261     2.331
n5322.in[3] (.names)                                             1.014     3.344
n5322.out[0] (.names)                                            0.261     3.605
n5318.in[0] (.names)                                             1.014     4.619
n5318.out[0] (.names)                                            0.261     4.880
n2917.in[3] (.names)                                             1.014     5.894
n2917.out[0] (.names)                                            0.261     6.155
n5320.in[1] (.names)                                             1.014     7.169
n5320.out[0] (.names)                                            0.261     7.430
n5328.in[2] (.names)                                             1.014     8.444
n5328.out[0] (.names)                                            0.261     8.705
n5329.in[1] (.names)                                             1.014     9.719
n5329.out[0] (.names)                                            0.261     9.980
n5267.in[1] (.names)                                             1.014    10.993
n5267.out[0] (.names)                                            0.261    11.254
n5260.in[3] (.names)                                             1.014    12.268
n5260.out[0] (.names)                                            0.261    12.529
n5259.in[2] (.names)                                             1.014    13.543
n5259.out[0] (.names)                                            0.261    13.804
n5261.in[1] (.names)                                             1.014    14.818
n5261.out[0] (.names)                                            0.261    15.079
n4723.in[1] (.names)                                             1.014    16.093
n4723.out[0] (.names)                                            0.261    16.354
n5213.in[1] (.names)                                             1.014    17.367
n5213.out[0] (.names)                                            0.261    17.628
n5214.in[2] (.names)                                             1.014    18.642
n5214.out[0] (.names)                                            0.261    18.903
n5217.in[2] (.names)                                             1.014    19.917
n5217.out[0] (.names)                                            0.261    20.178
n5215.in[1] (.names)                                             1.014    21.192
n5215.out[0] (.names)                                            0.261    21.453
n5218.in[0] (.names)                                             1.014    22.467
n5218.out[0] (.names)                                            0.261    22.728
n2290.in[0] (.names)                                             1.014    23.742
n2290.out[0] (.names)                                            0.261    24.003
n7596.in[2] (.names)                                             1.014    25.016
n7596.out[0] (.names)                                            0.261    25.277
n7597.in[0] (.names)                                             1.014    26.291
n7597.out[0] (.names)                                            0.261    26.552
n7603.in[1] (.names)                                             1.014    27.566
n7603.out[0] (.names)                                            0.261    27.827
n7617.in[1] (.names)                                             1.014    28.841
n7617.out[0] (.names)                                            0.261    29.102
n7619.in[0] (.names)                                             1.014    30.116
n7619.out[0] (.names)                                            0.261    30.377
n7626.in[2] (.names)                                             1.014    31.390
n7626.out[0] (.names)                                            0.261    31.651
n7621.in[1] (.names)                                             1.014    32.665
n7621.out[0] (.names)                                            0.261    32.926
n2805.in[0] (.names)                                             1.014    33.940
n2805.out[0] (.names)                                            0.261    34.201
n6792.in[1] (.names)                                             1.014    35.215
n6792.out[0] (.names)                                            0.261    35.476
n6667.in[3] (.names)                                             1.014    36.490
n6667.out[0] (.names)                                            0.261    36.751
n6800.in[1] (.names)                                             1.014    37.765
n6800.out[0] (.names)                                            0.261    38.026
n6802.in[2] (.names)                                             1.014    39.039
n6802.out[0] (.names)                                            0.261    39.300
n6803.in[0] (.names)                                             1.014    40.314
n6803.out[0] (.names)                                            0.261    40.575
n5981.in[1] (.names)                                             1.014    41.589
n5981.out[0] (.names)                                            0.261    41.850
n6807.in[0] (.names)                                             1.014    42.864
n6807.out[0] (.names)                                            0.261    43.125
n6808.in[0] (.names)                                             1.014    44.139
n6808.out[0] (.names)                                            0.261    44.400
n6793.in[0] (.names)                                             1.014    45.413
n6793.out[0] (.names)                                            0.261    45.674
n6794.in[0] (.names)                                             1.014    46.688
n6794.out[0] (.names)                                            0.261    46.949
n6795.in[0] (.names)                                             1.014    47.963
n6795.out[0] (.names)                                            0.261    48.224
n6797.in[1] (.names)                                             1.014    49.238
n6797.out[0] (.names)                                            0.261    49.499
n6798.in[0] (.names)                                             1.014    50.513
n6798.out[0] (.names)                                            0.261    50.774
n4631.in[0] (.names)                                             1.014    51.787
n4631.out[0] (.names)                                            0.261    52.048
n4632.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4632.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 64
Startpoint: n2747.Q[0] (.latch clocked by pclk)
Endpoint  : n11350.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2747.clk[0] (.latch)                                            1.014     1.014
n2747.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10455.in[0] (.names)                                            1.014     2.070
n10455.out[0] (.names)                                           0.261     2.331
n10456.in[0] (.names)                                            1.014     3.344
n10456.out[0] (.names)                                           0.261     3.605
n10457.in[0] (.names)                                            1.014     4.619
n10457.out[0] (.names)                                           0.261     4.880
n10458.in[0] (.names)                                            1.014     5.894
n10458.out[0] (.names)                                           0.261     6.155
n10461.in[1] (.names)                                            1.014     7.169
n10461.out[0] (.names)                                           0.261     7.430
n10443.in[0] (.names)                                            1.014     8.444
n10443.out[0] (.names)                                           0.261     8.705
n11506.in[3] (.names)                                            1.014     9.719
n11506.out[0] (.names)                                           0.261     9.980
n11508.in[1] (.names)                                            1.014    10.993
n11508.out[0] (.names)                                           0.261    11.254
n11496.in[1] (.names)                                            1.014    12.268
n11496.out[0] (.names)                                           0.261    12.529
n11486.in[0] (.names)                                            1.014    13.543
n11486.out[0] (.names)                                           0.261    13.804
n11487.in[0] (.names)                                            1.014    14.818
n11487.out[0] (.names)                                           0.261    15.079
n2537.in[2] (.names)                                             1.014    16.093
n2537.out[0] (.names)                                            0.261    16.354
n11549.in[0] (.names)                                            1.014    17.367
n11549.out[0] (.names)                                           0.261    17.628
n11551.in[1] (.names)                                            1.014    18.642
n11551.out[0] (.names)                                           0.261    18.903
n11340.in[0] (.names)                                            1.014    19.917
n11340.out[0] (.names)                                           0.261    20.178
n11341.in[0] (.names)                                            1.014    21.192
n11341.out[0] (.names)                                           0.261    21.453
n11345.in[3] (.names)                                            1.014    22.467
n11345.out[0] (.names)                                           0.261    22.728
n2242.in[1] (.names)                                             1.014    23.742
n2242.out[0] (.names)                                            0.261    24.003
n11347.in[1] (.names)                                            1.014    25.016
n11347.out[0] (.names)                                           0.261    25.277
n11348.in[1] (.names)                                            1.014    26.291
n11348.out[0] (.names)                                           0.261    26.552
n11313.in[1] (.names)                                            1.014    27.566
n11313.out[0] (.names)                                           0.261    27.827
n11314.in[1] (.names)                                            1.014    28.841
n11314.out[0] (.names)                                           0.261    29.102
n11315.in[0] (.names)                                            1.014    30.116
n11315.out[0] (.names)                                           0.261    30.377
n11334.in[2] (.names)                                            1.014    31.390
n11334.out[0] (.names)                                           0.261    31.651
n11336.in[1] (.names)                                            1.014    32.665
n11336.out[0] (.names)                                           0.261    32.926
n2444.in[0] (.names)                                             1.014    33.940
n2444.out[0] (.names)                                            0.261    34.201
n11337.in[0] (.names)                                            1.014    35.215
n11337.out[0] (.names)                                           0.261    35.476
n11375.in[1] (.names)                                            1.014    36.490
n11375.out[0] (.names)                                           0.261    36.751
n11376.in[0] (.names)                                            1.014    37.765
n11376.out[0] (.names)                                           0.261    38.026
n11377.in[1] (.names)                                            1.014    39.039
n11377.out[0] (.names)                                           0.261    39.300
n11378.in[0] (.names)                                            1.014    40.314
n11378.out[0] (.names)                                           0.261    40.575
n11540.in[2] (.names)                                            1.014    41.589
n11540.out[0] (.names)                                           0.261    41.850
n11555.in[1] (.names)                                            1.014    42.864
n11555.out[0] (.names)                                           0.261    43.125
n11560.in[0] (.names)                                            1.014    44.139
n11560.out[0] (.names)                                           0.261    44.400
n11557.in[1] (.names)                                            1.014    45.413
n11557.out[0] (.names)                                           0.261    45.674
n10096.in[0] (.names)                                            1.014    46.688
n10096.out[0] (.names)                                           0.261    46.949
n11559.in[0] (.names)                                            1.014    47.963
n11559.out[0] (.names)                                           0.261    48.224
n8306.in[0] (.names)                                             1.014    49.238
n8306.out[0] (.names)                                            0.261    49.499
n11528.in[1] (.names)                                            1.014    50.513
n11528.out[0] (.names)                                           0.261    50.774
n11349.in[0] (.names)                                            1.014    51.787
n11349.out[0] (.names)                                           0.261    52.048
n11350.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11350.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 65
Startpoint: n3843.Q[0] (.latch clocked by pclk)
Endpoint  : n7856.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3843.clk[0] (.latch)                                            1.014     1.014
n3843.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3834.in[0] (.names)                                             1.014     2.070
n3834.out[0] (.names)                                            0.261     2.331
n3714.in[0] (.names)                                             1.014     3.344
n3714.out[0] (.names)                                            0.261     3.605
n3715.in[2] (.names)                                             1.014     4.619
n3715.out[0] (.names)                                            0.261     4.880
n3720.in[1] (.names)                                             1.014     5.894
n3720.out[0] (.names)                                            0.261     6.155
n3723.in[1] (.names)                                             1.014     7.169
n3723.out[0] (.names)                                            0.261     7.430
n3724.in[0] (.names)                                             1.014     8.444
n3724.out[0] (.names)                                            0.261     8.705
n7052.in[0] (.names)                                             1.014     9.719
n7052.out[0] (.names)                                            0.261     9.980
n7128.in[0] (.names)                                             1.014    10.993
n7128.out[0] (.names)                                            0.261    11.254
n7315.in[1] (.names)                                             1.014    12.268
n7315.out[0] (.names)                                            0.261    12.529
n7317.in[1] (.names)                                             1.014    13.543
n7317.out[0] (.names)                                            0.261    13.804
n7349.in[2] (.names)                                             1.014    14.818
n7349.out[0] (.names)                                            0.261    15.079
n7329.in[1] (.names)                                             1.014    16.093
n7329.out[0] (.names)                                            0.261    16.354
n7351.in[2] (.names)                                             1.014    17.367
n7351.out[0] (.names)                                            0.261    17.628
n7352.in[0] (.names)                                             1.014    18.642
n7352.out[0] (.names)                                            0.261    18.903
n7353.in[0] (.names)                                             1.014    19.917
n7353.out[0] (.names)                                            0.261    20.178
n7355.in[0] (.names)                                             1.014    21.192
n7355.out[0] (.names)                                            0.261    21.453
n7359.in[0] (.names)                                             1.014    22.467
n7359.out[0] (.names)                                            0.261    22.728
n7365.in[2] (.names)                                             1.014    23.742
n7365.out[0] (.names)                                            0.261    24.003
n7323.in[2] (.names)                                             1.014    25.016
n7323.out[0] (.names)                                            0.261    25.277
n2547.in[0] (.names)                                             1.014    26.291
n2547.out[0] (.names)                                            0.261    26.552
n7367.in[1] (.names)                                             1.014    27.566
n7367.out[0] (.names)                                            0.261    27.827
n7368.in[0] (.names)                                             1.014    28.841
n7368.out[0] (.names)                                            0.261    29.102
n7371.in[1] (.names)                                             1.014    30.116
n7371.out[0] (.names)                                            0.261    30.377
n2351.in[2] (.names)                                             1.014    31.390
n2351.out[0] (.names)                                            0.261    31.651
n12373.in[2] (.names)                                            1.014    32.665
n12373.out[0] (.names)                                           0.261    32.926
n12382.in[0] (.names)                                            1.014    33.940
n12382.out[0] (.names)                                           0.261    34.201
n12391.in[2] (.names)                                            1.014    35.215
n12391.out[0] (.names)                                           0.261    35.476
n2393.in[0] (.names)                                             1.014    36.490
n2393.out[0] (.names)                                            0.261    36.751
n2573.in[0] (.names)                                             1.014    37.765
n2573.out[0] (.names)                                            0.261    38.026
n12350.in[0] (.names)                                            1.014    39.039
n12350.out[0] (.names)                                           0.261    39.300
n12393.in[0] (.names)                                            1.014    40.314
n12393.out[0] (.names)                                           0.261    40.575
n2542.in[0] (.names)                                             1.014    41.589
n2542.out[0] (.names)                                            0.261    41.850
n2933.in[0] (.names)                                             1.014    42.864
n2933.out[0] (.names)                                            0.261    43.125
n12379.in[0] (.names)                                            1.014    44.139
n12379.out[0] (.names)                                           0.261    44.400
n12380.in[0] (.names)                                            1.014    45.413
n12380.out[0] (.names)                                           0.261    45.674
n8287.in[0] (.names)                                             1.014    46.688
n8287.out[0] (.names)                                            0.261    46.949
n12383.in[0] (.names)                                            1.014    47.963
n12383.out[0] (.names)                                           0.261    48.224
n2061.in[0] (.names)                                             1.014    49.238
n2061.out[0] (.names)                                            0.261    49.499
n7823.in[2] (.names)                                             1.014    50.513
n7823.out[0] (.names)                                            0.261    50.774
n7786.in[0] (.names)                                             1.014    51.787
n7786.out[0] (.names)                                            0.261    52.048
n7856.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7856.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 66
Startpoint: n2802.Q[0] (.latch clocked by pclk)
Endpoint  : n2558.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2802.clk[0] (.latch)                                            1.014     1.014
n2802.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8878.in[1] (.names)                                             1.014     2.070
n8878.out[0] (.names)                                            0.261     2.331
n8876.in[1] (.names)                                             1.014     3.344
n8876.out[0] (.names)                                            0.261     3.605
n8877.in[0] (.names)                                             1.014     4.619
n8877.out[0] (.names)                                            0.261     4.880
n8881.in[2] (.names)                                             1.014     5.894
n8881.out[0] (.names)                                            0.261     6.155
n8882.in[0] (.names)                                             1.014     7.169
n8882.out[0] (.names)                                            0.261     7.430
n8884.in[0] (.names)                                             1.014     8.444
n8884.out[0] (.names)                                            0.261     8.705
n8886.in[1] (.names)                                             1.014     9.719
n8886.out[0] (.names)                                            0.261     9.980
n8887.in[1] (.names)                                             1.014    10.993
n8887.out[0] (.names)                                            0.261    11.254
n8889.in[1] (.names)                                             1.014    12.268
n8889.out[0] (.names)                                            0.261    12.529
n8890.in[0] (.names)                                             1.014    13.543
n8890.out[0] (.names)                                            0.261    13.804
n9078.in[1] (.names)                                             1.014    14.818
n9078.out[0] (.names)                                            0.261    15.079
n9079.in[0] (.names)                                             1.014    16.093
n9079.out[0] (.names)                                            0.261    16.354
n9083.in[0] (.names)                                             1.014    17.367
n9083.out[0] (.names)                                            0.261    17.628
n9157.in[2] (.names)                                             1.014    18.642
n9157.out[0] (.names)                                            0.261    18.903
n9158.in[1] (.names)                                             1.014    19.917
n9158.out[0] (.names)                                            0.261    20.178
n9160.in[0] (.names)                                             1.014    21.192
n9160.out[0] (.names)                                            0.261    21.453
n9021.in[0] (.names)                                             1.014    22.467
n9021.out[0] (.names)                                            0.261    22.728
n9022.in[2] (.names)                                             1.014    23.742
n9022.out[0] (.names)                                            0.261    24.003
n9024.in[1] (.names)                                             1.014    25.016
n9024.out[0] (.names)                                            0.261    25.277
n9027.in[2] (.names)                                             1.014    26.291
n9027.out[0] (.names)                                            0.261    26.552
n8911.in[0] (.names)                                             1.014    27.566
n8911.out[0] (.names)                                            0.261    27.827
n9038.in[0] (.names)                                             1.014    28.841
n9038.out[0] (.names)                                            0.261    29.102
n8719.in[0] (.names)                                             1.014    30.116
n8719.out[0] (.names)                                            0.261    30.377
n9030.in[0] (.names)                                             1.014    31.390
n9030.out[0] (.names)                                            0.261    31.651
n9031.in[1] (.names)                                             1.014    32.665
n9031.out[0] (.names)                                            0.261    32.926
n9041.in[1] (.names)                                             1.014    33.940
n9041.out[0] (.names)                                            0.261    34.201
n8947.in[0] (.names)                                             1.014    35.215
n8947.out[0] (.names)                                            0.261    35.476
n8948.in[1] (.names)                                             1.014    36.490
n8948.out[0] (.names)                                            0.261    36.751
n8949.in[0] (.names)                                             1.014    37.765
n8949.out[0] (.names)                                            0.261    38.026
n9636.in[0] (.names)                                             1.014    39.039
n9636.out[0] (.names)                                            0.261    39.300
n9639.in[0] (.names)                                             1.014    40.314
n9639.out[0] (.names)                                            0.261    40.575
n9768.in[2] (.names)                                             1.014    41.589
n9768.out[0] (.names)                                            0.261    41.850
n9771.in[3] (.names)                                             1.014    42.864
n9771.out[0] (.names)                                            0.261    43.125
n2623.in[0] (.names)                                             1.014    44.139
n2623.out[0] (.names)                                            0.261    44.400
n9266.in[1] (.names)                                             1.014    45.413
n9266.out[0] (.names)                                            0.261    45.674
n8459.in[0] (.names)                                             1.014    46.688
n8459.out[0] (.names)                                            0.261    46.949
n2795.in[0] (.names)                                             1.014    47.963
n2795.out[0] (.names)                                            0.261    48.224
n8821.in[0] (.names)                                             1.014    49.238
n8821.out[0] (.names)                                            0.261    49.499
n2840.in[0] (.names)                                             1.014    50.513
n2840.out[0] (.names)                                            0.261    50.774
n8404.in[1] (.names)                                             1.014    51.787
n8404.out[0] (.names)                                            0.261    52.048
n2558.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2558.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 67
Startpoint: n6359.Q[0] (.latch clocked by pclk)
Endpoint  : n11118.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6359.clk[0] (.latch)                                            1.014     1.014
n6359.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6183.in[0] (.names)                                             1.014     2.070
n6183.out[0] (.names)                                            0.261     2.331
n6184.in[1] (.names)                                             1.014     3.344
n6184.out[0] (.names)                                            0.261     3.605
n6185.in[1] (.names)                                             1.014     4.619
n6185.out[0] (.names)                                            0.261     4.880
n3029.in[1] (.names)                                             1.014     5.894
n3029.out[0] (.names)                                            0.261     6.155
n5649.in[0] (.names)                                             1.014     7.169
n5649.out[0] (.names)                                            0.261     7.430
n6187.in[0] (.names)                                             1.014     8.444
n6187.out[0] (.names)                                            0.261     8.705
n6189.in[0] (.names)                                             1.014     9.719
n6189.out[0] (.names)                                            0.261     9.980
n6190.in[2] (.names)                                             1.014    10.993
n6190.out[0] (.names)                                            0.261    11.254
n6191.in[0] (.names)                                             1.014    12.268
n6191.out[0] (.names)                                            0.261    12.529
n6192.in[0] (.names)                                             1.014    13.543
n6192.out[0] (.names)                                            0.261    13.804
n5974.in[1] (.names)                                             1.014    14.818
n5974.out[0] (.names)                                            0.261    15.079
n6193.in[0] (.names)                                             1.014    16.093
n6193.out[0] (.names)                                            0.261    16.354
n6195.in[1] (.names)                                             1.014    17.367
n6195.out[0] (.names)                                            0.261    17.628
n6150.in[0] (.names)                                             1.014    18.642
n6150.out[0] (.names)                                            0.261    18.903
n6075.in[0] (.names)                                             1.014    19.917
n6075.out[0] (.names)                                            0.261    20.178
n6132.in[1] (.names)                                             1.014    21.192
n6132.out[0] (.names)                                            0.261    21.453
n6133.in[0] (.names)                                             1.014    22.467
n6133.out[0] (.names)                                            0.261    22.728
n6165.in[0] (.names)                                             1.014    23.742
n6165.out[0] (.names)                                            0.261    24.003
n5977.in[0] (.names)                                             1.014    25.016
n5977.out[0] (.names)                                            0.261    25.277
n5919.in[1] (.names)                                             1.014    26.291
n5919.out[0] (.names)                                            0.261    26.552
n5900.in[2] (.names)                                             1.014    27.566
n5900.out[0] (.names)                                            0.261    27.827
n5901.in[1] (.names)                                             1.014    28.841
n5901.out[0] (.names)                                            0.261    29.102
n5909.in[1] (.names)                                             1.014    30.116
n5909.out[0] (.names)                                            0.261    30.377
n2956.in[1] (.names)                                             1.014    31.390
n2956.out[0] (.names)                                            0.261    31.651
n5911.in[0] (.names)                                             1.014    32.665
n5911.out[0] (.names)                                            0.261    32.926
n5912.in[1] (.names)                                             1.014    33.940
n5912.out[0] (.names)                                            0.261    34.201
n5916.in[0] (.names)                                             1.014    35.215
n5916.out[0] (.names)                                            0.261    35.476
n5917.in[1] (.names)                                             1.014    36.490
n5917.out[0] (.names)                                            0.261    36.751
n5779.in[0] (.names)                                             1.014    37.765
n5779.out[0] (.names)                                            0.261    38.026
n5780.in[0] (.names)                                             1.014    39.039
n5780.out[0] (.names)                                            0.261    39.300
n5781.in[0] (.names)                                             1.014    40.314
n5781.out[0] (.names)                                            0.261    40.575
n5647.in[2] (.names)                                             1.014    41.589
n5647.out[0] (.names)                                            0.261    41.850
n5783.in[0] (.names)                                             1.014    42.864
n5783.out[0] (.names)                                            0.261    43.125
n5795.in[1] (.names)                                             1.014    44.139
n5795.out[0] (.names)                                            0.261    44.400
n5798.in[1] (.names)                                             1.014    45.413
n5798.out[0] (.names)                                            0.261    45.674
n5714.in[0] (.names)                                             1.014    46.688
n5714.out[0] (.names)                                            0.261    46.949
n5880.in[0] (.names)                                             1.014    47.963
n5880.out[0] (.names)                                            0.261    48.224
n5881.in[0] (.names)                                             1.014    49.238
n5881.out[0] (.names)                                            0.261    49.499
n5565.in[1] (.names)                                             1.014    50.513
n5565.out[0] (.names)                                            0.261    50.774
n5884.in[0] (.names)                                             1.014    51.787
n5884.out[0] (.names)                                            0.261    52.048
n11118.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11118.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 68
Startpoint: n3148.Q[0] (.latch clocked by pclk)
Endpoint  : n2148.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3148.clk[0] (.latch)                                            1.014     1.014
n3148.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3149.in[0] (.names)                                             1.014     2.070
n3149.out[0] (.names)                                            0.261     2.331
n3150.in[0] (.names)                                             1.014     3.344
n3150.out[0] (.names)                                            0.261     3.605
n3151.in[0] (.names)                                             1.014     4.619
n3151.out[0] (.names)                                            0.261     4.880
n3114.in[1] (.names)                                             1.014     5.894
n3114.out[0] (.names)                                            0.261     6.155
n3153.in[0] (.names)                                             1.014     7.169
n3153.out[0] (.names)                                            0.261     7.430
n3154.in[0] (.names)                                             1.014     8.444
n3154.out[0] (.names)                                            0.261     8.705
n3158.in[2] (.names)                                             1.014     9.719
n3158.out[0] (.names)                                            0.261     9.980
n3160.in[2] (.names)                                             1.014    10.993
n3160.out[0] (.names)                                            0.261    11.254
n3167.in[3] (.names)                                             1.014    12.268
n3167.out[0] (.names)                                            0.261    12.529
n3168.in[0] (.names)                                             1.014    13.543
n3168.out[0] (.names)                                            0.261    13.804
n3572.in[1] (.names)                                             1.014    14.818
n3572.out[0] (.names)                                            0.261    15.079
n2127.in[0] (.names)                                             1.014    16.093
n2127.out[0] (.names)                                            0.261    16.354
n3574.in[0] (.names)                                             1.014    17.367
n3574.out[0] (.names)                                            0.261    17.628
n3575.in[0] (.names)                                             1.014    18.642
n3575.out[0] (.names)                                            0.261    18.903
n3547.in[0] (.names)                                             1.014    19.917
n3547.out[0] (.names)                                            0.261    20.178
n3548.in[1] (.names)                                             1.014    21.192
n3548.out[0] (.names)                                            0.261    21.453
n3557.in[0] (.names)                                             1.014    22.467
n3557.out[0] (.names)                                            0.261    22.728
n3561.in[0] (.names)                                             1.014    23.742
n3561.out[0] (.names)                                            0.261    24.003
n3648.in[1] (.names)                                             1.014    25.016
n3648.out[0] (.names)                                            0.261    25.277
n3070.in[2] (.names)                                             1.014    26.291
n3070.out[0] (.names)                                            0.261    26.552
n3779.in[1] (.names)                                             1.014    27.566
n3779.out[0] (.names)                                            0.261    27.827
n3788.in[0] (.names)                                             1.014    28.841
n3788.out[0] (.names)                                            0.261    29.102
n3790.in[0] (.names)                                             1.014    30.116
n3790.out[0] (.names)                                            0.261    30.377
n3791.in[2] (.names)                                             1.014    31.390
n3791.out[0] (.names)                                            0.261    31.651
n3792.in[0] (.names)                                             1.014    32.665
n3792.out[0] (.names)                                            0.261    32.926
n3800.in[2] (.names)                                             1.014    33.940
n3800.out[0] (.names)                                            0.261    34.201
n2661.in[0] (.names)                                             1.014    35.215
n2661.out[0] (.names)                                            0.261    35.476
n3508.in[1] (.names)                                             1.014    36.490
n3508.out[0] (.names)                                            0.261    36.751
n3802.in[1] (.names)                                             1.014    37.765
n3802.out[0] (.names)                                            0.261    38.026
n3803.in[0] (.names)                                             1.014    39.039
n3803.out[0] (.names)                                            0.261    39.300
n3805.in[3] (.names)                                             1.014    40.314
n3805.out[0] (.names)                                            0.261    40.575
n3003.in[0] (.names)                                             1.014    41.589
n3003.out[0] (.names)                                            0.261    41.850
n3820.in[0] (.names)                                             1.014    42.864
n3820.out[0] (.names)                                            0.261    43.125
n3821.in[0] (.names)                                             1.014    44.139
n3821.out[0] (.names)                                            0.261    44.400
n3822.in[0] (.names)                                             1.014    45.413
n3822.out[0] (.names)                                            0.261    45.674
n10057.in[1] (.names)                                            1.014    46.688
n10057.out[0] (.names)                                           0.261    46.949
n10058.in[2] (.names)                                            1.014    47.963
n10058.out[0] (.names)                                           0.261    48.224
n10054.in[0] (.names)                                            1.014    49.238
n10054.out[0] (.names)                                           0.261    49.499
n10055.in[0] (.names)                                            1.014    50.513
n10055.out[0] (.names)                                           0.261    50.774
n2939.in[1] (.names)                                             1.014    51.787
n2939.out[0] (.names)                                            0.261    52.048
n2148.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2148.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 69
Startpoint: n8548.Q[0] (.latch clocked by pclk)
Endpoint  : n8861.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8548.clk[0] (.latch)                                            1.014     1.014
n8548.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4753.in[0] (.names)                                             1.014     2.070
n4753.out[0] (.names)                                            0.261     2.331
n9862.in[0] (.names)                                             1.014     3.344
n9862.out[0] (.names)                                            0.261     3.605
n9864.in[1] (.names)                                             1.014     4.619
n9864.out[0] (.names)                                            0.261     4.880
n9865.in[0] (.names)                                             1.014     5.894
n9865.out[0] (.names)                                            0.261     6.155
n9352.in[0] (.names)                                             1.014     7.169
n9352.out[0] (.names)                                            0.261     7.430
n8621.in[0] (.names)                                             1.014     8.444
n8621.out[0] (.names)                                            0.261     8.705
n9906.in[1] (.names)                                             1.014     9.719
n9906.out[0] (.names)                                            0.261     9.980
n9907.in[0] (.names)                                             1.014    10.993
n9907.out[0] (.names)                                            0.261    11.254
n9908.in[3] (.names)                                             1.014    12.268
n9908.out[0] (.names)                                            0.261    12.529
n9909.in[0] (.names)                                             1.014    13.543
n9909.out[0] (.names)                                            0.261    13.804
n9331.in[0] (.names)                                             1.014    14.818
n9331.out[0] (.names)                                            0.261    15.079
n9329.in[0] (.names)                                             1.014    16.093
n9329.out[0] (.names)                                            0.261    16.354
n9321.in[0] (.names)                                             1.014    17.367
n9321.out[0] (.names)                                            0.261    17.628
n9323.in[1] (.names)                                             1.014    18.642
n9323.out[0] (.names)                                            0.261    18.903
n9325.in[0] (.names)                                             1.014    19.917
n9325.out[0] (.names)                                            0.261    20.178
n9326.in[0] (.names)                                             1.014    21.192
n9326.out[0] (.names)                                            0.261    21.453
n9333.in[0] (.names)                                             1.014    22.467
n9333.out[0] (.names)                                            0.261    22.728
n9336.in[1] (.names)                                             1.014    23.742
n9336.out[0] (.names)                                            0.261    24.003
n9371.in[1] (.names)                                             1.014    25.016
n9371.out[0] (.names)                                            0.261    25.277
n9394.in[0] (.names)                                             1.014    26.291
n9394.out[0] (.names)                                            0.261    26.552
n9497.in[1] (.names)                                             1.014    27.566
n9497.out[0] (.names)                                            0.261    27.827
n9498.in[3] (.names)                                             1.014    28.841
n9498.out[0] (.names)                                            0.261    29.102
n9486.in[1] (.names)                                             1.014    30.116
n9486.out[0] (.names)                                            0.261    30.377
n9487.in[0] (.names)                                             1.014    31.390
n9487.out[0] (.names)                                            0.261    31.651
n9499.in[0] (.names)                                             1.014    32.665
n9499.out[0] (.names)                                            0.261    32.926
n2361.in[0] (.names)                                             1.014    33.940
n2361.out[0] (.names)                                            0.261    34.201
n9500.in[0] (.names)                                             1.014    35.215
n9500.out[0] (.names)                                            0.261    35.476
n9285.in[0] (.names)                                             1.014    36.490
n9285.out[0] (.names)                                            0.261    36.751
n9504.in[0] (.names)                                             1.014    37.765
n9504.out[0] (.names)                                            0.261    38.026
n9505.in[0] (.names)                                             1.014    39.039
n9505.out[0] (.names)                                            0.261    39.300
n9506.in[0] (.names)                                             1.014    40.314
n9506.out[0] (.names)                                            0.261    40.575
n9507.in[0] (.names)                                             1.014    41.589
n9507.out[0] (.names)                                            0.261    41.850
n9514.in[0] (.names)                                             1.014    42.864
n9514.out[0] (.names)                                            0.261    43.125
n9515.in[0] (.names)                                             1.014    44.139
n9515.out[0] (.names)                                            0.261    44.400
n9471.in[0] (.names)                                             1.014    45.413
n9471.out[0] (.names)                                            0.261    45.674
n8865.in[3] (.names)                                             1.014    46.688
n8865.out[0] (.names)                                            0.261    46.949
n9473.in[1] (.names)                                             1.014    47.963
n9473.out[0] (.names)                                            0.261    48.224
n2049.in[0] (.names)                                             1.014    49.238
n2049.out[0] (.names)                                            0.261    49.499
n9476.in[0] (.names)                                             1.014    50.513
n9476.out[0] (.names)                                            0.261    50.774
n8860.in[1] (.names)                                             1.014    51.787
n8860.out[0] (.names)                                            0.261    52.048
n8861.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8861.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 70
Startpoint: n8548.Q[0] (.latch clocked by pclk)
Endpoint  : n9047.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8548.clk[0] (.latch)                                            1.014     1.014
n8548.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4753.in[0] (.names)                                             1.014     2.070
n4753.out[0] (.names)                                            0.261     2.331
n9862.in[0] (.names)                                             1.014     3.344
n9862.out[0] (.names)                                            0.261     3.605
n9864.in[1] (.names)                                             1.014     4.619
n9864.out[0] (.names)                                            0.261     4.880
n9865.in[0] (.names)                                             1.014     5.894
n9865.out[0] (.names)                                            0.261     6.155
n9352.in[0] (.names)                                             1.014     7.169
n9352.out[0] (.names)                                            0.261     7.430
n8621.in[0] (.names)                                             1.014     8.444
n8621.out[0] (.names)                                            0.261     8.705
n9906.in[1] (.names)                                             1.014     9.719
n9906.out[0] (.names)                                            0.261     9.980
n9907.in[0] (.names)                                             1.014    10.993
n9907.out[0] (.names)                                            0.261    11.254
n9908.in[3] (.names)                                             1.014    12.268
n9908.out[0] (.names)                                            0.261    12.529
n9909.in[0] (.names)                                             1.014    13.543
n9909.out[0] (.names)                                            0.261    13.804
n9331.in[0] (.names)                                             1.014    14.818
n9331.out[0] (.names)                                            0.261    15.079
n9329.in[0] (.names)                                             1.014    16.093
n9329.out[0] (.names)                                            0.261    16.354
n9321.in[0] (.names)                                             1.014    17.367
n9321.out[0] (.names)                                            0.261    17.628
n9323.in[1] (.names)                                             1.014    18.642
n9323.out[0] (.names)                                            0.261    18.903
n9325.in[0] (.names)                                             1.014    19.917
n9325.out[0] (.names)                                            0.261    20.178
n9326.in[0] (.names)                                             1.014    21.192
n9326.out[0] (.names)                                            0.261    21.453
n9333.in[0] (.names)                                             1.014    22.467
n9333.out[0] (.names)                                            0.261    22.728
n9336.in[1] (.names)                                             1.014    23.742
n9336.out[0] (.names)                                            0.261    24.003
n9371.in[1] (.names)                                             1.014    25.016
n9371.out[0] (.names)                                            0.261    25.277
n9394.in[0] (.names)                                             1.014    26.291
n9394.out[0] (.names)                                            0.261    26.552
n9497.in[1] (.names)                                             1.014    27.566
n9497.out[0] (.names)                                            0.261    27.827
n9498.in[3] (.names)                                             1.014    28.841
n9498.out[0] (.names)                                            0.261    29.102
n9486.in[1] (.names)                                             1.014    30.116
n9486.out[0] (.names)                                            0.261    30.377
n9487.in[0] (.names)                                             1.014    31.390
n9487.out[0] (.names)                                            0.261    31.651
n9499.in[0] (.names)                                             1.014    32.665
n9499.out[0] (.names)                                            0.261    32.926
n2361.in[0] (.names)                                             1.014    33.940
n2361.out[0] (.names)                                            0.261    34.201
n9500.in[0] (.names)                                             1.014    35.215
n9500.out[0] (.names)                                            0.261    35.476
n9285.in[0] (.names)                                             1.014    36.490
n9285.out[0] (.names)                                            0.261    36.751
n9504.in[0] (.names)                                             1.014    37.765
n9504.out[0] (.names)                                            0.261    38.026
n9505.in[0] (.names)                                             1.014    39.039
n9505.out[0] (.names)                                            0.261    39.300
n9506.in[0] (.names)                                             1.014    40.314
n9506.out[0] (.names)                                            0.261    40.575
n9507.in[0] (.names)                                             1.014    41.589
n9507.out[0] (.names)                                            0.261    41.850
n9514.in[0] (.names)                                             1.014    42.864
n9514.out[0] (.names)                                            0.261    43.125
n9515.in[0] (.names)                                             1.014    44.139
n9515.out[0] (.names)                                            0.261    44.400
n9471.in[0] (.names)                                             1.014    45.413
n9471.out[0] (.names)                                            0.261    45.674
n8865.in[3] (.names)                                             1.014    46.688
n8865.out[0] (.names)                                            0.261    46.949
n9473.in[1] (.names)                                             1.014    47.963
n9473.out[0] (.names)                                            0.261    48.224
n2049.in[0] (.names)                                             1.014    49.238
n2049.out[0] (.names)                                            0.261    49.499
n9476.in[0] (.names)                                             1.014    50.513
n9476.out[0] (.names)                                            0.261    50.774
n8860.in[1] (.names)                                             1.014    51.787
n8860.out[0] (.names)                                            0.261    52.048
n9047.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9047.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 71
Startpoint: n10271.Q[0] (.latch clocked by pclk)
Endpoint  : n9272.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10271.clk[0] (.latch)                                           1.014     1.014
n10271.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n2633.in[0] (.names)                                             1.014     2.070
n2633.out[0] (.names)                                            0.261     2.331
n12080.in[0] (.names)                                            1.014     3.344
n12080.out[0] (.names)                                           0.261     3.605
n2238.in[0] (.names)                                             1.014     4.619
n2238.out[0] (.names)                                            0.261     4.880
n11983.in[0] (.names)                                            1.014     5.894
n11983.out[0] (.names)                                           0.261     6.155
n11951.in[0] (.names)                                            1.014     7.169
n11951.out[0] (.names)                                           0.261     7.430
n12082.in[1] (.names)                                            1.014     8.444
n12082.out[0] (.names)                                           0.261     8.705
n12054.in[0] (.names)                                            1.014     9.719
n12054.out[0] (.names)                                           0.261     9.980
n12055.in[1] (.names)                                            1.014    10.993
n12055.out[0] (.names)                                           0.261    11.254
n12033.in[1] (.names)                                            1.014    12.268
n12033.out[0] (.names)                                           0.261    12.529
n2596.in[1] (.names)                                             1.014    13.543
n2596.out[0] (.names)                                            0.261    13.804
n12043.in[1] (.names)                                            1.014    14.818
n12043.out[0] (.names)                                           0.261    15.079
n12017.in[0] (.names)                                            1.014    16.093
n12017.out[0] (.names)                                           0.261    16.354
n12044.in[0] (.names)                                            1.014    17.367
n12044.out[0] (.names)                                           0.261    17.628
n12051.in[0] (.names)                                            1.014    18.642
n12051.out[0] (.names)                                           0.261    18.903
n11990.in[0] (.names)                                            1.014    19.917
n11990.out[0] (.names)                                           0.261    20.178
n11991.in[1] (.names)                                            1.014    21.192
n11991.out[0] (.names)                                           0.261    21.453
n11997.in[0] (.names)                                            1.014    22.467
n11997.out[0] (.names)                                           0.261    22.728
n11998.in[0] (.names)                                            1.014    23.742
n11998.out[0] (.names)                                           0.261    24.003
n11999.in[0] (.names)                                            1.014    25.016
n11999.out[0] (.names)                                           0.261    25.277
n12090.in[0] (.names)                                            1.014    26.291
n12090.out[0] (.names)                                           0.261    26.552
n2436.in[1] (.names)                                             1.014    27.566
n2436.out[0] (.names)                                            0.261    27.827
n12092.in[0] (.names)                                            1.014    28.841
n12092.out[0] (.names)                                           0.261    29.102
n12102.in[2] (.names)                                            1.014    30.116
n12102.out[0] (.names)                                           0.261    30.377
n12104.in[1] (.names)                                            1.014    31.390
n12104.out[0] (.names)                                           0.261    31.651
n8622.in[0] (.names)                                             1.014    32.665
n8622.out[0] (.names)                                            0.261    32.926
n8623.in[2] (.names)                                             1.014    33.940
n8623.out[0] (.names)                                            0.261    34.201
n8640.in[1] (.names)                                             1.014    35.215
n8640.out[0] (.names)                                            0.261    35.476
n8647.in[1] (.names)                                             1.014    36.490
n8647.out[0] (.names)                                            0.261    36.751
n8650.in[3] (.names)                                             1.014    37.765
n8650.out[0] (.names)                                            0.261    38.026
n9300.in[0] (.names)                                             1.014    39.039
n9300.out[0] (.names)                                            0.261    39.300
n2403.in[0] (.names)                                             1.014    40.314
n2403.out[0] (.names)                                            0.261    40.575
n9560.in[1] (.names)                                             1.014    41.589
n9560.out[0] (.names)                                            0.261    41.850
n9561.in[0] (.names)                                             1.014    42.864
n9561.out[0] (.names)                                            0.261    43.125
n9508.in[0] (.names)                                             1.014    44.139
n9508.out[0] (.names)                                            0.261    44.400
n9587.in[0] (.names)                                             1.014    45.413
n9587.out[0] (.names)                                            0.261    45.674
n9588.in[0] (.names)                                             1.014    46.688
n9588.out[0] (.names)                                            0.261    46.949
n8848.in[1] (.names)                                             1.014    47.963
n8848.out[0] (.names)                                            0.261    48.224
n9281.in[0] (.names)                                             1.014    49.238
n9281.out[0] (.names)                                            0.261    49.499
n2868.in[0] (.names)                                             1.014    50.513
n2868.out[0] (.names)                                            0.261    50.774
n9271.in[1] (.names)                                             1.014    51.787
n9271.out[0] (.names)                                            0.261    52.048
n9272.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9272.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 72
Startpoint: n10243.Q[0] (.latch clocked by pclk)
Endpoint  : n9663.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10243.clk[0] (.latch)                                           1.014     1.014
n10243.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10239.in[0] (.names)                                            1.014     2.070
n10239.out[0] (.names)                                           0.261     2.331
n12081.in[0] (.names)                                            1.014     3.344
n12081.out[0] (.names)                                           0.261     3.605
n12086.in[0] (.names)                                            1.014     4.619
n12086.out[0] (.names)                                           0.261     4.880
n2101.in[0] (.names)                                             1.014     5.894
n2101.out[0] (.names)                                            0.261     6.155
n10940.in[0] (.names)                                            1.014     7.169
n10940.out[0] (.names)                                           0.261     7.430
n10941.in[1] (.names)                                            1.014     8.444
n10941.out[0] (.names)                                           0.261     8.705
n10943.in[0] (.names)                                            1.014     9.719
n10943.out[0] (.names)                                           0.261     9.980
n11252.in[0] (.names)                                            1.014    10.993
n11252.out[0] (.names)                                           0.261    11.254
n11254.in[1] (.names)                                            1.014    12.268
n11254.out[0] (.names)                                           0.261    12.529
n11113.in[0] (.names)                                            1.014    13.543
n11113.out[0] (.names)                                           0.261    13.804
n11098.in[1] (.names)                                            1.014    14.818
n11098.out[0] (.names)                                           0.261    15.079
n11100.in[0] (.names)                                            1.014    16.093
n11100.out[0] (.names)                                           0.261    16.354
n11101.in[0] (.names)                                            1.014    17.367
n11101.out[0] (.names)                                           0.261    17.628
n2455.in[0] (.names)                                             1.014    18.642
n2455.out[0] (.names)                                            0.261    18.903
n11070.in[0] (.names)                                            1.014    19.917
n11070.out[0] (.names)                                           0.261    20.178
n11068.in[0] (.names)                                            1.014    21.192
n11068.out[0] (.names)                                           0.261    21.453
n11069.in[0] (.names)                                            1.014    22.467
n11069.out[0] (.names)                                           0.261    22.728
n11071.in[0] (.names)                                            1.014    23.742
n11071.out[0] (.names)                                           0.261    24.003
n11073.in[0] (.names)                                            1.014    25.016
n11073.out[0] (.names)                                           0.261    25.277
n11074.in[0] (.names)                                            1.014    26.291
n11074.out[0] (.names)                                           0.261    26.552
n11001.in[2] (.names)                                            1.014    27.566
n11001.out[0] (.names)                                           0.261    27.827
n11078.in[0] (.names)                                            1.014    28.841
n11078.out[0] (.names)                                           0.261    29.102
n11022.in[2] (.names)                                            1.014    30.116
n11022.out[0] (.names)                                           0.261    30.377
n6464.in[3] (.names)                                             1.014    31.390
n6464.out[0] (.names)                                            0.261    31.651
n11024.in[2] (.names)                                            1.014    32.665
n11024.out[0] (.names)                                           0.261    32.926
n11027.in[1] (.names)                                            1.014    33.940
n11027.out[0] (.names)                                           0.261    34.201
n11030.in[0] (.names)                                            1.014    35.215
n11030.out[0] (.names)                                           0.261    35.476
n11031.in[0] (.names)                                            1.014    36.490
n11031.out[0] (.names)                                           0.261    36.751
n11033.in[3] (.names)                                            1.014    37.765
n11033.out[0] (.names)                                           0.261    38.026
n8361.in[0] (.names)                                             1.014    39.039
n8361.out[0] (.names)                                            0.261    39.300
n11034.in[0] (.names)                                            1.014    40.314
n11034.out[0] (.names)                                           0.261    40.575
n11035.in[0] (.names)                                            1.014    41.589
n11035.out[0] (.names)                                           0.261    41.850
n2668.in[1] (.names)                                             1.014    42.864
n2668.out[0] (.names)                                            0.261    43.125
n10988.in[2] (.names)                                            1.014    44.139
n10988.out[0] (.names)                                           0.261    44.400
n11043.in[1] (.names)                                            1.014    45.413
n11043.out[0] (.names)                                           0.261    45.674
n11045.in[1] (.names)                                            1.014    46.688
n11045.out[0] (.names)                                           0.261    46.949
n2437.in[1] (.names)                                             1.014    47.963
n2437.out[0] (.names)                                            0.261    48.224
n10558.in[1] (.names)                                            1.014    49.238
n10558.out[0] (.names)                                           0.261    49.499
n11014.in[0] (.names)                                            1.014    50.513
n11014.out[0] (.names)                                           0.261    50.774
n10326.in[0] (.names)                                            1.014    51.787
n10326.out[0] (.names)                                           0.261    52.048
n9663.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9663.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 73
Startpoint: n10243.Q[0] (.latch clocked by pclk)
Endpoint  : n11029.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10243.clk[0] (.latch)                                           1.014     1.014
n10243.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10239.in[0] (.names)                                            1.014     2.070
n10239.out[0] (.names)                                           0.261     2.331
n12081.in[0] (.names)                                            1.014     3.344
n12081.out[0] (.names)                                           0.261     3.605
n12086.in[0] (.names)                                            1.014     4.619
n12086.out[0] (.names)                                           0.261     4.880
n2101.in[0] (.names)                                             1.014     5.894
n2101.out[0] (.names)                                            0.261     6.155
n10940.in[0] (.names)                                            1.014     7.169
n10940.out[0] (.names)                                           0.261     7.430
n10941.in[1] (.names)                                            1.014     8.444
n10941.out[0] (.names)                                           0.261     8.705
n10943.in[0] (.names)                                            1.014     9.719
n10943.out[0] (.names)                                           0.261     9.980
n11252.in[0] (.names)                                            1.014    10.993
n11252.out[0] (.names)                                           0.261    11.254
n11254.in[1] (.names)                                            1.014    12.268
n11254.out[0] (.names)                                           0.261    12.529
n11113.in[0] (.names)                                            1.014    13.543
n11113.out[0] (.names)                                           0.261    13.804
n11098.in[1] (.names)                                            1.014    14.818
n11098.out[0] (.names)                                           0.261    15.079
n11100.in[0] (.names)                                            1.014    16.093
n11100.out[0] (.names)                                           0.261    16.354
n11101.in[0] (.names)                                            1.014    17.367
n11101.out[0] (.names)                                           0.261    17.628
n2455.in[0] (.names)                                             1.014    18.642
n2455.out[0] (.names)                                            0.261    18.903
n11070.in[0] (.names)                                            1.014    19.917
n11070.out[0] (.names)                                           0.261    20.178
n11068.in[0] (.names)                                            1.014    21.192
n11068.out[0] (.names)                                           0.261    21.453
n11069.in[0] (.names)                                            1.014    22.467
n11069.out[0] (.names)                                           0.261    22.728
n11071.in[0] (.names)                                            1.014    23.742
n11071.out[0] (.names)                                           0.261    24.003
n11073.in[0] (.names)                                            1.014    25.016
n11073.out[0] (.names)                                           0.261    25.277
n11074.in[0] (.names)                                            1.014    26.291
n11074.out[0] (.names)                                           0.261    26.552
n11001.in[2] (.names)                                            1.014    27.566
n11001.out[0] (.names)                                           0.261    27.827
n11078.in[0] (.names)                                            1.014    28.841
n11078.out[0] (.names)                                           0.261    29.102
n11022.in[2] (.names)                                            1.014    30.116
n11022.out[0] (.names)                                           0.261    30.377
n6464.in[3] (.names)                                             1.014    31.390
n6464.out[0] (.names)                                            0.261    31.651
n11024.in[2] (.names)                                            1.014    32.665
n11024.out[0] (.names)                                           0.261    32.926
n11027.in[1] (.names)                                            1.014    33.940
n11027.out[0] (.names)                                           0.261    34.201
n11030.in[0] (.names)                                            1.014    35.215
n11030.out[0] (.names)                                           0.261    35.476
n11031.in[0] (.names)                                            1.014    36.490
n11031.out[0] (.names)                                           0.261    36.751
n11033.in[3] (.names)                                            1.014    37.765
n11033.out[0] (.names)                                           0.261    38.026
n8361.in[0] (.names)                                             1.014    39.039
n8361.out[0] (.names)                                            0.261    39.300
n11034.in[0] (.names)                                            1.014    40.314
n11034.out[0] (.names)                                           0.261    40.575
n11035.in[0] (.names)                                            1.014    41.589
n11035.out[0] (.names)                                           0.261    41.850
n2668.in[1] (.names)                                             1.014    42.864
n2668.out[0] (.names)                                            0.261    43.125
n10988.in[2] (.names)                                            1.014    44.139
n10988.out[0] (.names)                                           0.261    44.400
n11043.in[1] (.names)                                            1.014    45.413
n11043.out[0] (.names)                                           0.261    45.674
n11045.in[1] (.names)                                            1.014    46.688
n11045.out[0] (.names)                                           0.261    46.949
n2437.in[1] (.names)                                             1.014    47.963
n2437.out[0] (.names)                                            0.261    48.224
n10482.in[0] (.names)                                            1.014    49.238
n10482.out[0] (.names)                                           0.261    49.499
n8331.in[0] (.names)                                             1.014    50.513
n8331.out[0] (.names)                                            0.261    50.774
n11016.in[1] (.names)                                            1.014    51.787
n11016.out[0] (.names)                                           0.261    52.048
n11029.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11029.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 74
Startpoint: n10243.Q[0] (.latch clocked by pclk)
Endpoint  : n11145.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10243.clk[0] (.latch)                                           1.014     1.014
n10243.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10239.in[0] (.names)                                            1.014     2.070
n10239.out[0] (.names)                                           0.261     2.331
n12081.in[0] (.names)                                            1.014     3.344
n12081.out[0] (.names)                                           0.261     3.605
n12086.in[0] (.names)                                            1.014     4.619
n12086.out[0] (.names)                                           0.261     4.880
n2101.in[0] (.names)                                             1.014     5.894
n2101.out[0] (.names)                                            0.261     6.155
n10940.in[0] (.names)                                            1.014     7.169
n10940.out[0] (.names)                                           0.261     7.430
n10941.in[1] (.names)                                            1.014     8.444
n10941.out[0] (.names)                                           0.261     8.705
n10943.in[0] (.names)                                            1.014     9.719
n10943.out[0] (.names)                                           0.261     9.980
n11252.in[0] (.names)                                            1.014    10.993
n11252.out[0] (.names)                                           0.261    11.254
n11254.in[1] (.names)                                            1.014    12.268
n11254.out[0] (.names)                                           0.261    12.529
n11113.in[0] (.names)                                            1.014    13.543
n11113.out[0] (.names)                                           0.261    13.804
n11098.in[1] (.names)                                            1.014    14.818
n11098.out[0] (.names)                                           0.261    15.079
n11100.in[0] (.names)                                            1.014    16.093
n11100.out[0] (.names)                                           0.261    16.354
n11101.in[0] (.names)                                            1.014    17.367
n11101.out[0] (.names)                                           0.261    17.628
n2455.in[0] (.names)                                             1.014    18.642
n2455.out[0] (.names)                                            0.261    18.903
n11070.in[0] (.names)                                            1.014    19.917
n11070.out[0] (.names)                                           0.261    20.178
n11068.in[0] (.names)                                            1.014    21.192
n11068.out[0] (.names)                                           0.261    21.453
n11069.in[0] (.names)                                            1.014    22.467
n11069.out[0] (.names)                                           0.261    22.728
n11071.in[0] (.names)                                            1.014    23.742
n11071.out[0] (.names)                                           0.261    24.003
n11073.in[0] (.names)                                            1.014    25.016
n11073.out[0] (.names)                                           0.261    25.277
n11074.in[0] (.names)                                            1.014    26.291
n11074.out[0] (.names)                                           0.261    26.552
n11001.in[2] (.names)                                            1.014    27.566
n11001.out[0] (.names)                                           0.261    27.827
n11078.in[0] (.names)                                            1.014    28.841
n11078.out[0] (.names)                                           0.261    29.102
n11022.in[2] (.names)                                            1.014    30.116
n11022.out[0] (.names)                                           0.261    30.377
n6464.in[3] (.names)                                             1.014    31.390
n6464.out[0] (.names)                                            0.261    31.651
n11024.in[2] (.names)                                            1.014    32.665
n11024.out[0] (.names)                                           0.261    32.926
n11027.in[1] (.names)                                            1.014    33.940
n11027.out[0] (.names)                                           0.261    34.201
n11030.in[0] (.names)                                            1.014    35.215
n11030.out[0] (.names)                                           0.261    35.476
n11031.in[0] (.names)                                            1.014    36.490
n11031.out[0] (.names)                                           0.261    36.751
n11033.in[3] (.names)                                            1.014    37.765
n11033.out[0] (.names)                                           0.261    38.026
n8361.in[0] (.names)                                             1.014    39.039
n8361.out[0] (.names)                                            0.261    39.300
n11034.in[0] (.names)                                            1.014    40.314
n11034.out[0] (.names)                                           0.261    40.575
n11035.in[0] (.names)                                            1.014    41.589
n11035.out[0] (.names)                                           0.261    41.850
n2668.in[1] (.names)                                             1.014    42.864
n2668.out[0] (.names)                                            0.261    43.125
n10988.in[2] (.names)                                            1.014    44.139
n10988.out[0] (.names)                                           0.261    44.400
n11043.in[1] (.names)                                            1.014    45.413
n11043.out[0] (.names)                                           0.261    45.674
n11045.in[1] (.names)                                            1.014    46.688
n11045.out[0] (.names)                                           0.261    46.949
n2437.in[1] (.names)                                             1.014    47.963
n2437.out[0] (.names)                                            0.261    48.224
n10482.in[0] (.names)                                            1.014    49.238
n10482.out[0] (.names)                                           0.261    49.499
n8331.in[0] (.names)                                             1.014    50.513
n8331.out[0] (.names)                                            0.261    50.774
n11016.in[1] (.names)                                            1.014    51.787
n11016.out[0] (.names)                                           0.261    52.048
n11145.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11145.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 75
Startpoint: n10243.Q[0] (.latch clocked by pclk)
Endpoint  : n2822.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10243.clk[0] (.latch)                                           1.014     1.014
n10243.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10239.in[0] (.names)                                            1.014     2.070
n10239.out[0] (.names)                                           0.261     2.331
n12081.in[0] (.names)                                            1.014     3.344
n12081.out[0] (.names)                                           0.261     3.605
n12086.in[0] (.names)                                            1.014     4.619
n12086.out[0] (.names)                                           0.261     4.880
n2101.in[0] (.names)                                             1.014     5.894
n2101.out[0] (.names)                                            0.261     6.155
n10940.in[0] (.names)                                            1.014     7.169
n10940.out[0] (.names)                                           0.261     7.430
n10941.in[1] (.names)                                            1.014     8.444
n10941.out[0] (.names)                                           0.261     8.705
n10943.in[0] (.names)                                            1.014     9.719
n10943.out[0] (.names)                                           0.261     9.980
n11252.in[0] (.names)                                            1.014    10.993
n11252.out[0] (.names)                                           0.261    11.254
n11254.in[1] (.names)                                            1.014    12.268
n11254.out[0] (.names)                                           0.261    12.529
n11232.in[1] (.names)                                            1.014    13.543
n11232.out[0] (.names)                                           0.261    13.804
n11234.in[1] (.names)                                            1.014    14.818
n11234.out[0] (.names)                                           0.261    15.079
n11219.in[0] (.names)                                            1.014    16.093
n11219.out[0] (.names)                                           0.261    16.354
n11216.in[1] (.names)                                            1.014    17.367
n11216.out[0] (.names)                                           0.261    17.628
n11210.in[0] (.names)                                            1.014    18.642
n11210.out[0] (.names)                                           0.261    18.903
n11212.in[0] (.names)                                            1.014    19.917
n11212.out[0] (.names)                                           0.261    20.178
n11221.in[0] (.names)                                            1.014    21.192
n11221.out[0] (.names)                                           0.261    21.453
n11222.in[0] (.names)                                            1.014    22.467
n11222.out[0] (.names)                                           0.261    22.728
n11259.in[1] (.names)                                            1.014    23.742
n11259.out[0] (.names)                                           0.261    24.003
n11260.in[0] (.names)                                            1.014    25.016
n11260.out[0] (.names)                                           0.261    25.277
n11261.in[0] (.names)                                            1.014    26.291
n11261.out[0] (.names)                                           0.261    26.552
n11263.in[0] (.names)                                            1.014    27.566
n11263.out[0] (.names)                                           0.261    27.827
n11264.in[0] (.names)                                            1.014    28.841
n11264.out[0] (.names)                                           0.261    29.102
n11266.in[0] (.names)                                            1.014    30.116
n11266.out[0] (.names)                                           0.261    30.377
n11267.in[0] (.names)                                            1.014    31.390
n11267.out[0] (.names)                                           0.261    31.651
n11272.in[1] (.names)                                            1.014    32.665
n11272.out[0] (.names)                                           0.261    32.926
n11273.in[0] (.names)                                            1.014    33.940
n11273.out[0] (.names)                                           0.261    34.201
n11276.in[0] (.names)                                            1.014    35.215
n11276.out[0] (.names)                                           0.261    35.476
n11285.in[2] (.names)                                            1.014    36.490
n11285.out[0] (.names)                                           0.261    36.751
n11279.in[0] (.names)                                            1.014    37.765
n11279.out[0] (.names)                                           0.261    38.026
n11280.in[1] (.names)                                            1.014    39.039
n11280.out[0] (.names)                                           0.261    39.300
n11283.in[3] (.names)                                            1.014    40.314
n11283.out[0] (.names)                                           0.261    40.575
n11135.in[1] (.names)                                            1.014    41.589
n11135.out[0] (.names)                                           0.261    41.850
n10687.in[1] (.names)                                            1.014    42.864
n10687.out[0] (.names)                                           0.261    43.125
n10688.in[1] (.names)                                            1.014    44.139
n10688.out[0] (.names)                                           0.261    44.400
n10689.in[0] (.names)                                            1.014    45.413
n10689.out[0] (.names)                                           0.261    45.674
n10690.in[0] (.names)                                            1.014    46.688
n10690.out[0] (.names)                                           0.261    46.949
n2881.in[1] (.names)                                             1.014    47.963
n2881.out[0] (.names)                                            0.261    48.224
n10692.in[1] (.names)                                            1.014    49.238
n10692.out[0] (.names)                                           0.261    49.499
n10305.in[1] (.names)                                            1.014    50.513
n10305.out[0] (.names)                                           0.261    50.774
n2821.in[0] (.names)                                             1.014    51.787
n2821.out[0] (.names)                                            0.261    52.048
n2822.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2822.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 76
Startpoint: n10243.Q[0] (.latch clocked by pclk)
Endpoint  : n2658.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10243.clk[0] (.latch)                                           1.014     1.014
n10243.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10239.in[0] (.names)                                            1.014     2.070
n10239.out[0] (.names)                                           0.261     2.331
n12081.in[0] (.names)                                            1.014     3.344
n12081.out[0] (.names)                                           0.261     3.605
n12086.in[0] (.names)                                            1.014     4.619
n12086.out[0] (.names)                                           0.261     4.880
n2101.in[0] (.names)                                             1.014     5.894
n2101.out[0] (.names)                                            0.261     6.155
n10940.in[0] (.names)                                            1.014     7.169
n10940.out[0] (.names)                                           0.261     7.430
n10941.in[1] (.names)                                            1.014     8.444
n10941.out[0] (.names)                                           0.261     8.705
n10943.in[0] (.names)                                            1.014     9.719
n10943.out[0] (.names)                                           0.261     9.980
n11252.in[0] (.names)                                            1.014    10.993
n11252.out[0] (.names)                                           0.261    11.254
n11254.in[1] (.names)                                            1.014    12.268
n11254.out[0] (.names)                                           0.261    12.529
n11232.in[1] (.names)                                            1.014    13.543
n11232.out[0] (.names)                                           0.261    13.804
n11234.in[1] (.names)                                            1.014    14.818
n11234.out[0] (.names)                                           0.261    15.079
n11219.in[0] (.names)                                            1.014    16.093
n11219.out[0] (.names)                                           0.261    16.354
n11216.in[1] (.names)                                            1.014    17.367
n11216.out[0] (.names)                                           0.261    17.628
n11210.in[0] (.names)                                            1.014    18.642
n11210.out[0] (.names)                                           0.261    18.903
n11212.in[0] (.names)                                            1.014    19.917
n11212.out[0] (.names)                                           0.261    20.178
n11221.in[0] (.names)                                            1.014    21.192
n11221.out[0] (.names)                                           0.261    21.453
n11222.in[0] (.names)                                            1.014    22.467
n11222.out[0] (.names)                                           0.261    22.728
n11259.in[1] (.names)                                            1.014    23.742
n11259.out[0] (.names)                                           0.261    24.003
n11260.in[0] (.names)                                            1.014    25.016
n11260.out[0] (.names)                                           0.261    25.277
n11261.in[0] (.names)                                            1.014    26.291
n11261.out[0] (.names)                                           0.261    26.552
n11263.in[0] (.names)                                            1.014    27.566
n11263.out[0] (.names)                                           0.261    27.827
n11264.in[0] (.names)                                            1.014    28.841
n11264.out[0] (.names)                                           0.261    29.102
n11266.in[0] (.names)                                            1.014    30.116
n11266.out[0] (.names)                                           0.261    30.377
n11267.in[0] (.names)                                            1.014    31.390
n11267.out[0] (.names)                                           0.261    31.651
n11272.in[1] (.names)                                            1.014    32.665
n11272.out[0] (.names)                                           0.261    32.926
n11273.in[0] (.names)                                            1.014    33.940
n11273.out[0] (.names)                                           0.261    34.201
n11276.in[0] (.names)                                            1.014    35.215
n11276.out[0] (.names)                                           0.261    35.476
n11285.in[2] (.names)                                            1.014    36.490
n11285.out[0] (.names)                                           0.261    36.751
n11279.in[0] (.names)                                            1.014    37.765
n11279.out[0] (.names)                                           0.261    38.026
n11280.in[1] (.names)                                            1.014    39.039
n11280.out[0] (.names)                                           0.261    39.300
n11283.in[3] (.names)                                            1.014    40.314
n11283.out[0] (.names)                                           0.261    40.575
n11135.in[1] (.names)                                            1.014    41.589
n11135.out[0] (.names)                                           0.261    41.850
n10687.in[1] (.names)                                            1.014    42.864
n10687.out[0] (.names)                                           0.261    43.125
n10688.in[1] (.names)                                            1.014    44.139
n10688.out[0] (.names)                                           0.261    44.400
n10689.in[0] (.names)                                            1.014    45.413
n10689.out[0] (.names)                                           0.261    45.674
n10690.in[0] (.names)                                            1.014    46.688
n10690.out[0] (.names)                                           0.261    46.949
n2881.in[1] (.names)                                             1.014    47.963
n2881.out[0] (.names)                                            0.261    48.224
n10692.in[1] (.names)                                            1.014    49.238
n10692.out[0] (.names)                                           0.261    49.499
n2679.in[1] (.names)                                             1.014    50.513
n2679.out[0] (.names)                                            0.261    50.774
n10555.in[0] (.names)                                            1.014    51.787
n10555.out[0] (.names)                                           0.261    52.048
n2658.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2658.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 77
Startpoint: n10855.Q[0] (.latch clocked by pclk)
Endpoint  : n8847.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10855.clk[0] (.latch)                                           1.014     1.014
n10855.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10843.in[1] (.names)                                            1.014     2.070
n10843.out[0] (.names)                                           0.261     2.331
n10844.in[0] (.names)                                            1.014     3.344
n10844.out[0] (.names)                                           0.261     3.605
n10862.in[0] (.names)                                            1.014     4.619
n10862.out[0] (.names)                                           0.261     4.880
n10863.in[0] (.names)                                            1.014     5.894
n10863.out[0] (.names)                                           0.261     6.155
n10860.in[2] (.names)                                            1.014     7.169
n10860.out[0] (.names)                                           0.261     7.430
n10861.in[0] (.names)                                            1.014     8.444
n10861.out[0] (.names)                                           0.261     8.705
n10599.in[0] (.names)                                            1.014     9.719
n10599.out[0] (.names)                                           0.261     9.980
n10600.in[0] (.names)                                            1.014    10.993
n10600.out[0] (.names)                                           0.261    11.254
n10699.in[1] (.names)                                            1.014    12.268
n10699.out[0] (.names)                                           0.261    12.529
n10700.in[0] (.names)                                            1.014    13.543
n10700.out[0] (.names)                                           0.261    13.804
n10717.in[0] (.names)                                            1.014    14.818
n10717.out[0] (.names)                                           0.261    15.079
n10719.in[0] (.names)                                            1.014    16.093
n10719.out[0] (.names)                                           0.261    16.354
n2383.in[0] (.names)                                             1.014    17.367
n2383.out[0] (.names)                                            0.261    17.628
n10721.in[2] (.names)                                            1.014    18.642
n10721.out[0] (.names)                                           0.261    18.903
n10722.in[0] (.names)                                            1.014    19.917
n10722.out[0] (.names)                                           0.261    20.178
n10723.in[0] (.names)                                            1.014    21.192
n10723.out[0] (.names)                                           0.261    21.453
n10746.in[1] (.names)                                            1.014    22.467
n10746.out[0] (.names)                                           0.261    22.728
n10748.in[0] (.names)                                            1.014    23.742
n10748.out[0] (.names)                                           0.261    24.003
n10749.in[0] (.names)                                            1.014    25.016
n10749.out[0] (.names)                                           0.261    25.277
n10750.in[0] (.names)                                            1.014    26.291
n10750.out[0] (.names)                                           0.261    26.552
n10758.in[0] (.names)                                            1.014    27.566
n10758.out[0] (.names)                                           0.261    27.827
n10769.in[3] (.names)                                            1.014    28.841
n10769.out[0] (.names)                                           0.261    29.102
n10760.in[1] (.names)                                            1.014    30.116
n10760.out[0] (.names)                                           0.261    30.377
n10322.in[2] (.names)                                            1.014    31.390
n10322.out[0] (.names)                                           0.261    31.651
n10770.in[0] (.names)                                            1.014    32.665
n10770.out[0] (.names)                                           0.261    32.926
n2491.in[1] (.names)                                             1.014    33.940
n2491.out[0] (.names)                                            0.261    34.201
n10776.in[0] (.names)                                            1.014    35.215
n10776.out[0] (.names)                                           0.261    35.476
n10946.in[1] (.names)                                            1.014    36.490
n10946.out[0] (.names)                                           0.261    36.751
n10947.in[1] (.names)                                            1.014    37.765
n10947.out[0] (.names)                                           0.261    38.026
n10948.in[0] (.names)                                            1.014    39.039
n10948.out[0] (.names)                                           0.261    39.300
n10949.in[3] (.names)                                            1.014    40.314
n10949.out[0] (.names)                                           0.261    40.575
n10564.in[1] (.names)                                            1.014    41.589
n10564.out[0] (.names)                                           0.261    41.850
n2912.in[0] (.names)                                             1.014    42.864
n2912.out[0] (.names)                                            0.261    43.125
n9071.in[2] (.names)                                             1.014    44.139
n9071.out[0] (.names)                                            0.261    44.400
n9073.in[0] (.names)                                             1.014    45.413
n9073.out[0] (.names)                                            0.261    45.674
n9074.in[0] (.names)                                             1.014    46.688
n9074.out[0] (.names)                                            0.261    46.949
n9075.in[1] (.names)                                             1.014    47.963
n9075.out[0] (.names)                                            0.261    48.224
n8370.in[0] (.names)                                             1.014    49.238
n8370.out[0] (.names)                                            0.261    49.499
n8854.in[0] (.names)                                             1.014    50.513
n8854.out[0] (.names)                                            0.261    50.774
n8846.in[0] (.names)                                             1.014    51.787
n8846.out[0] (.names)                                            0.261    52.048
n8847.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8847.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 78
Startpoint: n2802.Q[0] (.latch clocked by pclk)
Endpoint  : n10372.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2802.clk[0] (.latch)                                            1.014     1.014
n2802.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8878.in[1] (.names)                                             1.014     2.070
n8878.out[0] (.names)                                            0.261     2.331
n8876.in[1] (.names)                                             1.014     3.344
n8876.out[0] (.names)                                            0.261     3.605
n8877.in[0] (.names)                                             1.014     4.619
n8877.out[0] (.names)                                            0.261     4.880
n8881.in[2] (.names)                                             1.014     5.894
n8881.out[0] (.names)                                            0.261     6.155
n8882.in[0] (.names)                                             1.014     7.169
n8882.out[0] (.names)                                            0.261     7.430
n8884.in[0] (.names)                                             1.014     8.444
n8884.out[0] (.names)                                            0.261     8.705
n8886.in[1] (.names)                                             1.014     9.719
n8886.out[0] (.names)                                            0.261     9.980
n8887.in[1] (.names)                                             1.014    10.993
n8887.out[0] (.names)                                            0.261    11.254
n8889.in[1] (.names)                                             1.014    12.268
n8889.out[0] (.names)                                            0.261    12.529
n8890.in[0] (.names)                                             1.014    13.543
n8890.out[0] (.names)                                            0.261    13.804
n9078.in[1] (.names)                                             1.014    14.818
n9078.out[0] (.names)                                            0.261    15.079
n9079.in[0] (.names)                                             1.014    16.093
n9079.out[0] (.names)                                            0.261    16.354
n9083.in[0] (.names)                                             1.014    17.367
n9083.out[0] (.names)                                            0.261    17.628
n9157.in[2] (.names)                                             1.014    18.642
n9157.out[0] (.names)                                            0.261    18.903
n9158.in[1] (.names)                                             1.014    19.917
n9158.out[0] (.names)                                            0.261    20.178
n9160.in[0] (.names)                                             1.014    21.192
n9160.out[0] (.names)                                            0.261    21.453
n9021.in[0] (.names)                                             1.014    22.467
n9021.out[0] (.names)                                            0.261    22.728
n10502.in[2] (.names)                                            1.014    23.742
n10502.out[0] (.names)                                           0.261    24.003
n10507.in[2] (.names)                                            1.014    25.016
n10507.out[0] (.names)                                           0.261    25.277
n10365.in[0] (.names)                                            1.014    26.291
n10365.out[0] (.names)                                           0.261    26.552
n10509.in[1] (.names)                                            1.014    27.566
n10509.out[0] (.names)                                           0.261    27.827
n10510.in[1] (.names)                                            1.014    28.841
n10510.out[0] (.names)                                           0.261    29.102
n10391.in[0] (.names)                                            1.014    30.116
n10391.out[0] (.names)                                           0.261    30.377
n10392.in[1] (.names)                                            1.014    31.390
n10392.out[0] (.names)                                           0.261    31.651
n10445.in[0] (.names)                                            1.014    32.665
n10445.out[0] (.names)                                           0.261    32.926
n10449.in[0] (.names)                                            1.014    33.940
n10449.out[0] (.names)                                           0.261    34.201
n10452.in[1] (.names)                                            1.014    35.215
n10452.out[0] (.names)                                           0.261    35.476
n10472.in[0] (.names)                                            1.014    36.490
n10472.out[0] (.names)                                           0.261    36.751
n10473.in[1] (.names)                                            1.014    37.765
n10473.out[0] (.names)                                           0.261    38.026
n10476.in[0] (.names)                                            1.014    39.039
n10476.out[0] (.names)                                           0.261    39.300
n10477.in[0] (.names)                                            1.014    40.314
n10477.out[0] (.names)                                           0.261    40.575
n10466.in[1] (.names)                                            1.014    41.589
n10466.out[0] (.names)                                           0.261    41.850
n10468.in[0] (.names)                                            1.014    42.864
n10468.out[0] (.names)                                           0.261    43.125
n10488.in[1] (.names)                                            1.014    44.139
n10488.out[0] (.names)                                           0.261    44.400
n10483.in[1] (.names)                                            1.014    45.413
n10483.out[0] (.names)                                           0.261    45.674
n10485.in[0] (.names)                                            1.014    46.688
n10485.out[0] (.names)                                           0.261    46.949
n10480.in[0] (.names)                                            1.014    47.963
n10480.out[0] (.names)                                           0.261    48.224
n10481.in[0] (.names)                                            1.014    49.238
n10481.out[0] (.names)                                           0.261    49.499
n8322.in[0] (.names)                                             1.014    50.513
n8322.out[0] (.names)                                            0.261    50.774
n10371.in[1] (.names)                                            1.014    51.787
n10371.out[0] (.names)                                           0.261    52.048
n10372.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10372.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 79
Startpoint: n2802.Q[0] (.latch clocked by pclk)
Endpoint  : n10361.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2802.clk[0] (.latch)                                            1.014     1.014
n2802.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8878.in[1] (.names)                                             1.014     2.070
n8878.out[0] (.names)                                            0.261     2.331
n8876.in[1] (.names)                                             1.014     3.344
n8876.out[0] (.names)                                            0.261     3.605
n8877.in[0] (.names)                                             1.014     4.619
n8877.out[0] (.names)                                            0.261     4.880
n8881.in[2] (.names)                                             1.014     5.894
n8881.out[0] (.names)                                            0.261     6.155
n8882.in[0] (.names)                                             1.014     7.169
n8882.out[0] (.names)                                            0.261     7.430
n8884.in[0] (.names)                                             1.014     8.444
n8884.out[0] (.names)                                            0.261     8.705
n8886.in[1] (.names)                                             1.014     9.719
n8886.out[0] (.names)                                            0.261     9.980
n8887.in[1] (.names)                                             1.014    10.993
n8887.out[0] (.names)                                            0.261    11.254
n8889.in[1] (.names)                                             1.014    12.268
n8889.out[0] (.names)                                            0.261    12.529
n8890.in[0] (.names)                                             1.014    13.543
n8890.out[0] (.names)                                            0.261    13.804
n9078.in[1] (.names)                                             1.014    14.818
n9078.out[0] (.names)                                            0.261    15.079
n9079.in[0] (.names)                                             1.014    16.093
n9079.out[0] (.names)                                            0.261    16.354
n9083.in[0] (.names)                                             1.014    17.367
n9083.out[0] (.names)                                            0.261    17.628
n9157.in[2] (.names)                                             1.014    18.642
n9157.out[0] (.names)                                            0.261    18.903
n9158.in[1] (.names)                                             1.014    19.917
n9158.out[0] (.names)                                            0.261    20.178
n9160.in[0] (.names)                                             1.014    21.192
n9160.out[0] (.names)                                            0.261    21.453
n9021.in[0] (.names)                                             1.014    22.467
n9021.out[0] (.names)                                            0.261    22.728
n10502.in[2] (.names)                                            1.014    23.742
n10502.out[0] (.names)                                           0.261    24.003
n10507.in[2] (.names)                                            1.014    25.016
n10507.out[0] (.names)                                           0.261    25.277
n10365.in[0] (.names)                                            1.014    26.291
n10365.out[0] (.names)                                           0.261    26.552
n10509.in[1] (.names)                                            1.014    27.566
n10509.out[0] (.names)                                           0.261    27.827
n10510.in[1] (.names)                                            1.014    28.841
n10510.out[0] (.names)                                           0.261    29.102
n10391.in[0] (.names)                                            1.014    30.116
n10391.out[0] (.names)                                           0.261    30.377
n10392.in[1] (.names)                                            1.014    31.390
n10392.out[0] (.names)                                           0.261    31.651
n10445.in[0] (.names)                                            1.014    32.665
n10445.out[0] (.names)                                           0.261    32.926
n10449.in[0] (.names)                                            1.014    33.940
n10449.out[0] (.names)                                           0.261    34.201
n10452.in[1] (.names)                                            1.014    35.215
n10452.out[0] (.names)                                           0.261    35.476
n10472.in[0] (.names)                                            1.014    36.490
n10472.out[0] (.names)                                           0.261    36.751
n10473.in[1] (.names)                                            1.014    37.765
n10473.out[0] (.names)                                           0.261    38.026
n10476.in[0] (.names)                                            1.014    39.039
n10476.out[0] (.names)                                           0.261    39.300
n10477.in[0] (.names)                                            1.014    40.314
n10477.out[0] (.names)                                           0.261    40.575
n10466.in[1] (.names)                                            1.014    41.589
n10466.out[0] (.names)                                           0.261    41.850
n10468.in[0] (.names)                                            1.014    42.864
n10468.out[0] (.names)                                           0.261    43.125
n10488.in[1] (.names)                                            1.014    44.139
n10488.out[0] (.names)                                           0.261    44.400
n10483.in[1] (.names)                                            1.014    45.413
n10483.out[0] (.names)                                           0.261    45.674
n10485.in[0] (.names)                                            1.014    46.688
n10485.out[0] (.names)                                           0.261    46.949
n10480.in[0] (.names)                                            1.014    47.963
n10480.out[0] (.names)                                           0.261    48.224
n10481.in[0] (.names)                                            1.014    49.238
n10481.out[0] (.names)                                           0.261    49.499
n2809.in[1] (.names)                                             1.014    50.513
n2809.out[0] (.names)                                            0.261    50.774
n10360.in[0] (.names)                                            1.014    51.787
n10360.out[0] (.names)                                           0.261    52.048
n10361.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10361.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 80
Startpoint: n2802.Q[0] (.latch clocked by pclk)
Endpoint  : n10347.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2802.clk[0] (.latch)                                            1.014     1.014
n2802.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8878.in[1] (.names)                                             1.014     2.070
n8878.out[0] (.names)                                            0.261     2.331
n8876.in[1] (.names)                                             1.014     3.344
n8876.out[0] (.names)                                            0.261     3.605
n8877.in[0] (.names)                                             1.014     4.619
n8877.out[0] (.names)                                            0.261     4.880
n8881.in[2] (.names)                                             1.014     5.894
n8881.out[0] (.names)                                            0.261     6.155
n8882.in[0] (.names)                                             1.014     7.169
n8882.out[0] (.names)                                            0.261     7.430
n8884.in[0] (.names)                                             1.014     8.444
n8884.out[0] (.names)                                            0.261     8.705
n8886.in[1] (.names)                                             1.014     9.719
n8886.out[0] (.names)                                            0.261     9.980
n8887.in[1] (.names)                                             1.014    10.993
n8887.out[0] (.names)                                            0.261    11.254
n8889.in[1] (.names)                                             1.014    12.268
n8889.out[0] (.names)                                            0.261    12.529
n8890.in[0] (.names)                                             1.014    13.543
n8890.out[0] (.names)                                            0.261    13.804
n9078.in[1] (.names)                                             1.014    14.818
n9078.out[0] (.names)                                            0.261    15.079
n9079.in[0] (.names)                                             1.014    16.093
n9079.out[0] (.names)                                            0.261    16.354
n9083.in[0] (.names)                                             1.014    17.367
n9083.out[0] (.names)                                            0.261    17.628
n9157.in[2] (.names)                                             1.014    18.642
n9157.out[0] (.names)                                            0.261    18.903
n9158.in[1] (.names)                                             1.014    19.917
n9158.out[0] (.names)                                            0.261    20.178
n9160.in[0] (.names)                                             1.014    21.192
n9160.out[0] (.names)                                            0.261    21.453
n9021.in[0] (.names)                                             1.014    22.467
n9021.out[0] (.names)                                            0.261    22.728
n10502.in[2] (.names)                                            1.014    23.742
n10502.out[0] (.names)                                           0.261    24.003
n10507.in[2] (.names)                                            1.014    25.016
n10507.out[0] (.names)                                           0.261    25.277
n10365.in[0] (.names)                                            1.014    26.291
n10365.out[0] (.names)                                           0.261    26.552
n10509.in[1] (.names)                                            1.014    27.566
n10509.out[0] (.names)                                           0.261    27.827
n10510.in[1] (.names)                                            1.014    28.841
n10510.out[0] (.names)                                           0.261    29.102
n10391.in[0] (.names)                                            1.014    30.116
n10391.out[0] (.names)                                           0.261    30.377
n10392.in[1] (.names)                                            1.014    31.390
n10392.out[0] (.names)                                           0.261    31.651
n10445.in[0] (.names)                                            1.014    32.665
n10445.out[0] (.names)                                           0.261    32.926
n10449.in[0] (.names)                                            1.014    33.940
n10449.out[0] (.names)                                           0.261    34.201
n10452.in[1] (.names)                                            1.014    35.215
n10452.out[0] (.names)                                           0.261    35.476
n10472.in[0] (.names)                                            1.014    36.490
n10472.out[0] (.names)                                           0.261    36.751
n10473.in[1] (.names)                                            1.014    37.765
n10473.out[0] (.names)                                           0.261    38.026
n10476.in[0] (.names)                                            1.014    39.039
n10476.out[0] (.names)                                           0.261    39.300
n10477.in[0] (.names)                                            1.014    40.314
n10477.out[0] (.names)                                           0.261    40.575
n10466.in[1] (.names)                                            1.014    41.589
n10466.out[0] (.names)                                           0.261    41.850
n10468.in[0] (.names)                                            1.014    42.864
n10468.out[0] (.names)                                           0.261    43.125
n10488.in[1] (.names)                                            1.014    44.139
n10488.out[0] (.names)                                           0.261    44.400
n10483.in[1] (.names)                                            1.014    45.413
n10483.out[0] (.names)                                           0.261    45.674
n10485.in[0] (.names)                                            1.014    46.688
n10485.out[0] (.names)                                           0.261    46.949
n10357.in[2] (.names)                                            1.014    47.963
n10357.out[0] (.names)                                           0.261    48.224
n2220.in[0] (.names)                                             1.014    49.238
n2220.out[0] (.names)                                            0.261    49.499
n10373.in[0] (.names)                                            1.014    50.513
n10373.out[0] (.names)                                           0.261    50.774
n10346.in[1] (.names)                                            1.014    51.787
n10346.out[0] (.names)                                           0.261    52.048
n10347.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10347.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 81
Startpoint: n3843.Q[0] (.latch clocked by pclk)
Endpoint  : n7787.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3843.clk[0] (.latch)                                            1.014     1.014
n3843.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3834.in[0] (.names)                                             1.014     2.070
n3834.out[0] (.names)                                            0.261     2.331
n3714.in[0] (.names)                                             1.014     3.344
n3714.out[0] (.names)                                            0.261     3.605
n3715.in[2] (.names)                                             1.014     4.619
n3715.out[0] (.names)                                            0.261     4.880
n3720.in[1] (.names)                                             1.014     5.894
n3720.out[0] (.names)                                            0.261     6.155
n3723.in[1] (.names)                                             1.014     7.169
n3723.out[0] (.names)                                            0.261     7.430
n3724.in[0] (.names)                                             1.014     8.444
n3724.out[0] (.names)                                            0.261     8.705
n7052.in[0] (.names)                                             1.014     9.719
n7052.out[0] (.names)                                            0.261     9.980
n7128.in[0] (.names)                                             1.014    10.993
n7128.out[0] (.names)                                            0.261    11.254
n7315.in[1] (.names)                                             1.014    12.268
n7315.out[0] (.names)                                            0.261    12.529
n7317.in[1] (.names)                                             1.014    13.543
n7317.out[0] (.names)                                            0.261    13.804
n7349.in[2] (.names)                                             1.014    14.818
n7349.out[0] (.names)                                            0.261    15.079
n7329.in[1] (.names)                                             1.014    16.093
n7329.out[0] (.names)                                            0.261    16.354
n7351.in[2] (.names)                                             1.014    17.367
n7351.out[0] (.names)                                            0.261    17.628
n7352.in[0] (.names)                                             1.014    18.642
n7352.out[0] (.names)                                            0.261    18.903
n7353.in[0] (.names)                                             1.014    19.917
n7353.out[0] (.names)                                            0.261    20.178
n7355.in[0] (.names)                                             1.014    21.192
n7355.out[0] (.names)                                            0.261    21.453
n7359.in[0] (.names)                                             1.014    22.467
n7359.out[0] (.names)                                            0.261    22.728
n7365.in[2] (.names)                                             1.014    23.742
n7365.out[0] (.names)                                            0.261    24.003
n7323.in[2] (.names)                                             1.014    25.016
n7323.out[0] (.names)                                            0.261    25.277
n2547.in[0] (.names)                                             1.014    26.291
n2547.out[0] (.names)                                            0.261    26.552
n7367.in[1] (.names)                                             1.014    27.566
n7367.out[0] (.names)                                            0.261    27.827
n7368.in[0] (.names)                                             1.014    28.841
n7368.out[0] (.names)                                            0.261    29.102
n7371.in[1] (.names)                                             1.014    30.116
n7371.out[0] (.names)                                            0.261    30.377
n2351.in[2] (.names)                                             1.014    31.390
n2351.out[0] (.names)                                            0.261    31.651
n12373.in[2] (.names)                                            1.014    32.665
n12373.out[0] (.names)                                           0.261    32.926
n12382.in[0] (.names)                                            1.014    33.940
n12382.out[0] (.names)                                           0.261    34.201
n12391.in[2] (.names)                                            1.014    35.215
n12391.out[0] (.names)                                           0.261    35.476
n2393.in[0] (.names)                                             1.014    36.490
n2393.out[0] (.names)                                            0.261    36.751
n2573.in[0] (.names)                                             1.014    37.765
n2573.out[0] (.names)                                            0.261    38.026
n12350.in[0] (.names)                                            1.014    39.039
n12350.out[0] (.names)                                           0.261    39.300
n12393.in[0] (.names)                                            1.014    40.314
n12393.out[0] (.names)                                           0.261    40.575
n2542.in[0] (.names)                                             1.014    41.589
n2542.out[0] (.names)                                            0.261    41.850
n2933.in[0] (.names)                                             1.014    42.864
n2933.out[0] (.names)                                            0.261    43.125
n12379.in[0] (.names)                                            1.014    44.139
n12379.out[0] (.names)                                           0.261    44.400
n12380.in[0] (.names)                                            1.014    45.413
n12380.out[0] (.names)                                           0.261    45.674
n8287.in[0] (.names)                                             1.014    46.688
n8287.out[0] (.names)                                            0.261    46.949
n12383.in[0] (.names)                                            1.014    47.963
n12383.out[0] (.names)                                           0.261    48.224
n2061.in[0] (.names)                                             1.014    49.238
n2061.out[0] (.names)                                            0.261    49.499
n7823.in[2] (.names)                                             1.014    50.513
n7823.out[0] (.names)                                            0.261    50.774
n7786.in[0] (.names)                                             1.014    51.787
n7786.out[0] (.names)                                            0.261    52.048
n7787.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7787.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 82
Startpoint: n11400.Q[0] (.latch clocked by pclk)
Endpoint  : n12678.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11400.clk[0] (.latch)                                           1.014     1.014
n11400.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11401.in[0] (.names)                                            1.014     2.070
n11401.out[0] (.names)                                           0.261     2.331
n11415.in[1] (.names)                                            1.014     3.344
n11415.out[0] (.names)                                           0.261     3.605
n11436.in[0] (.names)                                            1.014     4.619
n11436.out[0] (.names)                                           0.261     4.880
n11407.in[1] (.names)                                            1.014     5.894
n11407.out[0] (.names)                                           0.261     6.155
n11432.in[0] (.names)                                            1.014     7.169
n11432.out[0] (.names)                                           0.261     7.430
n11433.in[0] (.names)                                            1.014     8.444
n11433.out[0] (.names)                                           0.261     8.705
n11397.in[1] (.names)                                            1.014     9.719
n11397.out[0] (.names)                                           0.261     9.980
n1926.in[1] (.names)                                             1.014    10.993
n1926.out[0] (.names)                                            0.261    11.254
n12276.in[1] (.names)                                            1.014    12.268
n12276.out[0] (.names)                                           0.261    12.529
n12278.in[1] (.names)                                            1.014    13.543
n12278.out[0] (.names)                                           0.261    13.804
n12287.in[0] (.names)                                            1.014    14.818
n12287.out[0] (.names)                                           0.261    15.079
n12290.in[0] (.names)                                            1.014    16.093
n12290.out[0] (.names)                                           0.261    16.354
n12292.in[0] (.names)                                            1.014    17.367
n12292.out[0] (.names)                                           0.261    17.628
n2544.in[0] (.names)                                             1.014    18.642
n2544.out[0] (.names)                                            0.261    18.903
n12684.in[0] (.names)                                            1.014    19.917
n12684.out[0] (.names)                                           0.261    20.178
n12673.in[0] (.names)                                            1.014    21.192
n12673.out[0] (.names)                                           0.261    21.453
n12639.in[0] (.names)                                            1.014    22.467
n12639.out[0] (.names)                                           0.261    22.728
n12640.in[2] (.names)                                            1.014    23.742
n12640.out[0] (.names)                                           0.261    24.003
n12641.in[0] (.names)                                            1.014    25.016
n12641.out[0] (.names)                                           0.261    25.277
n8316.in[1] (.names)                                             1.014    26.291
n8316.out[0] (.names)                                            0.261    26.552
n12642.in[2] (.names)                                            1.014    27.566
n12642.out[0] (.names)                                           0.261    27.827
n12643.in[0] (.names)                                            1.014    28.841
n12643.out[0] (.names)                                           0.261    29.102
n12651.in[0] (.names)                                            1.014    30.116
n12651.out[0] (.names)                                           0.261    30.377
n12652.in[2] (.names)                                            1.014    31.390
n12652.out[0] (.names)                                           0.261    31.651
n12653.in[1] (.names)                                            1.014    32.665
n12653.out[0] (.names)                                           0.261    32.926
n12656.in[1] (.names)                                            1.014    33.940
n12656.out[0] (.names)                                           0.261    34.201
n12659.in[0] (.names)                                            1.014    35.215
n12659.out[0] (.names)                                           0.261    35.476
n12660.in[0] (.names)                                            1.014    36.490
n12660.out[0] (.names)                                           0.261    36.751
n12666.in[0] (.names)                                            1.014    37.765
n12666.out[0] (.names)                                           0.261    38.026
n2270.in[2] (.names)                                             1.014    39.039
n2270.out[0] (.names)                                            0.261    39.300
n12665.in[0] (.names)                                            1.014    40.314
n12665.out[0] (.names)                                           0.261    40.575
n12667.in[1] (.names)                                            1.014    41.589
n12667.out[0] (.names)                                           0.261    41.850
n12668.in[0] (.names)                                            1.014    42.864
n12668.out[0] (.names)                                           0.261    43.125
n12669.in[1] (.names)                                            1.014    44.139
n12669.out[0] (.names)                                           0.261    44.400
n12672.in[1] (.names)                                            1.014    45.413
n12672.out[0] (.names)                                           0.261    45.674
n12674.in[1] (.names)                                            1.014    46.688
n12674.out[0] (.names)                                           0.261    46.949
n12619.in[0] (.names)                                            1.014    47.963
n12619.out[0] (.names)                                           0.261    48.224
n12571.in[0] (.names)                                            1.014    49.238
n12571.out[0] (.names)                                           0.261    49.499
n3492.in[0] (.names)                                             1.014    50.513
n3492.out[0] (.names)                                            0.261    50.774
n12573.in[1] (.names)                                            1.014    51.787
n12573.out[0] (.names)                                           0.261    52.048
n12678.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n12678.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 83
Startpoint: n10243.Q[0] (.latch clocked by pclk)
Endpoint  : n11055.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10243.clk[0] (.latch)                                           1.014     1.014
n10243.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10239.in[0] (.names)                                            1.014     2.070
n10239.out[0] (.names)                                           0.261     2.331
n12081.in[0] (.names)                                            1.014     3.344
n12081.out[0] (.names)                                           0.261     3.605
n12086.in[0] (.names)                                            1.014     4.619
n12086.out[0] (.names)                                           0.261     4.880
n2101.in[0] (.names)                                             1.014     5.894
n2101.out[0] (.names)                                            0.261     6.155
n10940.in[0] (.names)                                            1.014     7.169
n10940.out[0] (.names)                                           0.261     7.430
n10941.in[1] (.names)                                            1.014     8.444
n10941.out[0] (.names)                                           0.261     8.705
n10943.in[0] (.names)                                            1.014     9.719
n10943.out[0] (.names)                                           0.261     9.980
n11252.in[0] (.names)                                            1.014    10.993
n11252.out[0] (.names)                                           0.261    11.254
n11254.in[1] (.names)                                            1.014    12.268
n11254.out[0] (.names)                                           0.261    12.529
n11232.in[1] (.names)                                            1.014    13.543
n11232.out[0] (.names)                                           0.261    13.804
n11234.in[1] (.names)                                            1.014    14.818
n11234.out[0] (.names)                                           0.261    15.079
n11219.in[0] (.names)                                            1.014    16.093
n11219.out[0] (.names)                                           0.261    16.354
n11216.in[1] (.names)                                            1.014    17.367
n11216.out[0] (.names)                                           0.261    17.628
n11210.in[0] (.names)                                            1.014    18.642
n11210.out[0] (.names)                                           0.261    18.903
n11212.in[0] (.names)                                            1.014    19.917
n11212.out[0] (.names)                                           0.261    20.178
n11221.in[0] (.names)                                            1.014    21.192
n11221.out[0] (.names)                                           0.261    21.453
n11222.in[0] (.names)                                            1.014    22.467
n11222.out[0] (.names)                                           0.261    22.728
n11259.in[1] (.names)                                            1.014    23.742
n11259.out[0] (.names)                                           0.261    24.003
n11260.in[0] (.names)                                            1.014    25.016
n11260.out[0] (.names)                                           0.261    25.277
n11261.in[0] (.names)                                            1.014    26.291
n11261.out[0] (.names)                                           0.261    26.552
n11263.in[0] (.names)                                            1.014    27.566
n11263.out[0] (.names)                                           0.261    27.827
n11264.in[0] (.names)                                            1.014    28.841
n11264.out[0] (.names)                                           0.261    29.102
n11266.in[0] (.names)                                            1.014    30.116
n11266.out[0] (.names)                                           0.261    30.377
n11267.in[0] (.names)                                            1.014    31.390
n11267.out[0] (.names)                                           0.261    31.651
n11272.in[1] (.names)                                            1.014    32.665
n11272.out[0] (.names)                                           0.261    32.926
n11273.in[0] (.names)                                            1.014    33.940
n11273.out[0] (.names)                                           0.261    34.201
n11276.in[0] (.names)                                            1.014    35.215
n11276.out[0] (.names)                                           0.261    35.476
n11285.in[2] (.names)                                            1.014    36.490
n11285.out[0] (.names)                                           0.261    36.751
n11279.in[0] (.names)                                            1.014    37.765
n11279.out[0] (.names)                                           0.261    38.026
n11280.in[1] (.names)                                            1.014    39.039
n11280.out[0] (.names)                                           0.261    39.300
n11283.in[3] (.names)                                            1.014    40.314
n11283.out[0] (.names)                                           0.261    40.575
n11106.in[0] (.names)                                            1.014    41.589
n11106.out[0] (.names)                                           0.261    41.850
n11107.in[0] (.names)                                            1.014    42.864
n11107.out[0] (.names)                                           0.261    43.125
n10546.in[0] (.names)                                            1.014    44.139
n10546.out[0] (.names)                                           0.261    44.400
n11108.in[0] (.names)                                            1.014    45.413
n11108.out[0] (.names)                                           0.261    45.674
n11111.in[1] (.names)                                            1.014    46.688
n11111.out[0] (.names)                                           0.261    46.949
n11048.in[0] (.names)                                            1.014    47.963
n11048.out[0] (.names)                                           0.261    48.224
n11049.in[1] (.names)                                            1.014    49.238
n11049.out[0] (.names)                                           0.261    49.499
n8376.in[1] (.names)                                             1.014    50.513
n8376.out[0] (.names)                                            0.261    50.774
n11053.in[1] (.names)                                            1.014    51.787
n11053.out[0] (.names)                                           0.261    52.048
n11055.D[0] (.latch)                                             1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11055.clk[0] (.latch)                                           1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 84
Startpoint: n55.inpad[0] (.input clocked by pclk)
Endpoint  : out:n2662.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n55.inpad[0] (.input)                                            0.000     0.000
n6149.in[0] (.names)                                             1.014     1.014
n6149.out[0] (.names)                                            0.261     1.275
n6151.in[0] (.names)                                             1.014     2.289
n6151.out[0] (.names)                                            0.261     2.550
n2647.in[1] (.names)                                             1.014     3.563
n2647.out[0] (.names)                                            0.261     3.824
n6101.in[2] (.names)                                             1.014     4.838
n6101.out[0] (.names)                                            0.261     5.099
n6069.in[0] (.names)                                             1.014     6.113
n6069.out[0] (.names)                                            0.261     6.374
n6102.in[0] (.names)                                             1.014     7.388
n6102.out[0] (.names)                                            0.261     7.649
n6105.in[3] (.names)                                             1.014     8.663
n6105.out[0] (.names)                                            0.261     8.924
n6113.in[1] (.names)                                             1.014     9.938
n6113.out[0] (.names)                                            0.261    10.199
n5986.in[1] (.names)                                             1.014    11.212
n5986.out[0] (.names)                                            0.261    11.473
n5987.in[2] (.names)                                             1.014    12.487
n5987.out[0] (.names)                                            0.261    12.748
n5992.in[3] (.names)                                             1.014    13.762
n5992.out[0] (.names)                                            0.261    14.023
n6621.in[2] (.names)                                             1.014    15.037
n6621.out[0] (.names)                                            0.261    15.298
n3972.in[0] (.names)                                             1.014    16.312
n3972.out[0] (.names)                                            0.261    16.573
n6607.in[0] (.names)                                             1.014    17.586
n6607.out[0] (.names)                                            0.261    17.847
n6608.in[1] (.names)                                             1.014    18.861
n6608.out[0] (.names)                                            0.261    19.122
n5484.in[0] (.names)                                             1.014    20.136
n5484.out[0] (.names)                                            0.261    20.397
n2310.in[0] (.names)                                             1.014    21.411
n2310.out[0] (.names)                                            0.261    21.672
n6612.in[0] (.names)                                             1.014    22.686
n6612.out[0] (.names)                                            0.261    22.947
n6613.in[0] (.names)                                             1.014    23.961
n6613.out[0] (.names)                                            0.261    24.222
n6567.in[1] (.names)                                             1.014    25.235
n6567.out[0] (.names)                                            0.261    25.496
n6236.in[0] (.names)                                             1.014    26.510
n6236.out[0] (.names)                                            0.261    26.771
n6568.in[1] (.names)                                             1.014    27.785
n6568.out[0] (.names)                                            0.261    28.046
n6571.in[2] (.names)                                             1.014    29.060
n6571.out[0] (.names)                                            0.261    29.321
n5555.in[0] (.names)                                             1.014    30.335
n5555.out[0] (.names)                                            0.261    30.596
n6516.in[0] (.names)                                             1.014    31.609
n6516.out[0] (.names)                                            0.261    31.870
n6517.in[0] (.names)                                             1.014    32.884
n6517.out[0] (.names)                                            0.261    33.145
n6525.in[0] (.names)                                             1.014    34.159
n6525.out[0] (.names)                                            0.261    34.420
n6528.in[1] (.names)                                             1.014    35.434
n6528.out[0] (.names)                                            0.261    35.695
n6530.in[1] (.names)                                             1.014    36.709
n6530.out[0] (.names)                                            0.261    36.970
n6532.in[1] (.names)                                             1.014    37.984
n6532.out[0] (.names)                                            0.261    38.245
n6533.in[0] (.names)                                             1.014    39.258
n6533.out[0] (.names)                                            0.261    39.519
n6535.in[0] (.names)                                             1.014    40.533
n6535.out[0] (.names)                                            0.261    40.794
n2972.in[1] (.names)                                             1.014    41.808
n2972.out[0] (.names)                                            0.261    42.069
n6388.in[0] (.names)                                             1.014    43.083
n6388.out[0] (.names)                                            0.261    43.344
n6270.in[1] (.names)                                             1.014    44.358
n6270.out[0] (.names)                                            0.261    44.619
n6271.in[1] (.names)                                             1.014    45.632
n6271.out[0] (.names)                                            0.261    45.893
n6273.in[0] (.names)                                             1.014    46.907
n6273.out[0] (.names)                                            0.261    47.168
n4667.in[1] (.names)                                             1.014    48.182
n4667.out[0] (.names)                                            0.261    48.443
n5582.in[1] (.names)                                             1.014    49.457
n5582.out[0] (.names)                                            0.261    49.718
n2662.in[0] (.names)                                             1.014    50.732
n2662.out[0] (.names)                                            0.261    50.993
out:n2662.outpad[0] (.output)                                    1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.006


#Path 85
Startpoint: n10243.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2679.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n10243.clk[0] (.latch)                                           1.014     1.014
n10243.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n10239.in[0] (.names)                                            1.014     2.070
n10239.out[0] (.names)                                           0.261     2.331
n12081.in[0] (.names)                                            1.014     3.344
n12081.out[0] (.names)                                           0.261     3.605
n12086.in[0] (.names)                                            1.014     4.619
n12086.out[0] (.names)                                           0.261     4.880
n2101.in[0] (.names)                                             1.014     5.894
n2101.out[0] (.names)                                            0.261     6.155
n10940.in[0] (.names)                                            1.014     7.169
n10940.out[0] (.names)                                           0.261     7.430
n10941.in[1] (.names)                                            1.014     8.444
n10941.out[0] (.names)                                           0.261     8.705
n10943.in[0] (.names)                                            1.014     9.719
n10943.out[0] (.names)                                           0.261     9.980
n11252.in[0] (.names)                                            1.014    10.993
n11252.out[0] (.names)                                           0.261    11.254
n11254.in[1] (.names)                                            1.014    12.268
n11254.out[0] (.names)                                           0.261    12.529
n11232.in[1] (.names)                                            1.014    13.543
n11232.out[0] (.names)                                           0.261    13.804
n11234.in[1] (.names)                                            1.014    14.818
n11234.out[0] (.names)                                           0.261    15.079
n11219.in[0] (.names)                                            1.014    16.093
n11219.out[0] (.names)                                           0.261    16.354
n11216.in[1] (.names)                                            1.014    17.367
n11216.out[0] (.names)                                           0.261    17.628
n11210.in[0] (.names)                                            1.014    18.642
n11210.out[0] (.names)                                           0.261    18.903
n11212.in[0] (.names)                                            1.014    19.917
n11212.out[0] (.names)                                           0.261    20.178
n11221.in[0] (.names)                                            1.014    21.192
n11221.out[0] (.names)                                           0.261    21.453
n11222.in[0] (.names)                                            1.014    22.467
n11222.out[0] (.names)                                           0.261    22.728
n11259.in[1] (.names)                                            1.014    23.742
n11259.out[0] (.names)                                           0.261    24.003
n11260.in[0] (.names)                                            1.014    25.016
n11260.out[0] (.names)                                           0.261    25.277
n11261.in[0] (.names)                                            1.014    26.291
n11261.out[0] (.names)                                           0.261    26.552
n11263.in[0] (.names)                                            1.014    27.566
n11263.out[0] (.names)                                           0.261    27.827
n11264.in[0] (.names)                                            1.014    28.841
n11264.out[0] (.names)                                           0.261    29.102
n11266.in[0] (.names)                                            1.014    30.116
n11266.out[0] (.names)                                           0.261    30.377
n11267.in[0] (.names)                                            1.014    31.390
n11267.out[0] (.names)                                           0.261    31.651
n11272.in[1] (.names)                                            1.014    32.665
n11272.out[0] (.names)                                           0.261    32.926
n11273.in[0] (.names)                                            1.014    33.940
n11273.out[0] (.names)                                           0.261    34.201
n11276.in[0] (.names)                                            1.014    35.215
n11276.out[0] (.names)                                           0.261    35.476
n11285.in[2] (.names)                                            1.014    36.490
n11285.out[0] (.names)                                           0.261    36.751
n11279.in[0] (.names)                                            1.014    37.765
n11279.out[0] (.names)                                           0.261    38.026
n11280.in[1] (.names)                                            1.014    39.039
n11280.out[0] (.names)                                           0.261    39.300
n11283.in[3] (.names)                                            1.014    40.314
n11283.out[0] (.names)                                           0.261    40.575
n11135.in[1] (.names)                                            1.014    41.589
n11135.out[0] (.names)                                           0.261    41.850
n10687.in[1] (.names)                                            1.014    42.864
n10687.out[0] (.names)                                           0.261    43.125
n10688.in[1] (.names)                                            1.014    44.139
n10688.out[0] (.names)                                           0.261    44.400
n10689.in[0] (.names)                                            1.014    45.413
n10689.out[0] (.names)                                           0.261    45.674
n10690.in[0] (.names)                                            1.014    46.688
n10690.out[0] (.names)                                           0.261    46.949
n2881.in[1] (.names)                                             1.014    47.963
n2881.out[0] (.names)                                            0.261    48.224
n10692.in[1] (.names)                                            1.014    49.238
n10692.out[0] (.names)                                           0.261    49.499
n2679.in[1] (.names)                                             1.014    50.513
n2679.out[0] (.names)                                            0.261    50.774
out:n2679.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 86
Startpoint: n11400.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2332.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11400.clk[0] (.latch)                                           1.014     1.014
n11400.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11401.in[0] (.names)                                            1.014     2.070
n11401.out[0] (.names)                                           0.261     2.331
n11415.in[1] (.names)                                            1.014     3.344
n11415.out[0] (.names)                                           0.261     3.605
n11436.in[0] (.names)                                            1.014     4.619
n11436.out[0] (.names)                                           0.261     4.880
n11407.in[1] (.names)                                            1.014     5.894
n11407.out[0] (.names)                                           0.261     6.155
n11432.in[0] (.names)                                            1.014     7.169
n11432.out[0] (.names)                                           0.261     7.430
n11433.in[0] (.names)                                            1.014     8.444
n11433.out[0] (.names)                                           0.261     8.705
n11397.in[1] (.names)                                            1.014     9.719
n11397.out[0] (.names)                                           0.261     9.980
n1926.in[1] (.names)                                             1.014    10.993
n1926.out[0] (.names)                                            0.261    11.254
n12276.in[1] (.names)                                            1.014    12.268
n12276.out[0] (.names)                                           0.261    12.529
n12278.in[1] (.names)                                            1.014    13.543
n12278.out[0] (.names)                                           0.261    13.804
n12287.in[0] (.names)                                            1.014    14.818
n12287.out[0] (.names)                                           0.261    15.079
n12290.in[0] (.names)                                            1.014    16.093
n12290.out[0] (.names)                                           0.261    16.354
n12292.in[0] (.names)                                            1.014    17.367
n12292.out[0] (.names)                                           0.261    17.628
n2544.in[0] (.names)                                             1.014    18.642
n2544.out[0] (.names)                                            0.261    18.903
n12684.in[0] (.names)                                            1.014    19.917
n12684.out[0] (.names)                                           0.261    20.178
n12673.in[0] (.names)                                            1.014    21.192
n12673.out[0] (.names)                                           0.261    21.453
n12639.in[0] (.names)                                            1.014    22.467
n12639.out[0] (.names)                                           0.261    22.728
n12640.in[2] (.names)                                            1.014    23.742
n12640.out[0] (.names)                                           0.261    24.003
n12641.in[0] (.names)                                            1.014    25.016
n12641.out[0] (.names)                                           0.261    25.277
n8316.in[1] (.names)                                             1.014    26.291
n8316.out[0] (.names)                                            0.261    26.552
n12642.in[2] (.names)                                            1.014    27.566
n12642.out[0] (.names)                                           0.261    27.827
n12643.in[0] (.names)                                            1.014    28.841
n12643.out[0] (.names)                                           0.261    29.102
n12651.in[0] (.names)                                            1.014    30.116
n12651.out[0] (.names)                                           0.261    30.377
n12652.in[2] (.names)                                            1.014    31.390
n12652.out[0] (.names)                                           0.261    31.651
n12653.in[1] (.names)                                            1.014    32.665
n12653.out[0] (.names)                                           0.261    32.926
n12656.in[1] (.names)                                            1.014    33.940
n12656.out[0] (.names)                                           0.261    34.201
n12659.in[0] (.names)                                            1.014    35.215
n12659.out[0] (.names)                                           0.261    35.476
n12660.in[0] (.names)                                            1.014    36.490
n12660.out[0] (.names)                                           0.261    36.751
n12666.in[0] (.names)                                            1.014    37.765
n12666.out[0] (.names)                                           0.261    38.026
n2270.in[2] (.names)                                             1.014    39.039
n2270.out[0] (.names)                                            0.261    39.300
n12665.in[0] (.names)                                            1.014    40.314
n12665.out[0] (.names)                                           0.261    40.575
n12667.in[1] (.names)                                            1.014    41.589
n12667.out[0] (.names)                                           0.261    41.850
n12668.in[0] (.names)                                            1.014    42.864
n12668.out[0] (.names)                                           0.261    43.125
n12669.in[1] (.names)                                            1.014    44.139
n12669.out[0] (.names)                                           0.261    44.400
n12672.in[1] (.names)                                            1.014    45.413
n12672.out[0] (.names)                                           0.261    45.674
n12674.in[1] (.names)                                            1.014    46.688
n12674.out[0] (.names)                                           0.261    46.949
n12619.in[0] (.names)                                            1.014    47.963
n12619.out[0] (.names)                                           0.261    48.224
n12571.in[0] (.names)                                            1.014    49.238
n12571.out[0] (.names)                                           0.261    49.499
n2332.in[0] (.names)                                             1.014    50.513
n2332.out[0] (.names)                                            0.261    50.774
out:n2332.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 87
Startpoint: n11400.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2265.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n11400.clk[0] (.latch)                                           1.014     1.014
n11400.Q[0] (.latch) [clock-to-output]                           0.042     1.056
n11401.in[0] (.names)                                            1.014     2.070
n11401.out[0] (.names)                                           0.261     2.331
n11415.in[1] (.names)                                            1.014     3.344
n11415.out[0] (.names)                                           0.261     3.605
n11436.in[0] (.names)                                            1.014     4.619
n11436.out[0] (.names)                                           0.261     4.880
n11407.in[1] (.names)                                            1.014     5.894
n11407.out[0] (.names)                                           0.261     6.155
n11432.in[0] (.names)                                            1.014     7.169
n11432.out[0] (.names)                                           0.261     7.430
n11433.in[0] (.names)                                            1.014     8.444
n11433.out[0] (.names)                                           0.261     8.705
n11397.in[1] (.names)                                            1.014     9.719
n11397.out[0] (.names)                                           0.261     9.980
n1926.in[1] (.names)                                             1.014    10.993
n1926.out[0] (.names)                                            0.261    11.254
n12276.in[1] (.names)                                            1.014    12.268
n12276.out[0] (.names)                                           0.261    12.529
n12278.in[1] (.names)                                            1.014    13.543
n12278.out[0] (.names)                                           0.261    13.804
n12287.in[0] (.names)                                            1.014    14.818
n12287.out[0] (.names)                                           0.261    15.079
n12290.in[0] (.names)                                            1.014    16.093
n12290.out[0] (.names)                                           0.261    16.354
n12292.in[0] (.names)                                            1.014    17.367
n12292.out[0] (.names)                                           0.261    17.628
n2544.in[0] (.names)                                             1.014    18.642
n2544.out[0] (.names)                                            0.261    18.903
n12684.in[0] (.names)                                            1.014    19.917
n12684.out[0] (.names)                                           0.261    20.178
n12673.in[0] (.names)                                            1.014    21.192
n12673.out[0] (.names)                                           0.261    21.453
n12639.in[0] (.names)                                            1.014    22.467
n12639.out[0] (.names)                                           0.261    22.728
n12640.in[2] (.names)                                            1.014    23.742
n12640.out[0] (.names)                                           0.261    24.003
n12641.in[0] (.names)                                            1.014    25.016
n12641.out[0] (.names)                                           0.261    25.277
n8316.in[1] (.names)                                             1.014    26.291
n8316.out[0] (.names)                                            0.261    26.552
n12642.in[2] (.names)                                            1.014    27.566
n12642.out[0] (.names)                                           0.261    27.827
n12643.in[0] (.names)                                            1.014    28.841
n12643.out[0] (.names)                                           0.261    29.102
n12651.in[0] (.names)                                            1.014    30.116
n12651.out[0] (.names)                                           0.261    30.377
n12652.in[2] (.names)                                            1.014    31.390
n12652.out[0] (.names)                                           0.261    31.651
n12653.in[1] (.names)                                            1.014    32.665
n12653.out[0] (.names)                                           0.261    32.926
n12656.in[1] (.names)                                            1.014    33.940
n12656.out[0] (.names)                                           0.261    34.201
n12659.in[0] (.names)                                            1.014    35.215
n12659.out[0] (.names)                                           0.261    35.476
n12660.in[0] (.names)                                            1.014    36.490
n12660.out[0] (.names)                                           0.261    36.751
n12666.in[0] (.names)                                            1.014    37.765
n12666.out[0] (.names)                                           0.261    38.026
n2270.in[2] (.names)                                             1.014    39.039
n2270.out[0] (.names)                                            0.261    39.300
n12665.in[0] (.names)                                            1.014    40.314
n12665.out[0] (.names)                                           0.261    40.575
n12667.in[1] (.names)                                            1.014    41.589
n12667.out[0] (.names)                                           0.261    41.850
n12670.in[3] (.names)                                            1.014    42.864
n12670.out[0] (.names)                                           0.261    43.125
n8298.in[1] (.names)                                             1.014    44.139
n8298.out[0] (.names)                                            0.261    44.400
n12451.in[0] (.names)                                            1.014    45.413
n12451.out[0] (.names)                                           0.261    45.674
n12471.in[1] (.names)                                            1.014    46.688
n12471.out[0] (.names)                                           0.261    46.949
n12476.in[1] (.names)                                            1.014    47.963
n12476.out[0] (.names)                                           0.261    48.224
n12429.in[0] (.names)                                            1.014    49.238
n12429.out[0] (.names)                                           0.261    49.499
n2265.in[1] (.names)                                             1.014    50.513
n2265.out[0] (.names)                                            0.261    50.774
out:n2265.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 88
Startpoint: n9049.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2654.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9049.clk[0] (.latch)                                            1.014     1.014
n9049.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7057.in[1] (.names)                                             1.014     2.070
n7057.out[0] (.names)                                            0.261     2.331
n9710.in[0] (.names)                                             1.014     3.344
n9710.out[0] (.names)                                            0.261     3.605
n2306.in[0] (.names)                                             1.014     4.619
n2306.out[0] (.names)                                            0.261     4.880
n4408.in[0] (.names)                                             1.014     5.894
n4408.out[0] (.names)                                            0.261     6.155
n8665.in[0] (.names)                                             1.014     7.169
n8665.out[0] (.names)                                            0.261     7.430
n8666.in[0] (.names)                                             1.014     8.444
n8666.out[0] (.names)                                            0.261     8.705
n8668.in[1] (.names)                                             1.014     9.719
n8668.out[0] (.names)                                            0.261     9.980
n8669.in[0] (.names)                                             1.014    10.993
n8669.out[0] (.names)                                            0.261    11.254
n8670.in[0] (.names)                                             1.014    12.268
n8670.out[0] (.names)                                            0.261    12.529
n8700.in[1] (.names)                                             1.014    13.543
n8700.out[0] (.names)                                            0.261    13.804
n8701.in[1] (.names)                                             1.014    14.818
n8701.out[0] (.names)                                            0.261    15.079
n8683.in[0] (.names)                                             1.014    16.093
n8683.out[0] (.names)                                            0.261    16.354
n8687.in[0] (.names)                                             1.014    17.367
n8687.out[0] (.names)                                            0.261    17.628
n8688.in[0] (.names)                                             1.014    18.642
n8688.out[0] (.names)                                            0.261    18.903
n8689.in[2] (.names)                                             1.014    19.917
n8689.out[0] (.names)                                            0.261    20.178
n8682.in[1] (.names)                                             1.014    21.192
n8682.out[0] (.names)                                            0.261    21.453
n8686.in[0] (.names)                                             1.014    22.467
n8686.out[0] (.names)                                            0.261    22.728
n2156.in[1] (.names)                                             1.014    23.742
n2156.out[0] (.names)                                            0.261    24.003
n8690.in[0] (.names)                                             1.014    25.016
n8690.out[0] (.names)                                            0.261    25.277
n8691.in[0] (.names)                                             1.014    26.291
n8691.out[0] (.names)                                            0.261    26.552
n8692.in[0] (.names)                                             1.014    27.566
n8692.out[0] (.names)                                            0.261    27.827
n9167.in[2] (.names)                                             1.014    28.841
n9167.out[0] (.names)                                            0.261    29.102
n9168.in[0] (.names)                                             1.014    30.116
n9168.out[0] (.names)                                            0.261    30.377
n9169.in[1] (.names)                                             1.014    31.390
n9169.out[0] (.names)                                            0.261    31.651
n2804.in[0] (.names)                                             1.014    32.665
n2804.out[0] (.names)                                            0.261    32.926
n8859.in[1] (.names)                                             1.014    33.940
n8859.out[0] (.names)                                            0.261    34.201
n8893.in[0] (.names)                                             1.014    35.215
n8893.out[0] (.names)                                            0.261    35.476
n8759.in[0] (.names)                                             1.014    36.490
n8759.out[0] (.names)                                            0.261    36.751
n8760.in[1] (.names)                                             1.014    37.765
n8760.out[0] (.names)                                            0.261    38.026
n8761.in[0] (.names)                                             1.014    39.039
n8761.out[0] (.names)                                            0.261    39.300
n8762.in[0] (.names)                                             1.014    40.314
n8762.out[0] (.names)                                            0.261    40.575
n8764.in[1] (.names)                                             1.014    41.589
n8764.out[0] (.names)                                            0.261    41.850
n8751.in[0] (.names)                                             1.014    42.864
n8751.out[0] (.names)                                            0.261    43.125
n8752.in[2] (.names)                                             1.014    44.139
n8752.out[0] (.names)                                            0.261    44.400
n8754.in[1] (.names)                                             1.014    45.413
n8754.out[0] (.names)                                            0.261    45.674
n8755.in[1] (.names)                                             1.014    46.688
n8755.out[0] (.names)                                            0.261    46.949
n8770.in[0] (.names)                                             1.014    47.963
n8770.out[0] (.names)                                            0.261    48.224
n8773.in[0] (.names)                                             1.014    49.238
n8773.out[0] (.names)                                            0.261    49.499
n2654.in[1] (.names)                                             1.014    50.513
n2654.out[0] (.names)                                            0.261    50.774
out:n2654.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 89
Startpoint: n2849.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2701.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2849.clk[0] (.latch)                                            1.014     1.014
n2849.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9424.in[0] (.names)                                             1.014     2.070
n9424.out[0] (.names)                                            0.261     2.331
n9426.in[0] (.names)                                             1.014     3.344
n9426.out[0] (.names)                                            0.261     3.605
n9427.in[0] (.names)                                             1.014     4.619
n9427.out[0] (.names)                                            0.261     4.880
n9428.in[0] (.names)                                             1.014     5.894
n9428.out[0] (.names)                                            0.261     6.155
n9429.in[0] (.names)                                             1.014     7.169
n9429.out[0] (.names)                                            0.261     7.430
n9421.in[2] (.names)                                             1.014     8.444
n9421.out[0] (.names)                                            0.261     8.705
n9436.in[0] (.names)                                             1.014     9.719
n9436.out[0] (.names)                                            0.261     9.980
n9437.in[0] (.names)                                             1.014    10.993
n9437.out[0] (.names)                                            0.261    11.254
n9422.in[0] (.names)                                             1.014    12.268
n9422.out[0] (.names)                                            0.261    12.529
n9458.in[3] (.names)                                             1.014    13.543
n9458.out[0] (.names)                                            0.261    13.804
n9459.in[0] (.names)                                             1.014    14.818
n9459.out[0] (.names)                                            0.261    15.079
n9460.in[0] (.names)                                             1.014    16.093
n9460.out[0] (.names)                                            0.261    16.354
n9461.in[1] (.names)                                             1.014    17.367
n9461.out[0] (.names)                                            0.261    17.628
n9483.in[0] (.names)                                             1.014    18.642
n9483.out[0] (.names)                                            0.261    18.903
n9494.in[0] (.names)                                             1.014    19.917
n9494.out[0] (.names)                                            0.261    20.178
n9495.in[0] (.names)                                             1.014    21.192
n9495.out[0] (.names)                                            0.261    21.453
n9496.in[0] (.names)                                             1.014    22.467
n9496.out[0] (.names)                                            0.261    22.728
n9538.in[3] (.names)                                             1.014    23.742
n9538.out[0] (.names)                                            0.261    24.003
n9553.in[0] (.names)                                             1.014    25.016
n9553.out[0] (.names)                                            0.261    25.277
n9554.in[0] (.names)                                             1.014    26.291
n9554.out[0] (.names)                                            0.261    26.552
n2389.in[1] (.names)                                             1.014    27.566
n2389.out[0] (.names)                                            0.261    27.827
n7448.in[0] (.names)                                             1.014    28.841
n7448.out[0] (.names)                                            0.261    29.102
n7449.in[3] (.names)                                             1.014    30.116
n7449.out[0] (.names)                                            0.261    30.377
n7450.in[0] (.names)                                             1.014    31.390
n7450.out[0] (.names)                                            0.261    31.651
n7453.in[2] (.names)                                             1.014    32.665
n7453.out[0] (.names)                                            0.261    32.926
n7416.in[1] (.names)                                             1.014    33.940
n7416.out[0] (.names)                                            0.261    34.201
n7418.in[0] (.names)                                             1.014    35.215
n7418.out[0] (.names)                                            0.261    35.476
n7420.in[0] (.names)                                             1.014    36.490
n7420.out[0] (.names)                                            0.261    36.751
n7432.in[0] (.names)                                             1.014    37.765
n7432.out[0] (.names)                                            0.261    38.026
n7433.in[0] (.names)                                             1.014    39.039
n7433.out[0] (.names)                                            0.261    39.300
n7445.in[1] (.names)                                             1.014    40.314
n7445.out[0] (.names)                                            0.261    40.575
n7446.in[0] (.names)                                             1.014    41.589
n7446.out[0] (.names)                                            0.261    41.850
n7451.in[1] (.names)                                             1.014    42.864
n7451.out[0] (.names)                                            0.261    43.125
n5447.in[1] (.names)                                             1.014    44.139
n5447.out[0] (.names)                                            0.261    44.400
n7455.in[0] (.names)                                             1.014    45.413
n7455.out[0] (.names)                                            0.261    45.674
n7456.in[0] (.names)                                             1.014    46.688
n7456.out[0] (.names)                                            0.261    46.949
n7471.in[1] (.names)                                             1.014    47.963
n7471.out[0] (.names)                                            0.261    48.224
n5404.in[0] (.names)                                             1.014    49.238
n5404.out[0] (.names)                                            0.261    49.499
n2701.in[1] (.names)                                             1.014    50.513
n2701.out[0] (.names)                                            0.261    50.774
out:n2701.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 90
Startpoint: n2429.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2311.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2429.clk[0] (.latch)                                            1.014     1.014
n2429.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n11641.in[0] (.names)                                            1.014     2.070
n11641.out[0] (.names)                                           0.261     2.331
n11696.in[0] (.names)                                            1.014     3.344
n11696.out[0] (.names)                                           0.261     3.605
n11880.in[1] (.names)                                            1.014     4.619
n11880.out[0] (.names)                                           0.261     4.880
n11910.in[1] (.names)                                            1.014     5.894
n11910.out[0] (.names)                                           0.261     6.155
n11679.in[0] (.names)                                            1.014     7.169
n11679.out[0] (.names)                                           0.261     7.430
n11680.in[1] (.names)                                            1.014     8.444
n11680.out[0] (.names)                                           0.261     8.705
n11681.in[1] (.names)                                            1.014     9.719
n11681.out[0] (.names)                                           0.261     9.980
n11684.in[1] (.names)                                            1.014    10.993
n11684.out[0] (.names)                                           0.261    11.254
n11873.in[0] (.names)                                            1.014    12.268
n11873.out[0] (.names)                                           0.261    12.529
n11884.in[1] (.names)                                            1.014    13.543
n11884.out[0] (.names)                                           0.261    13.804
n11488.in[0] (.names)                                            1.014    14.818
n11488.out[0] (.names)                                           0.261    15.079
n11851.in[0] (.names)                                            1.014    16.093
n11851.out[0] (.names)                                           0.261    16.354
n11912.in[3] (.names)                                            1.014    17.367
n11912.out[0] (.names)                                           0.261    17.628
n11828.in[0] (.names)                                            1.014    18.642
n11828.out[0] (.names)                                           0.261    18.903
n11829.in[1] (.names)                                            1.014    19.917
n11829.out[0] (.names)                                           0.261    20.178
n11830.in[0] (.names)                                            1.014    21.192
n11830.out[0] (.names)                                           0.261    21.453
n11832.in[0] (.names)                                            1.014    22.467
n11832.out[0] (.names)                                           0.261    22.728
n11837.in[0] (.names)                                            1.014    23.742
n11837.out[0] (.names)                                           0.261    24.003
n11833.in[0] (.names)                                            1.014    25.016
n11833.out[0] (.names)                                           0.261    25.277
n11498.in[2] (.names)                                            1.014    26.291
n11498.out[0] (.names)                                           0.261    26.552
n11301.in[0] (.names)                                            1.014    27.566
n11301.out[0] (.names)                                           0.261    27.827
n11840.in[0] (.names)                                            1.014    28.841
n11840.out[0] (.names)                                           0.261    29.102
n11854.in[1] (.names)                                            1.014    30.116
n11854.out[0] (.names)                                           0.261    30.377
n11855.in[1] (.names)                                            1.014    31.390
n11855.out[0] (.names)                                           0.261    31.651
n11856.in[2] (.names)                                            1.014    32.665
n11856.out[0] (.names)                                           0.261    32.926
n11900.in[1] (.names)                                            1.014    33.940
n11900.out[0] (.names)                                           0.261    34.201
n2058.in[0] (.names)                                             1.014    35.215
n2058.out[0] (.names)                                            0.261    35.476
n11902.in[0] (.names)                                            1.014    36.490
n11902.out[0] (.names)                                           0.261    36.751
n8326.in[1] (.names)                                             1.014    37.765
n8326.out[0] (.names)                                            0.261    38.026
n12006.in[1] (.names)                                            1.014    39.039
n12006.out[0] (.names)                                           0.261    39.300
n12059.in[0] (.names)                                            1.014    40.314
n12059.out[0] (.names)                                           0.261    40.575
n8336.in[1] (.names)                                             1.014    41.589
n8336.out[0] (.names)                                            0.261    41.850
n12067.in[0] (.names)                                            1.014    42.864
n12067.out[0] (.names)                                           0.261    43.125
n12061.in[3] (.names)                                            1.014    44.139
n12061.out[0] (.names)                                           0.261    44.400
n12062.in[2] (.names)                                            1.014    45.413
n12062.out[0] (.names)                                           0.261    45.674
n11988.in[1] (.names)                                            1.014    46.688
n11988.out[0] (.names)                                           0.261    46.949
n2277.in[0] (.names)                                             1.014    47.963
n2277.out[0] (.names)                                            0.261    48.224
n12211.in[0] (.names)                                            1.014    49.238
n12211.out[0] (.names)                                           0.261    49.499
n2311.in[1] (.names)                                             1.014    50.513
n2311.out[0] (.names)                                            0.261    50.774
out:n2311.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 91
Startpoint: n2747.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2698.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2747.clk[0] (.latch)                                            1.014     1.014
n2747.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10455.in[0] (.names)                                            1.014     2.070
n10455.out[0] (.names)                                           0.261     2.331
n10456.in[0] (.names)                                            1.014     3.344
n10456.out[0] (.names)                                           0.261     3.605
n10457.in[0] (.names)                                            1.014     4.619
n10457.out[0] (.names)                                           0.261     4.880
n10458.in[0] (.names)                                            1.014     5.894
n10458.out[0] (.names)                                           0.261     6.155
n10461.in[1] (.names)                                            1.014     7.169
n10461.out[0] (.names)                                           0.261     7.430
n10443.in[0] (.names)                                            1.014     8.444
n10443.out[0] (.names)                                           0.261     8.705
n11506.in[3] (.names)                                            1.014     9.719
n11506.out[0] (.names)                                           0.261     9.980
n11508.in[1] (.names)                                            1.014    10.993
n11508.out[0] (.names)                                           0.261    11.254
n11496.in[1] (.names)                                            1.014    12.268
n11496.out[0] (.names)                                           0.261    12.529
n11486.in[0] (.names)                                            1.014    13.543
n11486.out[0] (.names)                                           0.261    13.804
n11487.in[0] (.names)                                            1.014    14.818
n11487.out[0] (.names)                                           0.261    15.079
n2537.in[2] (.names)                                             1.014    16.093
n2537.out[0] (.names)                                            0.261    16.354
n11549.in[0] (.names)                                            1.014    17.367
n11549.out[0] (.names)                                           0.261    17.628
n11551.in[1] (.names)                                            1.014    18.642
n11551.out[0] (.names)                                           0.261    18.903
n11340.in[0] (.names)                                            1.014    19.917
n11340.out[0] (.names)                                           0.261    20.178
n11341.in[0] (.names)                                            1.014    21.192
n11341.out[0] (.names)                                           0.261    21.453
n11345.in[3] (.names)                                            1.014    22.467
n11345.out[0] (.names)                                           0.261    22.728
n2242.in[1] (.names)                                             1.014    23.742
n2242.out[0] (.names)                                            0.261    24.003
n11347.in[1] (.names)                                            1.014    25.016
n11347.out[0] (.names)                                           0.261    25.277
n11348.in[1] (.names)                                            1.014    26.291
n11348.out[0] (.names)                                           0.261    26.552
n11313.in[1] (.names)                                            1.014    27.566
n11313.out[0] (.names)                                           0.261    27.827
n11314.in[1] (.names)                                            1.014    28.841
n11314.out[0] (.names)                                           0.261    29.102
n11315.in[0] (.names)                                            1.014    30.116
n11315.out[0] (.names)                                           0.261    30.377
n11334.in[2] (.names)                                            1.014    31.390
n11334.out[0] (.names)                                           0.261    31.651
n11385.in[0] (.names)                                            1.014    32.665
n11385.out[0] (.names)                                           0.261    32.926
n11381.in[0] (.names)                                            1.014    33.940
n11381.out[0] (.names)                                           0.261    34.201
n11353.in[1] (.names)                                            1.014    35.215
n11353.out[0] (.names)                                           0.261    35.476
n11355.in[2] (.names)                                            1.014    36.490
n11355.out[0] (.names)                                           0.261    36.751
n11356.in[0] (.names)                                            1.014    37.765
n11356.out[0] (.names)                                           0.261    38.026
n11357.in[0] (.names)                                            1.014    39.039
n11357.out[0] (.names)                                           0.261    39.300
n2015.in[1] (.names)                                             1.014    40.314
n2015.out[0] (.names)                                            0.261    40.575
n2588.in[0] (.names)                                             1.014    41.589
n2588.out[0] (.names)                                            0.261    41.850
n4548.in[0] (.names)                                             1.014    42.864
n4548.out[0] (.names)                                            0.261    43.125
n4556.in[1] (.names)                                             1.014    44.139
n4556.out[0] (.names)                                            0.261    44.400
n4483.in[1] (.names)                                             1.014    45.413
n4483.out[0] (.names)                                            0.261    45.674
n4553.in[1] (.names)                                             1.014    46.688
n4553.out[0] (.names)                                            0.261    46.949
n4554.in[0] (.names)                                             1.014    47.963
n4554.out[0] (.names)                                            0.261    48.224
n4482.in[1] (.names)                                             1.014    49.238
n4482.out[0] (.names)                                            0.261    49.499
n2698.in[1] (.names)                                             1.014    50.513
n2698.out[0] (.names)                                            0.261    50.774
out:n2698.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 92
Startpoint: n2802.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2609.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2802.clk[0] (.latch)                                            1.014     1.014
n2802.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8878.in[1] (.names)                                             1.014     2.070
n8878.out[0] (.names)                                            0.261     2.331
n8876.in[1] (.names)                                             1.014     3.344
n8876.out[0] (.names)                                            0.261     3.605
n8877.in[0] (.names)                                             1.014     4.619
n8877.out[0] (.names)                                            0.261     4.880
n8881.in[2] (.names)                                             1.014     5.894
n8881.out[0] (.names)                                            0.261     6.155
n8882.in[0] (.names)                                             1.014     7.169
n8882.out[0] (.names)                                            0.261     7.430
n8884.in[0] (.names)                                             1.014     8.444
n8884.out[0] (.names)                                            0.261     8.705
n8886.in[1] (.names)                                             1.014     9.719
n8886.out[0] (.names)                                            0.261     9.980
n8887.in[1] (.names)                                             1.014    10.993
n8887.out[0] (.names)                                            0.261    11.254
n8889.in[1] (.names)                                             1.014    12.268
n8889.out[0] (.names)                                            0.261    12.529
n8890.in[0] (.names)                                             1.014    13.543
n8890.out[0] (.names)                                            0.261    13.804
n9078.in[1] (.names)                                             1.014    14.818
n9078.out[0] (.names)                                            0.261    15.079
n9079.in[0] (.names)                                             1.014    16.093
n9079.out[0] (.names)                                            0.261    16.354
n9083.in[0] (.names)                                             1.014    17.367
n9083.out[0] (.names)                                            0.261    17.628
n9157.in[2] (.names)                                             1.014    18.642
n9157.out[0] (.names)                                            0.261    18.903
n9158.in[1] (.names)                                             1.014    19.917
n9158.out[0] (.names)                                            0.261    20.178
n9160.in[0] (.names)                                             1.014    21.192
n9160.out[0] (.names)                                            0.261    21.453
n9021.in[0] (.names)                                             1.014    22.467
n9021.out[0] (.names)                                            0.261    22.728
n9022.in[2] (.names)                                             1.014    23.742
n9022.out[0] (.names)                                            0.261    24.003
n9024.in[1] (.names)                                             1.014    25.016
n9024.out[0] (.names)                                            0.261    25.277
n9027.in[2] (.names)                                             1.014    26.291
n9027.out[0] (.names)                                            0.261    26.552
n8911.in[0] (.names)                                             1.014    27.566
n8911.out[0] (.names)                                            0.261    27.827
n9038.in[0] (.names)                                             1.014    28.841
n9038.out[0] (.names)                                            0.261    29.102
n8719.in[0] (.names)                                             1.014    30.116
n8719.out[0] (.names)                                            0.261    30.377
n9030.in[0] (.names)                                             1.014    31.390
n9030.out[0] (.names)                                            0.261    31.651
n9031.in[1] (.names)                                             1.014    32.665
n9031.out[0] (.names)                                            0.261    32.926
n9041.in[1] (.names)                                             1.014    33.940
n9041.out[0] (.names)                                            0.261    34.201
n8947.in[0] (.names)                                             1.014    35.215
n8947.out[0] (.names)                                            0.261    35.476
n8948.in[1] (.names)                                             1.014    36.490
n8948.out[0] (.names)                                            0.261    36.751
n8949.in[0] (.names)                                             1.014    37.765
n8949.out[0] (.names)                                            0.261    38.026
n9636.in[0] (.names)                                             1.014    39.039
n9636.out[0] (.names)                                            0.261    39.300
n9639.in[0] (.names)                                             1.014    40.314
n9639.out[0] (.names)                                            0.261    40.575
n9768.in[2] (.names)                                             1.014    41.589
n9768.out[0] (.names)                                            0.261    41.850
n10038.in[0] (.names)                                            1.014    42.864
n10038.out[0] (.names)                                           0.261    43.125
n8340.in[1] (.names)                                             1.014    44.139
n8340.out[0] (.names)                                            0.261    44.400
n10043.in[0] (.names)                                            1.014    45.413
n10043.out[0] (.names)                                           0.261    45.674
n10044.in[3] (.names)                                            1.014    46.688
n10044.out[0] (.names)                                           0.261    46.949
n10020.in[0] (.names)                                            1.014    47.963
n10020.out[0] (.names)                                           0.261    48.224
n8399.in[2] (.names)                                             1.014    49.238
n8399.out[0] (.names)                                            0.261    49.499
n2609.in[1] (.names)                                             1.014    50.513
n2609.out[0] (.names)                                            0.261    50.774
out:n2609.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 93
Startpoint: n4744.Q[0] (.latch clocked by pclk)
Endpoint  : out:n2006.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4744.clk[0] (.latch)                                            1.014     1.014
n4744.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4734.in[0] (.names)                                             1.014     2.070
n4734.out[0] (.names)                                            0.261     2.331
n4735.in[1] (.names)                                             1.014     3.344
n4735.out[0] (.names)                                            0.261     3.605
n4736.in[1] (.names)                                             1.014     4.619
n4736.out[0] (.names)                                            0.261     4.880
n4743.in[0] (.names)                                             1.014     5.894
n4743.out[0] (.names)                                            0.261     6.155
n4739.in[0] (.names)                                             1.014     7.169
n4739.out[0] (.names)                                            0.261     7.430
n4740.in[1] (.names)                                             1.014     8.444
n4740.out[0] (.names)                                            0.261     8.705
n4749.in[0] (.names)                                             1.014     9.719
n4749.out[0] (.names)                                            0.261     9.980
n4750.in[0] (.names)                                             1.014    10.993
n4750.out[0] (.names)                                            0.261    11.254
n4751.in[2] (.names)                                             1.014    12.268
n4751.out[0] (.names)                                            0.261    12.529
n4752.in[1] (.names)                                             1.014    13.543
n4752.out[0] (.names)                                            0.261    13.804
n4741.in[0] (.names)                                             1.014    14.818
n4741.out[0] (.names)                                            0.261    15.079
n2284.in[0] (.names)                                             1.014    16.093
n2284.out[0] (.names)                                            0.261    16.354
n4742.in[0] (.names)                                             1.014    17.367
n4742.out[0] (.names)                                            0.261    17.628
n4755.in[1] (.names)                                             1.014    18.642
n4755.out[0] (.names)                                            0.261    18.903
n4756.in[0] (.names)                                             1.014    19.917
n4756.out[0] (.names)                                            0.261    20.178
n4704.in[2] (.names)                                             1.014    21.192
n4704.out[0] (.names)                                            0.261    21.453
n4760.in[0] (.names)                                             1.014    22.467
n4760.out[0] (.names)                                            0.261    22.728
n4795.in[0] (.names)                                             1.014    23.742
n4795.out[0] (.names)                                            0.261    24.003
n4787.in[0] (.names)                                             1.014    25.016
n4787.out[0] (.names)                                            0.261    25.277
n4799.in[0] (.names)                                             1.014    26.291
n4799.out[0] (.names)                                            0.261    26.552
n4816.in[1] (.names)                                             1.014    27.566
n4816.out[0] (.names)                                            0.261    27.827
n4804.in[1] (.names)                                             1.014    28.841
n4804.out[0] (.names)                                            0.261    29.102
n4789.in[2] (.names)                                             1.014    30.116
n4789.out[0] (.names)                                            0.261    30.377
n4808.in[0] (.names)                                             1.014    31.390
n4808.out[0] (.names)                                            0.261    31.651
n4809.in[0] (.names)                                             1.014    32.665
n4809.out[0] (.names)                                            0.261    32.926
n3042.in[0] (.names)                                             1.014    33.940
n3042.out[0] (.names)                                            0.261    34.201
n5330.in[0] (.names)                                             1.014    35.215
n5330.out[0] (.names)                                            0.261    35.476
n1929.in[1] (.names)                                             1.014    36.490
n1929.out[0] (.names)                                            0.261    36.751
n5201.in[0] (.names)                                             1.014    37.765
n5201.out[0] (.names)                                            0.261    38.026
n5116.in[0] (.names)                                             1.014    39.039
n5116.out[0] (.names)                                            0.261    39.300
n4979.in[1] (.names)                                             1.014    40.314
n4979.out[0] (.names)                                            0.261    40.575
n4725.in[0] (.names)                                             1.014    41.589
n4725.out[0] (.names)                                            0.261    41.850
n2640.in[1] (.names)                                             1.014    42.864
n2640.out[0] (.names)                                            0.261    43.125
n4628.in[2] (.names)                                             1.014    44.139
n4628.out[0] (.names)                                            0.261    44.400
n5314.in[0] (.names)                                             1.014    45.413
n5314.out[0] (.names)                                            0.261    45.674
n5316.in[0] (.names)                                             1.014    46.688
n5316.out[0] (.names)                                            0.261    46.949
n5288.in[1] (.names)                                             1.014    47.963
n5288.out[0] (.names)                                            0.261    48.224
n4656.in[1] (.names)                                             1.014    49.238
n4656.out[0] (.names)                                            0.261    49.499
n2006.in[1] (.names)                                             1.014    50.513
n2006.out[0] (.names)                                            0.261    50.774
out:n2006.outpad[0] (.output)                                    1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.787


#Path 94
Startpoint: n55.inpad[0] (.input clocked by pclk)
Endpoint  : n5568.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n55.inpad[0] (.input)                                            0.000     0.000
n6149.in[0] (.names)                                             1.014     1.014
n6149.out[0] (.names)                                            0.261     1.275
n6151.in[0] (.names)                                             1.014     2.289
n6151.out[0] (.names)                                            0.261     2.550
n2647.in[1] (.names)                                             1.014     3.563
n2647.out[0] (.names)                                            0.261     3.824
n6101.in[2] (.names)                                             1.014     4.838
n6101.out[0] (.names)                                            0.261     5.099
n6069.in[0] (.names)                                             1.014     6.113
n6069.out[0] (.names)                                            0.261     6.374
n6102.in[0] (.names)                                             1.014     7.388
n6102.out[0] (.names)                                            0.261     7.649
n6105.in[3] (.names)                                             1.014     8.663
n6105.out[0] (.names)                                            0.261     8.924
n6113.in[1] (.names)                                             1.014     9.938
n6113.out[0] (.names)                                            0.261    10.199
n5986.in[1] (.names)                                             1.014    11.212
n5986.out[0] (.names)                                            0.261    11.473
n6547.in[1] (.names)                                             1.014    12.487
n6547.out[0] (.names)                                            0.261    12.748
n6549.in[2] (.names)                                             1.014    13.762
n6549.out[0] (.names)                                            0.261    14.023
n6553.in[1] (.names)                                             1.014    15.037
n6553.out[0] (.names)                                            0.261    15.298
n6554.in[1] (.names)                                             1.014    16.312
n6554.out[0] (.names)                                            0.261    16.573
n6477.in[0] (.names)                                             1.014    17.586
n6477.out[0] (.names)                                            0.261    17.847
n6478.in[2] (.names)                                             1.014    18.861
n6478.out[0] (.names)                                            0.261    19.122
n6479.in[0] (.names)                                             1.014    20.136
n6479.out[0] (.names)                                            0.261    20.397
n6486.in[1] (.names)                                             1.014    21.411
n6486.out[0] (.names)                                            0.261    21.672
n6512.in[0] (.names)                                             1.014    22.686
n6512.out[0] (.names)                                            0.261    22.947
n2288.in[1] (.names)                                             1.014    23.961
n2288.out[0] (.names)                                            0.261    24.222
n6513.in[0] (.names)                                             1.014    25.235
n6513.out[0] (.names)                                            0.261    25.496
n6481.in[2] (.names)                                             1.014    26.510
n6481.out[0] (.names)                                            0.261    26.771
n6483.in[0] (.names)                                             1.014    27.785
n6483.out[0] (.names)                                            0.261    28.046
n6484.in[0] (.names)                                             1.014    29.060
n6484.out[0] (.names)                                            0.261    29.321
n6491.in[0] (.names)                                             1.014    30.335
n6491.out[0] (.names)                                            0.261    30.596
n6493.in[1] (.names)                                             1.014    31.609
n6493.out[0] (.names)                                            0.261    31.870
n6494.in[0] (.names)                                             1.014    32.884
n6494.out[0] (.names)                                            0.261    33.145
n6459.in[0] (.names)                                             1.014    34.159
n6459.out[0] (.names)                                            0.261    34.420
n6460.in[2] (.names)                                             1.014    35.434
n6460.out[0] (.names)                                            0.261    35.695
n6369.in[1] (.names)                                             1.014    36.709
n6369.out[0] (.names)                                            0.261    36.970
n6370.in[0] (.names)                                             1.014    37.984
n6370.out[0] (.names)                                            0.261    38.245
n6373.in[0] (.names)                                             1.014    39.258
n6373.out[0] (.names)                                            0.261    39.519
n6386.in[1] (.names)                                             1.014    40.533
n6386.out[0] (.names)                                            0.261    40.794
n6387.in[0] (.names)                                             1.014    41.808
n6387.out[0] (.names)                                            0.261    42.069
n6655.in[1] (.names)                                             1.014    43.083
n6655.out[0] (.names)                                            0.261    43.344
n6651.in[0] (.names)                                             1.014    44.358
n6651.out[0] (.names)                                            0.261    44.619
n5954.in[0] (.names)                                             1.014    45.632
n5954.out[0] (.names)                                            0.261    45.893
n6653.in[1] (.names)                                             1.014    46.907
n6653.out[0] (.names)                                            0.261    47.168
n6288.in[0] (.names)                                             1.014    48.182
n6288.out[0] (.names)                                            0.261    48.443
n5540.in[0] (.names)                                             1.014    49.457
n5540.out[0] (.names)                                            0.261    49.718
n5567.in[0] (.names)                                             1.014    50.732
n5567.out[0] (.names)                                            0.261    50.993
n5568.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5568.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 95
Startpoint: n55.inpad[0] (.input clocked by pclk)
Endpoint  : n5519.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n55.inpad[0] (.input)                                            0.000     0.000
n6149.in[0] (.names)                                             1.014     1.014
n6149.out[0] (.names)                                            0.261     1.275
n6151.in[0] (.names)                                             1.014     2.289
n6151.out[0] (.names)                                            0.261     2.550
n2647.in[1] (.names)                                             1.014     3.563
n2647.out[0] (.names)                                            0.261     3.824
n6101.in[2] (.names)                                             1.014     4.838
n6101.out[0] (.names)                                            0.261     5.099
n6069.in[0] (.names)                                             1.014     6.113
n6069.out[0] (.names)                                            0.261     6.374
n6102.in[0] (.names)                                             1.014     7.388
n6102.out[0] (.names)                                            0.261     7.649
n6105.in[3] (.names)                                             1.014     8.663
n6105.out[0] (.names)                                            0.261     8.924
n6113.in[1] (.names)                                             1.014     9.938
n6113.out[0] (.names)                                            0.261    10.199
n5986.in[1] (.names)                                             1.014    11.212
n5986.out[0] (.names)                                            0.261    11.473
n5987.in[2] (.names)                                             1.014    12.487
n5987.out[0] (.names)                                            0.261    12.748
n5992.in[3] (.names)                                             1.014    13.762
n5992.out[0] (.names)                                            0.261    14.023
n5995.in[0] (.names)                                             1.014    15.037
n5995.out[0] (.names)                                            0.261    15.298
n5996.in[0] (.names)                                             1.014    16.312
n5996.out[0] (.names)                                            0.261    16.573
n6408.in[1] (.names)                                             1.014    17.586
n6408.out[0] (.names)                                            0.261    17.847
n6414.in[1] (.names)                                             1.014    18.861
n6414.out[0] (.names)                                            0.261    19.122
n6377.in[1] (.names)                                             1.014    20.136
n6377.out[0] (.names)                                            0.261    20.397
n6378.in[2] (.names)                                             1.014    21.411
n6378.out[0] (.names)                                            0.261    21.672
n6380.in[3] (.names)                                             1.014    22.686
n6380.out[0] (.names)                                            0.261    22.947
n6381.in[0] (.names)                                             1.014    23.961
n6381.out[0] (.names)                                            0.261    24.222
n5620.in[0] (.names)                                             1.014    25.235
n5620.out[0] (.names)                                            0.261    25.496
n6358.in[0] (.names)                                             1.014    26.510
n6358.out[0] (.names)                                            0.261    26.771
n6382.in[0] (.names)                                             1.014    27.785
n6382.out[0] (.names)                                            0.261    28.046
n6391.in[2] (.names)                                             1.014    29.060
n6391.out[0] (.names)                                            0.261    29.321
n6383.in[0] (.names)                                             1.014    30.335
n6383.out[0] (.names)                                            0.261    30.596
n6361.in[2] (.names)                                             1.014    31.609
n6361.out[0] (.names)                                            0.261    31.870
n6363.in[1] (.names)                                             1.014    32.884
n6363.out[0] (.names)                                            0.261    33.145
n6364.in[1] (.names)                                             1.014    34.159
n6364.out[0] (.names)                                            0.261    34.420
n6365.in[0] (.names)                                             1.014    35.434
n6365.out[0] (.names)                                            0.261    35.695
n6368.in[1] (.names)                                             1.014    36.709
n6368.out[0] (.names)                                            0.261    36.970
n5926.in[1] (.names)                                             1.014    37.984
n5926.out[0] (.names)                                            0.261    38.245
n6371.in[0] (.names)                                             1.014    39.258
n6371.out[0] (.names)                                            0.261    39.519
n2982.in[0] (.names)                                             1.014    40.533
n2982.out[0] (.names)                                            0.261    40.794
n6384.in[0] (.names)                                             1.014    41.808
n6384.out[0] (.names)                                            0.261    42.069
n6385.in[0] (.names)                                             1.014    43.083
n6385.out[0] (.names)                                            0.261    43.344
n6398.in[2] (.names)                                             1.014    44.358
n6398.out[0] (.names)                                            0.261    44.619
n6400.in[0] (.names)                                             1.014    45.632
n6400.out[0] (.names)                                            0.261    45.893
n5946.in[0] (.names)                                             1.014    46.907
n5946.out[0] (.names)                                            0.261    47.168
n3019.in[0] (.names)                                             1.014    48.182
n3019.out[0] (.names)                                            0.261    48.443
n6401.in[0] (.names)                                             1.014    49.457
n6401.out[0] (.names)                                            0.261    49.718
n5518.in[1] (.names)                                             1.014    50.732
n5518.out[0] (.names)                                            0.261    50.993
n5519.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5519.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 96
Startpoint: n55.inpad[0] (.input clocked by pclk)
Endpoint  : n8258.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n55.inpad[0] (.input)                                            0.000     0.000
n6149.in[0] (.names)                                             1.014     1.014
n6149.out[0] (.names)                                            0.261     1.275
n6151.in[0] (.names)                                             1.014     2.289
n6151.out[0] (.names)                                            0.261     2.550
n2647.in[1] (.names)                                             1.014     3.563
n2647.out[0] (.names)                                            0.261     3.824
n6101.in[2] (.names)                                             1.014     4.838
n6101.out[0] (.names)                                            0.261     5.099
n6069.in[0] (.names)                                             1.014     6.113
n6069.out[0] (.names)                                            0.261     6.374
n6102.in[0] (.names)                                             1.014     7.388
n6102.out[0] (.names)                                            0.261     7.649
n6105.in[3] (.names)                                             1.014     8.663
n6105.out[0] (.names)                                            0.261     8.924
n6113.in[1] (.names)                                             1.014     9.938
n6113.out[0] (.names)                                            0.261    10.199
n5986.in[1] (.names)                                             1.014    11.212
n5986.out[0] (.names)                                            0.261    11.473
n5987.in[2] (.names)                                             1.014    12.487
n5987.out[0] (.names)                                            0.261    12.748
n5992.in[3] (.names)                                             1.014    13.762
n5992.out[0] (.names)                                            0.261    14.023
n5995.in[0] (.names)                                             1.014    15.037
n5995.out[0] (.names)                                            0.261    15.298
n5996.in[0] (.names)                                             1.014    16.312
n5996.out[0] (.names)                                            0.261    16.573
n6408.in[1] (.names)                                             1.014    17.586
n6408.out[0] (.names)                                            0.261    17.847
n6414.in[1] (.names)                                             1.014    18.861
n6414.out[0] (.names)                                            0.261    19.122
n6377.in[1] (.names)                                             1.014    20.136
n6377.out[0] (.names)                                            0.261    20.397
n6378.in[2] (.names)                                             1.014    21.411
n6378.out[0] (.names)                                            0.261    21.672
n6380.in[3] (.names)                                             1.014    22.686
n6380.out[0] (.names)                                            0.261    22.947
n6381.in[0] (.names)                                             1.014    23.961
n6381.out[0] (.names)                                            0.261    24.222
n5620.in[0] (.names)                                             1.014    25.235
n5620.out[0] (.names)                                            0.261    25.496
n6358.in[0] (.names)                                             1.014    26.510
n6358.out[0] (.names)                                            0.261    26.771
n6382.in[0] (.names)                                             1.014    27.785
n6382.out[0] (.names)                                            0.261    28.046
n6391.in[2] (.names)                                             1.014    29.060
n6391.out[0] (.names)                                            0.261    29.321
n6383.in[0] (.names)                                             1.014    30.335
n6383.out[0] (.names)                                            0.261    30.596
n6361.in[2] (.names)                                             1.014    31.609
n6361.out[0] (.names)                                            0.261    31.870
n6363.in[1] (.names)                                             1.014    32.884
n6363.out[0] (.names)                                            0.261    33.145
n6364.in[1] (.names)                                             1.014    34.159
n6364.out[0] (.names)                                            0.261    34.420
n6365.in[0] (.names)                                             1.014    35.434
n6365.out[0] (.names)                                            0.261    35.695
n6368.in[1] (.names)                                             1.014    36.709
n6368.out[0] (.names)                                            0.261    36.970
n5926.in[1] (.names)                                             1.014    37.984
n5926.out[0] (.names)                                            0.261    38.245
n6371.in[0] (.names)                                             1.014    39.258
n6371.out[0] (.names)                                            0.261    39.519
n2982.in[0] (.names)                                             1.014    40.533
n2982.out[0] (.names)                                            0.261    40.794
n6384.in[0] (.names)                                             1.014    41.808
n6384.out[0] (.names)                                            0.261    42.069
n6385.in[0] (.names)                                             1.014    43.083
n6385.out[0] (.names)                                            0.261    43.344
n6389.in[1] (.names)                                             1.014    44.358
n6389.out[0] (.names)                                            0.261    44.619
n6392.in[2] (.names)                                             1.014    45.632
n6392.out[0] (.names)                                            0.261    45.893
n6393.in[1] (.names)                                             1.014    46.907
n6393.out[0] (.names)                                            0.261    47.168
n5940.in[0] (.names)                                             1.014    48.182
n5940.out[0] (.names)                                            0.261    48.443
n6563.in[1] (.names)                                             1.014    49.457
n6563.out[0] (.names)                                            0.261    49.718
n6565.in[1] (.names)                                             1.014    50.732
n6565.out[0] (.names)                                            0.261    50.993
n8258.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8258.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 97
Startpoint: n55.inpad[0] (.input clocked by pclk)
Endpoint  : n5483.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n55.inpad[0] (.input)                                            0.000     0.000
n6149.in[0] (.names)                                             1.014     1.014
n6149.out[0] (.names)                                            0.261     1.275
n6151.in[0] (.names)                                             1.014     2.289
n6151.out[0] (.names)                                            0.261     2.550
n2647.in[1] (.names)                                             1.014     3.563
n2647.out[0] (.names)                                            0.261     3.824
n6101.in[2] (.names)                                             1.014     4.838
n6101.out[0] (.names)                                            0.261     5.099
n6069.in[0] (.names)                                             1.014     6.113
n6069.out[0] (.names)                                            0.261     6.374
n6102.in[0] (.names)                                             1.014     7.388
n6102.out[0] (.names)                                            0.261     7.649
n6105.in[3] (.names)                                             1.014     8.663
n6105.out[0] (.names)                                            0.261     8.924
n6113.in[1] (.names)                                             1.014     9.938
n6113.out[0] (.names)                                            0.261    10.199
n5986.in[1] (.names)                                             1.014    11.212
n5986.out[0] (.names)                                            0.261    11.473
n5987.in[2] (.names)                                             1.014    12.487
n5987.out[0] (.names)                                            0.261    12.748
n5992.in[3] (.names)                                             1.014    13.762
n5992.out[0] (.names)                                            0.261    14.023
n5995.in[0] (.names)                                             1.014    15.037
n5995.out[0] (.names)                                            0.261    15.298
n5996.in[0] (.names)                                             1.014    16.312
n5996.out[0] (.names)                                            0.261    16.573
n6408.in[1] (.names)                                             1.014    17.586
n6408.out[0] (.names)                                            0.261    17.847
n6414.in[1] (.names)                                             1.014    18.861
n6414.out[0] (.names)                                            0.261    19.122
n6377.in[1] (.names)                                             1.014    20.136
n6377.out[0] (.names)                                            0.261    20.397
n6378.in[2] (.names)                                             1.014    21.411
n6378.out[0] (.names)                                            0.261    21.672
n6380.in[3] (.names)                                             1.014    22.686
n6380.out[0] (.names)                                            0.261    22.947
n6381.in[0] (.names)                                             1.014    23.961
n6381.out[0] (.names)                                            0.261    24.222
n5620.in[0] (.names)                                             1.014    25.235
n5620.out[0] (.names)                                            0.261    25.496
n6358.in[0] (.names)                                             1.014    26.510
n6358.out[0] (.names)                                            0.261    26.771
n6382.in[0] (.names)                                             1.014    27.785
n6382.out[0] (.names)                                            0.261    28.046
n6391.in[2] (.names)                                             1.014    29.060
n6391.out[0] (.names)                                            0.261    29.321
n6383.in[0] (.names)                                             1.014    30.335
n6383.out[0] (.names)                                            0.261    30.596
n6361.in[2] (.names)                                             1.014    31.609
n6361.out[0] (.names)                                            0.261    31.870
n6363.in[1] (.names)                                             1.014    32.884
n6363.out[0] (.names)                                            0.261    33.145
n6364.in[1] (.names)                                             1.014    34.159
n6364.out[0] (.names)                                            0.261    34.420
n6365.in[0] (.names)                                             1.014    35.434
n6365.out[0] (.names)                                            0.261    35.695
n6368.in[1] (.names)                                             1.014    36.709
n6368.out[0] (.names)                                            0.261    36.970
n5926.in[1] (.names)                                             1.014    37.984
n5926.out[0] (.names)                                            0.261    38.245
n6371.in[0] (.names)                                             1.014    39.258
n6371.out[0] (.names)                                            0.261    39.519
n2982.in[0] (.names)                                             1.014    40.533
n2982.out[0] (.names)                                            0.261    40.794
n6384.in[0] (.names)                                             1.014    41.808
n6384.out[0] (.names)                                            0.261    42.069
n6385.in[0] (.names)                                             1.014    43.083
n6385.out[0] (.names)                                            0.261    43.344
n6389.in[1] (.names)                                             1.014    44.358
n6389.out[0] (.names)                                            0.261    44.619
n6392.in[2] (.names)                                             1.014    45.632
n6392.out[0] (.names)                                            0.261    45.893
n6393.in[1] (.names)                                             1.014    46.907
n6393.out[0] (.names)                                            0.261    47.168
n5940.in[0] (.names)                                             1.014    48.182
n5940.out[0] (.names)                                            0.261    48.443
n5552.in[1] (.names)                                             1.014    49.457
n5552.out[0] (.names)                                            0.261    49.718
n5482.in[0] (.names)                                             1.014    50.732
n5482.out[0] (.names)                                            0.261    50.993
n5483.D[0] (.latch)                                              1.014    52.006
data arrival time                                                         52.006

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5483.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -52.006
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -51.059


#Path 98
Startpoint: n3148.Q[0] (.latch clocked by pclk)
Endpoint  : n7668.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3148.clk[0] (.latch)                                            1.014     1.014
n3148.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3149.in[0] (.names)                                             1.014     2.070
n3149.out[0] (.names)                                            0.261     2.331
n3150.in[0] (.names)                                             1.014     3.344
n3150.out[0] (.names)                                            0.261     3.605
n3151.in[0] (.names)                                             1.014     4.619
n3151.out[0] (.names)                                            0.261     4.880
n3114.in[1] (.names)                                             1.014     5.894
n3114.out[0] (.names)                                            0.261     6.155
n3153.in[0] (.names)                                             1.014     7.169
n3153.out[0] (.names)                                            0.261     7.430
n3154.in[0] (.names)                                             1.014     8.444
n3154.out[0] (.names)                                            0.261     8.705
n3158.in[2] (.names)                                             1.014     9.719
n3158.out[0] (.names)                                            0.261     9.980
n3160.in[2] (.names)                                             1.014    10.993
n3160.out[0] (.names)                                            0.261    11.254
n3167.in[3] (.names)                                             1.014    12.268
n3167.out[0] (.names)                                            0.261    12.529
n3168.in[0] (.names)                                             1.014    13.543
n3168.out[0] (.names)                                            0.261    13.804
n3572.in[1] (.names)                                             1.014    14.818
n3572.out[0] (.names)                                            0.261    15.079
n2127.in[0] (.names)                                             1.014    16.093
n2127.out[0] (.names)                                            0.261    16.354
n3574.in[0] (.names)                                             1.014    17.367
n3574.out[0] (.names)                                            0.261    17.628
n3575.in[0] (.names)                                             1.014    18.642
n3575.out[0] (.names)                                            0.261    18.903
n3547.in[0] (.names)                                             1.014    19.917
n3547.out[0] (.names)                                            0.261    20.178
n3548.in[1] (.names)                                             1.014    21.192
n3548.out[0] (.names)                                            0.261    21.453
n3557.in[0] (.names)                                             1.014    22.467
n3557.out[0] (.names)                                            0.261    22.728
n3561.in[0] (.names)                                             1.014    23.742
n3561.out[0] (.names)                                            0.261    24.003
n3648.in[1] (.names)                                             1.014    25.016
n3648.out[0] (.names)                                            0.261    25.277
n3070.in[2] (.names)                                             1.014    26.291
n3070.out[0] (.names)                                            0.261    26.552
n3779.in[1] (.names)                                             1.014    27.566
n3779.out[0] (.names)                                            0.261    27.827
n3788.in[0] (.names)                                             1.014    28.841
n3788.out[0] (.names)                                            0.261    29.102
n3790.in[0] (.names)                                             1.014    30.116
n3790.out[0] (.names)                                            0.261    30.377
n3791.in[2] (.names)                                             1.014    31.390
n3791.out[0] (.names)                                            0.261    31.651
n3792.in[0] (.names)                                             1.014    32.665
n3792.out[0] (.names)                                            0.261    32.926
n3800.in[2] (.names)                                             1.014    33.940
n3800.out[0] (.names)                                            0.261    34.201
n2661.in[0] (.names)                                             1.014    35.215
n2661.out[0] (.names)                                            0.261    35.476
n3508.in[1] (.names)                                             1.014    36.490
n3508.out[0] (.names)                                            0.261    36.751
n3802.in[1] (.names)                                             1.014    37.765
n3802.out[0] (.names)                                            0.261    38.026
n3803.in[0] (.names)                                             1.014    39.039
n3803.out[0] (.names)                                            0.261    39.300
n3805.in[3] (.names)                                             1.014    40.314
n3805.out[0] (.names)                                            0.261    40.575
n3003.in[0] (.names)                                             1.014    41.589
n3003.out[0] (.names)                                            0.261    41.850
n3820.in[0] (.names)                                             1.014    42.864
n3820.out[0] (.names)                                            0.261    43.125
n3821.in[0] (.names)                                             1.014    44.139
n3821.out[0] (.names)                                            0.261    44.400
n3822.in[0] (.names)                                             1.014    45.413
n3822.out[0] (.names)                                            0.261    45.674
n7756.in[3] (.names)                                             1.014    46.688
n7756.out[0] (.names)                                            0.261    46.949
n7764.in[1] (.names)                                             1.014    47.963
n7764.out[0] (.names)                                            0.261    48.224
n7771.in[1] (.names)                                             1.014    49.238
n7771.out[0] (.names)                                            0.261    49.499
n7667.in[0] (.names)                                             1.014    50.513
n7667.out[0] (.names)                                            0.261    50.774
n7668.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7668.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 99
Startpoint: n2627.Q[0] (.latch clocked by pclk)
Endpoint  : n3183.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2627.clk[0] (.latch)                                            1.014     1.014
n2627.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4279.in[0] (.names)                                             1.014     2.070
n4279.out[0] (.names)                                            0.261     2.331
n4282.in[0] (.names)                                             1.014     3.344
n4282.out[0] (.names)                                            0.261     3.605
n4232.in[0] (.names)                                             1.014     4.619
n4232.out[0] (.names)                                            0.261     4.880
n4288.in[0] (.names)                                             1.014     5.894
n4288.out[0] (.names)                                            0.261     6.155
n4317.in[0] (.names)                                             1.014     7.169
n4317.out[0] (.names)                                            0.261     7.430
n4318.in[2] (.names)                                             1.014     8.444
n4318.out[0] (.names)                                            0.261     8.705
n3713.in[0] (.names)                                             1.014     9.719
n3713.out[0] (.names)                                            0.261     9.980
n4128.in[1] (.names)                                             1.014    10.993
n4128.out[0] (.names)                                            0.261    11.254
n4129.in[0] (.names)                                             1.014    12.268
n4129.out[0] (.names)                                            0.261    12.529
n4130.in[1] (.names)                                             1.014    13.543
n4130.out[0] (.names)                                            0.261    13.804
n4131.in[0] (.names)                                             1.014    14.818
n4131.out[0] (.names)                                            0.261    15.079
n4133.in[2] (.names)                                             1.014    16.093
n4133.out[0] (.names)                                            0.261    16.354
n4137.in[3] (.names)                                             1.014    17.367
n4137.out[0] (.names)                                            0.261    17.628
n4138.in[1] (.names)                                             1.014    18.642
n4138.out[0] (.names)                                            0.261    18.903
n4082.in[0] (.names)                                             1.014    19.917
n4082.out[0] (.names)                                            0.261    20.178
n4139.in[0] (.names)                                             1.014    21.192
n4139.out[0] (.names)                                            0.261    21.453
n4146.in[0] (.names)                                             1.014    22.467
n4146.out[0] (.names)                                            0.261    22.728
n3305.in[2] (.names)                                             1.014    23.742
n3305.out[0] (.names)                                            0.261    24.003
n4358.in[0] (.names)                                             1.014    25.016
n4358.out[0] (.names)                                            0.261    25.277
n4360.in[0] (.names)                                             1.014    26.291
n4360.out[0] (.names)                                            0.261    26.552
n4361.in[0] (.names)                                             1.014    27.566
n4361.out[0] (.names)                                            0.261    27.827
n4365.in[0] (.names)                                             1.014    28.841
n4365.out[0] (.names)                                            0.261    29.102
n2119.in[1] (.names)                                             1.014    30.116
n2119.out[0] (.names)                                            0.261    30.377
n4366.in[0] (.names)                                             1.014    31.390
n4366.out[0] (.names)                                            0.261    31.651
n4368.in[2] (.names)                                             1.014    32.665
n4368.out[0] (.names)                                            0.261    32.926
n4372.in[1] (.names)                                             1.014    33.940
n4372.out[0] (.names)                                            0.261    34.201
n4388.in[1] (.names)                                             1.014    35.215
n4388.out[0] (.names)                                            0.261    35.476
n4391.in[0] (.names)                                             1.014    36.490
n4391.out[0] (.names)                                            0.261    36.751
n1966.in[2] (.names)                                             1.014    37.765
n1966.out[0] (.names)                                            0.261    38.026
n4395.in[2] (.names)                                             1.014    39.039
n4395.out[0] (.names)                                            0.261    39.300
n4178.in[0] (.names)                                             1.014    40.314
n4178.out[0] (.names)                                            0.261    40.575
n4101.in[3] (.names)                                             1.014    41.589
n4101.out[0] (.names)                                            0.261    41.850
n3201.in[1] (.names)                                             1.014    42.864
n3201.out[0] (.names)                                            0.261    43.125
n3203.in[0] (.names)                                             1.014    44.139
n3203.out[0] (.names)                                            0.261    44.400
n3252.in[1] (.names)                                             1.014    45.413
n3252.out[0] (.names)                                            0.261    45.674
n3253.in[2] (.names)                                             1.014    46.688
n3253.out[0] (.names)                                            0.261    46.949
n2914.in[1] (.names)                                             1.014    47.963
n2914.out[0] (.names)                                            0.261    48.224
n3254.in[1] (.names)                                             1.014    49.238
n3254.out[0] (.names)                                            0.261    49.499
n3182.in[1] (.names)                                             1.014    50.513
n3182.out[0] (.names)                                            0.261    50.774
n3183.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3183.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 100
Startpoint: n4649.Q[0] (.latch clocked by pclk)
Endpoint  : n8212.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4649.clk[0] (.latch)                                            1.014     1.014
n4649.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6728.in[2] (.names)                                             1.014     2.070
n6728.out[0] (.names)                                            0.261     2.331
n6729.in[1] (.names)                                             1.014     3.344
n6729.out[0] (.names)                                            0.261     3.605
n6686.in[0] (.names)                                             1.014     4.619
n6686.out[0] (.names)                                            0.261     4.880
n6687.in[3] (.names)                                             1.014     5.894
n6687.out[0] (.names)                                            0.261     6.155
n6692.in[1] (.names)                                             1.014     7.169
n6692.out[0] (.names)                                            0.261     7.430
n6693.in[0] (.names)                                             1.014     8.444
n6693.out[0] (.names)                                            0.261     8.705
n6695.in[1] (.names)                                             1.014     9.719
n6695.out[0] (.names)                                            0.261     9.980
n6699.in[1] (.names)                                             1.014    10.993
n6699.out[0] (.names)                                            0.261    11.254
n6680.in[0] (.names)                                             1.014    12.268
n6680.out[0] (.names)                                            0.261    12.529
n6700.in[0] (.names)                                             1.014    13.543
n6700.out[0] (.names)                                            0.261    13.804
n6701.in[0] (.names)                                             1.014    14.818
n6701.out[0] (.names)                                            0.261    15.079
n2517.in[2] (.names)                                             1.014    16.093
n2517.out[0] (.names)                                            0.261    16.354
n6702.in[0] (.names)                                             1.014    17.367
n6702.out[0] (.names)                                            0.261    17.628
n6704.in[0] (.names)                                             1.014    18.642
n6704.out[0] (.names)                                            0.261    18.903
n6730.in[3] (.names)                                             1.014    19.917
n6730.out[0] (.names)                                            0.261    20.178
n6731.in[1] (.names)                                             1.014    21.192
n6731.out[0] (.names)                                            0.261    21.453
n6732.in[0] (.names)                                             1.014    22.467
n6732.out[0] (.names)                                            0.261    22.728
n6791.in[2] (.names)                                             1.014    23.742
n6791.out[0] (.names)                                            0.261    24.003
n3794.in[2] (.names)                                             1.014    25.016
n3794.out[0] (.names)                                            0.261    25.277
n6836.in[2] (.names)                                             1.014    26.291
n6836.out[0] (.names)                                            0.261    26.552
n2192.in[0] (.names)                                             1.014    27.566
n2192.out[0] (.names)                                            0.261    27.827
n6837.in[1] (.names)                                             1.014    28.841
n6837.out[0] (.names)                                            0.261    29.102
n7076.in[3] (.names)                                             1.014    30.116
n7076.out[0] (.names)                                            0.261    30.377
n7077.in[1] (.names)                                             1.014    31.390
n7077.out[0] (.names)                                            0.261    31.651
n2637.in[0] (.names)                                             1.014    32.665
n2637.out[0] (.names)                                            0.261    32.926
n3024.in[0] (.names)                                             1.014    33.940
n3024.out[0] (.names)                                            0.261    34.201
n2923.in[2] (.names)                                             1.014    35.215
n2923.out[0] (.names)                                            0.261    35.476
n7972.in[1] (.names)                                             1.014    36.490
n7972.out[0] (.names)                                            0.261    36.751
n7973.in[0] (.names)                                             1.014    37.765
n7973.out[0] (.names)                                            0.261    38.026
n7968.in[2] (.names)                                             1.014    39.039
n7968.out[0] (.names)                                            0.261    39.300
n7963.in[0] (.names)                                             1.014    40.314
n7963.out[0] (.names)                                            0.261    40.575
n7962.in[0] (.names)                                             1.014    41.589
n7962.out[0] (.names)                                            0.261    41.850
n7957.in[0] (.names)                                             1.014    42.864
n7957.out[0] (.names)                                            0.261    43.125
n7967.in[0] (.names)                                             1.014    44.139
n7967.out[0] (.names)                                            0.261    44.400
n7969.in[0] (.names)                                             1.014    45.413
n7969.out[0] (.names)                                            0.261    45.674
n8245.in[0] (.names)                                             1.014    46.688
n8245.out[0] (.names)                                            0.261    46.949
n8221.in[0] (.names)                                             1.014    47.963
n8221.out[0] (.names)                                            0.261    48.224
n5358.in[0] (.names)                                             1.014    49.238
n5358.out[0] (.names)                                            0.261    49.499
n8211.in[0] (.names)                                             1.014    50.513
n8211.out[0] (.names)                                            0.261    50.774
n8212.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8212.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#End of timing report
