verilog work "ipcore_dir/adc.v"
verilog work "ipcore_dir/adc/example_design/adc_exdes.v"
verilog work "main.v"
