# Generated by CMake, DO NOT EDIT
# Custom rules for PowerPCCommonTableGen
.SUFFIXES: 
all: \
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenAsmWriter.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenAsmMatcher.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenDisassemblerTables.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenRegisterInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenInstrInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenDAGISel.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenFastISel.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenCallingConv.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenSubtargetInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenAsmWriter.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenAsmMatcher.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenDisassemblerTables.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenRegisterInfo.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenInstrInfo.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenDAGISel.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenFastISel.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenCallingConv.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenSubtargetInfo.inc.tmp


/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenAsmWriter.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenAsmWriter.inc.tmp
	echo "Updating PPCGenAsmWriter.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenAsmWriter.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenAsmWriter.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenAsmMatcher.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenAsmMatcher.inc.tmp
	echo "Updating PPCGenAsmMatcher.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenAsmMatcher.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenAsmMatcher.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenDisassemblerTables.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenDisassemblerTables.inc.tmp
	echo "Updating PPCGenDisassemblerTables.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenDisassemblerTables.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenDisassemblerTables.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc.tmp
	echo "Updating PPCGenMCCodeEmitter.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenRegisterInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenRegisterInfo.inc.tmp
	echo "Updating PPCGenRegisterInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenRegisterInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenRegisterInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenInstrInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenInstrInfo.inc.tmp
	echo "Updating PPCGenInstrInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenInstrInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenInstrInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenDAGISel.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenDAGISel.inc.tmp
	echo "Updating PPCGenDAGISel.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenDAGISel.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenDAGISel.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenFastISel.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenFastISel.inc.tmp
	echo "Updating PPCGenFastISel.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenFastISel.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenFastISel.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenCallingConv.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenCallingConv.inc.tmp
	echo "Updating PPCGenCallingConv.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenCallingConv.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenCallingConv.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenSubtargetInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenSubtargetInfo.inc.tmp
	echo "Updating PPCGenSubtargetInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenSubtargetInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenSubtargetInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenAsmWriter.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstr64Bit.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrAltivec.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrHTM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrQPX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrSPE.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrVSX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCSchedule440.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleA2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleE500mc.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleE5500.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG4Plus.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleP7.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleP8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td
	echo "Building PPCGenAsmWriter.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-asm-writer -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenAsmWriter.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenAsmMatcher.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstr64Bit.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrAltivec.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrHTM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrQPX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrSPE.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrVSX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCSchedule440.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleA2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleE500mc.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleE5500.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG4Plus.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleP7.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleP8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td
	echo "Building PPCGenAsmMatcher.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-asm-matcher -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenAsmMatcher.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenDisassemblerTables.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstr64Bit.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrAltivec.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrHTM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrQPX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrSPE.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrVSX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCSchedule440.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleA2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleE500mc.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleE5500.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG4Plus.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleP7.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleP8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td
	echo "Building PPCGenDisassemblerTables.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-disassembler -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenDisassemblerTables.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstr64Bit.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrAltivec.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrHTM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrQPX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrSPE.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrVSX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCSchedule440.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleA2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleE500mc.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleE5500.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG4Plus.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleP7.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleP8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td
	echo "Building PPCGenMCCodeEmitter.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-emitter -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenMCCodeEmitter.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenRegisterInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstr64Bit.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrAltivec.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrHTM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrQPX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrSPE.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrVSX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCSchedule440.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleA2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleE500mc.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleE5500.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG4Plus.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleP7.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleP8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td
	echo "Building PPCGenRegisterInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-register-info -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenRegisterInfo.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenInstrInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstr64Bit.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrAltivec.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrHTM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrQPX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrSPE.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrVSX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCSchedule440.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleA2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleE500mc.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleE5500.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG4Plus.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleP7.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleP8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td
	echo "Building PPCGenInstrInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-instr-info -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenInstrInfo.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenDAGISel.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstr64Bit.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrAltivec.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrHTM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrQPX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrSPE.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrVSX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCSchedule440.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleA2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleE500mc.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleE5500.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG4Plus.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleP7.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleP8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td
	echo "Building PPCGenDAGISel.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-dag-isel -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenDAGISel.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenFastISel.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstr64Bit.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrAltivec.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrHTM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrQPX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrSPE.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrVSX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCSchedule440.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleA2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleE500mc.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleE5500.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG4Plus.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleP7.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleP8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td
	echo "Building PPCGenFastISel.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-fast-isel -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenFastISel.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenCallingConv.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstr64Bit.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrAltivec.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrHTM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrQPX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrSPE.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrVSX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCSchedule440.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleA2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleE500mc.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleE5500.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG4Plus.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleP7.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleP8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td
	echo "Building PPCGenCallingConv.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-callingconv -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenCallingConv.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenSubtargetInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstr64Bit.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrAltivec.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrHTM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrQPX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrSPE.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCInstrVSX.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCSchedule440.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleA2.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleE500mc.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleE5500.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG3.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG4.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG4Plus.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleG5.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleP7.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPCScheduleP8.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td
	echo "Building PPCGenSubtargetInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-subtarget -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/PowerPC/PPC.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/PowerPC/PPCGenSubtargetInfo.inc.tmp
