# Farrari Stefanelli Multiplier
This repository shows an implementation of advanced Ferrari Stefanelli Multiplier using multiple Full and Half adders in Verilog Description Language.

![Farrari Stefanelli Multiplier](https://user-images.githubusercontent.com/57785107/106355506-57e92d00-631e-11eb-801a-a523979bf7b9.jpg)
