DRM_DEBUG_KMS,FUNC_0
DRM_INFO,FUNC_1
HAS_PCH_SPLIT,FUNC_2
I915_HAS_FBC,FUNC_3
I915_READ,FUNC_4
ILK_SRLT_MASK,VAR_0
IS_845G,FUNC_5
IS_BROADWATER,FUNC_6
IS_CRESTLINE,FUNC_7
IS_G4X,FUNC_8
IS_GEN3,FUNC_9
IS_GEN4,FUNC_10
IS_GEN5,FUNC_11
IS_GEN6,FUNC_12
IS_GM45,FUNC_13
IS_HASWELL,FUNC_14
IS_I85X,FUNC_15
IS_I865G,FUNC_16
IS_IVYBRIDGE,FUNC_17
IS_PINEVIEW,FUNC_18
IS_PINEVIEW_G,FUNC_19
IS_VALLEYVIEW,FUNC_20
MLTR_ILK,VAR_1
SNB_READ_WM0_LATENCY,FUNC_21
broadwater_init_clock_gating,VAR_2
crestline_init_clock_gating,VAR_3
g4x_disable_fbc,VAR_4
g4x_enable_fbc,VAR_5
g4x_fbc_enabled,VAR_6
g4x_init_clock_gating,VAR_7
g4x_update_wm,VAR_8
gen3_init_clock_gating,VAR_9
gen6_init_clock_gating,VAR_10
haswell_init_clock_gating,VAR_11
haswell_update_linetime_wm,VAR_12
i830_get_fifo_size,VAR_13
i830_init_clock_gating,VAR_14
i830_update_wm,VAR_15
i845_get_fifo_size,VAR_16
i85x_get_fifo_size,VAR_17
i85x_init_clock_gating,VAR_18
i8xx_disable_fbc,VAR_19
i8xx_enable_fbc,VAR_20
i8xx_fbc_enabled,VAR_21
i915_ironlake_get_mem_freq,FUNC_22
i915_pineview_get_mem_freq,FUNC_23
i965_update_wm,VAR_22
i9xx_get_fifo_size,VAR_23
i9xx_update_wm,VAR_24
intel_get_cxsr_latency,FUNC_24
ironlake_disable_fbc,VAR_25
ironlake_enable_fbc,VAR_26
ironlake_fbc_enabled,VAR_27
ironlake_init_clock_gating,VAR_28
ironlake_update_wm,VAR_29
ivybridge_init_clock_gating,VAR_30
ivybridge_update_wm,VAR_31
pineview_disable_cxsr,FUNC_25
pineview_update_wm,VAR_32
sandybridge_update_sprite_wm,VAR_33
sandybridge_update_wm,VAR_34
valleyview_init_clock_gating,VAR_35
valleyview_update_wm,VAR_36
intel_init_pm,FUNC_26
dev,VAR_37
dev_priv,VAR_38
