#-----------------------------------------------------------
# Vivado v2018.2_AR71275_op (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 30 06:55:13 2018
# Process ID: 2263
# Current directory: /home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/scripts
# Command line: vivado -mode batch -nojournal -log 18_11_30-065511.vivado.log -source create_dcp_from_cl.tcl -tclargs 18_11_30-065511 DEFAULT 1.4.4 0x04261818 0xF000 0x1D0F 0x1D51 0xFEDD A0 B0 C0 2 1
# Log file: /home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/scripts/18_11_30-065511.vivado.log
# Journal file: 
#-----------------------------------------------------------
source create_dcp_from_cl.tcl
# package require tar
# set TOP top_sp
# set CL_MODULE adder       	
# set timestamp           [lindex $argv  0]
# set strategy            [lindex $argv  1]
# set hdk_version         [lindex $argv  2]
# set shell_version       [lindex $argv  3]
# set device_id           [lindex $argv  4]
# set vendor_id           [lindex $argv  5]
# set subsystem_id        [lindex $argv  6]
# set subsystem_vendor_id [lindex $argv  7]
# set clock_recipe_a      [lindex $argv  8]
# set clock_recipe_b      [lindex $argv  9]
# set clock_recipe_c      [lindex $argv 10]
# set uram_option         [lindex $argv 11]
# set notify_via_sns      [lindex $argv 12]
# set VDEFINES            [lindex $argv 13]
# set cl.synth   1
# set implement  1
# puts "AWS FPGA Scripts";
AWS FPGA Scripts
# puts "Creating Design Checkpoint from Custom Logic source code";
Creating Design Checkpoint from Custom Logic source code
# puts "HDK Version:            $hdk_version";
HDK Version:            1.4.4
# puts "Shell Version:          $shell_version";
Shell Version:          0x04261818
# puts "Vivado Script Name:     $argv0";
Vivado Script Name:     create_dcp_from_cl.tcl
# puts "Strategy:               $strategy";
Strategy:               DEFAULT
# puts "PCI Device ID           $device_id";
PCI Device ID           0xF000
# puts "PCI Vendor ID           $vendor_id";
PCI Vendor ID           0x1D0F
# puts "PCI Subsystem ID        $subsystem_id";
PCI Subsystem ID        0x1D51
# puts "PCI Subsystem Vendor ID $subsystem_vendor_id";
PCI Subsystem Vendor ID 0xFEDD
# puts "Clock Recipe A:         $clock_recipe_a";
Clock Recipe A:         A0
# puts "Clock Recipe B:         $clock_recipe_b";
Clock Recipe B:         B0
# puts "Clock Recipe C:         $clock_recipe_c";
Clock Recipe C:         C0
# puts "URAM option:            $uram_option";
URAM option:            2
# puts "Notify when done:       $notify_via_sns";
Notify when done:       1
# if { [info exists ::env(CL_DIR)] } {
#         set CL_DIR $::env(CL_DIR)
#         puts "Using CL directory $CL_DIR";
# } else {
#         puts "Error: CL_DIR environment variable not defined ! ";
#         puts "Use export CL_DIR=Your_Design_Root_Directory"
#         exit 2
# }
Using CL directory /home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world
# if { [info exists ::env(HDK_SHELL_DIR)] } {
#         set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
#         puts "Using Shell directory $HDK_SHELL_DIR";
# } else {
#         puts "Error: HDK_SHELL_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using Shell directory /home/centos/aws-fpga/hdk/common/shell_v04261818
# if { [info exists ::env(HDK_SHELL_DESIGN_DIR)] } {
#         set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
#         puts "Using Shell design directory $HDK_SHELL_DESIGN_DIR";
# } else {
#         puts "Error: HDK_SHELL_DESIGN_DIR environment variable not defined ! ";
#         puts "Run the hdk_setup.sh script from the root directory of aws-fpga";
#         exit 2
# }
Using Shell design directory /home/centos/aws-fpga/hdk/common/shell_v04261818/design
# set implDir   $CL_DIR/build/checkpoints
# set rptDir    $CL_DIR/build/reports
# set cacheDir  $HDK_SHELL_DESIGN_DIR/cache/ddr4_phy
# puts "All reports and intermediate results will be time stamped with $timestamp";
All reports and intermediate results will be time stamped with 18_11_30-065511
# set_msg_config -id {Chipscope 16-3} -suppress
# set_msg_config -string {AXI_QUAD_SPI} -suppress
# set_msg_config -id {Common 17-55}        -suppress
# set_msg_config -id {Vivado 12-4739}      -suppress
# set_msg_config -id {Constraints 18-4866} -suppress
# set_msg_config -id {IP_Flow 19-2162}     -suppress
# set_msg_config -id {Route 35-328}        -suppress
# set_msg_config -id {Vivado 12-1008}      -suppress
# set_msg_config -id {Vivado 12-508}       -suppress
# set_msg_config -id {filemgmt 56-12}      -suppress
# set_msg_config -id {DRC CKLD-1}          -suppress
# set_msg_config -id {DRC CKLD-2}          -suppress
# set_msg_config -id {IP_Flow 19-2248}     -suppress
# set_msg_config -id {Vivado 12-1580}      -suppress
# set_msg_config -id {Constraints 18-550}  -suppress
# set_msg_config -id {Synth 8-3295}        -suppress
# set_msg_config -id {Synth 8-3321}        -suppress
# set_msg_config -id {Synth 8-3331}        -suppress
# set_msg_config -id {Synth 8-3332}        -suppress
# set_msg_config -id {Synth 8-6014}        -suppress
# set_msg_config -id {Timing 38-436}       -suppress
# set_msg_config -id {DRC REQP-1853}       -suppress
# set_msg_config -id {Synth 8-350}         -suppress
# set_msg_config -id {Synth 8-3848}        -suppress
# set_msg_config -id {Synth 8-3917}        -suppress
# set_msg_config -id {Opt 31-430}          -suppress
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling the encrypt.tcl.";
AWS FPGA: (06:55:21) Calling the encrypt.tcl.
# if {[string compare $notify_via_sns "1"] == 0} {
#   if {![info exists env(EMAIL)]} {
#     puts "AWS FPGA: ([clock format [clock seconds] -format %T]) EMAIL variable empty!  Completition notification will *not* be sent!";
#     set notify_via_sns 0;
#   } else {
#     puts "AWS FPGA: ([clock format [clock seconds] -format %T]) EMAIL address for completion notification set to $env(EMAIL).";
#   }
# }
AWS FPGA: (06:55:21) EMAIL address for completion notification set to zeqiqin@umass.edu.
# switch $strategy {
#     "BASIC" {
#         puts "BASIC strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_BASIC.tcl
#     }
#     "EXPLORE" {
#         puts "EXPLORE strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_EXPLORE.tcl
#     }
#     "TIMING" {
#         puts "TIMING strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_TIMING.tcl
#     }
#     "CONGESTION" {
#         puts "CONGESTION strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_CONGESTION.tcl
#     }
#     "DEFAULT" {
#         puts "DEFAULT strategy."
#         source $HDK_SHELL_DIR/build/scripts/strategy_DEFAULT.tcl
#     }
#     default {
#         puts "$strategy is NOT a valid strategy. Defaulting to strategy DEFAULT."
#         source $HDK_SHELL_DIR/build/scripts/strategy_DEFAULT.tcl
#     }
# }
DEFAULT strategy.
## source $HDK_SHELL_DIR/build/scripts/params.tcl
### if {$uram_option != 2} {
###   set_param synth.elaboration.rodinMoreOptions {rt::set_parameter disableOregPackingUram true}
###   set_param physynth.ultraRAMOptOutput false
### }
### set_param hd.supportClockNetCrossDiffReconfigurablePartitions 1 
## source $HDK_SHELL_DIR/build/scripts/uram_options.tcl
### switch $uram_option {
###     "2" {
###         set synth_uram_option "-max_uram_cascade_height 2"
###         set uramHeight 2
###     }
###     "3" {
###         set synth_uram_option "-max_uram_cascade_height 3"
###         set uramHeight 3
###     }
###     "4" {
###         set synth_uram_option "-max_uram_cascade_height 1"
###         set uramHeight 4
###     }
###     default {
###         set synth_uram_option "-max_uram_cascade_height 1"
###         set uramHeight 4
###     }
### }
## set synth_options "-keep_equivalent_registers -flatten_hierarchy rebuilt $synth_uram_option"
## set synth_directive "default"
## set psip 0
## set link 1
## set opt 1
## set opt_options    ""
## set opt_directive  ""
## set opt_preHookTcl  "$HDK_SHELL_DIR/build/scripts/check_uram.tcl"
## set opt_postHookTcl "$HDK_SHELL_DIR/build/scripts/apply_debug_constraints.tcl"
## set place 1
## set place_options    ""
## set place_directive  ""
## set place_preHookTcl ""
## set place_postHookTcl ""
## set phys_opt 0
## set phys_options    ""
## set phys_directive  ""
## set phys_preHookTcl ""
## set phys_postHookTcl ""
## set route 1
## set route_options    ""
## set route_directive  ""
## set route_preHookTcl ""
## set route_postHookTcl ""
## set route_phys_opt 0
## set post_phys_options    ""
## set post_phys_directive  ""
## set post_phys_preHookTcl ""
## set post_phys_postHookTcl ""
# source encrypt.tcl
## set HDK_SHELL_DIR $::env(HDK_SHELL_DIR)
## set HDK_SHELL_DESIGN_DIR $::env(HDK_SHELL_DESIGN_DIR)
## set CL_DIR $::env(CL_DIR)
## set TARGET_DIR $CL_DIR/build/src_post_encryption
## set UNUSED_TEMPLATES_DIR $HDK_SHELL_DESIGN_DIR/interfaces
## if {[llength [glob -nocomplain -dir $TARGET_DIR *]] != 0} {
##   eval file delete -force [glob $TARGET_DIR/*]
## }
## file copy -force $CL_DIR/design/adder.v			                $TARGET_DIR
## file copy -force $CL_DIR/design/adder_tb.v		              $TARGET_DIR
## file copy -force $CL_DIR/../common/design/cl_common_defines.vh        $TARGET_DIR 
## file copy -force $UNUSED_TEMPLATES_DIR/unused_apppf_irq_template.inc  $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_cl_sda_template.inc     $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_ddr_a_b_d_template.inc  $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_ddr_c_template.inc      $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_dma_pcis_template.inc   $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_pcim_template.inc       $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_sh_bar1_template.inc    $TARGET_DIR
## file copy -force $UNUSED_TEMPLATES_DIR/unused_flr_template.inc        $TARGET_DIR
## exec chmod +w {*}[glob $TARGET_DIR/*]
## set TOOL_VERSION $::env(VIVADO_TOOL_VERSION)
## set vivado_version [string range [version -short] 0 5]
## puts "AWS FPGA: VIVADO_TOOL_VERSION $TOOL_VERSION"
AWS FPGA: VIVADO_TOOL_VERSION v2018.2
## puts "vivado_version $vivado_version"
vivado_version 2018.2
## encrypt -k $HDK_SHELL_DIR/build/scripts/vivado_keyfile_2017_4.txt -lang verilog  [glob -nocomplain -- $TARGET_DIR/*.{v,sv}] [glob -nocomplain -- $TARGET_DIR/*.vh] [glob -nocomplain -- $TARGET_DIR/*.inc]
Attempting to get a license: EncryptedWriter_V1
Feature available: EncryptedWriter_V1
## encrypt -k $HDK_SHELL_DIR/build/scripts/vivado_vhdl_keyfile_2017_4.txt -lang vhdl -quiet [ glob -nocomplain -- $TARGET_DIR/*.vhd? ]
# source $HDK_SHELL_DIR/build/scripts/device_type.tcl
## proc DEVICE_TYPE {} {
##     return xcvu9p-flgb2104-2-i 
## }
# source $HDK_SHELL_DIR/build/scripts/step_user.tcl -notrace
# puts "AWS FPGA: ([clock format [clock seconds] -format %T]) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.";
AWS FPGA: (06:55:22) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
# source $HDK_SHELL_DIR/build/scripts/aws_gen_clk_constraints.tcl
## switch $clock_recipe_a {
##     "A0" {
##         set clk_main_a0_period        8
##         set clk_main_a0_half_period   4
##         set clk_extra_a1_period      16
##         set clk_extra_a1_half_period  8
##         set clk_extra_a2_period       5.333
##         set clk_extra_a2_half_period  2.667
##         set clk_extra_a3_period       4
##         set clk_extra_a3_half_period  2
##     }
##     "A1" {
##         set clk_main_a0_period        4
##         set clk_main_a0_half_period   2
##         set clk_extra_a1_period       8
##         set clk_extra_a1_half_period  4
##         set clk_extra_a2_period       2.667
##         set clk_extra_a2_half_period  1.333
##         set clk_extra_a3_period       2
##         set clk_extra_a3_half_period  1
##     }
##     "A2" {
##         set clk_main_a0_period        64
##         set clk_main_a0_half_period   32
##         set clk_extra_a1_period      128
##         set clk_extra_a1_half_period  64
##         set clk_extra_a2_period        8
##         set clk_extra_a2_half_period   4
##         set clk_extra_a3_period       16
##         set clk_extra_a3_half_period   8
##     }
##     default {
##         puts "$clock_recipe_a is NOT a valid clock_recipe_a."
##     }
## }
## switch $clock_recipe_b {
##     "B0" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period       8
##         set clk_extra_b1_half_period  4
##     }
##     "B1" {
##         set clk_extra_b0_period       8
##         set clk_extra_b0_half_period  4
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B2" {
##         set clk_extra_b0_period       2.222
##         set clk_extra_b0_half_period  1.111
##         set clk_extra_b1_period       4.444
##         set clk_extra_b1_half_period  2.222
##     }
##     "B3" {
##         set clk_extra_b0_period       4
##         set clk_extra_b0_half_period  2
##         set clk_extra_b1_period      16
##         set clk_extra_b1_half_period  8
##     }
##     "B4" {
##         set clk_extra_b0_period       3.333
##         set clk_extra_b0_half_period  1.667
##         set clk_extra_b1_period      13.333
##         set clk_extra_b1_half_period  6.667
##     }
##     "B5" {
##         set clk_extra_b0_period       2.5
##         set clk_extra_b0_half_period  1.25
##         set clk_extra_b1_period      10
##         set clk_extra_b1_half_period  5
##     }
##     default {
##         puts "$clock_recipe_b is NOT a valid clock_recipe_b."
##     }
## }
## switch $clock_recipe_c {
##     "C0" {
##         set clk_extra_c0_period       3.333
##         set clk_extra_c0_half_period  1.667
##         set clk_extra_c1_period       2.5
##         set clk_extra_c1_half_period  1.25
##     }
##     "C1" {
##         set clk_extra_c0_period       6.667
##         set clk_extra_c0_half_period  3.333
##         set clk_extra_c1_period       5
##         set clk_extra_c1_half_period  2.5
##     }
##     "C2" {
##         set clk_extra_c0_period      13.333
##         set clk_extra_c0_half_period  6.667
##         set clk_extra_c1_period      10
##         set clk_extra_c1_half_period  5
##     }
##     "C3" {
##         set clk_extra_c0_period       5
##         set clk_extra_c0_half_period  2.5
##         set clk_extra_c1_period       3.75
##         set clk_extra_c1_half_period  1.875
##     }
##     default {
##         puts "$clock_recipe_c is NOT a valid clock_recipe_c."
##     }
## }
## if { [file exists $CL_DIR/build/constraints/cl_clocks_aws.xdc] } {
##         puts "Deleting old CL clocks constraints file since it will be replaced.";
##         file delete -force $CL_DIR/build/constraints/cl_clocks_aws.xdc
## }
Deleting old CL clocks constraints file since it will be replaced.
## set clocks_file [open "$CL_DIR/build/constraints/cl_clocks_aws.xdc" w]
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Do not edit this file! It is auto-generated from $argv0."
## puts $clocks_file "#-------------------------------------------------------------------------"
## puts $clocks_file "# Group A Clocks"
## puts $clocks_file "create_clock -period $clk_main_a0_period  -name clk_main_a0 -waveform {0.000 $clk_main_a0_half_period}  \[get_ports clk_main_a0\]"
## puts $clocks_file "create_clock -period $clk_extra_a1_period -name clk_extra_a1 -waveform {0.000 $clk_extra_a1_half_period} \[get_ports clk_extra_a1\]"
## puts $clocks_file "create_clock -period $clk_extra_a2_period -name clk_extra_a2 -waveform {0.000 $clk_extra_a2_half_period} \[get_ports clk_extra_a2\]"
## puts $clocks_file "create_clock -period $clk_extra_a3_period -name clk_extra_a3 -waveform {0.000 $clk_extra_a3_half_period} \[get_ports clk_extra_a3\]\n"
## puts $clocks_file "# Group B Clocks"
## puts $clocks_file "create_clock -period $clk_extra_b0_period -name clk_extra_b0 -waveform {0.000 $clk_extra_b0_half_period} \[get_ports clk_extra_b0\]"
## puts $clocks_file "create_clock -period $clk_extra_b1_period -name clk_extra_b1 -waveform {0.000 $clk_extra_b1_half_period} \[get_ports clk_extra_b1\]\n"
## puts $clocks_file "# Group C Clocks"
## puts $clocks_file "create_clock -period $clk_extra_c0_period -name clk_extra_c0 -waveform {0.000 $clk_extra_c0_half_period} \[get_ports clk_extra_c0\]"
## puts $clocks_file "create_clock -period $clk_extra_c1_period -name clk_extra_c1 -waveform {0.000 $clk_extra_c1_half_period} \[get_ports clk_extra_c1\]"
## close $clocks_file
# set_param hd.clockRoutingWireReduction false
# if {${cl.synth}} {
#    source -notrace ./synth_${CL_MODULE}.tcl
#    set synth_dcp ${timestamp}.CL.post_synth.dcp
# }
AWS FPGA: (06:55:22) Calling aws_gen_clk_constraints.tcl to generate clock constraints from developer's specified recipe.
Deleting old CL clocks constraints file since it will be replaced.
AWS FPGA: (06:55:22) Reading developer's Custom Logic files post encryption.
AWS FPGA: Reading AWS Shell design
AWS FPGA: Reading IP blocks
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2.op2258646/data/ip'.
read_ip: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 1690.074 ; gain = 395.691 ; free physical = 118676 ; free virtual = 155415
AWS FPGA: Reading AWS constraints
AWS FPGA: (06:55:39) Start design synthesis.

Running synth_design for adder /home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/scripts [Fri Nov 30 06:55:42 2018]
Command: synth_design -top adder -verilog_define XSDB_SLV_DIS -part xcvu9p-flgb2104-2-i -mode out_of_context -keep_equivalent_registers -flatten_hierarchy rebuilt -max_uram_cascade_height 2 -directive default
Starting synth_design
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Implementation target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/src_register_slice/src_register_slice.xci
/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/dest_register_slice/dest_register_slice.xci
/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice_light/axi_register_slice_light.xci
/home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/axi_register_slice/axi_register_slice.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2279 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 1754.105 ; gain = 0.000 ; free physical = 118398 ; free virtual = 155237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:01:11 . Memory (MB): peak = 1754.105 ; gain = 0.000 ; free physical = 118442 ; free virtual = 155284
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:01:11 . Memory (MB): peak = 1754.105 ; gain = 0.000 ; free physical = 118439 ; free virtual = 155281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:01:11 . Memory (MB): peak = 1754.105 ; gain = 0.000 ; free physical = 118439 ; free virtual = 155281
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcvu9p-flgb2104-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/constraints/cl_clocks_aws.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk_main_a0'. [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/constraints/cl_clocks_aws.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'clk_extra_a1'. [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/constraints/cl_clocks_aws.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'clk_extra_a2'. [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/constraints/cl_clocks_aws.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'clk_extra_a3'. [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/constraints/cl_clocks_aws.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'clk_extra_b0'. [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/constraints/cl_clocks_aws.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'clk_extra_b1'. [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/constraints/cl_clocks_aws.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'clk_extra_c0'. [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/constraints/cl_clocks_aws.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'clk_extra_c1'. [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/constraints/cl_clocks_aws.xdc:16]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/constraints/cl_clocks_aws.xdc]
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_0'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_vio_counter'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK_300M_DIMM1_DP'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'CLK_300M_DIMM1_DN'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'CLK_300M_DIMM3_DP'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'CLK_300M_DIMM3_DN'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'CLK_300M_DIMM0_DP'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'CLK_300M_DIMM0_DN'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'CLK_300M_DIMM0_DP'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'CLK_300M_DIMM0_DN'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'CLK_300M_DIMM0_DP'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'CLK_300M_DIMM0_DN'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'M_A_BA[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'M_A_BG[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'M_A_CKE[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'M_A_CS_N[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'M_A_ODT[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'M_A_MA[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'M_A_BG[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'M_A_ACT_N'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'M_A_PAR'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'M_A_CLK_DP[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'M_A_CLK_DN[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'M_A_DQ[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'M_A_DQS_DP[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'M_A_DQS_DN[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'M_A_ECC[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'M_A_BA[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'M_A_BG[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'M_A_CKE[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'M_A_CS_N[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'M_A_ODT[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'M_A_MA[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'M_A_BG[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'M_A_ACT_N'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'M_A_PAR'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'M_A_CLK_DP[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'M_A_CLK_DN[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'M_A_DQ[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'M_A_DQS_DP[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'M_A_DQS_DN[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'M_A_ECC[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'M_A_BA[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'M_A_BG[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'M_A_CKE[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'M_A_CS_N[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'M_A_ODT[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'M_A_MA[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'M_A_BG[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'M_A_ACT_N'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'M_A_PAR'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'M_A_CLK_DP[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'M_A_CLK_DN[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'M_A_DQ[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'M_A_DQS_DP[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'M_A_DQS_DN[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'M_A_ECC[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'M_A_DQ[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'M_A_DQS_DP[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'M_A_DQS_DN[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'M_A_ECC[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'CLK_300M_DIMM1_DP'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'CLK_300M_DIMM1_DN'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'CLK_300M_DIMM1_DP'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'CLK_300M_DIMM1_DN'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'M_B_BA[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:81]
WARNING: [Vivado 12-584] No ports matched 'M_B_BG[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'M_B_CKE[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'M_B_CS_N[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'M_B_ODT[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'M_B_MA[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'M_B_BG[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'M_B_ACT_N'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'M_B_PAR'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'M_B_CLK_DP[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'M_B_CLK_DN[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'M_B_DQ[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'M_B_DQS_DP[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'M_B_DQS_DN[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'M_B_ECC[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'M_B_BA[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'M_B_BG[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'M_B_CKE[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'M_B_CS_N[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'M_B_ODT[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'M_B_MA[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'M_B_BG[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'M_B_ACT_N'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'M_B_PAR'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'M_B_CLK_DP[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'M_B_CLK_DN[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'M_B_DQ[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'M_B_DQS_DP[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'M_B_DQS_DN[*]'. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:110]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc:110]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/adder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/adder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/constraints/cl_synth_user.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2429.117 ; gain = 0.000 ; free physical = 117420 ; free virtual = 154372
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:02:14 . Memory (MB): peak = 2429.117 ; gain = 675.012 ; free physical = 117506 ; free virtual = 154458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flgb2104-2-i
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:02:14 . Memory (MB): peak = 2429.117 ; gain = 675.012 ; free physical = 117506 ; free virtual = 154458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:02:14 . Memory (MB): peak = 2429.117 ; gain = 675.012 ; free physical = 117506 ; free virtual = 154458
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:02:14 . Memory (MB): peak = 2429.117 ; gain = 675.012 ; free physical = 117504 ; free virtual = 154457
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:02:15 . Memory (MB): peak = 2429.117 ; gain = 675.012 ; free physical = 117504 ; free virtual = 154458
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:10 ; elapsed = 00:03:56 . Memory (MB): peak = 2676.641 ; gain = 922.535 ; free physical = 117033 ; free virtual = 154028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:10 ; elapsed = 00:03:56 . Memory (MB): peak = 2676.641 ; gain = 922.535 ; free physical = 117033 ; free virtual = 154028
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:10 ; elapsed = 00:03:56 . Memory (MB): peak = 2676.641 ; gain = 922.535 ; free physical = 117033 ; free virtual = 154028
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:03:57 . Memory (MB): peak = 2677.641 ; gain = 923.535 ; free physical = 117033 ; free virtual = 154027
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:03:57 . Memory (MB): peak = 2677.641 ; gain = 923.535 ; free physical = 117033 ; free virtual = 154027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:03:57 . Memory (MB): peak = 2677.641 ; gain = 923.535 ; free physical = 117033 ; free virtual = 154027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:03:57 . Memory (MB): peak = 2677.641 ; gain = 923.535 ; free physical = 117033 ; free virtual = 154027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:03:57 . Memory (MB): peak = 2677.641 ; gain = 923.535 ; free physical = 117033 ; free virtual = 154027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:03:57 . Memory (MB): peak = 2677.641 ; gain = 923.535 ; free physical = 117032 ; free virtual = 154027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:03:57 . Memory (MB): peak = 2677.641 ; gain = 923.535 ; free physical = 117032 ; free virtual = 154027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:02:58 . Memory (MB): peak = 2677.641 ; gain = 248.523 ; free physical = 117059 ; free virtual = 154053
Synthesis Optimization Complete : Time (s): cpu = 00:01:11 ; elapsed = 00:03:57 . Memory (MB): peak = 2677.645 ; gain = 923.535 ; free physical = 117059 ; free virtual = 154053
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/constraints/cl_clocks_aws.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/constraints/cl_clocks_aws.xdc]
CRITICAL WARNING: [Designutils 20-1281] Could not find module 'vio_0'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/vio_0/vio_0.xdc will not be read for this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_vio_counter'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_vio_counter'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_vio_counter/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'ila_0'. The XDC file /home/centos/aws-fpga/hdk/common/shell_v04261818/design/ip/ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_ddr.xdc]
Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:25]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:29]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:33]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:37]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:37]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc:37]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/common/shell_v04261818/build/constraints/cl_synth_aws.xdc]
Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/constraints/cl_synth_user.xdc]
Finished Parsing XDC File [/home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/constraints/cl_synth_user.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 102 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:04:05 . Memory (MB): peak = 2875.715 ; gain = 1121.609 ; free physical = 116961 ; free virtual = 153956
AWS FPGA: (06:59:47) writing post synth checkpoint.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/checkpoints/18_11_30-065511.CL.post_synth.dcp' has been generated.
# if {$implement} {
# 
#    ########################
#    # Link Design
#    ########################
#    if {$link} {
#       ####Create in-memory prjoect and setup IP cache location
#       create_project -part [DEVICE_TYPE] -in_memory
#       set_property IP_REPO_PATHS $cacheDir [current_project]
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Combining Shell and CL design checkpoints";
#       add_files $HDK_SHELL_DIR/build/checkpoints/from_aws/SH_CL_BB_routed.dcp
#       add_files $CL_DIR/build/checkpoints/${timestamp}.CL.post_synth.dcp
#       set_property SCOPED_TO_CELLS {WRAPPER_INST/CL} [get_files $CL_DIR/build/checkpoints/${timestamp}.CL.post_synth.dcp]
# 
#       #Read the constraints, note *DO NOT* read cl_clocks_aws (clocks originating from AWS shell)
#       read_xdc [ list \
#          $CL_DIR/build/constraints/cl_pnr_user.xdc
#       ]
#       set_property PROCESSING_ORDER late [get_files cl_pnr_user.xdc]
# 
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running link_design";
#       link_design -top $TOP -part [DEVICE_TYPE] -reconfig_partitions {WRAPPER_INST/SH WRAPPER_INST/CL}
# 
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - PLATFORM.IMPL==[get_property PLATFORM.IMPL [current_design]]";
#       ##################################################
#       # Apply Clock Properties for Clock Table Recipes
#       ##################################################
#       puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Sourcing aws_clock_properties.tcl to apply properties to clocks. ";
#       
#       # Apply properties to clocks
#       source $HDK_SHELL_DIR/build/scripts/aws_clock_properties.tcl
# 
#       # Write post-link checkpoint
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Writing post-link_design checkpoint ${timestamp}.post_link.dcp";
#       write_checkpoint -force $CL_DIR/build/checkpoints/${timestamp}.post_link.dcp
#    }
# 
#    ########################
#    # CL Optimize
#    ########################
#    set place_preHookTcl  ""
#    if {$opt} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running optimization";
#       impl_step opt_design $TOP $opt_options $opt_directive $opt_preHookTcl $opt_postHookTcl
#       if {$psip} {
#          impl_step opt_design $TOP "-merge_equivalent_drivers -sweep"
#       }
#    }
# 
#    ########################
#    # CL Place
#    ########################
#    if {$place} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running placement";
#       if {$psip} {
#          append place_options " -fanout_opt"
#       }
#       impl_step place_design $TOP $place_options $place_directive $place_preHookTcl $place_postHookTcl
#    }
# 
#    ##############################
#    # CL Post-Place Optimization
#    ##############################
#    if {$phys_opt} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running post-place optimization";
#       impl_step phys_opt_design $TOP $phys_options $phys_directive $phys_preHookTcl $phys_postHookTcl
#    }
# 
#    ########################
#    # CL Route
#    ########################
#    if {$route} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Routing design";
#       impl_step route_design $TOP $route_options $route_directive $route_preHookTcl $route_postHookTcl
#    }
# 
#    ##############################
#    # CL Post-Route Optimization
#    ##############################
#    set SLACK [get_property SLACK [get_timing_paths]]
#    #Post-route phys_opt will not be run if slack is positive or greater than -200ps.
#    if {$route_phys_opt && $SLACK > -0.400 && $SLACK < 0} {
#       puts "\nAWS FPGA: ([clock format [clock seconds] -format %T]) - Running post-route optimization";
#       impl_step route_phys_opt_design $TOP $post_phys_options $post_phys_directive $post_phys_preHookTcl $post_phys_postHookTcl
#    }
# 
#    ##############################
#    # Final Implmentation Steps
#    ##############################
#    # Report final timing
#    report_timing_summary -file $CL_DIR/build/reports/${timestamp}.SH_CL_final_timing_summary.rpt
# 
#    # This is what will deliver to AWS
#    puts "AWS FPGA: ([clock format [clock seconds] -format %T]) - Writing final DCP to to_aws directory.";
# 
#    #writing unencrypted dcp for analysis to checkpoints dir.
#    write_checkpoint -force $CL_DIR/build/checkpoints/${timestamp}.SH_CL_routed.dcp
# 
#    #writing encrypted dcp which can be sent to AWS
#    write_checkpoint -encrypt -force $CL_DIR/build/checkpoints/to_aws/${timestamp}.SH_CL_routed.dcp
# 
#    # Generate debug probes file
#    write_debug_probes -force -no_partial_ltxfile -file $CL_DIR/build/checkpoints/${timestamp}.debug_probes.ltx
# 
#    close_project
# }

AWS FPGA: (06:59:47) - Combining Shell and CL design checkpoints

AWS FPGA: (06:59:47) - Running link_design
Command: link_design -top top_sp -part xcvu9p-flgb2104-2-i -reconfig_partitions {WRAPPER_INST/SH WRAPPER_INST/CL}
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/centos/aws-fpga/hdk/cl/developer_designs/cl_hello_world/build/checkpoints/18_11_30-065511.CL.post_synth.dcp' for cell 'WRAPPER_INST/CL'
1 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
ERROR: [Netlist 29-77] Could not replace (cell 'cl_simple_bb', library 'work_CL_CL_1', file 'NOFILE') with (cell 'adder', library 'work', file 'adder.edf') because of a port interface mismatch; 5493 ports are missing on the replacing cell. 5 of the missing ports are: 'CLK_300M_DIMM0_DN' 'CLK_300M_DIMM0_DP' 'CLK_300M_DIMM1_DN' 'sh_ocl_wstrb[1]' 'sh_ocl_wstrb[0]'.
Resolution: Modify RTL to reference correct ports from the netlist
INFO: [Common 17-206] Exiting Vivado at Fri Nov 30 07:01:50 2018...
