m255
K3
13
cModel Technology
Z0 dC:\Xilinx\14.4\ISE_DS\EDK
vAFIFO36_INTERNAL
!s100 IglkbV5hfLZcg[SI`mzER2
I26IUn7Fb?bV84<:8Clh2_1
VaIPVFaRXA2;;?455TERdo2
Z1 dC:\Xilinx\14.4\ISE_DS\EDK
Z2 w1354680629
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v
L0 36
Z3 OL;L;10.0a;49
r1
31
Z4 !s108 1475461424.156000
Z5 !s107 C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XORCY.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XOR5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XOR4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XOR3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XOR2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XNOR5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XNOR4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XNOR3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XNOR2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XADC.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\VCC.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\TEMAC.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SYSMON.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRLC16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRL16E.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRL16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB36.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM64M.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32M.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PULLUP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PS7.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PPC440.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PMCD.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OSERDES.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ORCY.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR5B5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR5B4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR5B3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR5B2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR5B1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR4B4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR4B3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR4B2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR4B1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR3B3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR3B2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR3B1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR2L.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR2B2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR2B1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ODDR2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ODDR.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF7.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXCY.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MCB.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LD_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDP_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDPE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDE_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDC_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDCPE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDCP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDCE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDC.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LD.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\KEEPER.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ISERDES.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IODRP2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IODELAY.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\INV.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDELAY.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDDR2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDDR.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTXE1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GT11.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GND.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FMAP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO36.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO18.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO16.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FD_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDS_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDSE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDS.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDR_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDRSE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDRS.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDRE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDR.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDP_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDPE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDE_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDC_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDCPE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDCP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDCE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDC.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FD.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\EMAC.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DSP48E.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DSP48A.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DSP48.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCM.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CRC64.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CRC32.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CONFIG.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CARRY4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFT.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFR.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFMR.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFIO.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFH.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGP.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFG.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFCF.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUF.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND5B5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND5B4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND5B3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND5B2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND5B1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND5.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND4B4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND4B3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND4B2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND4B1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND4.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND3B3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND3B2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND3B1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND3.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND2B2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND2B1.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND2.v|C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AFIFO36_INTERNAL.v|
Z6 !s90 -source|-novopt|-work|unisims_ver|-f|C:\Xilinx\14.4\ISE_DS\EDK/unisims_ver/.cxl.verilog.unisim.unisims_ver.nt64.cmf|
Z7 o-source -work unisims_ver -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
n@a@f@i@f@o36_@i@n@t@e@r@n@a@l
!s85 0
vAND2
!s100 GKnNJh35dPHdkeFK<a6bV0
Ia?5E0g2;akC[Eb1J4OA380
VdNIBm@86;ogUD]Y34EeT80
R1
Z8 w1354680630
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d2
!s85 0
vAND2B1
!s100 n4MQSdD@jRNg`zaeAH9421
ISngSI@G]Zh3m>kcQK?^V>2
VHLnaHM?]fi<VW8emL<8`=0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND2B1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b1
!s85 0
vAND2B1L
!s100 ]T<D>AMlF9fY5h38VSXXA3
IBXB3YoZPiCE9;19XliAh`0
VP[:eVN^1NjQ_cBGkYYl6:1
R1
Z9 w1354680628
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND2B1L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b1@l
!s85 0
vAND2B2
!s100 eZP9=@PaH26=lA^XG2HU<0
IIPLM37Z<C1SbO:1^70J`o0
V5LPa_W8bE=fCG>7J3Eh260
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND2B2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d2@b2
!s85 0
vAND3
!s100 DWLmj7;?FO2djhYJzK3bB3
IlNeLhh1S5JUKYJXnXTXVV2
Ve`_=oU:Z;:^C0o6GXb82O2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d3
!s85 0
vAND3B1
!s100 1B2Wo>KZ<B>G_E;d8I1EN2
I6XD:?KY96z6Gzj9WX8Y793
V_nYblFz8fdlT]Y;IV6m1^1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND3B1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b1
!s85 0
vAND3B2
!s100 c58[o`j2[29nIVhj=2_o<3
IeoMIV^AQEA@38:;eUNz@B2
V3S?V[>Nd?]a[Fdjfl<17[2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND3B2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b2
!s85 0
vAND3B3
!s100 jA6d<]a@M<oa8i?SHQmdP1
I_ni>O48PC`lf@;bZFFCO:3
VCQ@J53Kc_PKJ@a7OBo9Ek1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND3B3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d3@b3
!s85 0
vAND4
!s100 TWZf0>9mJcaGALc5K07z>0
Iha=5;[YH@T:K8X:@gdR?Q3
VI`>kK<VbZ@C=D<MZCLXV;0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d4
!s85 0
vAND4B1
!s100 <I6ATAKgAdklZh5M=Y8]J3
I]>kPBgBbndK2?mG7nQcbk3
V;cO[EXK4_6L;?N`WX56aE3
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND4B1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b1
!s85 0
vAND4B2
!s100 oGl4k?K:oTncI9hFaEBb13
IdE45LQD0[fzmfMWFh<BS`1
V?O]nQFBCPV3ei]dmMVZ>L2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND4B2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b2
!s85 0
vAND4B3
!s100 `U@OZF75XYSdn<?Wma<Fc2
IQ77RL01QWUodoU07l08cc3
V]mU099CkEncF1;RaXQUCR3
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND4B3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b3
!s85 0
vAND4B4
!s100 `:JH<SZCHdiS:0O6hLToQ0
IXVOPNCdlH2f13D`Wbn>_>3
V`=S0Zm5zS>G8YC9VN8l4S2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND4B4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d4@b4
!s85 0
vAND5
!s100 m4jAYk>?;VVIHGHT?95jZ1
I^I0QBnG:?Nod1G;WmJ=391
V]Y[c5B1Q07n>ObTJ]Ijj82
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@a@n@d5
!s85 0
vAND5B1
!s100 0`73kSlEL```IoE2TO0>31
IT2ohXZ`6dM`Q4f^^;D^^b3
V8G<@`h>dDX@QH:05oXzKE1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND5B1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b1
!s85 0
vAND5B2
!s100 ^BURW:dD_Wh@zP9g5oci71
IXz5B@a<S@DgeXCYO4VFiK3
V^QgHMg6>hS;E?akI4mWBV0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND5B2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b2
!s85 0
vAND5B3
!s100 h?JY?_3J_nLLkJC0e9h^_0
IAHY57oA`zDPDCz?;3_<Ye3
VkiXE@gDBFDmJ3@7AF91AW2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND5B3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b3
!s85 0
vAND5B4
!s100 @X0TOei68OIj:;<0N641I1
I4Bf7oIO<eD4N;T?C]J8nV1
V7WG36YT0hhJA3`R@zOAe_2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND5B4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b4
!s85 0
vAND5B5
!s100 ZW4aBF1RZ[V`BNeV70Ga^2
IY_P?LmQ2D9b0c3M[]]E_Q3
V022ofD^mWk?[_X_1RU7[_0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND5B5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AND5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@n@d5@b5
!s85 0
vARAMB36_INTERNAL
!s100 F6?E?C4IQzJb=?3XKbWW^0
IWJ5eAYcJ<fZ:QXHNiC6W20
VN7ZV5J5K@66]??G6R8RDI2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ARAMB36_INTERNAL.v
L0 56
R3
r1
31
R4
R5
R6
R7
n@a@r@a@m@b36_@i@n@t@e@r@n@a@l
!s85 0
vAUTOBUF
!s100 `zHjnXab<hM7@XmSfYo581
IK>OiSP1VQGTF_N3oKTADC0
V;Oll@fHQgVS=3h`9ALiI@2
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\AUTOBUF.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@a@u@t@o@b@u@f
!s85 0
vBSCAN_FPGACORE
!s100 X<Y:ng>GeO;b0e0gT?nhZ0
I[eo2Za5SnD7ZXQ1G2F64]2
VfeUzUQMTkbWo2?]fn]Z2g1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_FPGACORE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@f@p@g@a@c@o@r@e
!s85 0
vBSCAN_SPARTAN3
!s100 lD[eXC;:^jJJW5nl<IaoF2
IDK=d4Ka_eQhWB:?FCKcOl0
VA4DOSU;F14DZe1dgNz;c<0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n3
!s85 0
vBSCAN_SPARTAN3A
!s100 92eSUQJ[T]X0YXL94>lZ:2
IM3K:>Mm0g7DzMDz7E9S000
V:gV2]HkB0ji>0;LXIORbM1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n3@a
!s85 0
vBSCAN_SPARTAN6
!s100 kE;HO_S`_44Fa[48W6[l`1
I8AZRcMQh>DDWAJ1>LIzom1
VD0g^=5[KzNNP]Ro@K^b_h1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_SPARTAN6.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@s@p@a@r@t@a@n6
!s85 0
vBSCAN_VIRTEX4
!s100 `M9jOjgKk5ePI9^]TR4;30
IfD;FDnNIb5QiF92mGF>OV1
V=7MZd:k:H^9ninQ0cGMeG0
R1
Z10 w1354680638
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX4.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x4
!s85 0
vBSCAN_VIRTEX5
!s100 SX63iYdBan[dh@R2=c3BD2
I=:T>fIW_3kVMlNGaNz8Jo2
Vlcj84o`DN[n8noo0]m7k_2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x5
!s85 0
vBSCAN_VIRTEX6
!s100 LIb:g?E851=^?W2Vli^Wg2
I018ZF8<]gzX7Q1DCLFX?b0
VRhO9[e4kNCE6FKTYlJ8?^2
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCAN_VIRTEX6.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n_@v@i@r@t@e@x6
!s85 0
vBSCANE2
!s100 nNPGGZlG:e8YKkg@V11GN2
IkS7coZDSYLH`Jhi^P=oJF1
Ve6S5MNiQAWG4FdgRhNe_L0
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BSCANE2.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@s@c@a@n@e2
!s85 0
vbscntrl_iserdese1_vlog
!s100 iPPHHk=WHSjkUIQT3_WSN3
I_@hgNH17aDNPPcdeBc[Ih3
VTS_GZ^jZ2?gB^g;6a6cAJ3
R1
R2
Z11 8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v
Z12 FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ISERDESE1.v
L0 1154
R3
r1
31
R4
R5
R6
R7
!s85 0
vBUF
!s100 lD^?@fimEVbf@6Ucg_<CX3
I>ONohFelhXh@<`ieE_d>J0
VlK=S_Nj[56;<]]:m@<Lbl2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUF.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUF.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f
!s85 0
vBUFCF
!s100 ^c9iHT>:EPWASlcV0XEjE0
I=4:O>CgCHT20VSB_Ro_S60
VS_PQYgH1bO@b<DWF1D:P92
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFCF.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFCF.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@c@f
!s85 0
vBUFE
!s100 WgGO`RTiI]Sg^DVl5]XbF0
I?0MGAZ0VfVIa_?XCXO5033
V[=T78^5McGl18z6_KZT_<1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@e
!s85 0
vBUFG
!s100 K8]GlZdaaoVYIoZF[P@Bz0
IIa45`;??WZ:hWVg]WMho=0
VYX]=iOU`23=cI?2lfR6YY2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFG.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFG.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g
!s85 0
vBUFG_LB
!s100 @5HUaU3fB>ODOAj[SPD0<2
I[1l:]fOeZ_K_aR0:[z?Zh0
VQNDLA=NhBTK@QHjhd3`:>3
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFG_LB.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g_@l@b
!s85 0
vBUFGCE
!s100 ?7kUggF<Z?DhF1i93ShGU1
I[fnOo^lJD09^NG?=G5e:o3
VV>4^N:AZVnAfELRmSHgAe0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGCE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@e
!s85 0
vBUFGCE_1
!s100 Pi>6l14cXmdELLhX8i@Go1
ISbaf`TP1dQM65i]L:5=zR3
VIB>FeYEZ?^U4WXbNE;Lh]0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGCE_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@e_1
!s85 0
vBUFGCTRL
!s100 0cS]S9I0G9^5kded1jlD<3
IXMegD>IPb7TV;zH1@GUI02
V7fR>JnOFn8hOlR^3D;Me:3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGCTRL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@c@t@r@l
!s85 0
vBUFGDLL
!s100 aKBH9N4Dkg?Y50oL@Y7^53
IYz`>Pn:1O0G9Q@7lf8H3V1
VfDHNCf`?A2M>Nk>YU]9bG2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGDLL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@d@l@l
!s85 0
vBUFGMUX
!s100 ;7M0Dg>jL9PF1E[4H1oLA1
IEJg2UnZ[VC]]`1Zk1aieb1
VPoHOZ1O;96VIjYgJPzFoJ3
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x
!s85 0
vBUFGMUX_1
!s100 YHK`1DJ_EAPXI4eBU^eQa0
IADL]JOkiVhGA8[=`;PAhS1
Vg:e34En@I^L@lz5<e0On41
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_1
!s85 0
vBUFGMUX_CTRL
!s100 >;4zoeb]Q>X=m[c9gL3e[1
I8i;[bBNgi9?[NjGF=7`z32
VFn]A?Nf>Pl=E_XQYOi3P<2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_CTRL.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_@c@t@r@l
!s85 0
vBUFGMUX_VIRTEX4
!s100 LUn>GPC9WW5C9zY_RWK4G0
IL?YR]DK2zeU29XXPP<aV[3
Ve=nm?K6oZNlP6f@`6zPj23
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGMUX_VIRTEX4.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@m@u@x_@v@i@r@t@e@x4
!s85 0
vBUFGP
!s100 L0RYfe@Q2O?g=_eGMG8Q43
IEHA4mAUUnocnzY>CFFkbb1
V>7e8n8RVWm4;bC869_[?T3
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@g@p
!s85 0
vBUFH
!s100 aj05aX>iA?388mfI8]90V0
InJ`z`dYCTUH0d@mj8DOzc0
Va47e@Gdz<_2=cCi2HRj4G1
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFH.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFH.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@b@u@f@h
!s85 0
vBUFHCE
!s100 eEKjhj05G:kl_dH6?iBJm3
Ic9Pn;h7:z]=AJDCgjQHh^1
Vl<P5U9I_l^8FZgfG878Ck1
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFHCE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@u@f@h@c@e
!s85 0
vBUFIO
!s100 Yn>[T<Q:EnT:B_@<5Q5lo3
IQQoPj16[n_AEENL_nfggV3
VCH>Kg0cMAa0I?=]KfkCF^1
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFIO.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFIO.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o
!s85 0
vBUFIO2
!s100 ;JQg>B:6N^gz:jH85:=8C2
I9ORBMDbBjM8^U1m0LLSPK1
V9>5a9`fZe3<DEH9M0NIVz2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2
!s85 0
vBUFIO2_2CLK
!s100 ]3>A3ZzeQlEYHDzN=V7e?0
IFdhL7C`EiQkJMozgkYKe13
VHWJ1I`INS?cWZUaC;:MmT3
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2_2CLK.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2_2@c@l@k
!s85 0
vBUFIO2FB
!s100 eZm=CUgKk=F]T?F8U9WTS2
ImVnC1Z@KSHghdj@EXe]@30
Vzk[@STcJNa7Zo:m]f;T=M3
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFIO2FB.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o2@f@b
!s85 0
vBUFIODQS
!s100 J820aRnoWH41:DLQODaIG0
I@@Im6ZzBI32VXH_I8fMC<3
VO?PdDWEE7A4e0OALebIm^1
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFIODQS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@b@u@f@i@o@d@q@s
!s85 0
vBUFMR
!s100 `EDR;_IVjJ86UP3;Hkg[g1
Ie>aflM[@KRcU6MB6OJXVG0
V?<1z84kRzG9H6h@1oD0d:1
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFMR.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFMR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@m@r
!s85 0
vBUFMRCE
!s100 m^0H`nPANdbh6iNgQ9kOQ2
IEAG9JMRP2gODD]4RVf65@1
V2V:9gmGe5[z[_4JRe]8of2
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFMRCE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@b@u@f@m@r@c@e
!s85 0
vBUFPLL
!s100 SIi4eRDc1[4[bHI<`c0`n3
I5]XI25AJTV5]hIPEC09zD0
Vi_NE>0H[SUd>HWLN>=Z052
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFPLL.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@b@u@f@p@l@l
!s85 0
vBUFPLL_MCB
!s100 ?b?KNh;KWnjC]Z:QY>3L^2
IPkOA3Y6FT1bmz4n:V@W>k0
Vgn0Tjj5>Abb>OUS=;iEB51
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFPLL_MCB.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@b@u@f@p@l@l_@m@c@b
!s85 0
vBUFR
!s100 oiEcJLjX7=dJGHMnzi]gO3
IJki<ITTQoi[Q>J4FE`1^Z3
V4O5D8ekG=c:aC46F:;`PJ0
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFR.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFR.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@b@u@f@r
!s85 0
vBUFT
!s100 ^^G;?0SHmeIcHGa;DHDk^0
Ib0W>4X0aMd>a<9:0z;?1R2
VM71K;LgMZa<ASb4T57X_G0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFT.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\BUFT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@b@u@f@t
!s85 0
vCAPTURE_FPGACORE
!s100 bDTRSdhAa9nJ[4iY_Uk2Y3
IBnh=XLUQg]V8nh?Mgn9E42
V9EVISb?<`7KkRe>B95GmB1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_FPGACORE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@f@p@g@a@c@o@r@e
!s85 0
vCAPTURE_SPARTAN3
!s100 DeImW[LgWA08:KdjHRGQ:1
IZYaOLB=ibgX4H8]ikHF_P2
VmefV@4mL_jo@2lkIFmz1M1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@s@p@a@r@t@a@n3
!s85 0
vCAPTURE_SPARTAN3A
!s100 K_HoS3Rk9G1Y;4@m^lUd02
I_MZ6=VZnk<POXWVEN1i621
VaCima7cDR8:H11U]<C5kB2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@s@p@a@r@t@a@n3@a
!s85 0
vCAPTURE_VIRTEX4
!s100 F?CZ0klY7zEB]PEk29RT42
Ib1]dV1ij1TY^2Nj_]6a>63
Vff<U=n>zoD_O6O^RATIC_0
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x4
!s85 0
vCAPTURE_VIRTEX5
!s100 gmE4nFVBD]@80f047YJZd2
IkmTNSk1ZBB75:ZgNSmg4K0
V2Sd[e5D<JH[GWFo61FJ<[3
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x5
!s85 0
vCAPTURE_VIRTEX6
!s100 8DHGnPFC1jEHIYGVPC_:W3
IfW3Lz0c9dHlY]zJI2dL7=0
V9EQ@e4Z[m2dg9`cAAHa973
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTURE_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e_@v@i@r@t@e@x6
!s85 0
vCAPTUREE2
!s100 jL3@mDzj1<AfZZW^hmMPJ3
I<NT?]9eeDaIc:2Uz1BHMo1
VIbV_koVzzPJioZfF;ne^F3
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CAPTUREE2.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@c@a@p@t@u@r@e@e2
!s85 0
vCARRY4
!s100 @co9OB]@;^Qcc@@;7LTZl2
IL<i6YMXWLg?1?9XeN>OG12
V?LdczKYOgVL6aQc[Hf<5b1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CARRY4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CARRY4.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@a@r@r@y4
!s85 0
vCFGLUT5
!s100 YWXOUB=TadH>_TG4Ck6]42
IOGU:LeFLd@PzPgLdnz@Z@0
Vd3WZ57>Ki1i3fDUXGlo`N1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CFGLUT5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@c@f@g@l@u@t5
!s85 0
vCLKDLL
!s100 h<<0]F@SK=`?9fH[T2eGD1
ITYY4f[>1c0ia80nVbzic?3
VJ61@OJK?:R=DmAj];JVzU2
R1
R8
Z13 8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v
Z14 FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CLKDLL.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l
!s85 0
vclkdll_maximum_period_check
!s100 <_mf`0dd]:GA;E=>z;3fK2
I@4m@li>LZ1:ELTia9lea70
VELgzKg=^3Hz`7Ejmnf29Q0
R1
R8
R13
R14
L0 450
R3
r1
31
R4
R5
R6
R7
!s85 0
vCLKDLLE
!s100 ;cR7dJAShV>QFWKg86aUo1
Im38Ch0Z2[<NT8FLILVPm61
V15f_imW6E_Y[;ARZ9]OBM2
R1
R8
Z15 8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v
Z16 FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CLKDLLE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l@e
!s85 0
vclkdlle_maximum_period_check
!s100 `DGl<OMOQ@N7Yb8PG3C2E0
I8H02M1:5O^e1Mb[R7J`g01
VTjeC?OZTjnO_dg^]noOz72
R1
R8
R15
R16
L0 477
R3
r1
31
R4
R5
R6
R7
!s85 0
vCLKDLLHF
!s100 _O=SRJ?jaEgS8;_9m=O?R1
IX9D24;ojzi2?QnQ:g5IL23
V3TJWMiJ[7>HdZY4]?^Kf22
R1
R8
Z17 8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v
Z18 FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CLKDLLHF.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@c@l@k@d@l@l@h@f
!s85 0
vclkdllhf_maximum_period_check
!s100 >:VafcIR:W:1=2EBTEzFf1
IX_mPO_;ZTzM2;ZkCP6<>83
ViG;^Q`R93hE>ojW`T36@G0
R1
R8
R17
R18
L0 425
R3
r1
31
R4
R5
R6
R7
!s85 0
vCONFIG
!s100 4PAOoh6LoA<DHo`T;zX5H0
I5[m<84Q:17ic:_oB2MzLC3
VG9fRSN7nb^P:WD_Ykz2Vg2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CONFIG.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CONFIG.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@c@o@n@f@i@g
!s85 0
vCRC32
!s100 hC::C]K_jGi<ik<7P5bLK1
IdL;UA9G><QAloF1ZUVH>O0
VH]7KegD1dfjWYohBkX?Vh3
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CRC32.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CRC32.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@c@r@c32
!s85 0
vCRC64
!s100 MIfn]<KSMb>;??a9Nm4a10
I;C?X?caDl>FIYCGOdo4oH3
V`h2L6FcjMlonXU<9OWA5C1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CRC64.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\CRC64.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@c@r@c64
!s85 0
vDCIRESET
!s100 keJ:@mRi9UgcJR:eQib`b3
IkGWAJ5@<fkJlI_8U`>8m<1
V51XAl;j1AL>nN`meBdX:a2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCIRESET.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@d@c@i@r@e@s@e@t
!s85 0
vDCM
!s100 _j@@C@Rf`GSnSjMEV7m]Y3
I[g=ZS1Y@T;?MBLb4YoZ:a1
VYRm]k?<ZoIF^:z<Rmd2:f1
R1
R8
Z19 8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCM.v
Z20 FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCM.v
L0 46
R3
r1
31
R4
R5
R6
R7
n@d@c@m
!s85 0
vDCM_ADV
!s100 T<Z76PU=2g81DbDdn1T8=2
I^=Fja03T^6Ba0g=AGI3Ej2
VekT=kP7Mk[R]hgAY1`kK83
R1
R10
Z21 8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v
Z22 FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCM_ADV.v
L0 72
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@a@d@v
!s85 0
vdcm_adv_clock_divide_by_2
!s100 gi[E]dB[JokoKPm8:`i2E2
I2lh63Ke2ESQNM@E]W8UBC2
V;HC<7z;UY>CDLS>eJ6a=J3
R1
R10
R21
R22
L0 1564
R3
r1
31
R4
R5
R6
R7
!s85 0
vdcm_adv_clock_lost
!s100 BzAig32n;:Fgi;4lf0zSX2
IL2>j947CEe7<Ya@P_ID7[1
VAR`8lfA;@46R3<Gh7Wo>l0
R1
R10
R21
R22
L0 1628
R3
r1
31
R4
R5
R6
R7
!s85 0
vdcm_adv_maximum_period_check
!s100 GPZ5Wd9lOWaHO?=h?a3PH0
I]1KZzJZkJKoB:WVIQeh6A3
VbT7c2U@Xkfo@WO7FK3Oda0
R1
R10
R21
R22
L0 1604
R3
r1
31
R4
R5
R6
R7
!s85 0
vDCM_BASE
!s100 Z^ha>XJl4VgT5LOGIa56O0
IT99n5PlPEAMBGn@5Y6PcJ1
VNXVem7R2GnfC0m04OU^Fz2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCM_BASE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@b@a@s@e
!s85 0
vDCM_CLKGEN
!s100 ZCl?HYkHK@nbN]9gFJY?P1
I?]Q^Ozbf]D@XSI^JIIi=L0
V_1Z[h7VC^@AMVc3LY8kS:3
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCM_CLKGEN.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@c@l@k@g@e@n
!s85 0
vdcm_clock_divide_by_2
!s100 IbaNZk6;[nZoV^[a62e:33
I]6gXm]AObKLH>D_oiNhE73
VJgTmQ7aUZXjAFmED;SD[23
R1
R8
R19
R20
L0 1339
R3
r1
31
R4
R5
R6
R7
!s85 0
vdcm_clock_lost
!s100 ID>kjCDhUT4W57[_5L8T40
IPI0;HRS[6_0XHa[1=BGAj1
VXgof>MDQX`a1jZCg^XIGB3
R1
R8
R19
R20
L0 1402
R3
r1
31
R4
R5
R6
R7
!s85 0
vdcm_maximum_period_check
!s100 h=C7l1;AHjh?TVGNL`Uzz3
In76P6kLbzFR6OCO>Ee^902
VoIHmbnECMBLC`Aj`4cWj43
R1
R8
R19
R20
L0 1380
R3
r1
31
R4
R5
R6
R7
!s85 0
vDCM_PS
!s100 n13WDgNIIcf=VM@J93k6@0
IoFM>PTP:SPS3bFLE5N;n40
V<QV0?kkn04nB[>UjLUhOD2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCM_PS.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@p@s
!s85 0
vDCM_SP
!s100 QP19l3Lo641CoN@e2E1Mm1
IlVI4lgeTLh9zOWi4Xl`U13
V=O?0n2;5oGabzQN;P4WHQ0
R1
R8
Z23 8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v
Z24 FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DCM_SP.v
L0 45
R3
r1
31
R4
R5
R6
R7
n@d@c@m_@s@p
!s85 0
vdcm_sp_clock_divide_by_2
!s100 0LEz;L^Pz6iK5<k_Khj9N2
IB@Ti[aYd]:6eXTee4Cn=01
V1fo^SUQn]?IPj1WDInozZ3
R1
R8
R23
R24
L0 1127
R3
r1
31
R4
R5
R6
R7
!s85 0
vdcm_sp_clock_lost
!s100 LLE6c7c17@8zi?H]WBOZE0
ICXaLz`N0GBgl4f]Bfe4bK3
VGfWYcazaKDO6c>M]cUcV30
R1
R8
R23
R24
L0 1192
R3
r1
31
R4
R5
R6
R7
!s85 0
vdcm_sp_maximum_period_check
!s100 JgdIzU:;WH[DCfX5B?32E3
I8WckSO8^f<EJjLdFGhW6h2
VGi;Lk7UB[cJH66Hk=d2me2
R1
R8
R23
R24
L0 1167
R3
r1
31
R4
R5
R6
R7
!s85 0
vDNA_PORT
!s100 I2OXCFTEe9NRC4`H79Md11
IFiI]TiJH5HP=CJk?H`82g1
VAMO>>4IL=ZLYXQjOkcXXG2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DNA_PORT.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@d@n@a_@p@o@r@t
!s85 0
vdout_oserdese1_vlog
!s100 BdVK`d5?b0[M:d<hQ@0SB0
I59ZTQCIWN`>;j`F:d7k<:1
VzHjRb;B^B68iaF5GFD8KN1
R1
R2
Z25 8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v
Z26 FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OSERDESE1.v
L0 2572
R3
r1
31
R4
R5
R6
R7
!s85 0
vDSP48
!s100 Xk^NG>Q[5>1Q=5z;62W]j3
IBG^6Qiea2WhJK`lj2B09]0
VGaHY@0BB;m_W_kB=5Z:i>2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DSP48.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DSP48.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@d@s@p48
!s85 0
vDSP48A
!s100 AmU1YeagAhA8;aEhg_n@60
I]B5=jK8SY^cURo9HzK0922
VCck?=A0Xi@bVml98_X38R1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DSP48A.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DSP48A.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@a
!s85 0
vDSP48A1
!s100 F[bV3]W9e_@n`YJgmZ;7j3
IZihHmK@8E8ZZ]8P1zi2R]2
V;9mB8NV4Q;>l>_WkGaznU3
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DSP48A1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@a1
!s85 0
vDSP48E
!s100 l06On4[5H8a@j`HX^obPQ2
IUE?li4TVjkdMUho8O0h823
VePAKNd2::cG>9g2@PV??Y1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DSP48E.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DSP48E.v
L0 47
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@e
!s85 0
vDSP48E1
!s100 >iXMdg76MjCzXZiZJWnDb2
IAI[^A:AO=m2;UlkD4COXC1
VfHRQQ160X=[MKe6[:c6PT2
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\DSP48E1.v
L0 41
R3
r1
31
R4
R5
R6
R7
n@d@s@p48@e1
!s85 0
vEFUSE_USR
!s100 _iPGe7fa3;X1OSm>_Nf6H0
IZRNKMZ98Uh;fUm7nhjKob1
V0DH@lzO>N[zzImX1LI<in0
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\EFUSE_USR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@e@f@u@s@e_@u@s@r
!s85 0
vEMAC
!s100 gdmQF=z93hH>R1gh@1:e11
I?FzeIgVK:8Z7AheX^ZCY12
Vz`XWW7Q<cT43CSJHLSgPb3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\EMAC.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\EMAC.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@e@m@a@c
!s85 0
vFD
!s100 E;3RzhEE=U^ifnzJf58Oa1
ISfSo4_NUM`Vlh2MkWNEUo3
VXhf7l^:0CGoE9RLD<]i`?1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FD.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FD.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d
!s85 0
vFD_1
!s100 RgY9Cla?:523jg1LdFP403
IKCUPEJMmoA2=_E[W`lPc81
V8Vm@5G0]Y;:F[WJd?>d6O3
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FD_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FD_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d_1
!s85 0
vFDC
!s100 zVNSnVIgKBVTfjm@5@:]01
IS3mMP5@H;[<nFGeN0zPY63
V@KB=^o9gYAdh8fZJ]FI9z0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDC.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDC.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c
!s85 0
vFDC_1
!s100 25cJC?@OCGE6mP8mm3gam2
ISM`MIG[KnJ_H5]9On^k:82
V9990NRl@<Sz[`ezZDmK;X3
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDC_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDC_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c_1
!s85 0
vFDCE
!s100 ^F1gC;7:17^KMh;b@ADJj3
Ik0eaN8nYPlPBzKNFg=MOY0
Vh8nL=a3ccf`9cWDjLhUNn1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDCE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDCE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@e
!s85 0
vFDCE_1
!s100 ^V1<5XF=DXfK]ViY<]9Gc2
I<SH<EB7L4JYiSeISFDbkY2
VY:TG4ZCa6j=@ege]XXa9H2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDCE_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@c@e_1
!s85 0
vFDCP
!s100 ^JMfJQIl4VkdnciR3Z1;92
I3kB7j<6nDFCA]NhTW7zQS3
VS^J24k3zdgVbS4dUiM5=l1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDCP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDCP.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p
!s85 0
vFDCP_1
!s100 >]kbbAT_<o:cHHgW_5jK:2
Iz[IbegC5cdkn5SGDaC<jF1
V74CG[PfC9QhVC3?GbW=DR3
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDCP_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p_1
!s85 0
vFDCPE
!s100 kM<OYm2THT=kG`?Ycl;Y@0
IgmS7UblM;=aHiS0VdbaE>0
VKGZ4Mb[j2ZKlSFAn14JY=3
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDCPE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDCPE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p@e
!s85 0
vFDCPE_1
!s100 HzQho?m:OYeRbzPVO`Xl^2
IgYFEm]7Lj5?JWlR=E<jze0
Vz]^DlQ[mF?]ZU@cgh7HcM2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDCPE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@c@p@e_1
!s85 0
vFDDRCPE
!s100 An;F7?U@T^TB=0GP53ZCj1
I3ZlDgioOkcdj4:BR:BaRP0
VP9WKYiH9hzmX3^5e@6m]70
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDDRCPE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@f@d@d@r@c@p@e
!s85 0
vFDDRRSE
!s100 Zn0LBgzggnbelh6oZC[P21
IT_hdM7dFRRCINZQ@3iA=Z0
VhCcDKleheM6hFAhHgOXkF2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDDRRSE.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@f@d@d@r@r@s@e
!s85 0
vFDE
!s100 W^WU0_jdQEm8L^1[L[A<_3
ISFBji9I4M`aNRj1;@AOAa1
VF0[eh2;TkgCeFLfgRYiSg3
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@e
!s85 0
vFDE_1
!s100 Cg[6YcJe@EfnK5G4XVGY10
IzYA<iKzZC^hNNe;]=Sc<G3
VUo:B7LzMSBZCM3_hL3I233
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDE_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@e_1
!s85 0
vFDP
!s100 BJl8Ndb]j@4<UE]P9BYY`1
IX[=`b_JYZfhOWZZ4ZZOcY2
VmV^HX[@AKb]nMZ^F1YfL42
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDP.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p
!s85 0
vFDP_1
!s100 4aJbc?=EeUDCJ3zQkiAeG2
I4dZcXh@NklVOWKl[bnY7<2
VQA_>OoYAdGoWzYV6?eMgH2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDP_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDP_1.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@f@d@p_1
!s85 0
vFDPE
!s100 GHc36dJ@DLkd7IaAOJndc2
IXf^>I<ZoKdf_Fge0cn@Xn0
V^]Z^e_PCMk=H_WJ8Xg4iA2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDPE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDPE.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p@e
!s85 0
vFDPE_1
!s100 ;=489F@2NUWWDfIVD[NBh2
IQcdHa=XGNcGZMUB?`Tb7=1
VJE@_6fS9PUJ485nn:EPhB1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDPE_1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@f@d@p@e_1
!s85 0
vFDR
!s100 UeM?S]4L<jnL5Pk<6a^g30
IK[]z]<jkmHA98@FHBal^P3
V<>GW1mjz]zY2lY0l`BlS11
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDR.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDR.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r
!s85 0
vFDR_1
!s100 nD5_DgFMXYKO4o1DR?DYB2
I:`PIdQWgi9Y7D^_6PmE?j1
Vbczd[ik>PeZX]n>LiMdGR2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDR_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDR_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r_1
!s85 0
vFDRE
!s100 k``Nd=2naOf19UUHnCehQ0
I7ekHfjeK9;JmJHICOJd0P1
VfXCJX3RMN?UF0DH:3Afo`0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDRE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDRE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@e
!s85 0
vFDRE_1
!s100 >o?eJ9bic0`BA:7RJOoB`2
I<^LmJB?F>VmRzSG2OR`2e2
VKHJE;SeojNCgWTBb^SJ9C2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDRE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@e_1
!s85 0
vFDRS
!s100 UUL[_4X83d[nX]7JeQb<M2
I_ZK1oVCG2<]h7Aa5`dYS^3
VfnZ1<l:A?6U;PfOcbDLoZ0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDRS.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDRS.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s
!s85 0
vFDRS_1
!s100 LOaH3>NITA_h@PVKPf[CX3
Ia3giK]WR0HH:J`ZLjVS9d3
VREHmMl5k5?JB=zZzEPAEj0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDRS_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s_1
!s85 0
vFDRSE
!s100 6YWW@^lQWE=a1?BcdSY5U1
I=Z=CK8:>WIF3dVoRGcPh81
V;c;PjD6FN6J8c?YgN29^l0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDRSE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDRSE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s@e
!s85 0
vFDRSE_1
!s100 JFV6A<ZXYN4RBRH4>`T9[0
Ia:O:kFfZWeNbBj1fc4eL?0
VG[zC1X84U;fNZQUa=]Hlm1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDRSE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@r@s@e_1
!s85 0
vFDS
!s100 glSo@dCB8>QC]74D6DM4P3
IgS1aheSYgKL:57?`0Lh[Z3
VXbGmTfQTTF3df@G4:`H`?2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDS.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDS.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s
!s85 0
vFDS_1
!s100 LRTPeg3eWTogN2lY_31Tn2
ITKdl5e@^=>TMEReIhnf2V0
Vd=a>Aa=d6]F7cR>o:GTi_2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDS_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDS_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s_1
!s85 0
vFDSE
!s100 OZ0zb^=1C1LbW^dlk1f<<1
I<WVD?9QVMSX_[X9TSKmFJ1
V>=O;PkM:b=bkDG7XQ3c>A0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDSE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDSE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s@e
!s85 0
vFDSE_1
!s100 6JW8CE@T;9X<HGlgI=BWX1
I5:GKCfeo22gVh<=:1S1LF0
VO[Z1?@Y;bzEJfGK`<DKV^0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FDSE_1.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@d@s@e_1
!s85 0
vFF18_INTERNAL_VLOG
!s100 f@A5OeW^QzCToNGW`PI0L0
IaeP;:EgUL6V554VVX0^zQ2
VFM[k>E1Om^2XS<IZ6F_ZJ0
R1
R2
Z27 8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v
Z28 FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO18E1.v
L0 200
R3
r1
31
R4
R5
R6
R7
n@f@f18_@i@n@t@e@r@n@a@l_@v@l@o@g
!s85 0
vFF36_INTERNAL_VLOG
!s100 0Eh98WcoTM8eAY0>=RzFh1
I>`07[j6?h>PbhA=V0TTL31
V:75U1E`V?iRMmkLl7ZNRm3
R1
R2
Z29 8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v
Z30 FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO36E1.v
L0 214
R3
r1
31
R4
R5
R6
R7
n@f@f36_@i@n@t@e@r@n@a@l_@v@l@o@g
!s85 0
vFIFO16
!s100 EJi<JBTjT0STY9FDjTk:J3
Izj8_Q?ETDBYZbKh:K00FG2
VJjKYzmdal6=JjIV<T?6zJ1
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO16.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o16
!s85 0
vFIFO18
!s100 L7X0VCDkolE0oY[^gOa=F2
IkU8X6n<=^DBST85?Ujk@H3
V=B>HY]YdI7fDn3?2;^SAW0
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18
!s85 0
vFIFO18_36
!s100 K=@WBUWdKCFI[XXAV3=>;0
Id;fIKgRf9BTzlX;H`Kc2`2
V^7^D3UK]NGiHizBY@1flN0
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO18_36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18_36
!s85 0
vFIFO18E1
!s100 YOE32OD`e89l]@N9Al82]0
I]VXIiD[Caz13:TB:i@LOz2
VS6Tn6JJfiaMj[b@93<bcc0
R1
R2
R27
R28
L0 47
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o18@e1
!s85 0
vFIFO36
!s100 MK@nH=hef7E`=`4^=i3i;1
IKJf10PUaPbNcHTAl[X0?A1
V<?WS4lOAfBI<0_Bj5eI6b2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO36.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36
!s85 0
vFIFO36_72
!s100 E72Hj;gcV2AOfKHTc7QDa2
I^Pkdb_=gZ0TA>0KUmYF_B2
VCUGS9]4ZN3BL4:kaC<zI01
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_72.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_72
!s85 0
vFIFO36_72_EXP
!s100 <l6^<Z^FZ1YLd0@hJaiXa0
IZVHAcfGTbIo?S6S8VJjAC1
VAeZkXl;^3T71Pazn`zbBI0
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_72_EXP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_72_@e@x@p
!s85 0
vFIFO36_EXP
!s100 V>P=fSUfZHzc54iRfX>S>0
IA`BCc=@WRDCglVeKnh^L:0
VUT]jMz`Gh^eb^_YgCKh=I1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FIFO36_EXP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36_@e@x@p
!s85 0
vFIFO36E1
!s100 czRLni`za;XC`<H88z^>83
Il3;ARQ_GEboG;KWToYZe52
VH?Sc[LK9:<280>m^:VPCT0
R1
R2
R29
R30
L0 54
R3
r1
31
R4
R5
R6
R7
n@f@i@f@o36@e1
!s85 0
vfifo_addr_oserdese1_vlog
!s100 M6UVTZlbH9;PRiZ^LC9JZ1
I2DR:F7^1=E`Wm;SR1IDCA2
V3VD`:5fgno;UaA^izFL5:2
R1
R2
R25
R26
L0 1997
R3
r1
31
R4
R5
R6
R7
!s85 0
vfifo_reset_oserdese1_vlog
!s100 jikb;ZB2UU6fH<>Jm1KRl1
ID]glM6e0N8[YH08W252aM1
V`a73e?^i;91:BG;TX]:0d1
R1
R2
R25
R26
L0 1792
R3
r1
31
R4
R5
R6
R7
!s85 0
vfifo_tdpipe_oserdese1_vlog
!s100 gV^_AUR68hJXWeaM?Yf<a2
Ik1neTQ0HDf;g]0OSC5BGb3
VXPNYTLecLQn]]jU?Paj3_0
R1
R2
R25
R26
L0 1591
R3
r1
31
R4
R5
R6
R7
!s85 0
vFMAP
!s100 en;3i2[g544SZ^FSSHHTl2
IAAF9VEMfZSMBd^];hQ_5a0
VfGNDC;R9AMbGo10a^]2Eg3
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FMAP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FMAP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@f@m@a@p
!s85 0
vFPGA_startup_VIRTEX4
!s100 S@?jU8i?BmK@NZ2D;S1IR2
IoJnSPPj^a[;oPSBH6>>;n2
VmdTY9@o@1iZ[^JPjM>NC21
R1
R10
Z31 8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v
Z32 FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PPC405_ADV.v
L0 1329
R3
r1
31
R4
R5
R6
R7
n@f@p@g@a_startup_@v@i@r@t@e@x4
!s85 0
vFRAME_ECC_VIRTEX4
!s100 WVb`F727klU23h98[8HK13
I<z6NcYojMjjo>Gl`P6imQ3
VSzN3P2aWEiiW42K0K3MfA0
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX4.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x4
!s85 0
vFRAME_ECC_VIRTEX5
!s100 66V?UAA>nQ1MmMXn?4DK71
IA5^eIabS0<l2hjegc3fY^1
V;SfLj_gKVEiWH]JP^4G6]2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x5
!s85 0
vFRAME_ECC_VIRTEX6
!s100 442`n9OSfF0^]ZSYfSI;Y3
IV8T2]YjCCN[RhBOMUhS_61
VP6?gb3mRHm8aTM9YG6dS=2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECC_VIRTEX6.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x6
!s85 0
vFRAME_ECCE2
!s100 [YSNKUole>^D@nN9<]bB20
IPKKoMRR8^6l2V8nbmUeZO1
VUQ8[S>1[f>ZNn9>>BJ5Vb3
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\FRAME_ECCE2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@f@r@a@m@e_@e@c@c@e2
!s85 0
vGND
!s100 Hk?<m[bkPV^BPndB^]<DW1
I<dRj0Af5O;W_;l2Uo;c=?1
VkoFjKGfGfKzb7oBE1aG?:1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GND.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GND.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@g@n@d
!s85 0
vGT11
!s100 nSo79JeDAQM<BEN]gLoXb2
IN4c;Ne8:HoG1lfTWH5okK1
VLFXzN]CJG=^1g1eGJX5nf3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GT11.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GT11.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11
!s85 0
vGT11_CUSTOM
!s100 R]Ya7@Q6BXAbIKI9bcQ<_1
Ik:[ZQ4n>X9k54eVPBcI`20
V[NLc@DXEVjBoP0ITNA:2N3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GT11_CUSTOM.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11_@c@u@s@t@o@m
!s85 0
vGT11_DUAL
!s100 lQ^O8WjlcR6iUBGBdPC;B0
I>:JU@mzKUJ>5dV`0?X0l>2
VJ3G:7lDe^d^BBfKi8jDZO1
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GT11_DUAL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t11_@d@u@a@l
!s85 0
vGT11CLK
!s100 QS84gg50:E?MWa9<dQm3P3
I?I9b;mL6eAMVQ5=LCQA[k1
VM_A6BOOVEmanVn;OGRJ>20
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GT11CLK.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@g@t11@c@l@k
!s85 0
vGT11CLK_MGT
!s100 USeAj4OO0:;6Pk;M?SD7_3
IC6bf^fJh6IZI@EO=?PA=g2
Vc:WlII]=o;Zazhl7Tm]=G2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GT11CLK_MGT.v
L0 20
R3
r1
31
R4
R5
R6
R7
n@g@t11@c@l@k_@m@g@t
!s85 0
vGTHE1_QUAD
!s100 6b^0;M@A^^QLW8bXKHWek2
I@]3DJjT_J_S7[21bfdB=P0
V8nP_inFgUlBMA3>OkO<n]1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTHE1_QUAD.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e1_@q@u@a@d
!s85 0
vGTHE2_CHANNEL
!s100 2L?]cOROUZmGZ3j0ce54N3
Ia>8X;N1K^=?J[KB?`[C^[1
VfczP18l64_@kDJQo1eN4R1
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTHE2_CHANNEL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e2_@c@h@a@n@n@e@l
!s85 0
vGTHE2_COMMON
!s100 Dj18oU`RP^8C`]J93]eDk1
I]nlSl<c30CWK6;c8M>CdQ0
VBPc=oWBRVfG5[GGE=kB<Y0
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTHE2_COMMON.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@g@t@h@e2_@c@o@m@m@o@n
!s85 0
vGTP_DUAL
!s100 4?=MzVblbW:0;bSGfN^hE0
IGnk^WD7K<NJ5OBJVE:d6P1
V]9[48>I2N37zC3W^V_R:o1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTP_DUAL.v
L0 47
R3
r1
31
R4
R5
R6
R7
n@g@t@p_@d@u@a@l
!s85 0
vGTPA1_DUAL
!s100 9XGoIB@KB8bjZ<P[_e`oa1
IgZ>i]N6_cE6`h?U9kEQFX2
VT0WXVNO54T1LS[kNN4T0]0
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTPA1_DUAL.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@g@t@p@a1_@d@u@a@l
!s85 0
vGTPE2_CHANNEL
!s100 R55VM5JdQQjVA[Gj^aUOZ1
I83A9nE@C_C8aVK_Aeb1<J2
VY;>IPEKkaED_UN]YgHG^I2
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTPE2_CHANNEL.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@g@t@p@e2_@c@h@a@n@n@e@l
!s85 0
vGTPE2_COMMON
!s100 ]N:B_VG>P@QQM:Y=C[g;Z0
Ib>?PEW0nGhd=2R[UFgnI>1
VOkM_?bo1OA1_4cZm8g[482
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTPE2_COMMON.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@g@t@p@e2_@c@o@m@m@o@n
!s85 0
vGTX_DUAL
!s100 DljOUF]5KlhP6@i3Uh6SH3
IAZ?InlV@G6`=AfX0S?Q1?0
V[ozf[m6TRLn`_3cRb=Bm81
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTX_DUAL.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@g@t@x_@d@u@a@l
!s85 0
vGTXE1
!s100 S0R@bBfafg9GVm[N0L=^K1
IiI3JE4gz0TAH]C??[VZKS0
VLnNYBR80F>6hDgCU?_2ET1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTXE1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTXE1.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e1
!s85 0
vGTXE2_CHANNEL
!s100 2>_<m?WMga:ZoAQ:aQ8K]2
Ib=jXF>MUjEV<bjjF1G6663
VLG0lQZ1a6:US[]7oZn2XT1
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTXE2_CHANNEL.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e2_@c@h@a@n@n@e@l
!s85 0
vGTXE2_COMMON
!s100 `[Ao[USQI]ck?gMeLIG0V0
Ik^bI8z:A1F;SCeCPZcZAX1
VdabN1eN19DA5NmFD=GaG@0
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\GTXE2_COMMON.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@g@t@x@e2_@c@o@m@m@o@n
!s85 0
vIBUF
!s100 nQUH_YAMIBIXdQD9bG_db2
IZza9lbi3kRiz=MJ923k^>3
VFa[m`8924?LF__:;lCfeZ1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f
!s85 0
vIBUF_AGP
!s100 9nZgz1]3Fji@d4z]3>>L01
II[K>:Un5>=aK2KjNR`T7b0
VF8LY^g;]JQoWd@]`PdjJK0
R1
Z33 w1354680631
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@a@g@p
!s85 0
vIBUF_CTT
!s100 UO=P14Gn8A1n=bYMZT2zF2
IPmI>6JNOQnQ_:J^c@]Z^;1
V:`AZjkPKl_XoLHPfA:EK^1
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@c@t@t
!s85 0
vIBUF_DLY_ADJ
!s100 iJkZUoXiB^0d94`olgFZ42
IG2YgegYX4cF2N6W7_:?af1
VXz[OjkD:G@c1j;6HzQLcg1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_DLY_ADJ.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@d@l@y_@a@d@j
!s85 0
vIBUF_GTL
!s100 7MnefF;]QDKY:[_L80mEc3
I]UM3@aZcazTLLdJA07CXY1
VTFa07KJEMJP<dGWZL9SAM1
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l
!s85 0
vIBUF_GTL_DCI
!s100 XT<Wk2iLaL=lzVDfPbR543
I4`mGKP4^mVP^6hMHO43HU2
VYWKnW5HaNBkLbI>k^;EKg3
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l_@d@c@i
!s85 0
vIBUF_GTLP
!s100 N2b9N8ZH5`XW`928@<3bz1
Icoah^bU1j<;KbRK_RT[B32
V:M[?ik=>VG2j7^h;71gfd2
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l@p
!s85 0
vIBUF_GTLP_DCI
!s100 A=FF7Wc7dIV^mJcecZP^=3
Ido[?NT;iIzd1?cC3?njPP0
VPCz8T;R9PHJ=l<zJMk6do3
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@g@t@l@p_@d@c@i
!s85 0
vIBUF_HSTL_I
!s100 1Ge:JN?^[Tck@T`G[;_YT0
IB7>lm>d:HR^SlS70QB2mV0
VBNDUL?:QJ6WJi3Y6]zHjD2
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i
!s85 0
vIBUF_HSTL_I_18
!s100 Z@Z8ZKEMR47m6RQVXD8PP0
I2zOaTSeYCnf5`zDLf=8z[0
VW0XHA^@^SOmQcV9bZDYAJ0
R1
Z34 w1354680632
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_18
!s85 0
vIBUF_HSTL_I_DCI
!s100 7aiildifKd>kJNV>:dBVT2
IBD];cohF7l@9YIB0YP`:21
VNgaANY;MhPA<jDLmLaTd10
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_@d@c@i
!s85 0
vIBUF_HSTL_I_DCI_18
!s100 mLeHJRXLo2=Vm0WjodKK62
I_HU8?<ohG[cVhQY?AGjKM3
VgzEzBUI5:BPVhYcJB:zfE2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i_@d@c@i_18
!s85 0
vIBUF_HSTL_II
!s100 nzb0=NkKO<QBoT?]a[dh32
I0nCd[efC4h@Pc4[ncfV?^0
VnQ4M<6WLGb`d;3Ub9AgAX2
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i
!s85 0
vIBUF_HSTL_II_18
!s100 0Fk4S2R[zZS7S2HZ8d=Cj1
I5PZdgeVl:ARg;m5T;B@m71
V]]8J;dMN`n>M`N?jBK;lK1
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_18
!s85 0
vIBUF_HSTL_II_DCI
!s100 ><M<hk0m>[kS55jX1[Klk1
I7L8NCfHjH:4KHBjj3AUT00
Vj1D81a8zAgAG36;h=B;kR0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_@d@c@i
!s85 0
vIBUF_HSTL_II_DCI_18
!s100 z1HIRl9LO:DbOD7HzFP3W1
I;bW4ndkLcoTjVjfYXzP?;3
V_R8Wl1<oKeV7PYgmSWz:10
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!s85 0
vIBUF_HSTL_III
!s100 SNUXFKmjK3il`>_;QXGla0
I354=Le2Nd^a@hWl_k^DJ93
VmXHTYl4_C[=[m?T_2Mi9:2
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i
!s85 0
vIBUF_HSTL_III_18
!s100 gC8FZ@CVH1i?cM:SnLY@l0
I;dmdR=9]RmhEk4N_^eoTX0
VL:1_b5N[CdjGPj?@LDJgV0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_18
!s85 0
vIBUF_HSTL_III_DCI
!s100 e:aJm2g@ai:aeYO=iA2>N3
IZabQfViK`;5j55WbakjGG1
Vc0=RTO;jcil]2H4B]UL5b2
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_@d@c@i
!s85 0
vIBUF_HSTL_III_DCI_18
!s100 V@DEnlZW1?5kz`QaloAUS1
IJmbWIl`T[=a6kbZfl_JA11
Ve^H8e4EBSdJ7_WOA9KXh83
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@i@i_@d@c@i_18
!s85 0
vIBUF_HSTL_IV
!s100 [bZ0HR]<GYA5kIcGnTG1z3
I9V:oP>WJ1lZ@9dCb<2zS63
VnWcBk<6c8^E>`B]NIW]E`3
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v
!s85 0
vIBUF_HSTL_IV_18
!s100 1V=G_6PnDgR]TG`kaXd021
Ii[i]oPf7UZ28dUNAeoddE3
VQmj50Kc_PhbSCdEZmOiLl2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_18
!s85 0
vIBUF_HSTL_IV_DCI
!s100 0?P0?ZDhgUJo7?JYBFz^i1
IB<ed;hdMaTjIn1We_]_SM3
Ve44GWCF_DYigAV;nL6mDX1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_@d@c@i
!s85 0
vIBUF_HSTL_IV_DCI_18
!s100 cZl5TCS?JcM08dDIamWJl1
IALN6di`Azn;3a`OCWKXQQ3
VV7iEd7@;90S[f4keU>QYB3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!s85 0
vIBUF_IBUFDISABLE
!s100 @L@S5hK54AH@aAZW;E7BG3
ImY>DDhbQ?HKfkFC=1]4]73
V`[Qdj]3[bN>z9<0cdeBUV1
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_IBUFDISABLE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@i@b@u@f@d@i@s@a@b@l@e
!s85 0
vIBUF_INTERMDISABLE
!s100 XA7iBC>ZbS01OMa9Sg`hP3
I[Ro6TDIclXmRM<0Z8mAc`0
V6HFbO7jA1lSXAY=EQmgND0
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_INTERMDISABLE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@i@n@t@e@r@m@d@i@s@a@b@l@e
!s85 0
vIBUF_LVCMOS12
!s100 kKPee>C1YnjJ?YWzoci5H3
Ie@bfX?9zV=@akocU@lREK2
VWmGgY_^l6>@C58]@?FW^F2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s12
!s85 0
vIBUF_LVCMOS15
!s100 BQ@la1g>Gzb_h3D5eQ_9D1
IHzaj2T>Uza_W<VU54CG>Y3
V92ilOU4eN2k6RO9<UaP0O0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s15
!s85 0
vIBUF_LVCMOS18
!s100 6]g<CKAI6EQA0J][DY@:I0
IASBg5>J6CQh3QUR`M]I5Y1
V@d`?6@I<Cz3R6F<GRZF>I2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s18
!s85 0
vIBUF_LVCMOS2
!s100 WeY<6>m>W2W7F[CdnHjmZ0
IQKVA`<WdMfS@:bzcWe`JQ1
VjDH2j^SUEJUb^TJ^`lXE?0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s2
!s85 0
vIBUF_LVCMOS25
!s100 GnO?_]7W?kO0bdjTUQXZE2
I`NaDINVjSbe3d<Ycll8TR3
VSz`ZYVKEi5;j;?Q4d>h7i2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s25
!s85 0
vIBUF_LVCMOS33
!s100 2mK[DW5Cof=1<5Z84<IeN0
I`9mKYd;n??2jLD^DE0RUA1
VeC[S:SOZJoUIQzCXRlXla3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@c@m@o@s33
!s85 0
vIBUF_LVDCI_15
!s100 T[NABV2:fJo<jR1R>>N]Q3
IbVmea>C0b?^oHdGa7YbRL3
V5jd;;Pi@Xm1MahOblfW8o1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_15
!s85 0
vIBUF_LVDCI_18
!s100 08[PcDkPUc@zFFCRDozM>3
ImTzdbED6CNgJeAMfK?N8P0
VO6R84TkNQfT>BF<1F[XY01
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_18
!s85 0
vIBUF_LVDCI_25
!s100 D7g=_@`hBJlC>U@AcT[lN2
I=lA2@WHGEJa8Y]hFGoePX0
V8Shh2eEA_>e;3N`Ei32oK2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_25
!s85 0
vIBUF_LVDCI_33
!s100 [3emY=1>]z@3DokCN_zG20
IYNQX6alV=Wc>SmKV^3Rei1
VX:SL0A8b[joYHfe4QA7na2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_33
!s85 0
vIBUF_LVDCI_DV2_15
!s100 `>dI4CTKH>1h_0c^HkOh53
I2Q_<V;M5][dVU@aB;Zz>i2
V2PDdQCo1[1d0@]k?eCVjZ0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_15
!s85 0
vIBUF_LVDCI_DV2_18
!s100 a=0kKaYKn7`j9G0`j2RXa1
I9QK545Qi_dT7Ek_]58G]C3
VizEH>Y;z5G[UI2;FK7LB62
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_18
!s85 0
vIBUF_LVDCI_DV2_25
!s100 Wjj]OEFoN^RI^kL]z0B?Y0
I4:z]5nP=e>k8A16EL051J2
V?7KS;`LLW7AUBYBYgYH4j3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_25
!s85 0
vIBUF_LVDCI_DV2_33
!s100 WY@WG0df25C;GlZiKY8]W2
Imo?U<V`c2RDNPN]9azozn2
V?ZVgbClio_@YT7@E9k]fz1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@c@i_@d@v2_33
!s85 0
vIBUF_LVDS
!s100 d9zh[]IFU7_QCPnRjf6OR0
I;g>30BP5bKfoURJ3PIX6W2
VX[nl_`K70kHZK[R4<7R>80
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@d@s
!s85 0
vIBUF_LVPECL
!s100 ?^3QD_b4BSEU@1:kFMk0=1
IL2HGN?XI4R:he3KfKd4<Z1
VLh@o:4R=:Uj3O[0ClnFd<2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@p@e@c@l
!s85 0
vIBUF_LVTTL
!s100 LB;ZI6[N1i4a1Sf>eiUZ53
ImI5oa4oYTg1n7?IPkb6[02
Vb7GQ2c[^flZZNaI8Ig0`12
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@l@v@t@t@l
!s85 0
vIBUF_PCI33_3
!s100 7_4QoY4k3<DZ_UlFo300H3
ITL@d^h`S<HoJkk0aMk4[C3
VMK4<1WJ3f8Y6cNDO7Rf@k3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i33_3
!s85 0
vIBUF_PCI33_5
!s100 >cOMmQT^`l0kQd]SzaU=O0
I2GY=TS2dM46_@2LMVM9V10
V;QeX89FL<oWo9NR8;Y3So0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i33_5
!s85 0
vIBUF_PCI66_3
!s100 cEP9cgJ<NbeE<<k>9niPH1
IQggeHL?gIBg]1STS_0zW@2
VC@N_6Y<AGi[O?z<o[X;nj3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i66_3
!s85 0
vIBUF_PCIX
!s100 f8>9iI:OIdBdX185>llkR3
IgF_BfC9R[Kb0]1n1kj[L53
VKXNNFilDk>la[C4;^B9i91
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i@x
!s85 0
vIBUF_PCIX66_3
!s100 ]M1YhWCL]3ghz6kb[Ie171
I_fPG1dhI0QV19d2UI2XiM2
V2C7odL_B6Llk^S;6ZeGEm0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@p@c@i@x66_3
!s85 0
vIBUF_SSTL18_I
!s100 ^921OXUghHAS_=<LWNWJe0
IEYR]XHMc:_L0[>P[i=>NG3
VAIjI?<mQ<k=KJcP@GJVLZ0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i
!s85 0
vIBUF_SSTL18_I_DCI
!s100 RZ4iEn`eQDFhkEL:Z>1SE2
ICo?I=AZJhmQQWAC5;HKzZ1
Vz@abPe@Zomfh30l`IU[DO2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i_@d@c@i
!s85 0
vIBUF_SSTL18_II
!s100 NKBZ9N^PF;jN[O[HLKiaX1
IEdBHmjOda6SXB0W7JDVf_2
VdHlW@J=_Z9o2;O08mZaC^3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i@i
!s85 0
vIBUF_SSTL18_II_DCI
!s100 Y7eJ@ALlO@g=@cW87UG2B3
IWTGRd`8NWEXzS@BRiC]fD0
V1oe^U29lX_OXFL6OR7mPH2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!s85 0
vIBUF_SSTL2_I
!s100 G8GZ`CiV1W2772X0NQaAX0
I1lDm[=ECj`W>foBI=7D=?3
V:?P;DkG0J=[RTkg2RMaGm0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i
!s85 0
vIBUF_SSTL2_I_DCI
!s100 46CGS]d[mPU4LFmUbA6Hz3
IG0^V?^]`:c5LnB59a5bl:1
VRI91XHIQ_hFRBGP=`84=D2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i_@d@c@i
!s85 0
vIBUF_SSTL2_II
!s100 V`1iAi_gnW>mK[K0BclMb3
ISDX=:?QEKndYPKB3]TPYk1
Vj[W:W^OnlbXfz;`P5?LH]3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i@i
!s85 0
vIBUF_SSTL2_II_DCI
!s100 L`6bPc4T9MMWmHhKR3>:Q3
IcG8[Ll^mMJz;X1j`RG[Ph0
VRSXHzE?OCD3fB_lHkSX@Y1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!s85 0
vIBUF_SSTL3_I
!s100 76T;:JfF^K_Oo=B6bU:D<2
I<WV8O;e`YZYh^TYN<V:Zi0
VgN5fzl4?0z]=Ll_1NfZ021
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i
!s85 0
vIBUF_SSTL3_I_DCI
!s100 C_@K7LF<>J=]D690<8Og91
I[1lJU[[HKDR@]ei;4C:BL1
V=DNST@84[^[Bb>zMP=egm0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i_@d@c@i
!s85 0
vIBUF_SSTL3_II
!s100 MJc_NC<PGlmTZ=1JN7bz?1
I[^5<2k@F2bQ^I;echnZ`o0
V:N9A?24mLLZkahgFo1;Mo0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i@i
!s85 0
vIBUF_SSTL3_II_DCI
!s100 AAmj=AMkLd8:fA1]?hJ@60
I;jge1DF<[Ca`C]oQR=RL?3
VQ=;bOglPGZKe=jNQVQkib1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUF_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!s85 0
vIBUFDS
!s100 >KkL0eXWVM=A^dW>@^bJa3
I7`m:O>`>zXaBYQ=;JF4on3
VA;NIoa@S@I1Al;d2U4hH20
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s
!s85 0
vIBUFDS_BLVDS_25
!s100 CUXVdMA98i0_M=;8W_W><1
IQ6mOG>AOU51cl<zON`Gd81
Vf=C6V1oC9ZYLD3@9[@N182
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_BLVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@b@l@v@d@s_25
!s85 0
vIBUFDS_DIFF_OUT
!s100 :B6LLF?KVU^Zk[gnYOIel1
I[mNF?Z3CAo84L>MGHYV@A0
VA9W7@QfjWgkQ^ZBGJh2lk2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t
!s85 0
vIBUFDS_DIFF_OUT_IBUFDISABLE
!s100 1KJ[1N`V8O4oN]2[5E3HX1
I9B]:hbEZzP9@Ye6On@n;L2
V]a_YIlXoLVkC^?4V8>G`N0
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_IBUFDISABLE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@b@u@f@d@i@s@a@b@l@e
!s85 0
vIBUFDS_DIFF_OUT_INTERMDISABLE
!s100 Wa6M]@`VUOebh628m@V@;0
IBM6FhiU8dCYZDc1h98ETb2
VKzUiPMKdLdPUJlCMWI7Mz0
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DIFF_OUT_INTERMDISABLE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@n@t@e@r@m@d@i@s@a@b@l@e
!s85 0
vIBUFDS_DLY_ADJ
!s100 eIZm=AJoSdYaFKF^[UKD`2
IN^?V]@SmHG^`45daH_HH<2
V2aE_J8^g?NMRmmYGSJNP_0
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_DLY_ADJ.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@d@l@y_@a@d@j
!s85 0
vIBUFDS_GTE2
!s100 Efnk0^Q4TG3FG2P@^m0Zo3
IeLN@FfOnZmXj8bge<aG:80
V_lKo1_S67ZjmzHU9njk7I3
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTE2.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@e2
!s85 0
vIBUFDS_GTHE1
!s100 nz10gdjef7FIIgoWdZWhh0
IP_Th>NJQVJd?EVDR_[LW63
VHC8<fL6GiWKdzoOjOlhec3
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTHE1.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@h@e1
!s85 0
vIBUFDS_GTXE1
!s100 ABKn17bKSF3?V1TGCX^HT2
Ia3kkBnFXc]]4T_zZ<fHkI0
VN4f;;Q]oUgVh1n`nj?_jn2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_GTXE1.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@g@t@x@e1
!s85 0
vIBUFDS_IBUFDISABLE
!s100 22hJDOz[@m6J=4ab`az[51
I1g^5mNO]REYTm_Mz]nS<L1
V]zL9>Bj4>JnfeBif<91nS3
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_IBUFDISABLE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@i@b@u@f@d@i@s@a@b@l@e
!s85 0
vIBUFDS_INTERMDISABLE
!s100 Amc6>0n9Pd[a6M8k:I?oe3
IhR2F`>AV;L5UJT[Jh`dm91
V6>YNC7[=EUI[N_bn:5l<=1
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_INTERMDISABLE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e
!s85 0
vIBUFDS_LDT_25
!s100 L]?8;dKAPP7NZdOaJObUY1
I:eeo5M^]eLWHekf=;Gj2z3
Vj1g3]KBD?Qn[ai=4A=6YD1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LDT_25.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@d@t_25
!s85 0
vIBUFDS_LVDS_25
!s100 BX745E5R_B]mc0iEjTW3b3
IQ?BB8Jn5W3L5Pgf`1eN_l1
VWN0HE1:H7K8>mR@SDY@R>2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_25
!s85 0
vIBUFDS_LVDS_25_DCI
!s100 P80nWH^HJAE1b3TGj5U080
Ih3NH2bQR^H_;a^OOlOoo21
V[i`EVbk`nim]iSPoz=XTa1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_25_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_25_@d@c@i
!s85 0
vIBUFDS_LVDS_33
!s100 m>9l=jS9OeKT?Ve1]2]_92
IgaEc<<U=VeAzBeda[M[U_0
V?]mcThcb:4nz_R0>R9[cW0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_33
!s85 0
vIBUFDS_LVDS_33_DCI
!s100 X4O03KC8ibCL67cFSERjD2
IELn`jMfB]fb`HBM_eDAN42
V`HZEF5E88RO>`;06MK@bH0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDS_33_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s_33_@d@c@i
!s85 0
vIBUFDS_LVDSEXT_25
!s100 8d>Y@0j<RCGiJW9]oUHg>3
I6`oERR^Hik`?l]Jn`lf9l0
VSm9AbYzfbBnnhXHKOg;JN0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_25
!s85 0
vIBUFDS_LVDSEXT_25_DCI
!s100 ;2i_@alDgdP^@>Ql2[C<42
I9Cc?FeiEQX=[gJ9U?JlNY0
VR4=9X^15OYnc3K>`SjKNZ3
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_25_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_25_@d@c@i
!s85 0
vIBUFDS_LVDSEXT_33
!s100 j2VL^]K46S<DFAQ_>@2S;1
IH2?8lk1m27T^:0?UaGZ1T1
VEcB84JTF6:17ce6cU5NZ93
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_33
!s85 0
vIBUFDS_LVDSEXT_33_DCI
!s100 jm68gcPI@EOR7``0dRPoX2
IB^4[Ek[Nf_mlWKQHbnJc?1
V@jiaiIAO[CZV8:3J?Lgj]3
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVDSEXT_33_DCI.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@d@s@e@x@t_33_@d@c@i
!s85 0
vIBUFDS_LVPECL_25
!s100 :?Mji=BAKD]aEOi@U;SHH3
Ij4^?iMNR9hgdUM@IJPio70
V[PQ:oF_Z>IHVPP:lzhF9N0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@p@e@c@l_25
!s85 0
vIBUFDS_LVPECL_33
!s100 FYOQ:eNRgfYW0CMTCak?l3
IVC6L3W;RLA?CJ@MVaF2f=0
V_K5?M1nOP2YAjUAk62c@^0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_LVPECL_33.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@l@v@p@e@c@l_33
!s85 0
vIBUFDS_ULVDS_25
!s100 oCCZ_z]GO@o=zV9aP1:Bn2
Im3^U_e1KZao_j1TV450Y13
V:gYWHPW]SK?H0Jm:<dKPU1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFDS_ULVDS_25.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@d@s_@u@l@v@d@s_25
!s85 0
vIBUFG
!s100 X4]PIAN>m:_Ae<bA0j7]93
I<Zgg[VIF=JBPWP?fW?UgE2
V90iE[UYCG2h4kDZFnS_>M1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g
!s85 0
vIBUFG_AGP
!s100 <CIaDSleX@I9C857LVeO>3
Ie0FE=QVRfeQ9]inbAKgCc2
V@:^V08ThC117RamAdeINI2
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@a@g@p
!s85 0
vIBUFG_CTT
!s100 E_51him4S;IR9@n<YlF:R0
I@WZ_B?Sc2;3:;3Ea4IS8k0
VJLd8SDo?<hVWFGI=K9]L:3
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@c@t@t
!s85 0
vIBUFG_GTL
!s100 >Xj:o_UiUE55iA<GTUW6Z2
IIVhV>n7<I764S6m125dRB1
VBPD7:;<3Mj3;ib=Y;91Qb1
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l
!s85 0
vIBUFG_GTL_DCI
!s100 _QUm;DkCMIIL:V2zD]43m3
I49dn`zKbD=jf73d`h1e=80
Vl`X`6g0boh`6N=UCG7N;R0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l_@d@c@i
!s85 0
vIBUFG_GTLP
!s100 OZ0>oZ325SUE4`kAT^0<V2
IGL<RFPc];Y7XWhzd5CH[T0
V8?LNbKlTFU9dAGQBYhWFS2
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l@p
!s85 0
vIBUFG_GTLP_DCI
!s100 ]gzO0f^Bbh9fgZ>X]nzdY1
IQPaKOQnFZJa_9fS9LQjCE3
Vl]hFaiWE<iOoK3dVBfOA@2
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@g@t@l@p_@d@c@i
!s85 0
vIBUFG_HSTL_I
!s100 jT2?T2zSBH2jk4XC:P7z10
IBbgnn:?7naQ9IMN1Y[`n73
V9VofgJ5c0WkeKQzJOP01c0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i
!s85 0
vIBUFG_HSTL_I_18
!s100 90jnThJzLe34UJ?hd02G]2
IT7NMgKb8NBn=N`9?Qdb7=2
VH>B_`YAKVCz_mi:[zgboJ1
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_18
!s85 0
vIBUFG_HSTL_I_DCI
!s100 U27EYQKMVz74_dkaDISZA0
IaJCI@HOo2?7BS4LkWfZie2
VjZz^gS890TS5a>eLDn2_k1
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_@d@c@i
!s85 0
vIBUFG_HSTL_I_DCI_18
!s100 R<Se<zmY[iFMljUV[Jef_2
I6?:M1=ok2L<9FAo[Zm[L=0
VUKMTO;<NfNBB>gAiiO0mC0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i_@d@c@i_18
!s85 0
vIBUFG_HSTL_II
!s100 ;ZJ01zJTm^WP^;z]S8WV]1
Izbd8?^JYYnA=PdIbH]=ga3
Vz>ZD0KcN>Hz`WFgieMMnS0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i
!s85 0
vIBUFG_HSTL_II_18
!s100 :d7gn`QmcM6eG8NQe0l0h1
InmnE1_G;X`8Y;]8WN45db0
V2:V?MZ4A5@H_RC^_P646?1
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_18
!s85 0
vIBUFG_HSTL_II_DCI
!s100 8Re6n6NH?;HV@boP;z[T21
IFm8f3VLD4Jd5`3hInLE5X0
Vo43_l_Phf?3`z9mB<iW7b0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_@d@c@i
!s85 0
vIBUFG_HSTL_II_DCI_18
!s100 n<I[n1Q1UbRi^TO95QZjc3
I:3Ke=ABYKb3AKiYQ??XlV1
VKFi=FF6OB4Vnb^KK27MAg1
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i_@d@c@i_18
!s85 0
vIBUFG_HSTL_III
!s100 QRVfn;e?]kYaBd8UV@PYn0
I7bFG@IQecTUYFADdR4l8T3
V`R3HHIazFZFYA^9L6oNRc2
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i
!s85 0
vIBUFG_HSTL_III_18
!s100 9:UF670IUAB1[XOB@M1e<0
Ib^R<QVomHkT59bMe1?CEh1
VS;_DT91]:RfMk`jNg=OFH1
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_18
!s85 0
vIBUFG_HSTL_III_DCI
!s100 P2U^[4N4L?:]UF:K[iU<Y0
I46YbG;2@hA2]:Zm6YlQje0
VU]dBh>QY]P^?3o19YRWAT3
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_@d@c@i
!s85 0
vIBUFG_HSTL_III_DCI_18
!s100 QgaIPM16CWJOd?UUZKoj33
I9`8?NzNKzYTiUaDj<BTOk1
V?VG^hnH]OX9cd5DXF6NH61
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@i@i_@d@c@i_18
!s85 0
vIBUFG_HSTL_IV
!s100 kK:fKfS:^=8P_>FH51[`l1
IU?P5aVmS]A;hAmD>0U>R_2
V@<M2ENi_KNA^n:5:lX^^=1
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v
!s85 0
vIBUFG_HSTL_IV_18
!s100 T6A^6Ezeei>5i4ZibRb4=3
IAXDSlAFf<XmnVh3;:[;7a3
VQBdHKP8gUWnf8I[?e<Rf:0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_18
!s85 0
vIBUFG_HSTL_IV_DCI
!s100 f1Nba^:<FOPU=zkna=@iO2
I=3jVD;NcefTXn8OijhhE:3
VQZPgzl8]fW]D4nLj]=0]i1
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_@d@c@i
!s85 0
vIBUFG_HSTL_IV_DCI_18
!s100 Y[URNGhGAUO7?9Sc`NHEe2
InaJfM>LjSk7]XZXCHlA@C0
VjKRi]^CeiY9T`]zQ<5U3J2
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@h@s@t@l_@i@v_@d@c@i_18
!s85 0
vIBUFG_LVCMOS12
!s100 ;Sg7YOIUcVX8bdJQA6WB>2
II[3;Z7Vjg9coc]YFJ7?d]0
V:8L1JD6PZFGFW3XKe1<1M0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s12
!s85 0
vIBUFG_LVCMOS15
!s100 NgGU]SW?;00YQZbZRh?IV0
I6eG@UnSBk4[RMYWo;4nz`1
Vc^PGAF7POXM<zFI<97AIZ0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s15
!s85 0
vIBUFG_LVCMOS18
!s100 ;FL5<CS@EFNYSVRVgM2dB2
IfV@hYEhZDWFW[ddl@NeiA2
VJh[=HEXS<=ckQ5;7aClG=0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s18
!s85 0
vIBUFG_LVCMOS2
!s100 Fh6i`LGdfAC@MRia;=9jn2
I`3MD3O?z5gEOa5gPG1aE[3
V3M=13fTd0mUh:RHE;EkG^0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s2
!s85 0
vIBUFG_LVCMOS25
!s100 7Y@KB<;kHLX9T=S;lB96H1
I1@m_Zdm_D]8:e1?LPEFL?2
VlhI9z5dZHE>Udm1>__hFQ1
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s25
!s85 0
vIBUFG_LVCMOS33
!s100 DofegI^aES455L:_MO42j1
I]SPhh[N3Lk1[iOREIco7d1
VYYU;_TL=Y^@bIMAG3bBaL2
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@c@m@o@s33
!s85 0
vIBUFG_LVDCI_15
!s100 egNA^KYE<nWM]3XYOkeLR2
IB3g1>_K7C8R^6Y;k:5kP03
V<Y]_efDXT76_7QFY86Qn@2
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_15
!s85 0
vIBUFG_LVDCI_18
!s100 fdX1F=E?2NIa<]2`f`CdN1
IJOcBhE5_HXf?Ji=0Hm5E>0
V7ncAROVATI<PNW>mcKW>W2
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_18
!s85 0
vIBUFG_LVDCI_25
!s100 hOS4O;]ohSH3OK0GeP[TH1
I7eB9_6`3`W?8FfK`Cec`H1
VzmGaWBjZ=[f]FS8Dkco?I1
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_25
!s85 0
vIBUFG_LVDCI_33
!s100 [0fUPZ75VIK17RXm7HXYz3
I37eQA`3O^gFb:=9_DOOen0
V4SkoAh:i<:^I3>5`>HIe:0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_33
!s85 0
vIBUFG_LVDCI_DV2_15
!s100 7zXHU:AC[9ZEPZ8;gcmMG0
I43>>FCEYnJ[UIKCJhH1Xf0
Vc6_KCl;dE3WzNPXfNR@5`1
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_15
!s85 0
vIBUFG_LVDCI_DV2_18
!s100 YcNX2K2jk;J<=G0nG]kZ?1
Ilc]S78i:o4?K[l`@=6zEh3
Vec7B0ZQSEVM7he@_k@3Y;3
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_18
!s85 0
vIBUFG_LVDCI_DV2_25
!s100 EPLK90PJ`mkZ9Ci38hgD`2
Il;oj8UBL7g>J@FjP[Bon10
Vn```aRYed[0jU5hnF12oF3
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_25
!s85 0
vIBUFG_LVDCI_DV2_33
!s100 l?J]DF<ZKkfkBb3leiK=92
I9m4hFz[MhCHg6a<5MIVK=2
VCK1eO9091AE5fV;:ePYjE3
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@c@i_@d@v2_33
!s85 0
vIBUFG_LVDS
!s100 C3U_Hi]i:J]]i1KlK?T=00
IZo`OTPjKzdKM[=hYzcQOW3
V]1>i4:VA07H3;U;9APMfd1
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@d@s
!s85 0
vIBUFG_LVPECL
!s100 IhlNNgZTT231[gg^VR6^71
IbLEEDS?56:GCPT7eon^`?1
V]IM_dI>B@]V[0S1^Iie5b2
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@p@e@c@l
!s85 0
vIBUFG_LVTTL
!s100 A5?OUBnU0PzD:A?2KAQEN2
IEdK8BK[]QKZ?2hk2Z7=Q70
V??Enm:l4:7LVn5Sh@M[Kn3
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@l@v@t@t@l
!s85 0
vIBUFG_PCI33_3
!s100 bJ2aSANB@JRh4BVMX>HYK3
I_EffzLe[=iQ<8nWg18^J41
Vi`f5>2mZFoz^Uf=PW`PO81
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i33_3
!s85 0
vIBUFG_PCI33_5
!s100 @<M>DLlN7DFE^WKX_^JMc0
IL^R4>3@]K6dBmnP?XHmOK0
VYSDcEV_>o3b9dH3g1ACmC0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i33_5
!s85 0
vIBUFG_PCI66_3
!s100 `3gFnjRjiUf_ocn4R?zRE1
I<dz=h[g8IA35LSKiZhz3_0
VTdheelbNnd`LE7R57W3@O0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i66_3
!s85 0
vIBUFG_PCIX
!s100 ZIVQeNBB:3?Fza1nF@<m73
I36mckVMcaXB3=QdkZ[Kj_1
V0VYo[oXAW^M4:VoG@Hho62
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i@x
!s85 0
vIBUFG_PCIX66_3
!s100 ?@6_LOheSLSW=ZVh?nzPQ0
IUA<3Oj;36Gl>:O=fmCkDP2
Vd?PD;E3?QGb82IF=Tm7n>3
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@p@c@i@x66_3
!s85 0
vIBUFG_SSTL18_I
!s100 _Tca8[A@Xd`lba^dQO<a@2
I_>Vc56=JnF1VW`FjikPl83
VD<MgK`=RIhJQ^R;fk[?XF3
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i
!s85 0
vIBUFG_SSTL18_I_DCI
!s100 o1TngKZ7n]^8>NFk[8?H80
I71>SXBBoRl0=iTcjeB]VP2
VkBeG98amNPKQ^k;L5]U4I0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i_@d@c@i
!s85 0
vIBUFG_SSTL18_II
!s100 B1Img0<a@GMQ`bW6X32QQ2
IzNSb:RUPmLD7YU]PlZl=W0
V?X1IQSag6PO8Fj3CDQ8OI3
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i@i
!s85 0
vIBUFG_SSTL18_II_DCI
!s100 <2:fGd;k8lE[nabGjm7iV1
IPg7=P[J;WN5Dc>ZK]j;811
V^CWj06C6jQ^9NX`1P^`@A0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l18_@i@i_@d@c@i
!s85 0
vIBUFG_SSTL2_I
!s100 igS:jGaSjSFP3?e=AkLk@1
I598eWhJO3LDST?ij0jno40
Vaf24el2]a>FT1<E>V9fKT0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i
!s85 0
vIBUFG_SSTL2_I_DCI
!s100 fA`VdKi9lLCQ0jmHb@VYY1
I5X;GF9OziFnk?@Yf6jXM`1
Vz0T_4VCAZnZ>H>Yc4G2@d3
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i_@d@c@i
!s85 0
vIBUFG_SSTL2_II
!s100 naa=fB[Q=R^h1jY7G2PJf3
IMUP0^]5UTh>?l@Qf_E_HD1
VkbIQBAldO9Yki0kTzY<G@0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i@i
!s85 0
vIBUFG_SSTL2_II_DCI
!s100 S8<U4=W9TX9=n12GG4PV61
Idz?7fj?`Bb6ZVckfGdecD3
VCFW=@W5mH2W0L_jeISV?L3
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l2_@i@i_@d@c@i
!s85 0
vIBUFG_SSTL3_I
!s100 ML5zHdnaEZF54iV1FDXRl2
IIWW?W[leicnJmD>KIZKB?0
VbEd9:hQ@AM8`Wf<IDGKb@1
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i
!s85 0
vIBUFG_SSTL3_I_DCI
!s100 VO8=YjgCSGQhUGP]eKzSW1
ICm]7H8Mabib@D=EGfBkaZ1
VeJk2MRV81:BoennQ=Wz9L0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i_@d@c@i
!s85 0
vIBUFG_SSTL3_II
!s100 Tn[oZHA49kI<oDM2BU1fJ2
IgUS=ccoCNg>a[6><^H:]82
V4^2[`4GL:_Ti0@<DU^Lg]0
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i@i
!s85 0
vIBUFG_SSTL3_II_DCI
!s100 m6nnjW7lDN1L`4EQAPGVG1
I36k>E8W;2T63lZAM6nFTO0
Vb6RU6l`fI<8fINO@2JCZZ3
R1
R33
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFG_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g_@s@s@t@l3_@i@i_@d@c@i
!s85 0
vIBUFGDS
!s100 9E3_GLJ4[NeW``[TgcI:>3
IH>X[Nf320@WddKG3ja`B?1
Vn@fGL@E4^eA230V<O6LQk0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s
!s85 0
vIBUFGDS_BLVDS_25
!s100 SWO7EH75h`I_OhCfEH_Y;3
ID0f1HcN[aClX;bMBiVjM83
V=3?oRc3[FGGcUhanQggM22
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_BLVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@b@l@v@d@s_25
!s85 0
vIBUFGDS_DIFF_OUT
!s100 ;8]aRQeoG<G721R20OHI>2
ISD[Y^PZ1DdL5LKNh:n>OF0
VkME91c362ZlPbGGN950nh2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_DIFF_OUT.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@d@i@f@f_@o@u@t
!s85 0
vIBUFGDS_LDT_25
!s100 @ZP:d[IS3nQ^jF7`I_ROi3
Ih0QZga1F9cok5XUWS1=?z0
VgfeSW848o`n>hKedTCd0=1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LDT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@d@t_25
!s85 0
vIBUFGDS_LVDS_25
!s100 WXaEdQG9m6Fl9WAGHfYRL3
I8F`elMQ]XC<XPF3SJmW2C3
VbiA<iV`fYcm?TY;nMfYge2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_25
!s85 0
vIBUFGDS_LVDS_25_DCI
!s100 [4AL?KnZ>4UzFoA1>M^7d3
I59JD@N8MMKT>9`:]TgJ[11
VXAdmFZgMm[dh>fe>PS@[I2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_25_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_25_@d@c@i
!s85 0
vIBUFGDS_LVDS_33
!s100 cjLSkXeEdY6g57l@6341g3
IN4Dz;zhcUWnzIknY;Q:SU1
V8K_W6L<ONZ[VYdUENFFiZ3
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_33
!s85 0
vIBUFGDS_LVDS_33_DCI
!s100 bO`]aaOYzF^fW90_QPH4?3
IiBnX1eO?Gz4THHJCDD2VB1
VZRO??YfWFd^8Qg<zUhMnM2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDS_33_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s_33_@d@c@i
!s85 0
vIBUFGDS_LVDSEXT_25
!s100 NnX8Q9EF@RHbN<<F@LPR;0
I0L?nKEXMza2ZFoFf0a4CN0
VEcN]V>d@6MaNbQ]eogU:e1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_25
!s85 0
vIBUFGDS_LVDSEXT_25_DCI
!s100 :jfOIbcA78Nf7o52I1l531
I0H^_86SnSE3Sj7dzOJm<R0
V5A[iA8[Fm@ZZ?jI[^:T6:0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_25_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_25_@d@c@i
!s85 0
vIBUFGDS_LVDSEXT_33
!s100 ^o5V@z6g==EWA`bP1n[4C1
I@2aiV<RWHJmnJl0zJeP9a2
VMTh5O:oHRCbU5LlZU2fY10
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_33
!s85 0
vIBUFGDS_LVDSEXT_33_DCI
!s100 ]:d4c1Pj7^]iP]zg0[XBe0
Ia4;I4]FiRf360RPnBNb^10
Vo[b::Y@9nh7>WUDRzYUM]2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVDSEXT_33_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@d@s@e@x@t_33_@d@c@i
!s85 0
vIBUFGDS_LVPECL_25
!s100 4U3i?ecOn9@UQI3PLQKNV0
IBklHfbQ9:khJPiZ30EA]Z2
V:<H6>3SI=8zg03[74BWcc3
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@p@e@c@l_25
!s85 0
vIBUFGDS_LVPECL_33
!s100 ;dG7>7j^T@IjeX^7JDlQE1
ICHOMP8Z:1h<:hHJ_HYKf22
VH0Qod^BXF[FG4DES@?hHo3
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_LVPECL_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@l@v@p@e@c@l_33
!s85 0
vIBUFGDS_ULVDS_25
!s100 Lg0d84QCJ4j9HA9>W@@S=3
Ihc60Mn]3ZL5S2lkzZWnK@0
VYDF4:Z9_ozD<Hm`G0YM7N2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IBUFGDS_ULVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@b@u@f@g@d@s_@u@l@v@d@s_25
!s85 0
vICAP_SPARTAN3A
!s100 623?7f3LOK;1YoPW84O>=1
I>JkSE_K;zCMD2UkB1@eRC1
V2>R]eNbW;CFc1DRgbG6Y52
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN3A.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@s@p@a@r@t@a@n3@a
!s85 0
vICAP_SPARTAN6
!s100 QULo>SghUI0fU^U`WVXM80
I5GTLFi0m:f3oZ2<ZDNSUI1
VXa>?`:?aG:i2YMR9h0;Iz3
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ICAP_SPARTAN6.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@s@p@a@r@t@a@n6
!s85 0
vICAP_VIRTEX4
!s100 nTND5]SUP8FE=Xzg2Y7^V2
IfFo:MeA0PBE]YFOBS?Kca3
V8b:>7[[W?X@^^hIKJc8hL2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x4
!s85 0
vICAP_VIRTEX5
!s100 EYkb4aiOT1MZo44Vo8Fl91
IRRfEP4OGknW@L826c5zId0
V[Zzz>0FOi]OBh2F^oKGUW3
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x5
!s85 0
vICAP_VIRTEX6
!s100 ;Ri4]IPfPGYo81:m9=:9Q0
IUz2z;@JbbG=IbnIcQhQ7N3
V`Oi>jo`W;C7e:6k>PFic40
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ICAP_VIRTEX6.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p_@v@i@r@t@e@x6
!s85 0
vICAPE2
!s100 IPQ2Hk6daBeBU@j=o3Raj2
Ik?_Q;H8<dZnoK1Zja=4mO0
V2>WI6AmazIL1khdVW^2hG2
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ICAPE2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@c@a@p@e2
!s85 0
vice_iserdese1_vlog
!s100 GBKkhLiPKdaGCF50]jjDJ2
IHHkJOST9WbX3dNoLdi4KR1
VaeF9Z92PkNZcNa1h<8f4m1
R1
R2
R11
R12
L0 1525
R3
r1
31
R4
R5
R6
R7
!s85 0
vIDDR
!s100 Fi1GQVNnQZKY>=6GN2<1c0
Il4J3Bjl;W0VL9QnPYa^IM3
VocZN2YNGAii]oH]]>@dkY3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDDR.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDDR.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r
!s85 0
vIDDR2
!s100 f:Ii7@nBCbR=C`4^0KQaT3
I2ZGj0TQ6ed=584P5`=DKA1
Vdl]JLB<C6A^ROJ>?_D;nU2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDDR2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDDR2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r2
!s85 0
vIDDR_2CLK
!s100 b4_IcVK0lk^3@<_:C`UHL2
I4F]WdMMhMmSi56Y?HG3BR2
VmDSNJ3`Xfa6n]NhY:0EFd1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDDR_2CLK.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@d@r_2@c@l@k
!s85 0
vIDELAY
!s100 nNS2Q@7<Io;5`WF947RD?2
IT2^RZUZLEn[ROXK5_VbT50
V3TM3lAbhQ7jCGdJd1bg180
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDELAY.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDELAY.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y
!s85 0
vIDELAYCTRL
!s100 Z0WUBWEP;h60Ji:PhiQ431
IQk4@878`ZhV0ON2RQojPF2
VKA>j2U52UicYPnoIlLZ9T2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDELAYCTRL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@c@t@r@l
!s85 0
vIDELAYE2
!s100 8159R0]`cWaMTSGFO9O@g0
I6QZD5`2IWOC@c5[E@DLRo3
V@A[F??0UZLSmcZ6jag^Xl0
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDELAYE2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@e2
!s85 0
vIDELAYE2_FINEDELAY
!s100 =SWlkcYZ_G;a>COEmjfb@3
IcO:JH`^UiHXlV]>aHFL<k1
VmI?IZTam?0ldCC:nFAjf]1
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IDELAYE2_FINEDELAY.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@d@e@l@a@y@e2_@f@i@n@e@d@e@l@a@y
!s85 0
vIFDDRCPE
!s100 >m?U1Mjkn>n:79@;1>YAU1
IOdOT@i[X=Rg5dNeN2UWTL1
VTgnMf0bFFUzRLgcL]D>D80
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IFDDRCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@f@d@d@r@c@p@e
!s85 0
vIFDDRRSE
!s100 QLNgEF?TO2_Y@NmM_nmzg2
I4nTliQY=k:9m@0DGF?Bn52
VB3dj850iGOYG1M@b5aHzh2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IFDDRRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@i@f@d@d@r@r@s@e
!s85 0
vIN_FIFO
!s100 deR9`No8LHCC[@Yzem[;_0
IN4Fa:HPfz[KZ;4?]?DToR1
ViYY_KIT98abMP69n7fbZ_0
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IN_FIFO.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@n_@f@i@f@o
!s85 0
vINV
!s100 ]7JlP??IWK4IK21^^2o?i0
IkWBS=hN:PXZAI]fzlj3I]1
VWY0kHb=SdI;LjkVmE@oEW2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\INV.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\INV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@n@v
!s85 0
vIOBUF
!s100 GZ8BmY^0^`<=<7D4>zB@@1
II>Yn^OHWSS_?9A?5WU]G^3
VDL7nK;Hz;gbe5jV<A<fTl2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f
!s85 0
vIOBUF_AGP
!s100 kVC:DXHN^cWPRh]0ZlckF2
IU]2mEPB[3<e1g82EWg2`m2
Vi]]dg=<5H<]`5zWzdCY=Q2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_AGP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@a@g@p
!s85 0
vIOBUF_CTT
!s100 GV7LEWFgnJ_nodf_m1WkG0
IES?1<d[WO88Q_Rf]eT<;81
VCENU>o[8fbWY?LagSN<cR2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_CTT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@c@t@t
!s85 0
vIOBUF_DCIEN
!s100 ;e3[kWVBgO@bQ4IUO94H]0
I^hV4^0]EY]ZZC;fndgJiY2
V87S_0nOe37:S5W9aNJ`>o1
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_DCIEN.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@d@c@i@e@n
!s85 0
vIOBUF_F_12
!s100 JCdQUj:BF`1=5Q48Zgc^P1
IH]]V;2H3@5j<:NUNkheRn0
VibkAFFfzJ;HLB=HZ4DPX93
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_12
!s85 0
vIOBUF_F_16
!s100 ^lU:Qlh8ILo62iB@D8gRc2
Iz8zEFJ@L>1;Z`zmQaSajo2
Vk`FUKJ2IRM?jSW@0z1Z7I1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_16
!s85 0
vIOBUF_F_2
!s100 n@EKUVBPb?]@:WgVl<<lR1
I>[BFkO`MMA03=1GChfeMA1
V@QZcMDimLie^0LL]:V1Ri0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_2
!s85 0
vIOBUF_F_24
!s100 @JMBnNYXD=;KG:7`8DzU^1
ISjPaU1MngbTB0<z487Z9G0
VE=H^d`5QOQH[m6f[0?Vi<1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_24
!s85 0
vIOBUF_F_4
!s100 BmP;TcXBdNFBi4=_A;Fo42
IA8]7X=VQij4f0@OW:AgID2
V[3STFN]c3nPPaY<4Fz0b[0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_4
!s85 0
vIOBUF_F_6
!s100 Sb45W@K8VQ_gjk`;5dhcR0
I[K=Tk;m:lMCNjbW;Sj5T90
V6f[oF@bPd3281<i4TVUmR1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_6
!s85 0
vIOBUF_F_8
!s100 Q[2oZdm7Qj0:U1zdGk6jm0
Ig`agAlV6?<ACAU26>oH5I3
VTlY1Sm?1_m^3465078m;71
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@f_8
!s85 0
vIOBUF_GTL
!s100 Q8<F;c2C8lN4GU?>@8D3k3
I6a7n>1?DMRC<jg<9oNQGS2
V4_c?oZL]Vd@Qljg78Lj`o0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l
!s85 0
vIOBUF_GTL_DCI
!s100 7f?H]enH`UGNUE<TLh;eE3
IjSAMnV8Wlh?@nZI7l:C6M1
VHmb@EWc`0?_J0hSiQ2b>a3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTL_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l_@d@c@i
!s85 0
vIOBUF_GTLP
!s100 iMkZ^_5WV<IHCfeKRa4191
I=3>HDPJA5Mbn]5n2R[@=01
VGonLQjSDJ]L3U3Ufn`]C@1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l@p
!s85 0
vIOBUF_GTLP_DCI
!s100 SjbKB_?YZL<Z0<5I72TQ>0
IF9_[`aoQ6:GS3@@`6B<>m0
V<>O0e6mTTI5:2kGR^R0Wf1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_GTLP_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@g@t@l@p_@d@c@i
!s85 0
vIOBUF_HSTL_I
!s100 eQE1]_58cPH]E>KQeScf`0
If8?cccH9NaDdL]Oa`;ij02
V<ZPSdj2Q?hK2cKOkHGDk50
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i
!s85 0
vIOBUF_HSTL_I_18
!s100 h09O^a[Y[MnVfU4SBCY<U2
IYoB;0?_kN2DV9llO[fbcK3
V>[WzQhnkoSKj=Z>zaM^QE1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_I_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i_18
!s85 0
vIOBUF_HSTL_II
!s100 :=RU73FYQ46>BiQ:mn3R93
I=VX2BRUm538ZA5DZ6IRCh0
VJHEobgFYTZg[RE>nPlG?V3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i
!s85 0
vIOBUF_HSTL_II_18
!s100 `4zZiTWG[kRGV]d?04Mgn3
IhC=nb^7_X0jBIoSQ7H>De0
VU^`8:>>@X;Q2L3K447XUg1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_18
!s85 0
vIOBUF_HSTL_II_DCI
!s100 f:KV5hT`S:odfQz;TKdHA1
IJcU`T@3a[<];^d4N1RC3@1
V9N6T6B?5MljSc2cJ1[DH^0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_@d@c@i
!s85 0
vIOBUF_HSTL_II_DCI_18
!s100 OZW=A73SWYKFPdXhOSAB>0
Iez>l4OzZ<knkHfbek0z@z0
VI5[Eh5>6ADZl8[bc_63Oi1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_II_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!s85 0
vIOBUF_HSTL_III
!s100 genTi_=mUn1CT_ZZUNKan1
IbEim[?enXZEGo=gYWGChe1
Vc]M0gF[[>zdWH4O;I6fG40
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i@i
!s85 0
vIOBUF_HSTL_III_18
!s100 Y;eDg>nWYhCf:=VK3MG=G0
I6PPiA7DSCPo0_YS_U=@Ne1
VD3V;`Z8i1:4l5M64Qji>a1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_III_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@i@i_18
!s85 0
vIOBUF_HSTL_IV
!s100 MkT^ZgTVjjHf<=aglV?9[0
I5<fE9Y9OWBgTMBU@^RbU51
V5_eYYB[`47cf2d_8]C`bV3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v
!s85 0
vIOBUF_HSTL_IV_18
!s100 F];9lDZaElamjzCnD;>l40
I;KDU;OJnNaB9UY]JMO35E2
V;P]=47^OdhS7gNFhbzAMZ2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_18
!s85 0
vIOBUF_HSTL_IV_DCI
!s100 aRX=JmQUGdC`UMdJJcfC21
I5L4SN42L7SEQQi2?0588b3
V>g1UA6I^FGDjJGSNgDodo3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_@d@c@i
!s85 0
vIOBUF_HSTL_IV_DCI_18
!s100 <i8<n[XO<@j4mzafT@M7D3
IBN=k=iiUk0WQkj5>UoHAm3
VX_35UO7hE]B0Qd:LJAA731
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_HSTL_IV_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!s85 0
vIOBUF_INTERMDISABLE
!s100 UDHI`z=cR0P>LbLUCZ<RJ1
Ihk1OGh@MoNY6b=2oGBbJz3
VOSW]WPQL=ikC?1[@SLnS<3
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_INTERMDISABLE.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@i@n@t@e@r@m@d@i@s@a@b@l@e
!s85 0
vIOBUF_LVCMOS12
!s100 :Y=?YQM<e>m1JNnNbIcZZ1
I@fnOdTF7ciXGM6^;B492_3
VA`V[VFN@8eN^dJo@k1>hO0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12
!s85 0
vIOBUF_LVCMOS12_F_2
!s100 ^NYYn=GeXh@]K^2kQGeXz0
I<4TjcKUc`1[EdL4Imgm`[3
Vj4i_@Aa^8KCI1]b3a]R<;0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_2
!s85 0
vIOBUF_LVCMOS12_F_4
!s100 ]_:?a>cPf`iMkJkFI3_?60
IE>>RZ7^BLY>MU`>ARkBm41
V]8G^@@UUd9:YPI405EWbQ0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_4
!s85 0
vIOBUF_LVCMOS12_F_6
!s100 Oe`1Ij=fZ5lB@KKi5]N<=0
I@3MLjTKAHgGhl=LeOT74T0
VA;5<5FoEK:9V1M2>hARSf0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_6
!s85 0
vIOBUF_LVCMOS12_F_8
!s100 ^8;1HKzm=3[N3hSnU^8Km3
I31Ki6WMSnT6e:YN7UKS6V1
VUlBJN8UKFROhW17?B4Hk01
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@f_8
!s85 0
vIOBUF_LVCMOS12_S_2
!s100 FN366D]ooJznZGPjJ4F=V2
I8]]=Tb]JKSHmm3d4H=Rim1
VURZFFA^U<aQ]Q`Q[bBJ4i2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_2
!s85 0
vIOBUF_LVCMOS12_S_4
!s100 lbjL;1Ah4M2<6zLbHWLJC1
IMh3lO;<Cbg^o@=UL?0A@P3
VJSn_DhFZD^Oaj<38cz<<k3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_4
!s85 0
vIOBUF_LVCMOS12_S_6
!s100 _GgHlmEA6e0jSL2Yeg=E^0
IXLEe<VOd4P<SkgGnbUZ]z1
VnZ7[R4[;LdH`:aTA^VYBI1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_6
!s85 0
vIOBUF_LVCMOS12_S_8
!s100 ;_16Fd7b>;S?XHn`AGPWa1
I>?oPOMP4mV;GD;`X<[WHA1
VoS`X:?d5dk5n5cD6HN51c3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS12_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s12_@s_8
!s85 0
vIOBUF_LVCMOS15
!s100 _N<hO^a0PMJbBbSP9nfib0
Ib]0[_zI0McGNfKAbdRcCV2
VGzfCRnIz8W7mScjGn1mPR2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15
!s85 0
vIOBUF_LVCMOS15_F_12
!s100 f9LPV[e=VPD0`<97JWnDZ3
IFXXYV1YKnTAnN^W8z0K2E1
Vb@aoSM@PAa2]4bE?6@:W43
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_12
!s85 0
vIOBUF_LVCMOS15_F_16
!s100 dSk:8i@bl=R6B30D[Ua`<2
I;`<HAOj>]8YJK=:NAO3AX0
Vm>zk=iPE_1ga68:OZA0Q81
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_16
!s85 0
vIOBUF_LVCMOS15_F_2
!s100 MCkFbWaKmC94RYW_P>0hz3
Ifh;Caf?RN@EYJ3D7IF=kf1
V13i?mCXNnY[Pm:23]he1g3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_2
!s85 0
vIOBUF_LVCMOS15_F_4
!s100 P8UUbeb9RNH@iBjhnJ8Vh2
IXk^1MQGz5fCO<9:CUIdak0
V];APUgNm^I4OZDEocBk^o0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_4
!s85 0
vIOBUF_LVCMOS15_F_6
!s100 ZcRlYG`<o0zOc8ET4<B:l3
IAKQ@zESd;FVWcoH`1eA?R1
V>mjaJdNK2=Q[UDaQT0f`F0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_6
!s85 0
vIOBUF_LVCMOS15_F_8
!s100 <N1B_lI=Gh4E1=:B@=_^Z2
IB15PUSLRJ^819U>hmPi<@3
V9o`2e=j:?[VCHo;8C>[do3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@f_8
!s85 0
vIOBUF_LVCMOS15_S_12
!s100 S27XLN2hi?ogHM[VV[i[V0
IYIE[UZ>039HI5kCCI;SNM2
V5d8H;<`?6N[;1;[hmH>C>2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_12
!s85 0
vIOBUF_LVCMOS15_S_16
!s100 CV^c1LDQzY?10YD=TJ@cG3
IMjY0gOOHPagXj8aP0a0gc3
VO@ThUbTdGHN@@[7bg@fjU1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_16
!s85 0
vIOBUF_LVCMOS15_S_2
!s100 m:VmV=Jg3HA:G`baRRYk91
IH@QYNJIz9KgF44fGSe9Q?0
VS5=`NJ4>gfKzTB3<6@`NP2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_2
!s85 0
vIOBUF_LVCMOS15_S_4
!s100 7Z6nM=L]TFVCHViC[7YVm1
IHbL>BcjX5YT5KHWzLfaI?2
V7d7Xag4O<VE@8Rz>YD=?31
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_4
!s85 0
vIOBUF_LVCMOS15_S_6
!s100 dKfVTPJ<n4lN8G?dXE;3a1
I4e1@f_<M;QfZ:FYcDclWU2
VOGknKD1]b2fCD^0jLRLi32
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_6
!s85 0
vIOBUF_LVCMOS15_S_8
!s100 JnNjkGmP0WV>O[IoT3@df3
IP^N8OI011ZA`B?eYW2Fzj0
Vn;1GnMP5iG41`_K5E=Fez2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS15_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s15_@s_8
!s85 0
vIOBUF_LVCMOS18
!s100 dKkDIZfHO@K8Gi:jTg64S3
IZj`QEW6T^=WP@:EPEUmRb1
VG[`Zk:<CS?f]TUa73SSET3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18
!s85 0
vIOBUF_LVCMOS18_F_12
!s100 dRcD5HhU`;HJ:z?_9[dRW1
IhlgXZi]F1K6DR<n@EPooY0
VOAhPa@[nUQ`59^Oh@Ji8O2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_12
!s85 0
vIOBUF_LVCMOS18_F_16
!s100 L@c9Ji>^FQN@FRML@T:S^3
Ibj1V5`lQkNjL`3k]<=_=f0
V9ad5T2ONT1>RiJA:WCE;J3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_16
!s85 0
vIOBUF_LVCMOS18_F_2
!s100 ZRbV<@AOeMK3SkKQFJB;72
Ie@UQbUH<z`H_WWa7c<OLN1
V5RYE<QU^D6dAS<<SQanNk1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_2
!s85 0
vIOBUF_LVCMOS18_F_4
!s100 IcXHamC>LY`mXPn07o::<0
I1?2CZZCfUPd78XlS8O_Nb2
VD__PE7fA[]7`D>1Bj76LT1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_4
!s85 0
vIOBUF_LVCMOS18_F_6
!s100 k:Y:82WB0ROU=da8HQzAm1
I^2^EhTlY=JnK?>j0j;QB:0
Vzeak5UfDja0go=2d9;j7Y1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_6
!s85 0
vIOBUF_LVCMOS18_F_8
!s100 ]<=OmNnR:cR1WJzS8QDlO1
ILLj;3doc?@fV9MUFB;onc2
V0ITIVHz[e_]4E^jM9gm;[0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@f_8
!s85 0
vIOBUF_LVCMOS18_S_12
!s100 nkW1oQRzn6?O3L?0l4;II2
ID2AOh;e88aWPgn<T;71_U3
Vdf;V_^SdES8i^FTcWDXQC3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_12
!s85 0
vIOBUF_LVCMOS18_S_16
!s100 IDH<33ZK[hQcP6AX5W@`M3
IaXePPP=S_98a;S?IF:2gn2
VXOHf0[U6Z^1;@[?9>al4:0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_16
!s85 0
vIOBUF_LVCMOS18_S_2
!s100 T_hj^oJcMKF<kzP3V[I2W1
I?2=l0X^@Fa[_MegTDQ6Un0
V9ez1cCIAAcL^2CiOieZJR3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_2
!s85 0
vIOBUF_LVCMOS18_S_4
!s100 W44?0l=P?7DI^EXlF:^>Y0
IQiF4m49Z?ZAWFe1<bh5CR0
V9YWSjFGA5aAh_QchCE=<`1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_4
!s85 0
vIOBUF_LVCMOS18_S_6
!s100 Z9Yz^emJ^_nR:[3FBB@z00
I^m9VA`>bW2kDOdzVe9oVn0
V@@<TiV1LS^MQ2QCeBnAU90
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_6
!s85 0
vIOBUF_LVCMOS18_S_8
!s100 O?V8P=OJgT1RlmI_gQ1g83
I4YKVK53[L@0I8:@KTD3za0
V82m29j06eXI`@^0mXO:mc3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS18_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s18_@s_8
!s85 0
vIOBUF_LVCMOS2
!s100 zR0dWGY72zScRmj_1oEmA2
ImAT8<R>XN[9::FFzf:6b>3
VzT=F<NHAGg2`R:<oc3XV`0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s2
!s85 0
vIOBUF_LVCMOS25
!s100 F@i1jSd=X66Uek7oZ9bhT0
I@:;Ge?2bkO5z6ON6=[z`Q0
V[Y2k3[b1AO[ncHIJK6IJi3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25
!s85 0
vIOBUF_LVCMOS25_F_12
!s100 9NCQo25T5BjDOaX]=^<F42
IONWiHmCH84^?ZW^J>ZmTE0
VbAX2D>c4A7Tm2@z^GWbBj2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_12
!s85 0
vIOBUF_LVCMOS25_F_16
!s100 kQJHM>P`=Q^QOCBQ=3c^I1
IYJ<>1g5JnJkD:b9DzMzd22
V9A2m?8N4WFSm4IHC3egE43
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_16
!s85 0
vIOBUF_LVCMOS25_F_2
!s100 6<2ADOK@;_:_A7d?1m9V52
I7I]lX=:G`oTg7=[Wo61ST2
VjT1XakBh1GaA2z;fWCX;_3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_2
!s85 0
vIOBUF_LVCMOS25_F_24
!s100 2>A`joEN1UNjb4GX9?iI50
IV]Iod;RUW6L_KfnWljLo20
V7;kQk=?gf^nZeIQ>6PIdP0
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_24
!s85 0
vIOBUF_LVCMOS25_F_4
!s100 _SRlR^6_4^>`Dl2Ui]k4U1
IH8H?dXbZX_d;eIIeKMa6l3
VH`g:=RkRGl`J8@Dn9Z>W<3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_4
!s85 0
vIOBUF_LVCMOS25_F_6
!s100 5k=i;il6Fk6nSQm5g^4zo3
IR2_ZFQR>3iH3JE85UkA4h1
V]AoToF267RPP0n`>2?z4U1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_6
!s85 0
vIOBUF_LVCMOS25_F_8
!s100 A8@DznRX9IlC<3njV85LZ0
IVW:ZnW8=S@o`^NDdRTFhL0
VBieEB4T7hncNd1]oz?XNo1
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@f_8
!s85 0
vIOBUF_LVCMOS25_S_12
!s100 RiHY=^HY1A[P^o`b0hhS]2
IE6l727F68Co91gP7>IWiE3
VCTBkcmRT4b3UT<dWAc>aV2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_12
!s85 0
vIOBUF_LVCMOS25_S_16
!s100 IHHedl`cDG9_B6P^9^;MN0
ISOJ@YU^hV?AH77Z[GXlUK3
Vika]2`J6DU=VlGzoMd;iB2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_16
!s85 0
vIOBUF_LVCMOS25_S_2
!s100 k<F3cz=L7C[K7>@Q1?33H1
IAYUJ240XVaIMBV^<P3=0^3
Vo42U;9IW49M;6okjP_aCf2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_2
!s85 0
vIOBUF_LVCMOS25_S_24
!s100 DS`R0:5FA1m3<Na525F@o1
I3F5f0dH5=3kQ?0fehYz^Y0
VVZ99R8I>j<QGG=k>3lzQ61
R1
Z35 w1354680633
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_24
!s85 0
vIOBUF_LVCMOS25_S_4
!s100 =@A71n7oSD`?YV>HAWf<?2
IE^j[be<SJVBU9a8a[U`hf1
VIWGijoAOUZ<MnOcHZ_3]S3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_4
!s85 0
vIOBUF_LVCMOS25_S_6
!s100 22R_dLkG=^o6bW=3]B5B71
Io`d^SQ3K`GUL>BYFmG93o3
VV7CJDI_UYzXTKTeY1c[:62
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_6
!s85 0
vIOBUF_LVCMOS25_S_8
!s100 l<IDc6dJ0C5LnWEZ3^d[M0
IK:zcRz_]hE@fbi:?50i`@0
VcMXA5cKbACLV`gKiEbM;@0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS25_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s25_@s_8
!s85 0
vIOBUF_LVCMOS33
!s100 zL4k0R3:QC_=TUkZ?cLok2
Ih6JaWD?DjXJBJLTg4R8AA2
VFekle9SJ68<SP3Mc3MhNz0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33
!s85 0
vIOBUF_LVCMOS33_F_12
!s100 ALQS<?iWJn83fhHgAOjf93
I`m?4c7Hh2`bN<?9OFX?Aa0
VCY^HG5C8PIM]1PKLe[Ai32
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_12
!s85 0
vIOBUF_LVCMOS33_F_16
!s100 MD=YD2ij]L6`bYoAV8DSn2
IhjQ569N:64E??;5Q:jRh<2
VT:8Xf@<TMW@T3o`FkII;A3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_16
!s85 0
vIOBUF_LVCMOS33_F_2
!s100 7:i@h5AFl1_oID[o>PE773
IPT>O2lZU27aOUY4LM;kCa0
V=Qi2KghUjmc:8h8CJ;j<^3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_2
!s85 0
vIOBUF_LVCMOS33_F_24
!s100 kGL3D=VN>BY<h7mzBkGRZ3
IU6:6^RN5z3B^iJd=7[W?B3
V4[Jg@;n@b[BR3iM==R4om2
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_24
!s85 0
vIOBUF_LVCMOS33_F_4
!s100 8nSCK53[jFiZMaW6b5mBh1
I?19zT0A3ZUzOiC0RMkk0L3
V=T?@Ym2nam3IQi5OX73[72
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_4
!s85 0
vIOBUF_LVCMOS33_F_6
!s100 iP@ZQUB?`?PNZ`?ah1liS1
INB1QVV^7Hz3oLJ]LHh;]h1
VfH8BL]am7Dlb26z08?Ubb1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_6
!s85 0
vIOBUF_LVCMOS33_F_8
!s100 DYNUK7[d2DVjl66cAA;cS2
I2ZdFJm]oR`XMXZDUP7afA1
VO^NSGPf1F83mA2e<L=gTY2
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@f_8
!s85 0
vIOBUF_LVCMOS33_S_12
!s100 a]AK`Fm>D9VRTEfZcNnUl1
IZoWPO3R_aYm5>mJ4E5CR72
V<=hK8<3eHn<j78eGHNAe:1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_12
!s85 0
vIOBUF_LVCMOS33_S_16
!s100 IQD=MSUkGZ[MEEcKnoaBd1
IWc@hb?051;e7bgUf6kil41
VNg<TH1LBdRGj9TAL2VA663
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_16
!s85 0
vIOBUF_LVCMOS33_S_2
!s100 WkF55IUiA3WD;Ya9WDh?<2
I7YWi9lTR:Bm[eK?P]b?HS2
VMoGVmSzN?b7@F]NbTBSDM3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_2
!s85 0
vIOBUF_LVCMOS33_S_24
!s100 OW9CHeHaWIBRDozVnZ8Ni2
IP1XdiaWAjMC1=kVSe1>cI2
VIZR18zToV>8175F4@iXX@1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_24
!s85 0
vIOBUF_LVCMOS33_S_4
!s100 0oYe_`dnL`i?[f_H6AIcj2
I_0_IYNVHDfK1jjmioG7Q33
Veo@o=cmDTF74<C=`1?]gO3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_4
!s85 0
vIOBUF_LVCMOS33_S_6
!s100 77oY6Y5iZE@3kNoT_]nKP0
IURgDWEizDOmZ<zUHWSz3[3
VfE>8n?6<^hXOK<3ocCSYW3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_6
!s85 0
vIOBUF_LVCMOS33_S_8
!s100 PE06QkR:8CefP8fH0>jV73
I5`WjdH6eGEbG[g?<LbilB0
V7QdAdQhCPJEf=mG<Hb7E40
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVCMOS33_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@c@m@o@s33_@s_8
!s85 0
vIOBUF_LVDCI_15
!s100 J0a8k4Aja9eUmAoSOd7Wh0
InTWDazij8DR497:C=_]NP2
VGE`;hb[P<oUm]cZVH5DAA1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_15
!s85 0
vIOBUF_LVDCI_18
!s100 5FdOMI[IV_Gz^`;3O_odT3
IOTQP0j7;@41lbOUoEmYKi1
VATeGXUNbRHV^[7liPV7>S0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_18
!s85 0
vIOBUF_LVDCI_25
!s100 `T9gZlZh1:iM2NhXCME_71
I@FaMG]:;:A[_Jg4=G7LVC2
VYkM9Xz2h;<?AZo<FhmziZ3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_25
!s85 0
vIOBUF_LVDCI_33
!s100 bP0`g7mzo;AKRZL[IU_NK1
IR7>`HC8S83TCaSCh=Q92E2
V;9^bX3^9k?75<;B5E30H]2
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_33
!s85 0
vIOBUF_LVDCI_DV2_15
!s100 ah[jZX`hK9EM<CA2h??Sg0
IR8MhKzgI?4:`6BZLQ4EAD3
Vz6AS@4Y>9dR^?j_1OENLY1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_15
!s85 0
vIOBUF_LVDCI_DV2_18
!s100 EhXfZT0Ye[WDD6Y4d4Hah3
IVL0WY5JFJ40VgR]dkk<:`0
VQ``mjIkh6]c=U:If;HmH93
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_18
!s85 0
vIOBUF_LVDCI_DV2_25
!s100 d7JKkN8;hgF91mY2i?Qk62
I0VCRQb56^?F:H:BcK2_0U0
V;@]MF`z=M`lkdgzijgojd3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_25
!s85 0
vIOBUF_LVDCI_DV2_33
!s100 >Yz6h4Tm6nzfW:]_=ZWV]2
I0Y<Skl?BYh8Tfn?@:_=CN0
V]_>KnBVibNYF;?7k5LW5K0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDCI_DV2_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@c@i_@d@v2_33
!s85 0
vIOBUF_LVDS
!s100 _m6OR<]j7@CX@8Fm?PTh_0
I6V]CUzXdWmKk5CeHZ8e4X1
VE4Q;1ZzWAoX`a0HkXV1j73
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVDS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@d@s
!s85 0
vIOBUF_LVPECL
!s100 HJlUk]X>=k_ziMJHhY48j1
I@EXi@iR6Sk30N6FO7W0Hf3
Vc?3`QA:ggRYQm:aT4LU_e3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVPECL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@p@e@c@l
!s85 0
vIOBUF_LVTTL
!s100 TGKOzDCI283ah_iI?CLLD3
Io<zzbP3>iz>aFW3]V=8C32
V1]QoH[ikRPC?jX8E^RY2K0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l
!s85 0
vIOBUF_LVTTL_F_12
!s100 jD8nkcl7Uj@OC31]R]DZN2
IN;XNkO6@mnB3zoR_;RFcK3
VPQkhLaOa<Rd8[d:;97T3h3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_12
!s85 0
vIOBUF_LVTTL_F_16
!s100 nzdgSKAh506Ez98HJPkJ72
IF0QZdCQ;cNGm4_XBiG5fF0
V@N01fK0]be_<@<ib@9OfB3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_16
!s85 0
vIOBUF_LVTTL_F_2
!s100 D8PB]o1Xgc8IF6zlGe8520
II9m:0NKmU;18HK0]J<BI@0
VS4:LW[Q1RSbRdLYBz?O7[1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_2
!s85 0
vIOBUF_LVTTL_F_24
!s100 _^bLC[QO2`W7XzML^TC`S0
IG2`9i8`8d`dRzH`>V@E`a0
VM2j15CN921]O@28[FYV`A2
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_24
!s85 0
vIOBUF_LVTTL_F_4
!s100 FzR9aoMG6M1XX6ziLFRZQ3
IaS=<5DdP@n504>O;H_Xi53
VHFlocnmeiSEY<LoYCAYn@0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_4
!s85 0
vIOBUF_LVTTL_F_6
!s100 <de45I5QL0YRVFmHm8fUX2
I7aURDKADFnD8fYQj9CbjV0
V@F2;;WEmHX]4HROC44J6<3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_6
!s85 0
vIOBUF_LVTTL_F_8
!s100 m;FDXhd3_FbXVaZT3=Q2N3
IGG8n3T6Wlik_IA?U=0EOm3
VW:Ez7iU;F^z=1M^ON2O>K1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@f_8
!s85 0
vIOBUF_LVTTL_S_12
!s100 R7=9O69`fo;6K3go_dJzQ0
IHcj^m3cfiFL[zkBaJJ`NF1
Vnb]deic52<ok66T[Y0=I10
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_12
!s85 0
vIOBUF_LVTTL_S_16
!s100 4jnRi@>kF7[50?mg>N4GL0
IXX:T:MIJdTh>e?9h@5boo1
VYoPIjdU^o<ZS1GzH:X4402
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_16
!s85 0
vIOBUF_LVTTL_S_2
!s100 KbIC[8N;OJ[;H2Bf84`Ym3
I[9[GcWEA@Z5D<UX[Djg_W1
Vj[PnR6@cb20VQ9o?_o=T_1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_2
!s85 0
vIOBUF_LVTTL_S_24
!s100 _V9UoAP?<J=JVE?iYNekW3
I^C]OQ]FCV956jo^LjmP6D3
V1KnGU;HH>^1`6T@1J76h<1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_24
!s85 0
vIOBUF_LVTTL_S_4
!s100 7@hN?HO6FC9>oS5U_9cC=3
I?;FXL[a=P3S2nnUnR?h170
VA^GhIL_MQW8`KUjNJF^gF0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_4
!s85 0
vIOBUF_LVTTL_S_6
!s100 bLW9CI5Zf733ER45C97Vn3
IY9N;nFgfnZdV8n9kcNeni2
V<>G36a^9o615[DjXe0Xc_0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_6
!s85 0
vIOBUF_LVTTL_S_8
!s100 FAA3>G54RYVn>bWM<mac70
IL83@gSFL8C3I9j<U;nJc91
Vo=0S[PMfhRL;naZoLBEH=2
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_LVTTL_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@l@v@t@t@l_@s_8
!s85 0
vIOBUF_PCI33_3
!s100 MfHO3G45hLg]SZPRYo@3o0
Ihk`CgiXlTDAJ^@D^L3Dzc0
VN^m@[BzGPoQ29SoMKi?H[3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i33_3
!s85 0
vIOBUF_PCI33_5
!s100 j]YlgOdl0N<]BnhW6agF93
IE>_abd]j?6@fcA6WcjLzW1
Vi]?NcCHNTm>hc<bKBB];=0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI33_5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i33_5
!s85 0
vIOBUF_PCI66_3
!s100 9S]U2B4SW?^=YPC4A:U=h0
IPJ89P;8jTC]F]K8RLk:DB2
VaeH9^>f>C31N>=oZL2iiG2
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCI66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i66_3
!s85 0
vIOBUF_PCIX
!s100 [@KGe<6QdnUXOXCVEFmj[1
I>jCUYSC1:Ih1GkUo5GlnW1
VS>C@CnI3Gn^h1R6hXLOZV0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i@x
!s85 0
vIOBUF_PCIX66_3
!s100 1e[h3O;7aSke5WJLKN[>32
IVTeV97@FCzo95RLb7MFBI0
Vd96K:lB^]X^SFaM7Am]a<3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_PCIX66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@p@c@i@x66_3
!s85 0
vIOBUF_S_12
!s100 ]e]2C^j7=kP[R@I3U>z[h0
IEj:F9RLI4i:z>I1QS;ZLz0
VH`;cH^6a4HmbMgm^7zVEO1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_12
!s85 0
vIOBUF_S_16
!s100 XfkGYeXAPCLim_EMIb;mF3
IR=L^[]ZlcMgR`EKYnZEBa2
V6B=NLI`<eJO9J2:bi>=kC0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_16
!s85 0
vIOBUF_S_2
!s100 nEO?NMGE7;=A_A]o3ClGi3
IJVViQ>2iPLA9c2kWBHP<81
VNE;e3OoeK6]_JJLG;7GO12
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_2
!s85 0
vIOBUF_S_24
!s100 FMNKTHePR4T:HFe_FPZfI0
I:2A324WG^6cHRzV2JTZ4]0
VMISQVEEES?;IUV>nz6`d`3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_24
!s85 0
vIOBUF_S_4
!s100 1A?QnRcD?cgg^Uc_8TEO_3
ICg@;d6kN@QPoaaUHf3fGW1
V5]HzbiDZaYB;5BZazAekm2
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_4
!s85 0
vIOBUF_S_6
!s100 7bkk<U6mO@?^0HW9Ud76c0
ID^W_0mnJ6RC>S2oOONBBb2
VjC6i4R]=ZX5hVMz72Tbg?0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_6
!s85 0
vIOBUF_S_8
!s100 maH_bbI`XDYK_@0Nz;=_82
IO9=T`UfmmDB58IGP]n0TR3
V_K7T4zYZ@4G4m@YFHT;<Z1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s_8
!s85 0
vIOBUF_SSTL18_I
!s100 R4YOdm4>M@>Oe2X1<UP600
IjLL?g4eYc3>;[_nHBXKOL0
Vj5M4S[1[34bREcb5l>^`90
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i
!s85 0
vIOBUF_SSTL18_II
!s100 1Yj3Do2760g]:b^Y@^6L70
ICR^h]dUQK[V120=LScmkM3
ViCnJQ?i2ZbLWlo<k7[A992
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i@i
!s85 0
vIOBUF_SSTL18_II_DCI
!s100 I5:3iLEN7>bkI7R1GSfd`1
IM;lSc=fm_^jB7i?fJ:iA^0
V][D427_RLM;1?AM;PRj7E3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL18_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!s85 0
vIOBUF_SSTL2_I
!s100 KF06n@n5:ShGeEf4kfobf1
IN?@>`nIUHfA4W2@i^LjkL0
VWLJTAnkbX4>6=b>f]okCT0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i
!s85 0
vIOBUF_SSTL2_II
!s100 Id3>:g>i6^AP[7c<b;T@A3
IJ0;70<H7AFB<;dajT[6:l0
V^9bUFHbKiNockPcmo_=[z1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i@i
!s85 0
vIOBUF_SSTL2_II_DCI
!s100 FHgEzd@2fBh]P?a=75Q_:1
IW?=ilKKATdB<Co9EgX7T22
VKFEe[0=icH0:dBJR1_PMC3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL2_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!s85 0
vIOBUF_SSTL3_I
!s100 anoDKl[doOeS9I;HjXM^>3
IDO=Yo:Ih1RT0M3cfaG0d02
V`D0bNVal7bOjoVX=0]5D_0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i
!s85 0
vIOBUF_SSTL3_II
!s100 U:kF^bT5^8=UkIR@M?egk0
I;9ORFn?@<i^1]lNF>ZoUm2
Vml2<Zln0eL=JFVg09KfgE3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i@i
!s85 0
vIOBUF_SSTL3_II_DCI
!s100 MA8ZF5cio_9=5dAjUCVN=2
IL4E<W`:1aZ2WAC@gED=a43
V7Y?OCgVzIg;`JJke7KYN]3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUF_SSTL3_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!s85 0
vIOBUFDS
!s100 e8dS0TgW>A[NNodBDlYjJ0
I6I?MbiGkOnn7WWS>IU>LF2
VS6md4XCfYe7ZRO9m:4W2G2
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s
!s85 0
vIOBUFDS_BLVDS_25
!s100 jmcFcPX=WG7zBTTe_7kG:0
I6Kcj:nS87_mMY7fCV8lJe2
V=1j@:d:Ln?@Na;R12e7aT3
R1
R34
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_BLVDS_25.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@b@l@v@d@s_25
!s85 0
vIOBUFDS_DCIEN
!s100 4i6IDe]Lh=B<_>i`Q35]a3
I<?E4iQn>^igK`fdT=?L760
Vf>ckO8QZJMF?7bFlC5jAk0
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DCIEN.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@c@i@e@n
!s85 0
vIOBUFDS_DIFF_OUT
!s100 _k]USWM[IfVQZ=d3OLI]12
IHPiN^i@[CI9WI@FUlG5mb0
VHicUMIecGG;ikk3dH:@fN1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t
!s85 0
vIOBUFDS_DIFF_OUT_DCIEN
!s100 W?XaCdfb7]`LAM7>_R7TA0
II5m[bfnBMHiN@gEj;?fHB2
VK6H>^:n?A71g7HIVQ?LjH0
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_DCIEN.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t_@d@c@i@e@n
!s85 0
vIOBUFDS_DIFF_OUT_INTERMDISABLE
!s100 22agfUVzBhH_1C00aGhO[1
IT4N^DdceePiRGAC;Gjz:K2
V^aHMmUz1G0_Q7163mUAMR3
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_DIFF_OUT_INTERMDISABLE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@d@i@f@f_@o@u@t_@i@n@t@e@r@m@d@i@s@a@b@l@e
!s85 0
vIOBUFDS_INTERMDISABLE
!s100 NbC2P`VFf@1>iM8V7R<hg2
I>>f[z3z9TiE3h:J>lCjjc1
V>O2[mU3DAQA?dmQ]PRaA^1
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IOBUFDS_INTERMDISABLE.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@i@o@b@u@f@d@s_@i@n@t@e@r@m@d@i@s@a@b@l@e
!s85 0
vIODELAY
!s100 Vj34P0YHALo6^67:DC0z03
IoJJYGLGZXC7@^B6n0P`=S0
VYQS2QW9QlFRCXJ9koCJV63
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IODELAY.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IODELAY.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y
!s85 0
vIODELAY2
!s100 Lb8845PCB:>bGzf3O80NB1
I094fP]MMMY6CW7@^J[d2h0
V4OWenGgPjmT3M4a2aoRT?1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IODELAY2.v
L0 58
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y2
!s85 0
vIODELAYE1
!s100 6B6>_;ogO2gT_Fgg9on_22
IC^<CYFF:CCgLV?E2Cl?^b1
V3a?gYCN8Q>]:dR1KCoJcC3
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IODELAYE1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@o@d@e@l@a@y@e1
!s85 0
viodlyctrl_npre_oserdese1_vlog
!s100 @<[3=2Lj8o3fE>B9`3JLi3
I_Cj3JHk9cGT]oB^aW<HE;0
V2aj<oHmezfAT`JSHzfKDb1
R1
R2
R25
R26
L0 2270
R3
r1
31
R4
R5
R6
R7
!s85 0
vIODRP2
!s100 ibCgdzz>R8^deG1YN165g0
ID;NYRDS]XPMSjL<<;`i>P1
V4a7hQ8o:D=bGg]d67P@bF1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IODRP2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IODRP2.v
L0 56
R3
r1
31
R4
R5
R6
R7
n@i@o@d@r@p2
!s85 0
vIODRP2_MCB
!s100 5oFz2<SV=[8z]I_WIF5iS3
I6P1VV7gn_kDSe;CRic=IE2
VY^=2Ce5UhWlN9FMWb6D2F1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\IODRP2_MCB.v
L0 52
R3
r1
31
R4
R5
R6
R7
n@i@o@d@r@p2_@m@c@b
!s85 0
vISERDES
!s100 O1j35MRX:P1PaHj3oV7o<0
I]AS]dAHJGWchTCA6nDJMG0
VBmWnPBEbl01[NYGM2KJ@:2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ISERDES.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ISERDES.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s
!s85 0
vISERDES2
!s100 ^IhnE3Vn:NQiznF9d19>O2
I?I4_T7FAn5AJ3nHJ3^_Om3
Vh9h9z3zPY5`[lT4?NzAif2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ISERDES2.v
L0 51
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s2
!s85 0
vISERDES_NODELAY
!s100 0:VoF3RP^4R4PCg6W]lfc1
IH03iZ>B:Vo2dB2ChLG:9?0
Vkj;N;J]8[N`3Q1iC]6K@12
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ISERDES_NODELAY.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s_@n@o@d@e@l@a@y
!s85 0
vISERDESE1
!s100 >2Ik:fH4TRX>mRWjl<^bH0
IDW1[o<2UlLXjdeQmYJAA^3
V4BcoGQ^RRjiA2moz:jgGk3
R1
R2
R11
R12
L0 31
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s@e1
!s85 0
vISERDESE2
!s100 aBSL1VYEbLWc=hNA[WTXZ0
Iff[[EJl:fO5PBOeX<7OoR0
VmY80YJG0=<BzYF47=WO^O2
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ISERDESE2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@i@s@e@r@d@e@s@e2
!s85 0
vJTAG_SIM_SPARTAN3A
!s100 LlLSeTjh`T_TC41_iEz7]3
I9SN`UAP<2zA4ZR4M?Jen83
Vm;><DU7=Y=k`7zDH6K:Om2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN3A.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@s@p@a@r@t@a@n3@a
!s85 0
vJTAG_SIM_SPARTAN6
!s100 e7WfgHJXnzUK6n2_3MCoM0
IZ96U[?nNB?81JE`IYOW_=3
V5<AC9g0<=WRQ3JVf3afYU1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_SPARTAN6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@s@p@a@r@t@a@n6
!s85 0
vJTAG_SIM_VIRTEX4
!s100 QAIWo2DeYYzNzJEcW^;aK3
IkYcBz7R7o8W>FdjjLdl9K0
VVBffa[?GNfcfdm]gCV=Ii2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX4.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x4
!s85 0
vJTAG_SIM_VIRTEX5
!s100 E>z6A8`YXanJg7D1mHM171
I^=G<hicih]=cT@?9=3O0_3
V>Ahj^:];ld2h3gRTfd3kM0
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x5
!s85 0
vJTAG_SIM_VIRTEX6
!s100 Hk[RKN^e01OekUMzbB]nS1
I9ekMRYc8@WR^OCg]8CFR=2
Vh3>U7oEb0NPKUiGgXMcBl0
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIM_VIRTEX6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m_@v@i@r@t@e@x6
!s85 0
vJTAG_SIME2
!s100 ;cFdH=J?mA>oeNWFSNI]a1
IAGjR5=1^:`MPjAkh=A?W=1
V<b@ScII2NUW7XlRcN6DMK1
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAG_SIME2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g_@s@i@m@e2
!s85 0
vJTAGPPC
!s100 H?kk@Q;k7ifJVefmPLkRA0
IRPGfGD3;?iZD@S:_@U`_@3
VNV`BZ6fL<S3DiQ_B;>AZ^3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAGPPC.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g@p@p@c
!s85 0
vJTAGPPC440
!s100 KedE]Nl]?J^IG40`3M_781
IUUmmz^h]kiIgQJQ<bQIe12
V1L6LohY=;0a>TIN04=0_Y2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\JTAGPPC440.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@j@t@a@g@p@p@c440
!s85 0
vKEEPER
!s100 mQbQc62XGn^1ePkJ?lQNf3
IhgmObnSE^6X]aLYW1kzjI3
VNmZB69jT[:e433<zW_98A1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\KEEPER.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\KEEPER.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@k@e@e@p@e@r
!s85 0
vKEY_CLEAR
!s100 Oh_<4:O7M28Ynoz4d2Lf90
I5`4NVS>9g=3oS^WP:d:;X3
VbTegX9MeIISbln_nbH69;0
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\KEY_CLEAR.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@k@e@y_@c@l@e@a@r
!s85 0
vLD
!s100 Vlb2^hz=b@:Ez4OLgP1;10
IhzU6f@i0hLYJeZ15m62>73
V9AgL^5daLcOokznP7Lkid3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LD.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LD.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d
!s85 0
vLD_1
!s100 kGeDhFT>o2QET?X3[V2UK0
I1c3j4X0BRfh4WSjcWVM3k1
VIM9;HG7gA8o@U69GCTjMP1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LD_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LD_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d_1
!s85 0
vLDC
!s100 9<CkzXUj6;NM`1@WjcPQ13
I<C5;j<Q8N0:cYAzz<729f2
VBSae78j3UTj5RLPClff^Q1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDC.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDC.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c
!s85 0
vLDC_1
!s100 Dbf;C1AXOn>CKlQSSma_G2
IMX_iGS5Al_0afkWkD8z7h1
VBXM78iclnNI5i@7<]55^]1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDC_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDC_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c_1
!s85 0
vLDCE
!s100 5R1zkMZZLdjGi05<cFlh60
I`MbYM1;1k<H474b4alae[2
VjY[j;1JDJM0C6nk3`lEll1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDCE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDCE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@e
!s85 0
vLDCE_1
!s100 ;Q79AICbADoA:[?Z6;1ZW0
I^?[CiU<0[oHL>MPRzVzXj1
VRCa1FPfAR:_^6S4Jm55Ln2
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDCE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@e_1
!s85 0
vLDCP
!s100 4mkI^M:a=D@91aiWd<@9i3
ITGVo3`Q[Nj>66Ud9Oi6KC0
VfSD5SE2am]Gj9K3B96GK^0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDCP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDCP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p
!s85 0
vLDCP_1
!s100 iN_`An7P>V0ha=bJD_APW2
ICg4G`A:Cj:lb4Nj`lUR@k0
V@oFAKSKiICk74DoQJbS:C1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDCP_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p_1
!s85 0
vLDCPE
!s100 z]S8PIDah[TRoM>N@H_S20
I@=jhn[gTNbC2Rem]aZfmD3
V4R<0AH3<PCgcL@171;2iF3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDCPE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDCPE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p@e
!s85 0
vLDCPE_1
!s100 [JIgk=T8n`WRjEAZNKlDo1
Io;i3k:`OXj]m9SVJnHVJz3
VkKeZZ_bljLU5YXSDWEf8H0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDCPE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@c@p@e_1
!s85 0
vLDE
!s100 JEMaZUkJ:[YSVKeRdJNT12
IokiKkE;M2n77[^WJkXa:C2
Vz^zb?S6JSAZ0oeL8^T2N23
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@e
!s85 0
vLDE_1
!s100 S@UlAz@fl?O>8ZzYKe]>N3
IPK5<ARkOe01zKWC?`f;nz3
VN:97z^zMN5LI^SB5fjoZX1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDE_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDE_1.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@e_1
!s85 0
vLDP
!s100 :4RbU11Dg2597DS6A=>k<1
ICbMN?cdz?m1972S<LIgQN1
VWB_jFdkV]JaI@7Q?XhnO23
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@l@d@p
!s85 0
vLDP_1
!s100 ^B;]PJ7REg1NZg0mU`_m[1
IOAoeITXVl5gl0IboYz9oT3
V@Vhe=0WBO_hLo>KN>AfKW2
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDP_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDP_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p_1
!s85 0
vLDPE
!s100 Xo]Lk>J4Q`f1i9I@BQe3]2
IfzjXEhSHnBBP2BC9khMGd0
V`^hkg_PIbM196@k;`zjB]2
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDPE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDPE.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p@e
!s85 0
vLDPE_1
!s100 h?M0@:JFQg5ICX37XBS^b1
Il93O6ia2PU^QS`gXW7^TS0
VdAoF4cHMC[X`cFFEGF^[W2
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LDPE_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@d@p@e_1
!s85 0
vLUT1
!s100 :eFFF9WPaJ]<=>Wl8UoRL1
IEmUc_i_1m>jFdSJ?nCF1V1
VBWXCcOM[Z[zV9HFgckNHP3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1
!s85 0
vLUT1_D
!s100 E04Tjd`z18OYEW759L]cC1
I:DDUmnUnDhjZhz@W9V2181
VHhdRL0YZbV8EUz37@L8ck1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT1_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1_@d
!s85 0
vLUT1_L
!s100 znC`aM7fij@KgSmXJY8G53
ISc_kHF9f88ZYP:V=Z=>dR3
V3o4E8i52O6[k0;bYTf6?33
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT1_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t1_@l
!s85 0
vLUT2
!s100 KmEo[;zYzRKY:VToG`caz2
I[GL6a7kQ<A2S9Vm1b1P@<3
VWW902<Knd@M1NJX6D5HA72
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2
!s85 0
vLUT2_D
!s100 KKTfk:mGK@BRdG@1;FB@N2
Io>Ao]SOBIeIB=cE[>16=c2
Vhe5:PTk0]R_;i]1=oOlLR3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT2_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2_@d
!s85 0
vLUT2_L
!s100 NIDMMYkN>j]]h]XG<dKf]2
If5lba0jTizn:D;<d:E^Oe0
V7HZ2hm1;5M;h_@JTz5>QB0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT2_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t2_@l
!s85 0
vLUT3
!s100 39E8SYLnQ0RFN`K<bhOaL2
Ie9OVSKECRc7m@0k7F3:JG1
Vj^>31=FfaUG:90mDl3>7d3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3
!s85 0
vLUT3_D
!s100 1en3f`XTRHjK6j0G^NkQ61
IM8b`[oRW:g=<mNd[Qz`lz1
VeU4H[f@J_Je[Pg:m:=Ikh3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT3_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3_@d
!s85 0
vLUT3_L
!s100 iD8?a6zDeo?=4GWG=8m`;0
IRJzLEdVS<cRWz0=]Tmm6F1
VB;8LmlKz@g;L1zUhBinlD1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT3_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t3_@l
!s85 0
vLUT4
!s100 ;kWBTV4hjj7ib`9iP0RSn2
Ihj3cL<TOaR7J5oL4Tlh]z0
V2BMf>7:4mfiiUkBc[Eg_B0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4
!s85 0
vLUT4_D
!s100 k0diRz=Y8RlV8eahHLc;?2
I9<@zBjdfVKM<Ig;Y44gSE0
VbjIBeg<0AK6=gFI<3C1P^1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT4_D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4_@d
!s85 0
vLUT4_L
!s100 [@mFLmG3JEnPHcg8dC1SF3
Iel=HHBReZa6k5J`e`[Z:o3
VJO1IbI``ZI<igC>I04Xlk1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT4_L.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t4_@l
!s85 0
vLUT5
!s100 UORAL1SC8;8;ECRnV2[d10
I_C8I5Ib_nI?FcEo[hh]1I3
VCT4G6GH900B;Moz:mM=;J1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT5.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5
!s85 0
vLUT5_D
!s100 Y^Im>Q6XXdL;Rzg?MamVa0
Ibzkd@l7QR0=Ko[e^32PN<2
VC=34U@^jEYLcg84M:;;HP3
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT5_D.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5_@d
!s85 0
vLUT5_L
!s100 [0LZECz]DV_RIB5E_TVB73
I1J>FLEjHBL0hKXzP8z3Al2
VZFLH`bR=elkiCe5dU^2YD3
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT5_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t5_@l
!s85 0
vLUT6
!s100 jdSiUW9?jkbn9T`IDcb?U3
ICGeMOO9Snn5n5YBJi0Z^e3
ViH54fSDYli8^iVMR71_mB0
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT6.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6
!s85 0
vLUT6_2
!s100 MQ8z_d_:4i0FfnU8UzIi40
IBnOETXFgd;o8Pb@9a;F_X3
VZFYhC83XzfiQo0W_hS=`a0
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT6_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_2
!s85 0
vLUT6_D
!s100 CEE56VS=232i^YQLTY<OF2
Io:T28f[iZl2e_]ngZ9hXJ2
VRm6a=ACaAIjUL6T>L8dH?0
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT6_D.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_@d
!s85 0
vLUT6_L
!s100 N6oRTZT865[LA9ABQ<ZGa0
Ia:NJFiiBd<zJVTaVXRUWV0
V;@n`1JNOF8JPDViO<oTEl0
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\LUT6_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@l@u@t6_@l
!s85 0
vMCB
!s100 DSYbCdk@2^F86Q5SHUC:61
IP3:XU1HQ0J_^?h1cW01=I0
VXn9jQ0_ZKUZc2TH2NZTVO0
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MCB.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MCB.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@m@c@b
!s85 0
vMMCM_ADV
!s100 hjgOBSd>Nkm5_l4K>g2z_1
IgidcjX8Jbf8UJ7Mm6H]Ha3
V7g@G^TgM4T1Bc?cRgOPSP1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MMCM_ADV.v
L0 99
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m_@a@d@v
!s85 0
vMMCM_BASE
!s100 [PFDf79P?iS7kz^diGf[Q0
I]g5b1AW=foL34YP<2]50z1
Vbk8^1H3M9NnEHFljNfGa@1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MMCM_BASE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m_@b@a@s@e
!s85 0
vMMCME2_ADV
!s100 T^YCD:W1K0TRV>I3[LRK`3
ILTC@o?55CjA3k>kQNl^Wj2
VeQZh2M^VWSZdH4k>`HKIl1
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MMCME2_ADV.v
L0 112
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m@e2_@a@d@v
!s85 0
vMMCME2_BASE
!s100 7hS1JC0N`@klf4FXj8N`>2
I8K5`01SI5QDPUVn47YLb[2
VU^AY]G>W`DI]C=^X0@3IF1
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MMCME2_BASE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@m@m@c@m@e2_@b@a@s@e
!s85 0
vMULT18X18
!s100 3hRc[V`2NYV@?]KWgNm4k3
I2<W?KSKGf18:B=YU0iSDn2
VQXJMaBF3TJ:A5V4cHzFKV0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18
!s85 0
vMULT18X18S
!s100 FKXHG5a=@P48h53XO64<f0
I_TOGH4I:f`bKE@WQW0UEQ0
V`[N=3HAni9h^oKMFN<ZIJ2
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18@s
!s85 0
vMULT18X18SIO
!s100 8m>ba5^S`AY0Po7McLGFg1
IBhWLVRMbgSjoXlAd98g1;3
VJCKn`_N<P_XA^C1?XR01?3
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MULT18X18SIO.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t18@x18@s@i@o
!s85 0
vMULT_AND
!s100 g2i@EOK]cYzO_1oZaX:3]0
I8g3fzlaSn@6>N[zWQl`jS3
VaHlJhF9@LnddnfJTEzB_W2
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MULT_AND.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@m@u@l@t_@a@n@d
!s85 0
vMUXCY
!s100 DmXbK9MZg:>MFLm2zML=90
I9HZgL1OzOfY9DoS]XIM251
V:>CRA@0^ie;bFWVZDFRj@0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXCY.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXCY.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y
!s85 0
vMUXCY_D
!s100 HnBI50BNS94l6UVFPBn9k0
IV7GfHUoPKJS]JWe0B:X:=2
V=bi>2;Z@jAdg9R6T`C9_C2
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXCY_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y_@d
!s85 0
vMUXCY_L
!s100 C3fzAeXobocRKnZ_K[@Be1
Ile>fmbB:Bem:R7OT3OM9>0
VoTB29Y;Z]XG4=TQTT6FbC2
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXCY_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@c@y_@l
!s85 0
vMUXF5
!s100 LjV=TlEH9UlmTL2<mX^NT2
IN;QMBdlafP3f=;507CcA32
VbLQ=G:jdh]:mLFe;IazlK2
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5
!s85 0
vMUXF5_D
!s100 RWH5EA3^Db]ed>2@oDB@n2
I?iP7PR[9OUSUe08R7GVkE2
Vcn<`Z6L_kQ`k76>PcY2g70
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF5_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5_@d
!s85 0
vMUXF5_L
!s100 o6Fc^bcojSbJJLKdFS1?U0
IH6LXi=j36e29n[2SYQ@H53
VYzf4@oFk4mMfA5<jNzl7j0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF5_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f5_@l
!s85 0
vMUXF6
!s100 RioKbF5k7i20>6PWgGSWM2
I^I@:gB^LV6ASTQPIQVz^F3
VETB3Xf1e:2aCL97f_XLkK3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF6.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6
!s85 0
vMUXF6_D
!s100 3o0mKP@H2UDILY3hNG_iA3
Im6HmFncB6?f6N^b`7?6Mj1
VOTMo:Bjj4HM^@KmA@IOgh3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF6_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6_@d
!s85 0
vMUXF6_L
!s100 _SQm1bM]d_BgTmDCQ2cHM0
IhCUS]JgSD@1ShO?IQjP@f3
VSO:lXdg^5hoc:3P5zK]8C3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF6_L.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f6_@l
!s85 0
vMUXF7
!s100 M>@>bdS@]lMPLfT2U9O`61
IH2ocQIQJ8ZLO?A6c>VXTR3
VY`d@9nLeE?W<HgfEAb`aj1
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF7.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF7.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7
!s85 0
vMUXF7_D
!s100 ^`m@PnOWL]PbfO>^^V>HB0
I`n3hGBYO?>UKRfUO>[OK20
VVeZ=9Fko^kDV;Q:Nb>W1H2
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF7_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7_@d
!s85 0
vMUXF7_L
!s100 nHPAo?lSG]bY[O0lUaJi=2
I@fP2WU2S8CI8Q0?gk<T[73
V8G9c<Zel65W_G]RmAO4h:0
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF7_L.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f7_@l
!s85 0
vMUXF8
!s100 oY:iUNR8LE[V2BSTCImEo1
IZTLaBPl:5^zNJ1h@Cc>4Y3
VMzmSZ_DBNP;L7HKFUao^E3
R1
R35
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF8.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8
!s85 0
vMUXF8_D
!s100 k<RS<Y^n7POZSKo>izb?;2
Izbi20J?<0RW;C>FM7^>:F2
VTAX86]_T2;GLCP[=_c1`?3
R1
Z36 w1354680634
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF8_D.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8_@d
!s85 0
vMUXF8_L
!s100 ZO>4<Tc:0U55FhGG:JVn72
I<821mlAF==5z<3QH8gP4Z3
VI^S;Qge5f2hNV1EifTSnj1
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\MUXF8_L.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@m@u@x@f8_@l
!s85 0
vNAND2
!s100 _QELalTU?7bHA]UzEn9oH2
I]g1?6[RkJ:F5m57T<eZbh1
VQ74Pc7AMbLkz^SXW4H0Bo0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2
!s85 0
vNAND2B1
!s100 <z^E23I9Ug8AgCRBL@9N:2
I>h8]Fje79biiQ7[lCUV?l2
VP@fP0JO2MH_XdAYXoo`Z?3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2@b1
!s85 0
vNAND2B2
!s100 f^jz1>_o8hUY6LezT4aLL1
I8WRS2Ol2a3`=obJ4;ihdF1
VX`<H6jW;>>7G1JdcInn4U3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d2@b2
!s85 0
vNAND3
!s100 `D;U57:99Qhch3YfjYJ`d1
I5DoBI5:6En9l6M3NTegO51
VXnLc^LHDM:6aeVI`ZPP]d1
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3
!s85 0
vNAND3B1
!s100 mj?HSGa>g?j0T>>iO1bCP0
I6jJ02QB`o@Cc8n9lfRPGB0
VmPNB4S2=P4SlK]I`YcKZ=2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b1
!s85 0
vNAND3B2
!s100 J;k]a`Ah9KX`7T6KEP@j63
IM[IebeH2FnKKleaN?Reeb0
V_Zz`TJImzH_P02]D[9fUM0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b2
!s85 0
vNAND3B3
!s100 4GYKNnf6=[f6Gk7:;MJAi0
I@8MS`g]E2QOQVCazYBAPZ2
V:0<S[K62X<7Z>95MH5I0@1
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d3@b3
!s85 0
vNAND4
!s100 okgZRLH^_i3G=3_m=GT183
IZaBh][3dkBmLnWMkW5DHQ1
V[f3X=AAl3G_9<ho7k^n_K0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4
!s85 0
vNAND4B1
!s100 75hL9]5oh][1E^B<U<gQU2
I?>FmIA6lIWAKAUmQo`c=13
VYmX3Z3DK3jOXJf[_DRQP60
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b1
!s85 0
vNAND4B2
!s100 ?UBZVFEJMe]O9U_16_Ico1
ILCLf@Eoz>njgzQo@P0GZ;2
V;126hz_Q4Wb^8enLOf6b?1
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b2
!s85 0
vNAND4B3
!s100 VfdbdDeT]3W[WS]m3JafD0
I8H;kNYg:og;g>gC0^6@D52
VzQZfDkYAi^Ja29EDa=nQf1
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b3
!s85 0
vNAND4B4
!s100 1c>m__k7HZem2P74j5_Ai1
ILQE:15]j5ojn9aW8Hi;9k0
V7XiWB_I;EDYMKlFL8lIG=3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d4@b4
!s85 0
vNAND5
!s100 GXM?=kmh<o5J=0iI^FmJ22
IoGCPNHU^Y:J8[G26Ce;d]0
V8NXZb8D[OkGi[mmL400>Q0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5
!s85 0
vNAND5B1
!s100 e<oNcHDBIkD5<:K][4<7o2
ITQQElN9XB0HSB_Z[dFf]62
VQ>EFQ3JR=lEXCP[@[[5S13
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b1
!s85 0
vNAND5B2
!s100 X3k5_>;Lf`XM58XT8jSYk1
ID7`iQ]3eK<e<L@e;hb?Hm0
VUSafmL0>7NFQGEY`X:RkC0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b2
!s85 0
vNAND5B3
!s100 U;]WSU@gUPNea2YhN1UON0
ISMYoIW0EUZcm>`=iMzF6:1
V1f7PTT74P8RN]k6Q9CPze1
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b3
!s85 0
vNAND5B4
!s100 7cIXEa2]5JcdN1oCbH09C0
IW6@YmWL==Wa>zQS3bBcBH3
V3n0@l5]eU7kQ2Z:mOH<Nb1
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b4
!s85 0
vNAND5B5
!s100 UkDlSG[1KWGP2?C^Po0a83
I?be42Ee7I:VJz@HJo[_2O2
VbZblUScZJ0Wzf478QM9@82
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NAND5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@a@n@d5@b5
!s85 0
vNOR2
!s100 0WcNSHe120S7LbcLmLAH32
I5I79P2M9;YVZgJJzY>`[D1
V7DSfZ>;>b:J?Fk_FjzM=m1
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r2
!s85 0
vNOR2B1
!s100 Dl]DkI0ioW9eYj^o@n8ze2
I]ZbboIQOT3U0eM[V^i8@a2
Vgia3>Fj]7<fk562Vl?C=j0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r2@b1
!s85 0
vNOR2B2
!s100 IH2JSQY[1B`O7:0ScdQca1
IHK:G]CYKY2X``gTII0Egn0
VCd8i1j3KZIjf^EG1T=YH51
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r2@b2
!s85 0
vNOR3
!s100 _nlD9nzIneQZLAIlA>;9Y3
Ik_MCGL5BF@WEZd@gROXBJ3
VS5JD1PC7C95=;ncSWV?@62
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r3
!s85 0
vNOR3B1
!s100 I]jIDRUhX=kRM^h>cA_mB3
In20:<Z@[NBSOzl8>M7Nfk0
VzhBWif3[fg2ZAJ1QXlBZ21
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b1
!s85 0
vNOR3B2
!s100 ^BMbdVSocEVVRCKlm8o^g2
IaV0BHg;K=PDl=B103d6Dl0
Vc[PG_C7Fc@l8<5`9MSK_40
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b2
!s85 0
vNOR3B3
!s100 Wo8;kNb;ocAaAiM]Aj4Xz3
IC2<Ao@M2=[B8gS99;DN421
V5P9V0l?SinAA[6DEg<>T[3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r3@b3
!s85 0
vNOR4
!s100 2>5lYZBQcV7zeeI?0j?T:2
Ifal06@8liIVAZESameOgo3
VT3g;RV_[kYEndoeRi9D>d2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r4
!s85 0
vNOR4B1
!s100 GmK6_BQ2no?R_kgbI2@nZ3
IKRJl_XLLoNc]Gg;FVAm8K3
VSnZD[g^>[Mc=8[ClMFW[m2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b1
!s85 0
vNOR4B2
!s100 @BDfB1g7HBgSA_KAZ`Z1I2
IjDTCVRjJKZF4iccQ:j^V;1
VCU>W;KTQS2i6WbYV:hO4d0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b2
!s85 0
vNOR4B3
!s100 mBnRM5E3cB:8=Z:b6Tkan0
IA2j@_8:D_b2<M<VX3FQzi1
VNeFK?ooFOgP?f?P71lU@U1
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b3
!s85 0
vNOR4B4
!s100 9;gATYEQDZ_38fF8[PooY2
I0E<S0Ph0L8mM:DcVOELO?3
V3`28RUL0zVJ0MUcZ^:Bc[2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r4@b4
!s85 0
vNOR5
!s100 GAQ7dND5[^EKZ8SZNMCcL3
I]=jXo49:GmGGK21CDJHC71
V>>RKbRAYbGDAhF^dTToFM1
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@n@o@r5
!s85 0
vNOR5B1
!s100 P@3PnJE^mP^1SUmYXnUR12
Ifk:[maL3D^>7TOi6FnF_>2
V=1oZ9G423KeT6Qm^jMLO53
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b1
!s85 0
vNOR5B2
!s100 QNPD:<N_>;Rb^Nn[]NXQ31
IUMFi[Hi5[nJL?Te@K^ojh3
VFJh809XcN1:f@o2Yj5Q4?2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b2
!s85 0
vNOR5B3
!s100 KMR^RO2Mh0[_5n5YC<;301
I?:I<S0O[FRC_H3;ilS@Jg2
VCzzY>E3C<iY43O<HN`Y6`3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b3
!s85 0
vNOR5B4
!s100 @1;4<:ieR8=ZY3cn;kCgm3
IAN@31SUSHdDIU=Ro=SfYk1
Vo=C1?E<P]@9ZgAK0en`@Y3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b4
!s85 0
vNOR5B5
!s100 ^n@1gVRDF<jnnO]d@Je6`2
IG02jB4Q^eGT6LP>okMz<O0
VDPLA8ocViPHoLhANORzeB3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\NOR5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@n@o@r5@b5
!s85 0
vOBUF
!s100 6XHDk7aJ7JNmoUJi0AlAo2
IJ0mciKHoBA4FLUa49K9GY2
VjI`E<U2Om;iRg>n9LRa>X0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f
!s85 0
vOBUF_AGP
!s100 7z@L`=aPLFVC6eMN71`h;0
IU=7hbhZH4^JFP@71z5o9V2
VPkNGOTP]ML`Q^83TCNjjk1
R1
Z37 w1354680635
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_AGP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@a@g@p
!s85 0
vOBUF_CTT
!s100 4Jag<1mjBne9fmBNFelM?1
IJTTWiRAO3E8aB[Ab@z`ND1
VPAGKIHzdBEE[PSQc^;=^a2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_CTT.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@c@t@t
!s85 0
vOBUF_F_12
!s100 ;KmIiN^;_zb;fRD?GLzm00
IVin2PQCcU<QPGim:5K0TH2
VzLPA=U?]Oh4R2c<0oPGJS1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_12
!s85 0
vOBUF_F_16
!s100 6XWUc;h;3VL:lBI4k;J681
I>]mK><9Z>l7aKGmW<63n@1
VgLlYRGYh1CT>n3]_0benD2
R1
Z38 w1354680636
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_16
!s85 0
vOBUF_F_2
!s100 cV14o]KEoQ6N3oFgSF_hQ0
IIPaN_?IUV;HXeJ?nCj;4B3
V0jZRGHQng4Z=;lV2XoLD=3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_2
!s85 0
vOBUF_F_24
!s100 5YQ2geTOaW>3V`[k>4bSO1
Iz@ZRFeR8:Ua0F_]8_aPS<1
VTMUX2LM;?DQl5ezag9Z`c1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_24
!s85 0
vOBUF_F_4
!s100 oFN@;8SkKILNCa:ODCO3V3
IOcUIFi`H1R5d:9SOME7Di2
Vld^Rb`O3igcQUm9?]`7nA1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_4
!s85 0
vOBUF_F_6
!s100 J86=k9h<DX9Wh6cVFKTm52
IkXd<W59@0Y[HWgj5Io8_e3
V5Z1fM6lG6;J4<>b0za5DQ3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_6
!s85 0
vOBUF_F_8
!s100 o5k6ZjFA0m1WBJlo9zY<P0
ICI46XdJEP>ANcdUhDHUF92
VKG@T1D@jfi8<@9>Y0ooLF1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@f_8
!s85 0
vOBUF_GTL
!s100 46QI2=BZAOTG;Q]L6SEUV0
IjU5TleG[VeHCZm:;[TZV73
VIm9Q?BSNJ=HPGc7;OKmnb3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l
!s85 0
vOBUF_GTL_DCI
!s100 1UzOa2=a2kAl>;G]JXHAK0
I9bOcIb`V9DZhP:^Y3=j7R2
VXg8Vm`RXJflEQn>V_ELII0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTL_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l_@d@c@i
!s85 0
vOBUF_GTLP
!s100 Nhj]<N46?LmP`OD`Xzag?1
Io_SOmaNAU[YCK@W6GgUG51
VlZPDTmEJCgSf?3F<JR5<j1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l@p
!s85 0
vOBUF_GTLP_DCI
!s100 YVSHbW9_=K]=QI2lc9jof1
IVLJ5iZ:mZ`MeO0D2O<PjI0
V1fhdm?GH05Ao4ECV=l^;<0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_GTLP_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@g@t@l@p_@d@c@i
!s85 0
vOBUF_HSTL_I
!s100 LZb3XMG<0B?nPJFMDU]2I0
I8=FYM]c6^TZ1Q]Qc4cSEV3
V]ldg>D@C0e07P;WLaA@9P0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i
!s85 0
vOBUF_HSTL_I_18
!s100 1:S_Kh5Qb_V5EO]RJ:c_22
IZDoN]U0>^X3=AN;MoO0hU3
VL8H5k1ohV4UCgS0PcRD<L1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_18
!s85 0
vOBUF_HSTL_I_DCI
!s100 =O_Zn4f8:h7IhW:J95>Bd0
IGc:TWKMz75@>=5m1j]Yf41
V;T`Vif9I[B_h`1RN^OB1W3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_@d@c@i
!s85 0
vOBUF_HSTL_I_DCI_18
!s100 GVGLWV3=UanZCjAGT4X:G2
Ilzg7g<Jm?LR4P4hC5BiVH0
VFhnL;:Nf8`]cHnc6^2>1L2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_I_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i_@d@c@i_18
!s85 0
vOBUF_HSTL_II
!s100 TdD2<?Po_YQ9:N7G6gcEZ1
IWZfANdz_N35CERdKSH66C3
Vc8f?d5GmAjmemo]kc3[ee2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i
!s85 0
vOBUF_HSTL_II_18
!s100 `5P=QG[O[fzgVNo6n2Mb^1
I=8PB[cm^VY0_W6iHPaLL>0
Vk;4250PYh;[HoI2G<5lE[0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_18
!s85 0
vOBUF_HSTL_II_DCI
!s100 AIRR3h>XPf1;OTM20C1S@0
Im`]iHP_aP6LUCSamEm:6V0
VRPz3fQoP<>FdSXN[FeQ9I2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_@d@c@i
!s85 0
vOBUF_HSTL_II_DCI_18
!s100 MM:l9RCfg8jVH[43]bWNL2
I?n_m7VnOieSZ5;]HXBGij0
VB[hQ9JWCZ4f1CCzbB>>FE3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_II_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i_@d@c@i_18
!s85 0
vOBUF_HSTL_III
!s100 EMM;[5YP0=VJldBn9_ecB1
IKNOL@a@m[Y3JfPbGnEKD@0
V:D3>1Cf<_kK09;zIX_n9n0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i
!s85 0
vOBUF_HSTL_III_18
!s100 dF=[ka:WKGD]9MTodo[==2
I=JiQMe6c@ckG:;M[niJk?2
VTXAiW`Y^21P63EZSMP1MS2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_18
!s85 0
vOBUF_HSTL_III_DCI
!s100 A=GKamNYTXfj^EAShbFJA0
IIGaVDZ2[1K>n6ZgzgTWf30
VAC5T<NE8>W@GRNYERY@hS2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_@d@c@i
!s85 0
vOBUF_HSTL_III_DCI_18
!s100 NMoLN`2ZFn]aT]W1MVL=P2
IAdC[PW0k0WEZ^82`zTmPY3
V4TMn9Lz1h^>UoH:WWC=9n1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_III_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@i@i_@d@c@i_18
!s85 0
vOBUF_HSTL_IV
!s100 g;eg]dLANSaOEQ:d6CmoX0
IQRUBoMcJWb5edjZHd6>LK1
Vd7D2;=cOmmT8>3X]VnNNg0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v
!s85 0
vOBUF_HSTL_IV_18
!s100 g5hHI]3oLJnbj`bK50?8E1
IAi9><n`Ec>kPGF^RX^DlD3
V]<FKBVeB:d>9Q=2[l4f8<2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_18
!s85 0
vOBUF_HSTL_IV_DCI
!s100 >U=^h0k:>P^l8010R5>UR0
I[PoI>fQVZR@j?Bgj3=LC90
Ve6OJClfcoOeEgFQOOST3m0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_@d@c@i
!s85 0
vOBUF_HSTL_IV_DCI_18
!s100 bFQi;Cg5OI3c0:WK;BC0W1
IBeDZeb_BTBc8=ANc7=XVj3
V`IUjE>]ac998=?CfB2GB41
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_HSTL_IV_DCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@h@s@t@l_@i@v_@d@c@i_18
!s85 0
vOBUF_LVCMOS12
!s100 d;NN>e<T9AeMYQ^L1Oc]20
IWNHhACKY7nUb3dka1i;]O3
V?Ef2ER3X6PWAESM`6KlVc0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12
!s85 0
vOBUF_LVCMOS12_F_2
!s100 1TFWnZg<U2TBLI69k=Qz_3
Ib6ZzGheE]U832LeNhR8k72
ViPc_[d9N<[aY>nMmCdPMh0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_2
!s85 0
vOBUF_LVCMOS12_F_4
!s100 c;Z_:2LNU03abOmJPF`=]2
I_V86HL9Sg=[Hh6hj>2e931
V[En@0:D4DZiEZJSim=2K:2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_4
!s85 0
vOBUF_LVCMOS12_F_6
!s100 ]z1Wz=FJBT0;PVkGLMCdf0
IGInkOFad:KUd^G[iZdNDn2
V[jcLjM<Y[6dj[2eQSgG7_3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_6
!s85 0
vOBUF_LVCMOS12_F_8
!s100 d7Yj[lZT2?V3J=7`9eO^41
IAS4GPL3KK@@]2;CN]oBfj3
V=39Um^6CWBCm<Y2X6>2L?3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@f_8
!s85 0
vOBUF_LVCMOS12_S_2
!s100 hdT_1Z=?m[l5VTj3V4]de0
I]hAH5YW5M=?fLV=7<H6oc3
V3ENNN]alBd1RLl<c>KKQ_3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_2
!s85 0
vOBUF_LVCMOS12_S_4
!s100 S2dHg^8^E7IAK9d_JaozV0
IVEcEe<ACJdUWV028_]@aG1
V:kzW=E3G?iKYPf303@`:32
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_4
!s85 0
vOBUF_LVCMOS12_S_6
!s100 AiKzHf70lA8DW]eU?1o^52
IF;1`52GNDH2knIK1FVUNP3
VZH2LQ23=0KDZIaNz<d5bY1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_6
!s85 0
vOBUF_LVCMOS12_S_8
!s100 Qd1hEPg`Sk_ABS2N[DS3i0
IT@z:Jo`beD4L`BncC@lc20
V6f2M@8GeCiBm=EiWeQ;[`0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS12_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s12_@s_8
!s85 0
vOBUF_LVCMOS15
!s100 @Gg7``Y@7eJ@Ac2U;SE<h1
Ib0j@:nib4Q1E;Amm5XPNc3
VOLB^Ei@`nfT16YR1@5j=:2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15
!s85 0
vOBUF_LVCMOS15_F_12
!s100 TU?>YGhBLB@ISjAW1W4l31
Iz?Z5AR4TFzW<lQY@@VaYb1
VZ;fB=<fYYEJHYWDTFlF]A1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_12
!s85 0
vOBUF_LVCMOS15_F_16
!s100 1L9T[UK>fzH^jQJa9[T`D0
I70f<17XbY^G6M^eSC=96e0
VlTd24?eLHX`MAk8L3l62S2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_16
!s85 0
vOBUF_LVCMOS15_F_2
!s100 Cz93WDQQVb<ZLb0TI8S_f0
IhV45<HGMoPKZ;6A=E?jST2
ViWL9jI6j?5To9>P[2=AeA3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_2
!s85 0
vOBUF_LVCMOS15_F_4
!s100 aAZEDf[U=DXB]TRB58KX;3
IA>dA3gRc4olObZ;b^P7I[0
VF`mGzY`iOcb2EG?I[W:LX2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_4
!s85 0
vOBUF_LVCMOS15_F_6
!s100 4<3c>KcgCojjC0@c[c1A?2
IRlVEWH11UEHISzH1kDcgE2
V19?do9Pzk?877hmPfAzdE1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_6
!s85 0
vOBUF_LVCMOS15_F_8
!s100 MhiN8JTAkFWJ6^1hm1b]A2
IC;P]_zO0`jdETaZf^a1fD1
VEZROODhMQEaANoV<ca_CG2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@f_8
!s85 0
vOBUF_LVCMOS15_S_12
!s100 Y8VSV@1jHe3J=nE00d[`C2
Ijl?5VL]oVddi>bYcCMTVj3
VCe6Db^lBaGAV6Tddo99SX0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_12
!s85 0
vOBUF_LVCMOS15_S_16
!s100 @EhSXgGSV4_J[^C8JXkI:2
I<Y0Ag^0UGGbB6_73BCdm31
V0RoXHPK?Q]OJD[k7IW0dg1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_16
!s85 0
vOBUF_LVCMOS15_S_2
!s100 VnN<@13Az0NMM[zi_z74b0
I_IF9`2P>U2;zeE=fh:dnb1
V?]HV117TkH28;3LaVKd]S3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_2
!s85 0
vOBUF_LVCMOS15_S_4
!s100 2@SUSJR`?nKL>:OhS^Le20
I9;KV=Kz<Z6gRBGOKzM0Sj0
VKbB]8b;6678a[:dl9TJI?1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_4
!s85 0
vOBUF_LVCMOS15_S_6
!s100 `<RZc_RgdRPj2HKbzIYOk2
Idf<JoSKUSk5QY=O`M;KDl1
V>7I6Fa4z8K4GZVfY]7nd<1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_6
!s85 0
vOBUF_LVCMOS15_S_8
!s100 RA?zfBP5Bz:G8^fc:0U_M3
INH1h>IhcC@^G089[]^R663
V??g==0KmeZ=AJTSPZngDF3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS15_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s15_@s_8
!s85 0
vOBUF_LVCMOS18
!s100 F_fKnE^VkhQBfS[zfFCLb0
IRM14YoKf8AiVdlGN5?RnO1
VGf1[^12c9e<K[5hDQQBRQ2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18
!s85 0
vOBUF_LVCMOS18_F_12
!s100 `=gh_^FlOP]loHP^9kR<`1
IHU6NRlLm5^o4zXmS0ZSCX1
V9N<aI@c0GaVcdo=iEEh2K3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_12
!s85 0
vOBUF_LVCMOS18_F_16
!s100 5C:Fcie=jnOn4k_:VhcYO3
I3TAlE[FYC^fC34ND0kdPe1
V2JJhjkiTi7[Kf[2NPH?6a3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_16
!s85 0
vOBUF_LVCMOS18_F_2
!s100 4ff>OZ05IFB1E95FCmFFn2
I;_O8X8YFE`N[?:hhP9ZBD3
VMgjC:F6i;c6_C<lConXzc3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_2
!s85 0
vOBUF_LVCMOS18_F_4
!s100 zdHIA7R>9kG3Z[Zn2hBLQ0
IOEHn8dA7Wl=^1_Q?gle=71
VXL?;P:1YRXN2nhYzXhZEh2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_4
!s85 0
vOBUF_LVCMOS18_F_6
!s100 ZN:8;E4L[?Jo_^5?_Tz`X3
IXQC<iaNFMQQdb?d=XXl<V0
V4KU;A]WmdAC15R@4efR6K0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_6
!s85 0
vOBUF_LVCMOS18_F_8
!s100 P`oJYPU7L4o8OzYfCn^z=3
IP8k_h3Z43LTn9@l@[>m?52
V9Sh=?c3b[L2KUU:J8EN1Q3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@f_8
!s85 0
vOBUF_LVCMOS18_S_12
!s100 AhKJzS2YRGI5[RNl]z2U@1
Ic>YM;FHVe@ncm1ddBjN?02
Vd;eiJOmIRj<h^oV4HU0SW2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_12
!s85 0
vOBUF_LVCMOS18_S_16
!s100 @^cMQ`i<IS_Em=b5XbFd32
I9c[>J4ORKVP6JNmL?8dIJ3
VkkA]jWD`^=l]i8V>U2Ug@0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_16
!s85 0
vOBUF_LVCMOS18_S_2
!s100 :ei9BnIhoY_FT;6Hzni273
IMkM5HW^LQP36A76flR]c^1
VUaz=ibL1TGBH8zA_o[EgY1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_2
!s85 0
vOBUF_LVCMOS18_S_4
!s100 0D[<XidfDA[OecBmnFOaX1
IElk_z^4F`[^B4o81k<fbV3
VW4IXJlN=:a?[@a84H;Y_F3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_4
!s85 0
vOBUF_LVCMOS18_S_6
!s100 Wa^DM=TMRAPKzCNc9A>430
IYA8k1V3o[0hZ>XUiC[T3Z2
V6fgPfdCKzQz[Bg=^7Y:TR0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_6
!s85 0
vOBUF_LVCMOS18_S_8
!s100 Zjd1I@h9]@0mR9nT6DL>]1
INzZ@F8XIPT>@A^H2JeNio0
VdmGT2:7443=eLOREhaFka0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS18_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s18_@s_8
!s85 0
vOBUF_LVCMOS2
!s100 cWS]P=8Hi4:1X1LO6]BnZ3
I8oK3@DXAK?aRYK1_bh^W;3
VSIikHniX:2?CCOCm7[:7>3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s2
!s85 0
vOBUF_LVCMOS25
!s100 8QoI7ZOn_1X?<nRXKke7_0
ID=FmD0j=W69zL45AGzKBD1
V<9df;d>Wz:?5KPP@S64Y;3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25
!s85 0
vOBUF_LVCMOS25_F_12
!s100 Zo?FDN_QG]ege8@=4Gn3k2
IIjCT^]hmc;kAc^OCY7O<k0
V6P;UVR`3^mT]2nz<jCSTP0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_12
!s85 0
vOBUF_LVCMOS25_F_16
!s100 =1AiQUJXCTDQEL_BaRE:E2
IU0Gg07h1VN29VlhI^0QnY2
VzGX<30i?>KKgSLacLQ4Yd2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_16
!s85 0
vOBUF_LVCMOS25_F_2
!s100 2jf1k?D^o8P00_ZBYL7fR3
IYmebC84NN[6c5ILRB?1cQ0
Vg=7B_S73U01n6[fSo4PUX1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_2
!s85 0
vOBUF_LVCMOS25_F_24
!s100 go6Y^6QEWB@UVMB`b79?o0
Ima;=nb^RZKo:7h_2BSSP42
VEm;8oi]FT7KKLk]0]<;4[3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_24
!s85 0
vOBUF_LVCMOS25_F_4
!s100 JOl>Daib^5J:U_<VSagTT0
Ign3?>f3cWAJ@FQSV_6f@g2
V4Ke9^MKbzLA7^LJle`geD3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_4
!s85 0
vOBUF_LVCMOS25_F_6
!s100 JPLW6C:9glLfC1:m26<6>3
I[a`UI1O@UaVojP?aK9U[R2
VNf9lCO4g`XLa734bSmjPW3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_6
!s85 0
vOBUF_LVCMOS25_F_8
!s100 UkH[=A<QY2IA_^Fla0IO52
I`45N:8<>WQH]Zc@RPiPam0
VO?@<e8DhF`1F0G_AA[=CY0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@f_8
!s85 0
vOBUF_LVCMOS25_S_12
!s100 znU=Q[AJ7QB8=lTdlboSU3
In08oARMF879WWl]3:ZlG`0
VEgCFHmDNdc7a[gnniDzN`1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_12
!s85 0
vOBUF_LVCMOS25_S_16
!s100 <jMHdzLejL[l7bbaKdNn33
IC:J1;z[9n^ek?CT0Gd_gF0
VJ4JhL^]M[2RaCme9j82_[1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_16
!s85 0
vOBUF_LVCMOS25_S_2
!s100 he[4QIo2PEj7FD7cI_TOB3
IWZ5^i]A37l81^c_U4MmYl3
Vk?W7`NMb]dIlU@3G09?R91
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_2
!s85 0
vOBUF_LVCMOS25_S_24
!s100 85zC@NY2<]8?NlDTO`o;S1
IZ1inVQoUnHd?NKZcRadLc3
V9JZ>MohWG^oBaJiGP]Dao2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_24
!s85 0
vOBUF_LVCMOS25_S_4
!s100 QAl2]H1kBnQV=_zzmY^d01
IGFlW?D6[[=:RS[AGfmUWY0
VZ[cD7h^_DJG5om2Qzg09g2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_4
!s85 0
vOBUF_LVCMOS25_S_6
!s100 SB4WgdHZ75bS[6:N2[gmh2
Ie<j4ob8loIXb[@Y^ED2^Q3
Vf9YK3ZjciLO4KKi;>ISh]3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_6
!s85 0
vOBUF_LVCMOS25_S_8
!s100 h?U:X>C3b=3HlkLo2N0^>0
IZEG@Fa^IL@TSVbJFZVZcT0
VN:H8ihceC7Y;X_?fB>UhV2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS25_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s25_@s_8
!s85 0
vOBUF_LVCMOS33
!s100 DP<j5YUG5g`J<ike:_fM83
IamGLIfO;Y<giQfRYoXH?h0
VhVlOW4]:c7=<=nna50_cZ0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33
!s85 0
vOBUF_LVCMOS33_F_12
!s100 jH3mg?`cN[B8D@_zfKeU=2
IM@kaM[PzQXQP7]o_i>moI1
VXQLP3URIHDbbTY=PiLVDO0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_12
!s85 0
vOBUF_LVCMOS33_F_16
!s100 ICk6Zz[DmB^@>jiZ:X=ji3
IXZ`D>f3ofj@1F7dSi^4P=0
VkjZUjM@YOZ1C]Lj[3B_>W1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_16
!s85 0
vOBUF_LVCMOS33_F_2
!s100 ceYOR]Ni^21859Qi?fR@41
IS?T@`_:CY;11[MV1JzRl30
VZee0WoV;agmnT`D4jf:hc2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_2
!s85 0
vOBUF_LVCMOS33_F_24
!s100 n2BJIK0n[^A9^aK@g?Ad]1
I@XZfe?^kCW<?CigWE^3]z0
VghXn?M71ZaRD0mHhQcO@J0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_24
!s85 0
vOBUF_LVCMOS33_F_4
!s100 4=eM@8k]?3bH2k@cA6cBK3
IU6_I6`6d5?No6O[dC[52l0
V@Om<Uih2L_Va6c>7ViQ[X0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_4
!s85 0
vOBUF_LVCMOS33_F_6
!s100 0zUMFbDSZ5o6VeBJb<Vlo3
I@RAfkCKeNodoP5@6jMk5e3
VlXQA[TBi5FGOMjMY>4j5W2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_6
!s85 0
vOBUF_LVCMOS33_F_8
!s100 Og[X>oQE6T9ZkQhi8Igdf3
Io@zY?8_m@oZaRAn5H;`S63
V55LjNGN7^SZT:En5VAiN43
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@f_8
!s85 0
vOBUF_LVCMOS33_S_12
!s100 BzRIW?KS:46NIZinM2PAe0
Ic]c3<e_F<zHgS?afEZkOY2
VnDO;_Mc>oQ]4Pi]d7OYeJ2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_12
!s85 0
vOBUF_LVCMOS33_S_16
!s100 Lfz9]_^58d;7gFKIPdN8T3
IHiN0gMX?Tg?]Kl<BghEM@2
VB97P_f;Y]jciB=W>eNY^j1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_16
!s85 0
vOBUF_LVCMOS33_S_2
!s100 lObRJXci4YLE:Uk_KF17;2
If;HP^=Ym@9UlS[4a>L7FG1
VQ0MYB151RM`MjS_H[J6A01
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_2
!s85 0
vOBUF_LVCMOS33_S_24
!s100 Q4Q[M]aCLQz_kkT6zLbeR1
IEiN@A26N;^h?h;Q2>oYJO1
V^hmhAKmE>Ff6e8NU_bFGN0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_24
!s85 0
vOBUF_LVCMOS33_S_4
!s100 fU1Zz3n>SY8@8884:VXle1
I4ZDVjf`;hiT6ZOY6;183G2
VW`0Lo4bXAVEoK5BVl27ZN0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_4
!s85 0
vOBUF_LVCMOS33_S_6
!s100 KXeR8<S2Nf19kQg?fFNKf0
IzjQ5JnMJ7XY8Xknh:[nk:2
VJJW?DcP^XI0dRI5_8T7^72
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_6
!s85 0
vOBUF_LVCMOS33_S_8
!s100 nSGf_aa>VH@SaPGHXDGa93
Ihh2_5OlRW48OEVZ]MQ^iX2
Ve;Z9:j5KUzhGaPI>DQB?10
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVCMOS33_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@c@m@o@s33_@s_8
!s85 0
vOBUF_LVDCI_15
!s100 3iBj=<Y7O>3zcY_5ib:GV3
I56jb`:<JGPW]B4c^YbBI43
V]4n_d;>8AcQ=b]2_ZUD9P1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_15
!s85 0
vOBUF_LVDCI_18
!s100 W?>KB<_dfNb<N@n?l3GLk0
I1VaCZNM;4YW>]><FmXbFM0
VDBC33<D2:^FAaA4PG1@O11
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_18
!s85 0
vOBUF_LVDCI_25
!s100 AJR;19k7<QkRfkW]DUfi:3
IJF0UVTM2NQIVWFElQ82iY1
Vb]UIPk6ToPmkZ`M@=F2FF0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_25
!s85 0
vOBUF_LVDCI_33
!s100 `@4M[=Ea]2Jl7<C_BY8;c0
IJM@=Wm3>1`2@I3K]ABSkH3
V]BV1g=9T^OmcZ`_Z]bLF=0
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_33
!s85 0
vOBUF_LVDCI_DV2_15
!s100 5IRRk6EfUcD[;I1ak<JfN1
ISYW>nPdH;>_@Of:RTQ^Da2
VMfmJZ1L^;oTnTAbo<leC>1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_15.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_15
!s85 0
vOBUF_LVDCI_DV2_18
!s100 eQG`<i6Rc`cNGjfV<Va4W2
Ik6@2e1[eMd@=_dB4I[gQT1
VbFd5OC97Y^9VYYl3U>[Dd2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_18.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_18
!s85 0
vOBUF_LVDCI_DV2_25
!s100 kA93SI7BQNFVgJVb_C:M22
I4mEJz3lgFehnhma4f`^F@0
V;LL_XjkUET>ESi>GiYbC33
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_25
!s85 0
vOBUF_LVDCI_DV2_33
!s100 WIX4]]0F=cReL2afFK^D31
IGCl9jQz5hf45UYjUgkiFG1
V@[KITm^D>iJho?>U_DU<42
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDCI_DV2_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@c@i_@d@v2_33
!s85 0
vOBUF_LVDS
!s100 N_loI7FTF]fiA;ZNDMnaM2
IFi:;bQXT8Wel431zJP0b20
VDWB9iT5RJZmgg[;M4kGZb3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVDS.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@d@s
!s85 0
vOBUF_LVPECL
!s100 c7zlUNCQ6]NCdTE5JRD`33
IGIfjCElW8`VnEYVYeGNK^3
VVYBDIIMi2A@K3F0`fP[[Z1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVPECL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@p@e@c@l
!s85 0
vOBUF_LVTTL
!s100 DM8cO9j8V`j4^E9NZEOLB3
Igd[OlATn4FR4`=IHU^Gg`2
VBS9WaKzXVQ@kg`H<H0I[U1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l
!s85 0
vOBUF_LVTTL_F_12
!s100 4j7:9NUXQzR3zK2k_Nc?Q2
IB8R;nIDEB`zfU4bKieeA32
VdfQHL;WlVgCiij4EEE`V31
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_12
!s85 0
vOBUF_LVTTL_F_16
!s100 WW[hBClamZnVR<=<YUeHK0
IY2W=YL0Xlk<iGZfJ95FEO3
V_Ecga]dPHWGm35<8MNBQl2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_16
!s85 0
vOBUF_LVTTL_F_2
!s100 ]zMLHIFl_OO2g3b0zo8ji2
I:5SL>QkTTzSDdIPMg928P1
VH_Q6aGW4cE>25DMkH2Q7a2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_2
!s85 0
vOBUF_LVTTL_F_24
!s100 =HDz[oW0iSI`WLKblR5d<0
I=3Xm_R^N2D09ZHfn]HMzQ3
V;_bNO5UUMhEDRf>gSA4F?1
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_24
!s85 0
vOBUF_LVTTL_F_4
!s100 zHzTz9@V@MQc5DE8WnmdW1
I4j:MkQZKj15IQZ;TW=ODE2
Vea1F<>JFFR<nAMiRBb@mE2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_4
!s85 0
vOBUF_LVTTL_F_6
!s100 4RQOl1gL5]?GzPhS_Qcz^1
IPRlPoCNcXlABaf3O:YM>82
VE4l@9m1GhJk>Y=_9iaPhb3
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_6
!s85 0
vOBUF_LVTTL_F_8
!s100 H@SK6U2mXYihbdf2g90Rl2
I[7C9:Gg3B3D]=8oANza9m0
V^=LCCjPeVl=j8Z<jlN5i^2
R1
R38
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_F_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@f_8
!s85 0
vOBUF_LVTTL_S_12
!s100 K3=<=^7?F`]<DZ3bW`mBE1
I5;jjl_PSgWfT=bS8PPPG12
Vj9ETdc:AJ3hnZAbcg2A6T3
R1
Z39 w1354680637
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_12
!s85 0
vOBUF_LVTTL_S_16
!s100 R;M[HAN688YiN:8<Tn`PW1
IX`PeEC;1G7b;8]2TZbMCS3
VBBV3zUbM;LobALWfWR^TJ3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_16
!s85 0
vOBUF_LVTTL_S_2
!s100 A9=Lf]nH0K?Z]mN1O2P_Z2
I6znoPOIg]E0`5lWEhe@cj1
VB4aWeWYmBo;U05>lA@K7e2
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_2
!s85 0
vOBUF_LVTTL_S_24
!s100 b4>chL=9;WaH]DH>z2]ZI2
I8:F6E37lX4ComSKWGW:=`0
VBzjQLfBXm>=;EZOdWQLKF1
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_24
!s85 0
vOBUF_LVTTL_S_4
!s100 QcSO4JJPNOeTSRIV^8WVm0
IPa1K@Mb3C9l`aIN^E0AFl1
VWnGz`U_d8Ki7`Fd?DPeco2
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_4
!s85 0
vOBUF_LVTTL_S_6
!s100 2Q@3baM3GOVHClHoW7?Qz3
IdomaVg1c2URd5[zM@GWO61
V;L_e_4Nj9TC3F=S2WE:J93
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_6
!s85 0
vOBUF_LVTTL_S_8
!s100 2OU7Q7Kk^K=]i7`W?[?170
IOB<N=ezUgb7J3@SgVa5]d2
V8fYaRe<N3iLCJU_9]W=5@1
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_LVTTL_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@l@v@t@t@l_@s_8
!s85 0
vOBUF_PCI33_3
!s100 _N7zzhSGcMA`=g:PNF2``3
IYOOh2S7e8@ObJhEeiGTCZ3
V`JGVF>?NZbES]ci0RCFYS0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i33_3
!s85 0
vOBUF_PCI33_5
!s100 <R?mkcGh;eB:TiUW@1z5S2
I6LzlC?;9[bz@CWE9o>6=S2
VS80z2AD1Y`NZ2X]m49``41
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI33_5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i33_5
!s85 0
vOBUF_PCI66_3
!s100 XlWlaUajj?nUDI38k2QgG1
I6A668o=bXMQXg6eLk1z[a3
VLbdjWDkjo6iI1_OiJ>Uk>2
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCI66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i66_3
!s85 0
vOBUF_PCIX
!s100 OBJ21jk?5RcmDYTzHS;gH0
IAnI8g8kfQLhWU@=D`^j3O2
V^HD;Ib48I9iGC8LKVCgAA3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i@x
!s85 0
vOBUF_PCIX66_3
!s100 S0R9mDXkdfR`=c0m19SYA1
IS;UK>VXRji8gCe=Kz_EKT3
V@L=UP[N5FSH^S[N6Lm:^b1
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_PCIX66_3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@p@c@i@x66_3
!s85 0
vOBUF_S_12
!s100 zI=c]X;Jbn@?N6Dd2HZP20
I?PXX7lHJdb46O0TiNfQHK3
VN8CJZj2zk=ZRSN817`hTf3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_12.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_12
!s85 0
vOBUF_S_16
!s100 3fkdEU7IHo6E5@MM3V0`b0
I?D8`NLRDh=K1z<6VTGeVh3
VIVkdhMin8gPTJCedUV:8>3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_16
!s85 0
vOBUF_S_2
!s100 jU_=;m16La@Bg4b[AM4TP2
I3B6DFaGJnm?7EhTKV2e0i0
VSe8eZ1d[FFXlS4BYQVMjD3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_2
!s85 0
vOBUF_S_24
!s100 ?=2YV851;SE1ENF:kYB<@1
IYKS<ijGG4PU[[5`NES8`C2
V_?;4[PbiDj8d9mA9hXB;61
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_24.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_24
!s85 0
vOBUF_S_4
!s100 <3XV`?8c4`IFMNKTKG^5U0
IIF<mCGVm=4A5VN]eZi=z90
Vc3`c7^LXdN7a^Z]lcd>li3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_4
!s85 0
vOBUF_S_6
!s100 GKO[7SjT]9fQT<Xe[jLG60
IhN:2Y?EK>8z<HeK>_Vz1:2
V1bNLOj9dBod?<NlQli;VV3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_6
!s85 0
vOBUF_S_8
!s100 [L_5SAa[^`Y;H;cb`C[nh0
IE?G8R<Y0QTG[[25U]iA?<2
VQzR@RLO_LNRzm;JaC6dJG2
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_S_8.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s_8
!s85 0
vOBUF_SSTL18_I
!s100 AXRYIEeUX_bTeWPOY^i]?0
Ikn8iPIEIg8NYLM=bWZ?^?3
VDm93=J3WMPBn6^CUfDMKW3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i
!s85 0
vOBUF_SSTL18_I_DCI
!s100 WJ8O8[535L@z_g4dJnKhO0
I^dibMWdFk7:FSYJ=VTG=d1
VLjQhWiYDJQjczd:7PcY?B1
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i_@d@c@i
!s85 0
vOBUF_SSTL18_II
!s100 4]VAc4O67_cMKDz;^QIz03
IBXU7Y?Oh1h>[6[ME<LnNG0
V^j<lR0:_5_m2IL9TjXFC31
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i@i
!s85 0
vOBUF_SSTL18_II_DCI
!s100 fjUOk`2_:V?<P8Qz3V3?93
I>MGd]l_l`GLzcHi0Y@C7g3
V5UKM:<UUl0Pn6_:7]<B2M3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL18_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l18_@i@i_@d@c@i
!s85 0
vOBUF_SSTL2_I
!s100 i5WMnNDhOG<PW9:@KHCW_0
I<?6<g<ob1`I;JPkYzCC6@2
VkgPA9`GM`kO__5bKHRS942
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i
!s85 0
vOBUF_SSTL2_I_DCI
!s100 eD:l0BCge1]B8<?9B9[Q;0
I2OTJ=KXD0?ldRh`5aQG>@1
VMGBo?@^fzVHS?oPC4:lTN1
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i_@d@c@i
!s85 0
vOBUF_SSTL2_II
!s100 dN@^0hI27=?kFgh8P18aD1
IMB=cL91mFc7a=O7hhGm>k0
V1DJc04:8GA?GmJ525]abI3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i@i
!s85 0
vOBUF_SSTL2_II_DCI
!s100 `A5IH4FaoT;2z=iYIi?;k3
IZa`IR]a>=^li1R]C_?:6o3
V`1k@SLG;fVO3L6kHRPOH>0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL2_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l2_@i@i_@d@c@i
!s85 0
vOBUF_SSTL3_I
!s100 adE9R_iRGBoO`SHi:Ceke1
IZ5U09CQX@zE;c4m6CMXLM3
Vbo:PEZaimbOYS9_2UHTSW3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i
!s85 0
vOBUF_SSTL3_I_DCI
!s100 nQP>[L6]:>adZh:cK[Qm10
I1a>LaJb:9KlBKUV8DBH9>2
V5Ro55iO_NbH38>N:6BP<:0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_I_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i_@d@c@i
!s85 0
vOBUF_SSTL3_II
!s100 Bo^V@<o[QSKi8h]S3C5C`0
ICe3Od44>URZ0BPcSCE;TF0
VnQFd13FT9KzHh9g<[FJDm1
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i@i
!s85 0
vOBUF_SSTL3_II_DCI
!s100 niUZ2gL>4GOB<?cbajIgo0
I<<l?HN_KgD?EBjI]]AOR[0
VMU=OoAWGRWeWLHPRkfHHN3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUF_SSTL3_II_DCI.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f_@s@s@t@l3_@i@i_@d@c@i
!s85 0
vOBUFDS
!s100 3D]POC]>f9Z9`^]1?0=PV2
IJRG63Sk0@ZM2OEzRm5?MW3
Ve=kK@F;zi^E3V[V?3]Pk=2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s
!s85 0
vOBUFDS_BLVDS_25
!s100 ?[jR]7C[akG@FLI__znP>2
IzG7]f053XK>E475`H:cgX2
VmXD`8@Jf>S;LEDF>@E12@0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_BLVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@b@l@v@d@s_25
!s85 0
vOBUFDS_LDT_25
!s100 h[=2[Blf]TQBk^eCkNCR^3
Ic]f>Pn:GlcbHGeno[;h9[0
VVke5ROk]?m4cH@O3RlCWF0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LDT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@d@t_25
!s85 0
vOBUFDS_LVDS_25
!s100 C?gS^B3H7jcAF[J`?=:W<3
IK3bGi1TSjB1hLYTGoFz670
V2S>nXBM[;ISL2]fbmUf_D2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s_25
!s85 0
vOBUFDS_LVDS_33
!s100 ^N?Vl59hlz0WIHLoXlS510
ImI]a<<Wa8_<RfT;eTg]co2
VJn?DbG;00Gl7^:o^YRfM31
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDS_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s_33
!s85 0
vOBUFDS_LVDSEXT_25
!s100 c[BKcQXaY76D84UMFmS<[2
I8bZlL98:6Ch:RfLMA:eUL0
V46PPeLdedY><QT7^i`E_>0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s@e@x@t_25
!s85 0
vOBUFDS_LVDSEXT_33
!s100 2aYQOn[@jk=bEzZZn@WB21
IhRVJz24APJ7E:4GSm0Fzm3
V302?nLFMdkP<jKHWb5lhk1
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVDSEXT_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@d@s@e@x@t_33
!s85 0
vOBUFDS_LVPECL_25
!s100 BDh^^A]`GMNDfVJW>[MiC2
IL=9W=8b;KAfFTH6DIRMHc0
Vk8L1<XNYMLW=aDZ<lm:Jl2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@p@e@c@l_25
!s85 0
vOBUFDS_LVPECL_33
!s100 2aHG4?HCHgX<NGW8LNJIB3
I=?C;M]8AX60VJ_BUE3Z3T3
VFjGi@[Mm[=_cmJRT=j5VJ0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_LVPECL_33.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@l@v@p@e@c@l_33
!s85 0
vOBUFDS_ULVDS_25
!s100 0^:7_F<KO<BFJ8YUF[BH]3
IQoT;KZLm4oM];?fcL8I5>3
VGmP?U0e2IL=LMEfJHZ^6;2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFDS_ULVDS_25.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@d@s_@u@l@v@d@s_25
!s85 0
vOBUFT
!s100 PnJOldnb5TY?`FY@dWk:j0
IAea468V0eORN2`ZjzWbHG3
VCZ<`_:iB17nzZ5id3>97Q3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t
!s85 0
vOBUFT_AGP
!s100 CSE^X8G:bQKf>Hmbe1l:k0
IY?iBfPW?i[e_Z;WUFSP5F3
VnoJcYUA^C0W9[2Q;EAH8d1
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_AGP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@a@g@p
!s85 0
vOBUFT_CTT
!s100 oZHIhCO2H?mNNH8__f>MO0
IJnfb8Lhnf=cFW]nEV;b_N0
VJ>FD??hRaEPWCmmlD?IC:2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_CTT.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@c@t@t
!s85 0
vOBUFT_F_12
!s100 7@=zeUV]Wk6bjaH?o1V@?0
IVXAiJibPJ@5[Ud:5h_6di3
VIPFz=Wh1UYR9kD@_AYFf<2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_12
!s85 0
vOBUFT_F_16
!s100 L?0hhM?j5T@:zV:8]Yd3c0
I4gaiF>MzE@2eI_S_AO_693
Vo>mJQZ=oa:MK@7a9J[KlO0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_16
!s85 0
vOBUFT_F_2
!s100 [33IAE^6cFFdeOa[bGiFV0
I[En04FB@<XM8cLd[j0H041
VcH30nC?VlM8D9lVOOUXYC3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_2
!s85 0
vOBUFT_F_24
!s100 :MmKba>MDT0]7:khYHIS]0
I3GDoX:<Yz21DmRCjz]o_53
V5h_YXP6m0P31DVSC<dn<I2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_24
!s85 0
vOBUFT_F_4
!s100 dAk12[zoW]ViHFjWDI<M`3
Il;BlZa8UJ5L7^dWW]=O;_0
V73g?h05C4khbGcl2?U6<:0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_4
!s85 0
vOBUFT_F_6
!s100 =bkZd97LQdfdF4IKjl?DL2
IadgB5SGSRLen;kZYkIbP02
VgY9kkU5nJ0A=j8EXLcDgi3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_6
!s85 0
vOBUFT_F_8
!s100 e:T2cfVe`hn?Fb6bG1I9z0
I0D83e8W>jgNjjOZS53JT^3
V>6:846?iGiiBl;o>B7W8T1
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@f_8
!s85 0
vOBUFT_GTL
!s100 PI:cUb=OJO^>UM;?B[V;z1
Ii::]P=gAkZnj>::?D92l>3
VUZBeL[<InA^8OZDUaf>kb0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l
!s85 0
vOBUFT_GTL_DCI
!s100 GoUJ2jeB?UCbma64GVLi`0
I;]z9OATRLl`k[[CToo1nQ1
VaaX2P:L5mZNchj55b^zzG1
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTL_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l_@d@c@i
!s85 0
vOBUFT_GTLP
!s100 5]H6KiMiS9X=>LF7hY6Gi0
IXgJ6njVKf>Gog]`iP`Uhc0
VF[CS11]`EUkLN8=N_OLn21
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l@p
!s85 0
vOBUFT_GTLP_DCI
!s100 Y?574B=b`eAYGFGSSQ_cQ2
IW]lL]okokJgIT>CH@3Jj^2
VVlXCN5UI`lecBM30gnL0h1
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_GTLP_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@g@t@l@p_@d@c@i
!s85 0
vOBUFT_HSTL_I
!s100 =e2:ALb>2<^Hc:;>8^47T1
IM:FIfP_ZE?oLfXfVdoE1Z1
VRASWo7oXDXBf9?E`iLmHg0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i
!s85 0
vOBUFT_HSTL_I_18
!s100 I;Cj3aAW?klR48zYWZLDA0
I4MC<T>g4[n7E?J@VmYd^o3
VKI8:FDM<kPd0TKmE[Q0D`0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_18
!s85 0
vOBUFT_HSTL_I_DCI
!s100 kWFQ@`IoQlN<<<E4;Jb2Y1
IFojSL?8UC0BW:3W7Kbl>e3
V9c0Y8>][Y?mMnTOaQVL2A0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_@d@c@i
!s85 0
vOBUFT_HSTL_I_DCI_18
!s100 aW@VARbFRdnF5;dC3:h0<1
IO8SkMfOzRf;MQ3[2XOA=:0
VfI65BdFG1:Y6a9LJ1k7hZ3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_I_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i_@d@c@i_18
!s85 0
vOBUFT_HSTL_II
!s100 hZII;U1kI:@VlK2X@Ei_12
Ig?`Zl5:3nNRia]_42>k_81
V?E>SK4JUkMOla^mW=7g`h1
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i
!s85 0
vOBUFT_HSTL_II_18
!s100 eC>:kV[b4>:5hP7G>P85j3
IK4NQfNEbZE>K1HCYbBK3c3
VBV4>^DO7]6Zg[k`1ORMHX2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_18
!s85 0
vOBUFT_HSTL_II_DCI
!s100 ;5j_jN;H0XGN>jNU`LeU13
IPU@QlnL=D04Ie>JLL_X]j3
V3j^CnUZ?nZPFoEcD4aof?1
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_@d@c@i
!s85 0
vOBUFT_HSTL_II_DCI_18
!s100 al28e1XmbO5mOcD?i1iLT3
INUEnWdc`a:TmZZVLb8[o30
VIfcn?Rj_XgSloUjCd20f30
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_II_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i_@d@c@i_18
!s85 0
vOBUFT_HSTL_III
!s100 B]fdAll7;UW<?H=UObKY22
I^E@9NfXFR:6om;PXOiE?[3
VkoU4_IciCg=>O8SPLK;VJ0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i
!s85 0
vOBUFT_HSTL_III_18
!s100 :8agM=:[7EDHc7?R:66X;1
IFjfA3SLOPhiSi7ZPgInX<3
VWi6nagHX`QjGa_BcTb8j41
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_18
!s85 0
vOBUFT_HSTL_III_DCI
!s100 Tb]LYFo3ZC0^dSk<JQ<^o0
IZfK603j@i?1ERP`Jh4zGW0
V^8IL6NMKj9dgOR8EMiZTH2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_@d@c@i
!s85 0
vOBUFT_HSTL_III_DCI_18
!s100 23?E4bPe_LTclmKzCTFK@0
IQbF?nCPNI8]djLhHL>O9j1
V2W4Oa4NhM]7LiBi?0?MKa0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_III_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@i@i_@d@c@i_18
!s85 0
vOBUFT_HSTL_IV
!s100 P>z[]9EEWSJGLId0oJIND2
IDOOEZWdC6Dal5C=`;NAPE0
V;fo<C:hL2azOSbkNl:W?i3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v
!s85 0
vOBUFT_HSTL_IV_18
!s100 UKe>c@:DFAn6U^f9bAMTg1
IV4k[M>n79m;zC>o[NIJgi0
VXfnQWM;BMPYhAzNUXXVRf3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_18
!s85 0
vOBUFT_HSTL_IV_DCI
!s100 1]5<9FFY5K1B0DzDlhfIN0
If@Gz1k;KE?fdUi4U>QlUo3
VfgETl?;ERh?UR0GAEPKQU0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_@d@c@i
!s85 0
vOBUFT_HSTL_IV_DCI_18
!s100 Cf?H7f>XRDP82f_8H_P;B0
IZC7c87h36fCSiA<BP55ZX0
V]Uh@8aR>@dC@U0AJF]XD^3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_HSTL_IV_DCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@h@s@t@l_@i@v_@d@c@i_18
!s85 0
vOBUFT_LVCMOS12
!s100 1J_98@9<fb_E8V3kTn29Y2
IDc[6LBAH]Qo1T[62c1]Uh3
V65kGFneG1@<kg`]JZi2?k3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12
!s85 0
vOBUFT_LVCMOS12_F_2
!s100 [2kVZGgT8zo:h08F:<F1o0
IHc`:ffh`4jOSf2af;m2lc3
V4_QF2N2CAHDmgzb[KdaX31
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_2
!s85 0
vOBUFT_LVCMOS12_F_4
!s100 B9:dQMj8<JnWXL0_QonBT1
IYm=5DI8z[@X6HFOi:_Lb[3
VgHI3X;PlI13Sh9=LabT:51
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_4
!s85 0
vOBUFT_LVCMOS12_F_6
!s100 I<R>4VO^YQno7W]6MWUFz1
IUPBO?h55IVQol]>MfH=6B0
VVidXIfPe:bHC`=nZPB`ff2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_6
!s85 0
vOBUFT_LVCMOS12_F_8
!s100 9VeL80DoaCjJ5J9B[3cKQ2
IZXV3`ZmzBkX4D78Ej=l]H3
VX78Z<=dWmU_3g]2enFh7G3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@f_8
!s85 0
vOBUFT_LVCMOS12_S_2
!s100 Ec8dU@CKekK:`n88Mh1DV2
I0G]9:X>Ee4]4k_IQJbF`[2
V]WY6l[`YKLngQWRb64G4c3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_2
!s85 0
vOBUFT_LVCMOS12_S_4
!s100 XUmd]HilK3Od[fJPK5GFk1
I1cGlFmaQk<IOW^[5fR3M;3
V64AME7h761`6DkmOWf02W0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_4
!s85 0
vOBUFT_LVCMOS12_S_6
!s100 P1N`4N]PacRMF7l<c7jJ]3
IN2MX]nPkD;U`GfnTU?[KA3
VhW9Vi?jFFMBa<VW1dk4Zo0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_6
!s85 0
vOBUFT_LVCMOS12_S_8
!s100 d4iYA3V>2432H0:JO:Efl0
I5MEF[l3mUQ;PM]IfYD>_l2
V4mN4MN@`gY]g7zkTVCQmY3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS12_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s12_@s_8
!s85 0
vOBUFT_LVCMOS15
!s100 l;Cz`oBSmaOb@?VbO:knN1
ICJmXB][GKbW5m`dQzE[fc3
V3SfU4BolVLHYkQiB<eNPL2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15
!s85 0
vOBUFT_LVCMOS15_F_12
!s100 UfVE;hR4<N?GYOzmeHa@P2
IZCX2g[ZKMjna2n^bgDk7[0
V8SoI@UZl9RTj49^`6e]ao2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_12
!s85 0
vOBUFT_LVCMOS15_F_16
!s100 SZf7QYPJhkKXhoJ=egS6d2
I08URZQ90jHARDY^_:Wg>G0
VdfmLFham883z;_k57LiEE2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_16
!s85 0
vOBUFT_LVCMOS15_F_2
!s100 FPhX6@AJ_Y5?Q1=mG0jeK2
IGa^GO2>Skfb>h1TTiVHoi3
VPi63f4mZz^Pz=6hJgS2GT0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_2
!s85 0
vOBUFT_LVCMOS15_F_4
!s100 BP:g785DUhL8D2P4]KENH0
I`Mn@W`Ck4>E9JWkY]>8AK1
VGgjg`LU>Q[5ZVZoT?E[?Q3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_4
!s85 0
vOBUFT_LVCMOS15_F_6
!s100 fc5?nNzG>87G`?AV=96lU2
IlP[VIJ7UDRdn<XViU2YYW1
VCS4mQNNgHMQEh^Tzem_E^3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_6
!s85 0
vOBUFT_LVCMOS15_F_8
!s100 ]ba?3^Yz`k4Q9?L3aBU1J2
IFcn25`=TFnY9MWo2=@cX11
V9Df42DTXHdRdMFQ3aD9;11
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@f_8
!s85 0
vOBUFT_LVCMOS15_S_12
!s100 e[HTH1HY9EG>YiEoF;WVD3
IAG8^]?>LW:IY0NCVT15d^2
Vo6cUcJ4Mzkjge;zgj7^n63
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_12
!s85 0
vOBUFT_LVCMOS15_S_16
!s100 gLo;z38HDEG7A@h=ZBJN@2
IacO83[J@d113:mK5:51`o2
VTb[4M_Y2k;6WbJ4<JGFf=2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_16
!s85 0
vOBUFT_LVCMOS15_S_2
!s100 FDDMNPS_4?O;@:E=LC4DO2
IkXiXa_Hc^M_ekHk4ESdBo2
VK;V:j;JVT:[@B`H5?cmbS3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_2
!s85 0
vOBUFT_LVCMOS15_S_4
!s100 e`EO?06eYfk>XF=XBCoNe0
InA]QfZ;4EDia:bW;U42=z2
V3H^AMnjP1KT5R<bkmOQY`1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_4
!s85 0
vOBUFT_LVCMOS15_S_6
!s100 QliD>=49j>09e1AoPQE451
IHXH;h;6eKC3me8]cb?cV:2
VPQFffTFlGZ0R<;AL8nSC91
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_6
!s85 0
vOBUFT_LVCMOS15_S_8
!s100 J050A:LY?DU02hKFTnZQd2
Ink3=Y?X2e>^JiUSInobD[3
VPf7@ZfcnD4Kb^8o3U?S`G2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS15_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s15_@s_8
!s85 0
vOBUFT_LVCMOS18
!s100 HBeKml6S5bGke_>Z[mloQ0
IVe21kWO7WIF6H0dnzPE@g0
VIU2Md>7QO0eo]cJC6W>Rb1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18
!s85 0
vOBUFT_LVCMOS18_F_12
!s100 7n1[L;LgE6S0h;M9g0X9_0
I9^MKfoE2e_F]XUikRWaWN1
V;V971F]OMXB1?k?P:P[X_0
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_12
!s85 0
vOBUFT_LVCMOS18_F_16
!s100 NmV`ddfML?6fo[gW6;N?=0
I8?Rmb:SY0CbGY3zB61o750
VU[N`8_JEEaljCJ91:M>hl3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_16
!s85 0
vOBUFT_LVCMOS18_F_2
!s100 NmAA6J164^>NIoFjS0MLz1
I]@edBRU1X6S?<Zf9?iEo:0
V8FjMKJjj_H8gGiV6kABmB3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_2
!s85 0
vOBUFT_LVCMOS18_F_4
!s100 ]gNU7fK^3<gkT13GFcV3L3
IF:Y>HN321SDL6@;k7NXJc1
VTD10jbT@3b>c`>hZfz85Z0
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_4
!s85 0
vOBUFT_LVCMOS18_F_6
!s100 QoKU54dB68?b?TMjU6hKi1
I[W=dgID:H0?X:Z^h;CIUX0
V^^LeTG219dZ`:EUg_>iNP2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_6
!s85 0
vOBUFT_LVCMOS18_F_8
!s100 cHaYaOU595jc3P=AMaVTT2
IO1R1I;n2J7RlzY71^GmPZ1
VlNolM7CX=RZff8VN6V05>1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@f_8
!s85 0
vOBUFT_LVCMOS18_S_12
!s100 Xagen=ZdXa?e46OTgEm8]3
IY5<PAlc5XnW18lnDQ1MQ12
Ve1_<a@ZISOdK6lBDTo>5`3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_12
!s85 0
vOBUFT_LVCMOS18_S_16
!s100 [dakG5IU0PnZQH2HIh^W63
I:Pc@?G]kV<XzCOfUWXiI]3
VOIG7NQej4KQ^dDd[:<Zh62
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_16
!s85 0
vOBUFT_LVCMOS18_S_2
!s100 UTSKz?[Ef`gMPT2AOh=cB0
IRDo3z0;dPQWQNlOK4CNNn2
VWa4mj:KXoPWBK:Y1@zIF@1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_2
!s85 0
vOBUFT_LVCMOS18_S_4
!s100 <1C:OK]6kK@09QhiKAS:b3
I>59TEdKP3Qn=<GY1U_MO82
V1_V@2@ZH`T[aoGo0a<E<Q0
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_4
!s85 0
vOBUFT_LVCMOS18_S_6
!s100 GC]4>gam?zlhj4eOnT^]a1
IkZI16P8HK2IZDZ=HCGnaF3
V]BUm=Om:n`kTD1GX9cJ1V1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_6
!s85 0
vOBUFT_LVCMOS18_S_8
!s100 H:IX7j5Be@ecCz80=?ZXg2
IR]?Tb[CG]?8c_o6^b?m]51
V6cUiiFj^ORz@AXEOVmDbW0
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS18_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s18_@s_8
!s85 0
vOBUFT_LVCMOS2
!s100 EkSeL`;Pd0z=Bb3:d8WH]2
IM>Pnm@Z:cB6:M1mSH>3RG2
VCBOJ9l3OQ4Z7Kjie`gCjJ0
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s2
!s85 0
vOBUFT_LVCMOS25
!s100 UShKdo1]Ac9bYSN>=6M^h1
I^P:gSJ`bPd;ae?_k@e;gd2
VAGW9[X2U3VFEJOD_g[EGc2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25
!s85 0
vOBUFT_LVCMOS25_F_12
!s100 FkiM^TSH^Oa4KnRXIi9k92
I^n]1ENoo2^[iJ6zQ?ZcAd3
VeNDbVFLjKBSFKkIMVelP_1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_12
!s85 0
vOBUFT_LVCMOS25_F_16
!s100 TAEo08M^cOZVB>zYhf^>60
Ii@fOOhFIV3h?]CkliigXJ1
V3bOBmRX7AgO`?n2MhfIE53
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_16
!s85 0
vOBUFT_LVCMOS25_F_2
!s100 QdjKD@5Vgid`fk2Jg`YK40
I0jTd^cL[n>GBnmBb]3c=d1
VgFD7YBnZ<W<Nc_C;I8GLU2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_2
!s85 0
vOBUFT_LVCMOS25_F_24
!s100 E@VZ7i3[Vil1oh7BjRbhS3
IJB40[R916BliKN@M2dGdQ0
VIZXbMTNjV3H0P@<iSWMj33
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_24
!s85 0
vOBUFT_LVCMOS25_F_4
!s100 gzz6SS`DHoZF<SQl[N=2V2
I=MmgcC9AgnkhTDbUoBCAg0
V80hVQeTJ3=F7KdeA_XU4F1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_4
!s85 0
vOBUFT_LVCMOS25_F_6
!s100 ObSUoRblXUSaedSIWzF@e1
IPhT[e3QfGz<LEm692]@1z1
VaggVgnY=PRYOQHJ:YHY`a2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_6
!s85 0
vOBUFT_LVCMOS25_F_8
!s100 Zk_IgTCcB_N=cb89l50Qm3
Ig4BX2kcSYY4Y`n6h;koFI3
VQA;m8[0H45QR6iEFa_SA20
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@f_8
!s85 0
vOBUFT_LVCMOS25_S_12
!s100 8Bci@D8PQJl9c99Q2AE4_2
IV>WcDU^l7Tnj8aU0IiOK72
VAOo1R@Gb0inZH[DQnY^0e0
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_12
!s85 0
vOBUFT_LVCMOS25_S_16
!s100 Xk]EM07G?Oc[m3ODKLY_i1
IEJX=<7jEElo7Fh_kDRJWS0
V2A:`KQcdf4V<U3igE[WGZ1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_16
!s85 0
vOBUFT_LVCMOS25_S_2
!s100 dR3YjaYo>DSWNd1VOba:[3
I]7j@z^5BSB`hRb61JOmoL3
VR?:o5Aj8]6^C_Q`6;gRKA3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_2
!s85 0
vOBUFT_LVCMOS25_S_24
!s100 gWjRF]z4j^^4g=g_XfaKe3
I=WfVh]=ojgmZ^B8D;GOW?1
VO_00ED<aIA=5kf3c0OgIP1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_24
!s85 0
vOBUFT_LVCMOS25_S_4
!s100 hWJNhS9h:BQX0A@Mn1Akl1
IW91_S7NM_<M_Mo`]^RYPA1
V0F6_9i5m?::;[YgVNZZ<P0
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_4
!s85 0
vOBUFT_LVCMOS25_S_6
!s100 YZ]f66ZBLISo^Z6gA6E_a2
ICllSZX?fB@mS1F]>MO0K`3
VR]CRNhdnBe^`_[kc@]L;D2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_6
!s85 0
vOBUFT_LVCMOS25_S_8
!s100 J7ZoL5fjj2izL`QDiO81_2
IcL<O:;mRYa<Z8nFFI^7iX0
VJ9k]iOzlZV8IbdlI[@NO90
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS25_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s25_@s_8
!s85 0
vOBUFT_LVCMOS33
!s100 kMjc3gEzbIVRomagBBMcA3
IO34A0=OBBbGQV1zE4Wf_A1
Vcfk<:lQ4YJl>3HagAUbbU0
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33
!s85 0
vOBUFT_LVCMOS33_F_12
!s100 V;?7aKWG22Y;z^Y`aA<_m3
IVJ3VEM9eM@Sfj2dELPD8Y3
VB1VAWd8f>[kFBPk633@PX3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_12
!s85 0
vOBUFT_LVCMOS33_F_16
!s100 [Ch;RmnaJXWS9;S=H0kl<2
IM70WJi3H8b0KmVS^NI@c=1
V2j=<b99Jmlc1ENjV9Y3j@1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_16
!s85 0
vOBUFT_LVCMOS33_F_2
!s100 U;7QDz;:La7EKLz:5MWbB0
Ie=alzXB7<M[naJV@Ri?2>3
VCoYeAz0ZDcVNJl=4zFLQ[0
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_2
!s85 0
vOBUFT_LVCMOS33_F_24
!s100 <o2O8E4>VWIG@Y^^`a4L^2
IO;chIz4]Vj50F@BJaQL490
VJfH0f[QhC6e>jFHG<zQz?0
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_24
!s85 0
vOBUFT_LVCMOS33_F_4
!s100 D9UGCLZ_I__2jg9Z4=_@H1
Iol9BCOLo5O=J_Gb1@?fko0
VlHH:ond?l:l]m036?C1hU2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_4
!s85 0
vOBUFT_LVCMOS33_F_6
!s100 ]QDHo:5_1@FLhNTA59fnb2
I=A=j]2MFCM1oPDYdW?<Dm2
V=e5KFjKX20@I6M:zEQP533
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_6
!s85 0
vOBUFT_LVCMOS33_F_8
!s100 E=HN5e^`e9M]z<kbE^QJ^3
Ij1H7H5gCikF;1>i2f@n0T1
V;9m0iKYmD[>>K5eUSieOm3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@f_8
!s85 0
vOBUFT_LVCMOS33_S_12
!s100 ELSP?g8D5N?7fICjJ5=E<1
IlF@cWf[3TkYo<4]f_NQAb3
VlL;m5U3d_06;aj5gDc;H]3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_12
!s85 0
vOBUFT_LVCMOS33_S_16
!s100 YP49_`aBgBP2oOb]JZYjS0
IBG_?h]<bCjK;lb]HT008U3
V;XDQ5AK50Rhi<CFME^C^B2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_16
!s85 0
vOBUFT_LVCMOS33_S_2
!s100 olm;YNNn[B2M9JN1c_^O<1
IAaECzK42XVbFl9hQHDZVG2
VgOId4hX^C_T[hje;^[1UD0
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_2
!s85 0
vOBUFT_LVCMOS33_S_24
!s100 WUj30gnWnNTV>kilN96ki2
IDm9TFQfNNI0NYDNgTFQDZ1
V?fMl8LJ^8gg:o8?T>AAUn2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_24
!s85 0
vOBUFT_LVCMOS33_S_4
!s100 ;AID]E[_FPV[AaPlc1ZFC2
I[X:I3YO9_lM6_jn;7a9PU3
Vi?[Y4TJ1Bj_b7a8WQ[U:e0
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_4
!s85 0
vOBUFT_LVCMOS33_S_6
!s100 <?DDnVQJ_3X=gl1PWfdMk1
I<H<Qn?1_<GDa2ALj;m[YJ1
Ve;>0E8RdKF4JLW]7S0K:C1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_6
!s85 0
vOBUFT_LVCMOS33_S_8
!s100 =ZIg@omLm?1Ije6jSKYO`3
IA?XV?8A1O=no`0:U]=LlO3
Vm^:l7hbd7oRKi5Hn<OMI22
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVCMOS33_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@c@m@o@s33_@s_8
!s85 0
vOBUFT_LVDCI_15
!s100 Q<:TT69mAPAP=:bHOjZB51
Ilz25a3AAP4fWfjE9K54652
VW>ISB^6o11Tbd]Phh>An93
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_15
!s85 0
vOBUFT_LVDCI_18
!s100 <Q1G<`:87NL]FIgz[T5c[3
Ij^_I8c2_JAJH_AW=7T9UE2
V4B`l]0Y6VfnYA9eAma:_i1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_18
!s85 0
vOBUFT_LVDCI_25
!s100 83?aJk=C]@]``MWNHmQa33
I8]iLZLJ[PzVkMk3?Z5Tc10
V@4RaASC]l]RW`7GY;Bi1;2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_25
!s85 0
vOBUFT_LVDCI_33
!s100 HIR;U6gN8H<0:mRRN3_Sf2
IjffOEWY3[N<ogOA@20KIb2
VFe6cKc30Ah1KSY4Rz`^@n3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_33
!s85 0
vOBUFT_LVDCI_DV2_15
!s100 2[9ddd]:PFz6:Coo77Qhg1
IFk8nbC80=iRF;ffbZi^zh3
VcYU5WV:keo6]fOK9NM=nR3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_15.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_15
!s85 0
vOBUFT_LVDCI_DV2_18
!s100 ^mTkW7bEZg<]Ko3BaEPza0
IgSoE`H9PZSof>>[K=SD?G1
VUmXM8cE[>[oUL<5bFRT:W0
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_18
!s85 0
vOBUFT_LVDCI_DV2_25
!s100 Bz:KU5:eG?TLo4W>NLjYD3
Io5iEXz51ekSMYD<nF@5Ph0
V4VhBDMFHg=HWcjI1[Ub8O1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_25
!s85 0
vOBUFT_LVDCI_DV2_33
!s100 @n:7FJYYceA3m2E3LTKN[0
I[DAgjzU5L^>Y_XeldgAa_2
VB]Qm@7Z^2>mlB^_i?]7W60
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDCI_DV2_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@c@i_@d@v2_33
!s85 0
vOBUFT_LVDS
!s100 UPS6f5iEbPY4>=UZhF:063
IMelGF>ADYaPmYR?1T96K]2
VK<=CL5X7nLQb>eledlh;Y2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVDS.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@d@s
!s85 0
vOBUFT_LVPECL
!s100 Ue5a;F<><MR67VZggd6;Z3
IVfYZME`=k6GV89F:In?E;1
VNO=g=8ICheUzLNcgo9BnS0
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVPECL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@p@e@c@l
!s85 0
vOBUFT_LVTTL
!s100 j@4M^0n@:DC4BRa5B8K9=2
ILfogg:o9W]D:ONf@T:P8n3
V@QB<E4:TYeQC2A8SlFGH10
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l
!s85 0
vOBUFT_LVTTL_F_12
!s100 c0E<bDRD]YzgM^9DCK56E1
ISAF6dEfUi:i2[2D1M2?mZ3
V`^_c6nzQFXA7^Pf@`HB@93
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_12
!s85 0
vOBUFT_LVTTL_F_16
!s100 _@WzJ9<eGH2n32jjMX@RH2
IH0FNX7V;@T;OGRZ;bfIBN2
VO[^J:fRVJI3:OLXNOh7OF3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_16
!s85 0
vOBUFT_LVTTL_F_2
!s100 HQ]k0NRUH<533^2fgKbg62
IzD?n0d3><Tb;5SXL^VMY<1
V>;ZkaN8kjfZ<`JH6V4EZJ1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_2
!s85 0
vOBUFT_LVTTL_F_24
!s100 H20dihWf1foeg16CHd:QU3
IE1;W1P0G2D9:e^3fRC]W12
V3nJD325AFk<f`MaiFh0BO2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_24
!s85 0
vOBUFT_LVTTL_F_4
!s100 gTD8Hm1W<gC;31g=mT?470
IKG]g?`fPe9UHPQBKV<?WT1
VlT4QLzjb3bG9RecY@1W@Y2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_4
!s85 0
vOBUFT_LVTTL_F_6
!s100 5GOJ6LZQAl>^]B>`nZi>;1
IKIkMHR1WIUC99LnLUA2W]0
VPMc9^z6Y6URKY8m]OAB2D0
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_6
!s85 0
vOBUFT_LVTTL_F_8
!s100 N13eTf8zE82=3glO@mj=`3
IIP]6Wg:1FNAD<@ob>N8A]0
VGb2<i2W?jhb:MKzF_>kea2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_F_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@f_8
!s85 0
vOBUFT_LVTTL_S_12
!s100 GZGGV<1jLYdQ2G7gVnfZl2
IG10_NTnj6S<b@@j6EH7l80
V427fQaN>MAJzoUK@ABVJg3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_12
!s85 0
vOBUFT_LVTTL_S_16
!s100 o7MbjZSnD90OFh@YNNRz?0
I8ecInbz:GlKa_74g=]8H`2
V:O=mZ>Uz8ZkK_:058iLHo3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_16
!s85 0
vOBUFT_LVTTL_S_2
!s100 YoERzaLl^1PAQLbPNKXWE0
I>W8NT]@dAzfKZ0zYV=]zc0
Vnj1NJC3@ON=DK:nncoD?`3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_2
!s85 0
vOBUFT_LVTTL_S_24
!s100 h[1mB0ObXdT8ZRCjD9:fX3
IAO9?JRK<4mmXg9]Fb`;na1
V>z__n8F<^<P]=RDZb7:oo3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_24
!s85 0
vOBUFT_LVTTL_S_4
!s100 ^FR4[^F<<eQEkmdCjnBbm3
IPfli64FADTDSLfT?>4ez]0
V^kTX@>YEWLK0Dz[Sc^ac:1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_4
!s85 0
vOBUFT_LVTTL_S_6
!s100 ;kdMb8USlmhiVKPbZdZYK0
IYGDIk4AKMJMF3@P_Y6kNf2
VDjzLKPnYHiD]OOGV70hO13
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_6
!s85 0
vOBUFT_LVTTL_S_8
!s100 FFoJ51D=<CkTJe4SJVL5b0
IE`DRJKQnEcSMbM<?z4T[T2
VWz?Q<FZE^ShF<FD_YVTNQ3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_LVTTL_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@l@v@t@t@l_@s_8
!s85 0
vOBUFT_PCI33_3
!s100 QT`KW_GD1FoiUT`i6E[8[2
IZFaV1KC^mMci>ND2BRjLI3
VW:^C@_H@bC_zc<nTW94j[3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i33_3
!s85 0
vOBUFT_PCI33_5
!s100 f_a]?WD14IfW8VdCH[`;<1
IHgJcH9NNgadU?O_]U4G]R2
VMB;fESXEOnDc^mbc]O9oM1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI33_5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i33_5
!s85 0
vOBUFT_PCI66_3
!s100 Q7?SA6z]_M@1>a?S]RjO_3
Idbf:BfV^Z2_LNjonlEQ5J1
VfLmblG4`I]X4;lM0@Am0N0
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCI66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i66_3
!s85 0
vOBUFT_PCIX
!s100 Kfb1M1j7LzAAhf4=@WgfQ1
IKXb=MTGCzmUMXV79AFj;]0
VX1GzHMga5[UIQz6G@Vc`N1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i@x
!s85 0
vOBUFT_PCIX66_3
!s100 9mlaG53KUV?EDl25QKYh22
IH>f1DoB:FLXKFj0E_J<0T3
VP>i=gZDN5Fk1P@Bg>kFFE2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_PCIX66_3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@p@c@i@x66_3
!s85 0
vOBUFT_S_12
!s100 leF@1[l=:Y>h8L]bZNLZ@1
IOYf]AaDi838g9zNIDQ79c1
VCi0j7hmHkCeNc9i]nm;DF0
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_12.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_12
!s85 0
vOBUFT_S_16
!s100 Va9L]C>1`7@D3>?J3m:DR0
IDmY9l7Oc<Ob<aj2m0DgGk0
V0gTRXVo9VXH13J_E>MQLB0
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_16.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_16
!s85 0
vOBUFT_S_2
!s100 I=IRE;E[GI8dFQgZXK08K3
IhnJIGi:2aJQkHX:>3z[`W2
VO>Mkdj_gKH1J`JmSGKI9f1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_2
!s85 0
vOBUFT_S_24
!s100 6BRDZzXDFINiNZ8e71D3G3
ICRzmDf[`FeM8aDL:ea<n@2
VgJ]IG7kClLPOSP2`R<c:]0
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_24.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_24
!s85 0
vOBUFT_S_4
!s100 K^H`QG5XcBh_Nj7L6^Gik3
IJUnLog@fg>M]bQGm`MdC<1
V4J2AbRM9bf:nKlEDnfSW^2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_4
!s85 0
vOBUFT_S_6
!s100 [dS9VZVAhTeFj4JIlF2]W2
I@E>Ym_U=BCMjbdHJGGMGO2
VB_IUH8aKMDm_N0ag^j@2<3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_6.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_6
!s85 0
vOBUFT_S_8
!s100 ll;P:l1N3Ze^Rhg7i8ShL2
I<Eb0o2eHj1h<z^G0HX_H63
VzFbNU:^S1M[@Daf77;j>L1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_S_8.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s_8
!s85 0
vOBUFT_SSTL18_I
!s100 8_I[c_Xd`T5DC_[@hfj:m2
IKU40KJZN5ZbZG6TznXES02
Vz`nKg=EKb6ZgVSSi8P<KQ2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i
!s85 0
vOBUFT_SSTL18_I_DCI
!s100 AYP9RFC:Q7Bk07GA]e7bj0
IDKbPBXNYGaBP6Ic>aXXTe1
V6z^]6VcZFfkES:?Kmg6313
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i_@d@c@i
!s85 0
vOBUFT_SSTL18_II
!s100 ZaS[^2o1:Y[mV:T4b?SF=2
I^Z::YV6BF<@QQ>R[BB5jG0
VGd8`h8IhS>7JEzkWfJj<>3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i@i
!s85 0
vOBUFT_SSTL18_II_DCI
!s100 Fo0^8SSaeDz`_QYkEVnWD0
IlDQZ<il[gg^Vh5zXKX3oC1
V<5b78zX`CZ?H9fzcK9dDz1
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL18_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l18_@i@i_@d@c@i
!s85 0
vOBUFT_SSTL2_I
!s100 64OcaW1Oj;Oa=DN4MFb252
IGPEC5W:di=Q=Wf;d<4UCC1
V?0MbM[O1mVlYY@>n^oX9:3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i
!s85 0
vOBUFT_SSTL2_I_DCI
!s100 CMnT3c>n2RQ;3ePk09OJC2
IcAlHjiU=e<2AWMmNHge0K2
Vec@KEK8g8i]bT1zlVSkV50
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i_@d@c@i
!s85 0
vOBUFT_SSTL2_II
!s100 4h;;H_VmDHd>^E_b@lfII1
I5]=P>A^acbX3OiURoj5k<3
Vc5iNmDWdb=;oSO>i<mH]F2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i@i
!s85 0
vOBUFT_SSTL2_II_DCI
!s100 YJcgQ=;RH?4Henm8Fz[ma1
IDHgoc]enA^ObnnkkOZmR=3
VbdkL_6QzE=]J:FR9EdN]j2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL2_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l2_@i@i_@d@c@i
!s85 0
vOBUFT_SSTL3_I
!s100 Yj4[EL^;Ija2VEWQ>>LkF2
I<`E02iE:FE9EQ^8feE7^P2
V^fABmO=]NZINHJ5G=lHK=2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i
!s85 0
vOBUFT_SSTL3_I_DCI
!s100 kz;a@P=m:=hffjHaPKK>Q0
Il3`om:=GjM9>>BZD:^ke^2
V^e]D6bJ@VHZ?k?cNXGkRJ2
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_I_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i_@d@c@i
!s85 0
vOBUFT_SSTL3_II
!s100 m:?TBJ1=1[`WO02?G<a]22
ICbRl^kjfWNSVo:YZf1o@b3
VgV6SV2i1oRF14nVzN;T0C3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i@i
!s85 0
vOBUFT_SSTL3_II_DCI
!s100 3DL1ji1VOkI>`_gDAm?dZ0
IFYfVdBRWkNl;MB0G^NaX43
VPEj_^:_fEz7j]Skmf6>;R3
R1
R37
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFT_SSTL3_II_DCI.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t_@s@s@t@l3_@i@i_@d@c@i
!s85 0
vOBUFTDS
!s100 1IzF7Pj`f9RlTVj0cHfFz0
ITaZo:HF@HI?bL6LX0fESF2
V5b[AK:anVPlOC]O5cah2J0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s
!s85 0
vOBUFTDS_BLVDS_25
!s100 UGaIMdPMSGI6Q0=<57]@_1
IhI:6a1JB2YnU2SL0kY5dR1
V106H<dcMnDiNO0LQCBRWS0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_BLVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@b@l@v@d@s_25
!s85 0
vOBUFTDS_LDT_25
!s100 ;E9iNNWSKUjn24>SLcc<z0
IfUM3Yz=Xe9hiFfEab5jBN3
VCLP>ISSF[[oCcWEdNH3^I2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LDT_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@d@t_25
!s85 0
vOBUFTDS_LVDS_25
!s100 CLhX:kG1J6P`ab<1d@A^f1
IMn]0_oBcULnXIzab5C8[Y0
V7D>2ERa7Oz5HkV:QFl87n2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s_25
!s85 0
vOBUFTDS_LVDS_33
!s100 dd;9Zj0GOl=Iohn@`<5jK2
I:z6ATmOdM>NThD?0?4<QQ3
V7i@OZBAK=0Q67PYg`_b=Y1
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDS_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s_33
!s85 0
vOBUFTDS_LVDSEXT_25
!s100 ?VIZCZ:bKdYZYoK3<enEW2
Ifh_I^DMR6J^Ih24ZMZn:;1
VlED>efKegXD@InIQO8VJ;2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s@e@x@t_25
!s85 0
vOBUFTDS_LVDSEXT_33
!s100 X6<1n]e3=cI7[hY>jO_U?0
IEE=:We2@DUb===_^00z@e2
V`6FH5SFI[bn9Bm@OdEJ>C1
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVDSEXT_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@d@s@e@x@t_33
!s85 0
vOBUFTDS_LVPECL_25
!s100 f1C@BNLaI?7BgJmDzzJK53
IZ1JC<bb2kHTj?X>h7^We;2
V?TCRQe?A16B5lN7`c2J1c0
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@p@e@c@l_25
!s85 0
vOBUFTDS_LVPECL_33
!s100 ?WVo;U^gCMzZUPKVHJ9K82
IUXII0?h?c;GJ^bI^k`a8;0
V<C]MS6332Z`jKH`U=diL?3
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_LVPECL_33.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@l@v@p@e@c@l_33
!s85 0
vOBUFTDS_ULVDS_25
!s100 <X@kI>KXV_zgLCdafi@I;2
ILh=02MD8Fo81aV=DD]Y>=3
Vd8ahP=zfS?o4oSCHDD=b^2
R1
R36
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OBUFTDS_ULVDS_25.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@b@u@f@t@d@s_@u@l@v@d@s_25
!s85 0
vODDR
!s100 Rh3:OIj2aa?>eoVGgm?c83
Iee<=F>4aX;Oz<;KXfg2o10
Vi=Xf6DGnCG@[RNFblOHTf3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ODDR.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ODDR.v
L0 27
R3
r1
31
R4
R5
R6
R7
n@o@d@d@r
!s85 0
vODDR2
!s100 9`=^_2c_JI3jTT=99U6MA3
IL^PJM>;aMdPMMm]ZFhIS13
V5IaO=S`cQ_A90?[Dh;2V70
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ODDR2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ODDR2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@d@d@r2
!s85 0
vODELAYE2
!s100 ;KLQBW?bXjZ8cea5OM1;a3
Io9X`F]Hm3]9j:z@NLIG<z1
VA_PWSmd026CM8;2>3bI>X3
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ODELAYE2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@o@d@e@l@a@y@e2
!s85 0
vODELAYE2_FINEDELAY
!s100 SoaU`c0W8j`V<^[6MW`==2
IMnlA7em0MHHc_;lb_NnTD2
V9ma4F=;WFUHbiIIb:aFJj2
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ODELAYE2_FINEDELAY.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@d@e@l@a@y@e2_@f@i@n@e@d@e@l@a@y
!s85 0
vOFDDRCPE
!s100 <@2kfP7L0]LX^U?[h7Gak0
I`YaJK4Z7GL0SVJC]@QejM2
V8;chh@cSoh53B6NVlLTS50
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OFDDRCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@c@p@e
!s85 0
vOFDDRRSE
!s100 l0j1:XiXAg_=cZ`SCZ5e20
IBBO@=KPJ73R3>]:6j?=kZ1
V3:BZJoE[1Zd4f6J]]NPj>0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OFDDRRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@r@s@e
!s85 0
vOFDDRTCPE
!s100 JkJBXE`bL5YNT`G^fghcQ2
I4cWL17G[Pdka;mE2XM6[b2
V;R^cM1VbTWbJc`ikc3Jzn3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OFDDRTCPE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@t@c@p@e
!s85 0
vOFDDRTRSE
!s100 2>2CL8J@C[;j:k7HVzeF22
IYh2Sn8_CG>iO3lGA8OOAW2
V<I47^@WIAW7GeAGbo[I_J0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OFDDRTRSE.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@o@f@d@d@r@t@r@s@e
!s85 0
vOR2
!s100 De?1ZEWbPDSlS1MOF0V>b0
IE9]mK;2<bn84jUW53_3eW0
VYY9ic6@oZa91FzLOA[EJe1
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r2
!s85 0
vOR2B1
!s100 F^3^TW5;38m9H`QTkC7V]2
IHWM40kcgk3]C]1[:6ZBQV3
VZolfbdiMdf=6Y[T08SPY12
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR2B1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR2B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r2@b1
!s85 0
vOR2B2
!s100 5z<1YYM?PIX8EdcI47WSf1
IY;=;NW63KHfBMz?TLEeXh2
ViLIaeW9e<O]cMW[I1k3=82
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR2B2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR2B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r2@b2
!s85 0
vOR2L
!s100 Xhec3J>?[Ai[4K2S=j;:I0
ID7>25k]0SY4XKQUk<MVgb3
Vl8hI@d:fZ<YRD5UABiC622
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR2L.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR2L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r2@l
!s85 0
vOR3
!s100 LHXNGH5ajHC1LZf?fD>8T2
I8<>eQ5a@1H5jo9<8V<20F0
V0R9on?9lEkhgD?;O;9GZE0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r3
!s85 0
vOR3B1
!s100 QZgOHNnI@8en<f[^YdBG?3
IDLgWEPDMa?j8i2e;bF5Q63
V=@bB20dBBd^<`f@TAD2lI2
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR3B1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR3B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b1
!s85 0
vOR3B2
!s100 0=eYMbJkHz0GL>l6g`Mbl3
I]imG8=QDoJYc[V784=kb=1
V7VX;zRiI1ndW>C9MLA]Wo2
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR3B2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR3B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b2
!s85 0
vOR3B3
!s100 _WgWC=ST0gb:Qdo7nNGMm1
IcFQ991QOE7bA46bkG;7<?2
VQaIdK:A;7HYClK@Qgc`QI2
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR3B3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR3B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r3@b3
!s85 0
vOR4
!s100 @_A55Si6VW`L2k0PEL?=@1
I>BOGa5WzZm4kdfi3EkHoW3
VQLnd:[if8L4h121gNMU]11
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r4
!s85 0
vOR4B1
!s100 CJ@_jGC44NO=fabn;jS`R1
IEQ]Dc<JJJoCY`RYMKAPEP0
VQ:fcnAG113?fk:I]kPZcH1
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR4B1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR4B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b1
!s85 0
vOR4B2
!s100 XJL6VHKLXUPDP_SFL]bcZ0
I]?m=^;kH81]ILge_NcPhg0
VECjWThg`d]D?WO1E_jCm]0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR4B2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR4B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b2
!s85 0
vOR4B3
!s100 li^8HaYmjU5PdIYVoV:I50
IcmakZUL`m`Sj3jbDLVJ:O1
Vd1mH]jMQiTlQVGHj00;WE3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR4B3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR4B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b3
!s85 0
vOR4B4
!s100 =gcAMD1fS^bABTjLWf^IU1
I:7N?a@d5ebIW9SH1nQ4G]1
V[]hB1f:;L9f6hnN9ZS]Ol3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR4B4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR4B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r4@b4
!s85 0
vOR5
!s100 >YRC8f^ZEFT6R56SKT6j21
I_eHo2:HFhP^nD@De:5a[31
VIfGXX2ZzT_bfDdKF;nAYd0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r5
!s85 0
vOR5B1
!s100 R_l[XWGTN37JonfiX`fZf2
IA6_K=PTHJc@d5>4`zchg?1
Vl61Mgocf>ffAYz`IWOOcZ3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR5B1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR5B1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b1
!s85 0
vOR5B2
!s100 I<SSIYVb0:I^i0jTPmg;o2
IFBTz2<FV5JRQ8oID76NM:2
VnPeicI04EaoKQ@2GI5hHA3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR5B2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR5B2.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b2
!s85 0
vOR5B3
!s100 6<H>iNd;[2CBng_I=k=Y>1
IZeFJnZU[TN]]R<UXM1O>E3
V^<M7WM5X3_j<afUDX2S9Y2
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR5B3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR5B3.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b3
!s85 0
vOR5B4
!s100 [@9mebhhfdZ]OTgjgEl0R2
I`>:[K=hadmf;B1ko9X:NF3
VUX:b_c>__@]KZ8mc1nfmM3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR5B4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR5B4.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b4
!s85 0
vOR5B5
!s100 HI=PB:Nz`h:f?<HV`VCZR3
IfMiF?F1PXBVbZ=_CFYVJz0
VJUb]9Y_[jJVI[mlj`74VP2
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR5B5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OR5B5.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@o@r5@b5
!s85 0
vORCY
!s100 @XZYnJ1Cc@:7ZJ9Ghg;882
IjBUZ;1g1FgQ=bgc;cgEaC2
V78oVR`DZz:La:X:KVOCeG0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ORCY.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ORCY.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@o@r@c@y
!s85 0
vOSERDES
!s100 8]<UDJLng1]fBe7lLNG^;3
IS2O1T_kD<9oRaI3FAJn6:0
V0NLJ^_gcV0?A1a7Saj=ZW1
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OSERDES.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OSERDES.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s
!s85 0
vOSERDES2
!s100 ^nF@:Ka8XX3eeoTnV`QWk2
Ie3mYY:mRHTcMnkAmIi9DJ3
Vbj?:?RXW;Z<OID;SXO>R83
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OSERDES2.v
L0 35
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s2
!s85 0
vOSERDESE1
!s100 PdA5Ic[A_YEadi0ooLJRL3
IbkGfcDoHom]0e02TM3M1e1
VbdTb<6]_i1A_]MR[1OTdd0
R1
R2
R25
R26
L0 31
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s@e1
!s85 0
vOSERDESE2
!s100 Ba7VG2N[2Q:AX5IjdAWYo1
I?aHCV2lAn<>0o:2[9LjY<0
VG_nIV0SLdC:NKd@9B;30i3
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OSERDESE2.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@o@s@e@r@d@e@s@e2
!s85 0
vOUT_FIFO
!s100 ?0J2Xe^CU2hPg`J<9g83:2
I?I0=bWh_1Y=HFY[3JJ8Jz3
VM>4@C4_EnYhH1_;eYHUoK3
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\OUT_FIFO.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@o@u@t_@f@i@f@o
!s85 0
vPCIE_2_0
!s100 oC3jVNP;:=E6mCbS6iT9Y3
InL6T<[3@J5beWlN:ABKl[0
Vg1nkAnmKH4QCnW1OV`[aS1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PCIE_2_0.v
L0 37
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_2_0
!s85 0
vPCIE_2_1
!s100 hY81N:G9B5TBQ:ZQ4>AcF2
IPBE;abe>nVTmZ4@I]YDY@2
VgiXzEF_8QSKR_n6eHm?Q92
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PCIE_2_1.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_2_1
!s85 0
vPCIE_3_0
!s100 Rc1<fT`:N2l?U9m]BQ9zR3
IP8j9S2d<fo:3l7iICfkNh0
VA:=igRL67SA:?8I]07dZJ3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PCIE_3_0.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_3_0
!s85 0
vPCIE_A1
!s100 0E4SZZilnc:GF:;7@EV_G1
IE@<JS`3MXD32UznUif[=c2
V83Gd;FN[5R^2X;zb_cR>L2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PCIE_A1.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@a1
!s85 0
vPCIE_EP
!s100 2AP<U_0[[=m8hM`<dH]A]0
IYK?n0Rz400kh:XQ]3cd4L1
VLg]6HI;KgfeU[c?PF0o5V2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PCIE_EP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@e@p
!s85 0
vPCIE_INTERNAL_1_1
!s100 HkT]>fWZ=A4bij8@eX3CR1
IY4V?Vb1zePgiE1aX84z3R1
V2;Xfkzceb?oEhGaCIi`Ig2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PCIE_INTERNAL_1_1.v
L0 36
R3
r1
31
R4
R5
R6
R7
n@p@c@i@e_@i@n@t@e@r@n@a@l_1_1
!s85 0
vPHASER_IN
!s100 j`6BVcI__YM]hY8Zo<k]d3
ITT0ioTnNEcbYd6V5Zf]N@2
VYBgn=<^abCW?KJH6NT34h3
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PHASER_IN.v
L0 41
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@i@n
!s85 0
vPHASER_IN_PHY
!s100 HIhDhoOd_@Q^]<]^_Ah<J3
IzJR5_R_DCPm0d0DQB:kGN1
VJo9FH6T;[[:[7dYKJlN:K1
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PHASER_IN_PHY.v
L0 42
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@i@n_@p@h@y
!s85 0
vPHASER_OUT
!s100 DVc^H3?GAP9SeaXE9[Zmf0
IeWz7c_8NKYA<UPoZIcDVM3
V]0l1@8mIMeS4I4HZeZd4;0
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT.v
L0 38
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@o@u@t
!s85 0
vPHASER_OUT_PHY
!s100 e9n_Y@hPc1Z?07:i7bA2b3
I:1CNEhIZ9^SKRde>:RLS12
VDE<@fbVj4IEZ7HlSeCXT@2
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PHASER_OUT_PHY.v
L0 38
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@o@u@t_@p@h@y
!s85 0
vPHASER_REF
!s100 L9l9d1X4T=a^HDM5Y8[SU0
IcZXRbV?o:fC2X7LP9KzNo1
VZ@<731M@?Qd1fR@U4SLTg2
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PHASER_REF.v
L0 30
R3
r1
31
R4
R5
R6
R7
n@p@h@a@s@e@r_@r@e@f
!s85 0
vPHY_CONTROL
!s100 ]igj3>oKT9JP@XV5Dn_Y=3
IE`O0GY6FLIMb::R1@zD[_1
VZU;:;iF];NdD1XW<;GVc]0
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PHY_CONTROL.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@p@h@y_@c@o@n@t@r@o@l
!s85 0
vplg_oserdese1_vlog
!s100 ;?i>90CnjH3hY0SO64<<B1
IkPCh6mKl0^P]a^Go?lzWZ1
ViC8MO=Q]jWgE[f9EXE``M1
R1
R2
R25
R26
L0 606
R3
r1
31
R4
R5
R6
R7
!s85 0
vPLL_ADV
!s100 em504DVXiT9@a@WhXajGF0
ITkMDLlQV[:W@aQif;^]YR1
VN7N:KX@jhfmAZBmV3DBJ;1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PLL_ADV.v
L0 51
R3
r1
31
R4
R5
R6
R7
n@p@l@l_@a@d@v
!s85 0
vPLL_BASE
!s100 FcGL>aIWYLOnC@3X2goUh2
I58GQIdN^T4Y1nQNRAk`0:0
Vd@aL@mPGh5^6on4NmM5CJ3
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PLL_BASE.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@p@l@l_@b@a@s@e
!s85 0
vPLLE2_ADV
!s100 enY6JFhg<lTGEb5EZ0N6T2
Io:1BYdIS[cJjQf[F=UzgH3
Vng`[Ab6?KMfeh1FM1d=QU3
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PLLE2_ADV.v
L0 43
R3
r1
31
R4
R5
R6
R7
n@p@l@l@e2_@a@d@v
!s85 0
vPLLE2_BASE
!s100 >X<dCYCXTXhZ2BIP_gURJ1
I3C8;FmMEOPYP^TY:eFcPz0
V1H^=haMo7Kib1RmHO6fzA2
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PLLE2_BASE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@p@l@l@e2_@b@a@s@e
!s85 0
vPMCD
!s100 J5V^7n<^ghlbl<azQ<2=j2
IScio63=cI6QEl>c:a51^<1
VQcj_BD_[iDE8aZAz[ee[b0
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PMCD.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PMCD.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@p@m@c@d
!s85 0
vPOST_CRC_INTERNAL
!s100 oG8OMZOP2blD2T8NH1B0L0
I^`45zAXmAKZ=OD?MSUTf]2
VdPSH:IFi9g_GB6DH7Di>]2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\POST_CRC_INTERNAL.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@p@o@s@t_@c@r@c_@i@n@t@e@r@n@a@l
!s85 0
vPPC405_ADV
!s100 ;Z^39HN@IkFnRk]8M97;g3
I?W_`:1U]iFPDd2WS_QKDz0
V`dCZJ8jcZebGkUhlbT3k`2
R1
R10
R31
R32
L0 20
R3
r1
31
R4
R5
R6
R7
n@p@p@c405_@a@d@v
!s85 0
vPPC440
!s100 aJTQB8jGTib>GeAdSQT5`2
I9nnQCRY`aYkHFgCd9kmY93
VK:acRG2=7dXk?`6OeUWcR2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PPC440.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PPC440.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@p@p@c440
!s85 0
vPS7
!s100 e@@bkA;NXI8Mz_f@nc6WL0
I`zk_@3T3YfeFPKc]hYOcS1
VLm4hb^YLV_UbCT;JJ3;K[0
R1
w1354680627
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PS7.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PS7.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@p@s7
!s85 0
vPULLDOWN
!s100 O<?hLNKf;=fe_NLOaHO8n1
IYnzm?YWO`5]K8e]LM8`fc3
VZUdGNiml2e<9T6mG3?H0P1
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PULLDOWN.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@p@u@l@l@d@o@w@n
!s85 0
vPULLUP
!s100 X?0U@7TSo]FIFZBzzT7f61
ILV;:lo?ajJ8bIkK@HTEVQ1
Vj[M6G4e]KNM:>LlcQ8QF82
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PULLUP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\PULLUP.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@p@u@l@l@u@p
!s85 0
vRAM128X1D
!s100 jTGf@MRd797:EdWYL8h3b1
I0K1T62^bd2zQ69fQn4UID1
V?D=ij@1oEWhYiFDzLSiFY1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@d
!s85 0
vRAM128X1S
!s100 Y4K9LWY06_ig;YTT5_^_V3
Ieo<c2EXI30YkdgHM^JkG=2
V19H_CBIPKGj@V;GU0ENYN0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@s
!s85 0
vRAM128X1S_1
!s100 fPM3W0G;n3;m[]P14CYTU3
IIBVEk@ogPU4gR7MhPlm091
V2ci`FSE=W=ZGhlKNYcz_G3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM128X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m128@x1@s_1
!s85 0
vRAM16X1D
!s100 XHXIV0_lCb>m[60VY98jA3
INhTc2S66WRAQC>4RRBEj50
Vi4mZVSNV2maM;1PcV@m7Z0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@d
!s85 0
vRAM16X1D_1
!s100 zC?lkNZ=SMGezMkz9^OM=3
IoGmXJ4cSMng7mA4oMWUI_1
VHLY9zNldRf`oYcPmkMZJY1
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@d_1
!s85 0
vRAM16X1S
!s100 :Q?d6V6NmRZP@KTO8@Q6z1
I9RYZAMW8YfdbXV0Ro6FY71
V<4Z4]>;jX:F^RiaRUfnb93
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@s
!s85 0
vRAM16X1S_1
!s100 XY26?EPe961<C;hl9`;>Q1
I7CEYhSPJlIS8WKK3cQid83
V_EISY?o>a<Pcmk;Q9K8if2
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x1@s_1
!s85 0
vRAM16X2S
!s100 zY:^f`hH_iHg4Jc>QP>:R1
IA_3lRg:3KUJC_XdIGO^bb1
VVg5KSJ2RmZ?`U@f=A;9kA0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X2S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x2@s
!s85 0
vRAM16X4S
!s100 z82KSo=PcbXfPN`FYGHkl2
IHEI=ZjVI@DJ]LJ1Jh[E5_2
V599Djj6FzJhXe;D<az9Wc1
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X4S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x4@s
!s85 0
vRAM16X8S
!s100 4dB>Nm81gg[3[QYDEG:m?1
I5C[ZDBZ5lR6o1o@Sjl>F_0
V?MeOk>`BhK3[WVd5kG3N<3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM16X8S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m16@x8@s
!s85 0
vRAM256X1S
!s100 mO:[>Om6Ca>;z3GI[VCf93
IgNbRU^h93jPSU?V9YCBB62
VT83Z[02n^4Q;16V59<T];0
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM256X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m256@x1@s
!s85 0
vRAM32M
!s100 mb8QcZI1zcF;f3ahWTH^42
If;e5jjAP@LL8oe::oFbm90
VgdI0ddNdZ^G4eKZRcj1al3
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32M.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32M.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@m
!s85 0
vRAM32X1D
!s100 Y6HCa74eA]YH@Q<R_:1MN1
IYl<Z0n[?UNez_TgE61lko1
VkLXI0STO1kQQN=]gDB0Ke1
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1D.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@d
!s85 0
vRAM32X1D_1
!s100 M9EZ2D3S^MLAF6`BkRSHa3
IoMao27?6>Y6W;]R=QKkR22
Vc6oGjgdG??4dZhebUKNET2
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@d_1
!s85 0
vRAM32X1S
!s100 Y99jO9VPdmZU@dz:]890E1
ILgGfOJ@O:BeN_2Rd:lPkR2
VaJ?U[Ql[XzagLOlka_dW;3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@s
!s85 0
vRAM32X1S_1
!s100 hjodzjnFI=IglPES6=3`91
IDNM<zgMAOikz7:SnSSo`h1
VgYE_`3_R_@B][Jdgc?XKE0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x1@s_1
!s85 0
vRAM32X2S
!s100 ndfeZnG^g__jlY55M`IBU1
I]<4@;cegCGFD7zXm:Zz>n0
Vc@O]4R[h5dQiFN68C2G5V0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X2S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x2@s
!s85 0
vRAM32X4S
!s100 TTa2eW96jil76@dIXBbA=0
I30EKHTV5;U2l?Tal1R>S[2
Vkz:_e==;1j@EcB=gEYcgE3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X4S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x4@s
!s85 0
vRAM32X8S
!s100 fV=5[22BUWY=B?_Xg`@hI3
IJKaZd7n]]GH[?3??Sc3R@1
Vd^YTf:jZj1;d4WeQ:<`?e1
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM32X8S.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@r@a@m32@x8@s
!s85 0
vRAM64M
!s100 LBgVo<Q^UAPmm<bS[FaCG3
Il][F5WOLNYGIO?1>MYJgA2
VdSo8PbjfR>J=d^BZkL[JU3
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM64M.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM64M.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@m
!s85 0
vRAM64X1D
!s100 nDP=437<FiBjfB1Yke9O?1
IblD01im22eKRRZ1:Iog^S0
V^7jl03So@K@CVR7Q^V>OM0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1D.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@d
!s85 0
vRAM64X1D_1
!s100 J`2CWDU^XjDmJ[IG`FAE12
I<a6NH6<a7MXD^6k3d@dH]2
V`oO2mzSkSKF>m19Kez<`z3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1D_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@d_1
!s85 0
vRAM64X1S
!s100 N1MChiRA]K<b;E>]85EZM2
IB2liWSLS8IE@Nj8d?g16e2
VdK4bjFAU_aa<AejVNF;_Z0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@s
!s85 0
vRAM64X1S_1
!s100 X5d]zdPfWJN_c5?^H@OjO0
ICh>D[ljcd3HMzRV04T0oo3
VI;3;k:^;A4czaC:j2G7z40
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM64X1S_1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x1@s_1
!s85 0
vRAM64X2S
!s100 1G8U_A9AodGf2kR`V7XhR1
ISFNXLXNA0e@2J1L=J3CA]3
Vo`P]ZPKP:D1@[`g6h]`QU0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAM64X2S.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m64@x2@s
!s85 0
vRAMB16
!s100 F@Co>>HUCnkk6U99=Ig>Q0
IkXBP=h:Az1n]RWCCc>MI^2
VLLICoI?e3cA>G[nUV[FmR1
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16.v
L0 31
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16
!s85 0
vRAMB16_S1
!s100 c9jPR]5>[1g6P3G=f<BSE0
IO7LFYzKXX6b0gO1hLAzkX2
V7D:G;F4MD6oUUeOgKAFaX1
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1.v
L0 282
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1
!s85 0
vRAMB16_S18
!s100 =X0;`KL[<1L1CBW@Ec=632
IHi=L>ba<^=YK=z=01;d110
VONR=:n][KDE5f77z@RSbn1
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18.v
L0 469
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18
!s85 0
vRAMB16_S18_S18
!s100 RnaCOJKVSHWoXhlnVD7?T0
IPfT_EE^Nla`4Ee50D=LDz3
VDd9QW8mclcUbfbBN7^06M0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S18.v
L0 1122
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18_@s18
!s85 0
vRAMB16_S18_S36
!s100 6RUNffR<BOe17>;V_Sg6n2
I;=Oj^T0j39Oj2;H>M^Rfo3
VGaHOV0J>JmPFgTdzUCQ0S2
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S18_S36.v
L0 1259
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s18_@s36
!s85 0
vRAMB16_S1_S1
!s100 eHnRG6HT_Q`>VUhTLBDgG2
I8FH?@JS[0kK]nkHClmgl50
VOGGOaGBc=o<DSC0e9VkdR0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S1.v
L0 798
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s1
!s85 0
vRAMB16_S1_S18
!s100 goWBWOAL4eJ1VN55`T4bD1
I=Mk?EL]VnLoB?go`f:aJe0
V15BW;>1@>a6?Z_L<TZQ@c3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S18.v
L0 946
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s18
!s85 0
vRAMB16_S1_S2
!s100 3_K]ioR`oiHRf5f_Q4zM;0
I:eg<=Tcn4Z0gg28TH:18f2
ViL9_DOSSTLKDdC4im7EO52
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S2.v
Z40 L0 810
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s2
!s85 0
vRAMB16_S1_S36
!s100 ?W9mXGC>_VZ4AXA<FQ5iT2
ISiaHhKXNo82<:j4BI493^2
VZU3D<?aUWliOCWYON7VKd1
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S36.v
L0 1071
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s36
!s85 0
vRAMB16_S1_S4
!s100 ]<OgRhf:MQ?a[0SLh9]Wc1
IQ@7l=8I1PmRoh]Y9]Di1H1
V77EGVWnA6Ma?CKl410:G[3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S4.v
L0 823
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s4
!s85 0
vRAMB16_S1_S9
!s100 LR^`jSj5YBMfUn1:iOA]Z0
I=D]BoPJdJLlBHoXd<Pgcl2
V2XeQnYB`5G2RBLZGSDHV>2
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S1_S9.v
L0 884
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s1_@s9
!s85 0
vRAMB16_S2
!s100 7hZ[^ac:f[HMa^0SZbgk]1
IEBC[3Kz1=M0=z572M;dzU2
VBb6le<81I^i]eH:R>dC[[3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2.v
L0 291
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2
!s85 0
vRAMB16_S2_S18
!s100 <hjUhze2Hml;]M3;G^mgU1
I8n7`GQb<ziM_WR4]YEMBT0
V6JPbj@n6<=YD2WVZkNec;2
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S18.v
L0 952
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s18
!s85 0
vRAMB16_S2_S2
!s100 =KW@cz5;E75Qf6dcKH4^f0
I<XNLXzDkoOj[4kf12O=T90
V:A_4TNknS;C_eVd]<BdXR0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S2.v
R40
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s2
!s85 0
vRAMB16_S2_S36
!s100 o8>>PWC8a61[UJ=Q>9c^e1
IJR0h2O2CTcVY_b:`BkB0S3
V@gn]?l>NoT7EfDd3AGM2d2
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S36.v
L0 1077
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s36
!s85 0
vRAMB16_S2_S4
!s100 KZA`0G[4NAV:BhHQg@J[H2
ImG8l@TgEEO8J2b1EBI38K2
Vg;7>:1Q>SfnLP1YZ_[jGi1
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S4.v
L0 829
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s4
!s85 0
vRAMB16_S2_S9
!s100 zKb5hV9nHL3l`?;;Aj__G2
InHT0F]6i=PU];Z19D2aA]3
Vnn0e6dF@=^Z:6Gbe5UC6G2
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S2_S9.v
L0 890
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s2_@s9
!s85 0
vRAMB16_S36
!s100 M0>@iGmAeoQi>_VU5[XQO0
IB?Qnbd9Y0MC>X_B47_VZ91
Vjba``MHz1HKN^mBAdgD1N3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36.v
L0 648
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s36
!s85 0
vRAMB16_S36_S36
!s100 eGJAFTSBNiWOkEONmk4gI1
Io4ZkN`oU`F@:;JDgBP6N12
VA`T:MReYR;VSM;^AEfAK:2
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S36_S36.v
L0 1372
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s36_@s36
!s85 0
vRAMB16_S4
!s100 jczm;:mL]5GQWVmWQ@3:13
IaPg:L3kL1cQDB;lcSmIgH1
VR=b]_Z:;mE>i;PDNhb7oT2
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4.v
L0 310
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4
!s85 0
vRAMB16_S4_S18
!s100 dKdP5@Ua[DY8Ba3BCbkIi2
IfGn>UF:]Nm[aYz?YU^10n3
V@GZ97a6UEAMP>13N_`cJI0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S18.v
L0 965
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s18
!s85 0
vRAMB16_S4_S36
!s100 1jRn1<8QzL=FDl5Oc;Na53
II6nLUb^bW<1z4D6?0eS2T3
VzfM[FgZYVzK@0BKjAYd6]1
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S36.v
L0 1090
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s36
!s85 0
vRAMB16_S4_S4
!s100 ;X90C:DQ4;9Tj?[SdHg3j0
IKBgmDUO:XdBO_<aX6A]Xa1
VhS_=42VGiKX5Ga_D4FC@`0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S4.v
L0 836
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s4
!s85 0
vRAMB16_S4_S9
!s100 zPTcGVJ__4^JITWCh]ZRL2
IFL^Wz]fP>gAfgKHD4n=8P0
VO1RUE;?9gXTkHXz4A>C6V2
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S4_S9.v
L0 903
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s4_@s9
!s85 0
vRAMB16_S9
!s100 zbhFl]cOj3kG?Y9TEA2XI2
IY9;Jo8>^U2V?bmdODa;Be2
VaKA>`2PG22KG9j3ehh2520
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9.v
L0 380
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9
!s85 0
vRAMB16_S9_S18
!s100 ^cTeQUZY25Lohn?MT4[o33
IM8??7QGClE1V<aAKXQBSF1
V^leFz`>e8iIic6Gd937E11
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S18.v
Z41 L0 1072
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s18
!s85 0
vRAMB16_S9_S36
!s100 gX5B`@[aYCCU6FdZn6VOc1
I36AnV]j4`HMFT;D>e6hS]3
VHI7;0cMW`9e_hZIYmbPhn2
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S36.v
L0 1197
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s36
!s85 0
vRAMB16_S9_S9
!s100 KE;jzi7`@igSETC?ZnSnd1
I7JPSa?18]Rg3i=nOk^iXg3
VjRE]GJTVQM5K=>WRoQHe]0
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16_S9_S9.v
L0 997
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16_@s9_@s9
!s85 0
vRAMB16BWE
!s100 zCd0mioPdbP:g4P_zYXLl2
IR27DZ20ln;ScfekgANQ4D3
V?=_NkcAJ92fLgb8H]mNln1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e
!s85 0
vRAMB16BWE_S18
!s100 co6G<fD`PGZdHaRVIgl3A1
IE[1Dn7HmMEj<LmiQ]QL@@2
V46H8ZE2OSiWlAC`fgWijG0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18
!s85 0
vRAMB16BWE_S18_S18
!s100 H[dB]Tl=H__RbLmBGJ<zQ3
Ia^[TOOh><go2?aT^LLhCc3
VNXaaZ9I:513[7<;6UNRe41
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18_@s18
!s85 0
vRAMB16BWE_S18_S9
!s100 idUl@o63i`IO[I^afIihi1
I@DWG>S=aXhm?^2dXmJNei3
V;PI`3UOUAj8BR[=WPUFmF2
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S18_S9.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s18_@s9
!s85 0
vRAMB16BWE_S36
!s100 b1YhO@1M=V:BWfIEHEX;A1
I?5oc^YBJ6J6M2YAQ?K9hW1
VBKY2K`KlnA]Lb4LoEb9o^0
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36
!s85 0
vRAMB16BWE_S36_S18
!s100 MZ[_W@QGHOz8X`@X=;nH53
I0[X8eoJeN]gIaW@aOOVWK0
VD:EWc<_BIdDm4;137bkb>1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S18.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s18
!s85 0
vRAMB16BWE_S36_S36
!s100 V1J1?L1CI[CzJzg54=naU1
I9TLGA_z_JCOQ0E7UC5IF92
VTVRcEhY<N6X3Y56@CVK062
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S36.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s36
!s85 0
vRAMB16BWE_S36_S9
!s100 4L]HVSc>giB7OmaO7;@J30
I6TVVT2I3NYh=a3jf87Uz;3
VePU]R2LjM^KIH1Bl9WWh@1
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWE_S36_S9.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e_@s36_@s9
!s85 0
vRAMB16BWER
!s100 1eXJ@CeWc@afX?6LFnXam2
I0;oeNmlWU>;zhIX8Y9gzK3
V5_IU]lX@?o>BQ1^bG?gG41
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB16BWER.v
L0 32
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b16@b@w@e@r
!s85 0
vRAMB18
!s100 6BNTnRcEQAg2d88;h<cY`0
I<LVR3jLE3Je[YIcL5m4UJ0
VFk=DjKjA7;`8bIMAE3IOh2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB18.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB18.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18
!s85 0
vRAMB18E1
!s100 i0Jm69Rf@T8f?m5;iEgJn0
IlJP<eGlz7O7NVYL>[iflD3
VI@bDDE0`bE[Mo0W6hm9m33
R1
R2
Z42 8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v
Z43 FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB18E1.v
L0 60
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18@e1
!s85 0
vRAMB18SDP
!s100 9iDTcS?kI5S13jg8[cU[Z1
IKl_TC=Ibid`ikkA6R>Pmc2
VKBzhG=O0fbedK]0z=VclM2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB18SDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b18@s@d@p
!s85 0
vRAMB32_S64_ECC
!s100 4^[9DGE<C5BjkEWZ=5mN<0
IaWzg7c=ikfaF6NlWZI9Y>0
VMLC[R=2gn1?IU]j>Iaj4>0
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB32_S64_ECC.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b32_@s64_@e@c@c
!s85 0
vRAMB36
!s100 aPfE=8N_?o^n1MVh^zEjT2
I2Mf3PW[:VkNk5Ale?]6U53
VXE_M6>mgIl2aInaP6NPKP2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB36.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB36.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36
!s85 0
vRAMB36_EXP
!s100 Z>>B`k>nI<VPRQL=?>g2G3
IRfOK3HPM?d=_hLZ7a5zUZ1
VXaJ;nib7SU^<6XB3YznIh3
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB36_EXP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36_@e@x@p
!s85 0
vRAMB36E1
!s100 A`eXQHSzQ<jP[d=mz_KZB0
IoiJf>;Z2CZ7;UfOJWCeON0
VG6LX>4cPzb;[7K=jj7EgK2
R1
R2
Z44 8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v
Z45 FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB36E1.v
L0 67
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@e1
!s85 0
vRAMB36SDP
!s100 GG<IWhiMaYOcjWZh[A`Om2
IbC[<JCH:^eT4zdz8IH`lJ2
VaRSzk:5AM>EgjE^FaG3Y[3
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@s@d@p
!s85 0
vRAMB36SDP_EXP
!s100 0GE1lY_BzfzfS@YcL2S9l0
IhH[o><lA^6YfLonVVnbgg0
V_jRZ>HWJ8f_A`5Y]X6aOm1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB36SDP_EXP.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b36@s@d@p_@e@x@p
!s85 0
vRAMB4_S1
!s100 AK>QN5iST1T[L`YIRaM@i1
I=5^[KSoSD0Vooh1:mdC@31
V@0?E6m4PCnKI[dN?kg0DO3
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1.v
Z46 L0 169
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1
!s85 0
vRAMB4_S16
!s100 FFV6F<mbU3=@DL75Zojoh3
IdW`jYADXUYa52CXKCSl][3
VLnDF0NSXl]A0PFC:WNROO1
R1
R39
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16.v
L0 285
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s16
!s85 0
vRAMB4_S16_S16
!s100 Fg8Vmck?;;]NmIYnSBUng0
IeAPTVZzDV:;U<PRS:64^I3
VD60RWXH]Qo3IUn_7c_4d52
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S16_S16.v
L0 697
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s16_@s16
!s85 0
vRAMB4_S1_S1
!s100 0JVzRMYNSIWBk1_34zR8z3
ILU;mg3BUYKJ^98AYBck[c3
VLiKPeGDWlcVbbV1^ii37F2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S1.v
L0 555
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s1
!s85 0
vRAMB4_S1_S16
!s100 1fB@;UEB5iWnK67d1R3Xa2
IjDIAzS88gJJo]FCe5_V2>2
VlU`dYP7V3603nR`a7?5M_3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S16.v
L0 626
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s16
!s85 0
vRAMB4_S1_S2
!s100 D<g81BY4z0V<GE4bH_8CU0
IdWXEe3=bVL1knD]8ZNCJL1
V9Ifd]E[3>WfE;zdId=a@<2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S2.v
L0 559
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s2
!s85 0
vRAMB4_S1_S4
!s100 IVZ3;R]K`d_167;JSPRAg0
I_P[GHEbI5D<IeAA@6UhQZ1
VAM`J?RMN=A?GfRAWDSJ4D3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S4.v
L0 568
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s4
!s85 0
vRAMB4_S1_S8
!s100 ZXm_RG6z4WfNV0z=`f8[]1
IcdDZ1fl87=DHCTU3jREMi3
VKGd70Cd:8>KCjj?=U9@aZ2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S1_S8.v
L0 587
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s1_@s8
!s85 0
vRAMB4_S2
!s100 ZdaBGBILY0Om@E`AfO3VJ0
I7597MB<_nF8mJezfW<zIQ2
V^K]638UC__P[AblFKo8[E3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2.v
L0 176
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2
!s85 0
vRAMB4_S2_S16
!s100 1>K23?R6D>1L5YKzePgGD2
IU>BVVVQJoFbkZh]XFiGTJ0
Vl=k>8oZ5TBN`UH4zKSg@A1
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S16.v
L0 630
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s16
!s85 0
vRAMB4_S2_S2
!s100 KcfTi89?:3UhR=N7];<T<2
I7=XL3dD]6[3HAfE^nidHG3
VFH3o=_:]P[]jKN<@m^]U13
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S2.v
L0 563
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s2
!s85 0
vRAMB4_S2_S4
!s100 NY2gQJ37RgCXBX11b2ijo1
IeMoj:>Hg:J8LS_CLoAcIS0
Vc0P:eclnC=AR;ODS_d6bz1
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S4.v
L0 572
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s4
!s85 0
vRAMB4_S2_S8
!s100 lMDkHo8ij5zz4zN5<P1[80
IS1]ZB@BMR>eBlSYzKbH8N0
Vmg]UQg_77AKWz4<<hP>VI1
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S2_S8.v
L0 591
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s2_@s8
!s85 0
vRAMB4_S4
!s100 WVo??31Cn`2ng[fdQaK210
I<QlznaDlhG;^>W@N2TSj63
V58UXfd[KFNZgBRV`SBQSi2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4.v
L0 191
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4
!s85 0
vRAMB4_S4_S16
!s100 DCTKeQo[GOh]Q63QBdVV?3
IfZoEVT=n>bll65DmMn@OE2
V5QX3I5P1iADei9`b46Ad?1
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S16.v
L0 639
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s16
!s85 0
vRAMB4_S4_S4
!s100 M4DS]<PbE9QDk5FDfla>:0
IdAA=C:We:[MN3ZNRHVz_31
V?D;RM0I2XD_z5o2HVeN@f3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S4.v
L0 581
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s4
!s85 0
vRAMB4_S4_S8
!s100 OgT8?m`W[GD[SVQg]2<j>0
I>1S?UWz4a[hXj[<^eD7NZ1
VhzfUZEeVRFHiH@<n6Sjbb1
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S4_S8.v
L0 600
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s4_@s8
!s85 0
vRAMB4_S8
!s100 JgFZ]56e39?ol0^CZl@@:2
Iba8i4L?=G6DJ<mS_iNgjo3
VmH4^CNiUPkQCf5jb;na;e3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8.v
L0 222
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8
!s85 0
vRAMB4_S8_S16
!s100 ]PaVb>6fAoNJW^TFAWe8@2
Iz3Rbia<=5zN;2RX]AzY_l0
VZX598d5lNOB6ImmEhQL2i3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S16.v
L0 659
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8_@s16
!s85 0
vRAMB4_S8_S8
!s100 ^[Z3;NOLKlRe8H9XD5:ak0
I0Oe4QN7_V9<DVnc]4_La02
VF1GjETfA89UZ@NP<WR@Q60
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB4_S8_S8.v
L0 619
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b4_@s8_@s8
!s85 0
vRAMB8BWER
!s100 J3hSnFm3a60bf4d?ADgFH1
IN>N73^b8kC04gdEm:0hb^0
VdU19Z;zUh5:<mQVDn[dAj3
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\RAMB8BWER.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@r@a@m@b8@b@w@e@r
!s85 0
vrank12d_oserdese1_vlog
!s100 c37JD8G0@A051MZlGh;[[2
I<G2ZH15V[T4G;N?fH:M_83
V1=no:Hn7GeL?@QDncXzYl2
R1
R2
R25
R26
L0 866
R3
r1
31
R4
R5
R6
R7
!s85 0
vRB18_INTERNAL_VLOG
!s100 5W`f_WCQ?A:JTDe^VCS8@2
IZ@29Q;fcJV0KGmYI`_TF80
V2h2mcclQi2eO4^TTR`Uh92
R1
R2
R42
R43
L0 632
R3
r1
31
R4
R5
R6
R7
n@r@b18_@i@n@t@e@r@n@a@l_@v@l@o@g
!s85 0
vRB36_INTERNAL_VLOG
!s100 ?XJ9goO1h9__Z@`J@CIE[3
IakKF4<2DT[FTf2_2T5O:40
V@kmg7M=C[8<0PLQEY]`RV1
R1
R2
R44
R45
L0 941
R3
r1
31
R4
R5
R6
R7
n@r@b36_@i@n@t@e@r@n@a@l_@v@l@o@g
!s85 0
vROM128X1
!s100 ^`4mk[]7cdACh8X7RCjh`2
I8k@@UG5Wz==D]@?PY?^je1
V4A`T:[?6Q0U[MHMjT7zIN3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ROM128X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m128@x1
!s85 0
vROM16X1
!s100 H3W0MlI9Ik]mT:7J70?TH2
I2Kh^[VA`;M_VF^e]D9_XW2
VM99JVY>[6WonOPKL<;c@P0
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ROM16X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m16@x1
!s85 0
vROM256X1
!s100 4o]kF@4kjKl;MBB7HaKOl2
I3UZZ4=7mA`8[I:^h0=ObU3
V`Cz2?3E33oKX>Eg[`1Y^C2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ROM256X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m256@x1
!s85 0
vROM32X1
!s100 BLzd^<jSh1:LH]MS]16dF1
I91470zmn=YT35a@@]5g>@0
VcB;KOMVZ0:iYLbbZS3gXi2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ROM32X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m32@x1
!s85 0
vROM64X1
!s100 hG3AXTFY1;JHZ[0fKzD:G2
Ib2WQB>Xb6<A<5n>M^Y3e^1
Vl<8WYZ@K[Ta_a=igC<JKK1
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ROM64X1.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@r@o@m64@x1
!s85 0
vselfheal_oserdese1_vlog
!s100 ANel_>k4n5J81nC=m_WWR2
Io5hZN3zfMYjW=UM=hiVR43
Vg>Uzc>KLOd8XVKiz^J=a91
R1
R2
R25
R26
L0 475
R3
r1
31
R4
R5
R6
R7
!s85 0
vSIM_CONFIG_S3A
!s100 C1cfWa@^KWl1TY8I?[NQ`0
ILaBUjfK5bBU_0BGCZ2]TU1
VbR4oZKUz4Nk??SKkZj`X60
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s3@a
!s85 0
vSIM_CONFIG_S3A_SERIAL
!s100 gVjYn`Z^Bo54z;?5MRUFm1
I@L1UFF4j0k=7TEW^L2[272
VSJHSel7>9ZgNG?3?oI6Z20
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S3A_SERIAL.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s3@a_@s@e@r@i@a@l
!s85 0
vSIM_CONFIG_S6
!s100 S@3cVEh2_Kz9JJOz?`CB[2
Iz?k^]81g;DGlj0C1ZnklE1
Vg>l=b1E?@o?l:JNR]gB^=1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6.v
L0 40
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s6
!s85 0
vSIM_CONFIG_S6_SERIAL
!s100 i^^909><Hh:PC;k;4ziJ@1
IOdEECQM9=45ciYcnd2fT:2
VW4WzNmOkdhYIL`j3>M`[93
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_S6_SERIAL.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@s6_@s@e@r@i@a@l
!s85 0
vSIM_CONFIG_V5
!s100 GmJWkk_lnRNKC=nXW]9OJ1
I<n9naXhj6;lcaDecMzXlD3
Vk0ZB=:<@FFanafZFXUUFD2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5.v
L0 39
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v5
!s85 0
vSIM_CONFIG_V5_SERIAL
!s100 ;S@9VY^fO=nJ4hoacEYJ_2
IPm^zWZEC7Bj?HBICcHA?=0
V>=?Mm<BPW>`5A6LbDTMMl1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V5_SERIAL.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v5_@s@e@r@i@a@l
!s85 0
vSIM_CONFIG_V6
!s100 kE9[UECD0iVJJb6dUkM7@1
I[oL8]l5_a^PSfhdI5KQbG2
VNI`lJ<D9K_0T:T6;>P[X=0
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6.v
L0 41
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v6
!s85 0
vSIM_CONFIG_V6_SERIAL
!s100 E8QmVf_4UWkPAhd7=CWzZ0
IMgHDi1fL;b48OK?LL?`kX2
VNSOIa3U:DzMm93i99MLAd3
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIG_V6_SERIAL.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g_@v6_@s@e@r@i@a@l
!s85 0
vSIM_CONFIGE2
!s100 Uk[zD5RTWNBnckzEc;D8P0
II25Y>]4C[NM9K>=C7`hm63
Vdn>e]lcmZ9U;iz6[X^GCU1
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SIM_CONFIGE2.v
L0 28
R3
r1
31
R4
R5
R6
R7
n@s@i@m_@c@o@n@f@i@g@e2
!s85 0
vSPI_ACCESS
!s100 0l=I6^KkZ:SjJUC:6fD<92
IMU6>B[bLh[HhLdQJU3=R12
VHJREN?ZhXC6:cL1hez5W11
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SPI_ACCESS.v
L0 29
R3
r1
31
R4
R5
R6
R7
n@s@p@i_@a@c@c@e@s@s
!s85 0
vSRL16
!s100 >oMRMXNQRGCX:PTmSl=SN1
IKOlc4[5nIFIlS8UP]0mcX2
VQ3eoKZ6iKb:_>WO`;@29N1
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRL16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRL16.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16
!s85 0
vSRL16_1
!s100 2c:LQVQ6_DHC=Wd;WJE]a0
IcQ7V0XKbE0]az8UXU1a9F2
VA`Q@cJZRD6T7N85UZdXJi0
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRL16_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16_1
!s85 0
vSRL16E
!s100 4RO5`d0P5JcP1nEj3;_HC2
ISbk]OAi=GIb>z_Z;@TJzU0
VT8U2f=;D`2E5YB[XeNKG>1
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRL16E.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRL16E.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16@e
!s85 0
vSRL16E_1
!s100 Ffdd>77LI60HL27n?G[`R0
IiCTV3l7BZ;JTFY3zZlf8L2
V80ZRc9hDYW_9`Y_oN=flY3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRL16E_1.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@r@l16@e_1
!s85 0
vSRLC16
!s100 @ZOT:e1bb>JD:CiYnEJmQ2
IO9SaCBRSNHegA@hmPFbL53
VU;Fb_c=1Kgb[jkW1Kd]C83
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRLC16.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRLC16.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16
!s85 0
vSRLC16_1
!s100 ^UK2D3LHXNUl5IPaEZEO>2
I8c^M8zeQRXHAN>h`>2n4L1
VJ7_0G:TcoU=IC4FRhSAaH3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRLC16_1.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16_1
!s85 0
vSRLC16E
!s100 n8T6dX2azQ[ba1VPe@NRi3
IJ`RIaB^F9_ePk5>Q1A]O41
V_Ozl@he0XLF?Uzf2mNOMW2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRLC16E.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16@e
!s85 0
vSRLC16E_1
!s100 X<?aUcUVNH1FzcH[`n?D81
IJLbP5HJWokDV4Z@3beQB@1
VMlF;c<iOBF2a139iQG?Zz2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRLC16E_1.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c16@e_1
!s85 0
vSRLC32E
!s100 j[EeHE1VnKfBD_U:LL48e0
I;R;aj^Fk<k^P^B3AVOmZ[2
VoFL1g:n=PZT=?QB>1kkJF0
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SRLC32E.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@r@l@c32@e
!s85 0
vSTARTUP_FPGACORE
!s100 >1b[cXO2_GoTnXmghg5aF3
I]L09;z1Z4TA>7`Vg;42Nb1
VFc1@n2[3C3hL8K3?nf?eG0
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_FPGACORE.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@f@p@g@a@c@o@r@e
!s85 0
vSTARTUP_SPARTAN3
!s100 mT?IWb4NNKe1HUMNl9TR40
IH@NiB<DI@QUIDO`AIkUJl3
VO^5mX^`=lf`m3Kc?FAzAo2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3
!s85 0
vSTARTUP_SPARTAN3A
!s100 K?GcF<B@2ocR3kNaFbDV`0
IPML;WP@?g^:fm_jUXCWE12
V3PN]EdVWF:TiTS5hmziYo3
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3A.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3@a
!s85 0
vSTARTUP_SPARTAN3E
!s100 70fff3=[iL3F:dJY;H<Fh0
I[7PeO@_km39YhSJnh?mG53
VT=5aiZedZA?J5j3hdBzO61
R1
R8
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN3E.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n3@e
!s85 0
vSTARTUP_SPARTAN6
!s100 3O^?ISoQ9R<C<78138NAo1
IHIamiAfU5ziA98k?;nCbK2
VMnVVhQhH>?><dg5D629nk2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_SPARTAN6.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@s@p@a@r@t@a@n6
!s85 0
vSTARTUP_VIRTEX4
!s100 d=k4lnIzg84J8I5O;RX:z2
Ia;4DfKd7Wjjm9nD9ani=g0
VfGSIE?7=mOL?:>IO=4B0I3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX4.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x4
!s85 0
vSTARTUP_VIRTEX5
!s100 kRT80Tb6VLYG`B1b^zclE3
I:a7EQ[DM5iNW8VPE37I@63
VJTFZl=7H8N@XHUZHGo2Rz0
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX5.v
L0 22
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x5
!s85 0
vSTARTUP_VIRTEX6
!s100 FIgHFmn[OMZnQ<BhLF=8E3
IA?k^eRLSlj6BREQJ5H_QD3
VPa3TUn[S<Qjc[208gVV]72
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUP_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p_@v@i@r@t@e@x6
!s85 0
vSTARTUPE2
!s100 Fe_RNM5g34_fS10G4]g3V3
ImX5`>]?b9]ikLWfaDH6zc1
V4Zm@lh7J`k]:[60o^daUP3
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\STARTUPE2.v
L0 26
R3
r1
31
R4
R5
R6
R7
n@s@t@a@r@t@u@p@e2
!s85 0
vSUSPEND_SYNC
!s100 n8X4@UJb=2mb]e4KcPm820
I?UaGe5;jiHbJ5eCOae@j90
VaV1PPgb__V<_kE32V6II?2
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SUSPEND_SYNC.v
L0 25
R3
r1
31
R4
R5
R6
R7
n@s@u@s@p@e@n@d_@s@y@n@c
!s85 0
vSYSMON
!s100 OLi=nWlU39m[n`HnmOW4U2
IdR:mU;Q7VabOMYhW15D423
VjjVJb:b`25f^mih`W0Q>^1
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SYSMON.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\SYSMON.v
L0 46
R3
r1
31
R4
R5
R6
R7
n@s@y@s@m@o@n
!s85 0
vTBLOCK
!s100 @86;DZh>GWa]4FOZP7>[L3
II;C;n8TMT8GYeOEiCD8IT0
VafBCWYlPoY64[a:knjG3m0
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\TBLOCK.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@b@l@o@c@k
!s85 0
vTEMAC
!s100 D<M;^LMfbf8QHgKCC@k133
ImTzW<bDz>L[_SWL6^?FPG1
V@iKDz4nbnGHB7C2CV[bF51
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\TEMAC.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\TEMAC.v
L0 42
R3
r1
31
R4
R5
R6
R7
n@t@e@m@a@c
!s85 0
vTEMAC_SINGLE
!s100 <RV>QnOLnlcGa=^63S4fO2
I^mFVf?kY3ImXPJm5Vb3233
VPLC^jV0MUaR;GGOn;S;SK0
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\TEMAC_SINGLE.v
L0 33
R3
r1
31
R4
R5
R6
R7
n@t@e@m@a@c_@s@i@n@g@l@e
!s85 0
vTIMEGRP
!s100 L?MDiX_C:B?0hImjSF;Fh0
I6R:PfoD2Ml]]BaJje`TWB3
VX@WJZL;45k^9]SczDZGBN2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\TIMEGRP.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@i@m@e@g@r@p
!s85 0
vTIMESPEC
!s100 K1?^4oGOUMcODZJBPW8bA0
ICMfDO90nPS;W1RPVNAXWQ0
VCP=PAaRZ4=L=[i6EzR`bX2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\TIMESPEC.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@t@i@m@e@s@p@e@c
!s85 0
vtout_oserdese1_vlog
!s100 ldIb>3TT6DTN;;mZBAR[m1
IJkKX5zJZQAi>cF8PPa`2f0
V6KA@fTJR^CL21UeiUH>kO3
R1
R2
R25
R26
L0 2930
R3
r1
31
R4
R5
R6
R7
!s85 0
vtrif_oserdese1_vlog
!s100 g[d_2Ki1QezOK=cLoFh9X3
Ig69;55CTQRO;7@[OT:YBl1
V1W`A9XeMalXl?>^:>[oNS1
R1
R2
R25
R26
L0 1292
R3
r1
31
R4
R5
R6
R7
!s85 0
vtxbuffer_oserdese1_vlog
!s100 cXTO;iN3TROA37o?i?^Li3
ID8a_A@5H;WJh=o=2;]=5Q3
V2dXNL2>@In;CACeGHEmLO2
R1
R2
R25
R26
L0 1484
R3
r1
31
R4
R5
R6
R7
!s85 0
vUSR_ACCESS_VIRTEX4
!s100 <CUA5RO>j2RNWe0AKI0N72
ILYlA`AgS4d5DHR^0D78A31
V?[3RAeJXKk_kF^]ghfS5F3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x4
!s85 0
vUSR_ACCESS_VIRTEX5
!s100 6AKNA3YhU=0B4N8fTO]Ij1
IlDJ@P`5zlVk:]:j:eSQ0K3
V]lHo>lS[F1>YW7BD9;:9n0
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX5.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x5
!s85 0
vUSR_ACCESS_VIRTEX6
!s100 gfe@aMncCSNS7@fY?i7oH2
ITW3C>M93?:djRcd][=7Qz3
VhkdE:Lz8Zg=nd=dehNgYN3
R1
R2
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESS_VIRTEX6.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s_@v@i@r@t@e@x6
!s85 0
vUSR_ACCESSE2
!s100 LDXF1BbonW`FJW[W5gVlc2
I_@g<AYnoORo1PDOTAMbGN2
VNL`U]fe<LCC1ib?e[4Td`1
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\USR_ACCESSE2.v
L0 21
R3
r1
31
R4
R5
R6
R7
n@u@s@r_@a@c@c@e@s@s@e2
!s85 0
vVCC
!s100 4[=a41WbBoBRU8EzI?aTi1
IJlQ@aQ;SHjCH5n4BgcZ^d1
V3Rm8330Pk1WQ5k9UefQ[^0
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\VCC.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\VCC.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@v@c@c
!s85 0
vXADC
!s100 FZFb52XHjTld1AUMYmd6d2
IC9T]3cCkk`PU0i6F[4c:92
VXVZ0n;BUQjN4Hd9W@;0<B0
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XADC.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XADC.v
L0 47
R3
r1
31
R4
R5
R6
R7
n@x@a@d@c
!s85 0
vXNOR2
!s100 eILWOKUYE3XS87<RPoVV00
IdMlLM7MQTB<9d=Q<Ldbe51
V@INzGC`RakPdPR`JX`D`=3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XNOR2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XNOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r2
!s85 0
vXNOR3
!s100 ]H:59MC1j9e2]fG7J8n_J2
I=R:^NB9>7SSX9WiSmAMN]3
VDW2<4]>E4;QGh2z=^3J`D2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XNOR3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XNOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r3
!s85 0
vXNOR4
!s100 ;CKZo34Hgf]DiM_jMGO;V3
IYfY`;SgP;T12oV6_k8Q2?1
Vg=P>0KdT]V@]mb94@8S@Q1
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XNOR4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XNOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r4
!s85 0
vXNOR5
!s100 WRlKTBITOe68f]WQQenY_1
If=59jXgd544iT7G=DJVg31
Vch7O@DEmaYKB;UhOdJ8l?3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XNOR5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XNOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@n@o@r5
!s85 0
vXOR2
!s100 EK6=mVDc=]O@23dkgdM]?1
IV>9;[6fh6S:ZV6k1kk@lb2
VK6F08zTWBoo?9V]3SN9:E2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XOR2.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XOR2.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r2
!s85 0
vXOR3
!s100 jJfJnfzTUa[G:3GXodiIc3
If`hNW4OPDeW@J]nW;4:a53
Vn:L?h3R`THI:`kMX0M?1n0
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XOR3.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XOR3.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r3
!s85 0
vXOR4
!s100 @zkzI:3=1obe;DOU3:A1C3
I;7Z_k@YmN9X7NCU?cX[Fj3
Vk`I3<djI0_7o6Z2V_GJ2^3
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XOR4.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XOR4.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r4
!s85 0
vXOR5
!s100 JRcjEeaFYQ4Y>15fTaEX40
Id23m7jEhl:_h?:56RTaf`3
Vn9I]H[KCLfTA95Ke7Yl6P0
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XOR5.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XOR5.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r5
!s85 0
vXORCY
!s100 ?BAFNab4Yk`Di;h5?3E<K0
Ij7HW2lOhRfgEY@GGUcKE73
Vz=jV9gJVcY=mlR5j4L71l1
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XORCY.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XORCY.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y
!s85 0
vXORCY_D
!s100 Bcg_Kf=6EGnWH?z1;nPF70
IKVCkaCO[a39Ioz2@ZfEhU1
VGK^geDHVb6d8Ilck=QU870
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XORCY_D.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y_@d
!s85 0
vXORCY_L
!s100 FceeAd?@3VR@XIkXRRSQW0
Im@8`ED:T;z?Ka83FC[a=R3
VB8a>ZE3nH6<GFVo6c_kOc2
R1
R10
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\XORCY_L.v
L0 23
R3
r1
31
R4
R5
R6
R7
n@x@o@r@c@y_@l
!s85 0
vZHOLD_DELAY
!s100 e@l>kk`j@?^bjBIBYYJz`2
IcnFIBTUY2BF;3z3kfK5R^3
V<D?l7Qa]eEbAYb_0MGjm00
R1
R9
8C:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v
FC:\Xilinx\14.4\ISE_DS\ISE\verilog\src\unisims\ZHOLD_DELAY.v
L0 24
R3
r1
31
R4
R5
R6
R7
n@z@h@o@l@d_@d@e@l@a@y
!s85 0
