{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1412634035333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1412634035334 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 06 17:20:35 2014 " "Processing started: Mon Oct 06 17:20:35 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1412634035334 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1412634035334 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ticker_tape -c DE2_115_TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off ticker_tape -c DE2_115_TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1412634035334 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1412634036093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debounce-Behavioral " "Found design unit 1: Debounce-Behavioral" {  } { { "Debounce.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/Debounce.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412634036642 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debounce " "Found entity 1: Debounce" {  } { { "Debounce.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/Debounce.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412634036642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412634036642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_n-behavioral " "Found design unit 1: Reg_n-behavioral" {  } { { "Reg_n.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/Reg_n.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412634036647 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_n " "Found entity 1: Reg_n" {  } { { "Reg_n.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/Reg_n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412634036647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412634036647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2n-behavioral " "Found design unit 1: mux_2n-behavioral" {  } { { "mux_2n.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/mux_2n.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412634036651 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2n " "Found entity 1: mux_2n" {  } { { "mux_2n.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/mux_2n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412634036651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412634036651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2_115_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE2_115_TOP-pipeline " "Found design unit 1: DE2_115_TOP-pipeline" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412634036656 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_TOP " "Found entity 1: DE2_115_TOP" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1412634036656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1412634036656 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE2_115_TOP " "Elaborating entity \"DE2_115_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1412634036709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debounce Debounce:BUTTON " "Elaborating entity \"Debounce\" for hierarchy \"Debounce:BUTTON\"" {  } { { "DE2_115_TOP.vhd" "BUTTON" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412634036732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_n Reg_n:REG_1 " "Elaborating entity \"Reg_n\" for hierarchy \"Reg_n:REG_1\"" {  } { { "DE2_115_TOP.vhd" "REG_1" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412634036737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2n mux_2n:MUX_1 " "Elaborating entity \"mux_2n\" for hierarchy \"mux_2n:MUX_1\"" {  } { { "DE2_115_TOP.vhd" "MUX_1" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1412634036762 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1412634037538 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1412634037988 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634037988 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "22 " "Design contains 22 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "DE2_115_TOP.vhd" "" { Text "C:/Users/Trevor/Documents/School/EECE 277 (FPGA)/Labs/Lab 2/Q3/DE2_115_TOP.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1412634038045 "|DE2_115_TOP|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1412634038045 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1412634038048 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1412634038048 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1412634038048 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1412634038048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1412634038081 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 06 17:20:38 2014 " "Processing ended: Mon Oct 06 17:20:38 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1412634038081 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1412634038081 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1412634038081 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1412634038081 ""}
