

================================================================
== Vivado HLS Report for 'AXIvideo2Mat'
================================================================
* Date:           Tue May 15 13:41:42 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        project_tracking_on_soc
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.27|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |    3|  791555|    3|  791555|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+-----+--------+----------+-----------+-----------+----------+----------+
        |                       |    Latency   | Iteration|  Initiation Interval  |   Trip   |          |
        |       Loop Name       | min |   max  |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------+-----+--------+----------+-----------+-----------+----------+----------+
        |- loop_wait_for_start  |    0|       0|         1|          1|          1|         0|    yes   |
        |- loop_height          |    0|  791552|  5 ~ 773 |          -|          -| 0 ~ 1024 |    no    |
        | + loop_width          |    0|     768|         2|          1|          1|  0 ~ 768 |    yes   |
        | + loop_wait_for_eol   |    0|       0|         1|          1|          1|         0|    yes   |
        +-----------------------+-----+--------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    125|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    293|
|Register         |        -|      -|     219|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     219|    418|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_338_p2                     |     +    |      0|  0|  18|          11|           1|
    |j_V_fu_353_p2                     |     +    |      0|  0|  17|          10|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   8|           1|           1|
    |ap_condition_159                  |    and   |      0|  0|   8|           1|           1|
    |ap_condition_249                  |    and   |      0|  0|   8|           1|           1|
    |exitcond1_i_fu_333_p2             |   icmp   |      0|  0|  13|          12|          12|
    |exitcond_i_fu_348_p2              |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_state1                   |    or    |      0|  0|   8|           1|           1|
    |ap_block_state6_pp1_stage0_iter1  |    or    |      0|  0|   8|           1|           1|
    |brmerge_i_fu_362_p2               |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp1                     |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   8|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 125|          53|          34|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  44|          9|    1|          9|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                  |  15|          3|    1|          3|
    |ap_phi_mux_axi_data_V_1_i_phi_fu_220_p4  |   9|          2|   24|         48|
    |ap_phi_mux_eol_i_phi_fu_243_p4           |   9|          2|    1|          2|
    |ap_phi_mux_eol_phi_fu_209_p4             |   9|          2|    1|          2|
    |ap_phi_mux_p_Val2_s_phi_fu_268_p4        |  15|          3|   24|         72|
    |axi_data_V1_i_reg_185                    |   9|          2|   24|         48|
    |axi_data_V_1_i_reg_217                   |   9|          2|   24|         48|
    |axi_data_V_3_i_reg_288                   |   9|          2|   24|         48|
    |axi_last_V1_i_reg_175                    |   9|          2|    1|          2|
    |axi_last_V_2_i_reg_251                   |  15|          3|    1|          3|
    |axi_last_V_3_i_reg_276                   |   9|          2|    1|          2|
    |eol_2_i_reg_300                          |   9|          2|    1|          2|
    |eol_i_reg_239                            |   9|          2|    1|          2|
    |eol_reg_206                              |   9|          2|    1|          2|
    |img_cols_V_blk_n                         |   9|          2|    1|          2|
    |img_cols_V_out_blk_n                     |   9|          2|    1|          2|
    |img_data_stream_0_V_blk_n                |   9|          2|    1|          2|
    |img_data_stream_1_V_blk_n                |   9|          2|    1|          2|
    |img_data_stream_2_V_blk_n                |   9|          2|    1|          2|
    |img_rows_V_blk_n                         |   9|          2|    1|          2|
    |img_rows_V_out_blk_n                     |   9|          2|    1|          2|
    |p_Val2_s_reg_264                         |  15|          3|   24|         72|
    |t_V_1_reg_228                            |   9|          2|   10|         20|
    |t_V_reg_195                              |   9|          2|   11|         22|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 293|         63|  183|        423|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   8|   0|    8|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |axi_data_V1_i_reg_185    |  24|   0|   24|          0|
    |axi_data_V_1_i_reg_217   |  24|   0|   24|          0|
    |axi_data_V_3_i_reg_288   |  24|   0|   24|          0|
    |axi_last_V1_i_reg_175    |   1|   0|    1|          0|
    |axi_last_V_2_i_reg_251   |   1|   0|    1|          0|
    |axi_last_V_3_i_reg_276   |   1|   0|    1|          0|
    |eol_2_i_reg_300          |   1|   0|    1|          0|
    |eol_i_reg_239            |   1|   0|    1|          0|
    |eol_reg_206              |   1|   0|    1|          0|
    |exitcond_i_reg_436       |   1|   0|    1|          0|
    |i_V_reg_431              |  11|   0|   11|          0|
    |img_cols_V_read_reg_402  |  11|   0|   11|          0|
    |img_rows_V_read_reg_397  |  12|   0|   12|          0|
    |p_Val2_s_reg_264         |  24|   0|   24|          0|
    |sof_1_i_fu_104           |   1|   0|    1|          0|
    |t_V_1_reg_228            |  10|   0|   10|          0|
    |t_V_reg_195              |  11|   0|   11|          0|
    |tmp_2_reg_454            |   8|   0|    8|          0|
    |tmp_3_reg_459            |   8|   0|    8|          0|
    |tmp_data_V_reg_407       |  24|   0|   24|          0|
    |tmp_last_V_reg_415       |   1|   0|    1|          0|
    |tmp_reg_449              |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 219|   0|  219|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_done                     | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |       AXIvideo2Mat      | return value |
|AXI_video_strm_V_data_V     |  in |   24|   ap_none  | AXI_video_strm_V_data_V |    pointer   |
|AXI_video_strm_V_keep_V     |  in |    3|   ap_none  | AXI_video_strm_V_keep_V |    pointer   |
|AXI_video_strm_V_strb_V     |  in |    3|   ap_none  | AXI_video_strm_V_strb_V |    pointer   |
|AXI_video_strm_V_user_V     |  in |    1|   ap_none  | AXI_video_strm_V_user_V |    pointer   |
|AXI_video_strm_V_last_V     |  in |    1|   ap_none  | AXI_video_strm_V_last_V |    pointer   |
|AXI_video_strm_V_id_V       |  in |    1|   ap_none  |  AXI_video_strm_V_id_V  |    pointer   |
|AXI_video_strm_V_dest_V     |  in |    1|   ap_none  | AXI_video_strm_V_dest_V |    pointer   |
|img_rows_V_dout             |  in |   12|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_empty_n          |  in |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_rows_V_read             | out |    1|   ap_fifo  |        img_rows_V       |    pointer   |
|img_cols_V_dout             |  in |   11|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_empty_n          |  in |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_cols_V_read             | out |    1|   ap_fifo  |        img_cols_V       |    pointer   |
|img_data_stream_0_V_din     | out |    8|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_full_n  |  in |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_write   | out |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_1_V_din     | out |    8|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_full_n  |  in |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_write   | out |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_2_V_din     | out |    8|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_full_n  |  in |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_write   | out |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_rows_V_out_din          | out |   12|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_rows_V_out_full_n       |  in |    1|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_rows_V_out_write        | out |    1|   ap_fifo  |      img_rows_V_out     |    pointer   |
|img_cols_V_out_din          | out |   11|   ap_fifo  |      img_cols_V_out     |    pointer   |
|img_cols_V_out_full_n       |  in |    1|   ap_fifo  |      img_cols_V_out     |    pointer   |
|img_cols_V_out_write        | out |    1|   ap_fifo  |      img_cols_V_out     |    pointer   |
+----------------------------+-----+-----+------------+-------------------------+--------------+

