#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Nov 29 13:22:18 2024
# Process ID: 10148
# Current directory: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8468 C:\Users\srina\Desktop\AES\Srinath_AES_PYNQ\AES_MIX_IMIX\MIX_IMIX\MIX_IMIX.xpr
# Log file: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/vivado.log
# Journal file: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX\vivado.jou
# Running On: Srinath, OS: Windows, CPU Frequency: 2100 MHz, CPU Physical cores: 8, Host memory: 14939 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/ESLAB/Desktop/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/srina/Desktop/AES/Srinath_AES/HW/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_auto_cc_0
design_1_clk_wiz_0
design_1_auto_pc_0
design_1_ps7_0_axi_periph_0

INFO: [Project 1-230] Project 'MIX_IMIX.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1170.562 ; gain = 322.875
update_compile_order -fileset sources_1
open_bd_design {C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:user:myip_mix_imix:1.0 - myip_mix_imix_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_100M
Successfully read diagram <design_1> from block design file <C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1267.598 ; gain = 96.387
regenerate_bd_layout
regenerate_bd_layout
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_clk_wiz_0 design_1_ps7_0_axi_periph_0}] -log ip_upgrade.log
Upgrading 'C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_clk_wiz_0 (Clocking Wizard 6.0) from revision 5 to revision 11
INFO: [IP_Flow 19-3422] Upgraded design_1_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 22 to revision 28
Wrote  : <C:\Users\srina\Desktop\AES\Srinath_AES_PYNQ\AES_MIX_IMIX\MIX_IMIX\MIX_IMIX.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1548.758 ; gain = 128.625
export_ip_user_files -of_objects [get_ips {design_1_clk_wiz_0 design_1_ps7_0_axi_periph_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/design_1.bd]
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
Wrote  : <C:\Users\srina\Desktop\AES\Srinath_AES_PYNQ\AES_MIX_IMIX\MIX_IMIX\MIX_IMIX.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_mix_imix_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:50 ; elapsed = 00:01:05 . Memory (MB): peak = 1896.043 ; gain = 347.285
catch { config_ip_cache -export [get_ips -all design_1_myip_mix_imix_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_myip_mix_imix_0_0
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_100M_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_100M_0
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_100M_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_clk_wiz_100M_0
catch { config_ip_cache -export [get_ips -all design_1_auto_cc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_cc_0
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
export_ip_user_files -of_objects [get_files C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_rst_ps7_0_100M_0_synth_1 design_1_rst_clk_wiz_100M_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_myip_mix_imix_0_0_synth_1 design_1_clk_wiz_0_synth_1 design_1_auto_cc_0_synth_1 design_1_auto_pc_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_ps7_0_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_clk_wiz_100M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_myip_mix_imix_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
[Fri Nov 29 13:26:19 2024] Launched design_1_rst_ps7_0_100M_0_synth_1, design_1_rst_clk_wiz_100M_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_myip_mix_imix_0_0_synth_1, design_1_clk_wiz_0_synth_1, design_1_auto_cc_0_synth_1, design_1_auto_pc_0_synth_1...
Run output will be captured here:
design_1_rst_ps7_0_100M_0_synth_1: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/design_1_rst_ps7_0_100M_0_synth_1/runme.log
design_1_rst_clk_wiz_100M_0_synth_1: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/design_1_rst_clk_wiz_100M_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_myip_mix_imix_0_0_synth_1: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/design_1_myip_mix_imix_0_0_synth_1/runme.log
design_1_clk_wiz_0_synth_1: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/design_1_clk_wiz_0_synth_1/runme.log
design_1_auto_cc_0_synth_1: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/design_1_auto_cc_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/design_1_auto_pc_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1896.043 ; gain = 0.000
export_simulation -of_objects [get_files C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.ip_user_files -ipstatic_source_dir C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.cache/compile_simlib/modelsim} {questa=C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.cache/compile_simlib/questa} {riviera=C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.cache/compile_simlib/riviera} {activehdl=C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {195.752} \
  CONFIG.CLKOUT1_PHASE_ERROR {238.928} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {220.000} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {38.500} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {4.375} \
  CONFIG.MMCM_DIVCLK_DIVIDE {5} \
] [get_bd_cells clk_wiz]
endgroup
reset_run design_1_clk_wiz_0_synth_1
reset_run synth_1
save_bd_design
Wrote  : <C:\Users\srina\Desktop\AES\Srinath_AES_PYNQ\AES_MIX_IMIX\MIX_IMIX\MIX_IMIX.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
Wrote  : <C:\Users\srina\Desktop\AES\Srinath_AES_PYNQ\AES_MIX_IMIX\MIX_IMIX\MIX_IMIX.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_clk_wiz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_clk_wiz_100M_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_clk_wiz_100M_0
[Fri Nov 29 13:35:00 2024] Launched design_1_rst_clk_wiz_100M_0_synth_1, design_1_clk_wiz_0_synth_1, design_1_auto_cc_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_rst_clk_wiz_100M_0_synth_1: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/design_1_rst_clk_wiz_100M_0_synth_1/runme.log
design_1_clk_wiz_0_synth_1: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/design_1_clk_wiz_0_synth_1/runme.log
design_1_auto_cc_0_synth_1: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/design_1_auto_cc_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/synth_1/runme.log
[Fri Nov 29 13:35:00 2024] Launched impl_1...
Run output will be captured here: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1943.770 ; gain = 13.578
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
startgroup
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {184.005} \
  CONFIG.CLKOUT1_PHASE_ERROR {233.292} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {210.000} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {42.000} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {5.000} \
] [get_bd_cells clk_wiz]
endgroup
reset_run design_1_clk_wiz_0_synth_1
reset_run synth_1
save_bd_design
Wrote  : <C:\Users\srina\Desktop\AES\Srinath_AES_PYNQ\AES_MIX_IMIX\MIX_IMIX\MIX_IMIX.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs impl_1 -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz clk_wiz propagate
Wrote  : <C:\Users\srina\Desktop\AES\Srinath_AES_PYNQ\AES_MIX_IMIX\MIX_IMIX\MIX_IMIX.srcs\sources_1\bd\design_1\design_1.bd> 
Verilog Output written to : C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_cc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_clk_wiz_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP design_1_rst_clk_wiz_100M_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_cc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clk_wiz_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_rst_clk_wiz_100M_0
[Fri Nov 29 14:03:24 2024] Launched design_1_rst_clk_wiz_100M_0_synth_1, design_1_clk_wiz_0_synth_1, design_1_auto_pc_0_synth_1, design_1_auto_cc_0_synth_1, synth_1...
Run output will be captured here:
design_1_rst_clk_wiz_100M_0_synth_1: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/design_1_rst_clk_wiz_100M_0_synth_1/runme.log
design_1_clk_wiz_0_synth_1: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/design_1_clk_wiz_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_auto_cc_0_synth_1: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/design_1_auto_cc_0_synth_1/runme.log
synth_1: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/synth_1/runme.log
[Fri Nov 29 14:03:24 2024] Launched impl_1...
Run output will be captured here: C:/Users/srina/Desktop/AES/Srinath_AES_PYNQ/AES_MIX_IMIX/MIX_IMIX/MIX_IMIX.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 1950.203 ; gain = 6.434
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 29 16:35:38 2024...
