{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 31 02:34:59 2020 " "Info: Processing started: Sat Oct 31 02:34:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off EA4163 -c EA4163 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off EA4163 -c EA4163" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "I_CLK_32M " "Info: Assuming node \"I_CLK_32M\" is an undefined clock" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 55 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I_CLK_32M" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "I_CLK_32M register R_ADDR\[4\] register R_REXST 222.22 MHz 4.5 ns Internal " "Info: Clock \"I_CLK_32M\" has Internal fmax of 222.22 MHz between source register \"R_ADDR\[4\]\" and destination register \"R_REXST\" (period= 4.5 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.600 ns + Longest register register " "Info: + Longest register to register delay is 3.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R_ADDR\[4\] 1 REG LC1_J1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_J1; Fanout = 1; REG Node = 'R_ADDR\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_ADDR[4] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.600 ns) 1.300 ns vmeds:vmeds\|Ram0~271 2 COMB LC3_J2 1 " "Info: 2: + IC(0.700 ns) + CELL(0.600 ns) = 1.300 ns; Loc. = LC3_J2; Fanout = 1; COMB Node = 'vmeds:vmeds\|Ram0~271'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { R_ADDR[4] vmeds:vmeds|Ram0~271 } "NODE_NAME" } } { "VME/vmeds.v" "" { Text "C:/Altera_PRJ/EA4163/VME/vmeds.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 2.300 ns vmeds:vmeds\|Ram0~268 3 COMB LC4_J2 4 " "Info: 3: + IC(0.000 ns) + CELL(1.000 ns) = 2.300 ns; Loc. = LC4_J2; Fanout = 4; COMB Node = 'vmeds:vmeds\|Ram0~268'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { vmeds:vmeds|Ram0~271 vmeds:vmeds|Ram0~268 } "NODE_NAME" } } { "VME/vmeds.v" "" { Text "C:/Altera_PRJ/EA4163/VME/vmeds.v" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.500 ns) 3.600 ns R_REXST 4 REG LC6_J3 16 " "Info: 4: + IC(0.800 ns) + CELL(0.500 ns) = 3.600 ns; Loc. = LC6_J3; Fanout = 16; REG Node = 'R_REXST'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { vmeds:vmeds|Ram0~268 R_REXST } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 58.33 % ) " "Info: Total cell delay = 2.100 ns ( 58.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.500 ns ( 41.67 % ) " "Info: Total interconnect delay = 1.500 ns ( 41.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { R_ADDR[4] vmeds:vmeds|Ram0~271 vmeds:vmeds|Ram0~268 R_REXST } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { R_ADDR[4] {} vmeds:vmeds|Ram0~271 {} vmeds:vmeds|Ram0~268 {} R_REXST {} } { 0.000ns 0.700ns 0.000ns 0.800ns } { 0.000ns 0.600ns 1.000ns 0.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_32M destination 1.600 ns + Shortest register " "Info: + Shortest clock path from clock \"I_CLK_32M\" to destination register is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns I_CLK_32M 1 CLK PIN_91 20 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_91; Fanout = 20; CLK Node = 'I_CLK_32M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_32M } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.000 ns) 1.600 ns R_REXST 2 REG LC6_J3 16 " "Info: 2: + IC(0.800 ns) + CELL(0.000 ns) = 1.600 ns; Loc. = LC6_J3; Fanout = 16; REG Node = 'R_REXST'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { I_CLK_32M R_REXST } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total cell delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_REXST } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_REXST {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_32M source 1.600 ns - Longest register " "Info: - Longest clock path from clock \"I_CLK_32M\" to source register is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns I_CLK_32M 1 CLK PIN_91 20 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_91; Fanout = 20; CLK Node = 'I_CLK_32M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_32M } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.000 ns) 1.600 ns R_ADDR\[4\] 2 REG LC1_J1 1 " "Info: 2: + IC(0.800 ns) + CELL(0.000 ns) = 1.600 ns; Loc. = LC1_J1; Fanout = 1; REG Node = 'R_ADDR\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { I_CLK_32M R_ADDR[4] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total cell delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_ADDR[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_ADDR[4] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_REXST } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_REXST {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_ADDR[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_ADDR[4] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 160 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 135 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.600 ns" { R_ADDR[4] vmeds:vmeds|Ram0~271 vmeds:vmeds|Ram0~268 R_REXST } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.600 ns" { R_ADDR[4] {} vmeds:vmeds|Ram0~271 {} vmeds:vmeds|Ram0~268 {} R_REXST {} } { 0.000ns 0.700ns 0.000ns 0.800ns } { 0.000ns 0.600ns 1.000ns 0.500ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_REXST } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_REXST {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_ADDR[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_ADDR[4] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "R_ADDR\[11\] I_VME_DS0 I_CLK_32M 4.900 ns register " "Info: tsu for register \"R_ADDR\[11\]\" (data pin = \"I_VME_DS0\", clock pin = \"I_CLK_32M\") is 4.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.100 ns + Longest pin register " "Info: + Longest pin to register delay is 6.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.700 ns) 0.700 ns I_VME_DS0 1 PIN PIN_188 1 " "Info: 1: + IC(0.000 ns) + CELL(0.700 ns) = 0.700 ns; Loc. = PIN_188; Fanout = 1; PIN Node = 'I_VME_DS0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_VME_DS0 } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(0.800 ns) 4.500 ns always0~3 2 COMB LC6_J1 17 " "Info: 2: + IC(3.000 ns) + CELL(0.800 ns) = 4.500 ns; Loc. = LC6_J1; Fanout = 17; COMB Node = 'always0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { I_VME_DS0 always0~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.600 ns) 6.100 ns R_ADDR\[11\] 3 REG LC1_J5 1 " "Info: 3: + IC(1.000 ns) + CELL(0.600 ns) = 6.100 ns; Loc. = LC1_J5; Fanout = 1; REG Node = 'R_ADDR\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { always0~3 R_ADDR[11] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.100 ns ( 34.43 % ) " "Info: Total cell delay = 2.100 ns ( 34.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.000 ns ( 65.57 % ) " "Info: Total interconnect delay = 4.000 ns ( 65.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { I_VME_DS0 always0~3 R_ADDR[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { I_VME_DS0 {} I_VME_DS0~out {} always0~3 {} R_ADDR[11] {} } { 0.000ns 0.000ns 3.000ns 1.000ns } { 0.000ns 0.700ns 0.800ns 0.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 160 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_32M destination 1.600 ns - Shortest register " "Info: - Shortest clock path from clock \"I_CLK_32M\" to destination register is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns I_CLK_32M 1 CLK PIN_91 20 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_91; Fanout = 20; CLK Node = 'I_CLK_32M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_32M } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.000 ns) 1.600 ns R_ADDR\[11\] 2 REG LC1_J5 1 " "Info: 2: + IC(0.800 ns) + CELL(0.000 ns) = 1.600 ns; Loc. = LC1_J5; Fanout = 1; REG Node = 'R_ADDR\[11\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { I_CLK_32M R_ADDR[11] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total cell delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_ADDR[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_ADDR[11] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { I_VME_DS0 always0~3 R_ADDR[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "6.100 ns" { I_VME_DS0 {} I_VME_DS0~out {} always0~3 {} R_ADDR[11] {} } { 0.000ns 0.000ns 3.000ns 1.000ns } { 0.000ns 0.700ns 0.800ns 0.600ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_ADDR[11] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_ADDR[11] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "I_CLK_32M VME_D\[13\] R_REXST 20.800 ns register " "Info: tco from clock \"I_CLK_32M\" to destination pin \"VME_D\[13\]\" through register \"R_REXST\" is 20.800 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_32M source 1.600 ns + Longest register " "Info: + Longest clock path from clock \"I_CLK_32M\" to source register is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns I_CLK_32M 1 CLK PIN_91 20 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_91; Fanout = 20; CLK Node = 'I_CLK_32M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_32M } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.000 ns) 1.600 ns R_REXST 2 REG LC6_J3 16 " "Info: 2: + IC(0.800 ns) + CELL(0.000 ns) = 1.600 ns; Loc. = LC6_J3; Fanout = 16; REG Node = 'R_REXST'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { I_CLK_32M R_REXST } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total cell delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_REXST } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_REXST {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.500 ns + " "Info: + Micro clock to output delay of source is 0.500 ns" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 135 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.700 ns + Longest register pin " "Info: + Longest register to pin delay is 18.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R_REXST 1 REG LC6_J3 16 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_J3; Fanout = 16; REG Node = 'R_REXST'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R_REXST } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 135 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(0.800 ns) 5.600 ns VME_D~32 2 COMB LC1_U44 4 " "Info: 2: + IC(4.800 ns) + CELL(0.800 ns) = 5.600 ns; Loc. = LC1_U44; Fanout = 4; COMB Node = 'VME_D~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { R_REXST VME_D~32 } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.800 ns) + CELL(5.300 ns) 18.700 ns VME_D\[13\] 3 PIN PIN_120 0 " "Info: 3: + IC(7.800 ns) + CELL(5.300 ns) = 18.700 ns; Loc. = PIN_120; Fanout = 0; PIN Node = 'VME_D\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { VME_D~32 VME_D[13] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.100 ns ( 32.62 % ) " "Info: Total cell delay = 6.100 ns ( 32.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.600 ns ( 67.38 % ) " "Info: Total interconnect delay = 12.600 ns ( 67.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.700 ns" { R_REXST VME_D~32 VME_D[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.700 ns" { R_REXST {} VME_D~32 {} VME_D[13] {} } { 0.000ns 4.800ns 7.800ns } { 0.000ns 0.800ns 5.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_REXST } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_REXST {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.700 ns" { R_REXST VME_D~32 VME_D[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "18.700 ns" { R_REXST {} VME_D~32 {} VME_D[13] {} } { 0.000ns 4.800ns 7.800ns } { 0.000ns 0.800ns 5.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "I_VME_WR VME_D\[13\] 16.900 ns Longest " "Info: Longest tpd from source pin \"I_VME_WR\" to destination pin \"VME_D\[13\]\" is 16.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns I_VME_WR 1 PIN PIN_210 13 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_210; Fanout = 13; PIN Node = 'I_VME_WR'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_VME_WR } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(0.900 ns) 3.800 ns VME_D~32 2 COMB LC1_U44 4 " "Info: 2: + IC(2.100 ns) + CELL(0.900 ns) = 3.800 ns; Loc. = LC1_U44; Fanout = 4; COMB Node = 'VME_D~32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { I_VME_WR VME_D~32 } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.800 ns) + CELL(5.300 ns) 16.900 ns VME_D\[13\] 3 PIN PIN_120 0 " "Info: 3: + IC(7.800 ns) + CELL(5.300 ns) = 16.900 ns; Loc. = PIN_120; Fanout = 0; PIN Node = 'VME_D\[13\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.100 ns" { VME_D~32 VME_D[13] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.000 ns ( 41.42 % ) " "Info: Total cell delay = 7.000 ns ( 41.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.900 ns ( 58.58 % ) " "Info: Total interconnect delay = 9.900 ns ( 58.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.900 ns" { I_VME_WR VME_D~32 VME_D[13] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.900 ns" { I_VME_WR {} I_VME_WR~out {} VME_D~32 {} VME_D[13] {} } { 0.000ns 0.000ns 2.100ns 7.800ns } { 0.000ns 0.800ns 0.900ns 5.300ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "R_ADDR\[10\] I_VME_A\[10\] I_CLK_32M -0.400 ns register " "Info: th for register \"R_ADDR\[10\]\" (data pin = \"I_VME_A\[10\]\", clock pin = \"I_CLK_32M\") is -0.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "I_CLK_32M destination 1.600 ns + Longest register " "Info: + Longest clock path from clock \"I_CLK_32M\" to destination register is 1.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns I_CLK_32M 1 CLK PIN_91 20 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_91; Fanout = 20; CLK Node = 'I_CLK_32M'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_CLK_32M } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.800 ns) + CELL(0.000 ns) 1.600 ns R_ADDR\[10\] 2 REG LC4_J1 1 " "Info: 2: + IC(0.800 ns) + CELL(0.000 ns) = 1.600 ns; Loc. = LC4_J1; Fanout = 1; REG Node = 'R_ADDR\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { I_CLK_32M R_ADDR[10] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total cell delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.800 ns ( 50.00 % ) " "Info: Total interconnect delay = 0.800 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_ADDR[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_ADDR[10] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "1.000 ns + " "Info: + Micro hold delay of destination is 1.000 ns" {  } { { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 160 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.000 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.700 ns) 0.700 ns I_VME_A\[10\] 1 PIN PIN_156 1 " "Info: 1: + IC(0.000 ns) + CELL(0.700 ns) = 0.700 ns; Loc. = PIN_156; Fanout = 1; PIN Node = 'I_VME_A\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_VME_A[10] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.500 ns) 3.000 ns R_ADDR\[10\] 2 REG LC4_J1 1 " "Info: 2: + IC(1.800 ns) + CELL(0.500 ns) = 3.000 ns; Loc. = LC4_J1; Fanout = 1; REG Node = 'R_ADDR\[10\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { I_VME_A[10] R_ADDR[10] } "NODE_NAME" } } { "EA4163.v" "" { Text "C:/Altera_PRJ/EA4163/EA4163.v" 160 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.200 ns ( 40.00 % ) " "Info: Total cell delay = 1.200 ns ( 40.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns ( 60.00 % ) " "Info: Total interconnect delay = 1.800 ns ( 60.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { I_VME_A[10] R_ADDR[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { I_VME_A[10] {} I_VME_A[10]~out {} R_ADDR[10] {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.700ns 0.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { I_CLK_32M R_ADDR[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.600 ns" { I_CLK_32M {} I_CLK_32M~out {} R_ADDR[10] {} } { 0.000ns 0.000ns 0.800ns } { 0.000ns 0.800ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { I_VME_A[10] R_ADDR[10] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.000 ns" { I_VME_A[10] {} I_VME_A[10]~out {} R_ADDR[10] {} } { 0.000ns 0.000ns 1.800ns } { 0.000ns 0.700ns 0.500ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "208 " "Info: Peak virtual memory: 208 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 31 02:35:00 2020 " "Info: Processing ended: Sat Oct 31 02:35:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
