module name
	input name[num]
	input name[num]
	input name[num]

	output name[num]
	output name[num]
	output name[num]

	wire name[num] = eqn

	reg name[num] (default, posedge variable) = eqn
	//hold list of variables that trigger reg changes

	const name val

	mod name type ([in1, in2, in3],[out1, out2, out3])
	//out1 out2 out3 are declared in that line

	assign out_name = eqn
end


if statements are not allowed, ternary operators are (those are muxes)

switch statements also allowed
syntax

wire name[8] = switch(other_name)
	case 0: eqn
	case 2: eqn
	default: eqn

MUST have default