0.6
2018.2
Jun 14 2018
20:07:38
/home/ecestudent/ECE/Spring2019/ECE3700/ClockDivider/ClockDivider.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
/home/ecestudent/ECE/Spring2019/ECE3700/ClockDivider/ClockDivider.srcs/sim_1/new/clkTest.v,1549667738,verilog,,,,clkTest,,,,,,,,
/home/ecestudent/ECE/Spring2019/ECE3700/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivider.v,1549667799,verilog,,/home/ecestudent/ECE/Spring2019/ECE3700/ClockDivider/ClockDivider.srcs/sim_1/new/clkTest.v,,ClockDivider,,,,,,,,
