{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 14 13:09:53 2019 " "Info: Processing started: Thu Mar 14 13:09:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off exp_ram -c exp_ram --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off exp_ram -c exp_ram --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_cdu " "Info: Assuming node \"clk_cdu\" is an undefined clock" {  } { { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/exp_ram/exp_ram.bdf" { { 136 88 256 152 "clk_cdu" "" } } } } { "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_cdu" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_cdu memory memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_datain_reg0 lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_memory_reg0 163.03 MHz Internal " "Info: Clock \"clk_cdu\" Internal fmax is restricted to 163.03 MHz between source memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "3.067 ns 3.067 ns 6.134 ns " "Info: fmax restricted to Clock High delay (3.067 ns) plus Clock Low delay (3.067 ns) : restricted to 6.134 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.931 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.931 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X11_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/exp_ram/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.931 ns) 2.931 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X11_Y2 0 " "Info: 2: + IC(0.000 ns) + CELL(2.931 ns) = 2.931 ns; Loc. = M4K_X11_Y2; Fanout = 0; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/exp_ram/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.931 ns ( 100.00 % ) " "Info: Total cell delay = 2.931 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.019 ns - Smallest " "Info: - Smallest clock skew is -0.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.830 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk_cdu\" to destination memory is 2.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/exp_ram/exp_ram.bdf" { { 136 88 256 152 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk_cdu~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/exp_ram/exp_ram.bdf" { { 136 88 256 152 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.815 ns) 2.830 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_memory_reg0 3 MEM M4K_X11_Y2 0 " "Info: 3: + IC(0.772 ns) + CELL(0.815 ns) = 2.830 ns; Loc. = M4K_X11_Y2; Fanout = 0; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/exp_ram/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.915 ns ( 67.67 % ) " "Info: Total cell delay = 1.915 ns ( 67.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.915 ns ( 32.33 % ) " "Info: Total interconnect delay = 0.915 ns ( 32.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu source 2.849 ns - Longest memory " "Info: - Longest clock path from clock \"clk_cdu\" to source memory is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/exp_ram/exp_ram.bdf" { { 136 88 256 152 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk_cdu~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/exp_ram/exp_ram.bdf" { { 136 88 256 152 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.834 ns) 2.849 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_datain_reg0 3 MEM M4K_X11_Y2 1 " "Info: 3: + IC(0.772 ns) + CELL(0.834 ns) = 2.849 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/exp_ram/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 67.88 % ) " "Info: Total cell delay = 1.934 ns ( 67.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.915 ns ( 32.12 % ) " "Info: Total interconnect delay = 0.915 ns ( 32.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/exp_ram/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/exp_ram/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.931 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.931 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.931ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.830 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.830 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.815ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.834ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/exp_ram/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_we_reg rd clk_cdu 7.403 ns memory " "Info: tsu for memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_we_reg\" (data pin = \"rd\", clock pin = \"clk_cdu\") is 7.403 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.207 ns + Longest pin memory " "Info: + Longest pin to memory delay is 10.207 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns rd 1 PIN PIN_74 2 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 2; PIN Node = 'rd'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/exp_ram/exp_ram.bdf" { { 184 88 256 200 "rd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.702 ns) + CELL(0.505 ns) 7.172 ns lpm_ram_io:inst\|_~3 2 COMB LCCOMB_X27_Y3_N18 1 " "Info: 2: + IC(5.702 ns) + CELL(0.505 ns) = 7.172 ns; Loc. = LCCOMB_X27_Y3_N18; Fanout = 1; COMB Node = 'lpm_ram_io:inst\|_~3'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.207 ns" { rd lpm_ram_io:inst|_~3 } "NODE_NAME" } } { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/exp_ram/exp_ram.bdf" { { 104 376 504 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.651 ns) + CELL(0.384 ns) 10.207 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X11_Y2 8 " "Info: 3: + IC(2.651 ns) + CELL(0.384 ns) = 10.207 ns; Loc. = M4K_X11_Y2; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.035 ns" { lpm_ram_io:inst|_~3 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/exp_ram/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.854 ns ( 18.16 % ) " "Info: Total cell delay = 1.854 ns ( 18.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.353 ns ( 81.84 % ) " "Info: Total interconnect delay = 8.353 ns ( 81.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.207 ns" { rd lpm_ram_io:inst|_~3 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.207 ns" { rd {} rd~combout {} lpm_ram_io:inst|_~3 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 5.702ns 2.651ns } { 0.000ns 0.965ns 0.505ns 0.384ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns + " "Info: + Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/exp_ram/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.850 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk_cdu\" to destination memory is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/exp_ram/exp_ram.bdf" { { 136 88 256 152 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk_cdu~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/exp_ram/exp_ram.bdf" { { 136 88 256 152 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.835 ns) 2.850 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X11_Y2 8 " "Info: 3: + IC(0.772 ns) + CELL(0.835 ns) = 2.850 ns; Loc. = M4K_X11_Y2; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/exp_ram/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 67.89 % ) " "Info: Total cell delay = 1.935 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.915 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.915 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.207 ns" { rd lpm_ram_io:inst|_~3 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "10.207 ns" { rd {} rd~combout {} lpm_ram_io:inst|_~3 {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 5.702ns 2.651ns } { 0.000ns 0.965ns 0.505ns 0.384ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_cdu d\[3\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_we_reg 12.215 ns memory " "Info: tco from clock \"clk_cdu\" to destination pin \"d\[3\]\" through memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_we_reg\" is 12.215 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu source 2.850 ns + Longest memory " "Info: + Longest clock path from clock \"clk_cdu\" to source memory is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/exp_ram/exp_ram.bdf" { { 136 88 256 152 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk_cdu~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/exp_ram/exp_ram.bdf" { { 136 88 256 152 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.835 ns) 2.850 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X11_Y2 8 " "Info: 3: + IC(0.772 ns) + CELL(0.835 ns) = 2.850 ns; Loc. = M4K_X11_Y2; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/exp_ram/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 67.89 % ) " "Info: Total cell delay = 1.935 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.915 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.915 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/exp_ram/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.105 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.105 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X11_Y2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y2; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/exp_ram/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|q_a\[3\] 2 MEM M4K_X11_Y2 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/exp_ram/db/altsyncram_us91.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.108 ns) + CELL(3.236 ns) 9.105 ns d\[3\] 3 PIN PIN_134 0 " "Info: 3: + IC(2.108 ns) + CELL(3.236 ns) = 9.105 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'd\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.344 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|q_a[3] d[3] } "NODE_NAME" } } { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/exp_ram/exp_ram.bdf" { { 152 600 776 168 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.997 ns ( 76.85 % ) " "Info: Total cell delay = 6.997 ns ( 76.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.108 ns ( 23.15 % ) " "Info: Total interconnect delay = 2.108 ns ( 23.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.105 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|q_a[3] d[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.105 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|q_a[3] {} d[3] {} } { 0.000ns 0.000ns 2.108ns } { 0.000ns 3.761ns 3.236ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.105 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|q_a[3] d[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "9.105 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_we_reg {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|q_a[3] {} d[3] {} } { 0.000ns 0.000ns 2.108ns } { 0.000ns 3.761ns 3.236ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "rd d\[3\] 14.151 ns Longest " "Info: Longest tpd from source pin \"rd\" to destination pin \"d\[3\]\" is 14.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns rd 1 PIN PIN_74 2 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_74; Fanout = 2; PIN Node = 'rd'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } } { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/exp_ram/exp_ram.bdf" { { 184 88 256 200 "rd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.702 ns) + CELL(0.624 ns) 7.291 ns lpm_ram_io:inst\|datatri\[7\]~0 2 COMB LCCOMB_X27_Y3_N16 8 " "Info: 2: + IC(5.702 ns) + CELL(0.624 ns) = 7.291 ns; Loc. = LCCOMB_X27_Y3_N16; Fanout = 8; COMB Node = 'lpm_ram_io:inst\|datatri\[7\]~0'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.326 ns" { rd lpm_ram_io:inst|datatri[7]~0 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.542 ns) + CELL(3.318 ns) 14.151 ns d\[3\] 3 PIN PIN_134 0 " "Info: 3: + IC(3.542 ns) + CELL(3.318 ns) = 14.151 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'd\[3\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.860 ns" { lpm_ram_io:inst|datatri[7]~0 d[3] } "NODE_NAME" } } { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/exp_ram/exp_ram.bdf" { { 152 600 776 168 "d\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.907 ns ( 34.68 % ) " "Info: Total cell delay = 4.907 ns ( 34.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.244 ns ( 65.32 % ) " "Info: Total interconnect delay = 9.244 ns ( 65.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.151 ns" { rd lpm_ram_io:inst|datatri[7]~0 d[3] } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.151 ns" { rd {} rd~combout {} lpm_ram_io:inst|datatri[7]~0 {} d[3] {} } { 0.000ns 0.000ns 5.702ns 3.542ns } { 0.000ns 0.965ns 0.624ns 3.318ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_address_reg5 addr\[5\] clk_cdu -0.321 ns memory " "Info: th for memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_address_reg5\" (data pin = \"addr\[5\]\", clock pin = \"clk_cdu\") is -0.321 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.850 ns + Longest memory " "Info: + Longest clock path from clock \"clk_cdu\" to destination memory is 2.850 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/exp_ram/exp_ram.bdf" { { 136 88 256 152 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk_cdu~clkctrl 2 COMB CLKCTRL_G2 25 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 25; COMB Node = 'clk_cdu~clkctrl'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/exp_ram/exp_ram.bdf" { { 136 88 256 152 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.835 ns) 2.850 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_address_reg5 3 MEM M4K_X11_Y2 8 " "Info: 3: + IC(0.772 ns) + CELL(0.835 ns) = 2.850 ns; Loc. = M4K_X11_Y2; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.607 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/exp_ram/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.935 ns ( 67.89 % ) " "Info: Total cell delay = 1.935 ns ( 67.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.915 ns ( 32.11 % ) " "Info: Total interconnect delay = 0.915 ns ( 32.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.267 ns + " "Info: + Micro hold delay of destination is 0.267 ns" {  } { { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/exp_ram/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.438 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 3.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns addr\[5\] 1 PIN PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'addr\[5\]'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[5] } "NODE_NAME" } } { "exp_ram.bdf" "" { Schematic "D:/My-Quartus/exp_ram/exp_ram.bdf" { { 120 88 256 136 "addr\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.152 ns) + CELL(0.176 ns) 3.438 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_address_reg5 2 MEM M4K_X11_Y2 8 " "Info: 2: + IC(2.152 ns) + CELL(0.176 ns) = 3.438 ns; Loc. = M4K_X11_Y2; Fanout = 8; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_us91:auto_generated\|ram_block1a0~porta_address_reg5'" {  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.328 ns" { addr[5] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "db/altsyncram_us91.tdf" "" { Text "D:/My-Quartus/exp_ram/db/altsyncram_us91.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.286 ns ( 37.41 % ) " "Info: Total cell delay = 1.286 ns ( 37.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.152 ns ( 62.59 % ) " "Info: Total interconnect delay = 2.152 ns ( 62.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.438 ns" { addr[5] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.438 ns" { addr[5] {} addr[5]~combout {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 2.152ns } { 0.000ns 1.110ns 0.176ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.850 ns" { clk_cdu clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "2.850 ns" { clk_cdu {} clk_cdu~combout {} clk_cdu~clkctrl {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 0.143ns 0.772ns } { 0.000ns 1.100ns 0.000ns 0.835ns } "" } } { "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.438 ns" { addr[5] lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 } "NODE_NAME" } } { "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "3.438 ns" { addr[5] {} addr[5]~combout {} lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_us91:auto_generated|ram_block1a0~porta_address_reg5 {} } { 0.000ns 0.000ns 2.152ns } { 0.000ns 1.110ns 0.176ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 14 13:09:54 2019 " "Info: Processing ended: Thu Mar 14 13:09:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
