[View]
Entity=TOP_LEVEL_tb
Architecture=
TopLevelType=3
[file:.\src\HDL_Source\Verilog\PRNG.v]
Enabled=1
SIM.FUNC.INDEX=
SIM.FUNC.INCLUDED=0
SIM.FUNC.AUTO=
[file:.\src\TestBench\PRNG_TB.v]
Enabled=1
LIB=
SIM.FUNC.INDEX=
SIM.FUNC.INCLUDED=0
SIM.FUNC.AUTO=
[file:.\src\TestBench\PRNG_TB_runtest.do]
Enabled=1
[file:.\src\HDL_Source\Verilog\FSM.v]
Enabled=1
[file:.\src\HDL_Source\Verilog\DATA_PATH.v]
Enabled=1
[file:.\src\HDL_Source\Verilog\TOP_LEVEL.v]
Enabled=1
SIM.FUNC.INDEX=1
SIM.FUNC.INCLUDED=1
[file:.\src\TestBench\TOP_LEVEL_TB.v]
Enabled=1
LIB=
SIM.FUNC.INDEX=0
SIM.FUNC.INCLUDED=1
[file:.\src\TestBench\TOP_LEVEL_TB_runtest.do]
Enabled=1
