{"vcs1":{"timestamp_begin":1678602422.826181248, "rt":0.28, "ut":0.10, "st":0.08}}
{"vcselab":{"timestamp_begin":1678602423.133259481, "rt":0.25, "ut":0.15, "st":0.03}}
{"link":{"timestamp_begin":1678602423.403478508, "rt":0.21, "ut":0.08, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678602422.617259801}
{"VCS_COMP_START_TIME": 1678602422.617259801}
{"VCS_COMP_END_TIME": 1678602423.650166460}
{"VCS_USER_OPTIONS": "-sverilog -nc hw5prob2.sv hw5prob2_handout.sv"}
{"vcs1": {"peak_mem": 336172}}
{"stitch_vcselab": {"peak_mem": 222568}}
