{"files":[{"patch":"@@ -2992,1 +2992,1 @@\n-instruct extractB(iRegINoSp dst, vReg src, immI idx, iRegINoSp tmp,  pRegGov pTmp, rFlagsReg cr)\n+instruct extractB(iRegINoSp dst, vReg src, immI idx, pRegGov pTmp, rFlagsReg cr)\n@@ -2994,1 +2994,1 @@\n-  predicate(UseSVE > 0 && n->in(1)->bottom_type()->is_vect()->length_in_bytes() >= 16);\n+  predicate(UseSVE > 0);\n@@ -2996,1 +2996,1 @@\n-  effect(TEMP tmp, TEMP pTmp, KILL cr);\n+  effect(TEMP pTmp, KILL cr);\n@@ -2998,2 +2998,2 @@\n-  format %{ \"movzw $tmp, $idx\\n\\t\"\n-            \"sve_whilele $pTmp, B, zr, $tmp\\n\\t\"\n+  format %{ \"movzw rscratch1, $idx\\n\\t\"\n+            \"sve_whilele $pTmp, B, zr, rscratch1\\n\\t\"\n@@ -3003,2 +3003,2 @@\n-    __ movzw(as_Register($tmp$$reg), (int)($idx$$constant));\n-    __ sve_whilele(as_PRegister($pTmp$$reg), __ B, zr, as_Register($tmp$$reg));\n+    __ movzw(rscratch1, (int)($idx$$constant));\n+    __ sve_whilele(as_PRegister($pTmp$$reg), __ B, zr, rscratch1);\n@@ -3011,1 +3011,1 @@\n-instruct extractS(iRegINoSp dst, vReg src, immI idx, iRegINoSp tmp,  pRegGov pTmp, rFlagsReg cr)\n+instruct extractS(iRegINoSp dst, vReg src, immI idx, pRegGov pTmp, rFlagsReg cr)\n@@ -3013,1 +3013,1 @@\n-  predicate(UseSVE > 0 && n->in(1)->bottom_type()->is_vect()->length_in_bytes() >= 16);\n+  predicate(UseSVE > 0);\n@@ -3015,1 +3015,1 @@\n-  effect(TEMP tmp, TEMP pTmp, KILL cr);\n+  effect(TEMP pTmp, KILL cr);\n@@ -3017,2 +3017,2 @@\n-  format %{ \"movzw $tmp, $idx\\n\\t\"\n-            \"sve_whilele $pTmp, H, zr, $tmp\\n\\t\"\n+  format %{ \"movzw rscratch1, $idx\\n\\t\"\n+            \"sve_whilele $pTmp, H, zr, rscratch1\\n\\t\"\n@@ -3022,2 +3022,2 @@\n-    __ movzw(as_Register($tmp$$reg), (int)($idx$$constant));\n-    __ sve_whilele(as_PRegister($pTmp$$reg), __ H, zr, as_Register($tmp$$reg));\n+    __ movzw(rscratch1, (int)($idx$$constant));\n+    __ sve_whilele(as_PRegister($pTmp$$reg), __ H, zr, rscratch1);\n@@ -3031,1 +3031,1 @@\n-instruct extractI(iRegINoSp dst, vReg src, immI idx, iRegINoSp tmp,  pRegGov pTmp, rFlagsReg cr)\n+instruct extractI(iRegINoSp dst, vReg src, immI idx,  pRegGov pTmp, rFlagsReg cr)\n@@ -3033,1 +3033,1 @@\n-  predicate(UseSVE > 0 && n->in(1)->bottom_type()->is_vect()->length_in_bytes() >= 16);\n+  predicate(UseSVE > 0);\n@@ -3035,1 +3035,1 @@\n-  effect(TEMP tmp, TEMP pTmp, KILL cr);\n+  effect(TEMP pTmp, KILL cr);\n@@ -3037,2 +3037,2 @@\n-  format %{ \"movzw $tmp, $idx\\n\\t\"\n-            \"sve_whilele $pTmp, S, zr, $tmp\\n\\t\"\n+  format %{ \"movzw rscratch1, $idx\\n\\t\"\n+            \"sve_whilele $pTmp, S, zr, rscratch1\\n\\t\"\n@@ -3041,2 +3041,2 @@\n-    __ movzw(as_Register($tmp$$reg), (int)($idx$$constant));\n-    __ sve_whilele(as_PRegister($pTmp$$reg), __ S, zr, as_Register($tmp$$reg));\n+    __ movzw(rscratch1, (int)($idx$$constant));\n+    __ sve_whilele(as_PRegister($pTmp$$reg), __ S, zr, rscratch1);\n@@ -3048,1 +3048,1 @@\n-instruct extractL(iRegLNoSp dst, vReg src, immI idx, iRegINoSp tmp,  pRegGov pTmp, rFlagsReg cr)\n+instruct extractL(iRegLNoSp dst, vReg src, immI idx,  pRegGov pTmp, rFlagsReg cr)\n@@ -3050,1 +3050,1 @@\n-  predicate(UseSVE > 0 && n->in(1)->bottom_type()->is_vect()->length_in_bytes() >= 16);\n+  predicate(UseSVE > 0);\n@@ -3052,1 +3052,1 @@\n-  effect(TEMP tmp, TEMP pTmp, KILL cr);\n+  effect(TEMP pTmp, KILL cr);\n@@ -3054,2 +3054,2 @@\n-  format %{ \"movzw $tmp, $idx\\n\\t\"\n-            \"sve_whilele $pTmp, D, zr, $tmp\\n\\t\"\n+  format %{ \"movzw rscratch1, $idx\\n\\t\"\n+            \"sve_whilele $pTmp, D, zr, rscratch1\\n\\t\"\n@@ -3058,2 +3058,2 @@\n-    __ movzw(as_Register($tmp$$reg), (int)($idx$$constant));\n-    __ sve_whilele(as_PRegister($pTmp$$reg), __ D, zr, as_Register($tmp$$reg));\n+    __ movzw(rscratch1, (int)($idx$$constant));\n+    __ sve_whilele(as_PRegister($pTmp$$reg), __ D, zr, rscratch1);\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve.ad","additions":28,"deletions":28,"binary":false,"changes":56,"status":"modified"},{"patch":"@@ -1789,1 +1789,1 @@\n-instruct extract$1`'($2 dst, vReg src, immI idx, iRegINoSp tmp,  pRegGov pTmp, rFlagsReg cr)\n+instruct extract$1`'($2 dst, vReg src, immI idx, pRegGov pTmp, rFlagsReg cr)\n@@ -1791,1 +1791,1 @@\n-  predicate(UseSVE > 0 && n->in(1)->bottom_type()->is_vect()->length_in_bytes() >= 16);\n+  predicate(UseSVE > 0);\n@@ -1793,1 +1793,1 @@\n-  effect(TEMP tmp, TEMP pTmp, KILL cr);\n+  effect(TEMP pTmp, KILL cr);\n@@ -1795,2 +1795,2 @@\n-  format %{ \"movzw $tmp, $idx\\n\\t\"\n-            \"sve_whilele $pTmp, $3, zr, $tmp\\n\\t\"\n+  format %{ \"movzw rscratch1, $idx\\n\\t\"\n+            \"sve_whilele $pTmp, $3, zr, rscratch1\\n\\t\"\n@@ -1800,2 +1800,2 @@\n-    __ movzw(as_Register($tmp$$reg), (int)($idx$$constant));\n-    __ sve_whilele(as_PRegister($pTmp$$reg), __ $3, zr, as_Register($tmp$$reg));\n+    __ movzw(rscratch1, (int)($idx$$constant));\n+    __ sve_whilele(as_PRegister($pTmp$$reg), __ $3, zr, rscratch1);\n@@ -1813,1 +1813,1 @@\n-instruct extract$1`'($2 dst, vReg src, immI idx, iRegINoSp tmp,  pRegGov pTmp, rFlagsReg cr)\n+instruct extract$1`'($2 dst, vReg src, immI idx,  pRegGov pTmp, rFlagsReg cr)\n@@ -1815,1 +1815,1 @@\n-  predicate(UseSVE > 0 && n->in(1)->bottom_type()->is_vect()->length_in_bytes() >= 16);\n+  predicate(UseSVE > 0);\n@@ -1817,1 +1817,1 @@\n-  effect(TEMP tmp, TEMP pTmp, KILL cr);\n+  effect(TEMP pTmp, KILL cr);\n@@ -1819,2 +1819,2 @@\n-  format %{ \"movzw $tmp, $idx\\n\\t\"\n-            \"sve_whilele $pTmp, $3, zr, $tmp\\n\\t\"\n+  format %{ \"movzw rscratch1, $idx\\n\\t\"\n+            \"sve_whilele $pTmp, $3, zr, rscratch1\\n\\t\"\n@@ -1823,2 +1823,2 @@\n-    __ movzw(as_Register($tmp$$reg), (int)($idx$$constant));\n-    __ sve_whilele(as_PRegister($pTmp$$reg), __ $3, zr, as_Register($tmp$$reg));\n+    __ movzw(rscratch1, (int)($idx$$constant));\n+    __ sve_whilele(as_PRegister($pTmp$$reg), __ $3, zr, rscratch1);\n","filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve_ad.m4","additions":14,"deletions":14,"binary":false,"changes":28,"status":"modified"}]}