Report time       : Tue Feb 28 21:38:24 CST 2017.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|      Pass|             44|             44|             44|             44|             44|             44|
|   Verilog|        NA|            127|            143|            144|            111|            127|            128|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
