iverilog
------------------------------------------
Verilog simulation and synthesis tool

Runtime requirements:
  bash-5.2.21-1
  cygwin-3.5.0-1
  libgcc1-11.4.0-1
  libreadline7-8.2-2
  libstdc++6-11.4.0-1

Build requirements:
(besides corresponding -devel packages)
  autoconf-15-2
  autoconf-archive-2023.02.20-1
  binutils-2.42-1
  bison-3.8.2-1
  cygport-0.36.8-1
  flex-2.6.4-2
  gcc-core-11.4.0-1
  gcc-g++-11.4.0-1
  gperf-3.1-1
  libbz2-devel-1.0.8-1
  libreadline-devel-8.2-2
  make-4.4.1-2
  zlib-devel-1.3.1-1

Canonical website:
  https://github.com/steveicarus/iverilog

Canonical download:
  https://github.com/steveicarus/iverilog/archive/refs/tags/v12_0.tar.gz

-------------------------------------------

Build instructions:
  1. unpack iverilog-12.0-X-src.tar.xz
  2. if you use setup to install this src package,
     it will be unpacked under /usr/src automatically
        % cd /usr/src
        % cygport ./iverilog-12.0-X.cygport all

This will create:
  /usr/src/iverilog-12.0-X-src.tar.xz
  /usr/src/iverilog-12.0-X.tar.xz

-------------------------------------------

Files included in the binary package:

(iverilog)
  /usr/bin/iverilog-vpi
  /usr/bin/iverilog.exe
  /usr/bin/vvp.exe
  /usr/include/iverilog/_pli_types.h
  /usr/include/iverilog/acc_user.h
  /usr/include/iverilog/ivl_target.h
  /usr/include/iverilog/sv_vpi_user.h
  /usr/include/iverilog/veriuser.h
  /usr/include/iverilog/vpi_user.h
  /usr/lib/ivl/blif-s.conf
  /usr/lib/ivl/blif.conf
  /usr/lib/ivl/blif.tgt
  /usr/lib/ivl/cadpli.vpl
  /usr/lib/ivl/include/constants.vams
  /usr/lib/ivl/include/disciplines.vams
  /usr/lib/ivl/ivl.exe
  /usr/lib/ivl/ivlpp.exe
  /usr/lib/ivl/null-s.conf
  /usr/lib/ivl/null.conf
  /usr/lib/ivl/null.tgt
  /usr/lib/ivl/pcb-s.conf
  /usr/lib/ivl/pcb.conf
  /usr/lib/ivl/pcb.tgt
  /usr/lib/ivl/sizer-s.conf
  /usr/lib/ivl/sizer.conf
  /usr/lib/ivl/sizer.tgt
  /usr/lib/ivl/stub-s.conf
  /usr/lib/ivl/stub.conf
  /usr/lib/ivl/stub.tgt
  /usr/lib/ivl/system.vpi
  /usr/lib/ivl/v2005_math.vpi
  /usr/lib/ivl/v2009.vpi
  /usr/lib/ivl/va_math.vpi
  /usr/lib/ivl/vhdl-s.conf
  /usr/lib/ivl/vhdl.conf
  /usr/lib/ivl/vhdl.tgt
  /usr/lib/ivl/vhdl_sys.vpi
  /usr/lib/ivl/vhdl_textio.vpi
  /usr/lib/ivl/vhdlpp.exe
  /usr/lib/ivl/vlog95-s.conf
  /usr/lib/ivl/vlog95.conf
  /usr/lib/ivl/vlog95.tgt
  /usr/lib/ivl/vpi_debug.vpi
  /usr/lib/ivl/vvp-s.conf
  /usr/lib/ivl/vvp.conf
  /usr/lib/ivl/vvp.tgt
  /usr/lib/libveriuser.a
  /usr/lib/libvpi.a
  /usr/share/doc/Cygwin/iverilog.README
  /usr/share/doc/iverilog/BUGS.txt
  /usr/share/doc/iverilog/COPYING
  /usr/share/doc/iverilog/README.md
  /usr/share/man/man1/iverilog-vpi.1.gz
  /usr/share/man/man1/iverilog.1.gz
  /usr/share/man/man1/vvp.1.gz

------------------

Port Notes:

----- version 12.0-1bl1 -----
Initial release by fd0 <https://github.com/fd00/>
