#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55e8ffa59420 .scope module, "test_RAM_4x8" "test_RAM_4x8" 2 13;
 .timescale 0 0;
v0x55e8ffad87f0_0 .var "addr1", 0 0;
v0x55e8ffad88b0_0 .var "addr2", 0 0;
v0x55e8ffad8970_0 .var "clear", 0 0;
v0x55e8ffad8a10_0 .var "clk", 0 0;
v0x55e8ffad8ab0_0 .var "in1", 0 0;
v0x55e8ffad8b50_0 .var "in2", 0 0;
v0x55e8ffad8bf0_0 .var "in3", 0 0;
v0x55e8ffad8c90_0 .var "in4", 0 0;
v0x55e8ffad8d30_0 .var "in5", 0 0;
v0x55e8ffad8dd0_0 .var "in6", 0 0;
v0x55e8ffad8e70_0 .var "in7", 0 0;
v0x55e8ffad8f10_0 .var "in8", 0 0;
v0x55e8ffad8fb0_0 .net "out1", 0 0, L_0x55e8ffae3ee0;  1 drivers
v0x55e8ffad9050_0 .net "out2", 0 0, L_0x55e8ffae4090;  1 drivers
v0x55e8ffad9140_0 .net "out3", 0 0, L_0x55e8ffae4240;  1 drivers
v0x55e8ffad9230_0 .net "out4", 0 0, L_0x55e8ffae43f0;  1 drivers
v0x55e8ffad9320_0 .net "out5", 0 0, L_0x55e8ffae45e0;  1 drivers
v0x55e8ffad9520_0 .net "out6", 0 0, L_0x55e8ffae47d0;  1 drivers
v0x55e8ffad9610_0 .net "out7", 0 0, L_0x55e8ffae49c0;  1 drivers
v0x55e8ffad9700_0 .net "out8", 0 0, L_0x55e8ffae4bb0;  1 drivers
v0x55e8ffad97f0_0 .var "r_w", 0 0;
S_0x55e8ffa5a2d0 .scope module, "dut" "RAM_4x8" 2 21, 3 14 0, S_0x55e8ffa59420;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /OUTPUT 1 "out3";
    .port_info 3 /OUTPUT 1 "out4";
    .port_info 4 /OUTPUT 1 "out5";
    .port_info 5 /OUTPUT 1 "out6";
    .port_info 6 /OUTPUT 1 "out7";
    .port_info 7 /OUTPUT 1 "out8";
    .port_info 8 /INPUT 1 "in1";
    .port_info 9 /INPUT 1 "in2";
    .port_info 10 /INPUT 1 "in3";
    .port_info 11 /INPUT 1 "in4";
    .port_info 12 /INPUT 1 "in5";
    .port_info 13 /INPUT 1 "in6";
    .port_info 14 /INPUT 1 "in7";
    .port_info 15 /INPUT 1 "in8";
    .port_info 16 /INPUT 1 "addr1";
    .port_info 17 /INPUT 1 "addr2";
    .port_info 18 /INPUT 1 "r_w";
    .port_info 19 /INPUT 1 "clk";
    .port_info 20 /INPUT 1 "clear";
v0x55e8ffad69d0_0 .net "addr1", 0 0, v0x55e8ffad87f0_0;  1 drivers
v0x55e8ffad6a90_0 .net "addr2", 0 0, v0x55e8ffad88b0_0;  1 drivers
v0x55e8ffad6b30_0 .net "clear", 0 0, v0x55e8ffad8970_0;  1 drivers
v0x55e8ffad6bd0_0 .net "clk", 0 0, v0x55e8ffad8a10_0;  1 drivers
v0x55e8ffad6c70_0 .net "in1", 0 0, v0x55e8ffad8ab0_0;  1 drivers
v0x55e8ffad6d10_0 .net "in2", 0 0, v0x55e8ffad8b50_0;  1 drivers
v0x55e8ffad6db0_0 .net "in3", 0 0, v0x55e8ffad8bf0_0;  1 drivers
v0x55e8ffad6e50_0 .net "in4", 0 0, v0x55e8ffad8c90_0;  1 drivers
v0x55e8ffad6ef0_0 .net "in5", 0 0, v0x55e8ffad8d30_0;  1 drivers
v0x55e8ffad6f90_0 .net "in6", 0 0, v0x55e8ffad8dd0_0;  1 drivers
v0x55e8ffad7030_0 .net "in7", 0 0, v0x55e8ffad8e70_0;  1 drivers
v0x55e8ffad70d0_0 .net "in8", 0 0, v0x55e8ffad8f10_0;  1 drivers
v0x55e8ffad7170_0 .net "out1", 0 0, L_0x55e8ffae3ee0;  alias, 1 drivers
v0x55e8ffad7210_0 .net "out1_1", 0 0, L_0x55e8ffade660;  1 drivers
v0x55e8ffad72b0_0 .net "out1_2", 0 0, L_0x55e8ffae2990;  1 drivers
v0x55e8ffad7350_0 .net "out2", 0 0, L_0x55e8ffae4090;  alias, 1 drivers
v0x55e8ffad73f0_0 .net "out2_1", 0 0, L_0x55e8ffade850;  1 drivers
v0x55e8ffad7490_0 .net "out2_2", 0 0, L_0x55e8ffae2d90;  1 drivers
v0x55e8ffad7530_0 .net "out3", 0 0, L_0x55e8ffae4240;  alias, 1 drivers
v0x55e8ffad75d0_0 .net "out3_1", 0 0, L_0x55e8ffadea40;  1 drivers
v0x55e8ffad7670_0 .net "out3_2", 0 0, L_0x55e8ffae2f80;  1 drivers
v0x55e8ffad7710_0 .net "out4", 0 0, L_0x55e8ffae43f0;  alias, 1 drivers
v0x55e8ffad77b0_0 .net "out4_1", 0 0, L_0x55e8ffaded80;  1 drivers
v0x55e8ffad7850_0 .net "out4_2", 0 0, L_0x55e8ffae3170;  1 drivers
v0x55e8ffad78f0_0 .net "out5", 0 0, L_0x55e8ffae45e0;  alias, 1 drivers
v0x55e8ffad7990_0 .net "out5_1", 0 0, L_0x55e8ffadef20;  1 drivers
v0x55e8ffad7a30_0 .net "out5_2", 0 0, L_0x55e8ffae3360;  1 drivers
v0x55e8ffad7ad0_0 .net "out6", 0 0, L_0x55e8ffae47d0;  alias, 1 drivers
v0x55e8ffad7b70_0 .net "out6_1", 0 0, L_0x55e8ffadf110;  1 drivers
v0x55e8ffad7c10_0 .net "out6_2", 0 0, L_0x55e8ffae3550;  1 drivers
v0x55e8ffad7cb0_0 .net "out7", 0 0, L_0x55e8ffae49c0;  alias, 1 drivers
v0x55e8ffad7d50_0 .net "out7_1", 0 0, L_0x55e8ffadf300;  1 drivers
v0x55e8ffad7df0_0 .net "out7_2", 0 0, L_0x55e8ffae3b00;  1 drivers
v0x55e8ffad80a0_0 .net "out8", 0 0, L_0x55e8ffae4bb0;  alias, 1 drivers
v0x55e8ffad8140_0 .net "out8_1", 0 0, L_0x55e8ffadf4f0;  1 drivers
v0x55e8ffad81e0_0 .net "out8_2", 0 0, L_0x55e8ffae3cf0;  1 drivers
v0x55e8ffad8280_0 .net "p0", 0 0, L_0x55e8ffad9d30;  1 drivers
v0x55e8ffad8320_0 .net "p1", 0 0, L_0x55e8ffad9f30;  1 drivers
v0x55e8ffad84d0_0 .net "r_w", 0 0, v0x55e8ffad97f0_0;  1 drivers
v0x55e8ffad8570_0 .net "y0", 0 0, L_0x55e8ffad9930;  1 drivers
v0x55e8ffad8610_0 .net "y1", 0 0, L_0x55e8ffad9b30;  1 drivers
S_0x55e8ff9b1190 .scope module, "demu_1" "demux1to2" 3 26, 4 12 0, S_0x55e8ffa5a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "y0";
    .port_info 3 /OUTPUT 1 "y1";
L_0x7f2a3df8d018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffac2210 .functor XNOR 1, v0x55e8ffad88b0_0, L_0x7f2a3df8d018, C4<0>, C4<0>;
L_0x7f2a3df8d0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffad9a70 .functor XNOR 1, v0x55e8ffad88b0_0, L_0x7f2a3df8d0a8, C4<0>, C4<0>;
v0x55e8ff9bbec0_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8d018;  1 drivers
v0x55e8ff9bb8c0_0 .net *"_ivl_10", 0 0, L_0x55e8ffad9a70;  1 drivers
L_0x7f2a3df8d0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ff9c5540_0 .net/2u *"_ivl_12", 0 0, L_0x7f2a3df8d0f0;  1 drivers
v0x55e8ff9c5240_0 .net *"_ivl_2", 0 0, L_0x55e8ffac2210;  1 drivers
L_0x7f2a3df8d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ff9c50c0_0 .net/2u *"_ivl_4", 0 0, L_0x7f2a3df8d060;  1 drivers
v0x55e8ffa8c5c0_0 .net/2u *"_ivl_8", 0 0, L_0x7f2a3df8d0a8;  1 drivers
v0x55e8ffa8c660_0 .net "d", 0 0, v0x55e8ffad87f0_0;  alias, 1 drivers
v0x55e8ffa9f1f0_0 .net "sel", 0 0, v0x55e8ffad88b0_0;  alias, 1 drivers
v0x55e8ffa9f2b0_0 .net "y0", 0 0, L_0x55e8ffad9930;  alias, 1 drivers
v0x55e8ffa9f370_0 .net "y1", 0 0, L_0x55e8ffad9b30;  alias, 1 drivers
L_0x55e8ffad9930 .functor MUXZ 1, L_0x7f2a3df8d060, v0x55e8ffad87f0_0, L_0x55e8ffac2210, C4<>;
L_0x55e8ffad9b30 .functor MUXZ 1, L_0x7f2a3df8d0f0, v0x55e8ffad87f0_0, L_0x55e8ffad9a70, C4<>;
S_0x55e8ffa9f4b0 .scope module, "demu_2" "demux1to2" 3 27, 4 12 0, S_0x55e8ffa5a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "y0";
    .port_info 3 /OUTPUT 1 "y1";
L_0x7f2a3df8d138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffad9c70 .functor XNOR 1, v0x55e8ffad88b0_0, L_0x7f2a3df8d138, C4<0>, C4<0>;
L_0x7f2a3df8d1c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffad9e70 .functor XNOR 1, v0x55e8ffad88b0_0, L_0x7f2a3df8d1c8, C4<0>, C4<0>;
v0x55e8ffa9f660_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8d138;  1 drivers
v0x55e8ffa9f740_0 .net *"_ivl_10", 0 0, L_0x55e8ffad9e70;  1 drivers
L_0x7f2a3df8d210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffa9f800_0 .net/2u *"_ivl_12", 0 0, L_0x7f2a3df8d210;  1 drivers
v0x55e8ffa9f8c0_0 .net *"_ivl_2", 0 0, L_0x55e8ffad9c70;  1 drivers
L_0x7f2a3df8d180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffa9f980_0 .net/2u *"_ivl_4", 0 0, L_0x7f2a3df8d180;  1 drivers
v0x55e8ffa9fab0_0 .net/2u *"_ivl_8", 0 0, L_0x7f2a3df8d1c8;  1 drivers
v0x55e8ffa9fb90_0 .net "d", 0 0, v0x55e8ffad97f0_0;  alias, 1 drivers
v0x55e8ffa9fc50_0 .net "sel", 0 0, v0x55e8ffad88b0_0;  alias, 1 drivers
v0x55e8ffa9fcf0_0 .net "y0", 0 0, L_0x55e8ffad9d30;  alias, 1 drivers
v0x55e8ffa9fd90_0 .net "y1", 0 0, L_0x55e8ffad9f30;  alias, 1 drivers
L_0x55e8ffad9d30 .functor MUXZ 1, L_0x7f2a3df8d180, v0x55e8ffad97f0_0, L_0x55e8ffad9c70, C4<>;
L_0x55e8ffad9f30 .functor MUXZ 1, L_0x7f2a3df8d210, v0x55e8ffad97f0_0, L_0x55e8ffad9e70, C4<>;
S_0x55e8ffa9fed0 .scope module, "mux1" "mux2to1" 3 33, 5 12 0, S_0x55e8ffa5a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8e2a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae3e20 .functor XNOR 1, v0x55e8ffad88b0_0, L_0x7f2a3df8e2a8, C4<0>, C4<0>;
v0x55e8ffaa0060_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8e2a8;  1 drivers
v0x55e8ffaa0140_0 .net *"_ivl_2", 0 0, L_0x55e8ffae3e20;  1 drivers
v0x55e8ffaa0200_0 .net "d0", 0 0, L_0x55e8ffade660;  alias, 1 drivers
v0x55e8ffaa02d0_0 .net "d1", 0 0, L_0x55e8ffae2990;  alias, 1 drivers
v0x55e8ffaa0390_0 .net "sel", 0 0, v0x55e8ffad88b0_0;  alias, 1 drivers
v0x55e8ffaa04d0_0 .net "y", 0 0, L_0x55e8ffae3ee0;  alias, 1 drivers
L_0x55e8ffae3ee0 .functor MUXZ 1, L_0x55e8ffae2990, L_0x55e8ffade660, L_0x55e8ffae3e20, C4<>;
S_0x55e8ffaa0610 .scope module, "mux2" "mux2to1" 3 34, 5 12 0, S_0x55e8ffa5a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8e2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae3fd0 .functor XNOR 1, v0x55e8ffad88b0_0, L_0x7f2a3df8e2f0, C4<0>, C4<0>;
v0x55e8ffaa0860_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8e2f0;  1 drivers
v0x55e8ffaa0960_0 .net *"_ivl_2", 0 0, L_0x55e8ffae3fd0;  1 drivers
v0x55e8ffaa0a20_0 .net "d0", 0 0, L_0x55e8ffade850;  alias, 1 drivers
v0x55e8ffaa0ac0_0 .net "d1", 0 0, L_0x55e8ffae2d90;  alias, 1 drivers
v0x55e8ffaa0b80_0 .net "sel", 0 0, v0x55e8ffad88b0_0;  alias, 1 drivers
v0x55e8ffaa0c70_0 .net "y", 0 0, L_0x55e8ffae4090;  alias, 1 drivers
L_0x55e8ffae4090 .functor MUXZ 1, L_0x55e8ffae2d90, L_0x55e8ffade850, L_0x55e8ffae3fd0, C4<>;
S_0x55e8ffaa0db0 .scope module, "mux3" "mux2to1" 3 35, 5 12 0, S_0x55e8ffa5a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8e338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae4180 .functor XNOR 1, v0x55e8ffad88b0_0, L_0x7f2a3df8e338, C4<0>, C4<0>;
v0x55e8ffaa1050_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8e338;  1 drivers
v0x55e8ffaa1150_0 .net *"_ivl_2", 0 0, L_0x55e8ffae4180;  1 drivers
v0x55e8ffaa1210_0 .net "d0", 0 0, L_0x55e8ffadea40;  alias, 1 drivers
v0x55e8ffaa12b0_0 .net "d1", 0 0, L_0x55e8ffae2f80;  alias, 1 drivers
v0x55e8ffaa1370_0 .net "sel", 0 0, v0x55e8ffad88b0_0;  alias, 1 drivers
v0x55e8ffaa14f0_0 .net "y", 0 0, L_0x55e8ffae4240;  alias, 1 drivers
L_0x55e8ffae4240 .functor MUXZ 1, L_0x55e8ffae2f80, L_0x55e8ffadea40, L_0x55e8ffae4180, C4<>;
S_0x55e8ffaa1630 .scope module, "mux4" "mux2to1" 3 36, 5 12 0, S_0x55e8ffa5a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8e380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae4330 .functor XNOR 1, v0x55e8ffad88b0_0, L_0x7f2a3df8e380, C4<0>, C4<0>;
v0x55e8ffaa1830_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8e380;  1 drivers
v0x55e8ffaa1930_0 .net *"_ivl_2", 0 0, L_0x55e8ffae4330;  1 drivers
v0x55e8ffaa19f0_0 .net "d0", 0 0, L_0x55e8ffaded80;  alias, 1 drivers
v0x55e8ffaa1ac0_0 .net "d1", 0 0, L_0x55e8ffae3170;  alias, 1 drivers
v0x55e8ffaa1b80_0 .net "sel", 0 0, v0x55e8ffad88b0_0;  alias, 1 drivers
v0x55e8ffaa1c70_0 .net "y", 0 0, L_0x55e8ffae43f0;  alias, 1 drivers
L_0x55e8ffae43f0 .functor MUXZ 1, L_0x55e8ffae3170, L_0x55e8ffaded80, L_0x55e8ffae4330, C4<>;
S_0x55e8ffaa1db0 .scope module, "mux5" "mux2to1" 3 37, 5 12 0, S_0x55e8ffa5a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8e3c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae4520 .functor XNOR 1, v0x55e8ffad88b0_0, L_0x7f2a3df8e3c8, C4<0>, C4<0>;
v0x55e8ffaa2000_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8e3c8;  1 drivers
v0x55e8ffaa2100_0 .net *"_ivl_2", 0 0, L_0x55e8ffae4520;  1 drivers
v0x55e8ffaa21c0_0 .net "d0", 0 0, L_0x55e8ffadef20;  alias, 1 drivers
v0x55e8ffaa2290_0 .net "d1", 0 0, L_0x55e8ffae3360;  alias, 1 drivers
v0x55e8ffaa2350_0 .net "sel", 0 0, v0x55e8ffad88b0_0;  alias, 1 drivers
v0x55e8ffaa2440_0 .net "y", 0 0, L_0x55e8ffae45e0;  alias, 1 drivers
L_0x55e8ffae45e0 .functor MUXZ 1, L_0x55e8ffae3360, L_0x55e8ffadef20, L_0x55e8ffae4520, C4<>;
S_0x55e8ffaa2580 .scope module, "mux6" "mux2to1" 3 38, 5 12 0, S_0x55e8ffa5a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8e410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae4710 .functor XNOR 1, v0x55e8ffad88b0_0, L_0x7f2a3df8e410, C4<0>, C4<0>;
v0x55e8ffaa27d0_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8e410;  1 drivers
v0x55e8ffaa28d0_0 .net *"_ivl_2", 0 0, L_0x55e8ffae4710;  1 drivers
v0x55e8ffaa2990_0 .net "d0", 0 0, L_0x55e8ffadf110;  alias, 1 drivers
v0x55e8ffaa2a60_0 .net "d1", 0 0, L_0x55e8ffae3550;  alias, 1 drivers
v0x55e8ffaa2b20_0 .net "sel", 0 0, v0x55e8ffad88b0_0;  alias, 1 drivers
v0x55e8ffaa2c10_0 .net "y", 0 0, L_0x55e8ffae47d0;  alias, 1 drivers
L_0x55e8ffae47d0 .functor MUXZ 1, L_0x55e8ffae3550, L_0x55e8ffadf110, L_0x55e8ffae4710, C4<>;
S_0x55e8ffaa2d50 .scope module, "mux7" "mux2to1" 3 39, 5 12 0, S_0x55e8ffa5a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8e458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae4900 .functor XNOR 1, v0x55e8ffad88b0_0, L_0x7f2a3df8e458, C4<0>, C4<0>;
v0x55e8ffaa3030_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8e458;  1 drivers
v0x55e8ffaa3130_0 .net *"_ivl_2", 0 0, L_0x55e8ffae4900;  1 drivers
v0x55e8ffaa31f0_0 .net "d0", 0 0, L_0x55e8ffadf300;  alias, 1 drivers
v0x55e8ffaa32c0_0 .net "d1", 0 0, L_0x55e8ffae3b00;  alias, 1 drivers
v0x55e8ffaa3380_0 .net "sel", 0 0, v0x55e8ffad88b0_0;  alias, 1 drivers
v0x55e8ffaa3420_0 .net "y", 0 0, L_0x55e8ffae49c0;  alias, 1 drivers
L_0x55e8ffae49c0 .functor MUXZ 1, L_0x55e8ffae3b00, L_0x55e8ffadf300, L_0x55e8ffae4900, C4<>;
S_0x55e8ffaa3560 .scope module, "mux8" "mux2to1" 3 40, 5 12 0, S_0x55e8ffa5a2d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8e4a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae4af0 .functor XNOR 1, v0x55e8ffad88b0_0, L_0x7f2a3df8e4a0, C4<0>, C4<0>;
v0x55e8ffaa37b0_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8e4a0;  1 drivers
v0x55e8ffaa38b0_0 .net *"_ivl_2", 0 0, L_0x55e8ffae4af0;  1 drivers
v0x55e8ffaa3970_0 .net "d0", 0 0, L_0x55e8ffadf4f0;  alias, 1 drivers
v0x55e8ffaa3a40_0 .net "d1", 0 0, L_0x55e8ffae3cf0;  alias, 1 drivers
v0x55e8ffaa3b00_0 .net "sel", 0 0, v0x55e8ffad88b0_0;  alias, 1 drivers
v0x55e8ffaa3bf0_0 .net "y", 0 0, L_0x55e8ffae4bb0;  alias, 1 drivers
L_0x55e8ffae4bb0 .functor MUXZ 1, L_0x55e8ffae3cf0, L_0x55e8ffadf4f0, L_0x55e8ffae4af0, C4<>;
S_0x55e8ffaa3d30 .scope module, "ram_1" "RAM_2x8" 3 29, 6 15 0, S_0x55e8ffa5a2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /OUTPUT 1 "out3";
    .port_info 3 /OUTPUT 1 "out4";
    .port_info 4 /OUTPUT 1 "out5";
    .port_info 5 /OUTPUT 1 "out6";
    .port_info 6 /OUTPUT 1 "out7";
    .port_info 7 /OUTPUT 1 "out8";
    .port_info 8 /INPUT 1 "in1";
    .port_info 9 /INPUT 1 "in2";
    .port_info 10 /INPUT 1 "in3";
    .port_info 11 /INPUT 1 "in4";
    .port_info 12 /INPUT 1 "in5";
    .port_info 13 /INPUT 1 "in6";
    .port_info 14 /INPUT 1 "in7";
    .port_info 15 /INPUT 1 "in8";
    .port_info 16 /INPUT 1 "addr";
    .port_info 17 /INPUT 1 "r_w";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /INPUT 1 "clear";
v0x55e8ffabb180_0 .net "addr", 0 0, L_0x55e8ffad9930;  alias, 1 drivers
v0x55e8ffabb240_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffabb300_0 .net "clk", 0 0, v0x55e8ffad8a10_0;  alias, 1 drivers
v0x55e8ffabb3a0_0 .net "in1", 0 0, v0x55e8ffad8ab0_0;  alias, 1 drivers
v0x55e8ffabb440_0 .net "in2", 0 0, v0x55e8ffad8b50_0;  alias, 1 drivers
v0x55e8ffabb530_0 .net "in3", 0 0, v0x55e8ffad8bf0_0;  alias, 1 drivers
v0x55e8ffabb5d0_0 .net "in4", 0 0, v0x55e8ffad8c90_0;  alias, 1 drivers
v0x55e8ffabb670_0 .net "in5", 0 0, v0x55e8ffad8d30_0;  alias, 1 drivers
v0x55e8ffabb710_0 .net "in6", 0 0, v0x55e8ffad8dd0_0;  alias, 1 drivers
v0x55e8ffabb7b0_0 .net "in7", 0 0, v0x55e8ffad8e70_0;  alias, 1 drivers
v0x55e8ffabb850_0 .net "in8", 0 0, v0x55e8ffad8f10_0;  alias, 1 drivers
v0x55e8ffabb8f0_0 .net "out1", 0 0, L_0x55e8ffade660;  alias, 1 drivers
v0x55e8ffabb990_0 .net "out1_1", 0 0, L_0x55e8ffadb0a0;  1 drivers
v0x55e8ffabba30_0 .net "out1_2", 0 0, L_0x55e8ffadcdc0;  1 drivers
v0x55e8ffabbad0_0 .net "out2", 0 0, L_0x55e8ffade850;  alias, 1 drivers
v0x55e8ffabbbc0_0 .net "out2_1", 0 0, L_0x55e8ffadb210;  1 drivers
v0x55e8ffabbc60_0 .net "out2_2", 0 0, L_0x55e8ffadd020;  1 drivers
v0x55e8ffabbe10_0 .net "out3", 0 0, L_0x55e8ffadea40;  alias, 1 drivers
v0x55e8ffabbf00_0 .net "out3_1", 0 0, L_0x55e8ffadb390;  1 drivers
v0x55e8ffabbfa0_0 .net "out3_2", 0 0, L_0x55e8ffadd230;  1 drivers
v0x55e8ffabc040_0 .net "out4", 0 0, L_0x55e8ffaded80;  alias, 1 drivers
v0x55e8ffabc130_0 .net "out4_1", 0 0, L_0x55e8ffadb4d0;  1 drivers
v0x55e8ffabc1d0_0 .net "out4_2", 0 0, L_0x55e8ffadd370;  1 drivers
v0x55e8ffabc270_0 .net "out5", 0 0, L_0x55e8ffadef20;  alias, 1 drivers
v0x55e8ffabc360_0 .net "out5_1", 0 0, L_0x55e8ffadc1d0;  1 drivers
v0x55e8ffabc400_0 .net "out5_2", 0 0, L_0x55e8ffadd920;  1 drivers
v0x55e8ffabc4a0_0 .net "out6", 0 0, L_0x55e8ffadf110;  alias, 1 drivers
v0x55e8ffabc590_0 .net "out6_1", 0 0, L_0x55e8ffadc430;  1 drivers
v0x55e8ffabc630_0 .net "out6_2", 0 0, L_0x55e8ffaddf90;  1 drivers
v0x55e8ffabc6d0_0 .net "out7", 0 0, L_0x55e8ffadf300;  alias, 1 drivers
v0x55e8ffabc7c0_0 .net "out7_1", 0 0, L_0x55e8ffadc640;  1 drivers
v0x55e8ffabc860_0 .net "out7_2", 0 0, L_0x55e8ffade1a0;  1 drivers
v0x55e8ffabc900_0 .net "out8", 0 0, L_0x55e8ffadf4f0;  alias, 1 drivers
v0x55e8ffabcc00_0 .net "out8_1", 0 0, L_0x55e8ffadc810;  1 drivers
v0x55e8ffabcca0_0 .net "out8_2", 0 0, L_0x55e8ffade370;  1 drivers
v0x55e8ffabcd40_0 .net "r_w", 0 0, L_0x55e8ffad9d30;  alias, 1 drivers
v0x55e8ffabcde0_0 .net "y0", 0 0, L_0x55e8ffada0e0;  1 drivers
v0x55e8ffabce80_0 .net "y1", 0 0, L_0x55e8ffada290;  1 drivers
S_0x55e8ffaa4100 .scope module, "demu" "demux1to2" 6 27, 4 12 0, S_0x55e8ffaa3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "y0";
    .port_info 3 /OUTPUT 1 "y1";
L_0x7f2a3df8d258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffada070 .functor XNOR 1, L_0x55e8ffad9930, L_0x7f2a3df8d258, C4<0>, C4<0>;
L_0x7f2a3df8d2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffada1d0 .functor XNOR 1, L_0x55e8ffad9930, L_0x7f2a3df8d2e8, C4<0>, C4<0>;
v0x55e8ffaa4370_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8d258;  1 drivers
v0x55e8ffaa4470_0 .net *"_ivl_10", 0 0, L_0x55e8ffada1d0;  1 drivers
L_0x7f2a3df8d330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffaa4530_0 .net/2u *"_ivl_12", 0 0, L_0x7f2a3df8d330;  1 drivers
v0x55e8ffaa4620_0 .net *"_ivl_2", 0 0, L_0x55e8ffada070;  1 drivers
L_0x7f2a3df8d2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffaa46e0_0 .net/2u *"_ivl_4", 0 0, L_0x7f2a3df8d2a0;  1 drivers
v0x55e8ffaa4810_0 .net/2u *"_ivl_8", 0 0, L_0x7f2a3df8d2e8;  1 drivers
L_0x7f2a3df8d378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55e8ffaa48f0_0 .net "d", 0 0, L_0x7f2a3df8d378;  1 drivers
v0x55e8ffaa49b0_0 .net "sel", 0 0, L_0x55e8ffad9930;  alias, 1 drivers
v0x55e8ffaa4a50_0 .net "y0", 0 0, L_0x55e8ffada0e0;  alias, 1 drivers
v0x55e8ffaa4af0_0 .net "y1", 0 0, L_0x55e8ffada290;  alias, 1 drivers
L_0x55e8ffada0e0 .functor MUXZ 1, L_0x7f2a3df8d2a0, L_0x7f2a3df8d378, L_0x55e8ffada070, C4<>;
L_0x55e8ffada290 .functor MUXZ 1, L_0x7f2a3df8d330, L_0x7f2a3df8d378, L_0x55e8ffada1d0, C4<>;
S_0x55e8ffaa4c60 .scope module, "mux1" "mux2to1" 6 33, 5 12 0, S_0x55e8ffaa3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8d840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffade5a0 .functor XNOR 1, L_0x55e8ffad9930, L_0x7f2a3df8d840, C4<0>, C4<0>;
v0x55e8ffaa4e80_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8d840;  1 drivers
v0x55e8ffaa4f60_0 .net *"_ivl_2", 0 0, L_0x55e8ffade5a0;  1 drivers
v0x55e8ffaa5020_0 .net "d0", 0 0, L_0x55e8ffadb0a0;  alias, 1 drivers
v0x55e8ffaa50f0_0 .net "d1", 0 0, L_0x55e8ffadcdc0;  alias, 1 drivers
v0x55e8ffaa51b0_0 .net "sel", 0 0, L_0x55e8ffad9930;  alias, 1 drivers
v0x55e8ffaa52f0_0 .net "y", 0 0, L_0x55e8ffade660;  alias, 1 drivers
L_0x55e8ffade660 .functor MUXZ 1, L_0x55e8ffadcdc0, L_0x55e8ffadb0a0, L_0x55e8ffade5a0, C4<>;
S_0x55e8ffaa53f0 .scope module, "mux2" "mux2to1" 6 34, 5 12 0, S_0x55e8ffaa3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8d888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffade790 .functor XNOR 1, L_0x55e8ffad9930, L_0x7f2a3df8d888, C4<0>, C4<0>;
v0x55e8ffaa5670_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8d888;  1 drivers
v0x55e8ffaa5750_0 .net *"_ivl_2", 0 0, L_0x55e8ffade790;  1 drivers
v0x55e8ffaa5810_0 .net "d0", 0 0, L_0x55e8ffadb210;  alias, 1 drivers
v0x55e8ffaa58e0_0 .net "d1", 0 0, L_0x55e8ffadd020;  alias, 1 drivers
v0x55e8ffaa59a0_0 .net "sel", 0 0, L_0x55e8ffad9930;  alias, 1 drivers
v0x55e8ffaa5a90_0 .net "y", 0 0, L_0x55e8ffade850;  alias, 1 drivers
L_0x55e8ffade850 .functor MUXZ 1, L_0x55e8ffadd020, L_0x55e8ffadb210, L_0x55e8ffade790, C4<>;
S_0x55e8ffaa5bc0 .scope module, "mux3" "mux2to1" 6 35, 5 12 0, S_0x55e8ffaa3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8d8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffade980 .functor XNOR 1, L_0x55e8ffad9930, L_0x7f2a3df8d8d0, C4<0>, C4<0>;
v0x55e8ffaa5e10_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8d8d0;  1 drivers
v0x55e8ffaa5f10_0 .net *"_ivl_2", 0 0, L_0x55e8ffade980;  1 drivers
v0x55e8ffaa5fd0_0 .net "d0", 0 0, L_0x55e8ffadb390;  alias, 1 drivers
v0x55e8ffaa60a0_0 .net "d1", 0 0, L_0x55e8ffadd230;  alias, 1 drivers
v0x55e8ffaa6160_0 .net "sel", 0 0, L_0x55e8ffad9930;  alias, 1 drivers
v0x55e8ffaa62e0_0 .net "y", 0 0, L_0x55e8ffadea40;  alias, 1 drivers
L_0x55e8ffadea40 .functor MUXZ 1, L_0x55e8ffadd230, L_0x55e8ffadb390, L_0x55e8ffade980, C4<>;
S_0x55e8ffaa6410 .scope module, "mux4" "mux2to1" 6 36, 5 12 0, S_0x55e8ffaa3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8d918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffac56d0 .functor XNOR 1, L_0x55e8ffad9930, L_0x7f2a3df8d918, C4<0>, C4<0>;
v0x55e8ffaa6660_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8d918;  1 drivers
v0x55e8ffaa6760_0 .net *"_ivl_2", 0 0, L_0x55e8ffac56d0;  1 drivers
v0x55e8ffaa6820_0 .net "d0", 0 0, L_0x55e8ffadb4d0;  alias, 1 drivers
v0x55e8ffaa68c0_0 .net "d1", 0 0, L_0x55e8ffadd370;  alias, 1 drivers
v0x55e8ffaa6980_0 .net "sel", 0 0, L_0x55e8ffad9930;  alias, 1 drivers
v0x55e8ffaa6a70_0 .net "y", 0 0, L_0x55e8ffaded80;  alias, 1 drivers
L_0x55e8ffaded80 .functor MUXZ 1, L_0x55e8ffadd370, L_0x55e8ffadb4d0, L_0x55e8ffac56d0, C4<>;
S_0x55e8ffaa6ba0 .scope module, "mux5" "mux2to1" 6 37, 5 12 0, S_0x55e8ffaa3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8d960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadeeb0 .functor XNOR 1, L_0x55e8ffad9930, L_0x7f2a3df8d960, C4<0>, C4<0>;
v0x55e8ffaa6df0_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8d960;  1 drivers
v0x55e8ffaa6ef0_0 .net *"_ivl_2", 0 0, L_0x55e8ffadeeb0;  1 drivers
v0x55e8ffaa6fb0_0 .net "d0", 0 0, L_0x55e8ffadc1d0;  alias, 1 drivers
v0x55e8ffaa7080_0 .net "d1", 0 0, L_0x55e8ffadd920;  alias, 1 drivers
v0x55e8ffaa7140_0 .net "sel", 0 0, L_0x55e8ffad9930;  alias, 1 drivers
v0x55e8ffaa7230_0 .net "y", 0 0, L_0x55e8ffadef20;  alias, 1 drivers
L_0x55e8ffadef20 .functor MUXZ 1, L_0x55e8ffadd920, L_0x55e8ffadc1d0, L_0x55e8ffadeeb0, C4<>;
S_0x55e8ffaa7360 .scope module, "mux6" "mux2to1" 6 38, 5 12 0, S_0x55e8ffaa3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8d9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadf050 .functor XNOR 1, L_0x55e8ffad9930, L_0x7f2a3df8d9a8, C4<0>, C4<0>;
v0x55e8ffaa75b0_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8d9a8;  1 drivers
v0x55e8ffaa76b0_0 .net *"_ivl_2", 0 0, L_0x55e8ffadf050;  1 drivers
v0x55e8ffaa7770_0 .net "d0", 0 0, L_0x55e8ffadc430;  alias, 1 drivers
v0x55e8ffaa7840_0 .net "d1", 0 0, L_0x55e8ffaddf90;  alias, 1 drivers
v0x55e8ffaa7900_0 .net "sel", 0 0, L_0x55e8ffad9930;  alias, 1 drivers
v0x55e8ffaa79f0_0 .net "y", 0 0, L_0x55e8ffadf110;  alias, 1 drivers
L_0x55e8ffadf110 .functor MUXZ 1, L_0x55e8ffaddf90, L_0x55e8ffadc430, L_0x55e8ffadf050, C4<>;
S_0x55e8ffaa7b20 .scope module, "mux7" "mux2to1" 6 39, 5 12 0, S_0x55e8ffaa3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8d9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadf240 .functor XNOR 1, L_0x55e8ffad9930, L_0x7f2a3df8d9f0, C4<0>, C4<0>;
v0x55e8ffaa7d70_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8d9f0;  1 drivers
v0x55e8ffaa7e70_0 .net *"_ivl_2", 0 0, L_0x55e8ffadf240;  1 drivers
v0x55e8ffaa7f30_0 .net "d0", 0 0, L_0x55e8ffadc640;  alias, 1 drivers
v0x55e8ffaa8000_0 .net "d1", 0 0, L_0x55e8ffade1a0;  alias, 1 drivers
v0x55e8ffaa80c0_0 .net "sel", 0 0, L_0x55e8ffad9930;  alias, 1 drivers
v0x55e8ffaa81b0_0 .net "y", 0 0, L_0x55e8ffadf300;  alias, 1 drivers
L_0x55e8ffadf300 .functor MUXZ 1, L_0x55e8ffade1a0, L_0x55e8ffadc640, L_0x55e8ffadf240, C4<>;
S_0x55e8ffaa82e0 .scope module, "mux8" "mux2to1" 6 40, 5 12 0, S_0x55e8ffaa3d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8da38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadf430 .functor XNOR 1, L_0x55e8ffad9930, L_0x7f2a3df8da38, C4<0>, C4<0>;
v0x55e8ffaa8530_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8da38;  1 drivers
v0x55e8ffaa8630_0 .net *"_ivl_2", 0 0, L_0x55e8ffadf430;  1 drivers
v0x55e8ffaa86f0_0 .net "d0", 0 0, L_0x55e8ffadc810;  alias, 1 drivers
v0x55e8ffaa87c0_0 .net "d1", 0 0, L_0x55e8ffade370;  alias, 1 drivers
v0x55e8ffaa8880_0 .net "sel", 0 0, L_0x55e8ffad9930;  alias, 1 drivers
v0x55e8ffaa8920_0 .net "y", 0 0, L_0x55e8ffadf4f0;  alias, 1 drivers
L_0x55e8ffadf4f0 .functor MUXZ 1, L_0x55e8ffade370, L_0x55e8ffadc810, L_0x55e8ffadf430, C4<>;
S_0x55e8ffaa8a50 .scope module, "ram_1" "RAM_1x8" 6 29, 7 14 0, S_0x55e8ffaa3d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /OUTPUT 1 "out3";
    .port_info 3 /OUTPUT 1 "out4";
    .port_info 4 /OUTPUT 1 "out5";
    .port_info 5 /OUTPUT 1 "out6";
    .port_info 6 /OUTPUT 1 "out7";
    .port_info 7 /OUTPUT 1 "out8";
    .port_info 8 /INPUT 1 "in1";
    .port_info 9 /INPUT 1 "in2";
    .port_info 10 /INPUT 1 "in3";
    .port_info 11 /INPUT 1 "in4";
    .port_info 12 /INPUT 1 "in5";
    .port_info 13 /INPUT 1 "in6";
    .port_info 14 /INPUT 1 "in7";
    .port_info 15 /INPUT 1 "in8";
    .port_info 16 /INPUT 1 "addr";
    .port_info 17 /INPUT 1 "r_w";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /INPUT 1 "clear";
v0x55e8ffab0b60_0 .net "addr", 0 0, L_0x55e8ffada0e0;  alias, 1 drivers
v0x55e8ffab0c00_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffab0ca0_0 .net "clk", 0 0, v0x55e8ffad8a10_0;  alias, 1 drivers
v0x55e8ffab0d40_0 .net "in1", 0 0, v0x55e8ffad8ab0_0;  alias, 1 drivers
v0x55e8ffab0e30_0 .net "in2", 0 0, v0x55e8ffad8b50_0;  alias, 1 drivers
v0x55e8ffab0f70_0 .net "in3", 0 0, v0x55e8ffad8bf0_0;  alias, 1 drivers
v0x55e8ffab1060_0 .net "in4", 0 0, v0x55e8ffad8c90_0;  alias, 1 drivers
v0x55e8ffab1150_0 .net "in5", 0 0, v0x55e8ffad8d30_0;  alias, 1 drivers
v0x55e8ffab1240_0 .net "in6", 0 0, v0x55e8ffad8dd0_0;  alias, 1 drivers
v0x55e8ffab12e0_0 .net "in7", 0 0, v0x55e8ffad8e70_0;  alias, 1 drivers
v0x55e8ffab13d0_0 .net "in8", 0 0, v0x55e8ffad8f10_0;  alias, 1 drivers
v0x55e8ffab14c0_0 .net "out1", 0 0, L_0x55e8ffadb0a0;  alias, 1 drivers
v0x55e8ffab15b0_0 .net "out2", 0 0, L_0x55e8ffadb210;  alias, 1 drivers
v0x55e8ffab16a0_0 .net "out3", 0 0, L_0x55e8ffadb390;  alias, 1 drivers
v0x55e8ffab1790_0 .net "out4", 0 0, L_0x55e8ffadb4d0;  alias, 1 drivers
v0x55e8ffab1880_0 .net "out5", 0 0, L_0x55e8ffadc1d0;  alias, 1 drivers
v0x55e8ffab1970_0 .net "out6", 0 0, L_0x55e8ffadc430;  alias, 1 drivers
v0x55e8ffab1b70_0 .net "out7", 0 0, L_0x55e8ffadc640;  alias, 1 drivers
v0x55e8ffab1c60_0 .net "out8", 0 0, L_0x55e8ffadc810;  alias, 1 drivers
v0x55e8ffab1d50_0 .net "r_w", 0 0, L_0x55e8ffad9d30;  alias, 1 drivers
S_0x55e8ffaa8e20 .scope module, "ram_1" "RAM_1x4" 7 23, 8 13 0, S_0x55e8ffaa8a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /OUTPUT 1 "out3";
    .port_info 3 /OUTPUT 1 "out4";
    .port_info 4 /INPUT 1 "in1";
    .port_info 5 /INPUT 1 "in2";
    .port_info 6 /INPUT 1 "in3";
    .port_info 7 /INPUT 1 "in4";
    .port_info 8 /INPUT 1 "addr";
    .port_info 9 /INPUT 1 "r_w";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "clear";
L_0x55e8ffada420 .functor AND 1, L_0x55e8ffada0e0, L_0x55e8ffad9d30, v0x55e8ffad8a10_0, C4<1>;
L_0x55e8ffada6a0 .functor NOT 1, v0x55e8ffad8ab0_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffada920 .functor NOT 1, v0x55e8ffad8b50_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadaba0 .functor NOT 1, v0x55e8ffad8bf0_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadae20 .functor NOT 1, v0x55e8ffad8c90_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadb0a0 .functor AND 1, L_0x55e8ffada0e0, L_0x55e8ffadb150, v0x55e8ffaa9810_0, C4<1>;
L_0x55e8ffadb150 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadb210 .functor AND 1, L_0x55e8ffada0e0, L_0x55e8ffadb2d0, v0x55e8ffaaa080_0, C4<1>;
L_0x55e8ffadb2d0 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadb390 .functor AND 1, L_0x55e8ffada0e0, L_0x55e8ffadb460, v0x55e8ffaaa950_0, C4<1>;
L_0x55e8ffadb460 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadb4d0 .functor AND 1, L_0x55e8ffada0e0, L_0x55e8ffadb640, v0x55e8ffaab2d0_0, C4<1>;
L_0x55e8ffadb640 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
v0x55e8ffaab570_0 .net *"_ivl_16", 0 0, L_0x55e8ffadb150;  1 drivers
v0x55e8ffaab670_0 .net *"_ivl_18", 0 0, L_0x55e8ffadb2d0;  1 drivers
v0x55e8ffaab750_0 .net *"_ivl_20", 0 0, L_0x55e8ffadb460;  1 drivers
v0x55e8ffaab810_0 .net *"_ivl_22", 0 0, L_0x55e8ffadb640;  1 drivers
v0x55e8ffaab8f0_0 .net "addr", 0 0, L_0x55e8ffada0e0;  alias, 1 drivers
v0x55e8ffaab9e0_0 .net "and1", 0 0, L_0x55e8ffada420;  1 drivers
v0x55e8ffaabb10_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffaabc40_0 .net "clk", 0 0, v0x55e8ffad8a10_0;  alias, 1 drivers
v0x55e8ffaabce0_0 .net "in1", 0 0, v0x55e8ffad8ab0_0;  alias, 1 drivers
v0x55e8ffaabe10_0 .net "in2", 0 0, v0x55e8ffad8b50_0;  alias, 1 drivers
v0x55e8ffaabee0_0 .net "in3", 0 0, v0x55e8ffad8bf0_0;  alias, 1 drivers
v0x55e8ffaabfb0_0 .net "in4", 0 0, v0x55e8ffad8c90_0;  alias, 1 drivers
v0x55e8ffaac080_0 .net "out1", 0 0, L_0x55e8ffadb0a0;  alias, 1 drivers
v0x55e8ffaac150_0 .net "out2", 0 0, L_0x55e8ffadb210;  alias, 1 drivers
v0x55e8ffaac220_0 .net "out3", 0 0, L_0x55e8ffadb390;  alias, 1 drivers
v0x55e8ffaac2f0_0 .net "out4", 0 0, L_0x55e8ffadb4d0;  alias, 1 drivers
v0x55e8ffaac3c0_0 .net "q1", 0 0, v0x55e8ffaa9810_0;  1 drivers
v0x55e8ffaac5a0_0 .net "q2", 0 0, v0x55e8ffaaa080_0;  1 drivers
v0x55e8ffaac670_0 .net "q3", 0 0, v0x55e8ffaaa950_0;  1 drivers
v0x55e8ffaac740_0 .net "q4", 0 0, v0x55e8ffaab2d0_0;  1 drivers
v0x55e8ffaac810_0 .net "qnot1", 0 0, v0x55e8ffaa98d0_0;  1 drivers
v0x55e8ffaac8e0_0 .net "qnot2", 0 0, v0x55e8ffaaa140_0;  1 drivers
v0x55e8ffaac9b0_0 .net "qnot3", 0 0, v0x55e8ffaaaa10_0;  1 drivers
v0x55e8ffaaca80_0 .net "qnot4", 0 0, v0x55e8ffaab390_0;  1 drivers
v0x55e8ffaacb50_0 .net "r_w", 0 0, L_0x55e8ffad9d30;  alias, 1 drivers
S_0x55e8ffaa91c0 .scope module, "Flip_Flop_JK1" "jkff" 8 24, 9 13 0, S_0x55e8ffaa8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffaa9400_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffaa94e0_0 .net "clk", 0 0, L_0x55e8ffada420;  alias, 1 drivers
v0x55e8ffaa95a0_0 .net "j", 0 0, v0x55e8ffad8ab0_0;  alias, 1 drivers
v0x55e8ffaa9640_0 .net "k", 0 0, L_0x55e8ffada6a0;  1 drivers
L_0x7f2a3df8d3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffaa9700_0 .net "preset", 0 0, L_0x7f2a3df8d3c0;  1 drivers
v0x55e8ffaa9810_0 .var "q", 0 0;
v0x55e8ffaa98d0_0 .var "qnot", 0 0;
E_0x55e8ff9ae0b0 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffaa9700_0, v0x55e8ffaa94e0_0;
S_0x55e8ffaa9a70 .scope module, "Flip_Flop_JK2" "jkff" 8 26, 9 13 0, S_0x55e8ffaa8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffaa9c90_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffaa9d50_0 .net "clk", 0 0, L_0x55e8ffada420;  alias, 1 drivers
v0x55e8ffaa9e20_0 .net "j", 0 0, v0x55e8ffad8b50_0;  alias, 1 drivers
v0x55e8ffaa9ef0_0 .net "k", 0 0, L_0x55e8ffada920;  1 drivers
L_0x7f2a3df8d408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffaa9f90_0 .net "preset", 0 0, L_0x7f2a3df8d408;  1 drivers
v0x55e8ffaaa080_0 .var "q", 0 0;
v0x55e8ffaaa140_0 .var "qnot", 0 0;
E_0x55e8ff992b30 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffaa9f90_0, v0x55e8ffaa94e0_0;
S_0x55e8ffaaa2e0 .scope module, "Flip_Flop_JK3" "jkff" 8 28, 9 13 0, S_0x55e8ffaa8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffaaa4e0_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffaaa5f0_0 .net "clk", 0 0, L_0x55e8ffada420;  alias, 1 drivers
v0x55e8ffaaa700_0 .net "j", 0 0, v0x55e8ffad8bf0_0;  alias, 1 drivers
v0x55e8ffaaa7a0_0 .net "k", 0 0, L_0x55e8ffadaba0;  1 drivers
L_0x7f2a3df8d450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffaaa840_0 .net "preset", 0 0, L_0x7f2a3df8d450;  1 drivers
v0x55e8ffaaa950_0 .var "q", 0 0;
v0x55e8ffaaaa10_0 .var "qnot", 0 0;
E_0x55e8ffa911d0 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffaaa840_0, v0x55e8ffaa94e0_0;
S_0x55e8ffaaabf0 .scope module, "Flip_Flop_JK4" "jkff" 8 30, 9 13 0, S_0x55e8ffaa8e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffaaaf00_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffaaafc0_0 .net "clk", 0 0, L_0x55e8ffada420;  alias, 1 drivers
v0x55e8ffaab080_0 .net "j", 0 0, v0x55e8ffad8c90_0;  alias, 1 drivers
v0x55e8ffaab120_0 .net "k", 0 0, L_0x55e8ffadae20;  1 drivers
L_0x7f2a3df8d498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffaab1c0_0 .net "preset", 0 0, L_0x7f2a3df8d498;  1 drivers
v0x55e8ffaab2d0_0 .var "q", 0 0;
v0x55e8ffaab390_0 .var "qnot", 0 0;
E_0x55e8ffaaae80 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffaab1c0_0, v0x55e8ffaa94e0_0;
S_0x55e8ffaacc90 .scope module, "ram_2" "RAM_1x4" 7 25, 8 13 0, S_0x55e8ffaa8a50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /OUTPUT 1 "out3";
    .port_info 3 /OUTPUT 1 "out4";
    .port_info 4 /INPUT 1 "in1";
    .port_info 5 /INPUT 1 "in2";
    .port_info 6 /INPUT 1 "in3";
    .port_info 7 /INPUT 1 "in4";
    .port_info 8 /INPUT 1 "addr";
    .port_info 9 /INPUT 1 "r_w";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "clear";
L_0x55e8ffadb700 .functor AND 1, L_0x55e8ffada0e0, L_0x55e8ffad9d30, v0x55e8ffad8a10_0, C4<1>;
L_0x55e8ffadb770 .functor NOT 1, v0x55e8ffad8d30_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadb9f0 .functor NOT 1, v0x55e8ffad8dd0_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadbc70 .functor NOT 1, v0x55e8ffad8e70_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadbf20 .functor NOT 1, v0x55e8ffad8f10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadc1d0 .functor AND 1, L_0x55e8ffada0e0, L_0x55e8ffadc370, v0x55e8ffaad560_0, C4<1>;
L_0x55e8ffadc370 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadc430 .functor AND 1, L_0x55e8ffada0e0, L_0x55e8ffadc580, v0x55e8ffaadef0_0, C4<1>;
L_0x55e8ffadc580 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadc640 .functor AND 1, L_0x55e8ffada0e0, L_0x55e8ffadc7a0, v0x55e8ffaae8a0_0, C4<1>;
L_0x55e8ffadc7a0 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadc810 .functor AND 1, L_0x55e8ffada0e0, L_0x55e8ffadc980, v0x55e8ffaaf330_0, C4<1>;
L_0x55e8ffadc980 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
v0x55e8ffaaf5d0_0 .net *"_ivl_16", 0 0, L_0x55e8ffadc370;  1 drivers
v0x55e8ffaaf6d0_0 .net *"_ivl_18", 0 0, L_0x55e8ffadc580;  1 drivers
v0x55e8ffaaf7b0_0 .net *"_ivl_20", 0 0, L_0x55e8ffadc7a0;  1 drivers
v0x55e8ffaaf870_0 .net *"_ivl_22", 0 0, L_0x55e8ffadc980;  1 drivers
v0x55e8ffaaf950_0 .net "addr", 0 0, L_0x55e8ffada0e0;  alias, 1 drivers
v0x55e8ffaafa90_0 .net "and1", 0 0, L_0x55e8ffadb700;  1 drivers
v0x55e8ffaafb30_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffaafbd0_0 .net "clk", 0 0, v0x55e8ffad8a10_0;  alias, 1 drivers
v0x55e8ffaafc70_0 .net "in1", 0 0, v0x55e8ffad8d30_0;  alias, 1 drivers
v0x55e8ffaafd10_0 .net "in2", 0 0, v0x55e8ffad8dd0_0;  alias, 1 drivers
v0x55e8ffaafde0_0 .net "in3", 0 0, v0x55e8ffad8e70_0;  alias, 1 drivers
v0x55e8ffaafeb0_0 .net "in4", 0 0, v0x55e8ffad8f10_0;  alias, 1 drivers
v0x55e8ffaaff80_0 .net "out1", 0 0, L_0x55e8ffadc1d0;  alias, 1 drivers
v0x55e8ffab0050_0 .net "out2", 0 0, L_0x55e8ffadc430;  alias, 1 drivers
v0x55e8ffab0120_0 .net "out3", 0 0, L_0x55e8ffadc640;  alias, 1 drivers
v0x55e8ffab01f0_0 .net "out4", 0 0, L_0x55e8ffadc810;  alias, 1 drivers
v0x55e8ffab02c0_0 .net "q1", 0 0, v0x55e8ffaad560_0;  1 drivers
v0x55e8ffab04a0_0 .net "q2", 0 0, v0x55e8ffaadef0_0;  1 drivers
v0x55e8ffab0570_0 .net "q3", 0 0, v0x55e8ffaae8a0_0;  1 drivers
v0x55e8ffab0640_0 .net "q4", 0 0, v0x55e8ffaaf330_0;  1 drivers
v0x55e8ffab0710_0 .net "qnot1", 0 0, v0x55e8ffaad620_0;  1 drivers
v0x55e8ffab07e0_0 .net "qnot2", 0 0, v0x55e8ffaadfb0_0;  1 drivers
v0x55e8ffab08b0_0 .net "qnot3", 0 0, v0x55e8ffaae960_0;  1 drivers
v0x55e8ffab0980_0 .net "qnot4", 0 0, v0x55e8ffaaf3f0_0;  1 drivers
v0x55e8ffab0a50_0 .net "r_w", 0 0, L_0x55e8ffad9d30;  alias, 1 drivers
S_0x55e8ffaacf50 .scope module, "Flip_Flop_JK1" "jkff" 8 24, 9 13 0, S_0x55e8ffaacc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffaad1d0_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffaad270_0 .net "clk", 0 0, L_0x55e8ffadb700;  alias, 1 drivers
v0x55e8ffaad310_0 .net "j", 0 0, v0x55e8ffad8d30_0;  alias, 1 drivers
v0x55e8ffaad3e0_0 .net "k", 0 0, L_0x55e8ffadb770;  1 drivers
L_0x7f2a3df8d4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffaad4a0_0 .net "preset", 0 0, L_0x7f2a3df8d4e0;  1 drivers
v0x55e8ffaad560_0 .var "q", 0 0;
v0x55e8ffaad620_0 .var "qnot", 0 0;
E_0x55e8ffaad190 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffaad4a0_0, v0x55e8ffaad270_0;
S_0x55e8ffaad800 .scope module, "Flip_Flop_JK2" "jkff" 8 26, 9 13 0, S_0x55e8ffaacc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffaadb10_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffaadbd0_0 .net "clk", 0 0, L_0x55e8ffadb700;  alias, 1 drivers
v0x55e8ffaadc90_0 .net "j", 0 0, v0x55e8ffad8dd0_0;  alias, 1 drivers
v0x55e8ffaadd60_0 .net "k", 0 0, L_0x55e8ffadb9f0;  1 drivers
L_0x7f2a3df8d528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffaade00_0 .net "preset", 0 0, L_0x7f2a3df8d528;  1 drivers
v0x55e8ffaadef0_0 .var "q", 0 0;
v0x55e8ffaadfb0_0 .var "qnot", 0 0;
E_0x55e8ffaadab0 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffaade00_0, v0x55e8ffaad270_0;
S_0x55e8ffaae190 .scope module, "Flip_Flop_JK3" "jkff" 8 28, 9 13 0, S_0x55e8ffaacc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffaae480_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffaae540_0 .net "clk", 0 0, L_0x55e8ffadb700;  alias, 1 drivers
v0x55e8ffaae650_0 .net "j", 0 0, v0x55e8ffad8e70_0;  alias, 1 drivers
v0x55e8ffaae6f0_0 .net "k", 0 0, L_0x55e8ffadbc70;  1 drivers
L_0x7f2a3df8d570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffaae790_0 .net "preset", 0 0, L_0x7f2a3df8d570;  1 drivers
v0x55e8ffaae8a0_0 .var "q", 0 0;
v0x55e8ffaae960_0 .var "qnot", 0 0;
E_0x55e8ffaae420 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffaae790_0, v0x55e8ffaad270_0;
S_0x55e8ffaaeb40 .scope module, "Flip_Flop_JK4" "jkff" 8 30, 9 13 0, S_0x55e8ffaacc90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffaaee50_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffaaf020_0 .net "clk", 0 0, L_0x55e8ffadb700;  alias, 1 drivers
v0x55e8ffaaf0e0_0 .net "j", 0 0, v0x55e8ffad8f10_0;  alias, 1 drivers
v0x55e8ffaaf180_0 .net "k", 0 0, L_0x55e8ffadbf20;  1 drivers
L_0x7f2a3df8d5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffaaf220_0 .net "preset", 0 0, L_0x7f2a3df8d5b8;  1 drivers
v0x55e8ffaaf330_0 .var "q", 0 0;
v0x55e8ffaaf3f0_0 .var "qnot", 0 0;
E_0x55e8ffaaedd0 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffaaf220_0, v0x55e8ffaad270_0;
S_0x55e8ffab2080 .scope module, "ram_2" "RAM_1x8" 6 31, 7 14 0, S_0x55e8ffaa3d30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /OUTPUT 1 "out3";
    .port_info 3 /OUTPUT 1 "out4";
    .port_info 4 /OUTPUT 1 "out5";
    .port_info 5 /OUTPUT 1 "out6";
    .port_info 6 /OUTPUT 1 "out7";
    .port_info 7 /OUTPUT 1 "out8";
    .port_info 8 /INPUT 1 "in1";
    .port_info 9 /INPUT 1 "in2";
    .port_info 10 /INPUT 1 "in3";
    .port_info 11 /INPUT 1 "in4";
    .port_info 12 /INPUT 1 "in5";
    .port_info 13 /INPUT 1 "in6";
    .port_info 14 /INPUT 1 "in7";
    .port_info 15 /INPUT 1 "in8";
    .port_info 16 /INPUT 1 "addr";
    .port_info 17 /INPUT 1 "r_w";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /INPUT 1 "clear";
v0x55e8ffaba040_0 .net "addr", 0 0, L_0x55e8ffada290;  alias, 1 drivers
v0x55e8ffaba100_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffaba1c0_0 .net "clk", 0 0, v0x55e8ffad8a10_0;  alias, 1 drivers
v0x55e8ffaba290_0 .net "in1", 0 0, v0x55e8ffad8ab0_0;  alias, 1 drivers
v0x55e8ffaba330_0 .net "in2", 0 0, v0x55e8ffad8b50_0;  alias, 1 drivers
v0x55e8ffaba3d0_0 .net "in3", 0 0, v0x55e8ffad8bf0_0;  alias, 1 drivers
v0x55e8ffaba470_0 .net "in4", 0 0, v0x55e8ffad8c90_0;  alias, 1 drivers
v0x55e8ffaba510_0 .net "in5", 0 0, v0x55e8ffad8d30_0;  alias, 1 drivers
v0x55e8ffaba5b0_0 .net "in6", 0 0, v0x55e8ffad8dd0_0;  alias, 1 drivers
v0x55e8ffaba650_0 .net "in7", 0 0, v0x55e8ffad8e70_0;  alias, 1 drivers
v0x55e8ffaba6f0_0 .net "in8", 0 0, v0x55e8ffad8f10_0;  alias, 1 drivers
v0x55e8ffaba790_0 .net "out1", 0 0, L_0x55e8ffadcdc0;  alias, 1 drivers
v0x55e8ffaba830_0 .net "out2", 0 0, L_0x55e8ffadd020;  alias, 1 drivers
v0x55e8ffaba8d0_0 .net "out3", 0 0, L_0x55e8ffadd230;  alias, 1 drivers
v0x55e8ffaba970_0 .net "out4", 0 0, L_0x55e8ffadd370;  alias, 1 drivers
v0x55e8ffabaa10_0 .net "out5", 0 0, L_0x55e8ffadd920;  alias, 1 drivers
v0x55e8ffabaab0_0 .net "out6", 0 0, L_0x55e8ffaddf90;  alias, 1 drivers
v0x55e8ffabac60_0 .net "out7", 0 0, L_0x55e8ffade1a0;  alias, 1 drivers
v0x55e8ffabad00_0 .net "out8", 0 0, L_0x55e8ffade370;  alias, 1 drivers
v0x55e8ffabadf0_0 .net "r_w", 0 0, L_0x55e8ffad9d30;  alias, 1 drivers
S_0x55e8ffab2450 .scope module, "ram_1" "RAM_1x4" 7 23, 8 13 0, S_0x55e8ffab2080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /OUTPUT 1 "out3";
    .port_info 3 /OUTPUT 1 "out4";
    .port_info 4 /INPUT 1 "in1";
    .port_info 5 /INPUT 1 "in2";
    .port_info 6 /INPUT 1 "in3";
    .port_info 7 /INPUT 1 "in4";
    .port_info 8 /INPUT 1 "addr";
    .port_info 9 /INPUT 1 "r_w";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "clear";
L_0x55e8ffadca40 .functor AND 1, L_0x55e8ffada290, L_0x55e8ffad9d30, v0x55e8ffad8a10_0, C4<1>;
L_0x55e8ffadcab0 .functor NOT 1, v0x55e8ffad8ab0_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadcb20 .functor NOT 1, v0x55e8ffad8b50_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadcbf0 .functor NOT 1, v0x55e8ffad8bf0_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadccf0 .functor NOT 1, v0x55e8ffad8c90_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadcdc0 .functor AND 1, L_0x55e8ffada290, L_0x55e8ffadcf60, v0x55e8ffab2e80_0, C4<1>;
L_0x55e8ffadcf60 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadd020 .functor AND 1, L_0x55e8ffada290, L_0x55e8ffadd170, v0x55e8ffab37e0_0, C4<1>;
L_0x55e8ffadd170 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadd230 .functor AND 1, L_0x55e8ffada290, L_0x55e8ffadd300, v0x55e8ffab4150_0, C4<1>;
L_0x55e8ffadd300 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadd370 .functor AND 1, L_0x55e8ffada290, L_0x55e8ffadd4e0, v0x55e8ffab4ab0_0, C4<1>;
L_0x55e8ffadd4e0 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
v0x55e8ffab4d50_0 .net *"_ivl_16", 0 0, L_0x55e8ffadcf60;  1 drivers
v0x55e8ffab4e50_0 .net *"_ivl_18", 0 0, L_0x55e8ffadd170;  1 drivers
v0x55e8ffab4f30_0 .net *"_ivl_20", 0 0, L_0x55e8ffadd300;  1 drivers
v0x55e8ffab4ff0_0 .net *"_ivl_22", 0 0, L_0x55e8ffadd4e0;  1 drivers
v0x55e8ffab50d0_0 .net "addr", 0 0, L_0x55e8ffada290;  alias, 1 drivers
v0x55e8ffab51c0_0 .net "and1", 0 0, L_0x55e8ffadca40;  1 drivers
v0x55e8ffab5260_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffab5300_0 .net "clk", 0 0, v0x55e8ffad8a10_0;  alias, 1 drivers
v0x55e8ffab53a0_0 .net "in1", 0 0, v0x55e8ffad8ab0_0;  alias, 1 drivers
v0x55e8ffab5560_0 .net "in2", 0 0, v0x55e8ffad8b50_0;  alias, 1 drivers
v0x55e8ffab5690_0 .net "in3", 0 0, v0x55e8ffad8bf0_0;  alias, 1 drivers
v0x55e8ffab57c0_0 .net "in4", 0 0, v0x55e8ffad8c90_0;  alias, 1 drivers
v0x55e8ffab58f0_0 .net "out1", 0 0, L_0x55e8ffadcdc0;  alias, 1 drivers
v0x55e8ffab5990_0 .net "out2", 0 0, L_0x55e8ffadd020;  alias, 1 drivers
v0x55e8ffab5a30_0 .net "out3", 0 0, L_0x55e8ffadd230;  alias, 1 drivers
v0x55e8ffab5ad0_0 .net "out4", 0 0, L_0x55e8ffadd370;  alias, 1 drivers
v0x55e8ffab5b70_0 .net "q1", 0 0, v0x55e8ffab2e80_0;  1 drivers
v0x55e8ffab5d20_0 .net "q2", 0 0, v0x55e8ffab37e0_0;  1 drivers
v0x55e8ffab5dc0_0 .net "q3", 0 0, v0x55e8ffab4150_0;  1 drivers
v0x55e8ffab5e60_0 .net "q4", 0 0, v0x55e8ffab4ab0_0;  1 drivers
v0x55e8ffab5f00_0 .net "qnot1", 0 0, v0x55e8ffab2f40_0;  1 drivers
v0x55e8ffab5fa0_0 .net "qnot2", 0 0, v0x55e8ffab3880_0;  1 drivers
v0x55e8ffab6040_0 .net "qnot3", 0 0, v0x55e8ffab4210_0;  1 drivers
v0x55e8ffab60e0_0 .net "qnot4", 0 0, v0x55e8ffab4b70_0;  1 drivers
v0x55e8ffab6180_0 .net "r_w", 0 0, L_0x55e8ffad9d30;  alias, 1 drivers
S_0x55e8ffab2780 .scope module, "Flip_Flop_JK1" "jkff" 8 24, 9 13 0, S_0x55e8ffab2450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffab2ab0_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffab2b70_0 .net "clk", 0 0, L_0x55e8ffadca40;  alias, 1 drivers
v0x55e8ffab2c30_0 .net "j", 0 0, v0x55e8ffad8ab0_0;  alias, 1 drivers
v0x55e8ffab2cd0_0 .net "k", 0 0, L_0x55e8ffadcab0;  1 drivers
L_0x7f2a3df8d600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffab2d70_0 .net "preset", 0 0, L_0x7f2a3df8d600;  1 drivers
v0x55e8ffab2e80_0 .var "q", 0 0;
v0x55e8ffab2f40_0 .var "qnot", 0 0;
E_0x55e8ffab2a30 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffab2d70_0, v0x55e8ffab2b70_0;
S_0x55e8ffab3120 .scope module, "Flip_Flop_JK2" "jkff" 8 26, 9 13 0, S_0x55e8ffab2450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffab3430_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffab34f0_0 .net "clk", 0 0, L_0x55e8ffadca40;  alias, 1 drivers
v0x55e8ffab35b0_0 .net "j", 0 0, v0x55e8ffad8b50_0;  alias, 1 drivers
v0x55e8ffab3650_0 .net "k", 0 0, L_0x55e8ffadcb20;  1 drivers
L_0x7f2a3df8d648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffab36f0_0 .net "preset", 0 0, L_0x7f2a3df8d648;  1 drivers
v0x55e8ffab37e0_0 .var "q", 0 0;
v0x55e8ffab3880_0 .var "qnot", 0 0;
E_0x55e8ffab33d0 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffab36f0_0, v0x55e8ffab2b70_0;
S_0x55e8ffab3a60 .scope module, "Flip_Flop_JK3" "jkff" 8 28, 9 13 0, S_0x55e8ffab2450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffab3d50_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffab3e10_0 .net "clk", 0 0, L_0x55e8ffadca40;  alias, 1 drivers
v0x55e8ffab3f20_0 .net "j", 0 0, v0x55e8ffad8bf0_0;  alias, 1 drivers
v0x55e8ffab3fc0_0 .net "k", 0 0, L_0x55e8ffadcbf0;  1 drivers
L_0x7f2a3df8d690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffab4060_0 .net "preset", 0 0, L_0x7f2a3df8d690;  1 drivers
v0x55e8ffab4150_0 .var "q", 0 0;
v0x55e8ffab4210_0 .var "qnot", 0 0;
E_0x55e8ffab3cf0 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffab4060_0, v0x55e8ffab2b70_0;
S_0x55e8ffab43f0 .scope module, "Flip_Flop_JK4" "jkff" 8 30, 9 13 0, S_0x55e8ffab2450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffab4700_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffab47c0_0 .net "clk", 0 0, L_0x55e8ffadca40;  alias, 1 drivers
v0x55e8ffab4880_0 .net "j", 0 0, v0x55e8ffad8c90_0;  alias, 1 drivers
v0x55e8ffab4920_0 .net "k", 0 0, L_0x55e8ffadccf0;  1 drivers
L_0x7f2a3df8d6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffab49c0_0 .net "preset", 0 0, L_0x7f2a3df8d6d8;  1 drivers
v0x55e8ffab4ab0_0 .var "q", 0 0;
v0x55e8ffab4b70_0 .var "qnot", 0 0;
E_0x55e8ffab4680 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffab49c0_0, v0x55e8ffab2b70_0;
S_0x55e8ffab6290 .scope module, "ram_2" "RAM_1x4" 7 25, 8 13 0, S_0x55e8ffab2080;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /OUTPUT 1 "out3";
    .port_info 3 /OUTPUT 1 "out4";
    .port_info 4 /INPUT 1 "in1";
    .port_info 5 /INPUT 1 "in2";
    .port_info 6 /INPUT 1 "in3";
    .port_info 7 /INPUT 1 "in4";
    .port_info 8 /INPUT 1 "addr";
    .port_info 9 /INPUT 1 "r_w";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "clear";
L_0x55e8ffadd5a0 .functor AND 1, L_0x55e8ffada290, L_0x55e8ffad9d30, v0x55e8ffad8a10_0, C4<1>;
L_0x55e8ffadd610 .functor NOT 1, v0x55e8ffad8d30_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadd680 .functor NOT 1, v0x55e8ffad8dd0_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadd750 .functor NOT 1, v0x55e8ffad8e70_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadd850 .functor NOT 1, v0x55e8ffad8f10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadd920 .functor AND 1, L_0x55e8ffada290, L_0x55e8ffaddac0, v0x55e8ffab6b90_0, C4<1>;
L_0x55e8ffaddac0 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffaddf90 .functor AND 1, L_0x55e8ffada290, L_0x55e8ffade0e0, v0x55e8ffab7450_0, C4<1>;
L_0x55e8ffade0e0 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffade1a0 .functor AND 1, L_0x55e8ffada290, L_0x55e8ffade300, v0x55e8ffab7d20_0, C4<1>;
L_0x55e8ffade300 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffade370 .functor AND 1, L_0x55e8ffada290, L_0x55e8ffade4e0, v0x55e8ffab8680_0, C4<1>;
L_0x55e8ffade4e0 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
v0x55e8ffab8920_0 .net *"_ivl_16", 0 0, L_0x55e8ffaddac0;  1 drivers
v0x55e8ffab8a20_0 .net *"_ivl_18", 0 0, L_0x55e8ffade0e0;  1 drivers
v0x55e8ffab8b00_0 .net *"_ivl_20", 0 0, L_0x55e8ffade300;  1 drivers
v0x55e8ffab8bc0_0 .net *"_ivl_22", 0 0, L_0x55e8ffade4e0;  1 drivers
v0x55e8ffab8ca0_0 .net "addr", 0 0, L_0x55e8ffada290;  alias, 1 drivers
v0x55e8ffab8de0_0 .net "and1", 0 0, L_0x55e8ffadd5a0;  1 drivers
v0x55e8ffab8f10_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffab8fb0_0 .net "clk", 0 0, v0x55e8ffad8a10_0;  alias, 1 drivers
v0x55e8ffab90e0_0 .net "in1", 0 0, v0x55e8ffad8d30_0;  alias, 1 drivers
v0x55e8ffab92a0_0 .net "in2", 0 0, v0x55e8ffad8dd0_0;  alias, 1 drivers
v0x55e8ffab93d0_0 .net "in3", 0 0, v0x55e8ffad8e70_0;  alias, 1 drivers
v0x55e8ffab9500_0 .net "in4", 0 0, v0x55e8ffad8f10_0;  alias, 1 drivers
v0x55e8ffab9630_0 .net "out1", 0 0, L_0x55e8ffadd920;  alias, 1 drivers
v0x55e8ffab96d0_0 .net "out2", 0 0, L_0x55e8ffaddf90;  alias, 1 drivers
v0x55e8ffab9770_0 .net "out3", 0 0, L_0x55e8ffade1a0;  alias, 1 drivers
v0x55e8ffab9810_0 .net "out4", 0 0, L_0x55e8ffade370;  alias, 1 drivers
v0x55e8ffab98b0_0 .net "q1", 0 0, v0x55e8ffab6b90_0;  1 drivers
v0x55e8ffab9980_0 .net "q2", 0 0, v0x55e8ffab7450_0;  1 drivers
v0x55e8ffab9a50_0 .net "q3", 0 0, v0x55e8ffab7d20_0;  1 drivers
v0x55e8ffab9b20_0 .net "q4", 0 0, v0x55e8ffab8680_0;  1 drivers
v0x55e8ffab9bf0_0 .net "qnot1", 0 0, v0x55e8ffab6c50_0;  1 drivers
v0x55e8ffab9cc0_0 .net "qnot2", 0 0, v0x55e8ffab74f0_0;  1 drivers
v0x55e8ffab9d90_0 .net "qnot3", 0 0, v0x55e8ffab7de0_0;  1 drivers
v0x55e8ffab9e60_0 .net "qnot4", 0 0, v0x55e8ffab8740_0;  1 drivers
v0x55e8ffab9f30_0 .net "r_w", 0 0, L_0x55e8ffad9d30;  alias, 1 drivers
S_0x55e8ffab6550 .scope module, "Flip_Flop_JK1" "jkff" 8 24, 9 13 0, S_0x55e8ffab6290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffab6810_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffab68d0_0 .net "clk", 0 0, L_0x55e8ffadd5a0;  alias, 1 drivers
v0x55e8ffab6990_0 .net "j", 0 0, v0x55e8ffad8d30_0;  alias, 1 drivers
v0x55e8ffab6a30_0 .net "k", 0 0, L_0x55e8ffadd610;  1 drivers
L_0x7f2a3df8d720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffab6ad0_0 .net "preset", 0 0, L_0x7f2a3df8d720;  1 drivers
v0x55e8ffab6b90_0 .var "q", 0 0;
v0x55e8ffab6c50_0 .var "qnot", 0 0;
E_0x55e8ffab6790 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffab6ad0_0, v0x55e8ffab68d0_0;
S_0x55e8ffab6e30 .scope module, "Flip_Flop_JK2" "jkff" 8 26, 9 13 0, S_0x55e8ffab6290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffab70f0_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffab71b0_0 .net "clk", 0 0, L_0x55e8ffadd5a0;  alias, 1 drivers
v0x55e8ffab7270_0 .net "j", 0 0, v0x55e8ffad8dd0_0;  alias, 1 drivers
v0x55e8ffab7310_0 .net "k", 0 0, L_0x55e8ffadd680;  1 drivers
L_0x7f2a3df8d768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffab73b0_0 .net "preset", 0 0, L_0x7f2a3df8d768;  1 drivers
v0x55e8ffab7450_0 .var "q", 0 0;
v0x55e8ffab74f0_0 .var "qnot", 0 0;
E_0x55e8ffab7090 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffab73b0_0, v0x55e8ffab68d0_0;
S_0x55e8ffab76d0 .scope module, "Flip_Flop_JK3" "jkff" 8 28, 9 13 0, S_0x55e8ffab6290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffab7970_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffab7a30_0 .net "clk", 0 0, L_0x55e8ffadd5a0;  alias, 1 drivers
v0x55e8ffab7af0_0 .net "j", 0 0, v0x55e8ffad8e70_0;  alias, 1 drivers
v0x55e8ffab7b90_0 .net "k", 0 0, L_0x55e8ffadd750;  1 drivers
L_0x7f2a3df8d7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffab7c30_0 .net "preset", 0 0, L_0x7f2a3df8d7b0;  1 drivers
v0x55e8ffab7d20_0 .var "q", 0 0;
v0x55e8ffab7de0_0 .var "qnot", 0 0;
E_0x55e8ffab7910 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffab7c30_0, v0x55e8ffab68d0_0;
S_0x55e8ffab7fc0 .scope module, "Flip_Flop_JK4" "jkff" 8 30, 9 13 0, S_0x55e8ffab6290;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffab82d0_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffab8390_0 .net "clk", 0 0, L_0x55e8ffadd5a0;  alias, 1 drivers
v0x55e8ffab8450_0 .net "j", 0 0, v0x55e8ffad8f10_0;  alias, 1 drivers
v0x55e8ffab84f0_0 .net "k", 0 0, L_0x55e8ffadd850;  1 drivers
L_0x7f2a3df8d7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffab8590_0 .net "preset", 0 0, L_0x7f2a3df8d7f8;  1 drivers
v0x55e8ffab8680_0 .var "q", 0 0;
v0x55e8ffab8740_0 .var "qnot", 0 0;
E_0x55e8ffab8250 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffab8590_0, v0x55e8ffab68d0_0;
S_0x55e8ffabd1f0 .scope module, "ram_2" "RAM_2x8" 3 31, 6 15 0, S_0x55e8ffa5a2d0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /OUTPUT 1 "out3";
    .port_info 3 /OUTPUT 1 "out4";
    .port_info 4 /OUTPUT 1 "out5";
    .port_info 5 /OUTPUT 1 "out6";
    .port_info 6 /OUTPUT 1 "out7";
    .port_info 7 /OUTPUT 1 "out8";
    .port_info 8 /INPUT 1 "in1";
    .port_info 9 /INPUT 1 "in2";
    .port_info 10 /INPUT 1 "in3";
    .port_info 11 /INPUT 1 "in4";
    .port_info 12 /INPUT 1 "in5";
    .port_info 13 /INPUT 1 "in6";
    .port_info 14 /INPUT 1 "in7";
    .port_info 15 /INPUT 1 "in8";
    .port_info 16 /INPUT 1 "addr";
    .port_info 17 /INPUT 1 "r_w";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /INPUT 1 "clear";
v0x55e8ffad4c00_0 .net "addr", 0 0, L_0x55e8ffad9b30;  alias, 1 drivers
v0x55e8ffad4cc0_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffad4d80_0 .net "clk", 0 0, v0x55e8ffad8a10_0;  alias, 1 drivers
v0x55e8ffad4e20_0 .net "in1", 0 0, v0x55e8ffad8ab0_0;  alias, 1 drivers
v0x55e8ffad4ec0_0 .net "in2", 0 0, v0x55e8ffad8b50_0;  alias, 1 drivers
v0x55e8ffad4fb0_0 .net "in3", 0 0, v0x55e8ffad8bf0_0;  alias, 1 drivers
v0x55e8ffad5050_0 .net "in4", 0 0, v0x55e8ffad8c90_0;  alias, 1 drivers
v0x55e8ffad50f0_0 .net "in5", 0 0, v0x55e8ffad8d30_0;  alias, 1 drivers
v0x55e8ffad5190_0 .net "in6", 0 0, v0x55e8ffad8dd0_0;  alias, 1 drivers
v0x55e8ffad5230_0 .net "in7", 0 0, v0x55e8ffad8e70_0;  alias, 1 drivers
v0x55e8ffad52d0_0 .net "in8", 0 0, v0x55e8ffad8f10_0;  alias, 1 drivers
v0x55e8ffad5370_0 .net "out1", 0 0, L_0x55e8ffae2990;  alias, 1 drivers
v0x55e8ffad5410_0 .net "out1_1", 0 0, L_0x55e8ffadfdf0;  1 drivers
v0x55e8ffad54b0_0 .net "out1_2", 0 0, L_0x55e8ffae1540;  1 drivers
v0x55e8ffad5550_0 .net "out2", 0 0, L_0x55e8ffae2d90;  alias, 1 drivers
v0x55e8ffad5640_0 .net "out2_1", 0 0, L_0x55e8ffae0050;  1 drivers
v0x55e8ffad56e0_0 .net "out2_2", 0 0, L_0x55e8ffae17a0;  1 drivers
v0x55e8ffad5890_0 .net "out3", 0 0, L_0x55e8ffae2f80;  alias, 1 drivers
v0x55e8ffad5980_0 .net "out3_1", 0 0, L_0x55e8ffae0260;  1 drivers
v0x55e8ffad5a20_0 .net "out3_2", 0 0, L_0x55e8ffae19b0;  1 drivers
v0x55e8ffad5ac0_0 .net "out4", 0 0, L_0x55e8ffae3170;  alias, 1 drivers
v0x55e8ffad5bb0_0 .net "out4_1", 0 0, L_0x55e8ffae03a0;  1 drivers
v0x55e8ffad5c50_0 .net "out4_2", 0 0, L_0x55e8ffae1af0;  1 drivers
v0x55e8ffad5cf0_0 .net "out5", 0 0, L_0x55e8ffae3360;  alias, 1 drivers
v0x55e8ffad5de0_0 .net "out5_1", 0 0, L_0x55e8ffae0950;  1 drivers
v0x55e8ffad5e80_0 .net "out5_2", 0 0, L_0x55e8ffae20a0;  1 drivers
v0x55e8ffad5f20_0 .net "out6", 0 0, L_0x55e8ffae3550;  alias, 1 drivers
v0x55e8ffad6010_0 .net "out6_1", 0 0, L_0x55e8ffae0bb0;  1 drivers
v0x55e8ffad60b0_0 .net "out6_2", 0 0, L_0x55e8ffae22c0;  1 drivers
v0x55e8ffad6150_0 .net "out7", 0 0, L_0x55e8ffae3b00;  alias, 1 drivers
v0x55e8ffad6240_0 .net "out7_1", 0 0, L_0x55e8ffae0dc0;  1 drivers
v0x55e8ffad62e0_0 .net "out7_2", 0 0, L_0x55e8ffae24d0;  1 drivers
v0x55e8ffad6380_0 .net "out8", 0 0, L_0x55e8ffae3cf0;  alias, 1 drivers
v0x55e8ffad6470_0 .net "out8_1", 0 0, L_0x55e8ffae0f90;  1 drivers
v0x55e8ffad6510_0 .net "out8_2", 0 0, L_0x55e8ffae26a0;  1 drivers
v0x55e8ffad65b0_0 .net "r_w", 0 0, L_0x55e8ffad9f30;  alias, 1 drivers
v0x55e8ffad6650_0 .net "y0", 0 0, L_0x55e8ffadf6e0;  1 drivers
v0x55e8ffad66f0_0 .net "y1", 0 0, L_0x55e8ffadf8e0;  1 drivers
S_0x55e8ffabd570 .scope module, "demu" "demux1to2" 6 27, 4 12 0, S_0x55e8ffabd1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 1 "y0";
    .port_info 3 /OUTPUT 1 "y1";
L_0x7f2a3df8da80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadf620 .functor XNOR 1, L_0x55e8ffad9b30, L_0x7f2a3df8da80, C4<0>, C4<0>;
L_0x7f2a3df8db10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadf820 .functor XNOR 1, L_0x55e8ffad9b30, L_0x7f2a3df8db10, C4<0>, C4<0>;
v0x55e8ffabd720_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8da80;  1 drivers
v0x55e8ffabd820_0 .net *"_ivl_10", 0 0, L_0x55e8ffadf820;  1 drivers
L_0x7f2a3df8db58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffabd8e0_0 .net/2u *"_ivl_12", 0 0, L_0x7f2a3df8db58;  1 drivers
v0x55e8ffabd9a0_0 .net *"_ivl_2", 0 0, L_0x55e8ffadf620;  1 drivers
L_0x7f2a3df8dac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffabda60_0 .net/2u *"_ivl_4", 0 0, L_0x7f2a3df8dac8;  1 drivers
v0x55e8ffabdb90_0 .net/2u *"_ivl_8", 0 0, L_0x7f2a3df8db10;  1 drivers
L_0x7f2a3df8dba0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55e8ffabdc70_0 .net "d", 0 0, L_0x7f2a3df8dba0;  1 drivers
v0x55e8ffabdd30_0 .net "sel", 0 0, L_0x55e8ffad9b30;  alias, 1 drivers
v0x55e8ffabddd0_0 .net "y0", 0 0, L_0x55e8ffadf6e0;  alias, 1 drivers
v0x55e8ffabdf00_0 .net "y1", 0 0, L_0x55e8ffadf8e0;  alias, 1 drivers
L_0x55e8ffadf6e0 .functor MUXZ 1, L_0x7f2a3df8dac8, L_0x7f2a3df8dba0, L_0x55e8ffadf620, C4<>;
L_0x55e8ffadf8e0 .functor MUXZ 1, L_0x7f2a3df8db58, L_0x7f2a3df8dba0, L_0x55e8ffadf820, C4<>;
S_0x55e8ffabe040 .scope module, "mux1" "mux2to1" 6 33, 5 12 0, S_0x55e8ffabd1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8e068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae28d0 .functor XNOR 1, L_0x55e8ffad9b30, L_0x7f2a3df8e068, C4<0>, C4<0>;
v0x55e8ffabe260_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8e068;  1 drivers
v0x55e8ffabe340_0 .net *"_ivl_2", 0 0, L_0x55e8ffae28d0;  1 drivers
v0x55e8ffabe400_0 .net "d0", 0 0, L_0x55e8ffadfdf0;  alias, 1 drivers
v0x55e8ffabe4a0_0 .net "d1", 0 0, L_0x55e8ffae1540;  alias, 1 drivers
v0x55e8ffabe560_0 .net "sel", 0 0, L_0x55e8ffad9b30;  alias, 1 drivers
v0x55e8ffabe6a0_0 .net "y", 0 0, L_0x55e8ffae2990;  alias, 1 drivers
L_0x55e8ffae2990 .functor MUXZ 1, L_0x55e8ffae1540, L_0x55e8ffadfdf0, L_0x55e8ffae28d0, C4<>;
S_0x55e8ffabe7a0 .scope module, "mux2" "mux2to1" 6 34, 5 12 0, S_0x55e8ffabd1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8e0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae2ac0 .functor XNOR 1, L_0x55e8ffad9b30, L_0x7f2a3df8e0b0, C4<0>, C4<0>;
v0x55e8ffabe9f0_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8e0b0;  1 drivers
v0x55e8ffabead0_0 .net *"_ivl_2", 0 0, L_0x55e8ffae2ac0;  1 drivers
v0x55e8ffabeb90_0 .net "d0", 0 0, L_0x55e8ffae0050;  alias, 1 drivers
v0x55e8ffabec30_0 .net "d1", 0 0, L_0x55e8ffae17a0;  alias, 1 drivers
v0x55e8ffabecf0_0 .net "sel", 0 0, L_0x55e8ffad9b30;  alias, 1 drivers
v0x55e8ffabede0_0 .net "y", 0 0, L_0x55e8ffae2d90;  alias, 1 drivers
L_0x55e8ffae2d90 .functor MUXZ 1, L_0x55e8ffae17a0, L_0x55e8ffae0050, L_0x55e8ffae2ac0, C4<>;
S_0x55e8ffabeee0 .scope module, "mux3" "mux2to1" 6 35, 5 12 0, S_0x55e8ffabd1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8e0f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae2ec0 .functor XNOR 1, L_0x55e8ffad9b30, L_0x7f2a3df8e0f8, C4<0>, C4<0>;
v0x55e8ffabf130_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8e0f8;  1 drivers
v0x55e8ffabf230_0 .net *"_ivl_2", 0 0, L_0x55e8ffae2ec0;  1 drivers
v0x55e8ffabf2f0_0 .net "d0", 0 0, L_0x55e8ffae0260;  alias, 1 drivers
v0x55e8ffabf390_0 .net "d1", 0 0, L_0x55e8ffae19b0;  alias, 1 drivers
v0x55e8ffabf450_0 .net "sel", 0 0, L_0x55e8ffad9b30;  alias, 1 drivers
v0x55e8ffabf5d0_0 .net "y", 0 0, L_0x55e8ffae2f80;  alias, 1 drivers
L_0x55e8ffae2f80 .functor MUXZ 1, L_0x55e8ffae19b0, L_0x55e8ffae0260, L_0x55e8ffae2ec0, C4<>;
S_0x55e8ffabf6d0 .scope module, "mux4" "mux2to1" 6 36, 5 12 0, S_0x55e8ffabd1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8e140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae30b0 .functor XNOR 1, L_0x55e8ffad9b30, L_0x7f2a3df8e140, C4<0>, C4<0>;
v0x55e8ffabf920_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8e140;  1 drivers
v0x55e8ffabfa20_0 .net *"_ivl_2", 0 0, L_0x55e8ffae30b0;  1 drivers
v0x55e8ffabfae0_0 .net "d0", 0 0, L_0x55e8ffae03a0;  alias, 1 drivers
v0x55e8ffabfb80_0 .net "d1", 0 0, L_0x55e8ffae1af0;  alias, 1 drivers
v0x55e8ffabfc40_0 .net "sel", 0 0, L_0x55e8ffad9b30;  alias, 1 drivers
v0x55e8ffabfd30_0 .net "y", 0 0, L_0x55e8ffae3170;  alias, 1 drivers
L_0x55e8ffae3170 .functor MUXZ 1, L_0x55e8ffae1af0, L_0x55e8ffae03a0, L_0x55e8ffae30b0, C4<>;
S_0x55e8ffabfe30 .scope module, "mux5" "mux2to1" 6 37, 5 12 0, S_0x55e8ffabd1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8e188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae32a0 .functor XNOR 1, L_0x55e8ffad9b30, L_0x7f2a3df8e188, C4<0>, C4<0>;
v0x55e8ffac0080_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8e188;  1 drivers
v0x55e8ffac0180_0 .net *"_ivl_2", 0 0, L_0x55e8ffae32a0;  1 drivers
v0x55e8ffac0240_0 .net "d0", 0 0, L_0x55e8ffae0950;  alias, 1 drivers
v0x55e8ffac02e0_0 .net "d1", 0 0, L_0x55e8ffae20a0;  alias, 1 drivers
v0x55e8ffac03a0_0 .net "sel", 0 0, L_0x55e8ffad9b30;  alias, 1 drivers
v0x55e8ffac0490_0 .net "y", 0 0, L_0x55e8ffae3360;  alias, 1 drivers
L_0x55e8ffae3360 .functor MUXZ 1, L_0x55e8ffae20a0, L_0x55e8ffae0950, L_0x55e8ffae32a0, C4<>;
S_0x55e8ffac0590 .scope module, "mux6" "mux2to1" 6 38, 5 12 0, S_0x55e8ffabd1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8e1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae3490 .functor XNOR 1, L_0x55e8ffad9b30, L_0x7f2a3df8e1d0, C4<0>, C4<0>;
v0x55e8ffac07e0_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8e1d0;  1 drivers
v0x55e8ffac08e0_0 .net *"_ivl_2", 0 0, L_0x55e8ffae3490;  1 drivers
v0x55e8ffac09a0_0 .net "d0", 0 0, L_0x55e8ffae0bb0;  alias, 1 drivers
v0x55e8ffac0a40_0 .net "d1", 0 0, L_0x55e8ffae22c0;  alias, 1 drivers
v0x55e8ffac0b00_0 .net "sel", 0 0, L_0x55e8ffad9b30;  alias, 1 drivers
v0x55e8ffac0bf0_0 .net "y", 0 0, L_0x55e8ffae3550;  alias, 1 drivers
L_0x55e8ffae3550 .functor MUXZ 1, L_0x55e8ffae22c0, L_0x55e8ffae0bb0, L_0x55e8ffae3490, C4<>;
S_0x55e8ffac0cf0 .scope module, "mux7" "mux2to1" 6 39, 5 12 0, S_0x55e8ffabd1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8e218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae3a90 .functor XNOR 1, L_0x55e8ffad9b30, L_0x7f2a3df8e218, C4<0>, C4<0>;
v0x55e8ffac0f40_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8e218;  1 drivers
v0x55e8ffac1040_0 .net *"_ivl_2", 0 0, L_0x55e8ffae3a90;  1 drivers
v0x55e8ffac1100_0 .net "d0", 0 0, L_0x55e8ffae0dc0;  alias, 1 drivers
v0x55e8ffac11a0_0 .net "d1", 0 0, L_0x55e8ffae24d0;  alias, 1 drivers
v0x55e8ffac1260_0 .net "sel", 0 0, L_0x55e8ffad9b30;  alias, 1 drivers
v0x55e8ffac1350_0 .net "y", 0 0, L_0x55e8ffae3b00;  alias, 1 drivers
L_0x55e8ffae3b00 .functor MUXZ 1, L_0x55e8ffae24d0, L_0x55e8ffae0dc0, L_0x55e8ffae3a90, C4<>;
S_0x55e8ffac1450 .scope module, "mux8" "mux2to1" 6 40, 5 12 0, S_0x55e8ffabd1f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 1 "d0";
    .port_info 2 /INPUT 1 "d1";
    .port_info 3 /OUTPUT 1 "y";
L_0x7f2a3df8e260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae3c30 .functor XNOR 1, L_0x55e8ffad9b30, L_0x7f2a3df8e260, C4<0>, C4<0>;
v0x55e8ffac16a0_0 .net/2u *"_ivl_0", 0 0, L_0x7f2a3df8e260;  1 drivers
v0x55e8ffac17a0_0 .net *"_ivl_2", 0 0, L_0x55e8ffae3c30;  1 drivers
v0x55e8ffac1860_0 .net "d0", 0 0, L_0x55e8ffae0f90;  alias, 1 drivers
v0x55e8ffac1900_0 .net "d1", 0 0, L_0x55e8ffae26a0;  alias, 1 drivers
v0x55e8ffac19c0_0 .net "sel", 0 0, L_0x55e8ffad9b30;  alias, 1 drivers
v0x55e8ffac1a60_0 .net "y", 0 0, L_0x55e8ffae3cf0;  alias, 1 drivers
L_0x55e8ffae3cf0 .functor MUXZ 1, L_0x55e8ffae26a0, L_0x55e8ffae0f90, L_0x55e8ffae3c30, C4<>;
S_0x55e8ffac1b90 .scope module, "ram_1" "RAM_1x8" 6 29, 7 14 0, S_0x55e8ffabd1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /OUTPUT 1 "out3";
    .port_info 3 /OUTPUT 1 "out4";
    .port_info 4 /OUTPUT 1 "out5";
    .port_info 5 /OUTPUT 1 "out6";
    .port_info 6 /OUTPUT 1 "out7";
    .port_info 7 /OUTPUT 1 "out8";
    .port_info 8 /INPUT 1 "in1";
    .port_info 9 /INPUT 1 "in2";
    .port_info 10 /INPUT 1 "in3";
    .port_info 11 /INPUT 1 "in4";
    .port_info 12 /INPUT 1 "in5";
    .port_info 13 /INPUT 1 "in6";
    .port_info 14 /INPUT 1 "in7";
    .port_info 15 /INPUT 1 "in8";
    .port_info 16 /INPUT 1 "addr";
    .port_info 17 /INPUT 1 "r_w";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /INPUT 1 "clear";
v0x55e8ffaca930_0 .net "addr", 0 0, L_0x55e8ffadf6e0;  alias, 1 drivers
v0x55e8ffaca9f0_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffacaab0_0 .net "clk", 0 0, v0x55e8ffad8a10_0;  alias, 1 drivers
v0x55e8ffacab50_0 .net "in1", 0 0, v0x55e8ffad8ab0_0;  alias, 1 drivers
v0x55e8ffacabf0_0 .net "in2", 0 0, v0x55e8ffad8b50_0;  alias, 1 drivers
v0x55e8ffacac90_0 .net "in3", 0 0, v0x55e8ffad8bf0_0;  alias, 1 drivers
v0x55e8ffacad30_0 .net "in4", 0 0, v0x55e8ffad8c90_0;  alias, 1 drivers
v0x55e8ffacadd0_0 .net "in5", 0 0, v0x55e8ffad8d30_0;  alias, 1 drivers
v0x55e8ffacae70_0 .net "in6", 0 0, v0x55e8ffad8dd0_0;  alias, 1 drivers
v0x55e8ffacaf10_0 .net "in7", 0 0, v0x55e8ffad8e70_0;  alias, 1 drivers
v0x55e8ffacafb0_0 .net "in8", 0 0, v0x55e8ffad8f10_0;  alias, 1 drivers
v0x55e8ffacb050_0 .net "out1", 0 0, L_0x55e8ffadfdf0;  alias, 1 drivers
v0x55e8ffacb0f0_0 .net "out2", 0 0, L_0x55e8ffae0050;  alias, 1 drivers
v0x55e8ffacb1e0_0 .net "out3", 0 0, L_0x55e8ffae0260;  alias, 1 drivers
v0x55e8ffacb2d0_0 .net "out4", 0 0, L_0x55e8ffae03a0;  alias, 1 drivers
v0x55e8ffacb3c0_0 .net "out5", 0 0, L_0x55e8ffae0950;  alias, 1 drivers
v0x55e8ffacb4b0_0 .net "out6", 0 0, L_0x55e8ffae0bb0;  alias, 1 drivers
v0x55e8ffacb6b0_0 .net "out7", 0 0, L_0x55e8ffae0dc0;  alias, 1 drivers
v0x55e8ffacb7a0_0 .net "out8", 0 0, L_0x55e8ffae0f90;  alias, 1 drivers
v0x55e8ffacb890_0 .net "r_w", 0 0, L_0x55e8ffad9f30;  alias, 1 drivers
S_0x55e8ffac2010 .scope module, "ram_1" "RAM_1x4" 7 23, 8 13 0, S_0x55e8ffac1b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /OUTPUT 1 "out3";
    .port_info 3 /OUTPUT 1 "out4";
    .port_info 4 /INPUT 1 "in1";
    .port_info 5 /INPUT 1 "in2";
    .port_info 6 /INPUT 1 "in3";
    .port_info 7 /INPUT 1 "in4";
    .port_info 8 /INPUT 1 "addr";
    .port_info 9 /INPUT 1 "r_w";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "clear";
L_0x55e8ffadfa70 .functor AND 1, L_0x55e8ffadf6e0, L_0x55e8ffad9f30, v0x55e8ffad8a10_0, C4<1>;
L_0x55e8ffadfae0 .functor NOT 1, v0x55e8ffad8ab0_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadfb50 .functor NOT 1, v0x55e8ffad8b50_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadfc20 .functor NOT 1, v0x55e8ffad8bf0_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadfd20 .functor NOT 1, v0x55e8ffad8c90_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffadfdf0 .functor AND 1, L_0x55e8ffadf6e0, L_0x55e8ffadff90, v0x55e8ffac2ab0_0, C4<1>;
L_0x55e8ffadff90 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae0050 .functor AND 1, L_0x55e8ffadf6e0, L_0x55e8ffae01a0, v0x55e8ffac3440_0, C4<1>;
L_0x55e8ffae01a0 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae0260 .functor AND 1, L_0x55e8ffadf6e0, L_0x55e8ffae0330, v0x55e8ffac3db0_0, C4<1>;
L_0x55e8ffae0330 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae03a0 .functor AND 1, L_0x55e8ffadf6e0, L_0x55e8ffae0510, v0x55e8ffac4710_0, C4<1>;
L_0x55e8ffae0510 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
v0x55e8ffac49b0_0 .net *"_ivl_16", 0 0, L_0x55e8ffadff90;  1 drivers
v0x55e8ffac4ab0_0 .net *"_ivl_18", 0 0, L_0x55e8ffae01a0;  1 drivers
v0x55e8ffac4b90_0 .net *"_ivl_20", 0 0, L_0x55e8ffae0330;  1 drivers
v0x55e8ffac4c50_0 .net *"_ivl_22", 0 0, L_0x55e8ffae0510;  1 drivers
v0x55e8ffac4d30_0 .net "addr", 0 0, L_0x55e8ffadf6e0;  alias, 1 drivers
v0x55e8ffac4e20_0 .net "and1", 0 0, L_0x55e8ffadfa70;  1 drivers
v0x55e8ffac4f50_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffac4ff0_0 .net "clk", 0 0, v0x55e8ffad8a10_0;  alias, 1 drivers
v0x55e8ffac5090_0 .net "in1", 0 0, v0x55e8ffad8ab0_0;  alias, 1 drivers
v0x55e8ffac52d0_0 .net "in2", 0 0, v0x55e8ffad8b50_0;  alias, 1 drivers
v0x55e8ffac5480_0 .net "in3", 0 0, v0x55e8ffad8bf0_0;  alias, 1 drivers
v0x55e8ffac5630_0 .net "in4", 0 0, v0x55e8ffad8c90_0;  alias, 1 drivers
v0x55e8ffac57e0_0 .net "out1", 0 0, L_0x55e8ffadfdf0;  alias, 1 drivers
v0x55e8ffac58b0_0 .net "out2", 0 0, L_0x55e8ffae0050;  alias, 1 drivers
v0x55e8ffac5980_0 .net "out3", 0 0, L_0x55e8ffae0260;  alias, 1 drivers
v0x55e8ffac5a50_0 .net "out4", 0 0, L_0x55e8ffae03a0;  alias, 1 drivers
v0x55e8ffac5b20_0 .net "q1", 0 0, v0x55e8ffac2ab0_0;  1 drivers
v0x55e8ffac5d00_0 .net "q2", 0 0, v0x55e8ffac3440_0;  1 drivers
v0x55e8ffac5dd0_0 .net "q3", 0 0, v0x55e8ffac3db0_0;  1 drivers
v0x55e8ffac5ea0_0 .net "q4", 0 0, v0x55e8ffac4710_0;  1 drivers
v0x55e8ffac5f70_0 .net "qnot1", 0 0, v0x55e8ffac2b70_0;  1 drivers
v0x55e8ffac6040_0 .net "qnot2", 0 0, v0x55e8ffac34e0_0;  1 drivers
v0x55e8ffac6110_0 .net "qnot3", 0 0, v0x55e8ffac3e70_0;  1 drivers
v0x55e8ffac61e0_0 .net "qnot4", 0 0, v0x55e8ffac47d0_0;  1 drivers
v0x55e8ffac62b0_0 .net "r_w", 0 0, L_0x55e8ffad9f30;  alias, 1 drivers
S_0x55e8ffac23b0 .scope module, "Flip_Flop_JK1" "jkff" 8 24, 9 13 0, S_0x55e8ffac2010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffac26e0_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffac27a0_0 .net "clk", 0 0, L_0x55e8ffadfa70;  alias, 1 drivers
v0x55e8ffac2860_0 .net "j", 0 0, v0x55e8ffad8ab0_0;  alias, 1 drivers
v0x55e8ffac2900_0 .net "k", 0 0, L_0x55e8ffadfae0;  1 drivers
L_0x7f2a3df8dbe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffac29a0_0 .net "preset", 0 0, L_0x7f2a3df8dbe8;  1 drivers
v0x55e8ffac2ab0_0 .var "q", 0 0;
v0x55e8ffac2b70_0 .var "qnot", 0 0;
E_0x55e8ffac2660 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffac29a0_0, v0x55e8ffac27a0_0;
S_0x55e8ffac2d50 .scope module, "Flip_Flop_JK2" "jkff" 8 26, 9 13 0, S_0x55e8ffac2010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffac3060_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffac3120_0 .net "clk", 0 0, L_0x55e8ffadfa70;  alias, 1 drivers
v0x55e8ffac31e0_0 .net "j", 0 0, v0x55e8ffad8b50_0;  alias, 1 drivers
v0x55e8ffac32b0_0 .net "k", 0 0, L_0x55e8ffadfb50;  1 drivers
L_0x7f2a3df8dc30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffac3350_0 .net "preset", 0 0, L_0x7f2a3df8dc30;  1 drivers
v0x55e8ffac3440_0 .var "q", 0 0;
v0x55e8ffac34e0_0 .var "qnot", 0 0;
E_0x55e8ffac3000 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffac3350_0, v0x55e8ffac27a0_0;
S_0x55e8ffac36c0 .scope module, "Flip_Flop_JK3" "jkff" 8 28, 9 13 0, S_0x55e8ffac2010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffac39b0_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffac3a70_0 .net "clk", 0 0, L_0x55e8ffadfa70;  alias, 1 drivers
v0x55e8ffac3b80_0 .net "j", 0 0, v0x55e8ffad8bf0_0;  alias, 1 drivers
v0x55e8ffac3c20_0 .net "k", 0 0, L_0x55e8ffadfc20;  1 drivers
L_0x7f2a3df8dc78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffac3cc0_0 .net "preset", 0 0, L_0x7f2a3df8dc78;  1 drivers
v0x55e8ffac3db0_0 .var "q", 0 0;
v0x55e8ffac3e70_0 .var "qnot", 0 0;
E_0x55e8ffac3950 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffac3cc0_0, v0x55e8ffac27a0_0;
S_0x55e8ffac4050 .scope module, "Flip_Flop_JK4" "jkff" 8 30, 9 13 0, S_0x55e8ffac2010;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffac4360_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffac4420_0 .net "clk", 0 0, L_0x55e8ffadfa70;  alias, 1 drivers
v0x55e8ffac44e0_0 .net "j", 0 0, v0x55e8ffad8c90_0;  alias, 1 drivers
v0x55e8ffac4580_0 .net "k", 0 0, L_0x55e8ffadfd20;  1 drivers
L_0x7f2a3df8dcc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffac4620_0 .net "preset", 0 0, L_0x7f2a3df8dcc0;  1 drivers
v0x55e8ffac4710_0 .var "q", 0 0;
v0x55e8ffac47d0_0 .var "qnot", 0 0;
E_0x55e8ffac42e0 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffac4620_0, v0x55e8ffac27a0_0;
S_0x55e8ffac63f0 .scope module, "ram_2" "RAM_1x4" 7 25, 8 13 0, S_0x55e8ffac1b90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /OUTPUT 1 "out3";
    .port_info 3 /OUTPUT 1 "out4";
    .port_info 4 /INPUT 1 "in1";
    .port_info 5 /INPUT 1 "in2";
    .port_info 6 /INPUT 1 "in3";
    .port_info 7 /INPUT 1 "in4";
    .port_info 8 /INPUT 1 "addr";
    .port_info 9 /INPUT 1 "r_w";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "clear";
L_0x55e8ffae05d0 .functor AND 1, L_0x55e8ffadf6e0, L_0x55e8ffad9f30, v0x55e8ffad8a10_0, C4<1>;
L_0x55e8ffae0640 .functor NOT 1, v0x55e8ffad8d30_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae06b0 .functor NOT 1, v0x55e8ffad8dd0_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae0780 .functor NOT 1, v0x55e8ffad8e70_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae0880 .functor NOT 1, v0x55e8ffad8f10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae0950 .functor AND 1, L_0x55e8ffadf6e0, L_0x55e8ffae0af0, v0x55e8ffac6d50_0, C4<1>;
L_0x55e8ffae0af0 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae0bb0 .functor AND 1, L_0x55e8ffadf6e0, L_0x55e8ffae0d00, v0x55e8ffac76e0_0, C4<1>;
L_0x55e8ffae0d00 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae0dc0 .functor AND 1, L_0x55e8ffadf6e0, L_0x55e8ffae0f20, v0x55e8ffac8050_0, C4<1>;
L_0x55e8ffae0f20 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae0f90 .functor AND 1, L_0x55e8ffadf6e0, L_0x55e8ffae1100, v0x55e8ffac89b0_0, C4<1>;
L_0x55e8ffae1100 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
v0x55e8ffac8c50_0 .net *"_ivl_16", 0 0, L_0x55e8ffae0af0;  1 drivers
v0x55e8ffac8d50_0 .net *"_ivl_18", 0 0, L_0x55e8ffae0d00;  1 drivers
v0x55e8ffac8e30_0 .net *"_ivl_20", 0 0, L_0x55e8ffae0f20;  1 drivers
v0x55e8ffac8ef0_0 .net *"_ivl_22", 0 0, L_0x55e8ffae1100;  1 drivers
v0x55e8ffac8fd0_0 .net "addr", 0 0, L_0x55e8ffadf6e0;  alias, 1 drivers
v0x55e8ffac9110_0 .net "and1", 0 0, L_0x55e8ffae05d0;  1 drivers
v0x55e8ffac91b0_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffac9660_0 .net "clk", 0 0, v0x55e8ffad8a10_0;  alias, 1 drivers
v0x55e8ffac9810_0 .net "in1", 0 0, v0x55e8ffad8d30_0;  alias, 1 drivers
v0x55e8ffac99c0_0 .net "in2", 0 0, v0x55e8ffad8dd0_0;  alias, 1 drivers
v0x55e8ffac9b70_0 .net "in3", 0 0, v0x55e8ffad8e70_0;  alias, 1 drivers
v0x55e8ffac9d20_0 .net "in4", 0 0, v0x55e8ffad8f10_0;  alias, 1 drivers
v0x55e8ffac9ed0_0 .net "out1", 0 0, L_0x55e8ffae0950;  alias, 1 drivers
v0x55e8ffac9f70_0 .net "out2", 0 0, L_0x55e8ffae0bb0;  alias, 1 drivers
v0x55e8ffaca010_0 .net "out3", 0 0, L_0x55e8ffae0dc0;  alias, 1 drivers
v0x55e8ffaca0b0_0 .net "out4", 0 0, L_0x55e8ffae0f90;  alias, 1 drivers
v0x55e8ffaca150_0 .net "q1", 0 0, v0x55e8ffac6d50_0;  1 drivers
v0x55e8ffaca300_0 .net "q2", 0 0, v0x55e8ffac76e0_0;  1 drivers
v0x55e8ffaca3a0_0 .net "q3", 0 0, v0x55e8ffac8050_0;  1 drivers
v0x55e8ffaca440_0 .net "q4", 0 0, v0x55e8ffac89b0_0;  1 drivers
v0x55e8ffaca4e0_0 .net "qnot1", 0 0, v0x55e8ffac6e10_0;  1 drivers
v0x55e8ffaca5b0_0 .net "qnot2", 0 0, v0x55e8ffac7780_0;  1 drivers
v0x55e8ffaca680_0 .net "qnot3", 0 0, v0x55e8ffac8110_0;  1 drivers
v0x55e8ffaca750_0 .net "qnot4", 0 0, v0x55e8ffac8a70_0;  1 drivers
v0x55e8ffaca820_0 .net "r_w", 0 0, L_0x55e8ffad9f30;  alias, 1 drivers
S_0x55e8ffac66b0 .scope module, "Flip_Flop_JK1" "jkff" 8 24, 9 13 0, S_0x55e8ffac63f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffac6950_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffac6a10_0 .net "clk", 0 0, L_0x55e8ffae05d0;  alias, 1 drivers
v0x55e8ffac6ad0_0 .net "j", 0 0, v0x55e8ffad8d30_0;  alias, 1 drivers
v0x55e8ffac6ba0_0 .net "k", 0 0, L_0x55e8ffae0640;  1 drivers
L_0x7f2a3df8dd08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffac6c40_0 .net "preset", 0 0, L_0x7f2a3df8dd08;  1 drivers
v0x55e8ffac6d50_0 .var "q", 0 0;
v0x55e8ffac6e10_0 .var "qnot", 0 0;
E_0x55e8ffac68f0 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffac6c40_0, v0x55e8ffac6a10_0;
S_0x55e8ffac6ff0 .scope module, "Flip_Flop_JK2" "jkff" 8 26, 9 13 0, S_0x55e8ffac63f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffac7300_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffac73c0_0 .net "clk", 0 0, L_0x55e8ffae05d0;  alias, 1 drivers
v0x55e8ffac7480_0 .net "j", 0 0, v0x55e8ffad8dd0_0;  alias, 1 drivers
v0x55e8ffac7550_0 .net "k", 0 0, L_0x55e8ffae06b0;  1 drivers
L_0x7f2a3df8dd50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffac75f0_0 .net "preset", 0 0, L_0x7f2a3df8dd50;  1 drivers
v0x55e8ffac76e0_0 .var "q", 0 0;
v0x55e8ffac7780_0 .var "qnot", 0 0;
E_0x55e8ffac72a0 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffac75f0_0, v0x55e8ffac6a10_0;
S_0x55e8ffac7960 .scope module, "Flip_Flop_JK3" "jkff" 8 28, 9 13 0, S_0x55e8ffac63f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffac7c50_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffac7d10_0 .net "clk", 0 0, L_0x55e8ffae05d0;  alias, 1 drivers
v0x55e8ffac7e20_0 .net "j", 0 0, v0x55e8ffad8e70_0;  alias, 1 drivers
v0x55e8ffac7ec0_0 .net "k", 0 0, L_0x55e8ffae0780;  1 drivers
L_0x7f2a3df8dd98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffac7f60_0 .net "preset", 0 0, L_0x7f2a3df8dd98;  1 drivers
v0x55e8ffac8050_0 .var "q", 0 0;
v0x55e8ffac8110_0 .var "qnot", 0 0;
E_0x55e8ffac7bf0 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffac7f60_0, v0x55e8ffac6a10_0;
S_0x55e8ffac82f0 .scope module, "Flip_Flop_JK4" "jkff" 8 30, 9 13 0, S_0x55e8ffac63f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffac8600_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffac86c0_0 .net "clk", 0 0, L_0x55e8ffae05d0;  alias, 1 drivers
v0x55e8ffac8780_0 .net "j", 0 0, v0x55e8ffad8f10_0;  alias, 1 drivers
v0x55e8ffac8820_0 .net "k", 0 0, L_0x55e8ffae0880;  1 drivers
L_0x7f2a3df8dde0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffac88c0_0 .net "preset", 0 0, L_0x7f2a3df8dde0;  1 drivers
v0x55e8ffac89b0_0 .var "q", 0 0;
v0x55e8ffac8a70_0 .var "qnot", 0 0;
E_0x55e8ffac8580 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffac88c0_0, v0x55e8ffac6a10_0;
S_0x55e8ffacbc20 .scope module, "ram_2" "RAM_1x8" 6 31, 7 14 0, S_0x55e8ffabd1f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /OUTPUT 1 "out3";
    .port_info 3 /OUTPUT 1 "out4";
    .port_info 4 /OUTPUT 1 "out5";
    .port_info 5 /OUTPUT 1 "out6";
    .port_info 6 /OUTPUT 1 "out7";
    .port_info 7 /OUTPUT 1 "out8";
    .port_info 8 /INPUT 1 "in1";
    .port_info 9 /INPUT 1 "in2";
    .port_info 10 /INPUT 1 "in3";
    .port_info 11 /INPUT 1 "in4";
    .port_info 12 /INPUT 1 "in5";
    .port_info 13 /INPUT 1 "in6";
    .port_info 14 /INPUT 1 "in7";
    .port_info 15 /INPUT 1 "in8";
    .port_info 16 /INPUT 1 "addr";
    .port_info 17 /INPUT 1 "r_w";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /INPUT 1 "clear";
v0x55e8ffad3930_0 .net "addr", 0 0, L_0x55e8ffadf8e0;  alias, 1 drivers
v0x55e8ffad39f0_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffad3ab0_0 .net "clk", 0 0, v0x55e8ffad8a10_0;  alias, 1 drivers
v0x55e8ffad3b80_0 .net "in1", 0 0, v0x55e8ffad8ab0_0;  alias, 1 drivers
v0x55e8ffad3c20_0 .net "in2", 0 0, v0x55e8ffad8b50_0;  alias, 1 drivers
v0x55e8ffad3cc0_0 .net "in3", 0 0, v0x55e8ffad8bf0_0;  alias, 1 drivers
v0x55e8ffad3d60_0 .net "in4", 0 0, v0x55e8ffad8c90_0;  alias, 1 drivers
v0x55e8ffad3e00_0 .net "in5", 0 0, v0x55e8ffad8d30_0;  alias, 1 drivers
v0x55e8ffad3ea0_0 .net "in6", 0 0, v0x55e8ffad8dd0_0;  alias, 1 drivers
v0x55e8ffad3f40_0 .net "in7", 0 0, v0x55e8ffad8e70_0;  alias, 1 drivers
v0x55e8ffad3fe0_0 .net "in8", 0 0, v0x55e8ffad8f10_0;  alias, 1 drivers
v0x55e8ffad4080_0 .net "out1", 0 0, L_0x55e8ffae1540;  alias, 1 drivers
v0x55e8ffad4120_0 .net "out2", 0 0, L_0x55e8ffae17a0;  alias, 1 drivers
v0x55e8ffad41c0_0 .net "out3", 0 0, L_0x55e8ffae19b0;  alias, 1 drivers
v0x55e8ffad42b0_0 .net "out4", 0 0, L_0x55e8ffae1af0;  alias, 1 drivers
v0x55e8ffad43a0_0 .net "out5", 0 0, L_0x55e8ffae20a0;  alias, 1 drivers
v0x55e8ffad4490_0 .net "out6", 0 0, L_0x55e8ffae22c0;  alias, 1 drivers
v0x55e8ffad4690_0 .net "out7", 0 0, L_0x55e8ffae24d0;  alias, 1 drivers
v0x55e8ffad4780_0 .net "out8", 0 0, L_0x55e8ffae26a0;  alias, 1 drivers
v0x55e8ffad4870_0 .net "r_w", 0 0, L_0x55e8ffad9f30;  alias, 1 drivers
S_0x55e8ffacbff0 .scope module, "ram_1" "RAM_1x4" 7 23, 8 13 0, S_0x55e8ffacbc20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /OUTPUT 1 "out3";
    .port_info 3 /OUTPUT 1 "out4";
    .port_info 4 /INPUT 1 "in1";
    .port_info 5 /INPUT 1 "in2";
    .port_info 6 /INPUT 1 "in3";
    .port_info 7 /INPUT 1 "in4";
    .port_info 8 /INPUT 1 "addr";
    .port_info 9 /INPUT 1 "r_w";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "clear";
L_0x55e8ffae11c0 .functor AND 1, L_0x55e8ffadf8e0, L_0x55e8ffad9f30, v0x55e8ffad8a10_0, C4<1>;
L_0x55e8ffae1230 .functor NOT 1, v0x55e8ffad8ab0_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae12a0 .functor NOT 1, v0x55e8ffad8b50_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae1370 .functor NOT 1, v0x55e8ffad8bf0_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae1470 .functor NOT 1, v0x55e8ffad8c90_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae1540 .functor AND 1, L_0x55e8ffadf8e0, L_0x55e8ffae16e0, v0x55e8ffacca20_0, C4<1>;
L_0x55e8ffae16e0 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae17a0 .functor AND 1, L_0x55e8ffadf8e0, L_0x55e8ffae18f0, v0x55e8ffacd380_0, C4<1>;
L_0x55e8ffae18f0 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae19b0 .functor AND 1, L_0x55e8ffadf8e0, L_0x55e8ffae1a80, v0x55e8ffacdcf0_0, C4<1>;
L_0x55e8ffae1a80 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae1af0 .functor AND 1, L_0x55e8ffadf8e0, L_0x55e8ffae1c60, v0x55e8fface600_0, C4<1>;
L_0x55e8ffae1c60 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
v0x55e8fface8a0_0 .net *"_ivl_16", 0 0, L_0x55e8ffae16e0;  1 drivers
v0x55e8fface9a0_0 .net *"_ivl_18", 0 0, L_0x55e8ffae18f0;  1 drivers
v0x55e8ffacea80_0 .net *"_ivl_20", 0 0, L_0x55e8ffae1a80;  1 drivers
v0x55e8ffaceb40_0 .net *"_ivl_22", 0 0, L_0x55e8ffae1c60;  1 drivers
v0x55e8ffacec20_0 .net "addr", 0 0, L_0x55e8ffadf8e0;  alias, 1 drivers
v0x55e8ffaced10_0 .net "and1", 0 0, L_0x55e8ffae11c0;  1 drivers
v0x55e8ffacedb0_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffacee50_0 .net "clk", 0 0, v0x55e8ffad8a10_0;  alias, 1 drivers
v0x55e8ffaceef0_0 .net "in1", 0 0, v0x55e8ffad8ab0_0;  alias, 1 drivers
v0x55e8ffacef90_0 .net "in2", 0 0, v0x55e8ffad8b50_0;  alias, 1 drivers
v0x55e8ffacf030_0 .net "in3", 0 0, v0x55e8ffad8bf0_0;  alias, 1 drivers
v0x55e8ffacf0d0_0 .net "in4", 0 0, v0x55e8ffad8c90_0;  alias, 1 drivers
v0x55e8ffacf170_0 .net "out1", 0 0, L_0x55e8ffae1540;  alias, 1 drivers
v0x55e8ffacf210_0 .net "out2", 0 0, L_0x55e8ffae17a0;  alias, 1 drivers
v0x55e8ffacf2b0_0 .net "out3", 0 0, L_0x55e8ffae19b0;  alias, 1 drivers
v0x55e8ffacf350_0 .net "out4", 0 0, L_0x55e8ffae1af0;  alias, 1 drivers
v0x55e8ffacf3f0_0 .net "q1", 0 0, v0x55e8ffacca20_0;  1 drivers
v0x55e8ffacf5a0_0 .net "q2", 0 0, v0x55e8ffacd380_0;  1 drivers
v0x55e8ffacf670_0 .net "q3", 0 0, v0x55e8ffacdcf0_0;  1 drivers
v0x55e8ffacf740_0 .net "q4", 0 0, v0x55e8fface600_0;  1 drivers
v0x55e8ffacf810_0 .net "qnot1", 0 0, v0x55e8ffaccae0_0;  1 drivers
v0x55e8ffacf8e0_0 .net "qnot2", 0 0, v0x55e8ffacd420_0;  1 drivers
v0x55e8ffacf9b0_0 .net "qnot3", 0 0, v0x55e8ffacddb0_0;  1 drivers
v0x55e8ffacfa80_0 .net "qnot4", 0 0, v0x55e8fface6c0_0;  1 drivers
v0x55e8ffacfb50_0 .net "r_w", 0 0, L_0x55e8ffad9f30;  alias, 1 drivers
S_0x55e8ffacc320 .scope module, "Flip_Flop_JK1" "jkff" 8 24, 9 13 0, S_0x55e8ffacbff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffacc650_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffacc710_0 .net "clk", 0 0, L_0x55e8ffae11c0;  alias, 1 drivers
v0x55e8ffacc7d0_0 .net "j", 0 0, v0x55e8ffad8ab0_0;  alias, 1 drivers
v0x55e8ffacc870_0 .net "k", 0 0, L_0x55e8ffae1230;  1 drivers
L_0x7f2a3df8de28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffacc910_0 .net "preset", 0 0, L_0x7f2a3df8de28;  1 drivers
v0x55e8ffacca20_0 .var "q", 0 0;
v0x55e8ffaccae0_0 .var "qnot", 0 0;
E_0x55e8ffacc5d0 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffacc910_0, v0x55e8ffacc710_0;
S_0x55e8ffacccc0 .scope module, "Flip_Flop_JK2" "jkff" 8 26, 9 13 0, S_0x55e8ffacbff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffaccfd0_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffacd090_0 .net "clk", 0 0, L_0x55e8ffae11c0;  alias, 1 drivers
v0x55e8ffacd150_0 .net "j", 0 0, v0x55e8ffad8b50_0;  alias, 1 drivers
v0x55e8ffacd1f0_0 .net "k", 0 0, L_0x55e8ffae12a0;  1 drivers
L_0x7f2a3df8de70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffacd290_0 .net "preset", 0 0, L_0x7f2a3df8de70;  1 drivers
v0x55e8ffacd380_0 .var "q", 0 0;
v0x55e8ffacd420_0 .var "qnot", 0 0;
E_0x55e8ffaccf70 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffacd290_0, v0x55e8ffacc710_0;
S_0x55e8ffacd600 .scope module, "Flip_Flop_JK3" "jkff" 8 28, 9 13 0, S_0x55e8ffacbff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffacd8f0_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffacd9b0_0 .net "clk", 0 0, L_0x55e8ffae11c0;  alias, 1 drivers
v0x55e8ffacdac0_0 .net "j", 0 0, v0x55e8ffad8bf0_0;  alias, 1 drivers
v0x55e8ffacdb60_0 .net "k", 0 0, L_0x55e8ffae1370;  1 drivers
L_0x7f2a3df8deb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffacdc00_0 .net "preset", 0 0, L_0x7f2a3df8deb8;  1 drivers
v0x55e8ffacdcf0_0 .var "q", 0 0;
v0x55e8ffacddb0_0 .var "qnot", 0 0;
E_0x55e8ffacd890 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffacdc00_0, v0x55e8ffacc710_0;
S_0x55e8ffacdf90 .scope module, "Flip_Flop_JK4" "jkff" 8 30, 9 13 0, S_0x55e8ffacbff0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8fface250_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8fface310_0 .net "clk", 0 0, L_0x55e8ffae11c0;  alias, 1 drivers
v0x55e8fface3d0_0 .net "j", 0 0, v0x55e8ffad8c90_0;  alias, 1 drivers
v0x55e8fface470_0 .net "k", 0 0, L_0x55e8ffae1470;  1 drivers
L_0x7f2a3df8df00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8fface510_0 .net "preset", 0 0, L_0x7f2a3df8df00;  1 drivers
v0x55e8fface600_0 .var "q", 0 0;
v0x55e8fface6c0_0 .var "qnot", 0 0;
E_0x55e8fface1d0 .event posedge, v0x55e8ffaa9400_0, v0x55e8fface510_0, v0x55e8ffacc710_0;
S_0x55e8ffacfc60 .scope module, "ram_2" "RAM_1x4" 7 25, 8 13 0, S_0x55e8ffacbc20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out1";
    .port_info 1 /OUTPUT 1 "out2";
    .port_info 2 /OUTPUT 1 "out3";
    .port_info 3 /OUTPUT 1 "out4";
    .port_info 4 /INPUT 1 "in1";
    .port_info 5 /INPUT 1 "in2";
    .port_info 6 /INPUT 1 "in3";
    .port_info 7 /INPUT 1 "in4";
    .port_info 8 /INPUT 1 "addr";
    .port_info 9 /INPUT 1 "r_w";
    .port_info 10 /INPUT 1 "clk";
    .port_info 11 /INPUT 1 "clear";
L_0x55e8ffae1d20 .functor AND 1, L_0x55e8ffadf8e0, L_0x55e8ffad9f30, v0x55e8ffad8a10_0, C4<1>;
L_0x55e8ffae1d90 .functor NOT 1, v0x55e8ffad8d30_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae1e00 .functor NOT 1, v0x55e8ffad8dd0_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae1ed0 .functor NOT 1, v0x55e8ffad8e70_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae1fd0 .functor NOT 1, v0x55e8ffad8f10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae20a0 .functor AND 1, L_0x55e8ffadf8e0, L_0x55e8ffae2200, v0x55e8ffad0590_0, C4<1>;
L_0x55e8ffae2200 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae22c0 .functor AND 1, L_0x55e8ffadf8e0, L_0x55e8ffae2410, v0x55e8ffad0f20_0, C4<1>;
L_0x55e8ffae2410 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae24d0 .functor AND 1, L_0x55e8ffadf8e0, L_0x55e8ffae2630, v0x55e8ffad1890_0, C4<1>;
L_0x55e8ffae2630 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
L_0x55e8ffae26a0 .functor AND 1, L_0x55e8ffadf8e0, L_0x55e8ffae2810, v0x55e8ffad21f0_0, C4<1>;
L_0x55e8ffae2810 .functor NOT 1, v0x55e8ffad8a10_0, C4<0>, C4<0>, C4<0>;
v0x55e8ffad2490_0 .net *"_ivl_16", 0 0, L_0x55e8ffae2200;  1 drivers
v0x55e8ffad2590_0 .net *"_ivl_18", 0 0, L_0x55e8ffae2410;  1 drivers
v0x55e8ffad2670_0 .net *"_ivl_20", 0 0, L_0x55e8ffae2630;  1 drivers
v0x55e8ffad2730_0 .net *"_ivl_22", 0 0, L_0x55e8ffae2810;  1 drivers
v0x55e8ffad2810_0 .net "addr", 0 0, L_0x55e8ffadf8e0;  alias, 1 drivers
v0x55e8ffad2950_0 .net "and1", 0 0, L_0x55e8ffae1d20;  1 drivers
v0x55e8ffad29f0_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffad2a90_0 .net "clk", 0 0, v0x55e8ffad8a10_0;  alias, 1 drivers
v0x55e8ffad2b30_0 .net "in1", 0 0, v0x55e8ffad8d30_0;  alias, 1 drivers
v0x55e8ffad2bd0_0 .net "in2", 0 0, v0x55e8ffad8dd0_0;  alias, 1 drivers
v0x55e8ffad2c70_0 .net "in3", 0 0, v0x55e8ffad8e70_0;  alias, 1 drivers
v0x55e8ffad2d10_0 .net "in4", 0 0, v0x55e8ffad8f10_0;  alias, 1 drivers
v0x55e8ffad2db0_0 .net "out1", 0 0, L_0x55e8ffae20a0;  alias, 1 drivers
v0x55e8ffad2e50_0 .net "out2", 0 0, L_0x55e8ffae22c0;  alias, 1 drivers
v0x55e8ffad2ef0_0 .net "out3", 0 0, L_0x55e8ffae24d0;  alias, 1 drivers
v0x55e8ffad2fc0_0 .net "out4", 0 0, L_0x55e8ffae26a0;  alias, 1 drivers
v0x55e8ffad3090_0 .net "q1", 0 0, v0x55e8ffad0590_0;  1 drivers
v0x55e8ffad3270_0 .net "q2", 0 0, v0x55e8ffad0f20_0;  1 drivers
v0x55e8ffad3340_0 .net "q3", 0 0, v0x55e8ffad1890_0;  1 drivers
v0x55e8ffad3410_0 .net "q4", 0 0, v0x55e8ffad21f0_0;  1 drivers
v0x55e8ffad34e0_0 .net "qnot1", 0 0, v0x55e8ffad0650_0;  1 drivers
v0x55e8ffad35b0_0 .net "qnot2", 0 0, v0x55e8ffad0fc0_0;  1 drivers
v0x55e8ffad3680_0 .net "qnot3", 0 0, v0x55e8ffad1950_0;  1 drivers
v0x55e8ffad3750_0 .net "qnot4", 0 0, v0x55e8ffad22b0_0;  1 drivers
v0x55e8ffad3820_0 .net "r_w", 0 0, L_0x55e8ffad9f30;  alias, 1 drivers
S_0x55e8ffacff20 .scope module, "Flip_Flop_JK1" "jkff" 8 24, 9 13 0, S_0x55e8ffacfc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffad01e0_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffad02a0_0 .net "clk", 0 0, L_0x55e8ffae1d20;  alias, 1 drivers
v0x55e8ffad0360_0 .net "j", 0 0, v0x55e8ffad8d30_0;  alias, 1 drivers
v0x55e8ffad0430_0 .net "k", 0 0, L_0x55e8ffae1d90;  1 drivers
L_0x7f2a3df8df48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffad04d0_0 .net "preset", 0 0, L_0x7f2a3df8df48;  1 drivers
v0x55e8ffad0590_0 .var "q", 0 0;
v0x55e8ffad0650_0 .var "qnot", 0 0;
E_0x55e8ffad0160 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffad04d0_0, v0x55e8ffad02a0_0;
S_0x55e8ffad0830 .scope module, "Flip_Flop_JK2" "jkff" 8 26, 9 13 0, S_0x55e8ffacfc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffad0b40_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffad0c00_0 .net "clk", 0 0, L_0x55e8ffae1d20;  alias, 1 drivers
v0x55e8ffad0cc0_0 .net "j", 0 0, v0x55e8ffad8dd0_0;  alias, 1 drivers
v0x55e8ffad0d90_0 .net "k", 0 0, L_0x55e8ffae1e00;  1 drivers
L_0x7f2a3df8df90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffad0e30_0 .net "preset", 0 0, L_0x7f2a3df8df90;  1 drivers
v0x55e8ffad0f20_0 .var "q", 0 0;
v0x55e8ffad0fc0_0 .var "qnot", 0 0;
E_0x55e8ffad0ae0 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffad0e30_0, v0x55e8ffad02a0_0;
S_0x55e8ffad11a0 .scope module, "Flip_Flop_JK3" "jkff" 8 28, 9 13 0, S_0x55e8ffacfc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffad1490_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffad1550_0 .net "clk", 0 0, L_0x55e8ffae1d20;  alias, 1 drivers
v0x55e8ffad1660_0 .net "j", 0 0, v0x55e8ffad8e70_0;  alias, 1 drivers
v0x55e8ffad1700_0 .net "k", 0 0, L_0x55e8ffae1ed0;  1 drivers
L_0x7f2a3df8dfd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffad17a0_0 .net "preset", 0 0, L_0x7f2a3df8dfd8;  1 drivers
v0x55e8ffad1890_0 .var "q", 0 0;
v0x55e8ffad1950_0 .var "qnot", 0 0;
E_0x55e8ffad1430 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffad17a0_0, v0x55e8ffad02a0_0;
S_0x55e8ffad1b30 .scope module, "Flip_Flop_JK4" "jkff" 8 30, 9 13 0, S_0x55e8ffacfc60;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qnot";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "preset";
    .port_info 6 /INPUT 1 "clear";
v0x55e8ffad1e40_0 .net "clear", 0 0, v0x55e8ffad8970_0;  alias, 1 drivers
v0x55e8ffad1f00_0 .net "clk", 0 0, L_0x55e8ffae1d20;  alias, 1 drivers
v0x55e8ffad1fc0_0 .net "j", 0 0, v0x55e8ffad8f10_0;  alias, 1 drivers
v0x55e8ffad2060_0 .net "k", 0 0, L_0x55e8ffae1fd0;  1 drivers
L_0x7f2a3df8e020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e8ffad2100_0 .net "preset", 0 0, L_0x7f2a3df8e020;  1 drivers
v0x55e8ffad21f0_0 .var "q", 0 0;
v0x55e8ffad22b0_0 .var "qnot", 0 0;
E_0x55e8ffad1dc0 .event posedge, v0x55e8ffaa9400_0, v0x55e8ffad2100_0, v0x55e8ffad02a0_0;
    .scope S_0x55e8ffaa91c0;
T_0 ;
    %wait E_0x55e8ff9ae0b0;
    %load/vec4 v0x55e8ffaa9400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaa9810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaa98d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55e8ffaa9700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaa9810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaa98d0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55e8ffaa95a0_0;
    %load/vec4 v0x55e8ffaa9640_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaa9810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaa98d0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55e8ffaa95a0_0;
    %inv;
    %load/vec4 v0x55e8ffaa9640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaa9810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaa98d0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x55e8ffaa95a0_0;
    %load/vec4 v0x55e8ffaa9640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x55e8ffaa9810_0;
    %inv;
    %assign/vec4 v0x55e8ffaa9810_0, 0;
    %load/vec4 v0x55e8ffaa98d0_0;
    %inv;
    %assign/vec4 v0x55e8ffaa98d0_0, 0;
T_0.8 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55e8ffaa9a70;
T_1 ;
    %wait E_0x55e8ff992b30;
    %load/vec4 v0x55e8ffaa9c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaaa080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaaa140_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55e8ffaa9f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaaa080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaaa140_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55e8ffaa9e20_0;
    %load/vec4 v0x55e8ffaa9ef0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaaa080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaaa140_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x55e8ffaa9e20_0;
    %inv;
    %load/vec4 v0x55e8ffaa9ef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaaa080_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaaa140_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v0x55e8ffaa9e20_0;
    %load/vec4 v0x55e8ffaa9ef0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %load/vec4 v0x55e8ffaaa080_0;
    %inv;
    %assign/vec4 v0x55e8ffaaa080_0, 0;
    %load/vec4 v0x55e8ffaaa140_0;
    %inv;
    %assign/vec4 v0x55e8ffaaa140_0, 0;
T_1.8 ;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e8ffaaa2e0;
T_2 ;
    %wait E_0x55e8ffa911d0;
    %load/vec4 v0x55e8ffaaa4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaaa950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaaaa10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55e8ffaaa840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaaa950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaaaa10_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55e8ffaaa700_0;
    %load/vec4 v0x55e8ffaaa7a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaaa950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaaaa10_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x55e8ffaaa700_0;
    %inv;
    %load/vec4 v0x55e8ffaaa7a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaaa950_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaaaa10_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x55e8ffaaa700_0;
    %load/vec4 v0x55e8ffaaa7a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x55e8ffaaa950_0;
    %inv;
    %assign/vec4 v0x55e8ffaaa950_0, 0;
    %load/vec4 v0x55e8ffaaaa10_0;
    %inv;
    %assign/vec4 v0x55e8ffaaaa10_0, 0;
T_2.8 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55e8ffaaabf0;
T_3 ;
    %wait E_0x55e8ffaaae80;
    %load/vec4 v0x55e8ffaaaf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaab2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaab390_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55e8ffaab1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaab2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaab390_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55e8ffaab080_0;
    %load/vec4 v0x55e8ffaab120_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaab2d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaab390_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x55e8ffaab080_0;
    %inv;
    %load/vec4 v0x55e8ffaab120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaab2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaab390_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55e8ffaab080_0;
    %load/vec4 v0x55e8ffaab120_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %load/vec4 v0x55e8ffaab2d0_0;
    %inv;
    %assign/vec4 v0x55e8ffaab2d0_0, 0;
    %load/vec4 v0x55e8ffaab390_0;
    %inv;
    %assign/vec4 v0x55e8ffaab390_0, 0;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55e8ffaacf50;
T_4 ;
    %wait E_0x55e8ffaad190;
    %load/vec4 v0x55e8ffaad1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaad560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaad620_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55e8ffaad4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaad560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaad620_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x55e8ffaad310_0;
    %load/vec4 v0x55e8ffaad3e0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaad560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaad620_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x55e8ffaad310_0;
    %inv;
    %load/vec4 v0x55e8ffaad3e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaad560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaad620_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x55e8ffaad310_0;
    %load/vec4 v0x55e8ffaad3e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x55e8ffaad560_0;
    %inv;
    %assign/vec4 v0x55e8ffaad560_0, 0;
    %load/vec4 v0x55e8ffaad620_0;
    %inv;
    %assign/vec4 v0x55e8ffaad620_0, 0;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55e8ffaad800;
T_5 ;
    %wait E_0x55e8ffaadab0;
    %load/vec4 v0x55e8ffaadb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaadef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaadfb0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55e8ffaade00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaadef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaadfb0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55e8ffaadc90_0;
    %load/vec4 v0x55e8ffaadd60_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaadef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaadfb0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x55e8ffaadc90_0;
    %inv;
    %load/vec4 v0x55e8ffaadd60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaadef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaadfb0_0, 0;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x55e8ffaadc90_0;
    %load/vec4 v0x55e8ffaadd60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %load/vec4 v0x55e8ffaadef0_0;
    %inv;
    %assign/vec4 v0x55e8ffaadef0_0, 0;
    %load/vec4 v0x55e8ffaadfb0_0;
    %inv;
    %assign/vec4 v0x55e8ffaadfb0_0, 0;
T_5.8 ;
T_5.7 ;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55e8ffaae190;
T_6 ;
    %wait E_0x55e8ffaae420;
    %load/vec4 v0x55e8ffaae480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaae8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaae960_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55e8ffaae790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaae8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaae960_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55e8ffaae650_0;
    %load/vec4 v0x55e8ffaae6f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaae8a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaae960_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x55e8ffaae650_0;
    %inv;
    %load/vec4 v0x55e8ffaae6f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaae8a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaae960_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x55e8ffaae650_0;
    %load/vec4 v0x55e8ffaae6f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x55e8ffaae8a0_0;
    %inv;
    %assign/vec4 v0x55e8ffaae8a0_0, 0;
    %load/vec4 v0x55e8ffaae960_0;
    %inv;
    %assign/vec4 v0x55e8ffaae960_0, 0;
T_6.8 ;
T_6.7 ;
T_6.5 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55e8ffaaeb40;
T_7 ;
    %wait E_0x55e8ffaaedd0;
    %load/vec4 v0x55e8ffaaee50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaaf330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaaf3f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55e8ffaaf220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaaf330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaaf3f0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55e8ffaaf0e0_0;
    %load/vec4 v0x55e8ffaaf180_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaaf330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaaf3f0_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55e8ffaaf0e0_0;
    %inv;
    %load/vec4 v0x55e8ffaaf180_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaaf330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaaf3f0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x55e8ffaaf0e0_0;
    %load/vec4 v0x55e8ffaaf180_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x55e8ffaaf330_0;
    %inv;
    %assign/vec4 v0x55e8ffaaf330_0, 0;
    %load/vec4 v0x55e8ffaaf3f0_0;
    %inv;
    %assign/vec4 v0x55e8ffaaf3f0_0, 0;
T_7.8 ;
T_7.7 ;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55e8ffab2780;
T_8 ;
    %wait E_0x55e8ffab2a30;
    %load/vec4 v0x55e8ffab2ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab2e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab2f40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55e8ffab2d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab2e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab2f40_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55e8ffab2c30_0;
    %load/vec4 v0x55e8ffab2cd0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab2e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab2f40_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x55e8ffab2c30_0;
    %inv;
    %load/vec4 v0x55e8ffab2cd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab2e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab2f40_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x55e8ffab2c30_0;
    %load/vec4 v0x55e8ffab2cd0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0x55e8ffab2e80_0;
    %inv;
    %assign/vec4 v0x55e8ffab2e80_0, 0;
    %load/vec4 v0x55e8ffab2f40_0;
    %inv;
    %assign/vec4 v0x55e8ffab2f40_0, 0;
T_8.8 ;
T_8.7 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55e8ffab3120;
T_9 ;
    %wait E_0x55e8ffab33d0;
    %load/vec4 v0x55e8ffab3430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab37e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab3880_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55e8ffab36f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab37e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab3880_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55e8ffab35b0_0;
    %load/vec4 v0x55e8ffab3650_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab37e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab3880_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55e8ffab35b0_0;
    %inv;
    %load/vec4 v0x55e8ffab3650_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab37e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab3880_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x55e8ffab35b0_0;
    %load/vec4 v0x55e8ffab3650_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v0x55e8ffab37e0_0;
    %inv;
    %assign/vec4 v0x55e8ffab37e0_0, 0;
    %load/vec4 v0x55e8ffab3880_0;
    %inv;
    %assign/vec4 v0x55e8ffab3880_0, 0;
T_9.8 ;
T_9.7 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55e8ffab3a60;
T_10 ;
    %wait E_0x55e8ffab3cf0;
    %load/vec4 v0x55e8ffab3d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab4150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab4210_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55e8ffab4060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab4150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab4210_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55e8ffab3f20_0;
    %load/vec4 v0x55e8ffab3fc0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab4150_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab4210_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x55e8ffab3f20_0;
    %inv;
    %load/vec4 v0x55e8ffab3fc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab4150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab4210_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x55e8ffab3f20_0;
    %load/vec4 v0x55e8ffab3fc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.8, 8;
    %load/vec4 v0x55e8ffab4150_0;
    %inv;
    %assign/vec4 v0x55e8ffab4150_0, 0;
    %load/vec4 v0x55e8ffab4210_0;
    %inv;
    %assign/vec4 v0x55e8ffab4210_0, 0;
T_10.8 ;
T_10.7 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55e8ffab43f0;
T_11 ;
    %wait E_0x55e8ffab4680;
    %load/vec4 v0x55e8ffab4700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab4ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab4b70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55e8ffab49c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab4ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab4b70_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55e8ffab4880_0;
    %load/vec4 v0x55e8ffab4920_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab4ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab4b70_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x55e8ffab4880_0;
    %inv;
    %load/vec4 v0x55e8ffab4920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab4ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab4b70_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x55e8ffab4880_0;
    %load/vec4 v0x55e8ffab4920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x55e8ffab4ab0_0;
    %inv;
    %assign/vec4 v0x55e8ffab4ab0_0, 0;
    %load/vec4 v0x55e8ffab4b70_0;
    %inv;
    %assign/vec4 v0x55e8ffab4b70_0, 0;
T_11.8 ;
T_11.7 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55e8ffab6550;
T_12 ;
    %wait E_0x55e8ffab6790;
    %load/vec4 v0x55e8ffab6810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab6b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab6c50_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55e8ffab6ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab6b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab6c50_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55e8ffab6990_0;
    %load/vec4 v0x55e8ffab6a30_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab6b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab6c50_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x55e8ffab6990_0;
    %inv;
    %load/vec4 v0x55e8ffab6a30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab6b90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab6c50_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x55e8ffab6990_0;
    %load/vec4 v0x55e8ffab6a30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %load/vec4 v0x55e8ffab6b90_0;
    %inv;
    %assign/vec4 v0x55e8ffab6b90_0, 0;
    %load/vec4 v0x55e8ffab6c50_0;
    %inv;
    %assign/vec4 v0x55e8ffab6c50_0, 0;
T_12.8 ;
T_12.7 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55e8ffab6e30;
T_13 ;
    %wait E_0x55e8ffab7090;
    %load/vec4 v0x55e8ffab70f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab7450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab74f0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55e8ffab73b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab7450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab74f0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x55e8ffab7270_0;
    %load/vec4 v0x55e8ffab7310_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab7450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab74f0_0, 0;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x55e8ffab7270_0;
    %inv;
    %load/vec4 v0x55e8ffab7310_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab7450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab74f0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x55e8ffab7270_0;
    %load/vec4 v0x55e8ffab7310_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %load/vec4 v0x55e8ffab7450_0;
    %inv;
    %assign/vec4 v0x55e8ffab7450_0, 0;
    %load/vec4 v0x55e8ffab74f0_0;
    %inv;
    %assign/vec4 v0x55e8ffab74f0_0, 0;
T_13.8 ;
T_13.7 ;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55e8ffab76d0;
T_14 ;
    %wait E_0x55e8ffab7910;
    %load/vec4 v0x55e8ffab7970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab7d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab7de0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x55e8ffab7c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab7d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab7de0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x55e8ffab7af0_0;
    %load/vec4 v0x55e8ffab7b90_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab7d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab7de0_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x55e8ffab7af0_0;
    %inv;
    %load/vec4 v0x55e8ffab7b90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab7d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab7de0_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x55e8ffab7af0_0;
    %load/vec4 v0x55e8ffab7b90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0x55e8ffab7d20_0;
    %inv;
    %assign/vec4 v0x55e8ffab7d20_0, 0;
    %load/vec4 v0x55e8ffab7de0_0;
    %inv;
    %assign/vec4 v0x55e8ffab7de0_0, 0;
T_14.8 ;
T_14.7 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55e8ffab7fc0;
T_15 ;
    %wait E_0x55e8ffab8250;
    %load/vec4 v0x55e8ffab82d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab8680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab8740_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55e8ffab8590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab8680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab8740_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55e8ffab8450_0;
    %load/vec4 v0x55e8ffab84f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab8680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab8740_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x55e8ffab8450_0;
    %inv;
    %load/vec4 v0x55e8ffab84f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffab8680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffab8740_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x55e8ffab8450_0;
    %load/vec4 v0x55e8ffab84f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v0x55e8ffab8680_0;
    %inv;
    %assign/vec4 v0x55e8ffab8680_0, 0;
    %load/vec4 v0x55e8ffab8740_0;
    %inv;
    %assign/vec4 v0x55e8ffab8740_0, 0;
T_15.8 ;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55e8ffac23b0;
T_16 ;
    %wait E_0x55e8ffac2660;
    %load/vec4 v0x55e8ffac26e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac2ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac2b70_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55e8ffac29a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac2ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac2b70_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x55e8ffac2860_0;
    %load/vec4 v0x55e8ffac2900_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac2ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac2b70_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x55e8ffac2860_0;
    %inv;
    %load/vec4 v0x55e8ffac2900_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac2ab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac2b70_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x55e8ffac2860_0;
    %load/vec4 v0x55e8ffac2900_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0x55e8ffac2ab0_0;
    %inv;
    %assign/vec4 v0x55e8ffac2ab0_0, 0;
    %load/vec4 v0x55e8ffac2b70_0;
    %inv;
    %assign/vec4 v0x55e8ffac2b70_0, 0;
T_16.8 ;
T_16.7 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55e8ffac2d50;
T_17 ;
    %wait E_0x55e8ffac3000;
    %load/vec4 v0x55e8ffac3060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac3440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac34e0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55e8ffac3350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac3440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac34e0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x55e8ffac31e0_0;
    %load/vec4 v0x55e8ffac32b0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac3440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac34e0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x55e8ffac31e0_0;
    %inv;
    %load/vec4 v0x55e8ffac32b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac3440_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac34e0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x55e8ffac31e0_0;
    %load/vec4 v0x55e8ffac32b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0x55e8ffac3440_0;
    %inv;
    %assign/vec4 v0x55e8ffac3440_0, 0;
    %load/vec4 v0x55e8ffac34e0_0;
    %inv;
    %assign/vec4 v0x55e8ffac34e0_0, 0;
T_17.8 ;
T_17.7 ;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55e8ffac36c0;
T_18 ;
    %wait E_0x55e8ffac3950;
    %load/vec4 v0x55e8ffac39b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac3db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac3e70_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55e8ffac3cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac3db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac3e70_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x55e8ffac3b80_0;
    %load/vec4 v0x55e8ffac3c20_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac3db0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac3e70_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %load/vec4 v0x55e8ffac3b80_0;
    %inv;
    %load/vec4 v0x55e8ffac3c20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac3db0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac3e70_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x55e8ffac3b80_0;
    %load/vec4 v0x55e8ffac3c20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %load/vec4 v0x55e8ffac3db0_0;
    %inv;
    %assign/vec4 v0x55e8ffac3db0_0, 0;
    %load/vec4 v0x55e8ffac3e70_0;
    %inv;
    %assign/vec4 v0x55e8ffac3e70_0, 0;
T_18.8 ;
T_18.7 ;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55e8ffac4050;
T_19 ;
    %wait E_0x55e8ffac42e0;
    %load/vec4 v0x55e8ffac4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac4710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac47d0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55e8ffac4620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac4710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac47d0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x55e8ffac44e0_0;
    %load/vec4 v0x55e8ffac4580_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac4710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac47d0_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x55e8ffac44e0_0;
    %inv;
    %load/vec4 v0x55e8ffac4580_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac4710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac47d0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x55e8ffac44e0_0;
    %load/vec4 v0x55e8ffac4580_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.8, 8;
    %load/vec4 v0x55e8ffac4710_0;
    %inv;
    %assign/vec4 v0x55e8ffac4710_0, 0;
    %load/vec4 v0x55e8ffac47d0_0;
    %inv;
    %assign/vec4 v0x55e8ffac47d0_0, 0;
T_19.8 ;
T_19.7 ;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55e8ffac66b0;
T_20 ;
    %wait E_0x55e8ffac68f0;
    %load/vec4 v0x55e8ffac6950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac6d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac6e10_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55e8ffac6c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac6d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac6e10_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x55e8ffac6ad0_0;
    %load/vec4 v0x55e8ffac6ba0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac6d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac6e10_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x55e8ffac6ad0_0;
    %inv;
    %load/vec4 v0x55e8ffac6ba0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac6d50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac6e10_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x55e8ffac6ad0_0;
    %load/vec4 v0x55e8ffac6ba0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.8, 8;
    %load/vec4 v0x55e8ffac6d50_0;
    %inv;
    %assign/vec4 v0x55e8ffac6d50_0, 0;
    %load/vec4 v0x55e8ffac6e10_0;
    %inv;
    %assign/vec4 v0x55e8ffac6e10_0, 0;
T_20.8 ;
T_20.7 ;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55e8ffac6ff0;
T_21 ;
    %wait E_0x55e8ffac72a0;
    %load/vec4 v0x55e8ffac7300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac76e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac7780_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55e8ffac75f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac76e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac7780_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x55e8ffac7480_0;
    %load/vec4 v0x55e8ffac7550_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac76e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac7780_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %load/vec4 v0x55e8ffac7480_0;
    %inv;
    %load/vec4 v0x55e8ffac7550_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac76e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac7780_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x55e8ffac7480_0;
    %load/vec4 v0x55e8ffac7550_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.8, 8;
    %load/vec4 v0x55e8ffac76e0_0;
    %inv;
    %assign/vec4 v0x55e8ffac76e0_0, 0;
    %load/vec4 v0x55e8ffac7780_0;
    %inv;
    %assign/vec4 v0x55e8ffac7780_0, 0;
T_21.8 ;
T_21.7 ;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55e8ffac7960;
T_22 ;
    %wait E_0x55e8ffac7bf0;
    %load/vec4 v0x55e8ffac7c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac8050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac8110_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55e8ffac7f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac8050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac8110_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x55e8ffac7e20_0;
    %load/vec4 v0x55e8ffac7ec0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac8050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac8110_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %load/vec4 v0x55e8ffac7e20_0;
    %inv;
    %load/vec4 v0x55e8ffac7ec0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac8050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac8110_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x55e8ffac7e20_0;
    %load/vec4 v0x55e8ffac7ec0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %load/vec4 v0x55e8ffac8050_0;
    %inv;
    %assign/vec4 v0x55e8ffac8050_0, 0;
    %load/vec4 v0x55e8ffac8110_0;
    %inv;
    %assign/vec4 v0x55e8ffac8110_0, 0;
T_22.8 ;
T_22.7 ;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55e8ffac82f0;
T_23 ;
    %wait E_0x55e8ffac8580;
    %load/vec4 v0x55e8ffac8600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac89b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac8a70_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x55e8ffac88c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac89b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac8a70_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0x55e8ffac8780_0;
    %load/vec4 v0x55e8ffac8820_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac89b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac8a70_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %load/vec4 v0x55e8ffac8780_0;
    %inv;
    %load/vec4 v0x55e8ffac8820_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffac89b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffac8a70_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x55e8ffac8780_0;
    %load/vec4 v0x55e8ffac8820_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.8, 8;
    %load/vec4 v0x55e8ffac89b0_0;
    %inv;
    %assign/vec4 v0x55e8ffac89b0_0, 0;
    %load/vec4 v0x55e8ffac8a70_0;
    %inv;
    %assign/vec4 v0x55e8ffac8a70_0, 0;
T_23.8 ;
T_23.7 ;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x55e8ffacc320;
T_24 ;
    %wait E_0x55e8ffacc5d0;
    %load/vec4 v0x55e8ffacc650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffacca20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaccae0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55e8ffacc910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffacca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaccae0_0, 0;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v0x55e8ffacc7d0_0;
    %load/vec4 v0x55e8ffacc870_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffacca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffaccae0_0, 0;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v0x55e8ffacc7d0_0;
    %inv;
    %load/vec4 v0x55e8ffacc870_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffacca20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffaccae0_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x55e8ffacc7d0_0;
    %load/vec4 v0x55e8ffacc870_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %load/vec4 v0x55e8ffacca20_0;
    %inv;
    %assign/vec4 v0x55e8ffacca20_0, 0;
    %load/vec4 v0x55e8ffaccae0_0;
    %inv;
    %assign/vec4 v0x55e8ffaccae0_0, 0;
T_24.8 ;
T_24.7 ;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55e8ffacccc0;
T_25 ;
    %wait E_0x55e8ffaccf70;
    %load/vec4 v0x55e8ffaccfd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffacd380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffacd420_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55e8ffacd290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffacd380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffacd420_0, 0;
    %jmp T_25.3;
T_25.2 ;
    %load/vec4 v0x55e8ffacd150_0;
    %load/vec4 v0x55e8ffacd1f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffacd380_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffacd420_0, 0;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x55e8ffacd150_0;
    %inv;
    %load/vec4 v0x55e8ffacd1f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffacd380_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffacd420_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x55e8ffacd150_0;
    %load/vec4 v0x55e8ffacd1f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %load/vec4 v0x55e8ffacd380_0;
    %inv;
    %assign/vec4 v0x55e8ffacd380_0, 0;
    %load/vec4 v0x55e8ffacd420_0;
    %inv;
    %assign/vec4 v0x55e8ffacd420_0, 0;
T_25.8 ;
T_25.7 ;
T_25.5 ;
T_25.3 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55e8ffacd600;
T_26 ;
    %wait E_0x55e8ffacd890;
    %load/vec4 v0x55e8ffacd8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffacdcf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffacddb0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55e8ffacdc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffacdcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffacddb0_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v0x55e8ffacdac0_0;
    %load/vec4 v0x55e8ffacdb60_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffacdcf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffacddb0_0, 0;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v0x55e8ffacdac0_0;
    %inv;
    %load/vec4 v0x55e8ffacdb60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffacdcf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffacddb0_0, 0;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v0x55e8ffacdac0_0;
    %load/vec4 v0x55e8ffacdb60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.8, 8;
    %load/vec4 v0x55e8ffacdcf0_0;
    %inv;
    %assign/vec4 v0x55e8ffacdcf0_0, 0;
    %load/vec4 v0x55e8ffacddb0_0;
    %inv;
    %assign/vec4 v0x55e8ffacddb0_0, 0;
T_26.8 ;
T_26.7 ;
T_26.5 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55e8ffacdf90;
T_27 ;
    %wait E_0x55e8fface1d0;
    %load/vec4 v0x55e8fface250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8fface600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8fface6c0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55e8fface510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8fface600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8fface6c0_0, 0;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x55e8fface3d0_0;
    %load/vec4 v0x55e8fface470_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8fface600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8fface6c0_0, 0;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x55e8fface3d0_0;
    %inv;
    %load/vec4 v0x55e8fface470_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8fface600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8fface6c0_0, 0;
    %jmp T_27.7;
T_27.6 ;
    %load/vec4 v0x55e8fface3d0_0;
    %load/vec4 v0x55e8fface470_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.8, 8;
    %load/vec4 v0x55e8fface600_0;
    %inv;
    %assign/vec4 v0x55e8fface600_0, 0;
    %load/vec4 v0x55e8fface6c0_0;
    %inv;
    %assign/vec4 v0x55e8fface6c0_0, 0;
T_27.8 ;
T_27.7 ;
T_27.5 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55e8ffacff20;
T_28 ;
    %wait E_0x55e8ffad0160;
    %load/vec4 v0x55e8ffad01e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffad0590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffad0650_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55e8ffad04d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffad0590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffad0650_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %load/vec4 v0x55e8ffad0360_0;
    %load/vec4 v0x55e8ffad0430_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffad0590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffad0650_0, 0;
    %jmp T_28.5;
T_28.4 ;
    %load/vec4 v0x55e8ffad0360_0;
    %inv;
    %load/vec4 v0x55e8ffad0430_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffad0590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffad0650_0, 0;
    %jmp T_28.7;
T_28.6 ;
    %load/vec4 v0x55e8ffad0360_0;
    %load/vec4 v0x55e8ffad0430_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.8, 8;
    %load/vec4 v0x55e8ffad0590_0;
    %inv;
    %assign/vec4 v0x55e8ffad0590_0, 0;
    %load/vec4 v0x55e8ffad0650_0;
    %inv;
    %assign/vec4 v0x55e8ffad0650_0, 0;
T_28.8 ;
T_28.7 ;
T_28.5 ;
T_28.3 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55e8ffad0830;
T_29 ;
    %wait E_0x55e8ffad0ae0;
    %load/vec4 v0x55e8ffad0b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffad0f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffad0fc0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55e8ffad0e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffad0f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffad0fc0_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v0x55e8ffad0cc0_0;
    %load/vec4 v0x55e8ffad0d90_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffad0f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffad0fc0_0, 0;
    %jmp T_29.5;
T_29.4 ;
    %load/vec4 v0x55e8ffad0cc0_0;
    %inv;
    %load/vec4 v0x55e8ffad0d90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffad0f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffad0fc0_0, 0;
    %jmp T_29.7;
T_29.6 ;
    %load/vec4 v0x55e8ffad0cc0_0;
    %load/vec4 v0x55e8ffad0d90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.8, 8;
    %load/vec4 v0x55e8ffad0f20_0;
    %inv;
    %assign/vec4 v0x55e8ffad0f20_0, 0;
    %load/vec4 v0x55e8ffad0fc0_0;
    %inv;
    %assign/vec4 v0x55e8ffad0fc0_0, 0;
T_29.8 ;
T_29.7 ;
T_29.5 ;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55e8ffad11a0;
T_30 ;
    %wait E_0x55e8ffad1430;
    %load/vec4 v0x55e8ffad1490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffad1890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffad1950_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55e8ffad17a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffad1890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffad1950_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x55e8ffad1660_0;
    %load/vec4 v0x55e8ffad1700_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffad1890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffad1950_0, 0;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x55e8ffad1660_0;
    %inv;
    %load/vec4 v0x55e8ffad1700_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffad1890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffad1950_0, 0;
    %jmp T_30.7;
T_30.6 ;
    %load/vec4 v0x55e8ffad1660_0;
    %load/vec4 v0x55e8ffad1700_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.8, 8;
    %load/vec4 v0x55e8ffad1890_0;
    %inv;
    %assign/vec4 v0x55e8ffad1890_0, 0;
    %load/vec4 v0x55e8ffad1950_0;
    %inv;
    %assign/vec4 v0x55e8ffad1950_0, 0;
T_30.8 ;
T_30.7 ;
T_30.5 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55e8ffad1b30;
T_31 ;
    %wait E_0x55e8ffad1dc0;
    %load/vec4 v0x55e8ffad1e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffad21f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffad22b0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55e8ffad2100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffad21f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffad22b0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0x55e8ffad1fc0_0;
    %load/vec4 v0x55e8ffad2060_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffad21f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffad22b0_0, 0;
    %jmp T_31.5;
T_31.4 ;
    %load/vec4 v0x55e8ffad1fc0_0;
    %inv;
    %load/vec4 v0x55e8ffad2060_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e8ffad21f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55e8ffad22b0_0, 0;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v0x55e8ffad1fc0_0;
    %load/vec4 v0x55e8ffad2060_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.8, 8;
    %load/vec4 v0x55e8ffad21f0_0;
    %inv;
    %assign/vec4 v0x55e8ffad21f0_0, 0;
    %load/vec4 v0x55e8ffad22b0_0;
    %inv;
    %assign/vec4 v0x55e8ffad22b0_0, 0;
T_31.8 ;
T_31.7 ;
T_31.5 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55e8ffa59420;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad8a10_0, 0, 1;
T_32.0 ;
    %delay 5, 0;
    %load/vec4 v0x55e8ffad8a10_0;
    %inv;
    %store/vec4 v0x55e8ffad8a10_0, 0, 1;
    %jmp T_32.0;
    %end;
    .thread T_32;
    .scope S_0x55e8ffa59420;
T_33 ;
    %vpi_call 2 38 "$monitor", "Tempo=%0t | addr1=%b | addr2=%b | r_w=%b | in=%b%b%b%b%b%b%b%b | clear=%b | out=%b%b%b%b%b%b%b%b", $time, v0x55e8ffad87f0_0, v0x55e8ffad88b0_0, v0x55e8ffad97f0_0, v0x55e8ffad8ab0_0, v0x55e8ffad8b50_0, v0x55e8ffad8bf0_0, v0x55e8ffad8c90_0, v0x55e8ffad8d30_0, v0x55e8ffad8dd0_0, v0x55e8ffad8e70_0, v0x55e8ffad8f10_0, v0x55e8ffad8970_0, v0x55e8ffad8fb0_0, v0x55e8ffad9050_0, v0x55e8ffad9140_0, v0x55e8ffad9230_0, v0x55e8ffad9320_0, v0x55e8ffad9520_0, v0x55e8ffad9610_0, v0x55e8ffad9700_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad8ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad8b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad8bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad8c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad8d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad8dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad8e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad8f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad87f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad88b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad97f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e8ffad8970_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad8970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad87f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad88b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e8ffad97f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e8ffad8ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad8b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e8ffad8bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad8c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e8ffad8d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad8dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e8ffad8e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad8f10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad87f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad88b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad97f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e8ffad87f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e8ffad88b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e8ffad97f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad8ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e8ffad8b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad8bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e8ffad8c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad8d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e8ffad8dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad8e70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e8ffad8f10_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e8ffad87f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e8ffad88b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad97f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e8ffad8970_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad8970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad87f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad88b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e8ffad97f0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "Guia_1204.v";
    "./RAM_4x8.v";
    "./Demultiplexador.v";
    "./Multplexador.v";
    "./RAM_2x8.v";
    "./RAM_1x8.v";
    "./RAM_1x4.v";
    "./Flip_Flop_JK.v";
