;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #18, <0
	JMZ 0, #0
	JMZ -507, <-27
	SUB -207, <-120
	SUB -7, <-120
	SUB 100, 100
	ADD 270, 60
	SUB 881, 900
	SUB -207, <-520
	JMZ 50, <2
	SUB @-127, 100
	SUB @127, -106
	SUB @50, @2
	SUB @50, @2
	CMP 881, 900
	CMP 881, 900
	SLT 20, @12
	ADD @-127, 100
	SUB -1, <0
	SUB 810, 7
	MOV -507, <-27
	SUB @0, @2
	SUB -207, <-120
	SUB 810, 0
	CMP @127, 106
	SUB @127, 106
	SUB @127, 106
	SPL <-127, 100
	SPL <-127, 100
	SPL <-127, 100
	CMP -1, <0
	SUB @121, 106
	JMZ 881, 900
	CMP -207, <-120
	CMP -207, <-120
	MOV -8, <-20
	SUB @121, 106
	SUB -0, -0
	SUB -0, -0
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB -1, <0
	JMZ 881, 900
	CMP -207, <-120
