Info: Generated by version: 24.3 build 212
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/janux/vinitg2/r1bes_v243_m5_hppb_2chan/hardware_test_design/common/ip/fifo/fifo_36w_64d.ip --block-symbol-file --output-directory=/home/janux/vinitg2/r1bes_v243_m5_hppb_2chan/hardware_test_design/common/ip/fifo/fifo_36w_64d --family="Agilex 7" --part=AGIB027R29A1E2VR3
: fifo_36w_64d.fifo_0: Targeting device family: Agilex 7.
: fifo_36w_64d.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: fifo_36w_64d.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/janux/vinitg2/r1bes_v243_m5_hppb_2chan/hardware_test_design/common/ip/fifo/fifo_36w_64d.ip --synthesis=VERILOG --output-directory=/home/janux/vinitg2/r1bes_v243_m5_hppb_2chan/hardware_test_design/common/ip/fifo/fifo_36w_64d --family="Agilex 7" --part=AGIB027R29A1E2VR3
: fifo_36w_64d.fifo_0: Targeting device family: Agilex 7.
: fifo_36w_64d.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO.
: fifo_36w_64d.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO.
Info: fifo_36w_64d: "Transforming system: fifo_36w_64d"
Info: fifo_36w_64d: "Naming system components in system: fifo_36w_64d"
Info: fifo_36w_64d: "Processing generation queue"
Info: fifo_36w_64d: "Generating: fifo_36w_64d"
Info: fifo_36w_64d: "Generating: fifo_36w_64d_fifo_1930_6vu5myi"
Info: fifo_36w_64d: Done "fifo_36w_64d" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
