

================================================================
== Vivado HLS Report for 'up_sampling2d_fix16'
================================================================
* Date:           Sun Oct 27 20:26:00 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.2  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      6|       0|    720|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    164|
|Register         |        -|      -|     590|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      6|     590|    884|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |tmp3_fu_269_p2          |     *    |      2|  0|  20|          16|          32|
    |tmp5_1_fu_371_p2        |     *    |      2|  0|  20|          32|          16|
    |tmp5_fu_273_p2          |     *    |      2|  0|  20|          16|          32|
    |next_mul3_fu_213_p2     |     +    |      0|  0|  39|          32|          32|
    |next_mul_fu_218_p2      |     +    |      0|  0|  39|          32|          32|
    |out_d_1_fu_228_p2       |     +    |      0|  0|  23|          16|           1|
    |out_h_1_1_fu_444_p2     |     +    |      0|  0|  23|          16|           2|
    |out_w_1_0_1_fu_340_p2   |     +    |      0|  0|  23|          16|           2|
    |out_w_1_1_1_fu_438_p2   |     +    |      0|  0|  23|          16|           2|
    |tmp4_1_fu_361_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp4_fu_263_p2          |     +    |      0|  0|  39|          32|          32|
    |tmp_10_1_fu_394_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_10_fu_296_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp_13_0_1_fu_335_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_13_1_1_fu_433_p2    |     +    |      0|  0|  39|          32|          32|
    |tmp_13_1_fu_408_p2      |     +    |      0|  0|  39|          32|          32|
    |tmp_13_fu_310_p2        |     +    |      0|  0|  39|          32|          32|
    |tmp_fu_257_p2           |     +    |      0|  0|  39|          32|          32|
    |exitcond2_1_fu_352_p2   |   icmp   |      0|  0|  13|          16|          16|
    |exitcond2_fu_234_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_223_p2     |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_0_1_fu_326_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_1_1_fu_424_p2  |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_1_fu_375_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_fu_277_p2      |   icmp   |      0|  0|  13|          16|          16|
    |out_h_1_s_fu_346_p2     |    or    |      0|  0|  16|          16|           1|
    |out_w_1_0_s_fu_320_p2   |    or    |      0|  0|  16|          16|           1|
    |out_w_1_1_s_fu_418_p2   |    or    |      0|  0|  16|          16|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      6|  0| 720|         640|         554|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |Conv2D_3_array_address0        |  15|          3|   12|         36|
    |UpSampling2D_1_array_address0  |  27|          5|   14|         70|
    |UpSampling2D_1_array_d0        |  15|          3|   16|         48|
    |ap_NS_fsm                      |  53|         12|    1|         12|
    |out_d_reg_121                  |   9|          2|   16|         32|
    |out_h_reg_156                  |   9|          2|   16|         32|
    |out_w_reg_168                  |   9|          2|   16|         32|
    |out_w_s_reg_180                |   9|          2|   16|         32|
    |phi_mul2_reg_144               |   9|          2|   32|         64|
    |phi_mul_reg_132                |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 164|         35|  171|        422|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  11|   0|   11|          0|
    |exitcond2_reg_512    |   1|   0|    1|          0|
    |exitcond_1_reg_574   |   1|   0|    1|          0|
    |exitcond_reg_538     |   1|   0|    1|          0|
    |next_mul3_reg_494    |  32|   0|   32|          0|
    |next_mul_reg_499     |  32|   0|   32|          0|
    |out_d_1_reg_507      |  16|   0|   16|          0|
    |out_d_reg_121        |  16|   0|   16|          0|
    |out_h_reg_156        |  16|   0|   16|          0|
    |out_w_1_0_1_reg_555  |  16|   0|   16|          0|
    |out_w_1_1_1_reg_591  |  16|   0|   16|          0|
    |out_w_reg_168        |  16|   0|   16|          0|
    |out_w_s_reg_180      |  16|   0|   16|          0|
    |phi_mul2_reg_144     |  32|   0|   32|          0|
    |phi_mul_reg_132      |  32|   0|   32|          0|
    |reg_192              |  16|   0|   16|          0|
    |tmp3_reg_526         |  32|   0|   32|          0|
    |tmp4_1_reg_563       |  32|   0|   32|          0|
    |tmp4_reg_521         |  32|   0|   32|          0|
    |tmp5_1_reg_568       |  32|   0|   32|          0|
    |tmp5_reg_532         |  32|   0|   32|          0|
    |tmp_13_0_1_reg_550   |  32|   0|   32|          0|
    |tmp_13_1_1_reg_586   |  32|   0|   32|          0|
    |tmp_1_reg_473        |  16|   0|   32|         16|
    |tmp_2_reg_478        |  16|   0|   32|         16|
    |tmp_3_reg_483        |  16|   0|   32|         16|
    |tmp_4_reg_488        |  16|   0|   32|         16|
    |tmp_reg_516          |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 590|   0|  654|         64|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |  in |    1| ap_ctrl_hs |  up_sampling2d_fix16 | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |  up_sampling2d_fix16 | return value |
|ap_start                       |  in |    1| ap_ctrl_hs |  up_sampling2d_fix16 | return value |
|ap_done                        | out |    1| ap_ctrl_hs |  up_sampling2d_fix16 | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |  up_sampling2d_fix16 | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |  up_sampling2d_fix16 | return value |
|input_height                   |  in |   16|   ap_none  |     input_height     |    scalar    |
|input_width                    |  in |   16|   ap_none  |      input_width     |    scalar    |
|output_depth                   |  in |   16|   ap_none  |     output_depth     |    scalar    |
|output_height                  |  in |   16|   ap_none  |     output_height    |    scalar    |
|output_width                   |  in |   16|   ap_none  |     output_width     |    scalar    |
|Conv2D_3_array_address0        | out |   12|  ap_memory |    Conv2D_3_array    |     array    |
|Conv2D_3_array_ce0             | out |    1|  ap_memory |    Conv2D_3_array    |     array    |
|Conv2D_3_array_q0              |  in |   16|  ap_memory |    Conv2D_3_array    |     array    |
|UpSampling2D_1_array_address0  | out |   14|  ap_memory | UpSampling2D_1_array |     array    |
|UpSampling2D_1_array_ce0       | out |    1|  ap_memory | UpSampling2D_1_array |     array    |
|UpSampling2D_1_array_we0       | out |    1|  ap_memory | UpSampling2D_1_array |     array    |
|UpSampling2D_1_array_d0        | out |   16|  ap_memory | UpSampling2D_1_array |     array    |
+-------------------------------+-----+-----+------------+----------------------+--------------+

