$date
	Sun Oct 12 18:35:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var wire 1 ! Sum $end
$var wire 1 " Carry $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module uut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 " Carry $end
$var wire 1 % Cin $end
$var wire 1 ! Sum $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1!
1%
#20
1&
0%
1$
#30
1"
1(
0!
1%
#40
0"
0(
1!
0%
0$
1#
#50
1"
1(
0!
1%
#60
0(
0&
1'
0%
1$
#70
1!
1%
#80
