############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_pipeline "cnn/Cov1L3"
set_directive_pipeline "cnn/Mp1L3"
set_directive_pipeline "cnn/Cov2L3"
set_directive_pipeline "cnn/Mp2L3"
set_directive_pipeline "cnn/F1"
set_directive_pipeline "cnn/D1"
set_directive_pipeline "cnn/D2"
set_directive_pipeline "cnn/D3"
