\documentclass{article}
\sloppy
%\usepackage[margin=0.5in]{geometry}
%\usepackage[landscape,margin=0.5in]{geometry}
\usepackage[landscape,top=-1in,left=0.5in,right=0.5in,bottom=0.0in]{geometry}
\usepackage{graphicx}
\usepackage{multicol}
\usepackage{overpic}

\usepackage{fancyvrb}
\setlength{\parindent}{0in}


%\newcommand{\myfig}[1]{\hspace{-1.5in}{\includegraphics[width=1.5\textwidth]{{#1}}}\newpage}

\newcommand{\nop}[1]{}
\newcommand{\myfig}[1]{\begin{overpic}[scale=1.5]{#1}}
\newcommand{\myfigsmall}[1]{\begin{overpic}[scale=1.25]{#1}}
\newcommand{\myfigend}{\end{overpic}\newpage}
\newcommand{\myput}[2]{\put(10,#1){$\bullet$ #2}}
\newcommand{\myputn}[2]{\put(15,#1){#2}}

\newcommand{\bi}{\begin{itemize}}
\newcommand{\ii}{\item}
\newcommand{\ei}{\end{itemize}}
\newcommand{\ti}[1]{
\mbox{~}

\vspace{1.25in}
\centerline{\bf #1}}

\newcommand{\la}{\ensuremath{\langle}}
\newcommand{\ra}{\ensuremath{\rangle}}

\title{Andrews Figures, Chapter 03}
\author{Geoffrey Matthews\\
\small Western Washington University}

\RecustomVerbatimEnvironment
  {Verbatim}{Verbatim}
  {frame=single,commandchars=\\\{\},numbers=left,numbersep=1pt}

\begin{document}


\huge

\ti{Locks and Barriers}

\centerline{Andrews Chapter 03}

\newpage

\ti{Critical Section Problem}
\begin{verbatim}
  process CS[i=1 to n] {
    while (true) {
      entry protocol;
      critical section;
      exit protocol;
      noncritical section;
    }
  }
\end{verbatim}
\bi
\ii Mutual Exclusion.
\ii Absence of Deadlock (Livelock).
\ii Absence of Unnecessary Delay.
\ii Eventual Entry.
\ei

Three safety properties, one liveness property.

\newpage

\myfig{chap03/3_01.pdf}
\myfigend

\myfig{chap03/3_02.pdf}
\myput{52}{Can be used by arbitrarily many processes.}
\myput{49}{{\tt lock} as a boolean is equivalent to $\mbox{in1}\lor\mbox{in2}$}
\myfigend

\ti{Test and Set}

\begin{Verbatim}
bool TS(bool lock) \{
  \la
  bool initial = lock;
  lock = true;
  return initial;
  \ra
\}
\end{Verbatim}
\bi
\ii Implemented in hardware.
\ei


\myfig{chap03/3_03.pdf}
\myput{63}{Such a solution is called a {\bf spin-lock}.}
\myput{60}{In spin-lock solution, exit protocol simply resets shared
  variables.}
\myput{57}{Requires strong fairness.}
\myput{54}{Weak fairness usually enough.}
\myput{51}{Entry is possible infinitely often,}
\myputn{48}{but a single process could spin forever.}


\myfigend




\myfig{chap03/3_04.pdf}
\myput{58}{Avoids repeated unecessary setting of lock.}
\myput{55}{Usually much faster.  Why?}
\myfigend

\ti{Implementing Await Statements}
\bi
\ii Any critical section solution can be used to implement
unconditional atomic actions:
\begin{multicols}{2}
\begin{Verbatim}
\la S; \ra
\end{Verbatim}
\columnbreak
\begin{Verbatim}
CSenter;
S;
CSexit;
\end{Verbatim}
\end{multicols}
\ii Provided all other code that could interfere with variables in
{\tt S} are also protected similarly.
\ii This was what we did using semaphores as {\bf mutex}es.
\ei

\newpage

\ti{Implementing Await Statements}
\bi
\ii How should we add {\tt await}?
\begin{multicols}{2}
\begin{Verbatim}
\la await(B) s; \ra
\end{Verbatim}
\columnbreak
\begin{Verbatim}
CSenter;
while (not B) \{ ??? \}
S;
CSexit;
\end{Verbatim}
\end{multicols}
\ii If we don't do anything, deadlock is guaranteed since all
processes are blocked.
\ei

\newpage

\ti{Implementing Await Statements}
\bi
\ii
\begin{multicols}{2}
\begin{Verbatim}
\la await(B) s; \ra
\end{Verbatim}
\columnbreak
\begin{Verbatim}
CSenter;
while (not B) \{
  CSexit; 
  CSenter; 
\}
S;
CSexit;
\end{Verbatim}
\end{multicols}
\ii Correct but inefficient.
\ii Good chance the scheduler will not be very fair.
\ei

\newpage

\ti{Implementing Await Statements}
\bi
\ii
\begin{multicols}{2}
\begin{Verbatim}
\la await(B) s; \ra
\end{Verbatim}
\columnbreak
\begin{Verbatim}
CSenter;
while (not B) \{
  CSexit;
  Delay;
  CSenter; 
\}
S;
CSexit;
\end{Verbatim}
\end{multicols}
\ii Gives more chance for other processes to change {\tt B}
\ii Used in Ethernet {\bf truncated binary exponential backoff protocol.}
\bi
\ii After one fail, randomly wait 0 or 1 time units.
\ii After two fails, randomly wait 0 or 1 or 2 or 3 time units.
\ii After three fails, randomly wait 0 or 1 or ... or 7 time units.
\ii ...
\ii After $n$ or greater fails, randomly wait 0 ... $2^n-1$ time units
\ei
\ii Shown to be useful in critical section entry protocols, too.
\ei

\newpage
\ti{Critical Sections:  Fair Solutions}
\bi
\ii Spin-lock solutions we've seen require a strongly fair scheduler.
\ii This is impractical, real schedulers are usually weakly fair.

\ii In practical situations, it is unlikely a process will wait
forever, but not guaranteed.

\ii Three user-defined critical section protocols, only requiring weak fairness:
\bi
\ii Tie breaker algorithm
\ii Ticket algorithm
\ii Bakery algorithm
\ei
\ei

\myfig{chap03/3_01.pdf}
\myput{50}{Not guaranteed for weakly fair scheduler.}
\myput{47}{Tie breaker algorithm: make the processes take turns.}
\myfigend

\ti{Tie breaking attempted entry protocol 1}
\begin{multicols}{2}
\begin{Verbatim}[label=CS1]
while (in2) skip;
in1 = true;
\end{Verbatim}
\begin{Verbatim}[label=CS2]
while (in1) skip;
in2 = true;
\end{Verbatim}
\end{multicols}
\bi
\ii Problem?
\ei
\newpage

\ti{Tie breaking attempted entry protocol 1}
\begin{multicols}{2}
\begin{Verbatim}[label=CS1]
while (in2) skip;
in1 = true;
\end{Verbatim}
\begin{Verbatim}[label=CS2]
while (in1) skip;
in2 = true;
\end{Verbatim}
\end{multicols}
\bi
\ii The desired postcondition for the delay
loop in CS1 is {\tt in2} is false.
\ii This is interfered with by the assignment {\tt in2 = true}
in CS2.
\ii Mutual exclusion is {\em not} guaranteed.
\ei
\newpage

\ti{Tie breaking attempted entry protocol 2}
\begin{multicols}{2}
\begin{Verbatim}[label=CS1]
in1 = true;
while (in2) skip;
\end{Verbatim}
\begin{Verbatim}[label=CS2]
in2 = true;
while (in1) skip;
\end{Verbatim}
\end{multicols}
\bi
\ii Problem?
\ei

\newpage

\ti{Tie breaking attempted entry protocol 2}
\begin{multicols}{2}
\begin{Verbatim}[label=CS1]
in1 = true;
while (in2) skip;
\end{Verbatim}
\begin{Verbatim}[label=CS2]
in2 = true;
while (in1) skip;
\end{Verbatim}
\end{multicols}
\bi
\ii Mutual exclusion is guaranteed.
\ii Deadlock is possible.
\ei

\newpage

\ti{Solution to deadlock problem}
\bi
\ii Add a variable {\tt last} to break ties when deadlocked.
\ei
\myfig{chap03/3_05.pdf}
\myput{47}{Are the {\tt await} statements at-most-once?}
\myput{45}{No, but at-most-once not required here.  Why?}
\myfigend



\ti{At-most-once not required}

\bi
\ii Suppose {\tt CS1} evaluates its delay condition and finds {\tt in2} false.
\ii But suppose that {\tt in2} is now set to true.
\ii In that case, {\tt CS2} also just set {\tt last} to 2.
\ii Hence the delay still happens even though {\tt in2} changes value.
\ii If {\tt CS1} found {\tt last == 2}, that will remain true until after
its critical section.
\ei
\myfig{chap03/3_06.pdf}
\myfigend

\myfig{chap03/3_07.pdf}
\myfigend



\myfig{chap03/3_08.pdf}
\myfigend

\ti{TICKET}
\newcommand{\imp}{\Rightarrow}
\begin{eqnarray*}
\mbox{next} > 0 \\
\land\\
(\forall_{ 1 \leq i \leq n} :&\\
&&(\mbox{CS[i] in its critical section})\imp(\mbox{turn[i] == next}) \\
&&\land\\
&&(\mbox{turn[i]} > 0)\imp (\forall_{1\leq j \leq n, j\not = i}  \mbox{turn[i]}\not =\mbox{turn[j]})\\
&&)
\end{eqnarray*}
\newpage


\ti{Fetch and Add}
\begin{Verbatim}
FA(var, incr):
  \la 
  int tmp = var; 
  var = var + incr; 
  return(tmp); 
  \ra
\end{Verbatim}
\bi
\ii Implemented in hardware.
\ei

\newpage
\myfig{chap03/3_09.pdf}
\myfigend

\ti{Skipping Bakery Algorithm}
\newpage
\nop{
\ti{BAKERY}


\begin{eqnarray*}
(\forall_{1\leq i \leq n} &&\\
&(\mbox{CS[i] in critical section})\imp& (\mbox{turn[i]} > 0)\\
&& \land\\
&&(\forall_{1\leq j\leq n, j\not = i} \mbox{turn[j]} = 0 \lor \mbox{turn[i]} < \mbox{turn[j]})\\
)
\end{eqnarray*}

\bi
\ii Note: errata in book.
\ei

\newpage
\myfig{chap03/3_10.pdf}
\myput{56}{Entry protocol is difficult to implement.}
\myput{53}{To understand the solution, start with a two-process solution.}
\myfigend

\ti{Entry protocols, first try}
\bigskip

\begin{Verbatim}[frame=single,label=CS1]
turn1 = turn2 + 1;
while (turn2 != 0 and turn1 > turn2) skip;
\end{Verbatim}

\bigskip

\begin{Verbatim}[frame=single,label=CS2]
turn2 = turn1 + 1;
while (turn1 != 0 and turn2 > turn1) skip;
\end{Verbatim}

\bi
\ii Both could set their turns to 1 at the same time.
\ii Both could enter their critical sections at the same time.
\ei

\newpage
\ti{Entry protocols, asymmetry is slight improvement}
\bigskip

\begin{Verbatim}[frame=single,label=CS1]
turn1 = turn2 + 1;
while (turn2 != 0 and turn1 > turn2) skip;
\end{Verbatim}

\bigskip

\begin{Verbatim}[frame=single,label=CS2]
turn2 = turn1 + 1;
while (turn1 != 0 and turn2 >= turn1) skip;
\end{Verbatim}

\bi
\ii Still possible for both to enter critical sections.
\ii {\tt CS2} can ``race by'' {\tt CS1}
\ii Called a {\bf race condition}
\ei



\newpage
\ti{Entry protocols}
\bigskip

\begin{Verbatim}[frame=single,label=CS1]
turn1 = 1; turn1 = turn2 + 1;
while (turn2 != 0 and turn1 > turn2) skip;
\end{Verbatim}

\bigskip

\begin{Verbatim}[frame=single,label=CS2]
turn2 = 1; turn2 = turn1 + 1;
while (turn1 != 0 and turn2 >= turn1) skip;
\end{Verbatim}

\bi
\ii Works, but not symmetric
\ei
\newpage
\ti{Generalized ``Less Than''}

\begin{eqnarray*}
(a,b) > (c,d) &=&
\left\{
\begin{array}{l}
\mbox{true when } (a > c) \lor (a = c \land b > d)\\
\mbox{false otherwise}
\end{array}
\right.
\end{eqnarray*}
\newpage
\ti{Symmetric Entry Protocols}
\bigskip

\begin{Verbatim}[frame=single,label=CS1]
turn1 = 1; turn1 = turn2 + 1;
while (turn2 != 0 and (turn1,1) > (turn2,2)) skip;
\end{Verbatim}

\bigskip

\begin{Verbatim}[frame=single,label=CS2]
turn2 = 1; turn2 = turn1 + 1;
while (turn1 != 0 and (turn2,2) >= (turn1,1)) skip;
\end{Verbatim}

\newpage


\myfig{chap03/3_11.pdf}
\myfigend
}

\ti{Barrier Synchronization}

\bi
\ii Inefficient solution, too many tasks starting and stopping:
\begin{Verbatim}
while (true) \{
  co [i = 1 to n]
    code for task i
  oc
\}
\end{Verbatim}
\ii {\bf Much more costly to create and destroy processes than to
  synchronize them.} 
\ii More efficient model:
\begin{Verbatim}
process Worker[i = 1 to n] \{
  while (true) \{
    code for task i
    wait for all n tasks to complete
  \}
\}
\end{Verbatim}
\ei

\newpage
\myfig{chap03/p116_counter_barrier.pdf}
\myput{63}{Can implement barrier with:}
\myputn{60}{\tt FA(count, 1);}
\myputn{58}{\tt while (count != n) skip;}

\myput{55}{Problem is resetting {\tt count} and looping.}
\myput{52}{{\tt count} is a global variable for each process.}
\myput{49}{Only feasible with small {\tt n}.}
\myfigend

\ti{Flags and Coordinators}
\bi
\ii Distribute {\tt count} over {\tt arrive[1:n]}
\ii Global invariant becomes:

\centerline{\tt count == (arrive[1] + ... + arrive[n])}

\ii Waiting on this is just as bad:

\centerline{\tt \la await ((arrive[1] + ... + arrive[n]) == n); \ra}

\ii Use a coordinator task.  
\begin{multicols}{2}
\begin{Verbatim}[label=Task i]
arrive[i] = 1;
\la await (continue[i] == 1); \ra
\end{Verbatim}
\columnbreak
\begin{Verbatim}[label=Coordinator]
for [i = 1 to n] 
  \la await (arrive[i] == 1); \ra
for [i = 1 to n]
  continue[i] = 1;
\end{Verbatim}
\end{multicols}


\ii {\tt arrive} and {\tt continue} are {\bf flag variables}:
\bi\ii variable raised in one process to signal that a synchronization condition is true\ei
\ii Remaining problem is resetting flags.
\ei

\newpage
\ti{Flag Synchronization Principles}
\bi
\ii The process that waits for a synchronization flag to be set is the
one that should clear that flag.
\ii A flag should not be set until it is known that it is clear.
\ei

\myfig{chap03/3_12.pdf}
\put(10,51){$\bullet$ Avoids memory contention.}
\put(10,49){$\bullet$ Is not symmetric.}
\put(10,47){$\bullet$ Coordinator spends most of its time waiting.}
\put(10,45){$\bullet$ Tasks have a linear time wait for coordinator.}
\myfigend


\myfig{chap03/3_13.pdf}
\myput{60}{\bf Combining tree barrier.}
\myfigend

\myfig{chap03/3_14.pdf}
\myput{53}{More symmetric, each task does some real computation.}
\myput{51}{But still three different kinds of nodes.}
\myput{49}{Can have a single {\tt continue} set by root.}
\myput{47}{Global {\tt continue} can be double-buffered or even/odd.}
\myfigend


\myfig{chap03/p121_sym_barrier.pdf}
\myput{60}{A symmetric two-process barrier.}
\myputn{57}{Wait clearing own flag.}
\myputn{55}{Set own flag.}
\myputn{53}{Wait setting other flag.}
\myputn{51}{Clear other flag.}
\myput{48}{First line is necessary to prevent a process racing
  around.}
\myfigend

\myfig{chap03/3_15.pdf}
\myput{63}{Combining 2-process synchronization.}
\myput{60}{At stage $s$ synchronize with process $2^{s-1}$ away.}
\myput{57}{$n$ must be power of 2.}
\myfigend

\myfig{chap03/3_16.pdf}
\myput{66}{At stage $s$ synchronize with process $2^{s-1}$ away.}
\myput{63}{\bf Dissemination barrier:}
\myputn{60}{Set arrival flag of worker to right.}
\myputn{57}{Wait on own flag.}
\myputn{54}{Clear own flag.}
\myfigend

\myfig{chap03/3_15.pdf}
\myput{63}{Need to avoid global flags:}
\myputn{60}{Suppose 1 finishes, but 2 is slow.}
\myputn{57}{Now 3 and 4 finish.}
\myputn{54}{Now 3 tries to synchronize with 1, and thinks it is ready.}
\myput{51}{Could use different flags for each level.}
\myput{48}{Or use integer flags.}
\myfigend

\ti{Data Parallel Algorithms}
\bi
\ii Many processes execute the same code and work on different parts
of shared data.
\ii Usually associated with parallel hardware, {\em e.g.} graphics cards.
\ii Barrier synchronization usually in hardware.
\ii Can be useful on asynchronous processors when
granularity of the processes is large enough to compensate for
synchronization overhead.
\ei

\newpage
\ti{Partial sums of an array}
\bigskip

\begin{Verbatim}[label=Sequential solution]
sum[0] = a[0];
for [i = 1 to n-1]
  sum[i] = sum[i-1] + a[i]
\end{Verbatim}

\bigskip

\begin{Verbatim}[frame=none]
initial values of a   1  2  3  4  5  6
partial sums          1  3  6 10 15 21
\end{Verbatim}


\myfig{chap03/3_17.pdf}
\myput{45}{A $\log(n)$ concurrent solution using {\bf doubling}.}
\myputn{54}{\tt initial values of a\ \ \ \ 1\ \ 2\ \ 3\ \ 4\ \ 5\ \ 6}
\myputn{52}{\tt sum after distance 1\ \ \ 1\ \ 3\ \ 5\ \ 7\ \ 9 11}
\myputn{50}{\tt sum after distance 2\ \ \ 1\ \ 3\ \ 6 10 14 18}
\myputn{48}{\tt sum after distance 4\ \ \ 1\ \ 3\ \ 6 10 15 21}
\myfigend


\myfig{chap03/3_18.pdf}
\myput{48}{Find the end of linked list in $\log(n)$ time.}
\myfigend

\myfig{chap03/3_19.pdf}
\myput{59}{Convergence can be checked with partial sums algorithm.}
\myput{56}{Unroll into two stages to avoid copying back.}
\myput{53}{Use red-black successive relaxation (Chapter 11).}
\myput{50}{Partition grid into blocks (on asynchronous machines).}
\myfigend

\myfig{chap03/p131_partial_sums_SIMD.pdf}
\myput{63}{\bf Single Instruction Multiple Data}
\myput{60}{Every processor executes exactly the same instructions in lock step.}
\myput{57}{Barriers not needed since all finish before looping.}
\myput{54}{Every process fetches old {\tt sum} before writing new one.}
\myput{51}{Parallel assignments thus appear to be atomic.}
\myput{48}{{\tt if} statements always take the maximum time.}
\myfigend


\myfig{chap03/p132_bag_of_tasks.pdf}
\myput{63}{\bf Bag of Tasks}
\myput{60}{Can be used with recursive parallelism (calls are tasks).}
\myput{57}{Scalable:  use any number of processors.}
\myput{54}{Automatic load balancing.}

\myfigend

\myfig{chap03/3_20.pdf}
\myfigend

\myfigsmall{chap03/3_21.pdf}
\put(55,41){\Large Typo: remove {\tt if (w == 1)}}
\myfigend

\end{document}
