$date
   Sun Jan 11 13:01:41 2026
$end
$version
  2018.2
$end
$timescale
  1ps
$end
$scope module tb_top $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var reg 1 # interrupt_pending $end
$var reg 2 $ mux_clk [1:0] $end
$var wire 16 % r0 [15:0] $end
$var wire 16 & r1 [15:0] $end
$var wire 16 ' r2 [15:0] $end
$var wire 16 ( r3 [15:0] $end
$var wire 16 ) r4 [15:0] $end
$var wire 16 * r5 [15:0] $end
$var wire 16 + r6 [15:0] $end
$var wire 16 , r7 [15:0] $end
$var integer 32 - cycle $end
$var parameter 0 . MAX_CYCLES $end
$scope module dut $end
$var wire 1 / clk $end
$var wire 1 0 reset $end
$var wire 1 1 interrupt_pending $end
$var wire 16 % r0 [15:0] $end
$var wire 16 & r1 [15:0] $end
$var wire 16 ' r2 [15:0] $end
$var wire 16 ( r3 [15:0] $end
$var wire 16 ) r4 [15:0] $end
$var wire 16 * r5 [15:0] $end
$var wire 16 + r6 [15:0] $end
$var wire 16 , r7 [15:0] $end
$var wire 2 2 mux_clk [1:0] $end
$var wire 16 3 pc [15:0] $end
$var wire 16 4 next_pc [15:0] $end
$var wire 16 5 pc_plus2 [15:0] $end
$var wire 1 6 hold_hlt $end
$var wire 16 7 instruction [15:0] $end
$var wire 4 8 opcode [3:0] $end
$var wire 3 9 rd_raw [2:0] $end
$var wire 3 : funct3 [2:0] $end
$var wire 3 ; rs_i [2:0] $end
$var wire 3 < rt_i [2:0] $end
$var wire 3 = rs_rtype [2:0] $end
$var wire 3 > rt_rtype [2:0] $end
$var wire 12 ? addr12 [11:0] $end
$var wire 6 @ imm6 [5:0] $end
$var wire 1 A reg_write $end
$var wire 1 B alu_src $end
$var wire 1 C reg_dst $end
$var wire 1 D mem_read $end
$var wire 1 E mem_write $end
$var wire 1 F branch_en $end
$var wire 1 G jump_en $end
$var wire 2 H wb_sel [1:0] $end
$var wire 3 I immtype [2:0] $end
$var wire 4 J alu_main [3:0] $end
$var wire 1 K branch_type $end
$var wire 1 L jr_en $end
$var wire 3 M mfsr_sel [2:0] $end
$var wire 1 N mtra $end
$var wire 1 O mtat $end
$var wire 1 P mthi $end
$var wire 1 Q mtlo $end
$var wire 1 R hi_lo_from_alu $end
$var wire 1 S is_rtype $end
$var wire 3 T rs_final [2:0] $end
$var wire 3 U rt_final [2:0] $end
$var wire 3 V rd [2:0] $end
$var wire 16 W readA_out [15:0] $end
$var wire 16 X readB_out [15:0] $end
$var wire 16 Y wb_data [15:0] $end
$var wire 16 Z imm_out [15:0] $end
$var wire 16 [ alu_B [15:0] $end
$var wire 6 \ alu_sel [5:0] $end
$var wire 16 ] ALU_out [15:0] $end
$var wire 16 ^ alu_hi_data [15:0] $end
$var wire 16 _ alu_lo_data [15:0] $end
$var wire 1 ` cmp $end
$var wire 16 a read_data [15:0] $end
$var wire 16 b mfsr_data [15:0] $end
$var wire 1 c branch_taken $end
$var wire 16 d pc_branch_target [15:0] $end
$var wire 16 e jump_target [15:0] $end
$var parameter 16 f CONST2 [15:0] $end
$scope module PC0 $end
$var wire 1 / clk $end
$var wire 1 0 reset $end
$var wire 16 4 pc_in [15:0] $end
$var wire 1 6 hold_hlt $end
$var reg 16 g pc_out [15:0] $end
$upscope $end
$scope module ADD2 $end
$var wire 16 3 pc [15:0] $end
$var wire 16 h imm [15:0] $end
$var wire 16 5 pc_out [15:0] $end
$upscope $end
$scope module IM0 $end
$var wire 16 3 address [15:0] $end
$var wire 4 8 opcode [3:0] $end
$var wire 3 9 rd_raw [2:0] $end
$var wire 3 : funct3 [2:0] $end
$var wire 3 ; rs_i [2:0] $end
$var wire 3 < rt_i [2:0] $end
$var wire 3 = rs_rtype [2:0] $end
$var wire 3 > rt_rtype [2:0] $end
$var wire 12 ? addr12 [11:0] $end
$var wire 6 @ imm6 [5:0] $end
$var wire 16 7 instruction [15:0] $end
$var wire 15 i waddr [14:0] $end
$upscope $end
$scope module CU0 $end
$var wire 4 8 opcode [3:0] $end
$var wire 3 : funct3 [2:0] $end
$var reg 1 j reg_write $end
$var reg 1 k alu_src $end
$var reg 1 l reg_dst $end
$var reg 1 m mem_read $end
$var reg 1 n mem_write $end
$var reg 1 o branch_en $end
$var reg 1 p jump_en $end
$var reg 1 q hold_hlt $end
$var reg 2 r wb_sel [1:0] $end
$var reg 3 s immtype [2:0] $end
$var reg 4 t alu_main [3:0] $end
$var reg 1 u branch_type $end
$var reg 1 v jr_en $end
$var reg 3 w mfsr_sel [2:0] $end
$var reg 1 x mtra $end
$var reg 1 y mtat $end
$var reg 1 z mthi $end
$var reg 1 { mtlo $end
$var reg 1 | hi_lo_from_alu $end
$var parameter 4 } OP_ALU0 [3:0] $end
$var parameter 4 ~ OP_ALU1 [3:0] $end
$var parameter 4 !! OP_SHIFT [3:0] $end
$var parameter 4 "! OP_ADDI [3:0] $end
$var parameter 4 #! OP_SLTI [3:0] $end
$var parameter 4 $! OP_BNEQ [3:0] $end
$var parameter 4 %! OP_BGTZ [3:0] $end
$var parameter 4 &! OP_JUMP [3:0] $end
$var parameter 4 '! OP_LH [3:0] $end
$var parameter 4 (! OP_SH [3:0] $end
$var parameter 4 )! OP_MFSR [3:0] $end
$var parameter 4 *! OP_MTSR [3:0] $end
$var parameter 4 +! OP_HLT [3:0] $end
$var parameter 2 ,! WB_ALU [1:0] $end
$var parameter 2 -! WB_MEM [1:0] $end
$var parameter 2 .! WB_SPECIAL [1:0] $end
$var parameter 3 /! IMM_NONE [2:0] $end
$var parameter 3 0! IMM_SEXT6 [2:0] $end
$var parameter 3 1! IMM_BR [2:0] $end
$upscope $end
$scope module RF0 $end
$var wire 1 / clk $end
$var wire 1 A reg_wrt $end
$var wire 3 T rs [2:0] $end
$var wire 3 U rt [2:0] $end
$var wire 3 V rd [2:0] $end
$var wire 16 Y data [15:0] $end
$var wire 16 W readA_out [15:0] $end
$var wire 16 X readB_out [15:0] $end
$var wire 16 % r0 [15:0] $end
$var wire 16 & r1 [15:0] $end
$var wire 16 ' r2 [15:0] $end
$var wire 16 ( r3 [15:0] $end
$var wire 16 ) r4 [15:0] $end
$var wire 16 * r5 [15:0] $end
$var wire 16 + r6 [15:0] $end
$var wire 16 , r7 [15:0] $end
$var integer 32 2! i $end
$upscope $end
$scope module IMM0 $end
$var wire 16 7 instruction [15:0] $end
$var wire 3 I imm_type [2:0] $end
$var reg 16 3! imm_out [15:0] $end
$var wire 6 4! imm6 [5:0] $end
$var wire 16 5! sext6 [15:0] $end
$var parameter 3 6! IMM_NONE [2:0] $end
$var parameter 3 7! IMM_SEXT6 [2:0] $end
$var parameter 3 8! IMM_BR [2:0] $end
$upscope $end
$scope module ALUCTRL $end
$var wire 3 : funct3 [2:0] $end
$var wire 4 J alu_op [3:0] $end
$var reg 6 9! ALU_control [5:0] $end
$var parameter 4 :! OP_ALU0 [3:0] $end
$var parameter 4 ;! OP_ALU1 [3:0] $end
$var parameter 4 <! OP_SHIFT [3:0] $end
$var parameter 4 =! OP_ADDI [3:0] $end
$var parameter 4 >! OP_SLTI [3:0] $end
$var parameter 4 ?! OP_BNEQ [3:0] $end
$var parameter 4 @! OP_BGTZ [3:0] $end
$var parameter 4 A! OP_LH [3:0] $end
$var parameter 4 B! OP_SH [3:0] $end
$var parameter 6 C! SEL_ADD [5:0] $end
$var parameter 6 D! SEL_SUB [5:0] $end
$var parameter 6 E! SEL_AND [5:0] $end
$var parameter 6 F! SEL_OR [5:0] $end
$var parameter 6 G! SEL_NOR [5:0] $end
$var parameter 6 H! SEL_XOR [5:0] $end
$var parameter 6 I! SEL_MULT [5:0] $end
$var parameter 6 J! SEL_DIV [5:0] $end
$var parameter 6 K! SEL_MULTU [5:0] $end
$var parameter 6 L! SEL_DIVU [5:0] $end
$var parameter 6 M! SEL_SLT [5:0] $end
$var parameter 6 N! SEL_SLTU [5:0] $end
$var parameter 6 O! SEL_SEQ [5:0] $end
$var parameter 6 P! SEL_SHL [5:0] $end
$var parameter 6 Q! SEL_SHR [5:0] $end
$var parameter 6 R! SEL_ROR [5:0] $end
$var parameter 6 S! SEL_ROL [5:0] $end
$var parameter 6 T! SEL_ADDR_LHSH [5:0] $end
$var parameter 6 U! SEL_CMP_NEQ [5:0] $end
$var parameter 6 V! SEL_CMP_GTZ [5:0] $end
$var parameter 6 W! SEL_JR_NOP [5:0] $end
$upscope $end
$scope module ALU0 $end
$var wire 16 W A [15:0] $end
$var wire 16 [ B [15:0] $end
$var wire 6 \ alu_sel [5:0] $end
$var reg 16 X! ALU_out [15:0] $end
$var reg 16 Y! hi_out [15:0] $end
$var reg 16 Z! lo_out [15:0] $end
$var reg 1 [! cmp $end
$var wire 16 \! As [15:0] $end
$var wire 16 ]! Bs [15:0] $end
$var wire 4 ^! shamt [3:0] $end
$var wire 16 _! ror_val [15:0] $end
$var wire 16 `! rol_val [15:0] $end
$var wire 32 a! mult_s [31:0] $end
$var wire 32 b! mult_u [31:0] $end
$var wire 16 c! div_q_s [15:0] $end
$var wire 16 d! div_r_s [15:0] $end
$var wire 16 e! div_q_u [15:0] $end
$var wire 16 f! div_r_u [15:0] $end
$var parameter 6 g! SEL_ADD [5:0] $end
$var parameter 6 h! SEL_SUB [5:0] $end
$var parameter 6 i! SEL_AND [5:0] $end
$var parameter 6 j! SEL_OR [5:0] $end
$var parameter 6 k! SEL_NOR [5:0] $end
$var parameter 6 l! SEL_XOR [5:0] $end
$var parameter 6 m! SEL_MULT [5:0] $end
$var parameter 6 n! SEL_DIV [5:0] $end
$var parameter 6 o! SEL_MULTU [5:0] $end
$var parameter 6 p! SEL_DIVU [5:0] $end
$var parameter 6 q! SEL_SLT [5:0] $end
$var parameter 6 r! SEL_SLTU [5:0] $end
$var parameter 6 s! SEL_SEQ [5:0] $end
$var parameter 6 t! SEL_SHL [5:0] $end
$var parameter 6 u! SEL_SHR [5:0] $end
$var parameter 6 v! SEL_ROR [5:0] $end
$var parameter 6 w! SEL_ROL [5:0] $end
$var parameter 6 x! SEL_ADDR_LHSH [5:0] $end
$var parameter 6 y! SEL_CMP_NEQ [5:0] $end
$var parameter 6 z! SEL_CMP_GTZ [5:0] $end
$upscope $end
$scope module DM0 $end
$var wire 1 / clk $end
$var wire 1 0 reset $end
$var wire 1 D mem_read_en $end
$var wire 1 E mem_write_en $end
$var wire 16 ] addr [15:0] $end
$var wire 16 X write_data [15:0] $end
$var reg 16 {! read_data [15:0] $end
$var integer 32 |! i $end
$var wire 15 }! waddr [14:0] $end
$upscope $end
$scope module SR0 $end
$var wire 1 / clk $end
$var wire 1 0 rst $end
$var wire 1 N ra_signal $end
$var wire 1 O at_signal $end
$var wire 1 P hi_signal $end
$var wire 1 Q lo_signal $end
$var wire 1 R hi_from_alu_signal $end
$var wire 1 R lo_from_alu_signal $end
$var wire 16 X ra_data [15:0] $end
$var wire 16 X at_data [15:0] $end
$var wire 16 X hi_data [15:0] $end
$var wire 16 X lo_data [15:0] $end
$var wire 16 5 pc [15:0] $end
$var wire 16 ^ hi_from_alu_data [15:0] $end
$var wire 16 _ lo_from_alu_data [15:0] $end
$var wire 3 M mfsr_sel [2:0] $end
$var reg 16 ~! mfsr_data [15:0] $end
$var reg 16 !" RA [15:0] $end
$var reg 16 "" AT [15:0] $end
$var reg 16 #" HI [15:0] $end
$var reg 16 $" LO [15:0] $end
$upscope $end
$scope module BRADD $end
$var wire 16 5 pc [15:0] $end
$var wire 16 Z imm [15:0] $end
$var wire 16 d pc_out [15:0] $end
$upscope $end
$scope module J0 $end
$var wire 16 5 pc [15:0] $end
$var wire 16 7 instruction [15:0] $end
$var wire 16 e jump_target [15:0] $end
$var wire 12 %" addr [11:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b10 !!
b0 !"
1"
b11 "!
b0 ""
0#
b100 #!
b0 #"
b0 $
b101 $!
b0 $"
b0 %
b110 %!
bx %"
b0 &
b111 &!
b0 '
b1000 '!
b0 (
b1001 (!
b0 )
b1010 )!
b0 *
b1011 *!
b0 +
b1111 +!
b0 ,
b0 ,!
bx -
b1 -!
b11111010000 .
b10 .!
0/
b0 /!
10
b1 0!
01
b10 1!
b0 2
b1000 2!
b0 3
bx 3!
bx 4
bx 4!
b10 5
bx 5!
x6
b0 6!
bx 7
b1 7!
bx 8
b10 8!
bx 9
bx 9!
bx :
b0 :!
bx ;
b1 ;!
bx <
b10 <!
bx =
b11 =!
bx >
b100 >!
bx ?
b101 ?!
bx @
b110 @!
xA
b1000 A!
xB
b1001 B!
xC
b0 C!
xD
b1 D!
xE
b10 E!
xF
b11 F!
xG
b100 G!
bx H
b101 H!
bx I
b1010 I!
bx J
b1011 J!
xK
b1100 K!
xL
b1101 L!
bx M
b10100 M!
xN
b10101 N!
xO
b10110 O!
xP
b11110 P!
xQ
b11111 Q!
xR
b100000 R!
xS
b100001 S!
bx T
b101000 T!
bx U
b101001 U!
bx V
b101010 V!
bx W
b111111 W!
bx X
bx X!
bx Y
bx Y!
bx Z
bx Z!
bx [
x[!
bx \
bx \!
bx ]
bx ]!
bx ^
bx ^!
bx _
bx _!
x`
bx `!
b0 a
bx a!
b0 b
bx b!
xc
bx c!
bx d
bx d!
b0xxxxxxxxxxxx0 e
bx e!
b10 f
bx f!
b0 g
b0 g!
b10 h
b1 h!
b0 i
b10 i!
xj
b11 j!
xk
b100 k!
xl
b101 l!
xm
b1010 m!
xn
b1011 n!
xo
b1100 o!
xp
b1101 p!
xq
b10100 q!
bx r
b10101 r!
bx s
b10110 s!
bx t
b11110 t!
xu
b11111 u!
xv
b100000 v!
bx w
b100001 w!
xx
b101000 x!
xy
b101001 y!
xz
b101010 z!
x{
b0 {!
x|
bx |!
b0 }
bx }!
b1 ~
b0 ~!
$end
#5000
1!
1/
#10000
0!
0/
#15000
1!
1/
#20000
0!
0/
#25000
1!
1/
#30000
0!
0/
#35000
1!
1/
#40000
0!
0/
#45000
1!
0"
b0 -
1/
00
bx 3
bx 5
bx 7
bx d
bx0 e
bx g
bx i
b0 ~!
#50000
0!
0/
#55000
1!
b1 -
1/
#60000
0!
0/
#65000
1!
b10 -
1/
#70000
0!
0/
#75000
1!
b11 -
1/
#80000
0!
0/
#85000
1!
b100 -
1/
#90000
0!
0/
#95000
1!
b101 -
1/
#100000
0!
0/
#105000
1!
b110 -
1/
#110000
0!
0/
#115000
1!
b111 -
1/
#120000
0!
0/
#125000
1!
b1000 -
1/
#130000
0!
0/
#135000
1!
b1001 -
1/
#140000
0!
0/
#145000
1!
b1010 -
1/
#150000
0!
0/
#155000
1!
b1011 -
1/
#160000
0!
0/
#165000
1!
b1100 -
1/
#170000
0!
0/
#175000
1!
b1101 -
1/
#180000
0!
0/
#185000
1!
b1110 -
1/
#190000
0!
0/
#195000
1!
b1111 -
1/
#200000
0!
0/
#205000
1!
b10000 -
1/
#210000
0!
0/
#215000
1!
b10001 -
1/
#220000
0!
0/
#225000
1!
b10010 -
1/
#230000
0!
0/
#235000
1!
b10011 -
1/
#240000
0!
0/
#245000
1!
b10100 -
1/
#250000
0!
0/
#255000
1!
b10101 -
1/
#260000
0!
0/
#265000
1!
b10110 -
1/
#270000
0!
0/
#275000
1!
b10111 -
1/
#280000
0!
0/
#285000
1!
b11000 -
1/
#290000
0!
0/
#295000
1!
b11001 -
1/
#300000
0!
0/
#305000
1!
b11010 -
1/
#310000
0!
0/
#315000
1!
b11011 -
1/
#320000
0!
0/
#325000
1!
b11100 -
1/
#330000
0!
0/
#335000
1!
b11101 -
1/
#340000
0!
0/
#345000
1!
b11110 -
1/
#350000
0!
0/
#355000
1!
b11111 -
1/
#360000
0!
0/
#365000
1!
b100000 -
1/
#370000
0!
0/
#375000
1!
b100001 -
1/
#380000
0!
0/
#385000
1!
b100010 -
1/
#390000
0!
0/
#395000
1!
b100011 -
1/
#400000
0!
0/
#405000
1!
b100100 -
1/
#410000
0!
0/
#415000
1!
b100101 -
1/
#420000
0!
0/
#425000
1!
b100110 -
1/
#430000
0!
0/
#435000
1!
b100111 -
1/
#440000
0!
0/
#445000
1!
b101000 -
1/
#450000
0!
0/
#455000
1!
b101001 -
1/
#460000
0!
0/
#465000
1!
b101010 -
1/
#470000
0!
0/
#475000
1!
b101011 -
1/
#480000
0!
0/
#485000
1!
b101100 -
1/
#490000
0!
0/
#495000
1!
b101101 -
1/
#500000
0!
0/
#505000
1!
b101110 -
1/
#510000
0!
0/
#515000
1!
b101111 -
1/
#520000
0!
0/
#525000
1!
b110000 -
1/
#530000
0!
0/
#535000
1!
b110001 -
1/
#540000
0!
0/
#545000
1!
b110010 -
1/
#550000
0!
0/
#555000
1!
b110011 -
1/
#560000
0!
0/
#565000
1!
b110100 -
1/
#570000
0!
0/
#575000
1!
b110101 -
1/
#580000
0!
0/
#585000
1!
b110110 -
1/
#590000
0!
0/
#595000
1!
b110111 -
1/
#600000
0!
0/
#605000
1!
b111000 -
1/
#610000
0!
0/
#615000
1!
b111001 -
1/
#620000
0!
0/
#625000
1!
b111010 -
1/
#630000
0!
0/
#635000
1!
b111011 -
1/
#640000
0!
0/
#645000
1!
b111100 -
1/
#650000
0!
0/
#655000
1!
b111101 -
1/
#660000
0!
0/
#665000
1!
b111110 -
1/
#670000
0!
0/
#675000
1!
b111111 -
1/
#680000
0!
0/
#685000
1!
b1000000 -
1/
#690000
0!
0/
#695000
1!
b1000001 -
1/
#700000
0!
0/
#705000
1!
b1000010 -
1/
#710000
0!
0/
#715000
1!
b1000011 -
1/
#720000
0!
0/
#725000
1!
b1000100 -
1/
#730000
0!
0/
#735000
1!
b1000101 -
1/
#740000
0!
0/
#745000
1!
b1000110 -
1/
#750000
0!
0/
#755000
1!
b1000111 -
1/
#760000
0!
0/
#765000
1!
b1001000 -
1/
#770000
0!
0/
#775000
1!
b1001001 -
1/
#780000
0!
0/
#785000
1!
b1001010 -
1/
#790000
0!
0/
#795000
1!
b1001011 -
1/
#800000
0!
0/
#805000
1!
b1001100 -
1/
#810000
0!
0/
#815000
1!
b1001101 -
1/
#820000
0!
0/
#825000
1!
b1001110 -
1/
#830000
0!
0/
#835000
1!
b1001111 -
1/
#840000
0!
0/
#845000
1!
b1010000 -
1/
#850000
0!
0/
#855000
1!
b1010001 -
1/
#860000
0!
0/
#865000
1!
b1010010 -
1/
#870000
0!
0/
#875000
1!
b1010011 -
1/
#880000
0!
0/
#885000
1!
b1010100 -
1/
#890000
0!
0/
#895000
1!
b1010101 -
1/
#900000
0!
0/
#905000
1!
b1010110 -
1/
#910000
0!
0/
#915000
1!
b1010111 -
1/
#920000
0!
0/
#925000
1!
b1011000 -
1/
#930000
0!
0/
#935000
1!
b1011001 -
1/
#940000
0!
0/
#945000
1!
b1011010 -
1/
#950000
0!
0/
#955000
1!
b1011011 -
1/
#960000
0!
0/
#965000
1!
b1011100 -
1/
#970000
0!
0/
#975000
1!
b1011101 -
1/
#980000
0!
0/
#985000
1!
b1011110 -
1/
#990000
0!
0/
#995000
1!
b1011111 -
1/
#1000000
0!
0/
