\hypertarget{struct_o_c_t_o_s_p_i___type_def}{}\doxysection{OCTOSPI\+\_\+\+Type\+Def Struct Reference}
\label{struct_o_c_t_o_s_p_i___type_def}\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}


OCTO Serial Peripheral Interface.  




{\ttfamily \#include $<$stm32h723xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a0e5030971ec1bfd3101f83f546493c83}{RESERVED}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a97a84a6f58dd4d48457b084764a19eef}{DCR1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_aede4c7a1a30cb1aad3e66a4551c5ce76}{DCR2}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a9baefbd2ef6639508c5c88de65452f76}{DCR3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_ac57f62fbcd9431c2f6ae9314a5276b18}{DCR4}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a28d88d9a08aab1adbebea61c42ef901e}{RESERVED1}} \mbox{[}2\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{FCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a10ff13a8dce64d621902cf070aa15467}{RESERVED2}} \mbox{[}6\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a651b3980342dcf21d301d29621dcf4f6}{DLR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_af2b40c5e36a5e861490988275499e158}{RESERVED3}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a2ac50357d1ebac2949d27bfc4855e6a4}{AR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_ac0018930ee9f18afda25b695b9a4ec16}{RESERVED4}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}{DR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a0fd3ec48c3bfa2abfa6d5ab32f99fc6b}{RESERVED5}} \mbox{[}11\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a7327d5955c8e4e3eb689a7ad2a1fa219}{PSMKR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a540dca302294444f48c31655a7496a3a}{RESERVED6}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a986e18db58469e5dd0e756b2b405b805}{PSMAR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a6be3d40baea405ecaf6b38462357dac0}{RESERVED7}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_aa9e54bfb9deb2d92de2c3f62d33793da}{PIR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a558d002de13be220e3895e26a7da4e0a}{RESERVED8}} \mbox{[}27\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a5e1322e27c40bf91d172f9673f205c97}{CCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a}{RESERVED9}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_ae9dd9282fab299d0cd6e119564688e53}{TCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a7c173f2fa5c4ef64aafebcccaebf05fd}{RESERVED10}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a6615bc39cfcd7131bdc8662583cc6714}{IR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a34ee3844167dd0d27308b035c8da3153}{RESERVED11}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a53d4126533b52183ef8105af2e526bd0}{ABR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_aace322ac32d7e63fe1054ae34c9aac31}{RESERVED12}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_ae060e16fd0b193203ddead99622260c1}{LPTR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_abb7f09c50b40cfb717c6c876e4a7c29e}{RESERVED13}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a4ab2505003aada9ce7ac2865e901b743}{WPCCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a66b3c835bc48447ada8fe2e0fd148040}{RESERVED14}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_af199d27ae979441407a37373de17313f}{WPTCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_aabbe020c0994f2f5523536d5a3acf090}{RESERVED15}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a4193cdaa973d4be0f0566354850812f6}{WPIR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_ad5c6645d5958ea0c8475a9f217742341}{RESERVED16}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a9a83e64a5085c4941491805930ac6b6d}{WPABR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a6666c7a49a36593a52bfdca6094126ec}{RESERVED17}} \mbox{[}7\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_abad876e851435e070b25ed320766c3bf}{WCCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a34eed753f42464ee8b12846ee3229f40}{RESERVED18}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a41888fd8b7344c6d2b022591f6f2f164}{WTCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a1e1c2ce7448f68762f6c2eb3aa4643a8}{RESERVED19}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a9c2d0617985dae7ab1520f3fb78348bf}{WIR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_aba563510fd3f2eb1900ee026927911bf}{RESERVED20}} \mbox{[}3\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_ae69625d8660e355526633f8ad8565421}{WABR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_abc9efb20db7d251f9fe1255c7e2edbc5}{RESERVED21}} \mbox{[}23\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_ae1a00cfb589dc83e0dc8ba2bd9c6d335}{HLCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a322c341429ea533f5d98ca5ba8538ae7}{RESERVED22}} \mbox{[}122\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_adcbe8b1d96d0177374ee19ee2e7cd2be}{HWCFGR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a46f614978a9643360b8ee0953f587c8d}{VER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_a88105bb6b46e81bf45146d2a365bc255}{ID}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_o_c_t_o_s_p_i___type_def_afac1ff27411c5205c1ec6ae945690fb1}{MID}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
OCTO Serial Peripheral Interface. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a53d4126533b52183ef8105af2e526bd0}\label{struct_o_c_t_o_s_p_i___type_def_a53d4126533b52183ef8105af2e526bd0}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!ABR@{ABR}}
\index{ABR@{ABR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ABR}{ABR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ABR}

OCTOSPI Alternate Bytes register, Address offset\+: 0x120 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a2ac50357d1ebac2949d27bfc4855e6a4}\label{struct_o_c_t_o_s_p_i___type_def_a2ac50357d1ebac2949d27bfc4855e6a4}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!AR@{AR}}
\index{AR@{AR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AR}{AR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AR}

OCTOSPI Address register, Address offset\+: 0x048 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a5e1322e27c40bf91d172f9673f205c97}\label{struct_o_c_t_o_s_p_i___type_def_a5e1322e27c40bf91d172f9673f205c97}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!CCR@{CCR}}
\index{CCR@{CCR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CCR}{CCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CCR}

OCTOSPI Communication Configuration register, Address offset\+: 0x100 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_o_c_t_o_s_p_i___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!CR@{CR}}
\index{CR@{CR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

OCTOSPI Control register, Address offset\+: 0x000 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a97a84a6f58dd4d48457b084764a19eef}\label{struct_o_c_t_o_s_p_i___type_def_a97a84a6f58dd4d48457b084764a19eef}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!DCR1@{DCR1}}
\index{DCR1@{DCR1}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCR1}{DCR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DCR1}

OCTOSPI Device Configuration register 1, Address offset\+: 0x008 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_aede4c7a1a30cb1aad3e66a4551c5ce76}\label{struct_o_c_t_o_s_p_i___type_def_aede4c7a1a30cb1aad3e66a4551c5ce76}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!DCR2@{DCR2}}
\index{DCR2@{DCR2}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCR2}{DCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DCR2}

OCTOSPI Device Configuration register 2, Address offset\+: 0x00C \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a9baefbd2ef6639508c5c88de65452f76}\label{struct_o_c_t_o_s_p_i___type_def_a9baefbd2ef6639508c5c88de65452f76}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!DCR3@{DCR3}}
\index{DCR3@{DCR3}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCR3}{DCR3}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DCR3}

OCTOSPI Device Configuration register 3, Address offset\+: 0x010 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_ac57f62fbcd9431c2f6ae9314a5276b18}\label{struct_o_c_t_o_s_p_i___type_def_ac57f62fbcd9431c2f6ae9314a5276b18}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!DCR4@{DCR4}}
\index{DCR4@{DCR4}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DCR4}{DCR4}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DCR4}

OCTOSPI Device Configuration register 4, Address offset\+: 0x014 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a651b3980342dcf21d301d29621dcf4f6}\label{struct_o_c_t_o_s_p_i___type_def_a651b3980342dcf21d301d29621dcf4f6}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!DLR@{DLR}}
\index{DLR@{DLR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DLR}{DLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DLR}

OCTOSPI Data Length register, Address offset\+: 0x040 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}\label{struct_o_c_t_o_s_p_i___type_def_a3df0d8dfcd1ec958659ffe21eb64fa94}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!DR@{DR}}
\index{DR@{DR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DR}{DR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DR}

OCTOSPI Data register, Address offset\+: 0x050 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a5d5cc7f32884945503dd29f8f6cbb415}\label{struct_o_c_t_o_s_p_i___type_def_a5d5cc7f32884945503dd29f8f6cbb415}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!FCR@{FCR}}
\index{FCR@{FCR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FCR}{FCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FCR}

OCTOSPI Flag Clear register, Address offset\+: 0x024 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_ae1a00cfb589dc83e0dc8ba2bd9c6d335}\label{struct_o_c_t_o_s_p_i___type_def_ae1a00cfb589dc83e0dc8ba2bd9c6d335}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!HLCR@{HLCR}}
\index{HLCR@{HLCR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HLCR}{HLCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HLCR}

OCTOSPI Hyperbus Latency Configuration register, Address offset\+: 0x200 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_adcbe8b1d96d0177374ee19ee2e7cd2be}\label{struct_o_c_t_o_s_p_i___type_def_adcbe8b1d96d0177374ee19ee2e7cd2be}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!HWCFGR@{HWCFGR}}
\index{HWCFGR@{HWCFGR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{HWCFGR}{HWCFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t HWCFGR}

OCTOSPI HW Configuration register, Address offset\+: 0x3\+F0 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a88105bb6b46e81bf45146d2a365bc255}\label{struct_o_c_t_o_s_p_i___type_def_a88105bb6b46e81bf45146d2a365bc255}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!ID@{ID}}
\index{ID@{ID}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ID}{ID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ID}

OCTOSPI Identification register, Address offset\+: 0x3\+F8 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a6615bc39cfcd7131bdc8662583cc6714}\label{struct_o_c_t_o_s_p_i___type_def_a6615bc39cfcd7131bdc8662583cc6714}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!IR@{IR}}
\index{IR@{IR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IR}{IR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IR}

OCTOSPI Instruction register, Address offset\+: 0x110 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_ae060e16fd0b193203ddead99622260c1}\label{struct_o_c_t_o_s_p_i___type_def_ae060e16fd0b193203ddead99622260c1}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!LPTR@{LPTR}}
\index{LPTR@{LPTR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LPTR}{LPTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LPTR}

OCTOSPI Low Power Timeout register, Address offset\+: 0x130 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_afac1ff27411c5205c1ec6ae945690fb1}\label{struct_o_c_t_o_s_p_i___type_def_afac1ff27411c5205c1ec6ae945690fb1}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!MID@{MID}}
\index{MID@{MID}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MID}{MID}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MID}

OCTOPSI HW Magic ID register, Address offset\+: 0x3\+FC \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_aa9e54bfb9deb2d92de2c3f62d33793da}\label{struct_o_c_t_o_s_p_i___type_def_aa9e54bfb9deb2d92de2c3f62d33793da}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!PIR@{PIR}}
\index{PIR@{PIR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PIR}{PIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PIR}

OCTOSPI Polling Interval register, Address offset\+: 0x090 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a986e18db58469e5dd0e756b2b405b805}\label{struct_o_c_t_o_s_p_i___type_def_a986e18db58469e5dd0e756b2b405b805}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!PSMAR@{PSMAR}}
\index{PSMAR@{PSMAR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PSMAR}{PSMAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PSMAR}

OCTOSPI Polling Status Match register, Address offset\+: 0x088 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a7327d5955c8e4e3eb689a7ad2a1fa219}\label{struct_o_c_t_o_s_p_i___type_def_a7327d5955c8e4e3eb689a7ad2a1fa219}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!PSMKR@{PSMKR}}
\index{PSMKR@{PSMKR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PSMKR}{PSMKR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PSMKR}

OCTOSPI Polling Status Mask register, Address offset\+: 0x080 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a0e5030971ec1bfd3101f83f546493c83}\label{struct_o_c_t_o_s_p_i___type_def_a0e5030971ec1bfd3101f83f546493c83}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED@{RESERVED}}
\index{RESERVED@{RESERVED}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED}{RESERVED}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED}

Reserved, Address offset\+: 0x004 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a28d88d9a08aab1adbebea61c42ef901e}\label{struct_o_c_t_o_s_p_i___type_def_a28d88d9a08aab1adbebea61c42ef901e}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED1\mbox{[}2\mbox{]}}

Reserved, Address offset\+: 0x018-\/0x01C \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a7c173f2fa5c4ef64aafebcccaebf05fd}\label{struct_o_c_t_o_s_p_i___type_def_a7c173f2fa5c4ef64aafebcccaebf05fd}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED10@{RESERVED10}}
\index{RESERVED10@{RESERVED10}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED10}{RESERVED10}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED10}

Reserved, Address offset\+: 0x10C \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a34ee3844167dd0d27308b035c8da3153}\label{struct_o_c_t_o_s_p_i___type_def_a34ee3844167dd0d27308b035c8da3153}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED11@{RESERVED11}}
\index{RESERVED11@{RESERVED11}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED11}{RESERVED11}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED11\mbox{[}3\mbox{]}}

Reserved, Address offset\+: 0x114-\/0x11C \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_aace322ac32d7e63fe1054ae34c9aac31}\label{struct_o_c_t_o_s_p_i___type_def_aace322ac32d7e63fe1054ae34c9aac31}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED12@{RESERVED12}}
\index{RESERVED12@{RESERVED12}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED12}{RESERVED12}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED12\mbox{[}3\mbox{]}}

Reserved, Address offset\+: 0x124-\/0x12C \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_abb7f09c50b40cfb717c6c876e4a7c29e}\label{struct_o_c_t_o_s_p_i___type_def_abb7f09c50b40cfb717c6c876e4a7c29e}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED13@{RESERVED13}}
\index{RESERVED13@{RESERVED13}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED13}{RESERVED13}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED13\mbox{[}3\mbox{]}}

Reserved, Address offset\+: 0x134-\/0x13C \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a66b3c835bc48447ada8fe2e0fd148040}\label{struct_o_c_t_o_s_p_i___type_def_a66b3c835bc48447ada8fe2e0fd148040}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED14@{RESERVED14}}
\index{RESERVED14@{RESERVED14}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED14}{RESERVED14}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED14}

Reserved, Address offset\+: 0x144 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_aabbe020c0994f2f5523536d5a3acf090}\label{struct_o_c_t_o_s_p_i___type_def_aabbe020c0994f2f5523536d5a3acf090}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED15@{RESERVED15}}
\index{RESERVED15@{RESERVED15}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED15}{RESERVED15}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED15}

Reserved, Address offset\+: 0x14C \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_ad5c6645d5958ea0c8475a9f217742341}\label{struct_o_c_t_o_s_p_i___type_def_ad5c6645d5958ea0c8475a9f217742341}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED16@{RESERVED16}}
\index{RESERVED16@{RESERVED16}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED16}{RESERVED16}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED16\mbox{[}3\mbox{]}}

Reserved, Address offset\+: 0x154-\/0x15C \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a6666c7a49a36593a52bfdca6094126ec}\label{struct_o_c_t_o_s_p_i___type_def_a6666c7a49a36593a52bfdca6094126ec}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED17@{RESERVED17}}
\index{RESERVED17@{RESERVED17}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED17}{RESERVED17}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED17\mbox{[}7\mbox{]}}

Reserved, Address offset\+: 0x164-\/0x17C \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a34eed753f42464ee8b12846ee3229f40}\label{struct_o_c_t_o_s_p_i___type_def_a34eed753f42464ee8b12846ee3229f40}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED18@{RESERVED18}}
\index{RESERVED18@{RESERVED18}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED18}{RESERVED18}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED18}

Reserved, Address offset\+: 0x184 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a1e1c2ce7448f68762f6c2eb3aa4643a8}\label{struct_o_c_t_o_s_p_i___type_def_a1e1c2ce7448f68762f6c2eb3aa4643a8}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED19@{RESERVED19}}
\index{RESERVED19@{RESERVED19}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED19}{RESERVED19}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED19}

Reserved, Address offset\+: 0x18C \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a10ff13a8dce64d621902cf070aa15467}\label{struct_o_c_t_o_s_p_i___type_def_a10ff13a8dce64d621902cf070aa15467}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED2\mbox{[}6\mbox{]}}

Reserved, Address offset\+: 0x028-\/0x03C \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_aba563510fd3f2eb1900ee026927911bf}\label{struct_o_c_t_o_s_p_i___type_def_aba563510fd3f2eb1900ee026927911bf}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED20@{RESERVED20}}
\index{RESERVED20@{RESERVED20}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED20}{RESERVED20}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED20\mbox{[}3\mbox{]}}

Reserved, Address offset\+: 0x194-\/0x19C \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_abc9efb20db7d251f9fe1255c7e2edbc5}\label{struct_o_c_t_o_s_p_i___type_def_abc9efb20db7d251f9fe1255c7e2edbc5}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED21@{RESERVED21}}
\index{RESERVED21@{RESERVED21}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED21}{RESERVED21}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED21\mbox{[}23\mbox{]}}

Reserved, Address offset\+: 0x1\+A4-\/0x1\+FC \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a322c341429ea533f5d98ca5ba8538ae7}\label{struct_o_c_t_o_s_p_i___type_def_a322c341429ea533f5d98ca5ba8538ae7}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED22@{RESERVED22}}
\index{RESERVED22@{RESERVED22}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED22}{RESERVED22}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED22\mbox{[}122\mbox{]}}

Reserved, Address offset\+: 0x204-\/0x3\+EC \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_af2b40c5e36a5e861490988275499e158}\label{struct_o_c_t_o_s_p_i___type_def_af2b40c5e36a5e861490988275499e158}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED3@{RESERVED3}}
\index{RESERVED3@{RESERVED3}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED3}{RESERVED3}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED3}

Reserved, Address offset\+: 0x044 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_ac0018930ee9f18afda25b695b9a4ec16}\label{struct_o_c_t_o_s_p_i___type_def_ac0018930ee9f18afda25b695b9a4ec16}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED4@{RESERVED4}}
\index{RESERVED4@{RESERVED4}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED4}{RESERVED4}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED4}

Reserved, Address offset\+: 0x04C \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a0fd3ec48c3bfa2abfa6d5ab32f99fc6b}\label{struct_o_c_t_o_s_p_i___type_def_a0fd3ec48c3bfa2abfa6d5ab32f99fc6b}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED5@{RESERVED5}}
\index{RESERVED5@{RESERVED5}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED5}{RESERVED5}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED5\mbox{[}11\mbox{]}}

Reserved, Address offset\+: 0x054-\/0x07C \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a540dca302294444f48c31655a7496a3a}\label{struct_o_c_t_o_s_p_i___type_def_a540dca302294444f48c31655a7496a3a}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED6@{RESERVED6}}
\index{RESERVED6@{RESERVED6}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED6}{RESERVED6}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED6}

Reserved, Address offset\+: 0x084 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a6be3d40baea405ecaf6b38462357dac0}\label{struct_o_c_t_o_s_p_i___type_def_a6be3d40baea405ecaf6b38462357dac0}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED7@{RESERVED7}}
\index{RESERVED7@{RESERVED7}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED7}{RESERVED7}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED7}

Reserved, Address offset\+: 0x08C \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a558d002de13be220e3895e26a7da4e0a}\label{struct_o_c_t_o_s_p_i___type_def_a558d002de13be220e3895e26a7da4e0a}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED8@{RESERVED8}}
\index{RESERVED8@{RESERVED8}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED8}{RESERVED8}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED8\mbox{[}27\mbox{]}}

Reserved, Address offset\+: 0x094-\/0x0\+FC \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a}\label{struct_o_c_t_o_s_p_i___type_def_ad5e6ea0a37a7f654716cd4036ad9d54a}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!RESERVED9@{RESERVED9}}
\index{RESERVED9@{RESERVED9}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED9}{RESERVED9}}
{\footnotesize\ttfamily uint32\+\_\+t RESERVED9}

Reserved, Address offset\+: 0x104 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_o_c_t_o_s_p_i___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!SR@{SR}}
\index{SR@{SR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

OCTOSPI Status register, Address offset\+: 0x020 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_ae9dd9282fab299d0cd6e119564688e53}\label{struct_o_c_t_o_s_p_i___type_def_ae9dd9282fab299d0cd6e119564688e53}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!TCR@{TCR}}
\index{TCR@{TCR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TCR}{TCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TCR}

OCTOSPI Timing Configuration register, Address offset\+: 0x108 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a46f614978a9643360b8ee0953f587c8d}\label{struct_o_c_t_o_s_p_i___type_def_a46f614978a9643360b8ee0953f587c8d}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!VER@{VER}}
\index{VER@{VER}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VER}{VER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t VER}

OCTOSPI Version register, Address offset\+: 0x3\+F4 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_ae69625d8660e355526633f8ad8565421}\label{struct_o_c_t_o_s_p_i___type_def_ae69625d8660e355526633f8ad8565421}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!WABR@{WABR}}
\index{WABR@{WABR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WABR}{WABR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WABR}

OCTOSPI Write Alternate Bytes register, Address offset\+: 0x1\+A0 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_abad876e851435e070b25ed320766c3bf}\label{struct_o_c_t_o_s_p_i___type_def_abad876e851435e070b25ed320766c3bf}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!WCCR@{WCCR}}
\index{WCCR@{WCCR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WCCR}{WCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WCCR}

OCTOSPI Write Communication Configuration register, Address offset\+: 0x180 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a9c2d0617985dae7ab1520f3fb78348bf}\label{struct_o_c_t_o_s_p_i___type_def_a9c2d0617985dae7ab1520f3fb78348bf}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!WIR@{WIR}}
\index{WIR@{WIR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WIR}{WIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WIR}

OCTOSPI Write Instruction register, Address offset\+: 0x190 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a9a83e64a5085c4941491805930ac6b6d}\label{struct_o_c_t_o_s_p_i___type_def_a9a83e64a5085c4941491805930ac6b6d}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!WPABR@{WPABR}}
\index{WPABR@{WPABR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WPABR}{WPABR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WPABR}

OCTOSPI Wrap Alternate Bytes register, Address offset\+: 0x160 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a4ab2505003aada9ce7ac2865e901b743}\label{struct_o_c_t_o_s_p_i___type_def_a4ab2505003aada9ce7ac2865e901b743}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!WPCCR@{WPCCR}}
\index{WPCCR@{WPCCR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WPCCR}{WPCCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WPCCR}

OCTOSPI Wrap Communication Configuration register, Address offset\+: 0x140 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a4193cdaa973d4be0f0566354850812f6}\label{struct_o_c_t_o_s_p_i___type_def_a4193cdaa973d4be0f0566354850812f6}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!WPIR@{WPIR}}
\index{WPIR@{WPIR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WPIR}{WPIR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WPIR}

OCTOSPI Wrap Instruction register, Address offset\+: 0x150 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_af199d27ae979441407a37373de17313f}\label{struct_o_c_t_o_s_p_i___type_def_af199d27ae979441407a37373de17313f}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!WPTCR@{WPTCR}}
\index{WPTCR@{WPTCR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WPTCR}{WPTCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WPTCR}

OCTOSPI Wrap Timing Configuration register, Address offset\+: 0x148 \mbox{\Hypertarget{struct_o_c_t_o_s_p_i___type_def_a41888fd8b7344c6d2b022591f6f2f164}\label{struct_o_c_t_o_s_p_i___type_def_a41888fd8b7344c6d2b022591f6f2f164}} 
\index{OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}!WTCR@{WTCR}}
\index{WTCR@{WTCR}!OCTOSPI\_TypeDef@{OCTOSPI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WTCR}{WTCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t WTCR}

OCTOSPI Write Timing Configuration register, Address offset\+: 0x188 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+User\+\_\+4/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+10.\+1/ethernet\+\_\+\+UDB/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+H7xx/\+Include/\mbox{\hyperlink{stm32h723xx_8h}{stm32h723xx.\+h}}\end{DoxyCompactItemize}
