INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/emrho/Desktop/CS223/labc/project_4.srcs/sources_1/new/halfadder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/emrho/Desktop/CS223/labc/project_4.srcs/sources_1/new/halfsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/emrho/Desktop/CS223/labc/project_4.srcs/sources_1/new/labcalc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module labcalc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/emrho/Desktop/CS223/labc/project_4.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
