#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Feb  4 22:30:48 2018
# Process ID: 18370
# Current directory: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0.dcp' for cell 'design_1_i/v_tc_0'
INFO: [Netlist 29-17] Analyzing 45 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: sys_clock 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved for implementation tool. [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/impl_1/.Xil/Vivado-18370-luigilinux/dcp3/design_1_clk_wiz_0_0.edf:297]
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:01:09 . Memory (MB): peak = 2007.613 ; gain = 536.465 ; free physical = 562 ; free virtual = 8995
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/constrs_1/imports/Basys3/Basys3_Master.xdc]
Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
Finished Parsing XDC File [/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0_clocks.xdc] for cell 'design_1_i/v_tc_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:17 ; elapsed = 00:02:06 . Memory (MB): peak = 2007.613 ; gain = 858.164 ; free physical = 564 ; free virtual = 8996
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2071.648 ; gain = 64.031 ; free physical = 558 ; free virtual = 8990
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12ef6807e

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2071.648 ; gain = 0.000 ; free physical = 558 ; free virtual = 8990
INFO: [Opt 31-389] Phase Retarget created 21 cells and removed 58 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 90a01e8c

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2071.648 ; gain = 0.000 ; free physical = 558 ; free virtual = 8990
INFO: [Opt 31-389] Phase Constant propagation created 34 cells and removed 138 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 72d8ed2e

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2071.648 ; gain = 0.000 ; free physical = 558 ; free virtual = 8990
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 29 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 72d8ed2e

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2071.648 ; gain = 0.000 ; free physical = 559 ; free virtual = 8991
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 72d8ed2e

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2071.648 ; gain = 0.000 ; free physical = 559 ; free virtual = 8991
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2071.648 ; gain = 0.000 ; free physical = 559 ; free virtual = 8991
Ending Logic Optimization Task | Checksum: 72d8ed2e

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2071.648 ; gain = 0.000 ; free physical = 559 ; free virtual = 8991

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 120336ee2

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2071.648 ; gain = 0.000 ; free physical = 559 ; free virtual = 8991
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2071.648 ; gain = 0.000 ; free physical = 559 ; free virtual = 8991
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2087.648 ; gain = 0.000 ; free physical = 476 ; free virtual = 8908
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a9a42426

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2087.648 ; gain = 0.000 ; free physical = 476 ; free virtual = 8908
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2087.648 ; gain = 0.000 ; free physical = 476 ; free virtual = 8908

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15cbc524d

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2087.648 ; gain = 0.000 ; free physical = 543 ; free virtual = 8975

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 230a07d84

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2087.648 ; gain = 0.000 ; free physical = 539 ; free virtual = 8971

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 230a07d84

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2087.648 ; gain = 0.000 ; free physical = 539 ; free virtual = 8971
Phase 1 Placer Initialization | Checksum: 230a07d84

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2087.648 ; gain = 0.000 ; free physical = 538 ; free virtual = 8970

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 24c0825b6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2143.668 ; gain = 56.020 ; free physical = 529 ; free virtual = 8960

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24c0825b6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2143.668 ; gain = 56.020 ; free physical = 529 ; free virtual = 8960

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 25333b265

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2143.668 ; gain = 56.020 ; free physical = 528 ; free virtual = 8960

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20b316d58

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2143.668 ; gain = 56.020 ; free physical = 529 ; free virtual = 8961

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20b316d58

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2143.668 ; gain = 56.020 ; free physical = 529 ; free virtual = 8961

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a78704a4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2143.668 ; gain = 56.020 ; free physical = 527 ; free virtual = 8959

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16b2ff06c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2143.668 ; gain = 56.020 ; free physical = 527 ; free virtual = 8959

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16b2ff06c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2143.668 ; gain = 56.020 ; free physical = 527 ; free virtual = 8959
Phase 3 Detail Placement | Checksum: 16b2ff06c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2143.668 ; gain = 56.020 ; free physical = 527 ; free virtual = 8959

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 157611505

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 157611505

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.668 ; gain = 56.020 ; free physical = 528 ; free virtual = 8960
INFO: [Place 30-746] Post Placement Timing Summary WNS=20.930. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1576905ff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.668 ; gain = 56.020 ; free physical = 528 ; free virtual = 8960
Phase 4.1 Post Commit Optimization | Checksum: 1576905ff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.668 ; gain = 56.020 ; free physical = 528 ; free virtual = 8960

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1576905ff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.668 ; gain = 56.020 ; free physical = 529 ; free virtual = 8961

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1576905ff

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.668 ; gain = 56.020 ; free physical = 529 ; free virtual = 8961

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1bc3a6a1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.668 ; gain = 56.020 ; free physical = 529 ; free virtual = 8961
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1bc3a6a1a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.668 ; gain = 56.020 ; free physical = 529 ; free virtual = 8961
Ending Placer Task | Checksum: e04acafd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2143.668 ; gain = 56.020 ; free physical = 538 ; free virtual = 8970
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2143.668 ; gain = 56.020 ; free physical = 538 ; free virtual = 8970
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2143.668 ; gain = 0.000 ; free physical = 537 ; free virtual = 8970
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2143.668 ; gain = 0.000 ; free physical = 532 ; free virtual = 8963
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2143.668 ; gain = 0.000 ; free physical = 535 ; free virtual = 8967
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2143.668 ; gain = 0.000 ; free physical = 535 ; free virtual = 8966
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 302ed565 ConstDB: 0 ShapeSum: b01bf598 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f4fd0f37

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 416 ; free virtual = 8848
Post Restoration Checksum: NetGraph: a4b56416 NumContArr: 5047ab21 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f4fd0f37

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 416 ; free virtual = 8848

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f4fd0f37

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 386 ; free virtual = 8818

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f4fd0f37

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 386 ; free virtual = 8818
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12b0744a3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 381 ; free virtual = 8813
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.887 | TNS=0.000  | WHS=-0.094 | THS=-0.544 |

Phase 2 Router Initialization | Checksum: 1a4692bce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 381 ; free virtual = 8813

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16a9873fa

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 383 ; free virtual = 8815

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.335 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a05caffb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 383 ; free virtual = 8815
Phase 4 Rip-up And Reroute | Checksum: 1a05caffb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 383 ; free virtual = 8815

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a05caffb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 383 ; free virtual = 8815

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a05caffb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 383 ; free virtual = 8815
Phase 5 Delay and Skew Optimization | Checksum: 1a05caffb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 383 ; free virtual = 8815

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: dcba40f8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 383 ; free virtual = 8815
INFO: [Route 35-416] Intermediate Timing Summary | WNS=20.414 | TNS=0.000  | WHS=0.222  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: dcba40f8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 383 ; free virtual = 8815
Phase 6 Post Hold Fix | Checksum: dcba40f8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 383 ; free virtual = 8815

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0563661 %
  Global Horizontal Routing Utilization  = 0.0795159 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 121ff6dbc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 383 ; free virtual = 8815

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 121ff6dbc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 382 ; free virtual = 8814

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e35f3375

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 382 ; free virtual = 8814

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=20.414 | TNS=0.000  | WHS=0.222  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e35f3375

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 382 ; free virtual = 8814
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 414 ; free virtual = 8846

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2173.336 ; gain = 29.668 ; free physical = 414 ; free virtual = 8846
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2173.336 ; gain = 0.000 ; free physical = 414 ; free virtual = 8847
INFO: [Common 17-1381] The checkpoint '/home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trevor/mylab/experiments/20180204-tmc-video_ip/vivado/vga_out/vga_out.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
79 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Sun Feb  4 22:33:43 2018...
