CacheStage3_2	2	0
	Arbiter_10	metaWriteArb
	Arbiter_11	dataWriteArb
SimpleBusCrossbarNto1_1	1	0
	LockingArbiter_1	inputArb
Multiplier	0	0
EmbeddedTLBExec_1	0	0
Cache	6	0
	CacheStage2	s2
	SRAMTemplateWithArbiter	metaArray
	SRAMTemplateWithArbiter_1	dataArray
	CacheStage3	s3
	Arbiter_4	arb
	CacheStage1	s1
SRAMTemplate	0	4
Arbiter_1	0	0
AXI4CLINT	0	0
Arbiter_13	0	0
Decoder	0	0
Arbiter_4	0	0
NutShell	14	0
	SimpleBusCrossbar1toN	mmioXbar
	Prefetcher	Prefetcher
	AXI4PLIC	plic
	SimpleBusCrossbarNto1	xbar
	AXI4CLINT	clint
	AXI42SimpleBusConverter	axi2sb
	NutCore	nutcore
	SimpleBus2AXI4Converter_1	SimpleBus2AXI4Converter_1
	CoherenceManager	cohMg
	Cache_2	Cache
	SimpleBus2AXI4Converter_2	SimpleBus2AXI4Converter_2
	SimpleBusAddressMapper	memAddrMap
	SimpleBus2AXI4Converter	SimpleBus2AXI4Converter
	SimpleBus2AXI4Converter_2	SimpleBus2AXI4Converter_3
SRAMTemplate_6	0	0
CacheStage3	2	0
	Arbiter	metaWriteArb
	Arbiter_1	dataWriteArb
NaiveRVCAlignBuffer	0	0
LSExecUnit	0	0
SRAMTemplateWithArbiter_5	2	0
	SRAMTemplate_6	ram
	Arbiter_13	readArb
FlushableQueue	0	0
CacheStage2_2	0	0
CacheStage3_1	2	0
	Arbiter	metaWriteArb
	Arbiter_1	dataWriteArb
Arbiter_10	0	0
EmbeddedTLBEmpty_1	0	0
ISU	0	0
EmbeddedTLB	2	0
	EmbeddedTLBExec	tlbExec
	EmbeddedTLBMD	mdTLB
LockingArbiter_1	0	0
Arbiter_9	0	0
SimpleBusCrossbar1toN	0	0
CoherenceManager	0	0
MOU	0	0
MDU	2	0
	Multiplier	mul
	Divider	div
IFU_inorder	1	0
	BPU_inorder	bp1
LockingArbiter	0	0
SimpleBusCrossbarNto1	1	0
	LockingArbiter	inputArb
Cache_2	6	0
	Arbiter_9	arb
	SRAMTemplateWithArbiter_5	dataArray
	SRAMTemplateWithArbiter_4	metaArray
	CacheStage2_2	s2
	CacheStage1_2	s1
	CacheStage3_2	s3
CSR	0	0
SRAMTemplateWithArbiter	2	0
	SRAMTemplate_1	ram
	Arbiter_2	readArb
Arbiter_3	0	0
Arbiter_12	0	0
SRAMTemplate_2	0	0
EmbeddedTLB_1	3	0
	EmbeddedTLBExec_1	tlbExec
	EmbeddedTLBEmpty_1	tlbEmpty
	EmbeddedTLBMD_1	mdTLB
CacheStage2	0	0
EmbeddedTLBMD_1	0	0
SRAMTemplateWithArbiter_4	2	0
	SRAMTemplate_5	ram
	Arbiter_12	readArb
AtomALU	0	0
SRAMTemplate_5	0	0
SimpleBus2AXI4Converter_2	0	0
NutCore	8	0
	Frontend_inorder	frontend
	EmbeddedTLB_1	EmbeddedTLB_1
	SimpleBusCrossbarNto1	SimpleBusCrossbarNto1
	EmbeddedTLB	EmbeddedTLB
	Cache_1	Cache_1
	SimpleBusCrossbarNto1_1	SimpleBusCrossbarNto1_1
	Cache	Cache
	Backend_inorder	Backend_inorder
CacheStage1_2	0	0
CacheStage2_1	0	0
Prefetcher	0	0
UnpipelinedLSU	2	0
	LSExecUnit	lsExecUnit
	AtomALU	atomALU
BPU_inorder	1	0
	SRAMTemplate	btb
ALU	0	0
SRAMTemplateWithArbiter_1	2	0
	SRAMTemplate_2	ram
	Arbiter_3	readArb
Cache_1	6	0
	Arbiter_9	arb
	CacheStage2_1	s2
	SRAMTemplateWithArbiter	metaArray
	SRAMTemplateWithArbiter_1	dataArray
	CacheStage1_1	s1
	CacheStage3_1	s3
SimpleBus2AXI4Converter	0	0
EmbeddedTLBMD	0	0
Arbiter	0	0
Frontend_inorder	4	0
	IFU_inorder	ifu
	NaiveRVCAlignBuffer	ibf
	IDU	idu
	FlushableQueue	FlushableQueue
EXU	5	0
	MDU	mdu
	CSR	csr
	ALU	alu
	UnpipelinedLSU	lsu
	MOU	mou
Divider	0	0
SRAMTemplate_1	0	0
WBU	0	0
Arbiter_2	0	0
Arbiter_11	0	0
SimpleBusAddressMapper	0	0
Backend_inorder	3	0
	ISU	isu
	EXU	exu
	WBU	wbu
IDU	2	0
	Decoder	decoder1
	Decoder	decoder2
CacheStage1	0	0
EmbeddedTLBExec	0	0
AXI4PLIC	0	0
CacheStage1_1	0	0
AXI42SimpleBusConverter	0	0
SimpleBus2AXI4Converter_1	0	0
