
*** Running vivado
    with args -log logic_gates_tb.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source logic_gates_tb.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source logic_gates_tb.tcl -notrace
Command: link_design -top logic_gates_tb -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc]
WARNING: [Vivado 12-584] No ports matched 'iA'. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iB'. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oAnd'. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oOr'. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oNot'. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iA'. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'iB'. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oAnd'. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:9]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:9]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oNot'. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'oOr'. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'your_output_pin_for_LDO' is not supported in the xdc constraint file. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'LDO'. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/NL/projects/homework/hw01/hw01.srcs/constrs_1/new/logic_gates.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 754.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

5 Infos, 11 Warnings, 12 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 754.035 ; gain = 392.633
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 754.035 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 7e73f726

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1237.699 ; gain = 483.664

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 7e73f726

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1380.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 7e73f726

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1380.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7e73f726

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1380.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 7e73f726

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1380.000 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 7e73f726

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1380.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 7e73f726

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1380.000 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1380.000 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 7e73f726

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1380.000 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 7e73f726

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1395.832 ; gain = 15.832

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 7e73f726

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1395.832 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1395.832 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 7e73f726

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1395.832 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 11 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1395.832 ; gain = 641.797
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1395.832 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'E:/NL/projects/homework/hw01/hw01.runs/impl_1/logic_gates_tb_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file logic_gates_tb_drc_opted.rpt -pb logic_gates_tb_drc_opted.pb -rpx logic_gates_tb_drc_opted.rpx
Command: report_drc -file logic_gates_tb_drc_opted.rpt -pb logic_gates_tb_drc_opted.pb -rpx logic_gates_tb_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/NL/Vivado/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/NL/projects/homework/hw01/hw01.runs/impl_1/logic_gates_tb_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1412.895 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1412.895 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1412.895 ; gain = 0.000
ERROR: [Place 30-494] The design is empty
Resolution: Check if opt_design has removed all the leaf cells of your design.  Check whether you have instantiated and connected all of the top level ports.
Ending Placer Task | Checksum: 00000000

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1412.895 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 11 Warnings, 12 Critical Warnings and 2 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Thu Sep 21 14:56:25 2023...
