****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-nets
	-nworst 10
	-slack_lesser_than 100.0000
	-max_paths 1000
	-transition_time
	-capacitance
	-sort_by slack
	-include_hierarchical_pins
Design : RAM128
Version: T-2022.03-SP3
Date   : Thu Oct 13 13:04:23 2022
****************************************


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0685     0.0035 &  26.3451 f
  data arrival time                                                                                                                          26.3451

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3938


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0685     0.0037 &  26.3453 f
  data arrival time                                                                                                                          26.3453

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3453
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3941


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0685     0.0039 &  26.3455 f
  data arrival time                                                                                                                          26.3455

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3943


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0041 &  26.3457 f
  data arrival time                                                                                                                          26.3457

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3457
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3945


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0042 &  26.3458 f
  data arrival time                                                                                                                          26.3458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3947


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0044 &  26.3460 f
  data arrival time                                                                                                                          26.3460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3949


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0046 &  26.3462 f
  data arrival time                                                                                                                          26.3462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3950


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0048 &  26.3464 f
  data arrival time                                                                                                                          26.3464

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3952


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0049 &  26.3465 f
  data arrival time                                                                                                                          26.3465

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3465
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3953


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0051 &  26.3467 f
  data arrival time                                                                                                                          26.3467

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3467
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3955


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0052 &  26.3468 f
  data arrival time                                                                                                                          26.3468

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3956


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0688     0.0053 &  26.3469 f
  data arrival time                                                                                                                          26.3469

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3469
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3958


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0687     0.0055 &  26.3471 f
  data arrival time                                                                                                                          26.3471

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3471
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3960


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0687     0.0056 &  26.3472 f
  data arrival time                                                                                                                          26.3472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3961


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0688     0.0057 &  26.3473 f
  data arrival time                                                                                                                          26.3473

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3961


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0058 &  26.3474 f
  data arrival time                                                                                                                          26.3474

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3962


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0059 &  26.3475 f
  data arrival time                                                                                                                          26.3475

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3963


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0060 &  26.3476 f
  data arrival time                                                                                                                          26.3476

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3476
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3964


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0060 &  26.3476 f
  data arrival time                                                                                                                          26.3476

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3476
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3965


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0061 &  26.3477 f
  data arrival time                                                                                                                          26.3477

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3477
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3966


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0062 &  26.3478 f
  data arrival time                                                                                                                          26.3478

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3478
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3966


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0063 &  26.3479 f
  data arrival time                                                                                                                          26.3479

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3967


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0063 &  26.3479 f
  data arrival time                                                                                                                          26.3479

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3967


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0064 &  26.3480 f
  data arrival time                                                                                                                          26.3480

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3480
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3968


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0064 &  26.3480 f
  data arrival time                                                                                                                          26.3480

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3480
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3968


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0065 &  26.3481 f
  data arrival time                                                                                                                          26.3481

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3969


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0065 &  26.3481 f
  data arrival time                                                                                                                          26.3481

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3969


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0065 &  26.3481 f
  data arrival time                                                                                                                          26.3481

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3970


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0065 &  26.3482 f
  data arrival time                                                                                                                          26.3482

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3482
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3970


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0066 &  26.3482 f
  data arrival time                                                                                                                          26.3482

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3482
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3970


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0066 &  26.3482 f
  data arrival time                                                                                                                          26.3482

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3482
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3970


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1888 &  26.3416 f
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0066 &  26.3482 f
  data arrival time                                                                                                                          26.3482

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3482
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3970


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0687     0.0033 &  26.3509 f
  data arrival time                                                                                                                          26.3509

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.3998


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0680     0.0033 &  26.3513 f
  data arrival time                                                                                                                          26.3513

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0486    24.9514
  data required time                                                                                                                         24.9514
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9514
  data arrival time                                                                                                                         -26.3513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4000


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0688     0.0036 &  26.3512 f
  data arrival time                                                                                                                          26.3512

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4000


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0680     0.0035 &  26.3515 f
  data arrival time                                                                                                                          26.3515

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0486    24.9514
  data required time                                                                                                                         24.9514
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9514
  data arrival time                                                                                                                         -26.3515
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4001


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0688     0.0038 &  26.3513 f
  data arrival time                                                                                                                          26.3513

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4002


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0680     0.0037 &  26.3517 f
  data arrival time                                                                                                                          26.3517

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0486    24.9514
  data required time                                                                                                                         24.9514
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9514
  data arrival time                                                                                                                         -26.3517
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4004


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0688     0.0040 &  26.3516 f
  data arrival time                                                                                                                          26.3516

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3516
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4004


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0039 &  26.3519 f
  data arrival time                                                                                                                          26.3519

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0486    24.9514
  data required time                                                                                                                         24.9514
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9514
  data arrival time                                                                                                                         -26.3519
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4006


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0688     0.0041 &  26.3517 f
  data arrival time                                                                                                                          26.3517

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3517
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4006


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0041 &  26.3521 f
  data arrival time                                                                                                                          26.3521

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3521
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4008


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0688     0.0043 &  26.3519 f
  data arrival time                                                                                                                          26.3519

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3519
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4008


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0042 &  26.3523 f
  data arrival time                                                                                                                          26.3523

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4009


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0688     0.0045 &  26.3521 f
  data arrival time                                                                                                                          26.3521

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3521
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4010


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0044 &  26.3524 f
  data arrival time                                                                                                                          26.3524

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4011


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0047 &  26.3522 f
  data arrival time                                                                                                                          26.3522

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4011


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0045 &  26.3526 f
  data arrival time                                                                                                                          26.3526

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4013


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0048 &  26.3524 f
  data arrival time                                                                                                                          26.3524

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4013


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0047 &  26.3528 f
  data arrival time                                                                                                                          26.3528

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3528
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4014


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0050 &  26.3525 f
  data arrival time                                                                                                                          26.3525

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4015


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0048 &  26.3529 f
  data arrival time                                                                                                                          26.3529

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3529
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4016


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0051 &  26.3527 f
  data arrival time                                                                                                                          26.3527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4016


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0050 &  26.3530 f
  data arrival time                                                                                                                          26.3530

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3530
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4017


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0691     0.0052 &  26.3528 f
  data arrival time                                                                                                                          26.3528

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0490    24.9510
  data required time                                                                                                                         24.9510
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9510
  data arrival time                                                                                                                         -26.3528
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4018


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0051 &  26.3532 f
  data arrival time                                                                                                                          26.3532

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3532
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4019


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0690     0.0054 &  26.3530 f
  data arrival time                                                                                                                          26.3530

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3530
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4019


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0055 &  26.3531 f
  data arrival time                                                                                                                          26.3531

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3531
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4020


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0682     0.0053 &  26.3534 f
  data arrival time                                                                                                                          26.3534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4021


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0682     0.0054 &  26.3534 f
  data arrival time                                                                                                                          26.3534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4021


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0690     0.0056 &  26.3531 f
  data arrival time                                                                                                                          26.3531

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0490    24.9510
  data required time                                                                                                                         24.9510
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9510
  data arrival time                                                                                                                         -26.3531
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4021


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0057 &  26.3533 f
  data arrival time                                                                                                                          26.3533

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3533
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4022


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0055 &  26.3535 f
  data arrival time                                                                                                                          26.3535

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3535
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4022


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0058 &  26.3533 f
  data arrival time                                                                                                                          26.3533

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3533
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4023


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0056 &  26.3536 f
  data arrival time                                                                                                                          26.3536

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3536
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4023


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0059 &  26.3535 f
  data arrival time                                                                                                                          26.3535

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3535
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4024


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0057 &  26.3537 f
  data arrival time                                                                                                                          26.3537

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3537
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4024


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0059 &  26.3535 f
  data arrival time                                                                                                                          26.3535

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3535
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4024


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0057 &  26.3538 f
  data arrival time                                                                                                                          26.3538

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3538
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4025


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0060 &  26.3536 f
  data arrival time                                                                                                                          26.3536

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3536
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4025


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0058 &  26.3539 f
  data arrival time                                                                                                                          26.3539

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3539
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4026


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0061 &  26.3537 f
  data arrival time                                                                                                                          26.3537

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3537
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4026


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0059 &  26.3540 f
  data arrival time                                                                                                                          26.3540

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3540
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4026


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0062 &  26.3538 f
  data arrival time                                                                                                                          26.3538

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3538
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4027


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0060 &  26.3540 f
  data arrival time                                                                                                                          26.3540

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3540
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4027


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0062 &  26.3538 f
  data arrival time                                                                                                                          26.3538

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3538
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4027


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0060 &  26.3541 f
  data arrival time                                                                                                                          26.3541

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3541
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4028


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0063 &  26.3539 f
  data arrival time                                                                                                                          26.3539

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3539
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4028


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0063 &  26.3539 f
  data arrival time                                                                                                                          26.3539

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3539
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4028


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0061 &  26.3542 f
  data arrival time                                                                                                                          26.3542

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3542
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4028


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0064 &  26.3540 f
  data arrival time                                                                                                                          26.3540

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3540
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4029


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0062 &  26.3542 f
  data arrival time                                                                                                                          26.3542

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3542
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4029


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0064 &  26.3540 f
  data arrival time                                                                                                                          26.3540

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3540
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4029


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0062 &  26.3543 f
  data arrival time                                                                                                                          26.3543

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3543
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4029


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0064 &  26.3540 f
  data arrival time                                                                                                                          26.3540

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3540
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4029


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0065 &  26.3540 f
  data arrival time                                                                                                                          26.3540

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3540
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4029


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0062 &  26.3543 f
  data arrival time                                                                                                                          26.3543

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3543
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4030


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0065 &  26.3541 f
  data arrival time                                                                                                                          26.3541

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3541
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4030


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0065 &  26.3541 f
  data arrival time                                                                                                                          26.3541

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3541
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4030


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0683     0.1918 &  26.3476 f
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0678 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0689     0.0065 &  26.3541 f
  data arrival time                                                                                                                          26.3541

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3541
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4030


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0063 &  26.3543 f
  data arrival time                                                                                                                          26.3543

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3543
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4030


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0063 &  26.3544 f
  data arrival time                                                                                                                          26.3544

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3544
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4030


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0063 &  26.3544 f
  data arrival time                                                                                                                          26.3544

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3544
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4030


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0063 &  26.3544 f
  data arrival time                                                                                                                          26.3544

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3544
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4031


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0064 &  26.3544 f
  data arrival time                                                                                                                          26.3544

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3544
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4031


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0675     0.1953 &  26.3481 f
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0667 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0681     0.0064 &  26.3544 f
  data arrival time                                                                                                                          26.3544

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3544
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4031


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0684     0.0034 &  26.3553 f
  data arrival time                                                                                                                          26.3553

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3553
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4040


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0685     0.0036 &  26.3555 f
  data arrival time                                                                                                                          26.3555

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3555
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4043


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0685     0.0038 &  26.3557 f
  data arrival time                                                                                                                          26.3557

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3557
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4045


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0685     0.0040 &  26.3559 f
  data arrival time                                                                                                                          26.3559

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3559
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4047


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0685     0.0041 &  26.3560 f
  data arrival time                                                                                                                          26.3560

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3560
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4048


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0043 &  26.3562 f
  data arrival time                                                                                                                          26.3562

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3562
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4050


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0045 &  26.3564 f
  data arrival time                                                                                                                          26.3564

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3564
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4052


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0682     0.0033 &  26.3567 f
  data arrival time                                                                                                                          26.3567

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3567
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4054


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0047 &  26.3566 f
  data arrival time                                                                                                                          26.3566

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3566
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4054


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0048 &  26.3567 f
  data arrival time                                                                                                                          26.3567

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3567
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4055


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0682     0.0035 &  26.3569 f
  data arrival time                                                                                                                          26.3569

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3569
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4056


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0050 &  26.3569 f
  data arrival time                                                                                                                          26.3569

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3569
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4057


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0682     0.0037 &  26.3571 f
  data arrival time                                                                                                                          26.3571

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3571
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4058


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0051 &  26.3570 f
  data arrival time                                                                                                                          26.3570

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3570
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4058


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0682     0.0039 &  26.3573 f
  data arrival time                                                                                                                          26.3573

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3573
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4060


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0688     0.0052 &  26.3571 f
  data arrival time                                                                                                                          26.3571

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3571
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4060


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0682     0.0041 &  26.3575 f
  data arrival time                                                                                                                          26.3575

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3575
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4062


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0687     0.0054 &  26.3573 f
  data arrival time                                                                                                                          26.3573

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3573
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4062


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0055 &  26.3574 f
  data arrival time                                                                                                                          26.3574

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3574
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4063


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0042 &  26.3576 f
  data arrival time                                                                                                                          26.3576

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3576
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4063


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0687     0.0056 &  26.3575 f
  data arrival time                                                                                                                          26.3575

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0489    24.9511
  data required time                                                                                                                         24.9511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9511
  data arrival time                                                                                                                         -26.3575
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4063


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0057 &  26.3576 f
  data arrival time                                                                                                                          26.3576

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3576
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4064


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0058 &  26.3577 f
  data arrival time                                                                                                                          26.3577

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3577
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4065


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0044 &  26.3578 f
  data arrival time                                                                                                                          26.3578

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3578
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4065


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0059 &  26.3578 f
  data arrival time                                                                                                                          26.3578

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3578
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4066


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0046 &  26.3579 f
  data arrival time                                                                                                                          26.3579

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4067


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0059 &  26.3578 f
  data arrival time                                                                                                                          26.3578

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3578
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4067


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0060 &  26.3579 f
  data arrival time                                                                                                                          26.3579

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4068


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0061 &  26.3580 f
  data arrival time                                                                                                                          26.3580

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3580
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4068


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0047 &  26.3581 f
  data arrival time                                                                                                                          26.3581

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3581
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4068


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0062 &  26.3581 f
  data arrival time                                                                                                                          26.3581

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3581
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4069


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0062 &  26.3581 f
  data arrival time                                                                                                                          26.3581

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3581
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4069


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0049 &  26.3582 f
  data arrival time                                                                                                                          26.3582

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3582
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4070


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0063 &  26.3582 f
  data arrival time                                                                                                                          26.3582

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3582
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4070


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0063 &  26.3582 f
  data arrival time                                                                                                                          26.3582

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3582
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4070


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0064 &  26.3583 f
  data arrival time                                                                                                                          26.3583

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3583
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4071


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0050 &  26.3584 f
  data arrival time                                                                                                                          26.3584

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3584
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4071


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0064 &  26.3583 f
  data arrival time                                                                                                                          26.3583

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3583
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4071


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0064 &  26.3583 f
  data arrival time                                                                                                                          26.3583

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3583
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4072


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0065 &  26.3584 f
  data arrival time                                                                                                                          26.3584

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3584
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4072


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0065 &  26.3584 f
  data arrival time                                                                                                                          26.3584

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3584
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4072


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0065 &  26.3584 f
  data arrival time                                                                                                                          26.3584

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3584
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4072


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0680     0.1991 &  26.3519 f
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0673 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0686     0.0065 &  26.3584 f
  data arrival time                                                                                                                          26.3584

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3584
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4072


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0685     0.0051 &  26.3585 f
  data arrival time                                                                                                                          26.3585

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4073


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0684     0.0053 &  26.3587 f
  data arrival time                                                                                                                          26.3587

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3587
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4075


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0054 &  26.3588 f
  data arrival time                                                                                                                          26.3588

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3588
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4075


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0685     0.0055 &  26.3589 f
  data arrival time                                                                                                                          26.3589

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0488    24.9512
  data required time                                                                                                                         24.9512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9512
  data arrival time                                                                                                                         -26.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4076


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0056 &  26.3590 f
  data arrival time                                                                                                                          26.3590

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3590
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4077


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0057 &  26.3591 f
  data arrival time                                                                                                                          26.3591

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4078


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0058 &  26.3591 f
  data arrival time                                                                                                                          26.3591

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4079


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0059 &  26.3592 f
  data arrival time                                                                                                                          26.3592

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3592
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4080


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0059 &  26.3593 f
  data arrival time                                                                                                                          26.3593

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3593
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4080


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0060 &  26.3594 f
  data arrival time                                                                                                                          26.3594

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3594
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4081


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0061 &  26.3595 f
  data arrival time                                                                                                                          26.3595

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3595
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4082


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0061 &  26.3595 f
  data arrival time                                                                                                                          26.3595

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3595
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4083


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0062 &  26.3596 f
  data arrival time                                                                                                                          26.3596

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3596
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4083


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0062 &  26.3596 f
  data arrival time                                                                                                                          26.3596

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3596
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4084


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0063 &  26.3597 f
  data arrival time                                                                                                                          26.3597

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3597
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4084


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0063 &  26.3597 f
  data arrival time                                                                                                                          26.3597

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3597
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4084


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0063 &  26.3597 f
  data arrival time                                                                                                                          26.3597

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3597
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4085


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0064 &  26.3598 f
  data arrival time                                                                                                                          26.3598

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3598
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4085


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0064 &  26.3598 f
  data arrival time                                                                                                                          26.3598

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3598
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4085


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0064 &  26.3598 f
  data arrival time                                                                                                                          26.3598

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3598
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4085


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[0] (net)                                                                                           1   0.0074 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0739     0.1528 &  26.1528 f
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0722 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0677     0.2006 &  26.3534 f
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0670 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0683     0.0064 &  26.3598 f
  data arrival time                                                                                                                          26.3598

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0487    24.9513
  data required time                                                                                                                         24.9513
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9513
  data arrival time                                                                                                                         -26.3598
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4085


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0703     0.0034 &  26.3596 f
  data arrival time                                                                                                                          26.3596

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3596
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4090


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0703     0.0036 &  26.3598 f
  data arrival time                                                                                                                          26.3598

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3598
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4092


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0703     0.0039 &  26.3600 f
  data arrival time                                                                                                                          26.3600

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3600
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4094


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0040 &  26.3602 f
  data arrival time                                                                                                                          26.3602

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3602
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4096


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0042 &  26.3604 f
  data arrival time                                                                                                                          26.3604

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3604
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4098


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0044 &  26.3606 f
  data arrival time                                                                                                                          26.3606

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3606
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4100


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0046 &  26.3608 f
  data arrival time                                                                                                                          26.3608

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3608
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4102


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0048 &  26.3609 f
  data arrival time                                                                                                                          26.3609

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3609
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4103


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0049 &  26.3611 f
  data arrival time                                                                                                                          26.3611

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3611
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4105


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0051 &  26.3612 f
  data arrival time                                                                                                                          26.3612

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3612
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4107


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0052 &  26.3614 f
  data arrival time                                                                                                                          26.3614

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3614
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4108


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0707     0.0053 &  26.3615 f
  data arrival time                                                                                                                          26.3615

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0495    24.9505
  data required time                                                                                                                         24.9505
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9505
  data arrival time                                                                                                                         -26.3615
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4110


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0705     0.0056 &  26.3617 f
  data arrival time                                                                                                                          26.3617

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0495    24.9505
  data required time                                                                                                                         24.9505
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9505
  data arrival time                                                                                                                         -26.3617
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4112


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0705     0.0056 &  26.3618 f
  data arrival time                                                                                                                          26.3618

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3618
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4112


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0706     0.0057 &  26.3619 f
  data arrival time                                                                                                                          26.3619

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0495    24.9505
  data required time                                                                                                                         24.9505
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9505
  data arrival time                                                                                                                         -26.3619
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4114


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0058 &  26.3620 f
  data arrival time                                                                                                                          26.3620

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3620
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4114


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0059 &  26.3621 f
  data arrival time                                                                                                                          26.3621

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3621
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4115


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0060 &  26.3622 f
  data arrival time                                                                                                                          26.3622

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3622
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4116


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0061 &  26.3623 f
  data arrival time                                                                                                                          26.3623

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3623
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4117


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0062 &  26.3624 f
  data arrival time                                                                                                                          26.3624

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3624
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4118


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0694     0.0034 &  26.3627 f
  data arrival time                                                                                                                          26.3627

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3627
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4118


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0063 &  26.3625 f
  data arrival time                                                                                                                          26.3625

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3625
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4119


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0063 &  26.3625 f
  data arrival time                                                                                                                          26.3625

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3625
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4119


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0064 &  26.3626 f
  data arrival time                                                                                                                          26.3626

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3626
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4120


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0694     0.0036 &  26.3629 f
  data arrival time                                                                                                                          26.3629

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3629
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4120


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0065 &  26.3626 f
  data arrival time                                                                                                                          26.3626

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3626
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4120


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0065 &  26.3627 f
  data arrival time                                                                                                                          26.3627

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3627
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4121


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0066 &  26.3627 f
  data arrival time                                                                                                                          26.3627

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3627
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4121


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0066 &  26.3628 f
  data arrival time                                                                                                                          26.3628

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3628
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4122


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0066 &  26.3628 f
  data arrival time                                                                                                                          26.3628

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3628
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4122


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0694     0.0038 &  26.3631 f
  data arrival time                                                                                                                          26.3631

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3631
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4122


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0066 &  26.3628 f
  data arrival time                                                                                                                          26.3628

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3628
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4122


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0067 &  26.3628 f
  data arrival time                                                                                                                          26.3628

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3628
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4122


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0067 &  26.3628 f
  data arrival time                                                                                                                          26.3628

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3628
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4123


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0698     0.2004 &  26.3562 f
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0704 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0704     0.0067 &  26.3628 f
  data arrival time                                                                                                                          26.3628

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0494    24.9506
  data required time                                                                                                                         24.9506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9506
  data arrival time                                                                                                                         -26.3628
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4123


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0040 &  26.3633 f
  data arrival time                                                                                                                          26.3633

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3633
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4125


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0042 &  26.3635 f
  data arrival time                                                                                                                          26.3635

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3635
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4126


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0044 &  26.3637 f
  data arrival time                                                                                                                          26.3637

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3637
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4128


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0045 &  26.3639 f
  data arrival time                                                                                                                          26.3639

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3639
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4130


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0047 &  26.3640 f
  data arrival time                                                                                                                          26.3640

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3640
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4132


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0049 &  26.3642 f
  data arrival time                                                                                                                          26.3642

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3642
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4133


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0050 &  26.3643 f
  data arrival time                                                                                                                          26.3643

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3643
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4135


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0052 &  26.3645 f
  data arrival time                                                                                                                          26.3645

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3645
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4136


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0697     0.0053 &  26.3646 f
  data arrival time                                                                                                                          26.3646

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0492    24.9508
  data required time                                                                                                                         24.9508
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9508
  data arrival time                                                                                                                         -26.3646
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4138


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0694     0.0034 &  26.3648 f
  data arrival time                                                                                                                          26.3648

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3648
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4139


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0055 &  26.3648 f
  data arrival time                                                                                                                          26.3648

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0492    24.9508
  data required time                                                                                                                         24.9508
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9508
  data arrival time                                                                                                                         -26.3648
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4140


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0056 &  26.3649 f
  data arrival time                                                                                                                          26.3649

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0492    24.9508
  data required time                                                                                                                         24.9508
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9508
  data arrival time                                                                                                                         -26.3649
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4141


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0036 &  26.3650 f
  data arrival time                                                                                                                          26.3650

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3650
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4141


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0697     0.0057 &  26.3650 f
  data arrival time                                                                                                                          26.3650

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0492    24.9508
  data required time                                                                                                                         24.9508
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9508
  data arrival time                                                                                                                         -26.3650
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4141


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0058 &  26.3651 f
  data arrival time                                                                                                                          26.3651

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3651
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4142


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0059 &  26.3652 f
  data arrival time                                                                                                                          26.3652

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3652
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4143


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0038 &  26.3652 f
  data arrival time                                                                                                                          26.3652

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3652
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4144


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0060 &  26.3653 f
  data arrival time                                                                                                                          26.3653

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3653
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4144


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0060 &  26.3654 f
  data arrival time                                                                                                                          26.3654

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3654
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4145


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0040 &  26.3654 f
  data arrival time                                                                                                                          26.3654

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3654
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4145


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0061 &  26.3654 f
  data arrival time                                                                                                                          26.3654

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3654
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4146


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0062 &  26.3655 f
  data arrival time                                                                                                                          26.3655

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3655
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4146


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0063 &  26.3656 f
  data arrival time                                                                                                                          26.3656

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3656
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4147


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0042 &  26.3656 f
  data arrival time                                                                                                                          26.3656

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3656
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4148


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0063 &  26.3656 f
  data arrival time                                                                                                                          26.3656

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3656
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4148


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0064 &  26.3657 f
  data arrival time                                                                                                                          26.3657

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3657
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4148


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0064 &  26.3657 f
  data arrival time                                                                                                                          26.3657

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3657
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4149


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0065 &  26.3658 f
  data arrival time                                                                                                                          26.3658

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3658
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4149


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0043 &  26.3658 f
  data arrival time                                                                                                                          26.3658

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3658
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4149


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0065 &  26.3658 f
  data arrival time                                                                                                                          26.3658

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3658
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4149


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0065 &  26.3659 f
  data arrival time                                                                                                                          26.3659

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3659
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4150


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0066 &  26.3659 f
  data arrival time                                                                                                                          26.3659

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3659
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4150


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0066 &  26.3659 f
  data arrival time                                                                                                                          26.3659

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3659
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4150


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0066 &  26.3659 f
  data arrival time                                                                                                                          26.3659

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3659
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4150


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0689     0.2035 &  26.3593 f
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0689 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0695     0.0066 &  26.3659 f
  data arrival time                                                                                                                          26.3659

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3659
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4150


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0045 &  26.3660 f
  data arrival time                                                                                                                          26.3660

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3660
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4151


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0047 &  26.3661 f
  data arrival time                                                                                                                          26.3661

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3661
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4153


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0048 &  26.3663 f
  data arrival time                                                                                                                          26.3663

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3663
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4154


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0050 &  26.3664 f
  data arrival time                                                                                                                          26.3664

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3664
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4156


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0051 &  26.3666 f
  data arrival time                                                                                                                          26.3666

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3666
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4157


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0698     0.0052 &  26.3667 f
  data arrival time                                                                                                                          26.3667

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0492    24.9508
  data required time                                                                                                                         24.9508
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9508
  data arrival time                                                                                                                         -26.3667
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4159


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0697     0.0055 &  26.3669 f
  data arrival time                                                                                                                          26.3669

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0492    24.9508
  data required time                                                                                                                         24.9508
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9508
  data arrival time                                                                                                                         -26.3669
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4161


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0055 &  26.3670 f
  data arrival time                                                                                                                          26.3670

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0492    24.9508
  data required time                                                                                                                         24.9508
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9508
  data arrival time                                                                                                                         -26.3670
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4161


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0697     0.0056 &  26.3671 f
  data arrival time                                                                                                                          26.3671

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0492    24.9508
  data required time                                                                                                                         24.9508
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9508
  data arrival time                                                                                                                         -26.3671
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4163


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0057 &  26.3672 f
  data arrival time                                                                                                                          26.3672

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3672
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4163


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0058 &  26.3673 f
  data arrival time                                                                                                                          26.3673

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3673
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4164


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0059 &  26.3674 f
  data arrival time                                                                                                                          26.3674

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3674
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4165


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0060 &  26.3675 f
  data arrival time                                                                                                                          26.3675

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3675
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4166


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0061 &  26.3675 f
  data arrival time                                                                                                                          26.3675

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3675
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4167


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0062 &  26.3676 f
  data arrival time                                                                                                                          26.3676

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3676
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4168


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0112 &  26.3632 f
  data arrival time                                                                                                                          26.3632

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3632
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4168


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0062 &  26.3677 f
  data arrival time                                                                                                                          26.3677

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3677
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4168


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0063 &  26.3678 f
  data arrival time                                                                                                                          26.3678

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3678
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4169


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0063 &  26.3678 f
  data arrival time                                                                                                                          26.3678

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3678
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4170


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0064 &  26.3679 f
  data arrival time                                                                                                                          26.3679

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3679
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4170


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0064 &  26.3679 f
  data arrival time                                                                                                                          26.3679

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3679
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4170


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0114 &  26.3634 f
  data arrival time                                                                                                                          26.3634

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3634
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4171


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0065 &  26.3679 f
  data arrival time                                                                                                                          26.3679

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3679
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4171


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0065 &  26.3680 f
  data arrival time                                                                                                                          26.3680

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3680
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4171


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0065 &  26.3680 f
  data arrival time                                                                                                                          26.3680

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3680
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4171


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0065 &  26.3680 f
  data arrival time                                                                                                                          26.3680

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3680
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4171


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0066 &  26.3680 f
  data arrival time                                                                                                                          26.3680

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3680
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4172


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[1] (net)                                                                                           1   0.0076 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0786     0.1558 &  26.1558 f
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0794 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0690     0.2057 &  26.3615 f
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0690 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0696     0.0066 &  26.3680 f
  data arrival time                                                                                                                          26.3680

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0491    24.9509
  data required time                                                                                                                         24.9509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9509
  data arrival time                                                                                                                         -26.3680
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4172


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0116 &  26.3636 f
  data arrival time                                                                                                                          26.3636

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3636
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4172


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0118 &  26.3638 f
  data arrival time                                                                                                                          26.3638

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3638
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4174


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0113 &  26.3642 f
  data arrival time                                                                                                                          26.3642

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3642
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4175


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0119 &  26.3639 f
  data arrival time                                                                                                                          26.3639

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3639
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4176


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0121 &  26.3641 f
  data arrival time                                                                                                                          26.3641

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3641
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4178


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0123 &  26.3643 f
  data arrival time                                                                                                                          26.3643

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3643
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4179


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0125 &  26.3644 f
  data arrival time                                                                                                                          26.3644

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3644
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4181


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0126 &  26.3646 f
  data arrival time                                                                                                                          26.3646

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3646
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4182


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0128 &  26.3647 f
  data arrival time                                                                                                                          26.3647

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3647
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4184


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0129 &  26.3649 f
  data arrival time                                                                                                                          26.3649

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3649
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4185


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0130 &  26.3650 f
  data arrival time                                                                                                                          26.3650

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3650
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4187


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0126 &  26.3655 f
  data arrival time                                                                                                                          26.3655

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3655
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4188


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0131 &  26.3651 f
  data arrival time                                                                                                                          26.3651

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3651
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4188


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0127 &  26.3657 f
  data arrival time                                                                                                                          26.3657

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3657
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4189


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0133 &  26.3653 f
  data arrival time                                                                                                                          26.3653

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3653
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4189


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0134 &  26.3654 f
  data arrival time                                                                                                                          26.3654

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3654
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4190


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0129 &  26.3659 f
  data arrival time                                                                                                                          26.3659

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3659
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4191


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0135 &  26.3655 f
  data arrival time                                                                                                                          26.3655

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3655
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4192


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0136 &  26.3656 f
  data arrival time                                                                                                                          26.3656

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3656
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4193


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0131 &  26.3660 f
  data arrival time                                                                                                                          26.3660

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3660
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4193


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0137 &  26.3657 f
  data arrival time                                                                                                                          26.3657

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3657
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4194


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0138 &  26.3658 f
  data arrival time                                                                                                                          26.3658

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3658
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4194


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0133 &  26.3662 f
  data arrival time                                                                                                                          26.3662

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3662
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4195


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0134 &  26.3664 f
  data arrival time                                                                                                                          26.3664

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3664
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4196


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0140 &  26.3660 f
  data arrival time                                                                                                                          26.3660

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3660
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4196


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0140 &  26.3660 f
  data arrival time                                                                                                                          26.3660

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3660
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4196


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0140 &  26.3660 f
  data arrival time                                                                                                                          26.3660

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3660
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4197


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0141 &  26.3660 f
  data arrival time                                                                                                                          26.3660

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3660
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4197


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0141 &  26.3661 f
  data arrival time                                                                                                                          26.3661

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3661
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4198


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0136 &  26.3665 f
  data arrival time                                                                                                                          26.3665

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3665
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4198


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0141 &  26.3661 f
  data arrival time                                                                                                                          26.3661

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3661
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4198


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0142 &  26.3662 f
  data arrival time                                                                                                                          26.3662

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3662
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4198


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0142 &  26.3662 f
  data arrival time                                                                                                                          26.3662

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3662
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4199


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0143 &  26.3662 f
  data arrival time                                                                                                                          26.3662

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3662
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4199


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0143 &  26.3663 f
  data arrival time                                                                                                                          26.3663

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3663
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4199


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0137 &  26.3667 f
  data arrival time                                                                                                                          26.3667

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3667
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4199


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0143 &  26.3663 f
  data arrival time                                                                                                                          26.3663

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3663
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4199


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0143 &  26.3663 f
  data arrival time                                                                                                                          26.3663

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3663
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4199


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0834     0.1977 &  26.3520 f
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0886 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0834     0.0143 &  26.3663 f
  data arrival time                                                                                                                          26.3663

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0537    24.9463
  data required time                                                                                                                         24.9463
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9463
  data arrival time                                                                                                                         -26.3663
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4200


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0139 &  26.3668 f
  data arrival time                                                                                                                          26.3668

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3668
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4201


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0140 &  26.3670 f
  data arrival time                                                                                                                          26.3670

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3670
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4202


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0142 &  26.3671 f
  data arrival time                                                                                                                          26.3671

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3671
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4204


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0143 &  26.3672 f
  data arrival time                                                                                                                          26.3672

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3672
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4205


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0144 &  26.3674 f
  data arrival time                                                                                                                          26.3674

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3674
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4206


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0145 &  26.3675 f
  data arrival time                                                                                                                          26.3675

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3675
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4207


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0146 &  26.3676 f
  data arrival time                                                                                                                          26.3676

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3676
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4208


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0147 &  26.3677 f
  data arrival time                                                                                                                          26.3677

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3677
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4209


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0148 &  26.3678 f
  data arrival time                                                                                                                          26.3678

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3678
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4210


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0149 &  26.3678 f
  data arrival time                                                                                                                          26.3678

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3678
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4211


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0150 &  26.3679 f
  data arrival time                                                                                                                          26.3679

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3679
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4212


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0150 &  26.3680 f
  data arrival time                                                                                                                          26.3680

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3680
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4212


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0151 &  26.3680 f
  data arrival time                                                                                                                          26.3680

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3680
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4213


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0152 &  26.3681 f
  data arrival time                                                                                                                          26.3681

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3681
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4213


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0152 &  26.3682 f
  data arrival time                                                                                                                          26.3682

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3682
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4214


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0152 &  26.3682 f
  data arrival time                                                                                                                          26.3682

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3682
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4214


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0153 &  26.3682 f
  data arrival time                                                                                                                          26.3682

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3682
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4215


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0153 &  26.3683 f
  data arrival time                                                                                                                          26.3683

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3683
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4215


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0153 &  26.3683 f
  data arrival time                                                                                                                          26.3683

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3683
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4215


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0154 &  26.3683 f
  data arrival time                                                                                                                          26.3683

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3683
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4216


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0154 &  26.3683 f
  data arrival time                                                                                                                          26.3683

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3683
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4216


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0154 &  26.3683 f
  data arrival time                                                                                                                          26.3683

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3683
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4216


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[13] (net)                                                                                          1   0.0343 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0767     0.1557 &  26.1557 f
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0763 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0821     0.1972 &  26.3529 f
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0854 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0821     0.0154 &  26.3683 f
  data arrival time                                                                                                                          26.3683

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0532    24.9468
  data required time                                                                                                                         24.9468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9468
  data arrival time                                                                                                                         -26.3683
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4216


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0072 &  26.3690 f
  data arrival time                                                                                                                          26.3690

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3690
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4230


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0074 &  26.3692 f
  data arrival time                                                                                                                          26.3692

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4232


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0076 &  26.3694 f
  data arrival time                                                                                                                          26.3694

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4234


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0845     0.0078 &  26.3696 f
  data arrival time                                                                                                                          26.3696

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3696
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4236


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0086 &  26.3700 f
  data arrival time                                                                                                                          26.3700

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3700
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4237


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0845     0.0080 &  26.3698 f
  data arrival time                                                                                                                          26.3698

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4238


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0088 &  26.3702 f
  data arrival time                                                                                                                          26.3702

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3702
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4238


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0845     0.0082 &  26.3700 f
  data arrival time                                                                                                                          26.3700

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3700
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4240


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0090 &  26.3704 f
  data arrival time                                                                                                                          26.3704

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3704
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4241


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0165 &  26.3692 f
  data arrival time                                                                                                                          26.3692

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4241


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0845     0.0083 &  26.3701 f
  data arrival time                                                                                                                          26.3701

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4241


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0092 &  26.3706 f
  data arrival time                                                                                                                          26.3706

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3706
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4242


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0285 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0780     0.1593 &  26.1593 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0779 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0848     0.1960 &  26.3553 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0848     0.0149 &  26.3702 f
  data arrival time                                                                                                                          26.3702

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0541    24.9459
  data required time                                                                                                                         24.9459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9459
  data arrival time                                                                                                                         -26.3702
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4243


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0147 &  26.3703 f
  data arrival time                                                                                                                          26.3703

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3703
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4243


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0167 &  26.3695 f
  data arrival time                                                                                                                          26.3695

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3695
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4243


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0847     0.0085 &  26.3703 f
  data arrival time                                                                                                                          26.3703

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0541    24.9459
  data required time                                                                                                                         24.9459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9459
  data arrival time                                                                                                                         -26.3703
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4244


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0094 &  26.3708 f
  data arrival time                                                                                                                          26.3708

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3708
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4244


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0846     0.0087 &  26.3704 f
  data arrival time                                                                                                                          26.3704

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0541    24.9459
  data required time                                                                                                                         24.9459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9459
  data arrival time                                                                                                                         -26.3704
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4245


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0169 &  26.3697 f
  data arrival time                                                                                                                          26.3697

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4245


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0095 &  26.3710 f
  data arrival time                                                                                                                          26.3710

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3710
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4246


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0845     0.0089 &  26.3706 f
  data arrival time                                                                                                                          26.3706

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3706
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4247


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0171 &  26.3699 f
  data arrival time                                                                                                                          26.3699

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4247


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0097 &  26.3711 f
  data arrival time                                                                                                                          26.3711

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3711
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4248


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0847     0.0090 &  26.3707 f
  data arrival time                                                                                                                          26.3707

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0541    24.9459
  data required time                                                                                                                         24.9459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9459
  data arrival time                                                                                                                         -26.3707
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4248


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0845     0.0091 &  26.3709 f
  data arrival time                                                                                                                          26.3709

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3709
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4249


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0173 &  26.3701 f
  data arrival time                                                                                                                          26.3701

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4249


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0099 &  26.3713 f
  data arrival time                                                                                                                          26.3713

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3713
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4249


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0845     0.0092 &  26.3710 f
  data arrival time                                                                                                                          26.3710

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3710
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4250


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0101 &  26.3715 f
  data arrival time                                                                                                                          26.3715

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3715
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4251


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0175 &  26.3703 f
  data arrival time                                                                                                                          26.3703

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3703
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4251


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0845     0.0094 &  26.3711 f
  data arrival time                                                                                                                          26.3711

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3711
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4251


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0102 &  26.3716 f
  data arrival time                                                                                                                          26.3716

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4252


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0845     0.0095 &  26.3712 f
  data arrival time                                                                                                                          26.3712

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3712
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4252


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0176 &  26.3704 f
  data arrival time                                                                                                                          26.3704

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3704
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4253


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0845     0.0096 &  26.3714 f
  data arrival time                                                                                                                          26.3714

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3714
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4254


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0103 &  26.3718 f
  data arrival time                                                                                                                          26.3718

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4254


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0178 &  26.3706 f
  data arrival time                                                                                                                          26.3706

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3706
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4254


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0845     0.0097 &  26.3714 f
  data arrival time                                                                                                                          26.3714

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3714
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4255


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0105 &  26.3719 f
  data arrival time                                                                                                                          26.3719

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4255


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0179 &  26.3707 f
  data arrival time                                                                                                                          26.3707

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3707
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4256


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0845     0.0098 &  26.3715 f
  data arrival time                                                                                                                          26.3715

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3715
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4256


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0159 &  26.3716 f
  data arrival time                                                                                                                          26.3716

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4256


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0845     0.0099 &  26.3716 f
  data arrival time                                                                                                                          26.3716

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4256


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0106 &  26.3720 f
  data arrival time                                                                                                                          26.3720

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4257


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0285 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0780     0.1593 &  26.1593 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0779 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0848     0.1960 &  26.3553 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0848     0.0162 &  26.3715 f
  data arrival time                                                                                                                          26.3715

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0541    24.9459
  data required time                                                                                                                         24.9459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9459
  data arrival time                                                                                                                         -26.3715
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4257


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0845     0.0100 &  26.3717 f
  data arrival time                                                                                                                          26.3717

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3717
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4257


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0181 &  26.3709 f
  data arrival time                                                                                                                          26.3709

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3709
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4257


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0161 &  26.3718 f
  data arrival time                                                                                                                          26.3718

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4258


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0107 &  26.3721 f
  data arrival time                                                                                                                          26.3721

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4258


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0414 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0759     0.1576 &  26.1576 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0752 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0885     0.1960 &  26.3536 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0917 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0885     0.0169 &  26.3704 f
  data arrival time                                                                                                                          26.3704

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0553    24.9447
  data required time                                                                                                                         24.9447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9447
  data arrival time                                                                                                                         -26.3704
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4258


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0845     0.0100 &  26.3718 f
  data arrival time                                                                                                                          26.3718

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4258


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0182 &  26.3710 f
  data arrival time                                                                                                                          26.3710

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3710
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4259


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0845     0.0101 &  26.3719 f
  data arrival time                                                                                                                          26.3719

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4259


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0109 &  26.3723 f
  data arrival time                                                                                                                          26.3723

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4259


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0845     0.0101 &  26.3719 f
  data arrival time                                                                                                                          26.3719

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4259


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0249 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0775     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0776 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0851     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0882 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0851     0.0160 &  26.3717 f
  data arrival time                                                                                                                          26.3717

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0542    24.9458
  data required time                                                                                                                         24.9458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9458
  data arrival time                                                                                                                         -26.3717
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4259


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0163 &  26.3720 f
  data arrival time                                                                                                                          26.3720

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4260


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0845     0.0102 &  26.3720 f
  data arrival time                                                                                                                          26.3720

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4260


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0110 &  26.3724 f
  data arrival time                                                                                                                          26.3724

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3724
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4260


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0184 &  26.3712 f
  data arrival time                                                                                                                          26.3712

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3712
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4260


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0845     0.0103 &  26.3720 f
  data arrival time                                                                                                                          26.3720

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4260


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0103 &  26.3721 f
  data arrival time                                                                                                                          26.3721

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4261


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0103 &  26.3721 f
  data arrival time                                                                                                                          26.3721

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4261


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0185 &  26.3713 f
  data arrival time                                                                                                                          26.3713

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3713
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4261


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0111 &  26.3725 f
  data arrival time                                                                                                                          26.3725

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3725
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4261


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0104 &  26.3721 f
  data arrival time                                                                                                                          26.3721

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4261


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0165 &  26.3722 f
  data arrival time                                                                                                                          26.3722

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4261


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0104 &  26.3721 f
  data arrival time                                                                                                                          26.3721

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4262


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0249 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0775     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0776 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0851     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0882 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0851     0.0162 &  26.3719 f
  data arrival time                                                                                                                          26.3719

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0542    24.9458
  data required time                                                                                                                         24.9458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9458
  data arrival time                                                                                                                         -26.3719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4262


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0104 &  26.3722 f
  data arrival time                                                                                                                          26.3722

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4262


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0104 &  26.3722 f
  data arrival time                                                                                                                          26.3722

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4262


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[15] (net)                                                                                          1   0.0468 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0770     0.1615 &  26.1615 f
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0767 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0832     0.2003 &  26.3618 f
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0900 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0104 &  26.3722 f
  data arrival time                                                                                                                          26.3722

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4262


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0112 &  26.3726 f
  data arrival time                                                                                                                          26.3726

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3726
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4262


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0186 &  26.3714 f
  data arrival time                                                                                                                          26.3714

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3714
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4263


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0113 &  26.3727 f
  data arrival time                                                                                                                          26.3727

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3727
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4263


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0167 &  26.3724 f
  data arrival time                                                                                                                          26.3724

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3724
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4263


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0249 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0775     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0776 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0851     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0882 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0851     0.0164 &  26.3721 f
  data arrival time                                                                                                                          26.3721

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0542    24.9458
  data required time                                                                                                                         24.9458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9458
  data arrival time                                                                                                                         -26.3721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4263


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0187 &  26.3715 f
  data arrival time                                                                                                                          26.3715

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3715
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4263


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0167 &  26.3724 f
  data arrival time                                                                                                                          26.3724

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3724
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4264


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0113 &  26.3728 f
  data arrival time                                                                                                                          26.3728

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3728
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4264


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0188 &  26.3716 f
  data arrival time                                                                                                                          26.3716

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4265


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0114 &  26.3729 f
  data arrival time                                                                                                                          26.3729

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3729
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4265


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0189 &  26.3717 f
  data arrival time                                                                                                                          26.3717

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3717
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4265


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0115 &  26.3729 f
  data arrival time                                                                                                                          26.3729

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3729
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4265


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0249 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0775     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0776 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0851     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0882 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0851     0.0166 &  26.3723 f
  data arrival time                                                                                                                          26.3723

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0542    24.9458
  data required time                                                                                                                         24.9458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9458
  data arrival time                                                                                                                         -26.3723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4266


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0169 &  26.3726 f
  data arrival time                                                                                                                          26.3726

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3726
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4266


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0116 &  26.3730 f
  data arrival time                                                                                                                          26.3730

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3730
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4266


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0190 &  26.3718 f
  data arrival time                                                                                                                          26.3718

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4266


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0116 &  26.3730 f
  data arrival time                                                                                                                          26.3730

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3730
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4267


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0383 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0768     0.1569 &  26.1569 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0876     0.1997 &  26.3566 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0928 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0876     0.0151 &  26.3716 f
  data arrival time                                                                                                                          26.3716

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0551    24.9449
  data required time                                                                                                                         24.9449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9449
  data arrival time                                                                                                                         -26.3716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4267


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0191 &  26.3719 f
  data arrival time                                                                                                                          26.3719

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4267


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0249 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0775     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0776 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0851     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0882 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0851     0.0168 &  26.3725 f
  data arrival time                                                                                                                          26.3725

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0542    24.9458
  data required time                                                                                                                         24.9458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9458
  data arrival time                                                                                                                         -26.3725
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4267


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0117 &  26.3731 f
  data arrival time                                                                                                                          26.3731

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3731
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4267


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0285 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0780     0.1593 &  26.1593 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0779 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0848     0.1960 &  26.3553 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0848     0.0173 &  26.3726 f
  data arrival time                                                                                                                          26.3726

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0541    24.9459
  data required time                                                                                                                         24.9459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9459
  data arrival time                                                                                                                         -26.3726
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4267


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0171 &  26.3728 f
  data arrival time                                                                                                                          26.3728

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3728
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4268


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0117 &  26.3731 f
  data arrival time                                                                                                                          26.3731

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3731
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4268


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0192 &  26.3719 f
  data arrival time                                                                                                                          26.3719

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4268


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0118 &  26.3732 f
  data arrival time                                                                                                                          26.3732

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3732
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4268


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0118 &  26.3732 f
  data arrival time                                                                                                                          26.3732

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3732
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4268


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0192 &  26.3720 f
  data arrival time                                                                                                                          26.3720

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4269


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0118 &  26.3732 f
  data arrival time                                                                                                                          26.3732

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3732
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4269


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0119 &  26.3733 f
  data arrival time                                                                                                                          26.3733

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3733
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4269


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0119 &  26.3733 f
  data arrival time                                                                                                                          26.3733

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3733
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4269


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0249 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0775     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0776 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0851     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0882 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0851     0.0170 &  26.3727 f
  data arrival time                                                                                                                          26.3727

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0542    24.9458
  data required time                                                                                                                         24.9458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9458
  data arrival time                                                                                                                         -26.3727
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4269


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0833     0.2071 &  26.3614 f
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0906 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0833     0.0119 &  26.3733 f
  data arrival time                                                                                                                          26.3733

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0536    24.9464
  data required time                                                                                                                         24.9464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9464
  data arrival time                                                                                                                         -26.3733
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4269


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0193 &  26.3721 f
  data arrival time                                                                                                                          26.3721

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4269


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0173 &  26.3730 f
  data arrival time                                                                                                                          26.3730

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3730
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4269


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0383 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0768     0.1569 &  26.1569 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0876     0.1997 &  26.3566 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0928 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0876     0.0153 &  26.3719 f
  data arrival time                                                                                                                          26.3719

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0551    24.9449
  data required time                                                                                                                         24.9449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9449
  data arrival time                                                                                                                         -26.3719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4270


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0193 &  26.3721 f
  data arrival time                                                                                                                          26.3721

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4270


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0285 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0780     0.1593 &  26.1593 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0779 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0848     0.1960 &  26.3553 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0848     0.0175 &  26.3728 f
  data arrival time                                                                                                                          26.3728

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0541    24.9459
  data required time                                                                                                                         24.9459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9459
  data arrival time                                                                                                                         -26.3728
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4270


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0383 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0768     0.1569 &  26.1569 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0876     0.1997 &  26.3566 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0928 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0876     0.0154 &  26.3720 f
  data arrival time                                                                                                                          26.3720

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0551    24.9449
  data required time                                                                                                                         24.9449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9449
  data arrival time                                                                                                                         -26.3720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4270


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0194 &  26.3722 f
  data arrival time                                                                                                                          26.3722

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4270


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0249 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0775     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0776 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0851     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0882 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0851     0.0171 &  26.3728 f
  data arrival time                                                                                                                          26.3728

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0542    24.9458
  data required time                                                                                                                         24.9458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9458
  data arrival time                                                                                                                         -26.3728
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4271


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0174 &  26.3731 f
  data arrival time                                                                                                                          26.3731

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3731
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4271


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0285 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0780     0.1593 &  26.1593 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0779 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0848     0.1960 &  26.3553 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0848     0.0177 &  26.3730 f
  data arrival time                                                                                                                          26.3730

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0541    24.9459
  data required time                                                                                                                         24.9459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9459
  data arrival time                                                                                                                         -26.3730
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4272


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0414 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0759     0.1576 &  26.1576 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0752 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0885     0.1960 &  26.3536 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0917 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0885     0.0182 &  26.3718 f
  data arrival time                                                                                                                          26.3718

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0553    24.9447
  data required time                                                                                                                         24.9447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9447
  data arrival time                                                                                                                         -26.3718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4272


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0195 &  26.3723 f
  data arrival time                                                                                                                          26.3723

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4272


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0249 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0775     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0776 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0851     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0882 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0851     0.0173 &  26.3730 f
  data arrival time                                                                                                                          26.3730

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0542    24.9458
  data required time                                                                                                                         24.9458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9458
  data arrival time                                                                                                                         -26.3730
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4272


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0196 &  26.3724 f
  data arrival time                                                                                                                          26.3724

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3724
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4272


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0176 &  26.3733 f
  data arrival time                                                                                                                          26.3733

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3733
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4272


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0383 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0768     0.1569 &  26.1569 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0876     0.1997 &  26.3566 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0928 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0876     0.0156 &  26.3722 f
  data arrival time                                                                                                                          26.3722

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0551    24.9449
  data required time                                                                                                                         24.9449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9449
  data arrival time                                                                                                                         -26.3722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4273


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0196 &  26.3724 f
  data arrival time                                                                                                                          26.3724

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3724
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4273


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0197 &  26.3725 f
  data arrival time                                                                                                                          26.3725

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3725
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4273


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0414 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0759     0.1576 &  26.1576 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0752 
  BLOCK[1].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0846     0.2078 &  26.3654 f
  BLOCK[1].RAM32.DIBUF[14].X (net)                                                                      32   0.0923 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0859     0.0075 &  26.3728 f
  data arrival time                                                                                                                          26.3728

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0545    24.9455
  data required time                                                                                                                         24.9455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9455
  data arrival time                                                                                                                         -26.3728
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4273


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0197 &  26.3725 f
  data arrival time                                                                                                                          26.3725

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3725
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4273


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0826     0.2085 &  26.3628 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0871 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0826     0.0111 &  26.3739 f
  data arrival time                                                                                                                          26.3739

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0534    24.9466
  data required time                                                                                                                         24.9466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9466
  data arrival time                                                                                                                         -26.3739
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4273


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0197 &  26.3725 f
  data arrival time                                                                                                                          26.3725

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3725
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4273


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0414 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0759     0.1576 &  26.1576 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0752 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0885     0.1960 &  26.3536 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0917 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0885     0.0184 &  26.3720 f
  data arrival time                                                                                                                          26.3720

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0553    24.9447
  data required time                                                                                                                         24.9447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9447
  data arrival time                                                                                                                         -26.3720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4273


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0197 &  26.3725 f
  data arrival time                                                                                                                          26.3725

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3725
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4274


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0177 &  26.3734 f
  data arrival time                                                                                                                          26.3734

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3734
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4274


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0249 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0775     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0776 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0851     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0882 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0851     0.0174 &  26.3731 f
  data arrival time                                                                                                                          26.3731

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0542    24.9458
  data required time                                                                                                                         24.9458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9458
  data arrival time                                                                                                                         -26.3731
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4274


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[31] (net)                                                                                          1   0.0354 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0740     0.1566 &  26.1566 f
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0743 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0870     0.1962 &  26.3528 f
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0914 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0870     0.0197 &  26.3725 f
  data arrival time                                                                                                                          26.3725

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3725
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4274


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0285 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0780     0.1593 &  26.1593 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0779 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0848     0.1960 &  26.3553 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0848     0.0179 &  26.3732 f
  data arrival time                                                                                                                          26.3732

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0541    24.9459
  data required time                                                                                                                         24.9459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9459
  data arrival time                                                                                                                         -26.3732
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4274


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0383 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0768     0.1569 &  26.1569 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0876     0.1997 &  26.3566 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0928 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0876     0.0158 &  26.3724 f
  data arrival time                                                                                                                          26.3724

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0551    24.9449
  data required time                                                                                                                         24.9449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9449
  data arrival time                                                                                                                         -26.3724
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4274


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0178 &  26.3735 f
  data arrival time                                                                                                                          26.3735

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3735
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4275


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0249 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0775     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0776 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0851     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0882 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0851     0.0176 &  26.3733 f
  data arrival time                                                                                                                          26.3733

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0542    24.9458
  data required time                                                                                                                         24.9458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9458
  data arrival time                                                                                                                         -26.3733
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4275


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0414 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0759     0.1576 &  26.1576 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0752 
  BLOCK[1].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0846     0.2078 &  26.3654 f
  BLOCK[1].RAM32.DIBUF[14].X (net)                                                                      32   0.0923 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0859     0.0077 &  26.3730 f
  data arrival time                                                                                                                          26.3730

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0545    24.9455
  data required time                                                                                                                         24.9455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9455
  data arrival time                                                                                                                         -26.3730
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4275


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0285 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0780     0.1593 &  26.1593 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0779 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0848     0.1960 &  26.3553 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0848     0.0181 &  26.3734 f
  data arrival time                                                                                                                          26.3734

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0541    24.9459
  data required time                                                                                                                         24.9459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9459
  data arrival time                                                                                                                         -26.3734
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4275


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0826     0.2085 &  26.3628 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0871 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0826     0.0113 &  26.3741 f
  data arrival time                                                                                                                          26.3741

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0534    24.9466
  data required time                                                                                                                         24.9466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9466
  data arrival time                                                                                                                         -26.3741
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4275


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0414 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0759     0.1576 &  26.1576 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0752 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0885     0.1960 &  26.3536 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0917 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0885     0.0186 &  26.3722 f
  data arrival time                                                                                                                          26.3722

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0553    24.9447
  data required time                                                                                                                         24.9447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9447
  data arrival time                                                                                                                         -26.3722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4276


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0179 &  26.3736 f
  data arrival time                                                                                                                          26.3736

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3736
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4276


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0249 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0775     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0776 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0851     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0882 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0851     0.0177 &  26.3734 f
  data arrival time                                                                                                                          26.3734

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0542    24.9458
  data required time                                                                                                                         24.9458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9458
  data arrival time                                                                                                                         -26.3734
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4276


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0383 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0768     0.1569 &  26.1569 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0876     0.1997 &  26.3566 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0928 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0876     0.0160 &  26.3726 f
  data arrival time                                                                                                                          26.3726

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0551    24.9449
  data required time                                                                                                                         24.9449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9449
  data arrival time                                                                                                                         -26.3726
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4276


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0826     0.2085 &  26.3628 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0871 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0826     0.0115 &  26.3743 f
  data arrival time                                                                                                                          26.3743

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0534    24.9466
  data required time                                                                                                                         24.9466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9466
  data arrival time                                                                                                                         -26.3743
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4277


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0181 &  26.3737 f
  data arrival time                                                                                                                          26.3737

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3737
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4277


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0285 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0780     0.1593 &  26.1593 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0779 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0848     0.1960 &  26.3553 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0848     0.0183 &  26.3736 f
  data arrival time                                                                                                                          26.3736

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0541    24.9459
  data required time                                                                                                                         24.9459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9459
  data arrival time                                                                                                                         -26.3736
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4277


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0414 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0759     0.1576 &  26.1576 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0752 
  BLOCK[1].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0846     0.2078 &  26.3654 f
  BLOCK[1].RAM32.DIBUF[14].X (net)                                                                      32   0.0923 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0859     0.0079 &  26.3732 f
  data arrival time                                                                                                                          26.3732

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0545    24.9455
  data required time                                                                                                                         24.9455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9455
  data arrival time                                                                                                                         -26.3732
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4277


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0414 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0759     0.1576 &  26.1576 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0752 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0885     0.1960 &  26.3536 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0917 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0885     0.0188 &  26.3724 f
  data arrival time                                                                                                                          26.3724

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0553    24.9447
  data required time                                                                                                                         24.9447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9447
  data arrival time                                                                                                                         -26.3724
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4277


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0249 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0775     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0776 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0851     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0882 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0851     0.0179 &  26.3735 f
  data arrival time                                                                                                                          26.3735

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0542    24.9458
  data required time                                                                                                                         24.9458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9458
  data arrival time                                                                                                                         -26.3735
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4278


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0383 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0768     0.1569 &  26.1569 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0876     0.1997 &  26.3566 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0928 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0876     0.0162 &  26.3727 f
  data arrival time                                                                                                                          26.3727

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0551    24.9449
  data required time                                                                                                                         24.9449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9449
  data arrival time                                                                                                                         -26.3727
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4278


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0182 &  26.3738 f
  data arrival time                                                                                                                          26.3738

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3738
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4278


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0285 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0780     0.1593 &  26.1593 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0779 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0848     0.1960 &  26.3553 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0848     0.0184 &  26.3737 f
  data arrival time                                                                                                                          26.3737

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0541    24.9459
  data required time                                                                                                                         24.9459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9459
  data arrival time                                                                                                                         -26.3737
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4279


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0249 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0775     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0776 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0851     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0882 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0851     0.0180 &  26.3736 f
  data arrival time                                                                                                                          26.3736

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0542    24.9458
  data required time                                                                                                                         24.9458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9458
  data arrival time                                                                                                                         -26.3736
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4279


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0826     0.2085 &  26.3628 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0871 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0826     0.0117 &  26.3745 f
  data arrival time                                                                                                                          26.3745

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0534    24.9466
  data required time                                                                                                                         24.9466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9466
  data arrival time                                                                                                                         -26.3745
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4279


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0414 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0759     0.1576 &  26.1576 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0752 
  BLOCK[1].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0846     0.2078 &  26.3654 f
  BLOCK[1].RAM32.DIBUF[14].X (net)                                                                      32   0.0923 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0859     0.0080 &  26.3734 f
  data arrival time                                                                                                                          26.3734

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0545    24.9455
  data required time                                                                                                                         24.9455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9455
  data arrival time                                                                                                                         -26.3734
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4279


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0183 &  26.3739 f
  data arrival time                                                                                                                          26.3739

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3739
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4279


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0414 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0759     0.1576 &  26.1576 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0752 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0885     0.1960 &  26.3536 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0917 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0885     0.0190 &  26.3726 f
  data arrival time                                                                                                                          26.3726

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0553    24.9447
  data required time                                                                                                                         24.9447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9447
  data arrival time                                                                                                                         -26.3726
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4279


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0183 &  26.3740 f
  data arrival time                                                                                                                          26.3740

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3740
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4280


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0383 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0768     0.1569 &  26.1569 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0876     0.1997 &  26.3566 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0928 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0876     0.0164 &  26.3729 f
  data arrival time                                                                                                                          26.3729

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0551    24.9449
  data required time                                                                                                                         24.9449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9449
  data arrival time                                                                                                                         -26.3729
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4280


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0249 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0775     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0776 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0851     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0882 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0851     0.0181 &  26.3738 f
  data arrival time                                                                                                                          26.3738

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0542    24.9458
  data required time                                                                                                                         24.9458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9458
  data arrival time                                                                                                                         -26.3738
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4280


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0285 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0780     0.1593 &  26.1593 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0779 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0848     0.1960 &  26.3553 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0848     0.0186 &  26.3739 f
  data arrival time                                                                                                                          26.3739

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0541    24.9459
  data required time                                                                                                                         24.9459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9459
  data arrival time                                                                                                                         -26.3739
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4280


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0826     0.2085 &  26.3628 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0871 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0826     0.0119 &  26.3747 f
  data arrival time                                                                                                                          26.3747

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0534    24.9466
  data required time                                                                                                                         24.9466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9466
  data arrival time                                                                                                                         -26.3747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4281


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0184 &  26.3741 f
  data arrival time                                                                                                                          26.3741

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3741
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4281


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0249 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0775     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0776 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0851     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0882 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0851     0.0182 &  26.3739 f
  data arrival time                                                                                                                          26.3739

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0542    24.9458
  data required time                                                                                                                         24.9458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9458
  data arrival time                                                                                                                         -26.3739
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4281


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0414 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0759     0.1576 &  26.1576 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0752 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0885     0.1960 &  26.3536 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0917 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0885     0.0192 &  26.3728 f
  data arrival time                                                                                                                          26.3728

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0553    24.9447
  data required time                                                                                                                         24.9447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9447
  data arrival time                                                                                                                         -26.3728
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4281


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0414 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0759     0.1576 &  26.1576 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0752 
  BLOCK[1].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0846     0.2078 &  26.3654 f
  BLOCK[1].RAM32.DIBUF[14].X (net)                                                                      32   0.0923 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0859     0.0082 &  26.3736 f
  data arrival time                                                                                                                          26.3736

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0545    24.9455
  data required time                                                                                                                         24.9455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9455
  data arrival time                                                                                                                         -26.3736
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4281


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0383 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0768     0.1569 &  26.1569 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0876     0.1997 &  26.3566 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0928 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0876     0.0165 &  26.3731 f
  data arrival time                                                                                                                          26.3731

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0551    24.9449
  data required time                                                                                                                         24.9449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9449
  data arrival time                                                                                                                         -26.3731
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4281


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0185 &  26.3742 f
  data arrival time                                                                                                                          26.3742

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3742
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4281


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0285 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0780     0.1593 &  26.1593 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0779 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0848     0.1960 &  26.3553 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0848     0.0187 &  26.3740 f
  data arrival time                                                                                                                          26.3740

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0541    24.9459
  data required time                                                                                                                         24.9459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9459
  data arrival time                                                                                                                         -26.3740
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4282


  Startpoint: Di0[16] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[16] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[16] (net)                                                                                          1   0.0483 
  DIBUF[16].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0764     0.1590 &  26.1590 f
  BLOCK[0].RAM32.DIBUF[16].A (net)                                                                       4   0.0760 
  BLOCK[0].RAM32.DIBUF[16].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0873     0.1994 &  26.3584 f
  BLOCK[0].RAM32.DIBUF[16].X (net)                                                                      32   0.0925 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0873     0.0149 &  26.3733 f
  data arrival time                                                                                                                          26.3733

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0549    24.9451
  data required time                                                                                                                         24.9451
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9451
  data arrival time                                                                                                                         -26.3733
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4282


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0185 &  26.3742 f
  data arrival time                                                                                                                          26.3742

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3742
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4282


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0249 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0775     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0776 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0851     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0882 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0851     0.0183 &  26.3740 f
  data arrival time                                                                                                                          26.3740

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0542    24.9458
  data required time                                                                                                                         24.9458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9458
  data arrival time                                                                                                                         -26.3740
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4282


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[12] (net)                                                                                          1   0.0383 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0800     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0811 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0844     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0863 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0844     0.0186 &  26.3743 f
  data arrival time                                                                                                                          26.3743

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0540    24.9460
  data required time                                                                                                                         24.9460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9460
  data arrival time                                                                                                                         -26.3743
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4282


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[10] (net)                                                                                          1   0.0277 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0736     0.1543 &  26.1543 f
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0713 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0826     0.2085 &  26.3628 f
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0871 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0826     0.0121 &  26.3748 f
  data arrival time                                                                                                                          26.3748

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0534    24.9466
  data required time                                                                                                                         24.9466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9466
  data arrival time                                                                                                                         -26.3748
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4283


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0414 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0759     0.1576 &  26.1576 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0752 
  BLOCK[1].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0846     0.2078 &  26.3654 f
  BLOCK[1].RAM32.DIBUF[14].X (net)                                                                      32   0.0923 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0859     0.0084 &  26.3738 f
  data arrival time                                                                                                                          26.3738

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0545    24.9455
  data required time                                                                                                                         24.9455
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9455
  data arrival time                                                                                                                         -26.3738
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4283


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0249 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0775     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0776 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0851     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0882 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0851     0.0184 &  26.3741 f
  data arrival time                                                                                                                          26.3741

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0542    24.9458
  data required time                                                                                                                         24.9458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9458
  data arrival time                                                                                                                         -26.3741
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4283


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[14] (net)                                                                                          1   0.0414 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0759     0.1576 &  26.1576 f
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0752 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0885     0.1960 &  26.3536 f
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0917 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0885     0.0194 &  26.3730 f
  data arrival time                                                                                                                          26.3730

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0553    24.9447
  data required time                                                                                                                         24.9447
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9447
  data arrival time                                                                                                                         -26.3730
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4283


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[29] (net)                                                                                          1   0.0383 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0768     0.1569 &  26.1569 f
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0770 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0876     0.1997 &  26.3566 f
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0928 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0876     0.0167 &  26.3733 f
  data arrival time                                                                                                                          26.3733

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0551    24.9449
  data required time                                                                                                                         24.9449
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9449
  data arrival time                                                                                                                         -26.3733
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4283


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 f
  Di0[11] (net)                                                                                          1   0.0285 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.0780     0.1593 &  26.1593 f
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0779 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.0848     0.1960 &  26.3553 f
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0866 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0848     0.0189 &  26.3742 f
  data arrival time                                                                                                                          26.3742

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0541    24.9459
  data required time                                                                                                                         24.9459
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9459
  data arrival time                                                                                                                         -26.3742
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4283


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 f
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 f
  Di0[2] (net)                                                                                           1   0.0249 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.0775     0.1583 &  26.1583 f
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0776 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0851     0.1974 &  26.3557 f
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0882 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0851     0.0185 &  26.3742 f
  data arrival time                                                                                                                          26.3742

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.0542    24.9458
  data required time                                                                                                                         24.9458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.9458
  data arrival time                                                                                                                         -26.3742
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.4284


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0977     0.0036 &  26.3392 r
  data arrival time                                                                                                                          26.3392

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3392
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5402


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0039 &  26.3395 r
  data arrival time                                                                                                                          26.3395

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3395
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5404


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0041 &  26.3397 r
  data arrival time                                                                                                                          26.3397

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3397
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5406


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0043 &  26.3399 r
  data arrival time                                                                                                                          26.3399

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3399
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5409


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0045 &  26.3401 r
  data arrival time                                                                                                                          26.3401

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3401
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5410


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0047 &  26.3403 r
  data arrival time                                                                                                                          26.3403

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3403
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5412


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0048 &  26.3404 r
  data arrival time                                                                                                                          26.3404

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3404
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5414


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0050 &  26.3406 r
  data arrival time                                                                                                                          26.3406

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3406
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5416


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0052 &  26.3407 r
  data arrival time                                                                                                                          26.3407

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3407
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5417


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0053 &  26.3409 r
  data arrival time                                                                                                                          26.3409

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3409
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5419


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0055 &  26.3410 r
  data arrival time                                                                                                                          26.3410

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3410
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5420


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0981     0.0056 &  26.3412 r
  data arrival time                                                                                                                          26.3412

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3412
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5422


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0058 &  26.3414 r
  data arrival time                                                                                                                          26.3414

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3414
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5424


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0059 &  26.3415 r
  data arrival time                                                                                                                          26.3415

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3415
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5425


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0980     0.0060 &  26.3416 r
  data arrival time                                                                                                                          26.3416

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3416
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5426


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0981     0.0061 &  26.3417 r
  data arrival time                                                                                                                          26.3417

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3417
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5427


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0062 &  26.3418 r
  data arrival time                                                                                                                          26.3418

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3418
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5428


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0063 &  26.3419 r
  data arrival time                                                                                                                          26.3419

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3419
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5429


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0064 &  26.3420 r
  data arrival time                                                                                                                          26.3420

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3420
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5430


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0065 &  26.3421 r
  data arrival time                                                                                                                          26.3421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5431


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0066 &  26.3421 r
  data arrival time                                                                                                                          26.3421

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3421
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5431


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0066 &  26.3422 r
  data arrival time                                                                                                                          26.3422

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3422
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5432


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0067 &  26.3423 r
  data arrival time                                                                                                                          26.3423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5433


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0068 &  26.3423 r
  data arrival time                                                                                                                          26.3423

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3423
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5433


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0068 &  26.3424 r
  data arrival time                                                                                                                          26.3424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5434


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0068 &  26.3424 r
  data arrival time                                                                                                                          26.3424

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3424
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5434


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0069 &  26.3425 r
  data arrival time                                                                                                                          26.3425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5434


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0069 &  26.3425 r
  data arrival time                                                                                                                          26.3425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5435


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0069 &  26.3425 r
  data arrival time                                                                                                                          26.3425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5435


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0070 &  26.3425 r
  data arrival time                                                                                                                          26.3425

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3425
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5435


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0070 &  26.3426 r
  data arrival time                                                                                                                          26.3426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5435


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[0].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1884 &  26.3356 r
  BLOCK[0].RAM32.DIBUF[0].X (net)                                                                       32   0.0721 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0070 &  26.3426 r
  data arrival time                                                                                                                          26.3426

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3426
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5435


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0970     0.0035 &  26.3458 r
  data arrival time                                                                                                                          26.3458

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2008    24.7992
  data required time                                                                                                                         24.7992
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7992
  data arrival time                                                                                                                         -26.3458
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5466


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0037 &  26.3460 r
  data arrival time                                                                                                                          26.3460

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2008    24.7992
  data required time                                                                                                                         24.7992
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7992
  data arrival time                                                                                                                         -26.3460
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5468


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0039 &  26.3462 r
  data arrival time                                                                                                                          26.3462

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2008    24.7992
  data required time                                                                                                                         24.7992
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7992
  data arrival time                                                                                                                         -26.3462
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5471


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0041 &  26.3464 r
  data arrival time                                                                                                                          26.3464

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7992
  data required time                                                                                                                         24.7992
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7992
  data arrival time                                                                                                                         -26.3464
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5473


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0043 &  26.3466 r
  data arrival time                                                                                                                          26.3466

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3466
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5475


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0044 &  26.3468 r
  data arrival time                                                                                                                          26.3468

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3468
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5476


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0046 &  26.3470 r
  data arrival time                                                                                                                          26.3470

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3470
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5478


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0048 &  26.3471 r
  data arrival time                                                                                                                          26.3471

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3471
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5480


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0050 &  26.3473 r
  data arrival time                                                                                                                          26.3473

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3473
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5482


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0982     0.0035 &  26.3472 r
  data arrival time                                                                                                                          26.3472

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3472
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5483


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0051 &  26.3474 r
  data arrival time                                                                                                                          26.3474

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3474
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5483


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0053 &  26.3476 r
  data arrival time                                                                                                                          26.3476

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3476
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5485


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0982     0.0038 &  26.3475 r
  data arrival time                                                                                                                          26.3475

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3475
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5485


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0054 &  26.3477 r
  data arrival time                                                                                                                          26.3477

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3477
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5486


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0982     0.0040 &  26.3477 r
  data arrival time                                                                                                                          26.3477

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3477
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5487


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0972     0.0056 &  26.3479 r
  data arrival time                                                                                                                          26.3479

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5488


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0972     0.0057 &  26.3480 r
  data arrival time                                                                                                                          26.3480

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3480
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5489


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0982     0.0042 &  26.3479 r
  data arrival time                                                                                                                          26.3479

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3479
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5490


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0973     0.0058 &  26.3481 r
  data arrival time                                                                                                                          26.3481

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5490


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0059 &  26.3482 r
  data arrival time                                                                                                                          26.3482

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3482
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5491


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0044 &  26.3481 r
  data arrival time                                                                                                                          26.3481

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3481
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5491


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0972     0.0060 &  26.3483 r
  data arrival time                                                                                                                          26.3483

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5492


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0972     0.0061 &  26.3484 r
  data arrival time                                                                                                                          26.3484

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5493


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0046 &  26.3483 r
  data arrival time                                                                                                                          26.3483

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3483
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5493


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0972     0.0062 &  26.3485 r
  data arrival time                                                                                                                          26.3485

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3485
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5494


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0972     0.0063 &  26.3486 r
  data arrival time                                                                                                                          26.3486

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3486
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5495


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0047 &  26.3484 r
  data arrival time                                                                                                                          26.3484

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3484
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5495


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0063 &  26.3487 r
  data arrival time                                                                                                                          26.3487

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3487
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5495


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0064 &  26.3487 r
  data arrival time                                                                                                                          26.3487

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3487
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5496


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0065 &  26.3488 r
  data arrival time                                                                                                                          26.3488

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3488
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5497


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0049 &  26.3486 r
  data arrival time                                                                                                                          26.3486

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3486
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5497


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0065 &  26.3489 r
  data arrival time                                                                                                                          26.3489

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5497


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0066 &  26.3489 r
  data arrival time                                                                                                                          26.3489

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3489
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5498


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0066 &  26.3490 r
  data arrival time                                                                                                                          26.3490

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3490
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5498


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0051 &  26.3488 r
  data arrival time                                                                                                                          26.3488

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3488
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5498


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0067 &  26.3490 r
  data arrival time                                                                                                                          26.3490

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3490
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5499


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0067 &  26.3490 r
  data arrival time                                                                                                                          26.3490

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3490
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5499


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0067 &  26.3490 r
  data arrival time                                                                                                                          26.3490

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3490
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5499


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0067 &  26.3491 r
  data arrival time                                                                                                                          26.3491

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3491
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5499


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0067 &  26.3491 r
  data arrival time                                                                                                                          26.3491

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3491
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5499


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[1].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0964     0.1952 &  26.3423 r
  BLOCK[1].RAM32.DIBUF[0].X (net)                                                                       32   0.0716 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0971     0.0067 &  26.3491 r
  data arrival time                                                                                                                          26.3491

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3491
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5499


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0052 &  26.3490 r
  data arrival time                                                                                                                          26.3490

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3490
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5500


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0054 &  26.3491 r
  data arrival time                                                                                                                          26.3491

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3491
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5501


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0985     0.0055 &  26.3492 r
  data arrival time                                                                                                                          26.3492

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3492
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5503


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0984     0.0057 &  26.3494 r
  data arrival time                                                                                                                          26.3494

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3494
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5505


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0984     0.0058 &  26.3496 r
  data arrival time                                                                                                                          26.3496

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3496
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5506


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0985     0.0059 &  26.3496 r
  data arrival time                                                                                                                          26.3496

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3496
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5507


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0986     0.0060 &  26.3497 r
  data arrival time                                                                                                                          26.3497

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3497
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5508


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0061 &  26.3498 r
  data arrival time                                                                                                                          26.3498

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3498
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5509


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0062 &  26.3499 r
  data arrival time                                                                                                                          26.3499

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3499
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5510


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0977     0.0035 &  26.3500 r
  data arrival time                                                                                                                          26.3500

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3500
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5510


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0063 &  26.3500 r
  data arrival time                                                                                                                          26.3500

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3500
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5511


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0064 &  26.3501 r
  data arrival time                                                                                                                          26.3501

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3501
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5512


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0064 &  26.3502 r
  data arrival time                                                                                                                          26.3502

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3502
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5512


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0038 &  26.3503 r
  data arrival time                                                                                                                          26.3503

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3503
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5513


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0065 &  26.3503 r
  data arrival time                                                                                                                          26.3503

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3503
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5513


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0066 &  26.3503 r
  data arrival time                                                                                                                          26.3503

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3503
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5514


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0040 &  26.3505 r
  data arrival time                                                                                                                          26.3505

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3505
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5514


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0067 &  26.3504 r
  data arrival time                                                                                                                          26.3504

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3504
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5514


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0067 &  26.3504 r
  data arrival time                                                                                                                          26.3504

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3504
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5515


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0067 &  26.3505 r
  data arrival time                                                                                                                          26.3505

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3505
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5515


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0068 &  26.3505 r
  data arrival time                                                                                                                          26.3505

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3505
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5516


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0068 &  26.3505 r
  data arrival time                                                                                                                          26.3505

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3505
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5516


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0068 &  26.3506 r
  data arrival time                                                                                                                          26.3506

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5516


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0069 &  26.3506 r
  data arrival time                                                                                                                          26.3506

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5517


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0069 &  26.3506 r
  data arrival time                                                                                                                          26.3506

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5517


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[0].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0976     0.1921 &  26.3437 r
  BLOCK[0].RAM32.DIBUF[1].X (net)                                                                       32   0.0727 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0983     0.0069 &  26.3506 r
  data arrival time                                                                                                                          26.3506

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2011    24.7989
  data required time                                                                                                                         24.7989
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7989
  data arrival time                                                                                                                         -26.3506
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5517


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0042 &  26.3507 r
  data arrival time                                                                                                                          26.3507

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3507
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5517


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0044 &  26.3509 r
  data arrival time                                                                                                                          26.3509

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3509
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5518


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0046 &  26.3511 r
  data arrival time                                                                                                                          26.3511

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3511
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5521


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0047 &  26.3512 r
  data arrival time                                                                                                                          26.3512

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3512
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5522


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0973     0.0035 &  26.3515 r
  data arrival time                                                                                                                          26.3515

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3515
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5524


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0049 &  26.3514 r
  data arrival time                                                                                                                          26.3514

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3514
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5524


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0051 &  26.3516 r
  data arrival time                                                                                                                          26.3516

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3516
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5525


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0973     0.0037 &  26.3517 r
  data arrival time                                                                                                                          26.3517

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3517
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5526


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0052 &  26.3517 r
  data arrival time                                                                                                                          26.3517

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3517
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5527


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0973     0.0039 &  26.3519 r
  data arrival time                                                                                                                          26.3519

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3519
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5528


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0054 &  26.3519 r
  data arrival time                                                                                                                          26.3519

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3519
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5528


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0041 &  26.3521 r
  data arrival time                                                                                                                          26.3521

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3521
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5530


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0981     0.0055 &  26.3520 r
  data arrival time                                                                                                                          26.3520

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3520
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5530


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0043 &  26.3523 r
  data arrival time                                                                                                                          26.3523

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5532


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0057 &  26.3522 r
  data arrival time                                                                                                                          26.3522

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3522
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5532


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0058 &  26.3523 r
  data arrival time                                                                                                                          26.3523

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3523
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5533


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0045 &  26.3525 r
  data arrival time                                                                                                                          26.3525

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5534


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0980     0.0059 &  26.3524 r
  data arrival time                                                                                                                          26.3524

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3524
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5534


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0981     0.0060 &  26.3525 r
  data arrival time                                                                                                                          26.3525

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3525
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5535


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0047 &  26.3527 r
  data arrival time                                                                                                                          26.3527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5536


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0061 &  26.3526 r
  data arrival time                                                                                                                          26.3526

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3526
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5536


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0062 &  26.3527 r
  data arrival time                                                                                                                          26.3527

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3527
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5537


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0048 &  26.3528 r
  data arrival time                                                                                                                          26.3528

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3528
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5537


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0063 &  26.3528 r
  data arrival time                                                                                                                          26.3528

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3528
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5538


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0064 &  26.3529 r
  data arrival time                                                                                                                          26.3529

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3529
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5539


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0050 &  26.3530 r
  data arrival time                                                                                                                          26.3530

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3530
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5539


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0065 &  26.3530 r
  data arrival time                                                                                                                          26.3530

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3530
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5539


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0979     0.0065 &  26.3530 r
  data arrival time                                                                                                                          26.3530

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3530
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5540


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0051 &  26.3531 r
  data arrival time                                                                                                                          26.3531

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3531
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5540


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0066 &  26.3531 r
  data arrival time                                                                                                                          26.3531

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3531
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5541


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0067 &  26.3532 r
  data arrival time                                                                                                                          26.3532

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3532
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5541


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0067 &  26.3532 r
  data arrival time                                                                                                                          26.3532

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3532
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5542


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0053 &  26.3533 r
  data arrival time                                                                                                                          26.3533

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3533
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5542


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0067 &  26.3533 r
  data arrival time                                                                                                                          26.3533

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3533
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5542


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0068 &  26.3533 r
  data arrival time                                                                                                                          26.3533

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3533
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5543


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0068 &  26.3533 r
  data arrival time                                                                                                                          26.3533

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3533
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5543


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0068 &  26.3533 r
  data arrival time                                                                                                                          26.3533

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3533
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5543


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0069 &  26.3534 r
  data arrival time                                                                                                                          26.3534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5543


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0069 &  26.3534 r
  data arrival time                                                                                                                          26.3534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5544


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0977     0.0054 &  26.3534 r
  data arrival time                                                                                                                          26.3534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5544


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[2].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0971     0.1993 &  26.3465 r
  BLOCK[2].RAM32.DIBUF[0].X (net)                                                                       32   0.0722 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0978     0.0069 &  26.3534 r
  data arrival time                                                                                                                          26.3534

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3534
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5544


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0975     0.0056 &  26.3536 r
  data arrival time                                                                                                                          26.3536

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3536
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5546


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0975     0.0057 &  26.3537 r
  data arrival time                                                                                                                          26.3537

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3537
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5546


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0976     0.0058 &  26.3538 r
  data arrival time                                                                                                                          26.3538

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3538
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5547


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0977     0.0059 &  26.3539 r
  data arrival time                                                                                                                          26.3539

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2010    24.7990
  data required time                                                                                                                         24.7990
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7990
  data arrival time                                                                                                                         -26.3539
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5549


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0060 &  26.3540 r
  data arrival time                                                                                                                          26.3540

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3540
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5549


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0061 &  26.3541 r
  data arrival time                                                                                                                          26.3541

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3541
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5550


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0062 &  26.3542 r
  data arrival time                                                                                                                          26.3542

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3542
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5551


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0063 &  26.3543 r
  data arrival time                                                                                                                          26.3543

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3543
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5552


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0064 &  26.3544 r
  data arrival time                                                                                                                          26.3544

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3544
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5553


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0064 &  26.3544 r
  data arrival time                                                                                                                          26.3544

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3544
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5554


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0065 &  26.3545 r
  data arrival time                                                                                                                          26.3545

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3545
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5554


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0066 &  26.3546 r
  data arrival time                                                                                                                          26.3546

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3546
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5555


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0066 &  26.3546 r
  data arrival time                                                                                                                          26.3546

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3546
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5555


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0067 &  26.3547 r
  data arrival time                                                                                                                          26.3547

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3547
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5556


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0067 &  26.3547 r
  data arrival time                                                                                                                          26.3547

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3547
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5556


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0067 &  26.3547 r
  data arrival time                                                                                                                          26.3547

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3547
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5556


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0068 &  26.3548 r
  data arrival time                                                                                                                          26.3548

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3548
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5557


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0068 &  26.3548 r
  data arrival time                                                                                                                          26.3548

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3548
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5557


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0068 &  26.3548 r
  data arrival time                                                                                                                          26.3548

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3548
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5557


  Startpoint: Di0[0] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[0] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[0] (net)                                                                                           1   0.0084 
  DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1039     0.1472 &  26.1472 r
  BLOCK[0].RAM32.DIBUF[0].A (net)                                                                        4   0.0761 
  BLOCK[3].RAM32.DIBUF[0].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0967     0.2008 &  26.3480 r
  BLOCK[3].RAM32.DIBUF[0].X (net)                                                                       32   0.0719 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0974     0.0068 &  26.3548 r
  data arrival time                                                                                                                          26.3548

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2009    24.7991
  data required time                                                                                                                         24.7991
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7991
  data arrival time                                                                                                                         -26.3548
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5557


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1007     0.0036 &  26.3569 r
  data arrival time                                                                                                                          26.3569

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3569
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5584


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1007     0.0038 &  26.3571 r
  data arrival time                                                                                                                          26.3571

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3571
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5586


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1007     0.0040 &  26.3573 r
  data arrival time                                                                                                                          26.3573

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3573
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5588


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0042 &  26.3575 r
  data arrival time                                                                                                                          26.3575

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3575
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5590


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0045 &  26.3577 r
  data arrival time                                                                                                                          26.3577

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3577
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5592


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0046 &  26.3579 r
  data arrival time                                                                                                                          26.3579

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3579
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5594


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0048 &  26.3581 r
  data arrival time                                                                                                                          26.3581

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3581
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5596


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0050 &  26.3583 r
  data arrival time                                                                                                                          26.3583

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3583
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5598


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0052 &  26.3585 r
  data arrival time                                                                                                                          26.3585

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3585
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5600


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0053 &  26.3586 r
  data arrival time                                                                                                                          26.3586

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3586
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5601


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0055 &  26.3588 r
  data arrival time                                                                                                                          26.3588

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3588
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5603


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1011     0.0056 &  26.3589 r
  data arrival time                                                                                                                          26.3589

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3589
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5605


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1009     0.0059 &  26.3591 r
  data arrival time                                                                                                                          26.3591

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3591
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5607


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1009     0.0059 &  26.3592 r
  data arrival time                                                                                                                          26.3592

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3592
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5607


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1010     0.0060 &  26.3593 r
  data arrival time                                                                                                                          26.3593

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3593
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5608


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1011     0.0061 &  26.3594 r
  data arrival time                                                                                                                          26.3594

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2016    24.7984
  data required time                                                                                                                         24.7984
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7984
  data arrival time                                                                                                                         -26.3594
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5610


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0063 &  26.3595 r
  data arrival time                                                                                                                          26.3595

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3595
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5610


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0063 &  26.3596 r
  data arrival time                                                                                                                          26.3596

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3596
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5611


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0992     0.0036 &  26.3599 r
  data arrival time                                                                                                                          26.3599

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7988
  data required time                                                                                                                         24.7988
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7988
  data arrival time                                                                                                                         -26.3599
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5612


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0064 &  26.3597 r
  data arrival time                                                                                                                          26.3597

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3597
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5612


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0065 &  26.3598 r
  data arrival time                                                                                                                          26.3598

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3598
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5613


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0066 &  26.3599 r
  data arrival time                                                                                                                          26.3599

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3599
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5614


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0993     0.0038 &  26.3602 r
  data arrival time                                                                                                                          26.3602

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7988
  data required time                                                                                                                         24.7988
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7988
  data arrival time                                                                                                                         -26.3602
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5614


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0067 &  26.3600 r
  data arrival time                                                                                                                          26.3600

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3600
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5615


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0068 &  26.3601 r
  data arrival time                                                                                                                          26.3601

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3601
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5616


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0068 &  26.3601 r
  data arrival time                                                                                                                          26.3601

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3601
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5616


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0993     0.0040 &  26.3604 r
  data arrival time                                                                                                                          26.3604

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7988
  data required time                                                                                                                         24.7988
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7988
  data arrival time                                                                                                                         -26.3604
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5616


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0069 &  26.3602 r
  data arrival time                                                                                                                          26.3602

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3602
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5617


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0069 &  26.3602 r
  data arrival time                                                                                                                          26.3602

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3602
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5617


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0070 &  26.3602 r
  data arrival time                                                                                                                          26.3602

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3602
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5618


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0070 &  26.3603 r
  data arrival time                                                                                                                          26.3603

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3603
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5618


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0070 &  26.3603 r
  data arrival time                                                                                                                          26.3603

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3603
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5618


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0070 &  26.3603 r
  data arrival time                                                                                                                          26.3603

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3603
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5618


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0071 &  26.3603 r
  data arrival time                                                                                                                          26.3603

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3603
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5618


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[1].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1001     0.2016 &  26.3533 r
  BLOCK[1].RAM32.DIBUF[1].X (net)                                                                       32   0.0752 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1008     0.0071 &  26.3603 r
  data arrival time                                                                                                                          26.3603

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2015    24.7985
  data required time                                                                                                                         24.7985
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7985
  data arrival time                                                                                                                         -26.3603
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5618


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0993     0.0042 &  26.3606 r
  data arrival time                                                                                                                          26.3606

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7988
  data required time                                                                                                                         24.7988
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7988
  data arrival time                                                                                                                         -26.3606
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5619


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0993     0.0044 &  26.3608 r
  data arrival time                                                                                                                          26.3608

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7988
  data required time                                                                                                                         24.7988
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7988
  data arrival time                                                                                                                         -26.3608
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5620


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0993     0.0046 &  26.3610 r
  data arrival time                                                                                                                          26.3610

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7988
  data required time                                                                                                                         24.7988
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7988
  data arrival time                                                                                                                         -26.3610
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5622


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0993     0.0048 &  26.3612 r
  data arrival time                                                                                                                          26.3612

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7988
  data required time                                                                                                                         24.7988
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7988
  data arrival time                                                                                                                         -26.3612
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5624


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0993     0.0050 &  26.3614 r
  data arrival time                                                                                                                          26.3614

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7988
  data required time                                                                                                                         24.7988
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7988
  data arrival time                                                                                                                         -26.3614
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5626


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0051 &  26.3615 r
  data arrival time                                                                                                                          26.3615

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7988
  data required time                                                                                                                         24.7988
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7988
  data arrival time                                                                                                                         -26.3615
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5627


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0053 &  26.3617 r
  data arrival time                                                                                                                          26.3617

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3617
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5629


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0054 &  26.3618 r
  data arrival time                                                                                                                          26.3618

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3618
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5631


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0996     0.0056 &  26.3620 r
  data arrival time                                                                                                                          26.3620

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3620
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5633


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0993     0.0035 &  26.3621 r
  data arrival time                                                                                                                          26.3621

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7988
  data required time                                                                                                                         24.7988
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7988
  data arrival time                                                                                                                         -26.3621
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5634


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0995     0.0058 &  26.3622 r
  data arrival time                                                                                                                          26.3622

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3622
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5634


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0059 &  26.3623 r
  data arrival time                                                                                                                          26.3623

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3623
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5636


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0037 &  26.3623 r
  data arrival time                                                                                                                          26.3623

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7988
  data required time                                                                                                                         24.7988
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7988
  data arrival time                                                                                                                         -26.3623
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5636


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0995     0.0060 &  26.3623 r
  data arrival time                                                                                                                          26.3623

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3623
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5636


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0997     0.0061 &  26.3625 r
  data arrival time                                                                                                                          26.3625

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3625
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5638


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0040 &  26.3625 r
  data arrival time                                                                                                                          26.3625

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3625
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5638


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0062 &  26.3626 r
  data arrival time                                                                                                                          26.3626

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3626
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5638


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0063 &  26.3627 r
  data arrival time                                                                                                                          26.3627

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3627
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5639


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0042 &  26.3627 r
  data arrival time                                                                                                                          26.3627

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3627
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5640


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0064 &  26.3628 r
  data arrival time                                                                                                                          26.3628

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3628
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5640


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0065 &  26.3629 r
  data arrival time                                                                                                                          26.3629

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3629
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5641


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0065 &  26.3629 r
  data arrival time                                                                                                                          26.3629

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3629
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5642


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0044 &  26.3629 r
  data arrival time                                                                                                                          26.3629

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3629
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5642


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0066 &  26.3630 r
  data arrival time                                                                                                                          26.3630

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3630
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5643


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0067 &  26.3631 r
  data arrival time                                                                                                                          26.3631

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3631
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5643


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0068 &  26.3631 r
  data arrival time                                                                                                                          26.3631

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3631
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5644


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0045 &  26.3631 r
  data arrival time                                                                                                                          26.3631

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3631
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5644


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0068 &  26.3632 r
  data arrival time                                                                                                                          26.3632

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3632
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5644


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0069 &  26.3632 r
  data arrival time                                                                                                                          26.3632

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3632
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5645


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0069 &  26.3633 r
  data arrival time                                                                                                                          26.3633

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7988
  data required time                                                                                                                         24.7988
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7988
  data arrival time                                                                                                                         -26.3633
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5645


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0069 &  26.3633 r
  data arrival time                                                                                                                          26.3633

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7988
  data required time                                                                                                                         24.7988
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7988
  data arrival time                                                                                                                         -26.3633
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5645


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0069 &  26.3633 r
  data arrival time                                                                                                                          26.3633

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7988
  data required time                                                                                                                         24.7988
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7988
  data arrival time                                                                                                                         -26.3633
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5646


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0047 &  26.3633 r
  data arrival time                                                                                                                          26.3633

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3633
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5646


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0070 &  26.3633 r
  data arrival time                                                                                                                          26.3633

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7988
  data required time                                                                                                                         24.7988
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7988
  data arrival time                                                                                                                         -26.3633
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5646


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0070 &  26.3633 r
  data arrival time                                                                                                                          26.3633

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7988
  data required time                                                                                                                         24.7988
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7988
  data arrival time                                                                                                                         -26.3633
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5646


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[2].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0986     0.2047 &  26.3564 r
  BLOCK[2].RAM32.DIBUF[1].X (net)                                                                       32   0.0737 
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0070 &  26.3634 r
  data arrival time                                                                                                                          26.3634

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2012    24.7988
  data required time                                                                                                                         24.7988
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7988
  data arrival time                                                                                                                         -26.3634
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5646


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0049 &  26.3635 r
  data arrival time                                                                                                                          26.3635

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3635
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5647


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0051 &  26.3637 r
  data arrival time                                                                                                                          26.3637

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3637
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5649


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0995     0.0052 &  26.3638 r
  data arrival time                                                                                                                          26.3638

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3638
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5651


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0995     0.0054 &  26.3640 r
  data arrival time                                                                                                                          26.3640

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3640
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5652


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0997     0.0055 &  26.3641 r
  data arrival time                                                                                                                          26.3641

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3641
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5654


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0995     0.0058 &  26.3643 r
  data arrival time                                                                                                                          26.3643

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3643
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5656


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0995     0.0058 &  26.3644 r
  data arrival time                                                                                                                          26.3644

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3644
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5657


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0996     0.0059 &  26.3645 r
  data arrival time                                                                                                                          26.3645

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3645
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5658


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0997     0.0060 &  26.3646 r
  data arrival time                                                                                                                          26.3646

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3646
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5659


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0995     0.0061 &  26.3647 r
  data arrival time                                                                                                                          26.3647

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3647
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5660


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0995     0.0062 &  26.3648 r
  data arrival time                                                                                                                          26.3648

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3648
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5661


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0995     0.0063 &  26.3649 r
  data arrival time                                                                                                                          26.3649

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3649
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5662


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0120 &  26.3613 r
  data arrival time                                                                                                                          26.3613

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3613
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5663


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0995     0.0064 &  26.3650 r
  data arrival time                                                                                                                          26.3650

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3650
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5663


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0995     0.0065 &  26.3651 r
  data arrival time                                                                                                                          26.3651

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3651
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5663


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0995     0.0066 &  26.3652 r
  data arrival time                                                                                                                          26.3652

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3652
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5664


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0123 &  26.3615 r
  data arrival time                                                                                                                          26.3615

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3615
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5665


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0995     0.0067 &  26.3652 r
  data arrival time                                                                                                                          26.3652

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3652
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5665


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0995     0.0067 &  26.3653 r
  data arrival time                                                                                                                          26.3653

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3653
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5665


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0995     0.0068 &  26.3653 r
  data arrival time                                                                                                                          26.3653

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3653
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5666


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0995     0.0068 &  26.3654 r
  data arrival time                                                                                                                          26.3654

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3654
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5666


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0124 &  26.3617 r
  data arrival time                                                                                                                          26.3617

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3617
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5667


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0068 &  26.3654 r
  data arrival time                                                                                                                          26.3654

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3654
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5667


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0069 &  26.3654 r
  data arrival time                                                                                                                          26.3654

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3654
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5667


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0069 &  26.3655 r
  data arrival time                                                                                                                          26.3655

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3655
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5667


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0069 &  26.3655 r
  data arrival time                                                                                                                          26.3655

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3655
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5668


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0069 &  26.3655 r
  data arrival time                                                                                                                          26.3655

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3655
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5668


  Startpoint: Di0[1] (input port clocked by CLK)
  Endpoint: BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[1] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[1] (net)                                                                                           1   0.0086 
  DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1115     0.1516 &  26.1516 r
  BLOCK[0].RAM32.DIBUF[1].A (net)                                                                        4   0.0834 
  BLOCK[3].RAM32.DIBUF[1].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.0987     0.2069 &  26.3586 r
  BLOCK[3].RAM32.DIBUF[1].X (net)                                                                       32   0.0739 
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.0994     0.0069 &  26.3655 r
  data arrival time                                                                                                                          26.3655

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[3].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[0].B.BIT[1].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2013    24.7987
  data required time                                                                                                                         24.7987
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7987
  data arrival time                                                                                                                         -26.3655
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5668


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0127 &  26.3619 r
  data arrival time                                                                                                                          26.3619

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3619
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5669


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0128 &  26.3621 r
  data arrival time                                                                                                                          26.3621

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3621
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5671


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0130 &  26.3623 r
  data arrival time                                                                                                                          26.3623

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3623
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5673


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0132 &  26.3625 r
  data arrival time                                                                                                                          26.3625

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3625
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5674


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0134 &  26.3627 r
  data arrival time                                                                                                                          26.3627

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3627
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5676


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0122 &  26.3631 r
  data arrival time                                                                                                                          26.3631

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3631
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5676


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0135 &  26.3628 r
  data arrival time                                                                                                                          26.3628

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3628
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5678


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0137 &  26.3630 r
  data arrival time                                                                                                                          26.3630

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3630
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5679


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0138 &  26.3631 r
  data arrival time                                                                                                                          26.3631

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3631
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5681


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0140 &  26.3633 r
  data arrival time                                                                                                                          26.3633

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3633
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5682


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0141 &  26.3634 r
  data arrival time                                                                                                                          26.3634

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3634
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5683


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0143 &  26.3635 r
  data arrival time                                                                                                                          26.3635

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3635
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5685


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0144 &  26.3636 r
  data arrival time                                                                                                                          26.3636

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3636
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5686


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0145 &  26.3638 r
  data arrival time                                                                                                                          26.3638

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3638
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5687


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0146 &  26.3639 r
  data arrival time                                                                                                                          26.3639

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3639
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5688


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0147 &  26.3640 r
  data arrival time                                                                                                                          26.3640

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3640
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5689


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0136 &  26.3644 r
  data arrival time                                                                                                                          26.3644

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3644
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5690


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0148 &  26.3641 r
  data arrival time                                                                                                                          26.3641

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3641
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5690


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0149 &  26.3642 r
  data arrival time                                                                                                                          26.3642

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3642
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5691


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0137 &  26.3646 r
  data arrival time                                                                                                                          26.3646

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3646
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5692


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0150 &  26.3642 r
  data arrival time                                                                                                                          26.3642

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3642
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5692


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0151 &  26.3643 r
  data arrival time                                                                                                                          26.3643

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3643
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5693


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0151 &  26.3644 r
  data arrival time                                                                                                                          26.3644

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3644
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5693


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0140 &  26.3648 r
  data arrival time                                                                                                                          26.3648

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3648
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5694


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0152 &  26.3645 r
  data arrival time                                                                                                                          26.3645

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3645
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5694


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0152 &  26.3645 r
  data arrival time                                                                                                                          26.3645

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3645
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5695


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0153 &  26.3646 r
  data arrival time                                                                                                                          26.3646

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3646
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5695


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0141 &  26.3650 r
  data arrival time                                                                                                                          26.3650

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3650
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5695


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0153 &  26.3646 r
  data arrival time                                                                                                                          26.3646

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3646
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5696


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0154 &  26.3646 r
  data arrival time                                                                                                                          26.3646

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3646
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5696


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0154 &  26.3647 r
  data arrival time                                                                                                                          26.3647

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3647
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5696


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0154 &  26.3647 r
  data arrival time                                                                                                                          26.3647

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3647
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5696


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0154 &  26.3647 r
  data arrival time                                                                                                                          26.3647

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3647
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5696


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[0].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1205     0.2008 &  26.3493 r
  BLOCK[0].RAM32.DIBUF[10].X (net)                                                                      32   0.0934 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1205     0.0154 &  26.3647 r
  data arrival time                                                                                                                          26.3647

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3647
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5697


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0143 &  26.3652 r
  data arrival time                                                                                                                          26.3652

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3652
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5697


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0145 &  26.3654 r
  data arrival time                                                                                                                          26.3654

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3654
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5699


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0147 &  26.3655 r
  data arrival time                                                                                                                          26.3655

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3655
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5701


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0148 &  26.3657 r
  data arrival time                                                                                                                          26.3657

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3657
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5702


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0150 &  26.3659 r
  data arrival time                                                                                                                          26.3659

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3659
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5704


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0151 &  26.3660 r
  data arrival time                                                                                                                          26.3660

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3660
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5705


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0153 &  26.3662 r
  data arrival time                                                                                                                          26.3662

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3662
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5707


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0154 &  26.3663 r
  data arrival time                                                                                                                          26.3663

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3663
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5708


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0155 &  26.3664 r
  data arrival time                                                                                                                          26.3664

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3664
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5710


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0156 &  26.3665 r
  data arrival time                                                                                                                          26.3665

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3665
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5711


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0158 &  26.3667 r
  data arrival time                                                                                                                          26.3667

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3667
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5712


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0159 &  26.3668 r
  data arrival time                                                                                                                          26.3668

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3668
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5713


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0160 &  26.3669 r
  data arrival time                                                                                                                          26.3669

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3669
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5714


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0161 &  26.3670 r
  data arrival time                                                                                                                          26.3670

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3670
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5715


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0162 &  26.3670 r
  data arrival time                                                                                                                          26.3670

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3670
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5716


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0162 &  26.3671 r
  data arrival time                                                                                                                          26.3671

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3671
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5717


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0163 &  26.3672 r
  data arrival time                                                                                                                          26.3672

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3672
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5717


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0164 &  26.3673 r
  data arrival time                                                                                                                          26.3673

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3673
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5718


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0164 &  26.3673 r
  data arrival time                                                                                                                          26.3673

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3673
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5719


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0165 &  26.3674 r
  data arrival time                                                                                                                          26.3674

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3674
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5719


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0165 &  26.3674 r
  data arrival time                                                                                                                          26.3674

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3674
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5720


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0166 &  26.3675 r
  data arrival time                                                                                                                          26.3675

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3675
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5720


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0166 &  26.3675 r
  data arrival time                                                                                                                          26.3675

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3675
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5720


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0166 &  26.3675 r
  data arrival time                                                                                                                          26.3675

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3675
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5721


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0167 &  26.3675 r
  data arrival time                                                                                                                          26.3675

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3675
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5721


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0167 &  26.3676 r
  data arrival time                                                                                                                          26.3676

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3676
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5721


  Startpoint: Di0[13] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[13] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[13] (net)                                                                                          1   0.0353 
  DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1084     0.1508 &  26.1508 r
  BLOCK[0].RAM32.DIBUF[13].A (net)                                                                       4   0.0802 
  BLOCK[0].RAM32.DIBUF[13].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1181     0.2000 &  26.3509 r
  BLOCK[0].RAM32.DIBUF[13].X (net)                                                                      32   0.0903 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1181     0.0167 &  26.3676 r
  data arrival time                                                                                                                          26.3676

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2045    24.7955
  data required time                                                                                                                         24.7955
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7955
  data arrival time                                                                                                                         -26.3676
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5721


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1250     0.0101 &  26.3672 r
  data arrival time                                                                                                                          26.3672

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3672
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5730


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1250     0.0103 &  26.3674 r
  data arrival time                                                                                                                          26.3674

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3674
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5731


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1250     0.0106 &  26.3676 r
  data arrival time                                                                                                                          26.3676

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3676
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5734


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1250     0.0108 &  26.3678 r
  data arrival time                                                                                                                          26.3678

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3678
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5736


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1251     0.0110 &  26.3680 r
  data arrival time                                                                                                                          26.3680

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3680
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5738


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1251     0.0112 &  26.3682 r
  data arrival time                                                                                                                          26.3682

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3682
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5740


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1222     0.0074 &  26.3689 r
  data arrival time                                                                                                                          26.3689

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3689
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5742


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1254     0.0114 &  26.3684 r
  data arrival time                                                                                                                          26.3684

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3684
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5742


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1222     0.0077 &  26.3692 r
  data arrival time                                                                                                                          26.3692

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5744


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1252     0.0117 &  26.3687 r
  data arrival time                                                                                                                          26.3687

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3687
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5745


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1251     0.0117 &  26.3688 r
  data arrival time                                                                                                                          26.3688

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3688
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5746


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1222     0.0079 &  26.3694 r
  data arrival time                                                                                                                          26.3694

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5746


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1222     0.0081 &  26.3696 r
  data arrival time                                                                                                                          26.3696

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3696
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5749


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1252     0.0120 &  26.3691 r
  data arrival time                                                                                                                          26.3691

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5749


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0178 &  26.3690 r
  data arrival time                                                                                                                          26.3690

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3690
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5749


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1254     0.0120 &  26.3691 r
  data arrival time                                                                                                                          26.3691

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3691
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5749


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0295 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1106     0.1547 &  26.1547 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0819 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1218     0.1990 &  26.3537 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0915 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1218     0.0161 &  26.3698 r
  data arrival time                                                                                                                          26.3698

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2052    24.7948
  data required time                                                                                                                         24.7948
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7948
  data arrival time                                                                                                                         -26.3698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5750


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1251     0.0122 &  26.3692 r
  data arrival time                                                                                                                          26.3692

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3692
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5750


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1222     0.0083 &  26.3698 r
  data arrival time                                                                                                                          26.3698

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3698
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5750


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1251     0.0123 &  26.3694 r
  data arrival time                                                                                                                          26.3694

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3694
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5751


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0180 &  26.3693 r
  data arrival time                                                                                                                          26.3693

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3693
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5751


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1223     0.0085 &  26.3700 r
  data arrival time                                                                                                                          26.3700

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3700
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5752


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1251     0.0124 &  26.3695 r
  data arrival time                                                                                                                          26.3695

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3695
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5753


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0182 &  26.3695 r
  data arrival time                                                                                                                          26.3695

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3695
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5753


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1223     0.0086 &  26.3701 r
  data arrival time                                                                                                                          26.3701

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5754


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1251     0.0126 &  26.3696 r
  data arrival time                                                                                                                          26.3696

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3696
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5754


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1251     0.0127 &  26.3697 r
  data arrival time                                                                                                                          26.3697

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5755


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0184 &  26.3697 r
  data arrival time                                                                                                                          26.3697

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3697
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5755


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1251     0.0128 &  26.3699 r
  data arrival time                                                                                                                          26.3699

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5756


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1226     0.0088 &  26.3703 r
  data arrival time                                                                                                                          26.3703

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3703
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5756


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0186 &  26.3699 r
  data arrival time                                                                                                                          26.3699

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3699
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5757


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1251     0.0129 &  26.3700 r
  data arrival time                                                                                                                          26.3700

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3700
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5757


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1251     0.0130 &  26.3701 r
  data arrival time                                                                                                                          26.3701

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5758


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1251     0.0131 &  26.3701 r
  data arrival time                                                                                                                          26.3701

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5759


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1224     0.0091 &  26.3706 r
  data arrival time                                                                                                                          26.3706

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3706
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5759


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0188 &  26.3701 r
  data arrival time                                                                                                                          26.3701

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3701
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5759


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0158 &  26.3709 r
  data arrival time                                                                                                                          26.3709

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3709
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5759


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1223     0.0092 &  26.3707 r
  data arrival time                                                                                                                          26.3707

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3707
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5759


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1251     0.0132 &  26.3702 r
  data arrival time                                                                                                                          26.3702

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3702
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5760


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1251     0.0132 &  26.3703 r
  data arrival time                                                                                                                          26.3703

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3703
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5761


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0190 &  26.3702 r
  data arrival time                                                                                                                          26.3702

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3702
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5761


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1251     0.0133 &  26.3704 r
  data arrival time                                                                                                                          26.3704

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3704
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5761


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1250     0.0134 &  26.3704 r
  data arrival time                                                                                                                          26.3704

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3704
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5762


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1224     0.0094 &  26.3709 r
  data arrival time                                                                                                                          26.3709

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3709
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5762


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1250     0.0134 &  26.3705 r
  data arrival time                                                                                                                          26.3705

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3705
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5762


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1226     0.0094 &  26.3709 r
  data arrival time                                                                                                                          26.3709

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3709
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5763


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0192 &  26.3704 r
  data arrival time                                                                                                                          26.3704

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3704
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5763


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1250     0.0135 &  26.3705 r
  data arrival time                                                                                                                          26.3705

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3705
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5763


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1223     0.0096 &  26.3710 r
  data arrival time                                                                                                                          26.3710

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3710
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5763


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1250     0.0135 &  26.3706 r
  data arrival time                                                                                                                          26.3706

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3706
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5763


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1250     0.0135 &  26.3706 r
  data arrival time                                                                                                                          26.3706

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3706
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5764


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1250     0.0136 &  26.3706 r
  data arrival time                                                                                                                          26.3706

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3706
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5764


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1250     0.0136 &  26.3707 r
  data arrival time                                                                                                                          26.3707

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3707
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5764


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0295 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1106     0.1547 &  26.1547 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0819 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1218     0.1990 &  26.3537 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0915 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1218     0.0175 &  26.3712 r
  data arrival time                                                                                                                          26.3712

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2052    24.7948
  data required time                                                                                                                         24.7948
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7948
  data arrival time                                                                                                                         -26.3712
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5764


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1250     0.0136 &  26.3707 r
  data arrival time                                                                                                                          26.3707

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3707
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5764


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[1].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1235     0.2086 &  26.3571 r
  BLOCK[1].RAM32.DIBUF[10].X (net)                                                                      32   0.0955 
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1250     0.0136 &  26.3707 r
  data arrival time                                                                                                                          26.3707

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2058    24.7942
  data required time                                                                                                                         24.7942
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7942
  data arrival time                                                                                                                         -26.3707
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5764


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1223     0.0097 &  26.3712 r
  data arrival time                                                                                                                          26.3712

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3712
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5765


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0195 &  26.3707 r
  data arrival time                                                                                                                          26.3707

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3707
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5766


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1223     0.0098 &  26.3713 r
  data arrival time                                                                                                                          26.3713

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3713
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5766


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0195 &  26.3707 r
  data arrival time                                                                                                                          26.3707

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3707
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5766


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0424 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1071     0.1525 &  26.1525 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0791 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1276     0.1996 &  26.3521 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0966 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1276     0.0183 &  26.3704 r
  data arrival time                                                                                                                          26.3704

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2062    24.7938
  data required time                                                                                                                         24.7938
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7938
  data arrival time                                                                                                                         -26.3704
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5766


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0196 &  26.3708 r
  data arrival time                                                                                                                          26.3708

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3708
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5767


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1223     0.0100 &  26.3715 r
  data arrival time                                                                                                                          26.3715

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3715
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5767


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1223     0.0101 &  26.3715 r
  data arrival time                                                                                                                          26.3715

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3715
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5768


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0198 &  26.3710 r
  data arrival time                                                                                                                          26.3710

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3710
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5769


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1223     0.0102 &  26.3717 r
  data arrival time                                                                                                                          26.3717

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3717
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5769


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0199 &  26.3711 r
  data arrival time                                                                                                                          26.3711

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3711
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5770


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1223     0.0102 &  26.3717 r
  data arrival time                                                                                                                          26.3717

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3717
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5770


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0258 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1096     0.1537 &  26.1537 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0816 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1225     0.2007 &  26.3544 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0931 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1225     0.0174 &  26.3717 r
  data arrival time                                                                                                                          26.3717

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3717
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5771


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1223     0.0103 &  26.3718 r
  data arrival time                                                                                                                          26.3718

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5771


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0200 &  26.3713 r
  data arrival time                                                                                                                          26.3713

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3713
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5771


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1223     0.0104 &  26.3719 r
  data arrival time                                                                                                                          26.3719

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5772


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1191     0.2121 &  26.3605 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0919 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1191     0.0120 &  26.3725 r
  data arrival time                                                                                                                          26.3725

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2047    24.7953
  data required time                                                                                                                         24.7953
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7953
  data arrival time                                                                                                                         -26.3725
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5772


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0201 &  26.3714 r
  data arrival time                                                                                                                          26.3714

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3714
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5772


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1223     0.0105 &  26.3720 r
  data arrival time                                                                                                                          26.3720

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5772


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0172 &  26.3722 r
  data arrival time                                                                                                                          26.3722

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5773


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0258 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1096     0.1537 &  26.1537 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0816 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1225     0.2007 &  26.3544 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0931 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1225     0.0176 &  26.3720 r
  data arrival time                                                                                                                          26.3720

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5773


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1222     0.0105 &  26.3720 r
  data arrival time                                                                                                                          26.3720

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5773


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0203 &  26.3715 r
  data arrival time                                                                                                                          26.3715

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3715
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5774


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1222     0.0106 &  26.3721 r
  data arrival time                                                                                                                          26.3721

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5774


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1222     0.0107 &  26.3721 r
  data arrival time                                                                                                                          26.3721

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5774


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1191     0.2121 &  26.3605 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0919 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1191     0.0122 &  26.3727 r
  data arrival time                                                                                                                          26.3727

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2047    24.7953
  data required time                                                                                                                         24.7953
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7953
  data arrival time                                                                                                                         -26.3727
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5774


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0203 &  26.3716 r
  data arrival time                                                                                                                          26.3716

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3716
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5774


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0174 &  26.3724 r
  data arrival time                                                                                                                          26.3724

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3724
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5774


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0258 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1096     0.1537 &  26.1537 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0816 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1225     0.2007 &  26.3544 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0931 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1225     0.0178 &  26.3721 r
  data arrival time                                                                                                                          26.3721

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5775


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1222     0.0107 &  26.3722 r
  data arrival time                                                                                                                          26.3722

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5775


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1222     0.0107 &  26.3722 r
  data arrival time                                                                                                                          26.3722

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5775


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1222     0.0108 &  26.3723 r
  data arrival time                                                                                                                          26.3723

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5775


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0205 &  26.3717 r
  data arrival time                                                                                                                          26.3717

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3717
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5776


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1222     0.0108 &  26.3723 r
  data arrival time                                                                                                                          26.3723

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5776


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1222     0.0108 &  26.3723 r
  data arrival time                                                                                                                          26.3723

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5776


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1222     0.0108 &  26.3723 r
  data arrival time                                                                                                                          26.3723

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5776


  Startpoint: Di0[15] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[15] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[15] (net)                                                                                          1   0.0478 
  DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1566 &  26.1566 r
  BLOCK[0].RAM32.DIBUF[15].A (net)                                                                       4   0.0807 
  BLOCK[0].RAM32.DIBUF[15].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1213     0.2049 &  26.3615 r
  BLOCK[0].RAM32.DIBUF[15].X (net)                                                                      32   0.0949 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1222     0.0108 &  26.3723 r
  data arrival time                                                                                                                          26.3723

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[1].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5776


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1191     0.2121 &  26.3605 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0919 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1191     0.0124 &  26.3729 r
  data arrival time                                                                                                                          26.3729

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2047    24.7953
  data required time                                                                                                                         24.7953
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7953
  data arrival time                                                                                                                         -26.3729
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5776


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0205 &  26.3718 r
  data arrival time                                                                                                                          26.3718

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5776


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0258 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1096     0.1537 &  26.1537 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0816 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1225     0.2007 &  26.3544 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0931 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1225     0.0180 &  26.3723 r
  data arrival time                                                                                                                          26.3723

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5777


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0295 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1106     0.1547 &  26.1547 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0819 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1218     0.1990 &  26.3537 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0915 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1218     0.0188 &  26.3725 r
  data arrival time                                                                                                                          26.3725

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2052    24.7948
  data required time                                                                                                                         24.7948
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7948
  data arrival time                                                                                                                         -26.3725
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5777


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0176 &  26.3726 r
  data arrival time                                                                                                                          26.3726

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3726
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5777


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0206 &  26.3719 r
  data arrival time                                                                                                                          26.3719

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5777


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0207 &  26.3719 r
  data arrival time                                                                                                                          26.3719

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3719
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5778


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0258 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1096     0.1537 &  26.1537 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0816 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1225     0.2007 &  26.3544 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0931 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1225     0.0181 &  26.3725 r
  data arrival time                                                                                                                          26.3725

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3725
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5778


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1191     0.2121 &  26.3605 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0919 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1191     0.0126 &  26.3731 r
  data arrival time                                                                                                                          26.3731

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2047    24.7953
  data required time                                                                                                                         24.7953
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7953
  data arrival time                                                                                                                         -26.3731
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5778


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0178 &  26.3728 r
  data arrival time                                                                                                                          26.3728

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3728
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5778


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0208 &  26.3720 r
  data arrival time                                                                                                                          26.3720

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3720
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5779


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0208 &  26.3721 r
  data arrival time                                                                                                                          26.3721

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5779


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0295 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1106     0.1547 &  26.1547 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0819 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1218     0.1990 &  26.3537 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0915 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1218     0.0191 &  26.3728 r
  data arrival time                                                                                                                          26.3728

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2052    24.7948
  data required time                                                                                                                         24.7948
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7948
  data arrival time                                                                                                                         -26.3728
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5779


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0209 &  26.3721 r
  data arrival time                                                                                                                          26.3721

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5780


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0295 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1106     0.1547 &  26.1547 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0819 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1218     0.1990 &  26.3537 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0915 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1218     0.0191 &  26.3728 r
  data arrival time                                                                                                                          26.3728

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2052    24.7948
  data required time                                                                                                                         24.7948
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7948
  data arrival time                                                                                                                         -26.3728
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5780


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1191     0.2121 &  26.3605 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0919 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1191     0.0128 &  26.3733 r
  data arrival time                                                                                                                          26.3733

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2047    24.7953
  data required time                                                                                                                         24.7953
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7953
  data arrival time                                                                                                                         -26.3733
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5780


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0209 &  26.3722 r
  data arrival time                                                                                                                          26.3722

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[0].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5780


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0258 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1096     0.1537 &  26.1537 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0816 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1225     0.2007 &  26.3544 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0931 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1225     0.0183 &  26.3727 r
  data arrival time                                                                                                                          26.3727

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3727
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5780


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0424 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1071     0.1525 &  26.1525 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0791 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1276     0.1996 &  26.3521 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0966 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1276     0.0197 &  26.3718 r
  data arrival time                                                                                                                          26.3718

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2062    24.7938
  data required time                                                                                                                         24.7938
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7938
  data arrival time                                                                                                                         -26.3718
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5780


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0180 &  26.3730 r
  data arrival time                                                                                                                          26.3730

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3730
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5781


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0210 &  26.3722 r
  data arrival time                                                                                                                          26.3722

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[1].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5781


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0210 &  26.3722 r
  data arrival time                                                                                                                          26.3722

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[2].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3722
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5781


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0210 &  26.3723 r
  data arrival time                                                                                                                          26.3723

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[3].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5781


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0211 &  26.3723 r
  data arrival time                                                                                                                          26.3723

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[4].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5782


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0211 &  26.3723 r
  data arrival time                                                                                                                          26.3723

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[5].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5782


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0258 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1096     0.1537 &  26.1537 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0816 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1225     0.2007 &  26.3544 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0931 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1225     0.0185 &  26.3729 r
  data arrival time                                                                                                                          26.3729

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3729
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5782


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0211 &  26.3723 r
  data arrival time                                                                                                                          26.3723

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[6].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5782


  Startpoint: Di0[31] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[31] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[31] (net)                                                                                          1   0.0364 
  DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1046     0.1514 &  26.1514 r
  BLOCK[0].RAM32.DIBUF[31].A (net)                                                                       4   0.0783 
  BLOCK[0].RAM32.DIBUF[31].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1256     0.1999 &  26.3512 r
  BLOCK[0].RAM32.DIBUF[31].X (net)                                                                      32   0.0963 
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1256     0.0211 &  26.3723 r
  data arrival time                                                                                                                          26.3723

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[3].RAM8.WORD[7].W.BYTE[3].B.BIT[7].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5782


  Startpoint: Di0[10] (input port clocked by CLK)
  Endpoint: BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[10] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[10] (net)                                                                                          1   0.0287 
  DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1035     0.1484 &  26.1484 r
  BLOCK[0].RAM32.DIBUF[10].A (net)                                                                       4   0.0753 
  BLOCK[2].RAM32.DIBUF[10].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1191     0.2121 &  26.3605 r
  BLOCK[2].RAM32.DIBUF[10].X (net)                                                                      32   0.0919 
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1191     0.0130 &  26.3735 r
  data arrival time                                                                                                                          26.3735

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[2].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2047    24.7953
  data required time                                                                                                                         24.7953
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7953
  data arrival time                                                                                                                         -26.3735
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5782


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0181 &  26.3732 r
  data arrival time                                                                                                                          26.3732

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3732
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5782


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0295 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1106     0.1547 &  26.1547 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0819 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1218     0.1990 &  26.3537 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0915 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1218     0.0193 &  26.3730 r
  data arrival time                                                                                                                          26.3730

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2052    24.7948
  data required time                                                                                                                         24.7948
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7948
  data arrival time                                                                                                                         -26.3730
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5782


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0424 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1071     0.1525 &  26.1525 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0791 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1276     0.1996 &  26.3521 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0966 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1276     0.0200 &  26.3721 r
  data arrival time                                                                                                                          26.3721

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2062    24.7938
  data required time                                                                                                                         24.7938
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7938
  data arrival time                                                                                                                         -26.3721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5783


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0424 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1071     0.1525 &  26.1525 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0791 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1276     0.1996 &  26.3521 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0966 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1276     0.0200 &  26.3721 r
  data arrival time                                                                                                                          26.3721

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2062    24.7938
  data required time                                                                                                                         24.7938
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7938
  data arrival time                                                                                                                         -26.3721
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5783


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0258 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1096     0.1537 &  26.1537 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0816 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1225     0.2007 &  26.3544 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0931 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1225     0.0187 &  26.3730 r
  data arrival time                                                                                                                          26.3730

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3730
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5784


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0295 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1106     0.1547 &  26.1547 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0819 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1218     0.1990 &  26.3537 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0915 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1218     0.0195 &  26.3732 r
  data arrival time                                                                                                                          26.3732

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2052    24.7948
  data required time                                                                                                                         24.7948
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7948
  data arrival time                                                                                                                         -26.3732
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5784


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0183 &  26.3734 r
  data arrival time                                                                                                                          26.3734

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3734
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5784


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0393 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1522 &  26.1522 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0810 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1266     0.2040 &  26.3562 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0977 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1266     0.0162 &  26.3724 r
  data arrival time                                                                                                                          26.3724

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2060    24.7940
  data required time                                                                                                                         24.7940
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7940
  data arrival time                                                                                                                         -26.3724
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5784


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0258 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1096     0.1537 &  26.1537 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0816 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1225     0.2007 &  26.3544 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0931 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1225     0.0188 &  26.3732 r
  data arrival time                                                                                                                          26.3732

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3732
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5785


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0424 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1071     0.1525 &  26.1525 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0791 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1276     0.1996 &  26.3521 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0966 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1276     0.0202 &  26.3723 r
  data arrival time                                                                                                                          26.3723

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2062    24.7938
  data required time                                                                                                                         24.7938
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7938
  data arrival time                                                                                                                         -26.3723
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5785


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0185 &  26.3735 r
  data arrival time                                                                                                                          26.3735

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3735
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5786


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0295 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1106     0.1547 &  26.1547 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0819 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1218     0.1990 &  26.3537 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0915 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1218     0.0197 &  26.3734 r
  data arrival time                                                                                                                          26.3734

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2052    24.7948
  data required time                                                                                                                         24.7948
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7948
  data arrival time                                                                                                                         -26.3734
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5786


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0393 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1522 &  26.1522 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0810 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1266     0.2040 &  26.3562 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0977 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1266     0.0165 &  26.3727 r
  data arrival time                                                                                                                          26.3727

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2060    24.7940
  data required time                                                                                                                         24.7940
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7940
  data arrival time                                                                                                                         -26.3727
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5787


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0187 &  26.3737 r
  data arrival time                                                                                                                          26.3737

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3737
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5787


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0295 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1106     0.1547 &  26.1547 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0819 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1218     0.1990 &  26.3537 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0915 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1218     0.0199 &  26.3736 r
  data arrival time                                                                                                                          26.3736

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2052    24.7948
  data required time                                                                                                                         24.7948
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7948
  data arrival time                                                                                                                         -26.3736
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5787


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0258 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1096     0.1537 &  26.1537 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0816 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1225     0.2007 &  26.3544 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0931 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1225     0.0191 &  26.3735 r
  data arrival time                                                                                                                          26.3735

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3735
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5788


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0258 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1096     0.1537 &  26.1537 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0816 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1225     0.2007 &  26.3544 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0931 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1225     0.0191 &  26.3735 r
  data arrival time                                                                                                                          26.3735

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3735
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5788


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0424 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1071     0.1525 &  26.1525 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0791 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1276     0.1996 &  26.3521 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0966 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1276     0.0205 &  26.3726 r
  data arrival time                                                                                                                          26.3726

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2062    24.7938
  data required time                                                                                                                         24.7938
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7938
  data arrival time                                                                                                                         -26.3726
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5788


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0393 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1522 &  26.1522 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0810 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1266     0.2040 &  26.3562 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0977 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1266     0.0167 &  26.3728 r
  data arrival time                                                                                                                          26.3728

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2060    24.7940
  data required time                                                                                                                         24.7940
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7940
  data arrival time                                                                                                                         -26.3728
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5789


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0295 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1106     0.1547 &  26.1547 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0819 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1218     0.1990 &  26.3537 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0915 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1218     0.0200 &  26.3737 r
  data arrival time                                                                                                                          26.3737

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2052    24.7948
  data required time                                                                                                                         24.7948
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7948
  data arrival time                                                                                                                         -26.3737
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5789


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0189 &  26.3739 r
  data arrival time                                                                                                                          26.3739

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3739
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5789


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0258 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1096     0.1537 &  26.1537 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0816 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1225     0.2007 &  26.3544 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0931 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1225     0.0192 &  26.3736 r
  data arrival time                                                                                                                          26.3736

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3736
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5789


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0424 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1071     0.1525 &  26.1525 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0791 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1276     0.1996 &  26.3521 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0966 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1276     0.0207 &  26.3728 r
  data arrival time                                                                                                                          26.3728

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2062    24.7938
  data required time                                                                                                                         24.7938
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7938
  data arrival time                                                                                                                         -26.3728
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5790


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0189 &  26.3740 r
  data arrival time                                                                                                                          26.3740

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3740
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5790


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0295 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1106     0.1547 &  26.1547 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0819 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1218     0.1990 &  26.3537 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0915 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1218     0.0202 &  26.3739 r
  data arrival time                                                                                                                          26.3739

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[2].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2052    24.7948
  data required time                                                                                                                         24.7948
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7948
  data arrival time                                                                                                                         -26.3739
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5791


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0258 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1096     0.1537 &  26.1537 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0816 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1225     0.2007 &  26.3544 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0931 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1225     0.0194 &  26.3737 r
  data arrival time                                                                                                                          26.3737

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3737
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5791


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0424 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1071     0.1525 &  26.1525 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0791 
  BLOCK[1].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1236     0.2132 &  26.3657 r
  BLOCK[1].RAM32.DIBUF[14].X (net)                                                                      32   0.0972 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1245     0.0077 &  26.3734 r
  data arrival time                                                                                                                          26.3734

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2057    24.7943
  data required time                                                                                                                         24.7943
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7943
  data arrival time                                                                                                                         -26.3734
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5791


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0393 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1522 &  26.1522 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0810 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1266     0.2040 &  26.3562 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0977 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1266     0.0169 &  26.3731 r
  data arrival time                                                                                                                          26.3731

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2060    24.7940
  data required time                                                                                                                         24.7940
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7940
  data arrival time                                                                                                                         -26.3731
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5791


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0191 &  26.3741 r
  data arrival time                                                                                                                          26.3741

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3741
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5791


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0424 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1071     0.1525 &  26.1525 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0791 
  BLOCK[0].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1276     0.1996 &  26.3521 r
  BLOCK[0].RAM32.DIBUF[14].X (net)                                                                      32   0.0966 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1276     0.0209 &  26.3730 r
  data arrival time                                                                                                                          26.3730

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2062    24.7938
  data required time                                                                                                                         24.7938
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7938
  data arrival time                                                                                                                         -26.3730
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5792


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0258 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1096     0.1537 &  26.1537 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0816 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1225     0.2007 &  26.3544 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0931 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1225     0.0195 &  26.3739 r
  data arrival time                                                                                                                          26.3739

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3739
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5792


  Startpoint: Di0[11] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[11] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[11] (net)                                                                                          1   0.0295 
  DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1106     0.1547 &  26.1547 r
  BLOCK[0].RAM32.DIBUF[11].A (net)                                                                       4   0.0819 
  BLOCK[0].RAM32.DIBUF[11].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1218     0.1990 &  26.3537 r
  BLOCK[0].RAM32.DIBUF[11].X (net)                                                                      32   0.0915 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1218     0.0203 &  26.3740 r
  data arrival time                                                                                                                          26.3740

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[3].W.BYTE[1].B.BIT[3].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2052    24.7948
  data required time                                                                                                                         24.7948
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7948
  data arrival time                                                                                                                         -26.3740
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5792


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0393 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1522 &  26.1522 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0810 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1266     0.2040 &  26.3562 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0977 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1266     0.0170 &  26.3732 r
  data arrival time                                                                                                                          26.3732

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2060    24.7940
  data required time                                                                                                                         24.7940
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7940
  data arrival time                                                                                                                         -26.3732
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5792


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0424 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1071     0.1525 &  26.1525 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0791 
  BLOCK[1].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1236     0.2132 &  26.3657 r
  BLOCK[1].RAM32.DIBUF[14].X (net)                                                                      32   0.0972 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1245     0.0079 &  26.3736 r
  data arrival time                                                                                                                          26.3736

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[1].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2057    24.7943
  data required time                                                                                                                         24.7943
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7943
  data arrival time                                                                                                                         -26.3736
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5793


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0192 &  26.3743 r
  data arrival time                                                                                                                          26.3743

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3743
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5793


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0258 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1096     0.1537 &  26.1537 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0816 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1225     0.2007 &  26.3544 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0931 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1225     0.0196 &  26.3740 r
  data arrival time                                                                                                                          26.3740

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3740
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5793


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0193 &  26.3744 r
  data arrival time                                                                                                                          26.3744

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3744
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5794


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0258 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1096     0.1537 &  26.1537 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0816 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1225     0.2007 &  26.3544 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0931 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1225     0.0197 &  26.3741 r
  data arrival time                                                                                                                          26.3741

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3741
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5794


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0393 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1522 &  26.1522 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0810 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1266     0.2040 &  26.3562 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0977 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1266     0.0172 &  26.3734 r
  data arrival time                                                                                                                          26.3734

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2060    24.7940
  data required time                                                                                                                         24.7940
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7940
  data arrival time                                                                                                                         -26.3734
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5794


  Startpoint: Di0[16] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[0].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[16] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[16] (net)                                                                                          1   0.0493 
  DIBUF[16].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1078     0.1540 &  26.1540 r
  BLOCK[0].RAM32.DIBUF[16].A (net)                                                                       4   0.0800 
  BLOCK[0].RAM32.DIBUF[16].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1261     0.2035 &  26.3575 r
  BLOCK[0].RAM32.DIBUF[16].X (net)                                                                      32   0.0974 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[0].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1261     0.0160 &  26.3735 r
  data arrival time                                                                                                                          26.3735

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[0].W.BYTE[2].B.BIT[0].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2059    24.7941
  data required time                                                                                                                         24.7941
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7941
  data arrival time                                                                                                                         -26.3735
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5795


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0424 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1071     0.1525 &  26.1525 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0791 
  BLOCK[1].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1236     0.2132 &  26.3657 r
  BLOCK[1].RAM32.DIBUF[14].X (net)                                                                      32   0.0972 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1245     0.0081 &  26.3738 r
  data arrival time                                                                                                                          26.3738

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[2].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2057    24.7943
  data required time                                                                                                                         24.7943
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7943
  data arrival time                                                                                                                         -26.3738
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5795


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0258 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1096     0.1537 &  26.1537 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0816 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1225     0.2007 &  26.3544 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0931 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1225     0.0198 &  26.3742 r
  data arrival time                                                                                                                          26.3742

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3742
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5795


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0195 &  26.3745 r
  data arrival time                                                                                                                          26.3745

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[7].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3745
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5795


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0393 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1522 &  26.1522 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0810 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1266     0.2040 &  26.3562 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0977 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1266     0.0174 &  26.3736 r
  data arrival time                                                                                                                          26.3736

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[6].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2060    24.7940
  data required time                                                                                                                         24.7940
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7940
  data arrival time                                                                                                                         -26.3736
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5796


  Startpoint: Di0[2] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[2] (in)                                                                                                           0.0000     0.0000 &  26.0000 r
  Di0[2] (net)                                                                                           1   0.0258 
  DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                      0.1096     0.1537 &  26.1537 r
  BLOCK[0].RAM32.DIBUF[2].A (net)                                                                        4   0.0816 
  BLOCK[0].RAM32.DIBUF[2].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                       0.1225     0.2007 &  26.3544 r
  BLOCK[0].RAM32.DIBUF[2].X (net)                                                                       32   0.0931 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1225     0.0199 &  26.3743 r
  data arrival time                                                                                                                          26.3743

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[0].B.BIT[2].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2053    24.7947
  data required time                                                                                                                         24.7947
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7947
  data arrival time                                                                                                                         -26.3743
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5796


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0195 &  26.3746 r
  data arrival time                                                                                                                          26.3746

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[0].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3746
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5796


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0424 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1071     0.1525 &  26.1525 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0791 
  BLOCK[1].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1236     0.2132 &  26.3657 r
  BLOCK[1].RAM32.DIBUF[14].X (net)                                                                      32   0.0972 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1245     0.0083 &  26.3740 r
  data arrival time                                                                                                                          26.3740

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[3].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2057    24.7943
  data required time                                                                                                                         24.7943
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7943
  data arrival time                                                                                                                         -26.3740
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5797


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0197 &  26.3747 r
  data arrival time                                                                                                                          26.3747

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[1].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3747
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5797


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0393 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1522 &  26.1522 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0810 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1266     0.2040 &  26.3562 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0977 
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1266     0.0176 &  26.3738 r
  data arrival time                                                                                                                          26.3738

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[0].RAM8.WORD[7].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2060    24.7940
  data required time                                                                                                                         24.7940
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7940
  data arrival time                                                                                                                         -26.3738
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5798


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0197 &  26.3748 r
  data arrival time                                                                                                                          26.3748

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[2].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3748
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5798


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0424 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1071     0.1525 &  26.1525 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0791 
  BLOCK[1].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1236     0.2132 &  26.3657 r
  BLOCK[1].RAM32.DIBUF[14].X (net)                                                                      32   0.0972 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1246     0.0085 &  26.3742 r
  data arrival time                                                                                                                          26.3742

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[4].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2057    24.7943
  data required time                                                                                                                         24.7943
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7943
  data arrival time                                                                                                                         -26.3742
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5799


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0198 &  26.3749 r
  data arrival time                                                                                                                          26.3749

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[3].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3749
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5799


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0393 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1522 &  26.1522 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0810 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1266     0.2040 &  26.3562 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0977 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1266     0.0177 &  26.3739 r
  data arrival time                                                                                                                          26.3739

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[0].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2060    24.7940
  data required time                                                                                                                         24.7940
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7940
  data arrival time                                                                                                                         -26.3739
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5799


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0199 &  26.3750 r
  data arrival time                                                                                                                          26.3750

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[4].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3750
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5800


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0200 &  26.3750 r
  data arrival time                                                                                                                          26.3750

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[5].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3750
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5801


  Startpoint: Di0[14] (input port clocked by CLK)
  Endpoint: BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[14] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[14] (net)                                                                                          1   0.0424 
  DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1071     0.1525 &  26.1525 r
  BLOCK[0].RAM32.DIBUF[14].A (net)                                                                       4   0.0791 
  BLOCK[1].RAM32.DIBUF[14].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1236     0.2132 &  26.3657 r
  BLOCK[1].RAM32.DIBUF[14].X (net)                                                                      32   0.0972 
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1246     0.0087 &  26.3744 r
  data arrival time                                                                                                                          26.3744

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[1].RAM32.SLICE[0].RAM8.WORD[5].W.BYTE[1].B.BIT[6].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2057    24.7943
  data required time                                                                                                                         24.7943
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7943
  data arrival time                                                                                                                         -26.3744
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5801


  Startpoint: Di0[12] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[12] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[12] (net)                                                                                          1   0.0393 
  DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1137     0.1544 &  26.1544 r
  BLOCK[0].RAM32.DIBUF[12].A (net)                                                                       4   0.0851 
  BLOCK[0].RAM32.DIBUF[12].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1209     0.2007 &  26.3550 r
  BLOCK[0].RAM32.DIBUF[12].X (net)                                                                      32   0.0911 
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1209     0.0200 &  26.3751 r
  data arrival time                                                                                                                          26.3751

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[2].RAM8.WORD[6].W.BYTE[1].B.BIT[4].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2050    24.7950
  data required time                                                                                                                         24.7950
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7950
  data arrival time                                                                                                                         -26.3751
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5801


  Startpoint: Di0[29] (input port clocked by CLK)
  Endpoint: BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE
               (positive level-sensitive latch clocked by CLK')
  Path Group: CLK
  Path Type: min

  Point                                                                                               Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  clock CLK (rise edge)                                                                                                 0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  input external delay                                                                                                             1.0000    26.0000 r
  Di0[29] (in)                                                                                                          0.0000     0.0000 &  26.0000 r
  Di0[29] (net)                                                                                          1   0.0393 
  DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                                     0.1087     0.1522 &  26.1522 r
  BLOCK[0].RAM32.DIBUF[29].A (net)                                                                       4   0.0810 
  BLOCK[0].RAM32.DIBUF[29].__cell__/X (sky130_fd_sc_hd__clkbuf_16)                                                      0.1266     0.2040 &  26.3562 r
  BLOCK[0].RAM32.DIBUF[29].X (net)                                                                      32   0.0977 
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/D (sky130_fd_sc_hd__dlxtp_1)                  0.1266     0.0179 &  26.3741 r
  data arrival time                                                                                                                          26.3741

  clock CLK' (fall edge)                                                                                                0.0000    25.0000    25.0000
  clock network delay (ideal)                                                                                                      0.0000    25.0000
  clock reconvergence pessimism                                                                                                    0.0000    25.0000
  BLOCK[0].RAM32.SLICE[1].RAM8.WORD[1].W.BYTE[3].B.BIT[5].genblk1.STORAGE/GATE (sky130_fd_sc_hd__dlxtp_1)                                    25.0000 f
  library hold time                                                                                                               -0.2060    24.7940
  data required time                                                                                                                         24.7940
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                         24.7940
  data arrival time                                                                                                                         -26.3741
  -----------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                                 1.5801

Warning: report_timing has satisfied the max_paths criteria. There are 4268 further endpoints which have paths of interest with slack less than 100.0000 that were not considered when generating this report. (UITE-502)

1
