

================================================================
== Vivado HLS Report for 'compute_engine_32'
================================================================
* Date:           Thu Sep  3 21:47:58 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        FracNetHLS
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.844 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        1|        1| 10.000 ns | 10.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.75>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%w_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %w_V)" [FracNetHLS/pgconv.cc:14]   --->   Operation 3 'read' 'w_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b_V)" [FracNetHLS/pgconv.cc:14]   --->   Operation 4 'read' 'b_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns) (grouped into LUT with out node r_V)   --->   "%xor_ln769 = xor i32 %w_V_read, -1" [FracNetHLS/pgconv.cc:14]   --->   Operation 5 'xor' 'xor_ln769' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.40ns) (out node of the LUT)   --->   "%r_V = xor i32 %b_V_read, %xor_ln769" [FracNetHLS/pgconv.cc:14]   --->   Operation 6 'xor' 'r_V' <Predicate = true> <Delay = 0.40> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln681 = trunc i32 %r_V to i4" [FracNetHLS/pgconv.cc:18]   --->   Operation 7 'trunc' 'trunc_ln681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i4 %trunc_ln681 to i64" [FracNetHLS/pgconv.cc:18]   --->   Operation 8 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_s = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 4, i32 7)" [FracNetHLS/pgconv.cc:18]   --->   Operation 9 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i4 %p_Result_s to i64" [FracNetHLS/pgconv.cc:18]   --->   Operation 10 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%lut16_V_addr = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln18" [FracNetHLS/pgconv.cc:18]   --->   Operation 11 'getelementptr' 'lut16_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.35ns)   --->   "%lut16_V_load = load i3* %lut16_V_addr, align 1" [FracNetHLS/pgconv.cc:18]   --->   Operation 12 'load' 'lut16_V_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lut16_V_addr_1 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln18_1" [FracNetHLS/pgconv.cc:18]   --->   Operation 13 'getelementptr' 'lut16_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (1.35ns)   --->   "%lut16_V_load_1 = load i3* %lut16_V_addr_1, align 1" [FracNetHLS/pgconv.cc:18]   --->   Operation 14 'load' 'lut16_V_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Result_1 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 8, i32 11)" [FracNetHLS/pgconv.cc:19]   --->   Operation 15 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i4 %p_Result_1 to i64" [FracNetHLS/pgconv.cc:19]   --->   Operation 16 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_2 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 12, i32 15)" [FracNetHLS/pgconv.cc:19]   --->   Operation 17 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i4 %p_Result_2 to i64" [FracNetHLS/pgconv.cc:19]   --->   Operation 18 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lut16_V_addr_2 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln19" [FracNetHLS/pgconv.cc:19]   --->   Operation 19 'getelementptr' 'lut16_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.35ns)   --->   "%lut16_V_load_2 = load i3* %lut16_V_addr_2, align 1" [FracNetHLS/pgconv.cc:19]   --->   Operation 20 'load' 'lut16_V_load_2' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lut16_V_addr_3 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln19_1" [FracNetHLS/pgconv.cc:19]   --->   Operation 21 'getelementptr' 'lut16_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.35ns)   --->   "%lut16_V_load_3 = load i3* %lut16_V_addr_3, align 1" [FracNetHLS/pgconv.cc:19]   --->   Operation 22 'load' 'lut16_V_load_3' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_Result_3 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 16, i32 19)" [FracNetHLS/pgconv.cc:20]   --->   Operation 23 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i4 %p_Result_3 to i64" [FracNetHLS/pgconv.cc:20]   --->   Operation 24 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_4 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 20, i32 23)" [FracNetHLS/pgconv.cc:20]   --->   Operation 25 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i4 %p_Result_4 to i64" [FracNetHLS/pgconv.cc:20]   --->   Operation 26 'zext' 'zext_ln20_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lut16_V_addr_4 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln20" [FracNetHLS/pgconv.cc:20]   --->   Operation 27 'getelementptr' 'lut16_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.35ns)   --->   "%lut16_V_load_4 = load i3* %lut16_V_addr_4, align 1" [FracNetHLS/pgconv.cc:20]   --->   Operation 28 'load' 'lut16_V_load_4' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lut16_V_addr_5 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln20_1" [FracNetHLS/pgconv.cc:20]   --->   Operation 29 'getelementptr' 'lut16_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.35ns)   --->   "%lut16_V_load_5 = load i3* %lut16_V_addr_5, align 1" [FracNetHLS/pgconv.cc:20]   --->   Operation 30 'load' 'lut16_V_load_5' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_5 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 24, i32 27)" [FracNetHLS/pgconv.cc:21]   --->   Operation 31 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i4 %p_Result_5 to i64" [FracNetHLS/pgconv.cc:21]   --->   Operation 32 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_6 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %r_V, i32 28, i32 31)" [FracNetHLS/pgconv.cc:21]   --->   Operation 33 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i4 %p_Result_6 to i64" [FracNetHLS/pgconv.cc:21]   --->   Operation 34 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lut16_V_addr_6 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln21" [FracNetHLS/pgconv.cc:21]   --->   Operation 35 'getelementptr' 'lut16_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.35ns)   --->   "%lut16_V_load_6 = load i3* %lut16_V_addr_6, align 1" [FracNetHLS/pgconv.cc:21]   --->   Operation 36 'load' 'lut16_V_load_6' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lut16_V_addr_7 = getelementptr [16 x i3]* @lut16_V, i64 0, i64 %zext_ln21_1" [FracNetHLS/pgconv.cc:21]   --->   Operation 37 'getelementptr' 'lut16_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.35ns)   --->   "%lut16_V_load_7 = load i3* %lut16_V_addr_7, align 1" [FracNetHLS/pgconv.cc:21]   --->   Operation 38 'load' 'lut16_V_load_7' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>

State 2 <SV = 1> <Delay = 3.84>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [FracNetHLS/pgconv.cc:13]   --->   Operation 39 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (1.35ns)   --->   "%lut16_V_load = load i3* %lut16_V_addr, align 1" [FracNetHLS/pgconv.cc:18]   --->   Operation 40 'load' 'lut16_V_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i3 %lut16_V_load to i4" [FracNetHLS/pgconv.cc:18]   --->   Operation 41 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (1.35ns)   --->   "%lut16_V_load_1 = load i3* %lut16_V_addr_1, align 1" [FracNetHLS/pgconv.cc:18]   --->   Operation 42 'load' 'lut16_V_load_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i3 %lut16_V_load_1 to i4" [FracNetHLS/pgconv.cc:18]   --->   Operation 43 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.74ns)   --->   "%add0_V = add i4 %zext_ln215, %zext_ln215_1" [FracNetHLS/pgconv.cc:18]   --->   Operation 44 'add' 'add0_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/2] (1.35ns)   --->   "%lut16_V_load_2 = load i3* %lut16_V_addr_2, align 1" [FracNetHLS/pgconv.cc:19]   --->   Operation 45 'load' 'lut16_V_load_2' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i3 %lut16_V_load_2 to i4" [FracNetHLS/pgconv.cc:19]   --->   Operation 46 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (1.35ns)   --->   "%lut16_V_load_3 = load i3* %lut16_V_addr_3, align 1" [FracNetHLS/pgconv.cc:19]   --->   Operation 47 'load' 'lut16_V_load_3' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i3 %lut16_V_load_3 to i4" [FracNetHLS/pgconv.cc:19]   --->   Operation 48 'zext' 'zext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.74ns)   --->   "%add1_V = add i4 %zext_ln215_2, %zext_ln215_3" [FracNetHLS/pgconv.cc:19]   --->   Operation 49 'add' 'add1_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/2] (1.35ns)   --->   "%lut16_V_load_4 = load i3* %lut16_V_addr_4, align 1" [FracNetHLS/pgconv.cc:20]   --->   Operation 50 'load' 'lut16_V_load_4' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i3 %lut16_V_load_4 to i4" [FracNetHLS/pgconv.cc:20]   --->   Operation 51 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (1.35ns)   --->   "%lut16_V_load_5 = load i3* %lut16_V_addr_5, align 1" [FracNetHLS/pgconv.cc:20]   --->   Operation 52 'load' 'lut16_V_load_5' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i3 %lut16_V_load_5 to i4" [FracNetHLS/pgconv.cc:20]   --->   Operation 53 'zext' 'zext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.74ns)   --->   "%add2_V = add i4 %zext_ln215_4, %zext_ln215_5" [FracNetHLS/pgconv.cc:20]   --->   Operation 54 'add' 'add2_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/2] (1.35ns)   --->   "%lut16_V_load_6 = load i3* %lut16_V_addr_6, align 1" [FracNetHLS/pgconv.cc:21]   --->   Operation 55 'load' 'lut16_V_load_6' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i3 %lut16_V_load_6 to i4" [FracNetHLS/pgconv.cc:21]   --->   Operation 56 'zext' 'zext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/2] (1.35ns)   --->   "%lut16_V_load_7 = load i3* %lut16_V_addr_7, align 1" [FracNetHLS/pgconv.cc:21]   --->   Operation 57 'load' 'lut16_V_load_7' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 16> <ROM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i3 %lut16_V_load_7 to i4" [FracNetHLS/pgconv.cc:21]   --->   Operation 58 'zext' 'zext_ln215_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.74ns)   --->   "%add3_V = add i4 %zext_ln215_6, %zext_ln215_7" [FracNetHLS/pgconv.cc:21]   --->   Operation 59 'add' 'add3_V' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%lhs_V = sext i4 %add0_V to i5" [FracNetHLS/pgconv.cc:23]   --->   Operation 60 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%rhs_V = sext i4 %add1_V to i5" [FracNetHLS/pgconv.cc:23]   --->   Operation 61 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.86ns)   --->   "%ret_V_5 = add nsw i5 %lhs_V, %rhs_V" [FracNetHLS/pgconv.cc:23]   --->   Operation 62 'add' 'ret_V_5' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i4 %add2_V to i5" [FracNetHLS/pgconv.cc:24]   --->   Operation 63 'sext' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%rhs_V_5 = sext i4 %add3_V to i5" [FracNetHLS/pgconv.cc:24]   --->   Operation 64 'sext' 'rhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.86ns)   --->   "%ret_V_6 = add nsw i5 %lhs_V_4, %rhs_V_5" [FracNetHLS/pgconv.cc:24]   --->   Operation 65 'add' 'ret_V_6' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i5 %ret_V_5 to i6" [FracNetHLS/pgconv.cc:26]   --->   Operation 66 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i5 %ret_V_6 to i6" [FracNetHLS/pgconv.cc:26]   --->   Operation 67 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.87ns)   --->   "%ret_V = add nsw i6 %lhs_V_5, %rhs_V_6" [FracNetHLS/pgconv.cc:26]   --->   Operation 68 'add' 'ret_V' <Predicate = true> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "ret i6 %ret_V" [FracNetHLS/pgconv.cc:26]   --->   Operation 69 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lut16_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[11111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w_V_read          (read         ) [ 000]
b_V_read          (read         ) [ 000]
xor_ln769         (xor          ) [ 000]
r_V               (xor          ) [ 000]
trunc_ln681       (trunc        ) [ 000]
zext_ln18         (zext         ) [ 000]
p_Result_s        (partselect   ) [ 000]
zext_ln18_1       (zext         ) [ 000]
lut16_V_addr      (getelementptr) [ 011]
lut16_V_addr_1    (getelementptr) [ 011]
p_Result_1        (partselect   ) [ 000]
zext_ln19         (zext         ) [ 000]
p_Result_2        (partselect   ) [ 000]
zext_ln19_1       (zext         ) [ 000]
lut16_V_addr_2    (getelementptr) [ 011]
lut16_V_addr_3    (getelementptr) [ 011]
p_Result_3        (partselect   ) [ 000]
zext_ln20         (zext         ) [ 000]
p_Result_4        (partselect   ) [ 000]
zext_ln20_1       (zext         ) [ 000]
lut16_V_addr_4    (getelementptr) [ 011]
lut16_V_addr_5    (getelementptr) [ 011]
p_Result_5        (partselect   ) [ 000]
zext_ln21         (zext         ) [ 000]
p_Result_6        (partselect   ) [ 000]
zext_ln21_1       (zext         ) [ 000]
lut16_V_addr_6    (getelementptr) [ 011]
lut16_V_addr_7    (getelementptr) [ 011]
specpipeline_ln13 (specpipeline ) [ 000]
lut16_V_load      (load         ) [ 000]
zext_ln215        (zext         ) [ 000]
lut16_V_load_1    (load         ) [ 000]
zext_ln215_1      (zext         ) [ 000]
add0_V            (add          ) [ 000]
lut16_V_load_2    (load         ) [ 000]
zext_ln215_2      (zext         ) [ 000]
lut16_V_load_3    (load         ) [ 000]
zext_ln215_3      (zext         ) [ 000]
add1_V            (add          ) [ 000]
lut16_V_load_4    (load         ) [ 000]
zext_ln215_4      (zext         ) [ 000]
lut16_V_load_5    (load         ) [ 000]
zext_ln215_5      (zext         ) [ 000]
add2_V            (add          ) [ 000]
lut16_V_load_6    (load         ) [ 000]
zext_ln215_6      (zext         ) [ 000]
lut16_V_load_7    (load         ) [ 000]
zext_ln215_7      (zext         ) [ 000]
add3_V            (add          ) [ 000]
lhs_V             (sext         ) [ 000]
rhs_V             (sext         ) [ 000]
ret_V_5           (add          ) [ 000]
lhs_V_4           (sext         ) [ 000]
rhs_V_5           (sext         ) [ 000]
ret_V_6           (add          ) [ 000]
lhs_V_5           (sext         ) [ 000]
rhs_V_6           (sext         ) [ 000]
ret_V             (add          ) [ 000]
ret_ln26          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lut16_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut16_V"/><MemPortTyVec>1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="w_V_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w_V_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="b_V_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_V_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="lut16_V_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="4" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut16_V_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="4" slack="0"/>
<pin id="71" dir="0" index="1" bw="3" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="0"/>
<pin id="82" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="83" dir="0" index="5" bw="3" slack="0"/>
<pin id="84" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="8" bw="4" slack="0"/>
<pin id="95" dir="0" index="9" bw="3" slack="2147483647"/>
<pin id="96" dir="0" index="10" bw="0" slack="0"/>
<pin id="106" dir="0" index="12" bw="4" slack="2147483647"/>
<pin id="107" dir="0" index="13" bw="3" slack="0"/>
<pin id="108" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="16" bw="4" slack="0"/>
<pin id="119" dir="0" index="17" bw="3" slack="2147483647"/>
<pin id="120" dir="0" index="18" bw="0" slack="0"/>
<pin id="130" dir="0" index="20" bw="4" slack="2147483647"/>
<pin id="131" dir="0" index="21" bw="3" slack="2147483647"/>
<pin id="132" dir="0" index="22" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="24" bw="4" slack="2147483647"/>
<pin id="143" dir="0" index="25" bw="3" slack="2147483647"/>
<pin id="144" dir="0" index="26" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="28" bw="4" slack="2147483647"/>
<pin id="155" dir="0" index="29" bw="3" slack="2147483647"/>
<pin id="156" dir="0" index="30" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="3" slack="0"/>
<pin id="85" dir="1" index="7" bw="3" slack="0"/>
<pin id="97" dir="1" index="11" bw="3" slack="0"/>
<pin id="109" dir="1" index="15" bw="3" slack="0"/>
<pin id="121" dir="1" index="19" bw="3" slack="0"/>
<pin id="133" dir="1" index="23" bw="3" slack="0"/>
<pin id="145" dir="1" index="27" bw="3" slack="0"/>
<pin id="157" dir="1" index="31" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lut16_V_load/1 lut16_V_load_1/1 lut16_V_load_2/1 lut16_V_load_3/1 lut16_V_load_4/1 lut16_V_load_5/1 lut16_V_load_6/1 lut16_V_load_7/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="lut16_V_addr_1_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="4" slack="0"/>
<pin id="79" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut16_V_addr_1/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="lut16_V_addr_2_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="3" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="4" slack="0"/>
<pin id="91" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut16_V_addr_2/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="lut16_V_addr_3_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut16_V_addr_3/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="lut16_V_addr_4_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="3" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="4" slack="0"/>
<pin id="115" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut16_V_addr_4/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="lut16_V_addr_5_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="4" slack="0"/>
<pin id="127" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut16_V_addr_5/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="lut16_V_addr_6_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="4" slack="0"/>
<pin id="139" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut16_V_addr_6/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="lut16_V_addr_7_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut16_V_addr_7/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="xor_ln769_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln769/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="r_V_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="trunc_ln681_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln681/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln18_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Result_s_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="0" index="3" bw="4" slack="0"/>
<pin id="185" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln18_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="p_Result_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="0" index="3" bw="5" slack="0"/>
<pin id="200" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln19_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="4" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Result_2_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="0" index="3" bw="5" slack="0"/>
<pin id="215" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="zext_ln19_1_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="4" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="p_Result_3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="6" slack="0"/>
<pin id="229" dir="0" index="3" bw="6" slack="0"/>
<pin id="230" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln20_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_Result_4_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="0" index="3" bw="6" slack="0"/>
<pin id="245" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="zext_ln20_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="4" slack="0"/>
<pin id="252" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_Result_5_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="6" slack="0"/>
<pin id="259" dir="0" index="3" bw="6" slack="0"/>
<pin id="260" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln21_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="p_Result_6_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="0" index="2" bw="6" slack="0"/>
<pin id="274" dir="0" index="3" bw="6" slack="0"/>
<pin id="275" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln21_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln215_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="zext_ln215_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="0"/>
<pin id="291" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="add0_V_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="3" slack="0"/>
<pin id="295" dir="0" index="1" bw="3" slack="0"/>
<pin id="296" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add0_V/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln215_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="3" slack="0"/>
<pin id="301" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_2/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="zext_ln215_3_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="3" slack="0"/>
<pin id="305" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_3/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="add1_V_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="0" index="1" bw="3" slack="0"/>
<pin id="310" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add1_V/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln215_4_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="3" slack="0"/>
<pin id="315" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_4/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln215_5_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_5/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add2_V_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="3" slack="0"/>
<pin id="323" dir="0" index="1" bw="3" slack="0"/>
<pin id="324" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add2_V/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln215_6_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="3" slack="0"/>
<pin id="329" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_6/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln215_7_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="0"/>
<pin id="333" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_7/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add3_V_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="3" slack="0"/>
<pin id="337" dir="0" index="1" bw="3" slack="0"/>
<pin id="338" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add3_V/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="lhs_V_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="rhs_V_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="ret_V_5_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_5/2 "/>
</bind>
</comp>

<comp id="355" class="1004" name="lhs_V_4_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="0"/>
<pin id="357" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="rhs_V_5_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="4" slack="0"/>
<pin id="361" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_5/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="ret_V_6_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="0" index="1" bw="4" slack="0"/>
<pin id="366" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_6/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="lhs_V_5_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="5" slack="0"/>
<pin id="371" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="rhs_V_6_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="5" slack="0"/>
<pin id="375" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_6/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="ret_V_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="0" index="1" bw="5" slack="0"/>
<pin id="380" dir="1" index="2" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="383" class="1005" name="lut16_V_addr_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="1"/>
<pin id="385" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lut16_V_addr "/>
</bind>
</comp>

<comp id="388" class="1005" name="lut16_V_addr_1_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="1"/>
<pin id="390" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lut16_V_addr_1 "/>
</bind>
</comp>

<comp id="393" class="1005" name="lut16_V_addr_2_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="1"/>
<pin id="395" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lut16_V_addr_2 "/>
</bind>
</comp>

<comp id="398" class="1005" name="lut16_V_addr_3_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="1"/>
<pin id="400" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lut16_V_addr_3 "/>
</bind>
</comp>

<comp id="403" class="1005" name="lut16_V_addr_4_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="1"/>
<pin id="405" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lut16_V_addr_4 "/>
</bind>
</comp>

<comp id="408" class="1005" name="lut16_V_addr_5_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="1"/>
<pin id="410" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lut16_V_addr_5 "/>
</bind>
</comp>

<comp id="413" class="1005" name="lut16_V_addr_6_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="1"/>
<pin id="415" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lut16_V_addr_6 "/>
</bind>
</comp>

<comp id="418" class="1005" name="lut16_V_addr_7_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="1"/>
<pin id="420" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="lut16_V_addr_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="4" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="16" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="86"><net_src comp="75" pin="3"/><net_sink comp="69" pin=2"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="16" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="87" pin="3"/><net_sink comp="69" pin=5"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="110"><net_src comp="99" pin="3"/><net_sink comp="69" pin=8"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="16" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="111" pin="3"/><net_sink comp="69" pin=10"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="123" pin="3"/><net_sink comp="69" pin=13"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="16" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="69" pin=16"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="69" pin=18"/></net>

<net id="163"><net_src comp="50" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="56" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="159" pin="2"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="165" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="165" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="193"><net_src comp="180" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="201"><net_src comp="10" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="165" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="18" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="208"><net_src comp="195" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="165" pin="2"/><net_sink comp="210" pin=1"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="219"><net_src comp="24" pin="0"/><net_sink comp="210" pin=3"/></net>

<net id="223"><net_src comp="210" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="231"><net_src comp="10" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="165" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="26" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="28" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="238"><net_src comp="225" pin="4"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="246"><net_src comp="10" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="165" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="30" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="32" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="253"><net_src comp="240" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="261"><net_src comp="10" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="165" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="36" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="268"><net_src comp="255" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="276"><net_src comp="10" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="165" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="38" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="40" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="283"><net_src comp="270" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="288"><net_src comp="69" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="69" pin="7"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="285" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="289" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="69" pin="11"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="69" pin="15"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="299" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="303" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="69" pin="19"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="69" pin="23"/><net_sink comp="317" pin=0"/></net>

<net id="325"><net_src comp="313" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="317" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="69" pin="27"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="69" pin="31"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="327" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="293" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="307" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="341" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="321" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="335" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="355" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="349" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="363" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="369" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="62" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="391"><net_src comp="75" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="396"><net_src comp="87" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="69" pin=5"/></net>

<net id="401"><net_src comp="99" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="69" pin=8"/></net>

<net id="406"><net_src comp="111" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="69" pin=10"/></net>

<net id="411"><net_src comp="123" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="69" pin=13"/></net>

<net id="416"><net_src comp="135" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="69" pin=16"/></net>

<net id="421"><net_src comp="147" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="69" pin=18"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: compute_engine_32 : b_V | {1 }
	Port: compute_engine_32 : w_V | {1 }
	Port: compute_engine_32 : lut16_V | {1 2 }
  - Chain level:
	State 1
		zext_ln18 : 1
		zext_ln18_1 : 1
		lut16_V_addr : 2
		lut16_V_load : 3
		lut16_V_addr_1 : 2
		lut16_V_load_1 : 3
		zext_ln19 : 1
		zext_ln19_1 : 1
		lut16_V_addr_2 : 2
		lut16_V_load_2 : 3
		lut16_V_addr_3 : 2
		lut16_V_load_3 : 3
		zext_ln20 : 1
		zext_ln20_1 : 1
		lut16_V_addr_4 : 2
		lut16_V_load_4 : 3
		lut16_V_addr_5 : 2
		lut16_V_load_5 : 3
		zext_ln21 : 1
		zext_ln21_1 : 1
		lut16_V_addr_6 : 2
		lut16_V_load_6 : 3
		lut16_V_addr_7 : 2
		lut16_V_load_7 : 3
	State 2
		zext_ln215 : 1
		zext_ln215_1 : 1
		add0_V : 2
		zext_ln215_2 : 1
		zext_ln215_3 : 1
		add1_V : 2
		zext_ln215_4 : 1
		zext_ln215_5 : 1
		add2_V : 2
		zext_ln215_6 : 1
		zext_ln215_7 : 1
		add3_V : 2
		lhs_V : 3
		rhs_V : 3
		ret_V_5 : 4
		lhs_V_4 : 3
		rhs_V_5 : 3
		ret_V_6 : 4
		lhs_V_5 : 5
		rhs_V_6 : 5
		ret_V : 6
		ret_ln26 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |    add0_V_fu_293    |    0    |    11   |
|          |    add1_V_fu_307    |    0    |    11   |
|          |    add2_V_fu_321    |    0    |    11   |
|    add   |    add3_V_fu_335    |    0    |    11   |
|          |    ret_V_5_fu_349   |    0    |    12   |
|          |    ret_V_6_fu_363   |    0    |    12   |
|          |     ret_V_fu_377    |    0    |    15   |
|----------|---------------------|---------|---------|
|    xor   |   xor_ln769_fu_159  |    0    |    32   |
|          |      r_V_fu_165     |    0    |    32   |
|----------|---------------------|---------|---------|
|   read   | w_V_read_read_fu_50 |    0    |    0    |
|          | b_V_read_read_fu_56 |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln681_fu_171 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   zext_ln18_fu_175  |    0    |    0    |
|          |  zext_ln18_1_fu_190 |    0    |    0    |
|          |   zext_ln19_fu_205  |    0    |    0    |
|          |  zext_ln19_1_fu_220 |    0    |    0    |
|          |   zext_ln20_fu_235  |    0    |    0    |
|          |  zext_ln20_1_fu_250 |    0    |    0    |
|          |   zext_ln21_fu_265  |    0    |    0    |
|   zext   |  zext_ln21_1_fu_280 |    0    |    0    |
|          |  zext_ln215_fu_285  |    0    |    0    |
|          | zext_ln215_1_fu_289 |    0    |    0    |
|          | zext_ln215_2_fu_299 |    0    |    0    |
|          | zext_ln215_3_fu_303 |    0    |    0    |
|          | zext_ln215_4_fu_313 |    0    |    0    |
|          | zext_ln215_5_fu_317 |    0    |    0    |
|          | zext_ln215_6_fu_327 |    0    |    0    |
|          | zext_ln215_7_fu_331 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |  p_Result_s_fu_180  |    0    |    0    |
|          |  p_Result_1_fu_195  |    0    |    0    |
|          |  p_Result_2_fu_210  |    0    |    0    |
|partselect|  p_Result_3_fu_225  |    0    |    0    |
|          |  p_Result_4_fu_240  |    0    |    0    |
|          |  p_Result_5_fu_255  |    0    |    0    |
|          |  p_Result_6_fu_270  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     lhs_V_fu_341    |    0    |    0    |
|          |     rhs_V_fu_345    |    0    |    0    |
|   sext   |    lhs_V_4_fu_355   |    0    |    0    |
|          |    rhs_V_5_fu_359   |    0    |    0    |
|          |    lhs_V_5_fu_369   |    0    |    0    |
|          |    rhs_V_6_fu_373   |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   147   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|lut16_V_addr_1_reg_388|    4   |
|lut16_V_addr_2_reg_393|    4   |
|lut16_V_addr_3_reg_398|    4   |
|lut16_V_addr_4_reg_403|    4   |
|lut16_V_addr_5_reg_408|    4   |
|lut16_V_addr_6_reg_413|    4   |
|lut16_V_addr_7_reg_418|    4   |
| lut16_V_addr_reg_383 |    4   |
+----------------------+--------+
|         Total        |   32   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_69 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_69 |  p5  |   2  |   3  |    6   ||    9    |
| grp_access_fu_69 |  p8  |   2  |   4  |    8   ||    9    |
| grp_access_fu_69 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_69 |  p13 |   2  |   3  |    6   ||    9    |
| grp_access_fu_69 |  p16 |   2  |   4  |    8   ||    9    |
| grp_access_fu_69 |  p18 |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   36   ||   6.04  ||    72   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   147  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   72   |
|  Register |    -   |   32   |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |   32   |   219  |
+-----------+--------+--------+--------+
