// Seed: 3918936433
`default_nettype wire
module module_0;
  type_7(
      1, (1), id_0, 1'b0
  );
  reg id_1;
  always
    if (id_1 - id_1) @(posedge id_1) id_0 <= 1 - 1'd0 & id_1("", id_0 >> id_1 || 1'b0);
    else id_1 <= id_0;
  logic id_2;
  logic id_3, id_4 = id_3, id_5;
  tri1 [1] id_6;
endmodule
