

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_4_4_0_0_config3_dense_qk_7'
================================================================
* Date:           Tue Jan 28 17:11:30 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.299 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.16>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %idx"   --->   Operation 4 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_41_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_41_val"   --->   Operation 5 'read' 'weights_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_40_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_40_val"   --->   Operation 6 'read' 'weights_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_39_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_39_val"   --->   Operation 7 'read' 'weights_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_38_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_38_val"   --->   Operation 8 'read' 'weights_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_37_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_37_val"   --->   Operation 9 'read' 'weights_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_36_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_36_val"   --->   Operation 10 'read' 'weights_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_35_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_35_val"   --->   Operation 11 'read' 'weights_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_34_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_34_val"   --->   Operation 12 'read' 'weights_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_33_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_33_val"   --->   Operation 13 'read' 'weights_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_32_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_32_val"   --->   Operation 14 'read' 'weights_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_31_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_31_val"   --->   Operation 15 'read' 'weights_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_30_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_30_val"   --->   Operation 16 'read' 'weights_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_29_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_29_val"   --->   Operation 17 'read' 'weights_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_28_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_28_val"   --->   Operation 18 'read' 'weights_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_41_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_41_val"   --->   Operation 19 'read' 'data_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_40_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_40_val"   --->   Operation 20 'read' 'data_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_39_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_39_val"   --->   Operation 21 'read' 'data_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_38_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_38_val"   --->   Operation 22 'read' 'data_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_37_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_37_val"   --->   Operation 23 'read' 'data_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_36_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_36_val"   --->   Operation 24 'read' 'data_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_35_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_35_val"   --->   Operation 25 'read' 'data_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_34_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_34_val"   --->   Operation 26 'read' 'data_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_33_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_33_val"   --->   Operation 27 'read' 'data_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_32_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_32_val"   --->   Operation 28 'read' 'data_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_31_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_31_val"   --->   Operation 29 'read' 'data_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_30_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_30_val"   --->   Operation 30 'read' 'data_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_29_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_29_val"   --->   Operation 31 'read' 'data_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_28_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_28_val"   --->   Operation 32 'read' 'data_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.58ns)   --->   "%a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i6, i6 28, i16 %data_28_val_read, i6 29, i16 %data_29_val_read, i6 30, i16 %data_30_val_read, i6 31, i16 %data_31_val_read, i6 32, i16 %data_32_val_read, i6 33, i16 %data_33_val_read, i6 34, i16 %data_34_val_read, i6 35, i16 %data_35_val_read, i16 0, i6 %idx_read"   --->   Operation 33 'sparsemux' 'a' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv_i_i = sext i16 %a"   --->   Operation 34 'sext' 'conv_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i16 %weights_28_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.94ns)   --->   "%mul_ln73 = mul i32 %conv_i_i, i32 %sext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_1894 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'bitselect' 'tmp_1894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_1895 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'bitselect' 'tmp_1895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.73ns)   --->   "%icmp_ln42 = icmp_ne  i11 %trunc_ln42, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_195)   --->   "%tmp_1896 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'bitselect' 'tmp_1896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_1894, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_1895" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42 = add i16 %trunc_ln, i16 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'add' 'add_ln42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_1897 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'bitselect' 'tmp_1897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_195)   --->   "%xor_ln42 = xor i1 %tmp_1897, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_195 = and i1 %tmp_1896, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'and' 'and_ln42_195' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.57ns)   --->   "%icmp_ln42_111 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'icmp' 'icmp_ln42_111' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.70ns)   --->   "%icmp_ln42_112 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'icmp' 'icmp_ln42_112' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.70ns)   --->   "%icmp_ln42_113 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'icmp' 'icmp_ln42_113' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln73_27 = sext i16 %weights_29_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'sext' 'sext_ln73_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.94ns)   --->   "%mul_ln73_27 = mul i32 %conv_i_i, i32 %sext_ln73_27" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'mul' 'mul_ln73_27' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_1899 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'bitselect' 'tmp_1899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_27, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%tmp_1900 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_27, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'bitselect' 'tmp_1900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%tmp_1901 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_27, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'bitselect' 'tmp_1901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln42_50 = trunc i32 %mul_ln73_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'trunc' 'trunc_ln42_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.73ns)   --->   "%icmp_ln42_114 = icmp_ne  i11 %trunc_ln42_50, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'icmp' 'icmp_ln42_114' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_202)   --->   "%tmp_1902 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_27, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'bitselect' 'tmp_1902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%or_ln42_114 = or i1 %tmp_1900, i1 %icmp_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'or' 'or_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%and_ln42_201 = and i1 %or_ln42_114, i1 %tmp_1901" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'and' 'and_ln42_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_27)   --->   "%zext_ln42_27 = zext i1 %and_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'zext' 'zext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_27 = add i16 %trunc_ln42_s, i16 %zext_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'add' 'add_ln42_27' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1903 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_27, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'bitselect' 'tmp_1903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_202)   --->   "%xor_ln42_114 = xor i1 %tmp_1903, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'xor' 'xor_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_202 = and i1 %tmp_1902, i1 %xor_ln42_114" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'and' 'and_ln42_202' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_737 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_27, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'partselect' 'tmp_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.57ns)   --->   "%icmp_ln42_115 = icmp_eq  i3 %tmp_737, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'icmp' 'icmp_ln42_115' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_738 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_27, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'partselect' 'tmp_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.70ns)   --->   "%icmp_ln42_116 = icmp_eq  i4 %tmp_738, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'icmp' 'icmp_ln42_116' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.70ns)   --->   "%icmp_ln42_117 = icmp_eq  i4 %tmp_738, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'icmp' 'icmp_ln42_117' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.58ns)   --->   "%a_13 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i6, i6 28, i16 %data_29_val_read, i6 29, i16 %data_30_val_read, i6 30, i16 %data_31_val_read, i6 31, i16 %data_32_val_read, i6 32, i16 %data_33_val_read, i6 33, i16 %data_34_val_read, i6 34, i16 %data_35_val_read, i6 35, i16 %data_36_val_read, i16 0, i6 %idx_read"   --->   Operation 77 'sparsemux' 'a_13' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%conv_i_i_1 = sext i16 %a_13"   --->   Operation 78 'sext' 'conv_i_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln73_28 = sext i16 %weights_30_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'sext' 'sext_ln73_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.94ns)   --->   "%mul_ln73_28 = mul i32 %conv_i_i_1, i32 %sext_ln73_28" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'mul' 'mul_ln73_28' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1905 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'bitselect' 'tmp_1905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%trunc_ln42_49 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_28, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'partselect' 'trunc_ln42_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%tmp_1906 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_28, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_1906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%tmp_1907 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_28, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'bitselect' 'tmp_1907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln42_51 = trunc i32 %mul_ln73_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'trunc' 'trunc_ln42_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.73ns)   --->   "%icmp_ln42_118 = icmp_ne  i11 %trunc_ln42_51, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'icmp' 'icmp_ln42_118' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_209)   --->   "%tmp_1908 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_28, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'bitselect' 'tmp_1908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%or_ln42_118 = or i1 %tmp_1906, i1 %icmp_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'or' 'or_ln42_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%and_ln42_208 = and i1 %or_ln42_118, i1 %tmp_1907" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'and' 'and_ln42_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_28)   --->   "%zext_ln42_28 = zext i1 %and_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'zext' 'zext_ln42_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_28 = add i16 %trunc_ln42_49, i16 %zext_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'add' 'add_ln42_28' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_1909 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_28, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'bitselect' 'tmp_1909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_209)   --->   "%xor_ln42_118 = xor i1 %tmp_1909, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'xor' 'xor_ln42_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_209 = and i1 %tmp_1908, i1 %xor_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'and' 'and_ln42_209' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_739 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_28, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'partselect' 'tmp_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.57ns)   --->   "%icmp_ln42_119 = icmp_eq  i3 %tmp_739, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'icmp' 'icmp_ln42_119' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_740 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_28, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'partselect' 'tmp_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.70ns)   --->   "%icmp_ln42_120 = icmp_eq  i4 %tmp_740, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'icmp' 'icmp_ln42_120' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.70ns)   --->   "%icmp_ln42_121 = icmp_eq  i4 %tmp_740, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'icmp' 'icmp_ln42_121' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln73_29 = sext i16 %weights_31_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'sext' 'sext_ln73_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.94ns)   --->   "%mul_ln73_29 = mul i32 %conv_i_i_1, i32 %sext_ln73_29" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'mul' 'mul_ln73_29' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_1911 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'bitselect' 'tmp_1911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%trunc_ln42_52 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_29, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'partselect' 'trunc_ln42_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%tmp_1912 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_29, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'bitselect' 'tmp_1912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%tmp_1913 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_29, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'bitselect' 'tmp_1913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln42_53 = trunc i32 %mul_ln73_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'trunc' 'trunc_ln42_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.73ns)   --->   "%icmp_ln42_122 = icmp_ne  i11 %trunc_ln42_53, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'icmp' 'icmp_ln42_122' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_216)   --->   "%tmp_1914 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_29, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'bitselect' 'tmp_1914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%or_ln42_122 = or i1 %tmp_1912, i1 %icmp_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'or' 'or_ln42_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%and_ln42_215 = and i1 %or_ln42_122, i1 %tmp_1913" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'and' 'and_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_29)   --->   "%zext_ln42_29 = zext i1 %and_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'zext' 'zext_ln42_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_29 = add i16 %trunc_ln42_52, i16 %zext_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'add' 'add_ln42_29' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_1915 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_29, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'bitselect' 'tmp_1915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_216)   --->   "%xor_ln42_122 = xor i1 %tmp_1915, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'xor' 'xor_ln42_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_216 = and i1 %tmp_1914, i1 %xor_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'and' 'and_ln42_216' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_741 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_29, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'partselect' 'tmp_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.57ns)   --->   "%icmp_ln42_123 = icmp_eq  i3 %tmp_741, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'icmp' 'icmp_ln42_123' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_742 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_29, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'partselect' 'tmp_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.70ns)   --->   "%icmp_ln42_124 = icmp_eq  i4 %tmp_742, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'icmp' 'icmp_ln42_124' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.70ns)   --->   "%icmp_ln42_125 = icmp_eq  i4 %tmp_742, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'icmp' 'icmp_ln42_125' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.58ns)   --->   "%a_14 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i6, i6 28, i16 %data_30_val_read, i6 29, i16 %data_31_val_read, i6 30, i16 %data_32_val_read, i6 31, i16 %data_33_val_read, i6 32, i16 %data_34_val_read, i6 33, i16 %data_35_val_read, i6 34, i16 %data_36_val_read, i6 35, i16 %data_37_val_read, i16 0, i6 %idx_read"   --->   Operation 121 'sparsemux' 'a_14' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%conv_i_i_2 = sext i16 %a_14"   --->   Operation 122 'sext' 'conv_i_i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln73_30 = sext i16 %weights_32_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'sext' 'sext_ln73_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (1.94ns)   --->   "%mul_ln73_30 = mul i32 %conv_i_i_2, i32 %sext_ln73_30" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'mul' 'mul_ln73_30' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_1917 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_30, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'bitselect' 'tmp_1917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%trunc_ln42_54 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_30, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'partselect' 'trunc_ln42_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%tmp_1918 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_30, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'bitselect' 'tmp_1918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%tmp_1919 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_30, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'bitselect' 'tmp_1919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln42_55 = trunc i32 %mul_ln73_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'trunc' 'trunc_ln42_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.73ns)   --->   "%icmp_ln42_126 = icmp_ne  i11 %trunc_ln42_55, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'icmp' 'icmp_ln42_126' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_223)   --->   "%tmp_1920 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_30, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'bitselect' 'tmp_1920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%or_ln42_126 = or i1 %tmp_1918, i1 %icmp_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'or' 'or_ln42_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%and_ln42_222 = and i1 %or_ln42_126, i1 %tmp_1919" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'and' 'and_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_30)   --->   "%zext_ln42_30 = zext i1 %and_ln42_222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'zext' 'zext_ln42_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_30 = add i16 %trunc_ln42_54, i16 %zext_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'add' 'add_ln42_30' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_1921 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_30, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'bitselect' 'tmp_1921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_223)   --->   "%xor_ln42_126 = xor i1 %tmp_1921, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'xor' 'xor_ln42_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_223 = and i1 %tmp_1920, i1 %xor_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'and' 'and_ln42_223' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_743 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_30, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'partselect' 'tmp_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.57ns)   --->   "%icmp_ln42_127 = icmp_eq  i3 %tmp_743, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'icmp' 'icmp_ln42_127' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_744 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_30, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'partselect' 'tmp_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.70ns)   --->   "%icmp_ln42_128 = icmp_eq  i4 %tmp_744, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'icmp' 'icmp_ln42_128' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.70ns)   --->   "%icmp_ln42_129 = icmp_eq  i4 %tmp_744, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'icmp' 'icmp_ln42_129' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln73_31 = sext i16 %weights_33_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'sext' 'sext_ln73_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.94ns)   --->   "%mul_ln73_31 = mul i32 %conv_i_i_2, i32 %sext_ln73_31" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'mul' 'mul_ln73_31' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_1923 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_31, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'bitselect' 'tmp_1923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%trunc_ln42_56 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_31, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'partselect' 'trunc_ln42_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%tmp_1924 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_31, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'bitselect' 'tmp_1924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%tmp_1925 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_31, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'bitselect' 'tmp_1925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%trunc_ln42_57 = trunc i32 %mul_ln73_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'trunc' 'trunc_ln42_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.73ns)   --->   "%icmp_ln42_130 = icmp_ne  i11 %trunc_ln42_57, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'icmp' 'icmp_ln42_130' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_230)   --->   "%tmp_1926 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_31, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'bitselect' 'tmp_1926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%or_ln42_130 = or i1 %tmp_1924, i1 %icmp_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'or' 'or_ln42_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%and_ln42_229 = and i1 %or_ln42_130, i1 %tmp_1925" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'and' 'and_ln42_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_31)   --->   "%zext_ln42_31 = zext i1 %and_ln42_229" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'zext' 'zext_ln42_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_31 = add i16 %trunc_ln42_56, i16 %zext_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'add' 'add_ln42_31' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_1927 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_31, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'bitselect' 'tmp_1927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_230)   --->   "%xor_ln42_130 = xor i1 %tmp_1927, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'xor' 'xor_ln42_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_230 = and i1 %tmp_1926, i1 %xor_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'and' 'and_ln42_230' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_745 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_31, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'partselect' 'tmp_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.57ns)   --->   "%icmp_ln42_131 = icmp_eq  i3 %tmp_745, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'icmp' 'icmp_ln42_131' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_746 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_31, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'partselect' 'tmp_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.70ns)   --->   "%icmp_ln42_132 = icmp_eq  i4 %tmp_746, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'icmp' 'icmp_ln42_132' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.70ns)   --->   "%icmp_ln42_133 = icmp_eq  i4 %tmp_746, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'icmp' 'icmp_ln42_133' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.58ns)   --->   "%a_15 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i6, i6 28, i16 %data_31_val_read, i6 29, i16 %data_32_val_read, i6 30, i16 %data_33_val_read, i6 31, i16 %data_34_val_read, i6 32, i16 %data_35_val_read, i6 33, i16 %data_36_val_read, i6 34, i16 %data_37_val_read, i6 35, i16 %data_38_val_read, i16 0, i6 %idx_read"   --->   Operation 165 'sparsemux' 'a_15' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%conv_i_i_3 = sext i16 %a_15"   --->   Operation 166 'sext' 'conv_i_i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln73_32 = sext i16 %weights_34_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'sext' 'sext_ln73_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (1.94ns)   --->   "%mul_ln73_32 = mul i32 %conv_i_i_3, i32 %sext_ln73_32" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'mul' 'mul_ln73_32' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_1929 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_32, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitselect' 'tmp_1929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%trunc_ln42_58 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_32, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'partselect' 'trunc_ln42_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%tmp_1930 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_32, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'bitselect' 'tmp_1930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%tmp_1931 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_32, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'bitselect' 'tmp_1931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln42_59 = trunc i32 %mul_ln73_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'trunc' 'trunc_ln42_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.73ns)   --->   "%icmp_ln42_134 = icmp_ne  i11 %trunc_ln42_59, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'icmp' 'icmp_ln42_134' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_237)   --->   "%tmp_1932 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_32, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'bitselect' 'tmp_1932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%or_ln42_134 = or i1 %tmp_1930, i1 %icmp_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'or' 'or_ln42_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%and_ln42_236 = and i1 %or_ln42_134, i1 %tmp_1931" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'and' 'and_ln42_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_32)   --->   "%zext_ln42_32 = zext i1 %and_ln42_236" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'zext' 'zext_ln42_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_32 = add i16 %trunc_ln42_58, i16 %zext_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'add' 'add_ln42_32' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_1933 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_32, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'bitselect' 'tmp_1933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_237)   --->   "%xor_ln42_134 = xor i1 %tmp_1933, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'xor' 'xor_ln42_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_237 = and i1 %tmp_1932, i1 %xor_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'and' 'and_ln42_237' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_747 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_32, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'partselect' 'tmp_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.57ns)   --->   "%icmp_ln42_135 = icmp_eq  i3 %tmp_747, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'icmp' 'icmp_ln42_135' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_748 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_32, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'partselect' 'tmp_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.70ns)   --->   "%icmp_ln42_136 = icmp_eq  i4 %tmp_748, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'icmp' 'icmp_ln42_136' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.70ns)   --->   "%icmp_ln42_137 = icmp_eq  i4 %tmp_748, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'icmp' 'icmp_ln42_137' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln73_33 = sext i16 %weights_35_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'sext' 'sext_ln73_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (1.94ns)   --->   "%mul_ln73_33 = mul i32 %conv_i_i_3, i32 %sext_ln73_33" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'mul' 'mul_ln73_33' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_1935 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_33, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'bitselect' 'tmp_1935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%trunc_ln42_60 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_33, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'partselect' 'trunc_ln42_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%tmp_1936 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_33, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'bitselect' 'tmp_1936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%tmp_1937 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_33, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'bitselect' 'tmp_1937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln42_61 = trunc i32 %mul_ln73_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'trunc' 'trunc_ln42_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.73ns)   --->   "%icmp_ln42_138 = icmp_ne  i11 %trunc_ln42_61, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'icmp' 'icmp_ln42_138' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_244)   --->   "%tmp_1938 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_33, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'bitselect' 'tmp_1938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%or_ln42_138 = or i1 %tmp_1936, i1 %icmp_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'or' 'or_ln42_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%and_ln42_243 = and i1 %or_ln42_138, i1 %tmp_1937" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'and' 'and_ln42_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_33)   --->   "%zext_ln42_33 = zext i1 %and_ln42_243" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'zext' 'zext_ln42_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_33 = add i16 %trunc_ln42_60, i16 %zext_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'add' 'add_ln42_33' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_1939 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_33, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'bitselect' 'tmp_1939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_244)   --->   "%xor_ln42_138 = xor i1 %tmp_1939, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'xor' 'xor_ln42_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_244 = and i1 %tmp_1938, i1 %xor_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'and' 'and_ln42_244' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_749 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_33, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'partselect' 'tmp_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.57ns)   --->   "%icmp_ln42_139 = icmp_eq  i3 %tmp_749, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'icmp' 'icmp_ln42_139' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_750 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_33, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'partselect' 'tmp_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.70ns)   --->   "%icmp_ln42_140 = icmp_eq  i4 %tmp_750, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'icmp' 'icmp_ln42_140' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.70ns)   --->   "%icmp_ln42_141 = icmp_eq  i4 %tmp_750, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'icmp' 'icmp_ln42_141' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.58ns)   --->   "%a_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i6, i6 28, i16 %data_32_val_read, i6 29, i16 %data_33_val_read, i6 30, i16 %data_34_val_read, i6 31, i16 %data_35_val_read, i6 32, i16 %data_36_val_read, i6 33, i16 %data_37_val_read, i6 34, i16 %data_38_val_read, i6 35, i16 %data_39_val_read, i16 0, i6 %idx_read"   --->   Operation 209 'sparsemux' 'a_16' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.58ns)   --->   "%a_17 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i6, i6 28, i16 %data_33_val_read, i6 29, i16 %data_34_val_read, i6 30, i16 %data_35_val_read, i6 31, i16 %data_36_val_read, i6 32, i16 %data_37_val_read, i6 33, i16 %data_38_val_read, i6 34, i16 %data_39_val_read, i6 35, i16 %data_40_val_read, i16 0, i6 %idx_read"   --->   Operation 210 'sparsemux' 'a_17' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.58ns)   --->   "%a_18 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.8i16.i16.i6, i6 28, i16 %data_34_val_read, i6 29, i16 %data_35_val_read, i6 30, i16 %data_36_val_read, i6 31, i16 %data_37_val_read, i6 32, i16 %data_38_val_read, i6 33, i16 %data_39_val_read, i6 34, i16 %data_40_val_read, i6 35, i16 %data_41_val_read, i16 0, i6 %idx_read"   --->   Operation 211 'sparsemux' 'a_18' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.22>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_198)   --->   "%select_ln42 = select i1 %and_ln42_195, i1 %icmp_ln42_112, i1 %icmp_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%tmp_1898 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'bitselect' 'tmp_1898' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%xor_ln42_166 = xor i1 %tmp_1898, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'xor' 'xor_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%and_ln42_196 = and i1 %icmp_ln42_111, i1 %xor_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'and' 'and_ln42_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_199)   --->   "%select_ln42_111 = select i1 %and_ln42_195, i1 %and_ln42_196, i1 %icmp_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'select' 'select_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_113)   --->   "%and_ln42_197 = and i1 %and_ln42_195, i1 %icmp_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'and' 'and_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_198)   --->   "%xor_ln42_111 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'xor' 'xor_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_198)   --->   "%or_ln42_111 = or i1 %tmp_1897, i1 %xor_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'or' 'or_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_198)   --->   "%xor_ln42_112 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'xor' 'xor_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_198 = and i1 %or_ln42_111, i1 %xor_ln42_112" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'and' 'and_ln42_198' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_199 = and i1 %tmp_1897, i1 %select_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'and' 'and_ln42_199' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_113)   --->   "%or_ln42_112 = or i1 %and_ln42_197, i1 %and_ln42_199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'or' 'or_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_113)   --->   "%xor_ln42_113 = xor i1 %or_ln42_112, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'xor' 'xor_ln42_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_113)   --->   "%and_ln42_200 = and i1 %tmp, i1 %xor_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'and' 'and_ln42_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_113)   --->   "%select_ln42_112 = select i1 %and_ln42_198, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'select' 'select_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_113 = or i1 %and_ln42_198, i1 %and_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'or' 'or_ln42_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_113 = select i1 %or_ln42_113, i16 %select_ln42_112, i16 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'select' 'select_ln42_113' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_205)   --->   "%select_ln42_114 = select i1 %and_ln42_202, i1 %icmp_ln42_116, i1 %icmp_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'select' 'select_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%tmp_1904 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_27, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'bitselect' 'tmp_1904' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%xor_ln42_167 = xor i1 %tmp_1904, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'xor' 'xor_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%and_ln42_203 = and i1 %icmp_ln42_115, i1 %xor_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'and' 'and_ln42_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_206)   --->   "%select_ln42_115 = select i1 %and_ln42_202, i1 %and_ln42_203, i1 %icmp_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'select' 'select_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_117)   --->   "%and_ln42_204 = and i1 %and_ln42_202, i1 %icmp_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'and' 'and_ln42_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_205)   --->   "%xor_ln42_115 = xor i1 %select_ln42_114, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'xor' 'xor_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_205)   --->   "%or_ln42_115 = or i1 %tmp_1903, i1 %xor_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'or' 'or_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_205)   --->   "%xor_ln42_116 = xor i1 %tmp_1899, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'xor' 'xor_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_205 = and i1 %or_ln42_115, i1 %xor_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'and' 'and_ln42_205' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_206 = and i1 %tmp_1903, i1 %select_ln42_115" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'and' 'and_ln42_206' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_117)   --->   "%or_ln42_116 = or i1 %and_ln42_204, i1 %and_ln42_206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'or' 'or_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_117)   --->   "%xor_ln42_117 = xor i1 %or_ln42_116, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'xor' 'xor_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_117)   --->   "%and_ln42_207 = and i1 %tmp_1899, i1 %xor_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'and' 'and_ln42_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_117)   --->   "%select_ln42_116 = select i1 %and_ln42_205, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'select' 'select_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_117 = or i1 %and_ln42_205, i1 %and_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'or' 'or_ln42_117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_117 = select i1 %or_ln42_117, i16 %select_ln42_116, i16 %add_ln42_27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'select' 'select_ln42_117' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_212)   --->   "%select_ln42_118 = select i1 %and_ln42_209, i1 %icmp_ln42_120, i1 %icmp_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'select' 'select_ln42_118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%tmp_1910 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_28, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'bitselect' 'tmp_1910' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%xor_ln42_168 = xor i1 %tmp_1910, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'xor' 'xor_ln42_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%and_ln42_210 = and i1 %icmp_ln42_119, i1 %xor_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'and' 'and_ln42_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_213)   --->   "%select_ln42_119 = select i1 %and_ln42_209, i1 %and_ln42_210, i1 %icmp_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'select' 'select_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_121)   --->   "%and_ln42_211 = and i1 %and_ln42_209, i1 %icmp_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'and' 'and_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_212)   --->   "%xor_ln42_119 = xor i1 %select_ln42_118, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'xor' 'xor_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_212)   --->   "%or_ln42_119 = or i1 %tmp_1909, i1 %xor_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'or' 'or_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_212)   --->   "%xor_ln42_120 = xor i1 %tmp_1905, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'xor' 'xor_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_212 = and i1 %or_ln42_119, i1 %xor_ln42_120" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'and' 'and_ln42_212' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_213 = and i1 %tmp_1909, i1 %select_ln42_119" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'and' 'and_ln42_213' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_121)   --->   "%or_ln42_120 = or i1 %and_ln42_211, i1 %and_ln42_213" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'or' 'or_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_121)   --->   "%xor_ln42_121 = xor i1 %or_ln42_120, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'xor' 'xor_ln42_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_121)   --->   "%and_ln42_214 = and i1 %tmp_1905, i1 %xor_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'and' 'and_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_121)   --->   "%select_ln42_120 = select i1 %and_ln42_212, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'select' 'select_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_121 = or i1 %and_ln42_212, i1 %and_ln42_214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'or' 'or_ln42_121' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_121 = select i1 %or_ln42_121, i16 %select_ln42_120, i16 %add_ln42_28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'select' 'select_ln42_121' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_219)   --->   "%select_ln42_122 = select i1 %and_ln42_216, i1 %icmp_ln42_124, i1 %icmp_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'select' 'select_ln42_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%tmp_1916 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_29, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'bitselect' 'tmp_1916' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%xor_ln42_169 = xor i1 %tmp_1916, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'xor' 'xor_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%and_ln42_217 = and i1 %icmp_ln42_123, i1 %xor_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'and' 'and_ln42_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_220)   --->   "%select_ln42_123 = select i1 %and_ln42_216, i1 %and_ln42_217, i1 %icmp_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'select' 'select_ln42_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_125)   --->   "%and_ln42_218 = and i1 %and_ln42_216, i1 %icmp_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'and' 'and_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_219)   --->   "%xor_ln42_123 = xor i1 %select_ln42_122, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'xor' 'xor_ln42_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_219)   --->   "%or_ln42_123 = or i1 %tmp_1915, i1 %xor_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'or' 'or_ln42_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_219)   --->   "%xor_ln42_124 = xor i1 %tmp_1911, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'xor' 'xor_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_219 = and i1 %or_ln42_123, i1 %xor_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'and' 'and_ln42_219' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_220 = and i1 %tmp_1915, i1 %select_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'and' 'and_ln42_220' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_125)   --->   "%or_ln42_124 = or i1 %and_ln42_218, i1 %and_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'or' 'or_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_125)   --->   "%xor_ln42_125 = xor i1 %or_ln42_124, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'xor' 'xor_ln42_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_125)   --->   "%and_ln42_221 = and i1 %tmp_1911, i1 %xor_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'and' 'and_ln42_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_125)   --->   "%select_ln42_124 = select i1 %and_ln42_219, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'select' 'select_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_125 = or i1 %and_ln42_219, i1 %and_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'or' 'or_ln42_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_125 = select i1 %or_ln42_125, i16 %select_ln42_124, i16 %add_ln42_29" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'select' 'select_ln42_125' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_226)   --->   "%select_ln42_126 = select i1 %and_ln42_223, i1 %icmp_ln42_128, i1 %icmp_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'select' 'select_ln42_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%tmp_1922 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_30, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'bitselect' 'tmp_1922' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%xor_ln42_170 = xor i1 %tmp_1922, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'xor' 'xor_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%and_ln42_224 = and i1 %icmp_ln42_127, i1 %xor_ln42_170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'and' 'and_ln42_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_227)   --->   "%select_ln42_127 = select i1 %and_ln42_223, i1 %and_ln42_224, i1 %icmp_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'select' 'select_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_129)   --->   "%and_ln42_225 = and i1 %and_ln42_223, i1 %icmp_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'and' 'and_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_226)   --->   "%xor_ln42_127 = xor i1 %select_ln42_126, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'xor' 'xor_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_226)   --->   "%or_ln42_127 = or i1 %tmp_1921, i1 %xor_ln42_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'or' 'or_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_226)   --->   "%xor_ln42_128 = xor i1 %tmp_1917, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'xor' 'xor_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_226 = and i1 %or_ln42_127, i1 %xor_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'and' 'and_ln42_226' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_227 = and i1 %tmp_1921, i1 %select_ln42_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'and' 'and_ln42_227' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_129)   --->   "%or_ln42_128 = or i1 %and_ln42_225, i1 %and_ln42_227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'or' 'or_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_129)   --->   "%xor_ln42_129 = xor i1 %or_ln42_128, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'xor' 'xor_ln42_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_129)   --->   "%and_ln42_228 = and i1 %tmp_1917, i1 %xor_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'and' 'and_ln42_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_129)   --->   "%select_ln42_128 = select i1 %and_ln42_226, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'select' 'select_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 295 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_129 = or i1 %and_ln42_226, i1 %and_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'or' 'or_ln42_129' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_129 = select i1 %or_ln42_129, i16 %select_ln42_128, i16 %add_ln42_30" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'select' 'select_ln42_129' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_233)   --->   "%select_ln42_130 = select i1 %and_ln42_230, i1 %icmp_ln42_132, i1 %icmp_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'select' 'select_ln42_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%tmp_1928 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_31, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'bitselect' 'tmp_1928' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%xor_ln42_171 = xor i1 %tmp_1928, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'xor' 'xor_ln42_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%and_ln42_231 = and i1 %icmp_ln42_131, i1 %xor_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'and' 'and_ln42_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_234)   --->   "%select_ln42_131 = select i1 %and_ln42_230, i1 %and_ln42_231, i1 %icmp_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'select' 'select_ln42_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_133)   --->   "%and_ln42_232 = and i1 %and_ln42_230, i1 %icmp_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'and' 'and_ln42_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_233)   --->   "%xor_ln42_131 = xor i1 %select_ln42_130, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'xor' 'xor_ln42_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_233)   --->   "%or_ln42_131 = or i1 %tmp_1927, i1 %xor_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'or' 'or_ln42_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_233)   --->   "%xor_ln42_132 = xor i1 %tmp_1923, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'xor' 'xor_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_233 = and i1 %or_ln42_131, i1 %xor_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'and' 'and_ln42_233' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_234 = and i1 %tmp_1927, i1 %select_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'and' 'and_ln42_234' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_133)   --->   "%or_ln42_132 = or i1 %and_ln42_232, i1 %and_ln42_234" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'or' 'or_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_133)   --->   "%xor_ln42_133 = xor i1 %or_ln42_132, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'xor' 'xor_ln42_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_133)   --->   "%and_ln42_235 = and i1 %tmp_1923, i1 %xor_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'and' 'and_ln42_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_133)   --->   "%select_ln42_132 = select i1 %and_ln42_233, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'select' 'select_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_133 = or i1 %and_ln42_233, i1 %and_ln42_235" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'or' 'or_ln42_133' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_133 = select i1 %or_ln42_133, i16 %select_ln42_132, i16 %add_ln42_31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'select' 'select_ln42_133' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_240)   --->   "%select_ln42_134 = select i1 %and_ln42_237, i1 %icmp_ln42_136, i1 %icmp_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'select' 'select_ln42_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%tmp_1934 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_32, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'bitselect' 'tmp_1934' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%xor_ln42_172 = xor i1 %tmp_1934, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'xor' 'xor_ln42_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%and_ln42_238 = and i1 %icmp_ln42_135, i1 %xor_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'and' 'and_ln42_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_241)   --->   "%select_ln42_135 = select i1 %and_ln42_237, i1 %and_ln42_238, i1 %icmp_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'select' 'select_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_137)   --->   "%and_ln42_239 = and i1 %and_ln42_237, i1 %icmp_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'and' 'and_ln42_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_240)   --->   "%xor_ln42_135 = xor i1 %select_ln42_134, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'xor' 'xor_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_240)   --->   "%or_ln42_135 = or i1 %tmp_1933, i1 %xor_ln42_135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'or' 'or_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_240)   --->   "%xor_ln42_136 = xor i1 %tmp_1929, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'xor' 'xor_ln42_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_240 = and i1 %or_ln42_135, i1 %xor_ln42_136" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'and' 'and_ln42_240' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_241 = and i1 %tmp_1933, i1 %select_ln42_135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'and' 'and_ln42_241' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_137)   --->   "%or_ln42_136 = or i1 %and_ln42_239, i1 %and_ln42_241" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'or' 'or_ln42_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_137)   --->   "%xor_ln42_137 = xor i1 %or_ln42_136, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'xor' 'xor_ln42_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_137)   --->   "%and_ln42_242 = and i1 %tmp_1929, i1 %xor_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'and' 'and_ln42_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_137)   --->   "%select_ln42_136 = select i1 %and_ln42_240, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'select' 'select_ln42_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_137 = or i1 %and_ln42_240, i1 %and_ln42_242" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'or' 'or_ln42_137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_137 = select i1 %or_ln42_137, i16 %select_ln42_136, i16 %add_ln42_32" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'select' 'select_ln42_137' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_247)   --->   "%select_ln42_138 = select i1 %and_ln42_244, i1 %icmp_ln42_140, i1 %icmp_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'select' 'select_ln42_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%tmp_1940 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_33, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'bitselect' 'tmp_1940' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%xor_ln42_173 = xor i1 %tmp_1940, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'xor' 'xor_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%and_ln42_245 = and i1 %icmp_ln42_139, i1 %xor_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'and' 'and_ln42_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_248)   --->   "%select_ln42_139 = select i1 %and_ln42_244, i1 %and_ln42_245, i1 %icmp_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'select' 'select_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_141)   --->   "%and_ln42_246 = and i1 %and_ln42_244, i1 %icmp_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'and' 'and_ln42_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_247)   --->   "%xor_ln42_139 = xor i1 %select_ln42_138, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'xor' 'xor_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_247)   --->   "%or_ln42_139 = or i1 %tmp_1939, i1 %xor_ln42_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'or' 'or_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_247)   --->   "%xor_ln42_140 = xor i1 %tmp_1935, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'xor' 'xor_ln42_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_247 = and i1 %or_ln42_139, i1 %xor_ln42_140" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'and' 'and_ln42_247' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 341 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_248 = and i1 %tmp_1939, i1 %select_ln42_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'and' 'and_ln42_248' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_141)   --->   "%or_ln42_140 = or i1 %and_ln42_246, i1 %and_ln42_248" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'or' 'or_ln42_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_141)   --->   "%xor_ln42_141 = xor i1 %or_ln42_140, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'xor' 'xor_ln42_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_141)   --->   "%and_ln42_249 = and i1 %tmp_1935, i1 %xor_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'and' 'and_ln42_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_141)   --->   "%select_ln42_140 = select i1 %and_ln42_247, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'select' 'select_ln42_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 346 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_141 = or i1 %and_ln42_247, i1 %and_ln42_249" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'or' 'or_ln42_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_141 = select i1 %or_ln42_141, i16 %select_ln42_140, i16 %add_ln42_33" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'select' 'select_ln42_141' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 348 [1/1] (0.00ns)   --->   "%conv_i_i_4 = sext i16 %a_16"   --->   Operation 348 'sext' 'conv_i_i_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 349 [1/1] (0.00ns)   --->   "%sext_ln73_34 = sext i16 %weights_36_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'sext' 'sext_ln73_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 350 [1/1] (1.94ns)   --->   "%mul_ln73_34 = mul i32 %conv_i_i_4, i32 %sext_ln73_34" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'mul' 'mul_ln73_34' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns)   --->   "%tmp_1941 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_34, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'bitselect' 'tmp_1941' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%trunc_ln42_62 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_34, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'partselect' 'trunc_ln42_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%tmp_1942 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_34, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'bitselect' 'tmp_1942' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%tmp_1943 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_34, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'bitselect' 'tmp_1943' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln42_63 = trunc i32 %mul_ln73_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'trunc' 'trunc_ln42_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 356 [1/1] (0.73ns)   --->   "%icmp_ln42_142 = icmp_ne  i11 %trunc_ln42_63, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'icmp' 'icmp_ln42_142' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_251)   --->   "%tmp_1944 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_34, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'bitselect' 'tmp_1944' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%or_ln42_142 = or i1 %tmp_1942, i1 %icmp_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'or' 'or_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%and_ln42_250 = and i1 %or_ln42_142, i1 %tmp_1943" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'and' 'and_ln42_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_34)   --->   "%zext_ln42_34 = zext i1 %and_ln42_250" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'zext' 'zext_ln42_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 361 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_34 = add i16 %trunc_ln42_62, i16 %zext_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'add' 'add_ln42_34' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns)   --->   "%tmp_1945 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_34, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'bitselect' 'tmp_1945' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_251)   --->   "%xor_ln42_142 = xor i1 %tmp_1945, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'xor' 'xor_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_251 = and i1 %tmp_1944, i1 %xor_ln42_142" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'and' 'and_ln42_251' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_751 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_34, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'partselect' 'tmp_751' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 366 [1/1] (0.57ns)   --->   "%icmp_ln42_143 = icmp_eq  i3 %tmp_751, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'icmp' 'icmp_ln42_143' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_752 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_34, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'partselect' 'tmp_752' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.70ns)   --->   "%icmp_ln42_144 = icmp_eq  i4 %tmp_752, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'icmp' 'icmp_ln42_144' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 369 [1/1] (0.70ns)   --->   "%icmp_ln42_145 = icmp_eq  i4 %tmp_752, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'icmp' 'icmp_ln42_145' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_254)   --->   "%select_ln42_142 = select i1 %and_ln42_251, i1 %icmp_ln42_144, i1 %icmp_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'select' 'select_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_255)   --->   "%tmp_1946 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_34, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'bitselect' 'tmp_1946' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_255)   --->   "%xor_ln42_174 = xor i1 %tmp_1946, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'xor' 'xor_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_255)   --->   "%and_ln42_252 = and i1 %icmp_ln42_143, i1 %xor_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'and' 'and_ln42_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_255)   --->   "%select_ln42_143 = select i1 %and_ln42_251, i1 %and_ln42_252, i1 %icmp_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'select' 'select_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_145)   --->   "%and_ln42_253 = and i1 %and_ln42_251, i1 %icmp_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'and' 'and_ln42_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_254)   --->   "%xor_ln42_143 = xor i1 %select_ln42_142, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'xor' 'xor_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_254)   --->   "%or_ln42_143 = or i1 %tmp_1945, i1 %xor_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'or' 'or_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_254)   --->   "%xor_ln42_144 = xor i1 %tmp_1941, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'xor' 'xor_ln42_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_254 = and i1 %or_ln42_143, i1 %xor_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'and' 'and_ln42_254' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 380 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_255 = and i1 %tmp_1945, i1 %select_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'and' 'and_ln42_255' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_145)   --->   "%or_ln42_144 = or i1 %and_ln42_253, i1 %and_ln42_255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'or' 'or_ln42_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_145)   --->   "%xor_ln42_145 = xor i1 %or_ln42_144, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'xor' 'xor_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_145)   --->   "%and_ln42_256 = and i1 %tmp_1941, i1 %xor_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_145)   --->   "%select_ln42_144 = select i1 %and_ln42_254, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'select' 'select_ln42_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 385 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_145 = or i1 %and_ln42_254, i1 %and_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'or' 'or_ln42_145' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_145 = select i1 %or_ln42_145, i16 %select_ln42_144, i16 %add_ln42_34" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'select' 'select_ln42_145' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln73_35 = sext i16 %weights_37_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'sext' 'sext_ln73_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 388 [1/1] (1.94ns)   --->   "%mul_ln73_35 = mul i32 %conv_i_i_4, i32 %sext_ln73_35" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'mul' 'mul_ln73_35' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_1947 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_35, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'bitselect' 'tmp_1947' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%trunc_ln42_64 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_35, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'partselect' 'trunc_ln42_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%tmp_1948 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_35, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'bitselect' 'tmp_1948' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%tmp_1949 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_35, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'bitselect' 'tmp_1949' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 393 [1/1] (0.00ns)   --->   "%trunc_ln42_65 = trunc i32 %mul_ln73_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'trunc' 'trunc_ln42_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 394 [1/1] (0.73ns)   --->   "%icmp_ln42_146 = icmp_ne  i11 %trunc_ln42_65, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'icmp' 'icmp_ln42_146' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_258)   --->   "%tmp_1950 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_35, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'bitselect' 'tmp_1950' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%or_ln42_146 = or i1 %tmp_1948, i1 %icmp_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'or' 'or_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%and_ln42_257 = and i1 %or_ln42_146, i1 %tmp_1949" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'and' 'and_ln42_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%zext_ln42_35 = zext i1 %and_ln42_257" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'zext' 'zext_ln42_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 399 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_35 = add i16 %trunc_ln42_64, i16 %zext_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'add' 'add_ln42_35' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_1951 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_35, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'bitselect' 'tmp_1951' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_258)   --->   "%xor_ln42_146 = xor i1 %tmp_1951, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'xor' 'xor_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_258 = and i1 %tmp_1950, i1 %xor_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'and' 'and_ln42_258' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns)   --->   "%tmp_753 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_35, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'partselect' 'tmp_753' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 404 [1/1] (0.57ns)   --->   "%icmp_ln42_147 = icmp_eq  i3 %tmp_753, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'icmp' 'icmp_ln42_147' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_754 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_35, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'partselect' 'tmp_754' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 406 [1/1] (0.70ns)   --->   "%icmp_ln42_148 = icmp_eq  i4 %tmp_754, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'icmp' 'icmp_ln42_148' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 407 [1/1] (0.70ns)   --->   "%icmp_ln42_149 = icmp_eq  i4 %tmp_754, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'icmp' 'icmp_ln42_149' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_261)   --->   "%select_ln42_146 = select i1 %and_ln42_258, i1 %icmp_ln42_148, i1 %icmp_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'select' 'select_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_262)   --->   "%tmp_1952 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_35, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'bitselect' 'tmp_1952' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_262)   --->   "%xor_ln42_175 = xor i1 %tmp_1952, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'xor' 'xor_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_262)   --->   "%and_ln42_259 = and i1 %icmp_ln42_147, i1 %xor_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'and' 'and_ln42_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_262)   --->   "%select_ln42_147 = select i1 %and_ln42_258, i1 %and_ln42_259, i1 %icmp_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'select' 'select_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_149)   --->   "%and_ln42_260 = and i1 %and_ln42_258, i1 %icmp_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'and' 'and_ln42_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_261)   --->   "%xor_ln42_147 = xor i1 %select_ln42_146, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'xor' 'xor_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_261)   --->   "%or_ln42_147 = or i1 %tmp_1951, i1 %xor_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'or' 'or_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_261)   --->   "%xor_ln42_148 = xor i1 %tmp_1947, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'xor' 'xor_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_261 = and i1 %or_ln42_147, i1 %xor_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'and' 'and_ln42_261' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_262 = and i1 %tmp_1951, i1 %select_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'and' 'and_ln42_262' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_149)   --->   "%or_ln42_148 = or i1 %and_ln42_260, i1 %and_ln42_262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'or' 'or_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_149)   --->   "%xor_ln42_149 = xor i1 %or_ln42_148, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'xor' 'xor_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_149)   --->   "%and_ln42_263 = and i1 %tmp_1947, i1 %xor_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'and' 'and_ln42_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_149)   --->   "%select_ln42_148 = select i1 %and_ln42_261, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'select' 'select_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_149 = or i1 %and_ln42_261, i1 %and_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'or' 'or_ln42_149' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_149 = select i1 %or_ln42_149, i16 %select_ln42_148, i16 %add_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'select' 'select_ln42_149' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns)   --->   "%conv_i_i_5 = sext i16 %a_17"   --->   Operation 425 'sext' 'conv_i_i_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln73_36 = sext i16 %weights_38_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'sext' 'sext_ln73_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 427 [1/1] (1.94ns)   --->   "%mul_ln73_36 = mul i32 %conv_i_i_5, i32 %sext_ln73_36" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'mul' 'mul_ln73_36' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_1953 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_36, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'bitselect' 'tmp_1953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%trunc_ln42_66 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_36, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'partselect' 'trunc_ln42_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%tmp_1954 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_36, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'bitselect' 'tmp_1954' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%tmp_1955 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_36, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'bitselect' 'tmp_1955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln42_67 = trunc i32 %mul_ln73_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'trunc' 'trunc_ln42_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 433 [1/1] (0.73ns)   --->   "%icmp_ln42_150 = icmp_ne  i11 %trunc_ln42_67, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'icmp' 'icmp_ln42_150' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_265)   --->   "%tmp_1956 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_36, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'bitselect' 'tmp_1956' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%or_ln42_150 = or i1 %tmp_1954, i1 %icmp_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'or' 'or_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%and_ln42_264 = and i1 %or_ln42_150, i1 %tmp_1955" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'and' 'and_ln42_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%zext_ln42_36 = zext i1 %and_ln42_264" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'zext' 'zext_ln42_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 438 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_36 = add i16 %trunc_ln42_66, i16 %zext_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'add' 'add_ln42_36' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_1957 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_36, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'bitselect' 'tmp_1957' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_265)   --->   "%xor_ln42_150 = xor i1 %tmp_1957, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'xor' 'xor_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_265 = and i1 %tmp_1956, i1 %xor_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'and' 'and_ln42_265' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_755 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_36, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'partselect' 'tmp_755' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 443 [1/1] (0.57ns)   --->   "%icmp_ln42_151 = icmp_eq  i3 %tmp_755, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'icmp' 'icmp_ln42_151' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_756 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_36, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'partselect' 'tmp_756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.70ns)   --->   "%icmp_ln42_152 = icmp_eq  i4 %tmp_756, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'icmp' 'icmp_ln42_152' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.70ns)   --->   "%icmp_ln42_153 = icmp_eq  i4 %tmp_756, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'icmp' 'icmp_ln42_153' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_268)   --->   "%select_ln42_150 = select i1 %and_ln42_265, i1 %icmp_ln42_152, i1 %icmp_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'select' 'select_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_269)   --->   "%tmp_1958 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_36, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'bitselect' 'tmp_1958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_269)   --->   "%xor_ln42_176 = xor i1 %tmp_1958, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'xor' 'xor_ln42_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_269)   --->   "%and_ln42_266 = and i1 %icmp_ln42_151, i1 %xor_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'and' 'and_ln42_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_269)   --->   "%select_ln42_151 = select i1 %and_ln42_265, i1 %and_ln42_266, i1 %icmp_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'select' 'select_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_153)   --->   "%and_ln42_267 = and i1 %and_ln42_265, i1 %icmp_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'and' 'and_ln42_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_268)   --->   "%xor_ln42_151 = xor i1 %select_ln42_150, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'xor' 'xor_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_268)   --->   "%or_ln42_151 = or i1 %tmp_1957, i1 %xor_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'or' 'or_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_268)   --->   "%xor_ln42_152 = xor i1 %tmp_1953, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'xor' 'xor_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_268 = and i1 %or_ln42_151, i1 %xor_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'and' 'and_ln42_268' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_269 = and i1 %tmp_1957, i1 %select_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'and' 'and_ln42_269' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_153)   --->   "%or_ln42_152 = or i1 %and_ln42_267, i1 %and_ln42_269" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'or' 'or_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_153)   --->   "%xor_ln42_153 = xor i1 %or_ln42_152, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'xor' 'xor_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_153)   --->   "%and_ln42_270 = and i1 %tmp_1953, i1 %xor_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'and' 'and_ln42_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_153)   --->   "%select_ln42_152 = select i1 %and_ln42_268, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'select' 'select_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_153 = or i1 %and_ln42_268, i1 %and_ln42_270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'or' 'or_ln42_153' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_153 = select i1 %or_ln42_153, i16 %select_ln42_152, i16 %add_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'select' 'select_ln42_153' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln73_37 = sext i16 %weights_39_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'sext' 'sext_ln73_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (1.94ns)   --->   "%mul_ln73_37 = mul i32 %conv_i_i_5, i32 %sext_ln73_37" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'mul' 'mul_ln73_37' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_1959 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_37, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'bitselect' 'tmp_1959' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%trunc_ln42_68 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_37, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'partselect' 'trunc_ln42_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%tmp_1960 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_37, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'bitselect' 'tmp_1960' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%tmp_1961 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_37, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'bitselect' 'tmp_1961' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln42_69 = trunc i32 %mul_ln73_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'trunc' 'trunc_ln42_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.73ns)   --->   "%icmp_ln42_154 = icmp_ne  i11 %trunc_ln42_69, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'icmp' 'icmp_ln42_154' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_272)   --->   "%tmp_1962 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_37, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'bitselect' 'tmp_1962' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%or_ln42_154 = or i1 %tmp_1960, i1 %icmp_ln42_154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'or' 'or_ln42_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%and_ln42_271 = and i1 %or_ln42_154, i1 %tmp_1961" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'and' 'and_ln42_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%zext_ln42_37 = zext i1 %and_ln42_271" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'zext' 'zext_ln42_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_37 = add i16 %trunc_ln42_68, i16 %zext_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'add' 'add_ln42_37' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_1963 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_37, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'bitselect' 'tmp_1963' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_272)   --->   "%xor_ln42_154 = xor i1 %tmp_1963, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'xor' 'xor_ln42_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_272 = and i1 %tmp_1962, i1 %xor_ln42_154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'and' 'and_ln42_272' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%tmp_757 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_37, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'partselect' 'tmp_757' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.57ns)   --->   "%icmp_ln42_155 = icmp_eq  i3 %tmp_757, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'icmp' 'icmp_ln42_155' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_758 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_37, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'partselect' 'tmp_758' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 483 [1/1] (0.70ns)   --->   "%icmp_ln42_156 = icmp_eq  i4 %tmp_758, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'icmp' 'icmp_ln42_156' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.70ns)   --->   "%icmp_ln42_157 = icmp_eq  i4 %tmp_758, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'icmp' 'icmp_ln42_157' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_275)   --->   "%select_ln42_154 = select i1 %and_ln42_272, i1 %icmp_ln42_156, i1 %icmp_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'select' 'select_ln42_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_276)   --->   "%tmp_1964 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_37, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'bitselect' 'tmp_1964' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_276)   --->   "%xor_ln42_177 = xor i1 %tmp_1964, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'xor' 'xor_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_276)   --->   "%and_ln42_273 = and i1 %icmp_ln42_155, i1 %xor_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'and' 'and_ln42_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_276)   --->   "%select_ln42_155 = select i1 %and_ln42_272, i1 %and_ln42_273, i1 %icmp_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'select' 'select_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_157)   --->   "%and_ln42_274 = and i1 %and_ln42_272, i1 %icmp_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'and' 'and_ln42_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_275)   --->   "%xor_ln42_155 = xor i1 %select_ln42_154, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'xor' 'xor_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_275)   --->   "%or_ln42_155 = or i1 %tmp_1963, i1 %xor_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'or' 'or_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_275)   --->   "%xor_ln42_156 = xor i1 %tmp_1959, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'xor' 'xor_ln42_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_275 = and i1 %or_ln42_155, i1 %xor_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'and' 'and_ln42_275' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_276 = and i1 %tmp_1963, i1 %select_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'and' 'and_ln42_276' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_157)   --->   "%or_ln42_156 = or i1 %and_ln42_274, i1 %and_ln42_276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'or' 'or_ln42_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_157)   --->   "%xor_ln42_157 = xor i1 %or_ln42_156, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'xor' 'xor_ln42_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_157)   --->   "%and_ln42_277 = and i1 %tmp_1959, i1 %xor_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'and' 'and_ln42_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_157)   --->   "%select_ln42_156 = select i1 %and_ln42_275, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'select' 'select_ln42_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_157 = or i1 %and_ln42_275, i1 %and_ln42_277" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'or' 'or_ln42_157' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_157 = select i1 %or_ln42_157, i16 %select_ln42_156, i16 %add_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'select' 'select_ln42_157' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns)   --->   "%conv_i_i_6 = sext i16 %a_18"   --->   Operation 502 'sext' 'conv_i_i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln73_38 = sext i16 %weights_40_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'sext' 'sext_ln73_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (1.94ns)   --->   "%mul_ln73_38 = mul i32 %conv_i_i_6, i32 %sext_ln73_38" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'mul' 'mul_ln73_38' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_1965 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_38, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'bitselect' 'tmp_1965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%trunc_ln42_70 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_38, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'partselect' 'trunc_ln42_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%tmp_1966 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_38, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'bitselect' 'tmp_1966' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%tmp_1967 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_38, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'bitselect' 'tmp_1967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 509 [1/1] (0.00ns)   --->   "%trunc_ln42_71 = trunc i32 %mul_ln73_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'trunc' 'trunc_ln42_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 510 [1/1] (0.73ns)   --->   "%icmp_ln42_158 = icmp_ne  i11 %trunc_ln42_71, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'icmp' 'icmp_ln42_158' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_279)   --->   "%tmp_1968 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_38, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'bitselect' 'tmp_1968' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%or_ln42_158 = or i1 %tmp_1966, i1 %icmp_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'or' 'or_ln42_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%and_ln42_278 = and i1 %or_ln42_158, i1 %tmp_1967" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'and' 'and_ln42_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%zext_ln42_38 = zext i1 %and_ln42_278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'zext' 'zext_ln42_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_38 = add i16 %trunc_ln42_70, i16 %zext_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'add' 'add_ln42_38' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns)   --->   "%tmp_1969 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_38, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'bitselect' 'tmp_1969' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_279)   --->   "%xor_ln42_158 = xor i1 %tmp_1969, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'xor' 'xor_ln42_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_279 = and i1 %tmp_1968, i1 %xor_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'and' 'and_ln42_279' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns)   --->   "%tmp_759 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_38, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'partselect' 'tmp_759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 520 [1/1] (0.57ns)   --->   "%icmp_ln42_159 = icmp_eq  i3 %tmp_759, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'icmp' 'icmp_ln42_159' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_760 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_38, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'partselect' 'tmp_760' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.70ns)   --->   "%icmp_ln42_160 = icmp_eq  i4 %tmp_760, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'icmp' 'icmp_ln42_160' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.70ns)   --->   "%icmp_ln42_161 = icmp_eq  i4 %tmp_760, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'icmp' 'icmp_ln42_161' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_282)   --->   "%select_ln42_158 = select i1 %and_ln42_279, i1 %icmp_ln42_160, i1 %icmp_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'select' 'select_ln42_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_283)   --->   "%tmp_1970 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_38, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'bitselect' 'tmp_1970' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_283)   --->   "%xor_ln42_178 = xor i1 %tmp_1970, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'xor' 'xor_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_283)   --->   "%and_ln42_280 = and i1 %icmp_ln42_159, i1 %xor_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'and' 'and_ln42_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_283)   --->   "%select_ln42_159 = select i1 %and_ln42_279, i1 %and_ln42_280, i1 %icmp_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'select' 'select_ln42_159' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_161)   --->   "%and_ln42_281 = and i1 %and_ln42_279, i1 %icmp_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'and' 'and_ln42_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_282)   --->   "%xor_ln42_159 = xor i1 %select_ln42_158, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'xor' 'xor_ln42_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_282)   --->   "%or_ln42_159 = or i1 %tmp_1969, i1 %xor_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'or' 'or_ln42_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_282)   --->   "%xor_ln42_160 = xor i1 %tmp_1965, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'xor' 'xor_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_282 = and i1 %or_ln42_159, i1 %xor_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'and' 'and_ln42_282' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_283 = and i1 %tmp_1969, i1 %select_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'and' 'and_ln42_283' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_161)   --->   "%or_ln42_160 = or i1 %and_ln42_281, i1 %and_ln42_283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'or' 'or_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_161)   --->   "%xor_ln42_161 = xor i1 %or_ln42_160, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'xor' 'xor_ln42_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_161)   --->   "%and_ln42_284 = and i1 %tmp_1965, i1 %xor_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'and' 'and_ln42_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_161)   --->   "%select_ln42_160 = select i1 %and_ln42_282, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'select' 'select_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_161 = or i1 %and_ln42_282, i1 %and_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'or' 'or_ln42_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_161 = select i1 %or_ln42_161, i16 %select_ln42_160, i16 %add_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'select' 'select_ln42_161' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln73_39 = sext i16 %weights_41_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'sext' 'sext_ln73_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (1.94ns)   --->   "%mul_ln73_39 = mul i32 %conv_i_i_6, i32 %sext_ln73_39" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'mul' 'mul_ln73_39' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns)   --->   "%tmp_1971 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_39, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'bitselect' 'tmp_1971' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%trunc_ln42_72 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_39, i32 12, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'partselect' 'trunc_ln42_72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%tmp_1972 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_39, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'bitselect' 'tmp_1972' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%tmp_1973 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_39, i32 11" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'bitselect' 'tmp_1973' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln42_73 = trunc i32 %mul_ln73_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'trunc' 'trunc_ln42_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 548 [1/1] (0.73ns)   --->   "%icmp_ln42_162 = icmp_ne  i11 %trunc_ln42_73, i11 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'icmp' 'icmp_ln42_162' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_286)   --->   "%tmp_1974 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_39, i32 27" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'bitselect' 'tmp_1974' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%or_ln42_162 = or i1 %tmp_1972, i1 %icmp_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'or' 'or_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%and_ln42_285 = and i1 %or_ln42_162, i1 %tmp_1973" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'and' 'and_ln42_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%zext_ln42_39 = zext i1 %and_ln42_285" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'zext' 'zext_ln42_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_39 = add i16 %trunc_ln42_72, i16 %zext_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'add' 'add_ln42_39' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%tmp_1975 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_39, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'bitselect' 'tmp_1975' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_286)   --->   "%xor_ln42_162 = xor i1 %tmp_1975, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'xor' 'xor_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_286 = and i1 %tmp_1974, i1 %xor_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'and' 'and_ln42_286' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_761 = partselect i3 @_ssdm_op_PartSelect.i3.i32.i32.i32, i32 %mul_ln73_39, i32 29, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'partselect' 'tmp_761' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.57ns)   --->   "%icmp_ln42_163 = icmp_eq  i3 %tmp_761, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'icmp' 'icmp_ln42_163' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns)   --->   "%tmp_762 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %mul_ln73_39, i32 28, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'partselect' 'tmp_762' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 560 [1/1] (0.70ns)   --->   "%icmp_ln42_164 = icmp_eq  i4 %tmp_762, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'icmp' 'icmp_ln42_164' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.70ns)   --->   "%icmp_ln42_165 = icmp_eq  i4 %tmp_762, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'icmp' 'icmp_ln42_165' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_289)   --->   "%select_ln42_162 = select i1 %and_ln42_286, i1 %icmp_ln42_164, i1 %icmp_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'select' 'select_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_290)   --->   "%tmp_1976 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_39, i32 28" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'bitselect' 'tmp_1976' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_290)   --->   "%xor_ln42_179 = xor i1 %tmp_1976, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'xor' 'xor_ln42_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_290)   --->   "%and_ln42_287 = and i1 %icmp_ln42_163, i1 %xor_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'and' 'and_ln42_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_290)   --->   "%select_ln42_163 = select i1 %and_ln42_286, i1 %and_ln42_287, i1 %icmp_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'select' 'select_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_165)   --->   "%and_ln42_288 = and i1 %and_ln42_286, i1 %icmp_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'and' 'and_ln42_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_289)   --->   "%xor_ln42_163 = xor i1 %select_ln42_162, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'xor' 'xor_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_289)   --->   "%or_ln42_163 = or i1 %tmp_1975, i1 %xor_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'or' 'or_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_289)   --->   "%xor_ln42_164 = xor i1 %tmp_1971, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'xor' 'xor_ln42_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_289 = and i1 %or_ln42_163, i1 %xor_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'and' 'and_ln42_289' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_290 = and i1 %tmp_1975, i1 %select_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'and' 'and_ln42_290' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_165)   --->   "%or_ln42_164 = or i1 %and_ln42_288, i1 %and_ln42_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'or' 'or_ln42_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_165)   --->   "%xor_ln42_165 = xor i1 %or_ln42_164, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'xor' 'xor_ln42_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_165)   --->   "%and_ln42_291 = and i1 %tmp_1971, i1 %xor_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'and' 'and_ln42_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_165)   --->   "%select_ln42_164 = select i1 %and_ln42_289, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'select' 'select_ln42_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_165 = or i1 %and_ln42_289, i1 %and_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'or' 'or_ln42_165' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_165 = select i1 %or_ln42_165, i16 %select_ln42_164, i16 %add_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'select' 'select_ln42_165' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i16 %select_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 579 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln58_47 = sext i16 %select_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 580 'sext' 'sext_ln58_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 581 [1/1] (0.78ns)   --->   "%add_ln58_47 = add i16 %select_ln42_121, i16 %select_ln42_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 581 'add' 'add_ln58_47' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.78ns)   --->   "%add_ln58 = add i17 %sext_ln58_47, i17 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 582 'add' 'add_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns)   --->   "%tmp_1977 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 583 'bitselect' 'tmp_1977' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_1978 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_47, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 584 'bitselect' 'tmp_1978' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_72)   --->   "%xor_ln58 = xor i1 %tmp_1977, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 585 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_72)   --->   "%and_ln58 = and i1 %tmp_1978, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 586 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_71)   --->   "%xor_ln58_95 = xor i1 %tmp_1978, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 587 'xor' 'xor_ln58_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_71)   --->   "%and_ln58_47 = and i1 %tmp_1977, i1 %xor_ln58_95" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 588 'and' 'and_ln58_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.12ns)   --->   "%xor_ln58_96 = xor i1 %tmp_1977, i1 %tmp_1978" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 589 'xor' 'xor_ln58_96' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_72)   --->   "%xor_ln58_97 = xor i1 %xor_ln58_96, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 590 'xor' 'xor_ln58_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_72)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_97" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 591 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_72)   --->   "%select_ln58 = select i1 %xor_ln58_96, i16 32767, i16 %add_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 592 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_71 = select i1 %and_ln58_47, i16 32768, i16 %add_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 593 'select' 'select_ln58_71' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_72 = select i1 %or_ln58, i16 %select_ln58, i16 %select_ln58_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 594 'select' 'select_ln58_72' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns)   --->   "%sext_ln58_48 = sext i16 %select_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 595 'sext' 'sext_ln58_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [1/1] (0.00ns)   --->   "%sext_ln58_49 = sext i16 %select_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 596 'sext' 'sext_ln58_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 597 [1/1] (0.78ns)   --->   "%add_ln58_48 = add i16 %select_ln42_125, i16 %select_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 597 'add' 'add_ln58_48' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.78ns)   --->   "%add_ln58_49 = add i17 %sext_ln58_49, i17 %sext_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 598 'add' 'add_ln58_49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_1979 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_49, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 599 'bitselect' 'tmp_1979' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 600 [1/1] (0.00ns)   --->   "%tmp_1980 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_48, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 600 'bitselect' 'tmp_1980' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_75)   --->   "%xor_ln58_98 = xor i1 %tmp_1979, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 601 'xor' 'xor_ln58_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_75)   --->   "%and_ln58_48 = and i1 %tmp_1980, i1 %xor_ln58_98" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 602 'and' 'and_ln58_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_74)   --->   "%xor_ln58_99 = xor i1 %tmp_1980, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 603 'xor' 'xor_ln58_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_74)   --->   "%and_ln58_49 = and i1 %tmp_1979, i1 %xor_ln58_99" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 604 'and' 'and_ln58_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.12ns)   --->   "%xor_ln58_100 = xor i1 %tmp_1979, i1 %tmp_1980" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 605 'xor' 'xor_ln58_100' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_75)   --->   "%xor_ln58_101 = xor i1 %xor_ln58_100, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 606 'xor' 'xor_ln58_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_75)   --->   "%or_ln58_23 = or i1 %and_ln58_48, i1 %xor_ln58_101" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 607 'or' 'or_ln58_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_75)   --->   "%select_ln58_73 = select i1 %xor_ln58_100, i16 32767, i16 %add_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 608 'select' 'select_ln58_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_74 = select i1 %and_ln58_49, i16 32768, i16 %add_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 609 'select' 'select_ln58_74' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_75 = select i1 %or_ln58_23, i16 %select_ln58_73, i16 %select_ln58_74" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 610 'select' 'select_ln58_75' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns)   --->   "%sext_ln58_50 = sext i16 %select_ln58_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 611 'sext' 'sext_ln58_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln58_51 = sext i16 %select_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 612 'sext' 'sext_ln58_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 613 [1/1] (0.78ns)   --->   "%add_ln58_50 = add i16 %select_ln42_129, i16 %select_ln58_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 613 'add' 'add_ln58_50' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.78ns)   --->   "%add_ln58_51 = add i17 %sext_ln58_51, i17 %sext_ln58_50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 614 'add' 'add_ln58_51' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_1981 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_51, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 615 'bitselect' 'tmp_1981' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 616 [1/1] (0.00ns)   --->   "%tmp_1982 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_50, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 616 'bitselect' 'tmp_1982' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_78)   --->   "%xor_ln58_102 = xor i1 %tmp_1981, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 617 'xor' 'xor_ln58_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_78)   --->   "%and_ln58_50 = and i1 %tmp_1982, i1 %xor_ln58_102" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 618 'and' 'and_ln58_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_77)   --->   "%xor_ln58_103 = xor i1 %tmp_1982, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 619 'xor' 'xor_ln58_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_77)   --->   "%and_ln58_51 = and i1 %tmp_1981, i1 %xor_ln58_103" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 620 'and' 'and_ln58_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.12ns)   --->   "%xor_ln58_104 = xor i1 %tmp_1981, i1 %tmp_1982" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 621 'xor' 'xor_ln58_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_78)   --->   "%xor_ln58_105 = xor i1 %xor_ln58_104, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 622 'xor' 'xor_ln58_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_78)   --->   "%or_ln58_24 = or i1 %and_ln58_50, i1 %xor_ln58_105" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 623 'or' 'or_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_78)   --->   "%select_ln58_76 = select i1 %xor_ln58_104, i16 32767, i16 %add_ln58_50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 624 'select' 'select_ln58_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_77 = select i1 %and_ln58_51, i16 32768, i16 %add_ln58_50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 625 'select' 'select_ln58_77' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_78 = select i1 %or_ln58_24, i16 %select_ln58_76, i16 %select_ln58_77" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 626 'select' 'select_ln58_78' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns)   --->   "%sext_ln58_52 = sext i16 %select_ln58_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 627 'sext' 'sext_ln58_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln58_53 = sext i16 %select_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 628 'sext' 'sext_ln58_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 629 [1/1] (0.78ns)   --->   "%add_ln58_52 = add i16 %select_ln42_133, i16 %select_ln58_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 629 'add' 'add_ln58_52' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.78ns)   --->   "%add_ln58_53 = add i17 %sext_ln58_53, i17 %sext_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 630 'add' 'add_ln58_53' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.00ns)   --->   "%tmp_1983 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_53, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 631 'bitselect' 'tmp_1983' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 632 [1/1] (0.00ns)   --->   "%tmp_1984 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_52, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 632 'bitselect' 'tmp_1984' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_81)   --->   "%xor_ln58_106 = xor i1 %tmp_1983, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 633 'xor' 'xor_ln58_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_81)   --->   "%and_ln58_52 = and i1 %tmp_1984, i1 %xor_ln58_106" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 634 'and' 'and_ln58_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_80)   --->   "%xor_ln58_107 = xor i1 %tmp_1984, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 635 'xor' 'xor_ln58_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_80)   --->   "%and_ln58_53 = and i1 %tmp_1983, i1 %xor_ln58_107" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 636 'and' 'and_ln58_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.12ns)   --->   "%xor_ln58_108 = xor i1 %tmp_1983, i1 %tmp_1984" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 637 'xor' 'xor_ln58_108' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_81)   --->   "%xor_ln58_109 = xor i1 %xor_ln58_108, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 638 'xor' 'xor_ln58_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_81)   --->   "%or_ln58_25 = or i1 %and_ln58_52, i1 %xor_ln58_109" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 639 'or' 'or_ln58_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_81)   --->   "%select_ln58_79 = select i1 %xor_ln58_108, i16 32767, i16 %add_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 640 'select' 'select_ln58_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_80 = select i1 %and_ln58_53, i16 32768, i16 %add_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 641 'select' 'select_ln58_80' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_81 = select i1 %or_ln58_25, i16 %select_ln58_79, i16 %select_ln58_80" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 642 'select' 'select_ln58_81' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns)   --->   "%sext_ln58_54 = sext i16 %select_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 643 'sext' 'sext_ln58_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 644 [1/1] (0.00ns)   --->   "%sext_ln58_55 = sext i16 %select_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 644 'sext' 'sext_ln58_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 645 [1/1] (0.78ns)   --->   "%add_ln58_54 = add i16 %select_ln42_137, i16 %select_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 645 'add' 'add_ln58_54' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.78ns)   --->   "%add_ln58_55 = add i17 %sext_ln58_55, i17 %sext_ln58_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 646 'add' 'add_ln58_55' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_1985 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_55, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 647 'bitselect' 'tmp_1985' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%tmp_1986 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_54, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 648 'bitselect' 'tmp_1986' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln58_56 = sext i16 %select_ln58_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 649 'sext' 'sext_ln58_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln58_57 = sext i16 %select_ln42_141" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 650 'sext' 'sext_ln58_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 651 [1/1] (0.78ns)   --->   "%add_ln58_56 = add i16 %select_ln42_141, i16 %select_ln58_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 651 'add' 'add_ln58_56' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.78ns)   --->   "%add_ln58_57 = add i17 %sext_ln58_57, i17 %sext_ln58_56" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 652 'add' 'add_ln58_57' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%tmp_1987 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_57, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 653 'bitselect' 'tmp_1987' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%tmp_1988 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_56, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 654 'bitselect' 'tmp_1988' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.29>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 655 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 14, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 656 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_84)   --->   "%xor_ln58_110 = xor i1 %tmp_1985, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 657 'xor' 'xor_ln58_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_84)   --->   "%and_ln58_54 = and i1 %tmp_1986, i1 %xor_ln58_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 658 'and' 'and_ln58_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_83)   --->   "%xor_ln58_111 = xor i1 %tmp_1986, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 659 'xor' 'xor_ln58_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_83)   --->   "%and_ln58_55 = and i1 %tmp_1985, i1 %xor_ln58_111" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 660 'and' 'and_ln58_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 661 [1/1] (0.12ns)   --->   "%xor_ln58_112 = xor i1 %tmp_1985, i1 %tmp_1986" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 661 'xor' 'xor_ln58_112' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_84)   --->   "%xor_ln58_113 = xor i1 %xor_ln58_112, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 662 'xor' 'xor_ln58_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_84)   --->   "%or_ln58_26 = or i1 %and_ln58_54, i1 %xor_ln58_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 663 'or' 'or_ln58_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_84)   --->   "%select_ln58_82 = select i1 %xor_ln58_112, i16 32767, i16 %add_ln58_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 664 'select' 'select_ln58_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 665 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_83 = select i1 %and_ln58_55, i16 32768, i16 %add_ln58_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 665 'select' 'select_ln58_83' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 666 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_84 = select i1 %or_ln58_26, i16 %select_ln58_82, i16 %select_ln58_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 666 'select' 'select_ln58_84' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_87)   --->   "%xor_ln58_114 = xor i1 %tmp_1987, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 667 'xor' 'xor_ln58_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_87)   --->   "%and_ln58_56 = and i1 %tmp_1988, i1 %xor_ln58_114" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 668 'and' 'and_ln58_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_86)   --->   "%xor_ln58_115 = xor i1 %tmp_1988, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 669 'xor' 'xor_ln58_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_86)   --->   "%and_ln58_57 = and i1 %tmp_1987, i1 %xor_ln58_115" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 670 'and' 'and_ln58_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 671 [1/1] (0.12ns)   --->   "%xor_ln58_116 = xor i1 %tmp_1987, i1 %tmp_1988" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 671 'xor' 'xor_ln58_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_87)   --->   "%xor_ln58_117 = xor i1 %xor_ln58_116, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 672 'xor' 'xor_ln58_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_87)   --->   "%or_ln58_27 = or i1 %and_ln58_56, i1 %xor_ln58_117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 673 'or' 'or_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_87)   --->   "%select_ln58_85 = select i1 %xor_ln58_116, i16 32767, i16 %add_ln58_56" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 674 'select' 'select_ln58_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 675 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_86 = select i1 %and_ln58_57, i16 32768, i16 %add_ln58_56" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 675 'select' 'select_ln58_86' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 676 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_87 = select i1 %or_ln58_27, i16 %select_ln58_85, i16 %select_ln58_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 676 'select' 'select_ln58_87' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 677 [1/1] (0.00ns)   --->   "%sext_ln58_58 = sext i16 %select_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 677 'sext' 'sext_ln58_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 678 [1/1] (0.00ns)   --->   "%sext_ln58_59 = sext i16 %select_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 678 'sext' 'sext_ln58_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 679 [1/1] (0.78ns)   --->   "%add_ln58_58 = add i16 %select_ln42_145, i16 %select_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 679 'add' 'add_ln58_58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 680 [1/1] (0.78ns)   --->   "%add_ln58_59 = add i17 %sext_ln58_59, i17 %sext_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 680 'add' 'add_ln58_59' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_1989 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_59, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 681 'bitselect' 'tmp_1989' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 682 [1/1] (0.00ns)   --->   "%tmp_1990 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_58, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 682 'bitselect' 'tmp_1990' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_90)   --->   "%xor_ln58_118 = xor i1 %tmp_1989, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 683 'xor' 'xor_ln58_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_90)   --->   "%and_ln58_58 = and i1 %tmp_1990, i1 %xor_ln58_118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 684 'and' 'and_ln58_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_89)   --->   "%xor_ln58_119 = xor i1 %tmp_1990, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 685 'xor' 'xor_ln58_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_89)   --->   "%and_ln58_59 = and i1 %tmp_1989, i1 %xor_ln58_119" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 686 'and' 'and_ln58_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 687 [1/1] (0.12ns)   --->   "%xor_ln58_120 = xor i1 %tmp_1989, i1 %tmp_1990" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 687 'xor' 'xor_ln58_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_90)   --->   "%xor_ln58_121 = xor i1 %xor_ln58_120, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 688 'xor' 'xor_ln58_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_90)   --->   "%or_ln58_28 = or i1 %and_ln58_58, i1 %xor_ln58_121" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 689 'or' 'or_ln58_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_90)   --->   "%select_ln58_88 = select i1 %xor_ln58_120, i16 32767, i16 %add_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 690 'select' 'select_ln58_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 691 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_89 = select i1 %and_ln58_59, i16 32768, i16 %add_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 691 'select' 'select_ln58_89' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 692 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_90 = select i1 %or_ln58_28, i16 %select_ln58_88, i16 %select_ln58_89" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 692 'select' 'select_ln58_90' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln58_60 = sext i16 %select_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 693 'sext' 'sext_ln58_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 694 [1/1] (0.00ns)   --->   "%sext_ln58_61 = sext i16 %select_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 694 'sext' 'sext_ln58_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 695 [1/1] (0.78ns)   --->   "%add_ln58_60 = add i16 %select_ln42_149, i16 %select_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 695 'add' 'add_ln58_60' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 696 [1/1] (0.78ns)   --->   "%add_ln58_61 = add i17 %sext_ln58_61, i17 %sext_ln58_60" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 696 'add' 'add_ln58_61' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 697 [1/1] (0.00ns)   --->   "%tmp_1991 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_61, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 697 'bitselect' 'tmp_1991' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_1992 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_60, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 698 'bitselect' 'tmp_1992' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_93)   --->   "%xor_ln58_122 = xor i1 %tmp_1991, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 699 'xor' 'xor_ln58_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_93)   --->   "%and_ln58_60 = and i1 %tmp_1992, i1 %xor_ln58_122" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 700 'and' 'and_ln58_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_92)   --->   "%xor_ln58_123 = xor i1 %tmp_1992, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 701 'xor' 'xor_ln58_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_92)   --->   "%and_ln58_61 = and i1 %tmp_1991, i1 %xor_ln58_123" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 702 'and' 'and_ln58_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 703 [1/1] (0.12ns)   --->   "%xor_ln58_124 = xor i1 %tmp_1991, i1 %tmp_1992" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 703 'xor' 'xor_ln58_124' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 704 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_93)   --->   "%xor_ln58_125 = xor i1 %xor_ln58_124, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 704 'xor' 'xor_ln58_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_93)   --->   "%or_ln58_29 = or i1 %and_ln58_60, i1 %xor_ln58_125" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 705 'or' 'or_ln58_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_93)   --->   "%select_ln58_91 = select i1 %xor_ln58_124, i16 32767, i16 %add_ln58_60" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 706 'select' 'select_ln58_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 707 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_92 = select i1 %and_ln58_61, i16 32768, i16 %add_ln58_60" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 707 'select' 'select_ln58_92' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 708 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_93 = select i1 %or_ln58_29, i16 %select_ln58_91, i16 %select_ln58_92" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 708 'select' 'select_ln58_93' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 709 [1/1] (0.00ns)   --->   "%sext_ln58_62 = sext i16 %select_ln58_90" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 709 'sext' 'sext_ln58_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "%sext_ln58_63 = sext i16 %select_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 710 'sext' 'sext_ln58_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 711 [1/1] (0.78ns)   --->   "%add_ln58_62 = add i16 %select_ln42_153, i16 %select_ln58_90" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 711 'add' 'add_ln58_62' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 712 [1/1] (0.78ns)   --->   "%add_ln58_63 = add i17 %sext_ln58_63, i17 %sext_ln58_62" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 712 'add' 'add_ln58_63' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_1993 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_63, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 713 'bitselect' 'tmp_1993' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_1994 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_62, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 714 'bitselect' 'tmp_1994' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 715 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_96)   --->   "%xor_ln58_126 = xor i1 %tmp_1993, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 715 'xor' 'xor_ln58_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_96)   --->   "%and_ln58_62 = and i1 %tmp_1994, i1 %xor_ln58_126" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 716 'and' 'and_ln58_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_95)   --->   "%xor_ln58_127 = xor i1 %tmp_1994, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 717 'xor' 'xor_ln58_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_95)   --->   "%and_ln58_63 = and i1 %tmp_1993, i1 %xor_ln58_127" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 718 'and' 'and_ln58_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 719 [1/1] (0.12ns)   --->   "%xor_ln58_128 = xor i1 %tmp_1993, i1 %tmp_1994" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 719 'xor' 'xor_ln58_128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_96)   --->   "%xor_ln58_129 = xor i1 %xor_ln58_128, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 720 'xor' 'xor_ln58_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_96)   --->   "%or_ln58_30 = or i1 %and_ln58_62, i1 %xor_ln58_129" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 721 'or' 'or_ln58_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_96)   --->   "%select_ln58_94 = select i1 %xor_ln58_128, i16 32767, i16 %add_ln58_62" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 722 'select' 'select_ln58_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 723 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_95 = select i1 %and_ln58_63, i16 32768, i16 %add_ln58_62" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 723 'select' 'select_ln58_95' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 724 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_96 = select i1 %or_ln58_30, i16 %select_ln58_94, i16 %select_ln58_95" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 724 'select' 'select_ln58_96' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 725 [1/1] (0.00ns)   --->   "%sext_ln58_64 = sext i16 %select_ln58_93" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 725 'sext' 'sext_ln58_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 726 [1/1] (0.00ns)   --->   "%sext_ln58_65 = sext i16 %select_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 726 'sext' 'sext_ln58_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 727 [1/1] (0.78ns)   --->   "%add_ln58_64 = add i16 %select_ln42_157, i16 %select_ln58_93" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 727 'add' 'add_ln58_64' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 728 [1/1] (0.78ns)   --->   "%add_ln58_65 = add i17 %sext_ln58_65, i17 %sext_ln58_64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 728 'add' 'add_ln58_65' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 729 [1/1] (0.00ns)   --->   "%tmp_1995 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_65, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 729 'bitselect' 'tmp_1995' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_1996 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_64, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 730 'bitselect' 'tmp_1996' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_99)   --->   "%xor_ln58_130 = xor i1 %tmp_1995, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 731 'xor' 'xor_ln58_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_99)   --->   "%and_ln58_64 = and i1 %tmp_1996, i1 %xor_ln58_130" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 732 'and' 'and_ln58_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 733 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_98)   --->   "%xor_ln58_131 = xor i1 %tmp_1996, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 733 'xor' 'xor_ln58_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_98)   --->   "%and_ln58_65 = and i1 %tmp_1995, i1 %xor_ln58_131" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 734 'and' 'and_ln58_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 735 [1/1] (0.12ns)   --->   "%xor_ln58_132 = xor i1 %tmp_1995, i1 %tmp_1996" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 735 'xor' 'xor_ln58_132' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_99)   --->   "%xor_ln58_133 = xor i1 %xor_ln58_132, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 736 'xor' 'xor_ln58_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_99)   --->   "%or_ln58_31 = or i1 %and_ln58_64, i1 %xor_ln58_133" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 737 'or' 'or_ln58_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_99)   --->   "%select_ln58_97 = select i1 %xor_ln58_132, i16 32767, i16 %add_ln58_64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 738 'select' 'select_ln58_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 739 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_98 = select i1 %and_ln58_65, i16 32768, i16 %add_ln58_64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 739 'select' 'select_ln58_98' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 740 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_99 = select i1 %or_ln58_31, i16 %select_ln58_97, i16 %select_ln58_98" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 740 'select' 'select_ln58_99' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln58_66 = sext i16 %select_ln58_96" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 741 'sext' 'sext_ln58_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 742 [1/1] (0.00ns)   --->   "%sext_ln58_67 = sext i16 %select_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 742 'sext' 'sext_ln58_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 743 [1/1] (0.78ns)   --->   "%add_ln58_66 = add i16 %select_ln42_161, i16 %select_ln58_96" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 743 'add' 'add_ln58_66' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 744 [1/1] (0.78ns)   --->   "%add_ln58_67 = add i17 %sext_ln58_67, i17 %sext_ln58_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 744 'add' 'add_ln58_67' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_1997 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_67, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 745 'bitselect' 'tmp_1997' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_1998 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_66, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 746 'bitselect' 'tmp_1998' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_102)   --->   "%xor_ln58_134 = xor i1 %tmp_1997, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 747 'xor' 'xor_ln58_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_102)   --->   "%and_ln58_66 = and i1 %tmp_1998, i1 %xor_ln58_134" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 748 'and' 'and_ln58_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 749 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_101)   --->   "%xor_ln58_135 = xor i1 %tmp_1998, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 749 'xor' 'xor_ln58_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_101)   --->   "%and_ln58_67 = and i1 %tmp_1997, i1 %xor_ln58_135" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 750 'and' 'and_ln58_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 751 [1/1] (0.12ns)   --->   "%xor_ln58_136 = xor i1 %tmp_1997, i1 %tmp_1998" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 751 'xor' 'xor_ln58_136' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_102)   --->   "%xor_ln58_137 = xor i1 %xor_ln58_136, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 752 'xor' 'xor_ln58_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_102)   --->   "%or_ln58_32 = or i1 %and_ln58_66, i1 %xor_ln58_137" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 753 'or' 'or_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_102)   --->   "%select_ln58_100 = select i1 %xor_ln58_136, i16 32767, i16 %add_ln58_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 754 'select' 'select_ln58_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 755 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_101 = select i1 %and_ln58_67, i16 32768, i16 %add_ln58_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 755 'select' 'select_ln58_101' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 756 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_102 = select i1 %or_ln58_32, i16 %select_ln58_100, i16 %select_ln58_101" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 756 'select' 'select_ln58_102' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 757 [1/1] (0.00ns)   --->   "%sext_ln58_68 = sext i16 %select_ln58_99" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 757 'sext' 'sext_ln58_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 758 [1/1] (0.00ns)   --->   "%sext_ln58_69 = sext i16 %select_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 758 'sext' 'sext_ln58_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 759 [1/1] (0.78ns)   --->   "%add_ln58_68 = add i16 %select_ln42_165, i16 %select_ln58_99" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 759 'add' 'add_ln58_68' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 760 [1/1] (0.78ns)   --->   "%add_ln58_69 = add i17 %sext_ln58_69, i17 %sext_ln58_68" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 760 'add' 'add_ln58_69' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_1999 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_69, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 761 'bitselect' 'tmp_1999' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 762 [1/1] (0.00ns)   --->   "%tmp_2000 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_68, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 762 'bitselect' 'tmp_2000' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_105)   --->   "%xor_ln58_138 = xor i1 %tmp_1999, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 763 'xor' 'xor_ln58_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_105)   --->   "%and_ln58_68 = and i1 %tmp_2000, i1 %xor_ln58_138" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 764 'and' 'and_ln58_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_104)   --->   "%xor_ln58_139 = xor i1 %tmp_2000, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 765 'xor' 'xor_ln58_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_104)   --->   "%and_ln58_69 = and i1 %tmp_1999, i1 %xor_ln58_139" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 766 'and' 'and_ln58_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 767 [1/1] (0.12ns)   --->   "%xor_ln58_140 = xor i1 %tmp_1999, i1 %tmp_2000" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 767 'xor' 'xor_ln58_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_105)   --->   "%xor_ln58_141 = xor i1 %xor_ln58_140, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 768 'xor' 'xor_ln58_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_105)   --->   "%or_ln58_33 = or i1 %and_ln58_68, i1 %xor_ln58_141" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 769 'or' 'or_ln58_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_105)   --->   "%select_ln58_103 = select i1 %xor_ln58_140, i16 32767, i16 %add_ln58_68" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 770 'select' 'select_ln58_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 771 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_104 = select i1 %and_ln58_69, i16 32768, i16 %add_ln58_68" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 771 'select' 'select_ln58_104' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 772 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_105 = select i1 %or_ln58_33, i16 %select_ln58_103, i16 %select_ln58_104" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 772 'select' 'select_ln58_105' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 773 [1/1] (0.00ns)   --->   "%mrv = insertvalue i32 <undef>, i16 %select_ln58_102" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 773 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 774 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i32 %mrv, i16 %select_ln58_105" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 774 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 775 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i32 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 775 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.166ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [32]  (0.000 ns)
	'sparsemux' operation 16 bit ('a') [61]  (0.584 ns)
	'mul' operation 32 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [64]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [70]  (0.735 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [72]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [73]  (0.000 ns)
	'add' operation 16 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [75]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [77]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_195', firmware/nnet_utils/nnet_dense_latency.h:42) [78]  (0.122 ns)

 <State 2>: 4.225ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln73_34', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [376]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln42_142', firmware/nnet_utils/nnet_dense_latency.h:42) [382]  (0.735 ns)
	'or' operation 1 bit ('or_ln42_142', firmware/nnet_utils/nnet_dense_latency.h:42) [384]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_250', firmware/nnet_utils/nnet_dense_latency.h:42) [385]  (0.000 ns)
	'add' operation 16 bit ('add_ln42_34', firmware/nnet_utils/nnet_dense_latency.h:42) [387]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln42_142', firmware/nnet_utils/nnet_dense_latency.h:42) [389]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_251', firmware/nnet_utils/nnet_dense_latency.h:42) [390]  (0.122 ns)
	'select' operation 1 bit ('select_ln42_143', firmware/nnet_utils/nnet_dense_latency.h:42) [400]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_255', firmware/nnet_utils/nnet_dense_latency.h:42) [406]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_144', firmware/nnet_utils/nnet_dense_latency.h:42) [407]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_145', firmware/nnet_utils/nnet_dense_latency.h:42) [408]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_256', firmware/nnet_utils/nnet_dense_latency.h:42) [409]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_145', firmware/nnet_utils/nnet_dense_latency.h:42) [411]  (0.122 ns)
	'select' operation 16 bit ('select_ln42_145', firmware/nnet_utils/nnet_dense_latency.h:42) [412]  (0.243 ns)

 <State 3>: 4.299ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln58_111', firmware/nnet_utils/nnet_dense_latency.h:58) [679]  (0.000 ns)
	'and' operation 1 bit ('and_ln58_55', firmware/nnet_utils/nnet_dense_latency.h:58) [680]  (0.000 ns)
	'select' operation 16 bit ('select_ln58_83', firmware/nnet_utils/nnet_dense_latency.h:58) [685]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_84', firmware/nnet_utils/nnet_dense_latency.h:58) [686]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_58', firmware/nnet_utils/nnet_dense_latency.h:58) [705]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_89', firmware/nnet_utils/nnet_dense_latency.h:58) [717]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_90', firmware/nnet_utils/nnet_dense_latency.h:58) [718]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_62', firmware/nnet_utils/nnet_dense_latency.h:58) [737]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_95', firmware/nnet_utils/nnet_dense_latency.h:58) [749]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_96', firmware/nnet_utils/nnet_dense_latency.h:58) [750]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_66', firmware/nnet_utils/nnet_dense_latency.h:58) [769]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_101', firmware/nnet_utils/nnet_dense_latency.h:58) [781]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_102', firmware/nnet_utils/nnet_dense_latency.h:58) [782]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
