#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x104dabff0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x104dad7b0 .scope module, "boreal_pll_tracker" "boreal_pll_tracker" 3 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "signal_in";
    .port_info 3 /INPUT 1 "data_ready";
    .port_info 4 /OUTPUT 16 "estimated_period";
    .port_info 5 /OUTPUT 1 "phase_lock";
    .port_info 6 /OUTPUT 1 "trigger_peak";
    .port_info 7 /OUTPUT 1 "trigger_anti";
P_0x9eb0bc000 .param/l "MAX_PERIOD" 0 3 19, +C4<00000000000000000000000111110100>;
P_0x9eb0bc040 .param/l "MIN_PERIOD" 0 3 20, +C4<00000000000000000000000000010100>;
o0x9eac44010 .functor BUFZ 1, C4<z>; HiZ drive
v0x9ea9164e0_0 .net "clk", 0 0, o0x9eac44010;  0 drivers
o0x9eac44040 .functor BUFZ 1, C4<z>; HiZ drive
v0x9ea917ac0_0 .net "data_ready", 0 0, o0x9eac44040;  0 drivers
v0x9ea917b60_0 .var "estimated_period", 15 0;
v0x9ea917c00_0 .var "last_period", 15 0;
v0x9ea917ca0_0 .var "period_cnt", 15 0;
v0x9ea917d40_0 .var "phase_lock", 0 0;
v0x9ea917de0_0 .net "rst", 0 0, L_0x9eb118a00;  1 drivers
o0x9eac44160 .functor BUFZ 1, C4<z>; HiZ drive
v0x9ea917e80_0 .net "rst_n", 0 0, o0x9eac44160;  0 drivers
o0x9eac44190 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea917f20_0 .net/s "signal_in", 15 0, o0x9eac44190;  0 drivers
v0x9ea980000_0 .var/s "signal_prev", 15 0;
v0x9ea9800a0_0 .var "trigger_anti", 0 0;
v0x9ea980140_0 .var "trigger_peak", 0 0;
E_0x9ea962ac0 .event posedge, v0x9ea9164e0_0;
L_0x9eb118a00 .reduce/nor o0x9eac44160;
S_0x104dad930 .scope module, "boreal_rr8" "boreal_rr8" 4 7;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tick";
    .port_info 3 /OUTPUT 3 "ch";
v0x9ea9801e0_0 .var "ch", 2 0;
o0x9eac44400 .functor BUFZ 1, C4<z>; HiZ drive
v0x9ea980280_0 .net "clk", 0 0, o0x9eac44400;  0 drivers
o0x9eac44430 .functor BUFZ 1, C4<z>; HiZ drive
v0x9ea980320_0 .net "rst_n", 0 0, o0x9eac44430;  0 drivers
o0x9eac44460 .functor BUFZ 1, C4<z>; HiZ drive
v0x9ea9803c0_0 .net "tick", 0 0, o0x9eac44460;  0 drivers
E_0x9ea962b40/0 .event negedge, v0x9ea980320_0;
E_0x9ea962b40/1 .event posedge, v0x9ea980280_0;
E_0x9ea962b40 .event/or E_0x9ea962b40/0, E_0x9ea962b40/1;
S_0x104da2c30 .scope module, "boreal_v3_tb" "boreal_v3_tb" 5 8;
 .timescale -9 -12;
v0x9ea9bdcc0_0 .net "ads_cs_n", 0 0, v0x9ea980640_0;  1 drivers
v0x9ea9bdd60_0 .var "ads_drdy_n", 0 0;
v0x9ea9bde00_0 .var "ads_miso", 0 0;
v0x9ea9bdea0_0 .net "ads_sclk", 0 0, v0x9ea980960_0;  1 drivers
v0x9ea9bdf40_0 .var "bite_n", 0 0;
v0x9ea9bdfe0_0 .var "clk_50m", 0 0;
v0x9ea9be080_0 .var/real "last_hid", 0 0;
v0x9ea9be120_0 .var "prev_frame_id", 7 0;
v0x9ea9be1c0_0 .net "pwm_out", 0 0, v0x9ea9841e0_0;  1 drivers
v0x9ea9be260_0 .var "rst_n", 0 0;
o0x9eac52230 .functor BUFZ 1, C4<z>; HiZ drive
v0x9ea9be300_0 .net "stim_out", 0 0, o0x9eac52230;  0 drivers
v0x9ea9be3a0_0 .net "uart_tx", 0 0, v0x9ea9b19a0_0;  1 drivers
E_0x9ea962b80 .event posedge, v0x9ea9b2300_0;
E_0x9ea962bc0 .event posedge, v0x9ea9b41e0_0;
S_0x104d9eeb0 .scope task, "send_adc_frame" "send_adc_frame" 5 49, 5 49 0, S_0x104da2c30;
 .timescale -9 -12;
v0x9ea980460_0 .var/s "val", 23 0;
TD_boreal_v3_tb.send_adc_frame ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9ea9bdd60_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9ea9bdd60_0, 0, 1;
    %delay 10000, 0;
    %end;
S_0x104d9c430 .scope module, "uut" "boreal_neuro_v3_top" 5 14, 6 8 0, S_0x104da2c30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_50m";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "bite_n";
    .port_info 3 /INPUT 1 "ads_drdy_n";
    .port_info 4 /INPUT 1 "ads_miso";
    .port_info 5 /OUTPUT 1 "ads_sclk";
    .port_info 6 /OUTPUT 1 "ads_cs_n";
    .port_info 7 /INPUT 1 "uart_rx";
    .port_info 8 /OUTPUT 1 "uart_tx";
    .port_info 9 /OUTPUT 1 "pwm_out";
    .port_info 10 /OUTPUT 1 "stim_out";
L_0x9ea86c3f0 .functor AND 1, v0x9ea9bdf40_0, L_0x9eb0fb980, C4<1>, C4<1>;
L_0x9ea86c460 .functor AND 1, v0x9ea9bdf40_0, L_0x9eb0fbf20, C4<1>, C4<1>;
L_0x9ea86c4d0 .functor AND 1, v0x9ea9bdf40_0, L_0x9eb124280, C4<1>, C4<1>;
v0x9ea9b7480_0 .net *"_ivl_0", 31 0, L_0x9ea9bfe80;  1 drivers
v0x9ea9b7520_0 .net *"_ivl_100", 2 0, L_0x9eb119f40;  1 drivers
v0x9ea9b75c0_0 .net *"_ivl_102", 0 0, L_0x9eb119fe0;  1 drivers
v0x9ea9b7660_0 .net *"_ivl_16", 23 0, L_0x9eb118b40;  1 drivers
v0x9ea9b7700_0 .net *"_ivl_17", 167 0, L_0x9ea9c0000;  1 drivers
v0x9ea9b77a0_0 .net *"_ivl_19", 31 0, L_0x9ea9c00a0;  1 drivers
L_0x9eac780a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9ea9b7840_0 .net *"_ivl_22", 30 0, L_0x9eac780a0;  1 drivers
L_0x9eac780e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9ea9b78e0_0 .net/2u *"_ivl_23", 31 0, L_0x9eac780e8;  1 drivers
L_0x9eac78010 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9ea9b7980_0 .net *"_ivl_3", 15 0, L_0x9eac78010;  1 drivers
v0x9ea9b7a20_0 .net *"_ivl_35", 31 0, L_0x9ea9d0460;  1 drivers
L_0x9eac787f0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9ea9b7ac0_0 .net *"_ivl_38", 29 0, L_0x9eac787f0;  1 drivers
L_0x9eac78838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9ea9b7b60_0 .net/2u *"_ivl_39", 31 0, L_0x9eac78838;  1 drivers
L_0x9eac78058 .functor BUFT 1, C4<00000000000000001100001101001111>, C4<0>, C4<0>, C4<0>;
v0x9ea9b7c00_0 .net/2u *"_ivl_4", 31 0, L_0x9eac78058;  1 drivers
v0x9ea9b7ca0_0 .net *"_ivl_41", 0 0, L_0x9eb0fb980;  1 drivers
L_0x9eac78880 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9ea9b7d40_0 .net/2u *"_ivl_45", 167 0, L_0x9eac78880;  1 drivers
L_0x9eac78958 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9ea9b7de0_0 .net/2u *"_ivl_51", 111 0, L_0x9eac78958;  1 drivers
v0x9ea9b7e80_0 .net *"_ivl_55", 31 0, L_0x9ea9d06e0;  1 drivers
L_0x9eac789a0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9ea9b7f20_0 .net *"_ivl_58", 29 0, L_0x9eac789a0;  1 drivers
L_0x9eac789e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9ea9bc000_0 .net/2u *"_ivl_59", 31 0, L_0x9eac789e8;  1 drivers
v0x9ea9bc0a0_0 .net *"_ivl_61", 0 0, L_0x9eb0fbf20;  1 drivers
v0x9ea9bc140_0 .net *"_ivl_79", 31 0, L_0x9ea9d08c0;  1 drivers
L_0x9eac78be0 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9ea9bc1e0_0 .net *"_ivl_82", 29 0, L_0x9eac78be0;  1 drivers
L_0x9eac78c28 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x9ea9bc280_0 .net/2u *"_ivl_83", 31 0, L_0x9eac78c28;  1 drivers
v0x9ea9bc320_0 .net *"_ivl_85", 0 0, L_0x9eb124280;  1 drivers
v0x9ea9bc3c0_0 .net "adc_valid", 0 0, L_0x9eb1114a0;  1 drivers
v0x9ea9bc460_0 .net "ads_cs_n", 0 0, v0x9ea980640_0;  alias, 1 drivers
v0x9ea9bc500_0 .net "ads_drdy_n", 0 0, v0x9ea9bdd60_0;  1 drivers
v0x9ea9bc5a0_0 .net "ads_miso", 0 0, v0x9ea9bde00_0;  1 drivers
v0x9ea9bc640_0 .net "ads_sclk", 0 0, v0x9ea980960_0;  alias, 1 drivers
v0x9ea9bc6e0_0 .net "artifact_flags", 3 0, v0x9ea980b40_0;  1 drivers
v0x9ea9bc780_0 .net "bite_n", 0 0, v0x9ea9bdf40_0;  1 drivers
o0x9eac45360 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x9ea9bc820_0 .net "ch", 2 0, o0x9eac45360;  0 drivers
v0x9ea9bc8c0_0 .net "clk_50m", 0 0, v0x9ea9bdfe0_0;  1 drivers
v0x9ea9bc960_0 .var "deadzone_reg", 7 0;
v0x9ea9bca00_0 .var "frame_id", 7 0;
v0x9ea9bcaa0_0 .var "frame_valid", 0 0;
v0x9ea9bcb40_0 .net "hid_valid", 0 0, v0x9ea9b2300_0;  1 drivers
v0x9ea9bcbe0_0 .net "intent_click", 0 0, v0x9ea9b2e40_0;  1 drivers
v0x9ea9bcc80_0 .var "k1_gain_reg", 15 0;
v0x9ea9bcd20_0 .var "k2_gain_reg", 15 0;
v0x9ea9bcdc0_0 .net "mmio_addr", 9 0, v0x9ea9b12c0_0;  1 drivers
v0x9ea9bce60_0 .net "mmio_din", 31 0, v0x9ea9b1360_0;  1 drivers
o0x9eac4f770 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea9bcf00_0 .net "mmio_dout", 31 0, o0x9eac4f770;  0 drivers
v0x9ea9bcfa0_0 .net "mmio_we", 0 0, v0x9ea9b14a0_0;  1 drivers
v0x9ea9bd040_0 .net/s "mu0", 15 0, v0x9ea9833e0_0;  1 drivers
v0x9ea9bd0e0_0 .net "norm_done", 0 0, v0x9ea9b3c00_0;  1 drivers
v0x9ea9bd180_0 .net/s "notch_out", 23 0, v0x9ea9b5a40_0;  1 drivers
v0x9ea9bd220_0 .net "proj_valid", 0 0, v0x9ea9b6f80_0;  1 drivers
v0x9ea9bd2c0_0 .net "pwm_out", 0 0, v0x9ea9841e0_0;  alias, 1 drivers
v0x9ea9bd360_0 .net "raw8", 191 0, L_0x9ea9bff20;  1 drivers
v0x9ea9bd400_0 .net "rst_n", 0 0, v0x9ea9be260_0;  1 drivers
v0x9ea9bd4a0_0 .net "safety_tier", 1 0, v0x9ea9b68a0_0;  1 drivers
v0x9ea9bd540_0 .net "spectral_valid", 0 0, L_0x9eb080af0;  1 drivers
v0x9ea9bd5e0_0 .net "spectral_vec", 383 0, L_0x9ea9d0000;  1 drivers
v0x9ea9bd680_0 .net "stim_out", 0 0, o0x9eac52230;  alias, 0 drivers
v0x9ea9bd720_0 .net "tick_1khz", 0 0, L_0x9eb111400;  1 drivers
v0x9ea9bd7c0_0 .var "tick_cnt", 15 0;
L_0x9eac78c70 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x9ea9bd860_0 .net "uart_rx", 0 0, L_0x9eac78c70;  1 drivers
v0x9ea9bd900_0 .net "uart_tx", 0 0, v0x9ea9b19a0_0;  alias, 1 drivers
v0x9ea9bd9a0_0 .net/s "ux_proj", 23 0, v0x9ea9b7200_0;  1 drivers
v0x9ea9bda40_0 .net/s "uy_proj", 23 0, v0x9ea9b72a0_0;  1 drivers
v0x9ea9bdae0_0 .net/s "vx_pred", 23 0, v0x9ea9b63a0_0;  1 drivers
v0x9ea9bdb80_0 .net/s "vy_pred", 23 0, v0x9ea9b6580_0;  1 drivers
v0x9ea9bdc20_0 .net "z_features", 127 0, v0x9ea9b3d40_0;  1 drivers
L_0x9ea9bfe80 .concat [ 16 16 0 0], v0x9ea9bd7c0_0, L_0x9eac78010;
L_0x9eb111400 .cmp/eq 32, L_0x9ea9bfe80, L_0x9eac78058;
L_0x9eb118aa0 .reduce/nor v0x9ea9be260_0;
L_0x9ea9bff20 .concat8 [ 24 168 0 0], v0x9ea9808c0_0, L_0x9ea9c0000;
L_0x9eb118b40 .part L_0x9ea9bff20, 0, 24;
LS_0x9ea9c0000_0_0 .concat [ 24 24 24 24], L_0x9eb118b40, L_0x9eb118b40, L_0x9eb118b40, L_0x9eb118b40;
LS_0x9ea9c0000_0_4 .concat [ 24 24 24 0], L_0x9eb118b40, L_0x9eb118b40, L_0x9eb118b40;
L_0x9ea9c0000 .concat [ 96 72 0 0], LS_0x9ea9c0000_0_0, LS_0x9ea9c0000_0_4;
L_0x9ea9c00a0 .concat [ 1 31 0 0], v0x9ea9bdd60_0, L_0x9eac780a0;
L_0x9eb1114a0 .cmp/eq 32, L_0x9ea9c00a0, L_0x9eac780e8;
L_0x9eb118be0 .reduce/nor v0x9ea9be260_0;
L_0x9eb118c80 .part L_0x9ea9bff20, 0, 24;
L_0x9eb118d20 .reduce/nor v0x9ea9be260_0;
L_0x9ea9d0460 .concat [ 2 30 0 0], v0x9ea9b68a0_0, L_0x9eac787f0;
L_0x9eb0fb980 .cmp/eq 32, L_0x9ea9d0460, L_0x9eac78838;
L_0x9ea9d0500 .concat [ 24 168 0 0], v0x9ea9b5a40_0, L_0x9eac78880;
L_0x9eb119180 .reduce/nor v0x9ea9be260_0;
L_0x9ea9d0640 .concat [ 16 112 0 0], v0x9ea9833e0_0, L_0x9eac78958;
L_0x9ea9d06e0 .concat [ 2 30 0 0], v0x9ea9b68a0_0, L_0x9eac789a0;
L_0x9eb0fbf20 .cmp/eq 32, L_0x9ea9d06e0, L_0x9eac789e8;
L_0x9eb119720 .reduce/nor v0x9ea9be260_0;
L_0x9eb1197c0 .reduce/nor v0x9ea9be260_0;
L_0x9eb119ae0 .reduce/nor v0x9ea9be260_0;
L_0x9eb119b80 .reduce/nor v0x9ea9be260_0;
L_0x9eb119c20 .reduce/nor v0x9ea9be260_0;
L_0x9ea9d08c0 .concat [ 2 30 0 0], v0x9ea9b68a0_0, L_0x9eac78be0;
L_0x9eb124280 .cmp/gt 32, L_0x9eac78c28, L_0x9ea9d08c0;
L_0x9eb119cc0 .part v0x9ea9b63a0_0, 8, 16;
L_0x9eb119d60 .reduce/nor v0x9ea9be260_0;
L_0x9eb119e00 .part v0x9ea9b63a0_0, 8, 8;
L_0x9eb119ea0 .part v0x9ea9b6580_0, 8, 8;
L_0x9ea9d0960 .concat [ 1 1 0 0], v0x9ea9b2e40_0, v0x9ea9bdf40_0;
L_0x9eb119f40 .part v0x9ea980b40_0, 1, 3;
L_0x9eb119fe0 .part v0x9ea9b68a0_0, 0, 1;
L_0x9ea9d0a00 .concat [ 1 3 0 0], L_0x9eb119fe0, L_0x9eb119f40;
S_0x104d9c5b0 .scope module, "adc" "ads1299_spi" 6 84, 7 1 0, S_0x104d9c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "drdy";
    .port_info 3 /INPUT 1 "miso";
    .port_info 4 /OUTPUT 1 "sclk";
    .port_info 5 /OUTPUT 1 "cs";
    .port_info 6 /OUTPUT 24 "sample";
v0x9ea980500_0 .var "bitcnt", 7 0;
v0x9ea9805a0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea980640_0 .var "cs", 0 0;
v0x9ea9806e0_0 .net "drdy", 0 0, v0x9ea9bdd60_0;  alias, 1 drivers
v0x9ea980780_0 .net "miso", 0 0, v0x9ea9bde00_0;  alias, 1 drivers
v0x9ea980820_0 .net "rst", 0 0, L_0x9eb118aa0;  1 drivers
v0x9ea9808c0_0 .var/s "sample", 23 0;
v0x9ea980960_0 .var "sclk", 0 0;
v0x9ea980a00_0 .var "shift", 23 0;
E_0x9ea962c00 .event posedge, v0x9ea9805a0_0;
S_0x104d98cb0 .scope module, "art_mon" "boreal_artifact_monitor" 6 161, 8 7 0, S_0x104d9c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x";
    .port_info 4 /OUTPUT 4 "flags";
P_0x9ea877600 .param/l "FLAT_LIMIT" 0 8 10, C4<00110010>;
P_0x9ea877640 .param/l "SAT_TH" 0 8 8, +C4<011110100001001000000000>;
P_0x9ea877680 .param/l "VAR_TH" 0 8 9, C4<00001011111010111100001000000000>;
v0x9ea980aa0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea980b40_0 .var "flags", 3 0;
v0x9ea980be0_0 .var "flat_cnt", 7 0;
v0x9ea980c80_0 .var/s "prev", 23 0;
v0x9ea980d20_0 .net "rst", 0 0, L_0x9eb119b80;  1 drivers
v0x9ea980dc0_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea980e60_0 .var "var_acc", 31 0;
v0x9ea980f00_0 .net/s "x", 23 0, v0x9ea9b5a40_0;  alias, 1 drivers
S_0x104d98e30 .scope module, "core" "boreal_apex_core_v3" 6 112, 9 9 0, S_0x104d9c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "bite_n";
    .port_info 3 /INPUT 192 "raw8";
    .port_info 4 /INPUT 1 "adc_valid";
    .port_info 5 /INPUT 3 "ch";
    .port_info 6 /INPUT 1 "phase_lock";
    .port_info 7 /OUTPUT 16 "mu0";
    .port_info 8 /OUTPUT 1 "low_conf";
    .port_info 9 /INPUT 10 "reg_addr";
    .port_info 10 /INPUT 32 "reg_din";
    .port_info 11 /INPUT 1 "reg_we";
    .port_info 12 /OUTPUT 32 "reg_dout";
P_0x9eb102040 .param/l "ALPHA_DC" 1 9 45, +C4<0111111010111000>;
enum0x104da9770 .enum4 (4)
   "S_IDLE" 4'b0000,
   "S_WAIT_ADC" 4'b0001,
   "S_DCBLOCK" 4'b0010,
   "S_FETCH" 4'b0011,
   "S_ACT" 4'b0100,
   "S_ERR" 4'b0101,
   "S_UPDATE_MU" 4'b0110,
   "S_UPDATE_W" 4'b0111,
   "S_OUT" 4'b1000
 ;
L_0x9ea86c380 .functor OR 1, L_0x9eb113f20, L_0x9eb0fbe80, C4<0>, C4<0>;
L_0x9eac78d48 .functor BUFT 1, C4<00000000000000000000000000000zzz>, C4<0>, C4<0>, C4<0>;
v0x9ea981720_0 .net *"_ivl_0", 31 0, L_0x9eac78d48;  1 drivers
v0x9ea9817c0_0 .net *"_ivl_20", 31 0, L_0x9ea9d0140;  1 drivers
L_0x9eac78640 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9ea981860_0 .net *"_ivl_23", 28 0, L_0x9eac78640;  1 drivers
L_0x9eac78688 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9ea981900_0 .net/2u *"_ivl_24", 31 0, L_0x9eac78688;  1 drivers
v0x9ea9819a0_0 .net *"_ivl_26", 0 0, L_0x9eb113ca0;  1 drivers
L_0x9eac786d0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x9ea981a40_0 .net/2u *"_ivl_28", 2 0, L_0x9eac786d0;  1 drivers
L_0x9eac78718 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x9ea981ae0_0 .net/2u *"_ivl_30", 2 0, L_0x9eac78718;  1 drivers
v0x9ea981b80_0 .net *"_ivl_32", 2 0, L_0x9eb113d40;  1 drivers
v0x9ea981c20_0 .net *"_ivl_38", 31 0, L_0x9eb0c06e0;  1 drivers
L_0x9eac785f8 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0x9ea981cc0_0 .net/2u *"_ivl_4", 31 0, L_0x9eac785f8;  1 drivers
L_0x9eac78dd8 .functor BUFT 1, C4<00zzz>, C4<0>, C4<0>, C4<0>;
v0x9ea981d60_0 .net *"_ivl_40", 4 0, L_0x9eac78dd8;  1 drivers
v0x9ea981e00_0 .net *"_ivl_46", 15 0, L_0x9eb0c2d00;  1 drivers
L_0x9eac78e20 .functor BUFT 1, C4<00zzz>, C4<0>, C4<0>, C4<0>;
v0x9ea981ea0_0 .net *"_ivl_48", 4 0, L_0x9eac78e20;  1 drivers
v0x9ea981f40_0 .net/s *"_ivl_52", 31 0, L_0x9ea9d01e0;  1 drivers
v0x9ea981fe0_0 .net/s *"_ivl_54", 31 0, L_0x9ea9d0280;  1 drivers
v0x9ea982080_0 .net *"_ivl_58", 15 0, L_0x9eb0c2580;  1 drivers
L_0x9eac78e68 .functor BUFT 1, C4<00zzz>, C4<0>, C4<0>, C4<0>;
v0x9ea982120_0 .net *"_ivl_60", 4 0, L_0x9eac78e68;  1 drivers
v0x9ea9821c0_0 .net/s *"_ivl_64", 31 0, L_0x9ea9d0320;  1 drivers
v0x9ea982260_0 .net *"_ivl_66", 15 0, L_0x9eb1200a0;  1 drivers
L_0x9eac78eb0 .functor BUFT 1, C4<00zzz>, C4<0>, C4<0>, C4<0>;
v0x9ea982300_0 .net *"_ivl_68", 4 0, L_0x9eac78eb0;  1 drivers
v0x9ea9823a0_0 .net *"_ivl_7", 31 0, L_0x9eb0c05a0;  1 drivers
v0x9ea982440_0 .net/s *"_ivl_72", 31 0, L_0x9ea9d03c0;  1 drivers
L_0x9eac78760 .functor BUFT 1, C4<011010101100111111000000>, C4<0>, C4<0>, C4<0>;
v0x9ea9824e0_0 .net/2u *"_ivl_76", 23 0, L_0x9eac78760;  1 drivers
v0x9ea982580_0 .net *"_ivl_78", 0 0, L_0x9eb113f20;  1 drivers
L_0x9eac787a8 .functor BUFT 1, C4<100101010011000001000000>, C4<0>, C4<0>, C4<0>;
v0x9ea982620_0 .net/2u *"_ivl_80", 23 0, L_0x9eac787a8;  1 drivers
v0x9ea9826c0_0 .net *"_ivl_82", 0 0, L_0x9eb0fbe80;  1 drivers
v0x9ea982760_0 .net/s "act", 15 0, L_0x9eb118f00;  1 drivers
v0x9ea982800_0 .net "adc_valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9828a0_0 .var "addr_a", 9 0;
v0x9ea982940_0 .var "addr_b", 9 0;
v0x9ea9829e0_0 .net "artifact", 0 0, L_0x9ea86c380;  1 drivers
v0x9ea982a80_0 .net "bite_n", 0 0, L_0x9ea86c3f0;  1 drivers
v0x9ea982b20_0 .net "ch", 2 0, o0x9eac45360;  alias, 0 drivers
v0x9ea982bc0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea982c60_0 .var "decay_shift", 2 0;
v0x9ea982d00_0 .net/s "deriv", 15 0, L_0x9eb118fa0;  1 drivers
v0x9ea982da0_0 .var "din_b", 31 0;
v0x9ea982e40 .array/s "eps", 7 0, 15 0;
v0x9ea982ee0_0 .var "ext_lr_shift", 2 0;
v0x9ea982f80_0 .var "freeze_learn", 0 0;
v0x9ea983020_0 .net/s "g_mu", 31 0, L_0x9eb0c2940;  1 drivers
v0x9ea9830c0_0 .net/s "g_w", 31 0, L_0x9eb120140;  1 drivers
v0x9ea983160_0 .net "low_conf", 0 0, L_0x9eb113e80;  1 drivers
v0x9ea983200_0 .net "lr_shift", 2 0, L_0x9eb113de0;  1 drivers
v0x9ea9832a0_0 .net "mem_dout", 31 0, v0x9ea981360_0;  1 drivers
v0x9ea983340 .array/s "mu", 7 0, 15 0;
v0x9ea9833e0_0 .var/s "mu0", 15 0;
v0x9ea983480_0 .var "noise_limit", 31 0;
o0x9eac456f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x9ea983520_0 .net "phase_lock", 0 0, o0x9eac456f0;  0 drivers
v0x9ea9835c0_0 .var "pwr", 31 0;
v0x9ea983660_0 .net "raw8", 191 0, L_0x9ea9d0500;  1 drivers
o0x9eac45780 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x9ea983700_0 .net "reg_addr", 9 0, o0x9eac45780;  0 drivers
o0x9eac457b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea9837a0_0 .net "reg_din", 31 0, o0x9eac457b0;  0 drivers
v0x9ea983840_0 .var "reg_dout", 31 0;
o0x9eac45810 .functor BUFZ 1, C4<z>; HiZ drive
v0x9ea9838e0_0 .net "reg_we", 0 0, o0x9eac45810;  0 drivers
v0x9ea983980_0 .net "rst_n", 0 0, v0x9ea9be260_0;  alias, 1 drivers
v0x9ea983a20_0 .net/s "samp", 15 0, L_0x9eb119040;  1 drivers
v0x9ea983ac0_0 .var "state", 3 0;
L_0x9eac78d90 .functor BUFT 1, C4<zzz0000000>, C4<0>, C4<0>, C4<0>;
v0x9ea983b60_0 .net "w_base", 9 0, L_0x9eac78d90;  1 drivers
v0x9ea983c00_0 .var "we_b", 0 0;
v0x9ea983ca0_0 .net/s "weight", 15 0, L_0x9eb118e60;  1 drivers
v0x9ea983d40 .array/s "x1", 7 0, 23 0;
v0x9ea983de0_0 .net/s "xin", 23 0, L_0x9eb118dc0;  1 drivers
v0x9ea983e80 .array/s "y1", 7 0, 31 0;
E_0x9ea962c80/0 .event anyedge, v0x9ea983700_0, v0x9ea982f80_0, v0x9ea9829e0_0, v0x9ea983160_0;
v0x9ea983340_0 .array/port v0x9ea983340, 0;
v0x9ea983340_1 .array/port v0x9ea983340, 1;
E_0x9ea962c80/1 .event anyedge, v0x9ea983520_0, v0x9ea983480_0, v0x9ea983340_0, v0x9ea983340_1;
v0x9ea983340_2 .array/port v0x9ea983340, 2;
v0x9ea983340_3 .array/port v0x9ea983340, 3;
v0x9ea983340_4 .array/port v0x9ea983340, 4;
v0x9ea983340_5 .array/port v0x9ea983340, 5;
E_0x9ea962c80/2 .event anyedge, v0x9ea983340_2, v0x9ea983340_3, v0x9ea983340_4, v0x9ea983340_5;
v0x9ea983340_6 .array/port v0x9ea983340, 6;
v0x9ea983340_7 .array/port v0x9ea983340, 7;
E_0x9ea962c80/3 .event anyedge, v0x9ea983340_6, v0x9ea983340_7;
E_0x9ea962c80 .event/or E_0x9ea962c80/0, E_0x9ea962c80/1, E_0x9ea962c80/2, E_0x9ea962c80/3;
E_0x9ea962cc0/0 .event negedge, v0x9ea983980_0;
E_0x9ea962cc0/1 .event posedge, v0x9ea9805a0_0;
E_0x9ea962cc0 .event/or E_0x9ea962cc0/0, E_0x9ea962cc0/1;
E_0x9ea962d00 .event anyedge, v0x9ea983b60_0;
L_0x9eb0c05a0 .arith/mult 32, L_0x9eac78d48, L_0x9eac785f8;
L_0x9eb118dc0 .part/v L_0x9ea9d0500, L_0x9eb0c05a0, 24;
L_0x9eb118e60 .part v0x9ea981360_0, 0, 16;
L_0x9eb118f00 .part v0x9ea981360_0, 0, 16;
L_0x9eb118fa0 .part v0x9ea981360_0, 16, 16;
L_0x9ea9d0140 .concat [ 3 29 0 0], v0x9ea982ee0_0, L_0x9eac78640;
L_0x9eb113ca0 .cmp/ne 32, L_0x9ea9d0140, L_0x9eac78688;
L_0x9eb113d40 .functor MUXZ 3, L_0x9eac78718, L_0x9eac786d0, o0x9eac456f0, C4<>;
L_0x9eb113de0 .functor MUXZ 3, L_0x9eb113d40, v0x9ea982ee0_0, L_0x9eb113ca0, C4<>;
L_0x9eb113e80 .cmp/gt 32, v0x9ea9835c0_0, v0x9ea983480_0;
L_0x9eb0c06e0 .array/port v0x9ea983e80, L_0x9eac78dd8;
L_0x9eb119040 .part L_0x9eb0c06e0, 16, 16;
L_0x9eb0c2d00 .array/port v0x9ea982e40, L_0x9eac78e20;
L_0x9ea9d01e0 .extend/s 32, L_0x9eb0c2d00;
L_0x9ea9d0280 .extend/s 32, L_0x9eb118fa0;
L_0x9eb0c2940 .arith/mult 32, L_0x9ea9d01e0, L_0x9ea9d0280;
L_0x9eb0c2580 .array/port v0x9ea982e40, L_0x9eac78e68;
L_0x9ea9d0320 .extend/s 32, L_0x9eb0c2580;
L_0x9eb1200a0 .array/port v0x9ea983340, L_0x9eac78eb0;
L_0x9ea9d03c0 .extend/s 32, L_0x9eb1200a0;
L_0x9eb120140 .arith/mult 32, L_0x9ea9d0320, L_0x9ea9d03c0;
L_0x9eb113f20 .cmp/gt 24, L_0x9eb118dc0, L_0x9eac78760;
L_0x9eb0fbe80 .cmp/gt 24, L_0x9eac787a8, L_0x9eb118dc0;
S_0x104da3f10 .scope begin, "$unm_blk_19" "$unm_blk_19" 9 124, 9 124 0, S_0x104d98e30;
 .timescale 0 0;
v0x9ea980fa0_0 .var/i "i", 31 0;
S_0x104da4090 .scope module, "mem" "boreal_memory" 9 78, 10 8 0, S_0x104d98e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 10 "addr_a";
    .port_info 2 /OUTPUT 32 "dout_a";
    .port_info 3 /INPUT 1 "we_b";
    .port_info 4 /INPUT 10 "addr_b";
    .port_info 5 /INPUT 32 "din_b";
    .port_info 6 /OUTPUT 32 "dout_b";
P_0x9eb0bc100 .param/l "ADDR_WIDTH" 0 10 9, +C4<00000000000000000000000000001010>;
P_0x9eb0bc140 .param/l "DATA_WIDTH" 0 10 10, +C4<00000000000000000000000000100000>;
v0x9ea9810e0_0 .net "addr_a", 9 0, v0x9ea9828a0_0;  1 drivers
v0x9ea981180_0 .net "addr_b", 9 0, v0x9ea982940_0;  1 drivers
v0x9ea981220_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea9812c0_0 .net "din_b", 31 0, v0x9ea982da0_0;  1 drivers
v0x9ea981360_0 .var "dout_a", 31 0;
v0x9ea981400_0 .var "dout_b", 31 0;
v0x9ea9814a0 .array "memory", 1023 0, 31 0;
v0x9ea981540_0 .net "we_b", 0 0, v0x9ea983c00_0;  1 drivers
S_0x104da2520 .scope begin, "$unm_blk_1" "$unm_blk_1" 10 27, 10 27 0, S_0x104da4090;
 .timescale 0 0;
v0x9ea981040_0 .var/i "i", 31 0;
S_0x104da26a0 .scope function.vec4.u16, "sat16" "sat16" 9 102, 9 102 0, S_0x104d98e30;
 .timescale 0 0;
; Variable sat16 is vec4 return value of scope S_0x104da26a0
v0x9ea981680_0 .var/s "x", 31 0;
TD_boreal_v3_tb.uut.core.sat16 ;
    %load/vec4 v0x9ea981680_0;
    %cmpi/s 32767, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.0, 5;
    %pushi/vec4 32767, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to sat16 (store_vec4_to_lval)
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x9ea981680_0;
    %cmpi/s 4294934528, 0, 32;
    %jmp/0xz  T_1.2, 5;
    %pushi/vec4 32768, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to sat16 (store_vec4_to_lval)
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x9ea981680_0;
    %parti/s 16, 0, 2;
    %ret/vec4 0, 0, 16;  Assign to sat16 (store_vec4_to_lval)
T_1.3 ;
T_1.1 ;
    %end;
S_0x104da30d0 .scope module, "ctrl" "boreal_velocity_pwm" 6 175, 11 8 0, S_0x104d9c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 16 "mu";
    .port_info 4 /OUTPUT 1 "pwm";
v0x9ea983f20_0 .var "acc", 15 0;
v0x9ea984000_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea9840a0_0 .net "enable", 0 0, L_0x9ea86c4d0;  1 drivers
v0x9ea984140_0 .net/s "mu", 15 0, L_0x9eb119cc0;  1 drivers
v0x9ea9841e0_0 .var "pwm", 0 0;
v0x9ea984280_0 .net "rst_n", 0 0, v0x9ea9be260_0;  alias, 1 drivers
v0x9ea984320_0 .var/s "v", 15 0;
v0x9ea9843c0_0 .var/s "x", 15 0;
S_0x9ea988000 .scope module, "cube" "boreal_spectral_cube" 6 103, 12 9 0, S_0x104d9c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x_in";
    .port_info 4 /OUTPUT 384 "spectral_vector";
    .port_info 5 /OUTPUT 1 "out_valid";
L_0x9eb080af0 .functor BUFZ 1, L_0x9eb1114a0, C4<0>, C4<0>, C4<0>;
v0x9ea9b0820 .array "bands", 15 0;
v0x9ea9b0820_0 .net v0x9ea9b0820 0, 23 0, v0x9ea985f40_0; 1 drivers
v0x9ea9b0820_1 .net v0x9ea9b0820 1, 23 0, v0x9ea987b60_0; 1 drivers
v0x9ea9b0820_2 .net v0x9ea9b0820 2, 23 0, v0x9ea98d7c0_0; 1 drivers
v0x9ea9b0820_3 .net v0x9ea9b0820 3, 23 0, v0x9ea98f3e0_0; 1 drivers
v0x9ea9b0820_4 .net v0x9ea9b0820 4, 23 0, v0x9ea991040_0; 1 drivers
v0x9ea9b0820_5 .net v0x9ea9b0820 5, 23 0, v0x9ea992c60_0; 1 drivers
v0x9ea9b0820_6 .net v0x9ea9b0820 6, 23 0, v0x9ea9948c0_0; 1 drivers
v0x9ea9b0820_7 .net v0x9ea9b0820 7, 23 0, v0x9ea9964e0_0; 1 drivers
v0x9ea9b0820_8 .net v0x9ea9b0820 8, 23 0, v0x9ea9a0140_0; 1 drivers
v0x9ea9b0820_9 .net v0x9ea9b0820 9, 23 0, v0x9ea9a1d60_0; 1 drivers
v0x9ea9b0820_10 .net v0x9ea9b0820 10, 23 0, v0x9ea9a3980_0; 1 drivers
v0x9ea9b0820_11 .net v0x9ea9b0820 11, 23 0, v0x9ea9a55e0_0; 1 drivers
v0x9ea9b0820_12 .net v0x9ea9b0820 12, 23 0, v0x9ea9a7200_0; 1 drivers
v0x9ea9b0820_13 .net v0x9ea9b0820 13, 23 0, v0x9ea9ace60_0; 1 drivers
v0x9ea9b0820_14 .net v0x9ea9b0820 14, 23 0, v0x9ea9aea80_0; 1 drivers
v0x9ea9b0820_15 .net v0x9ea9b0820 15, 23 0, v0x9ea9b06e0_0; 1 drivers
v0x9ea9b08c0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea9b0960 .array "envelopes", 15 0;
v0x9ea9b0960_0 .net v0x9ea9b0960 0, 23 0, v0x9ea984640_0; 1 drivers
v0x9ea9b0960_1 .net v0x9ea9b0960 1, 23 0, v0x9ea986260_0; 1 drivers
v0x9ea9b0960_2 .net v0x9ea9b0960 2, 23 0, v0x9ea987e80_0; 1 drivers
v0x9ea9b0960_3 .net v0x9ea9b0960 3, 23 0, v0x9ea98dae0_0; 1 drivers
v0x9ea9b0960_4 .net v0x9ea9b0960 4, 23 0, v0x9ea98f700_0; 1 drivers
v0x9ea9b0960_5 .net v0x9ea9b0960 5, 23 0, v0x9ea991360_0; 1 drivers
v0x9ea9b0960_6 .net v0x9ea9b0960 6, 23 0, v0x9ea992f80_0; 1 drivers
v0x9ea9b0960_7 .net v0x9ea9b0960 7, 23 0, v0x9ea994be0_0; 1 drivers
v0x9ea9b0960_8 .net v0x9ea9b0960 8, 23 0, v0x9ea996800_0; 1 drivers
v0x9ea9b0960_9 .net v0x9ea9b0960 9, 23 0, v0x9ea9a0460_0; 1 drivers
v0x9ea9b0960_10 .net v0x9ea9b0960 10, 23 0, v0x9ea9a2080_0; 1 drivers
v0x9ea9b0960_11 .net v0x9ea9b0960 11, 23 0, v0x9ea9a3ca0_0; 1 drivers
v0x9ea9b0960_12 .net v0x9ea9b0960 12, 23 0, v0x9ea9a5900_0; 1 drivers
v0x9ea9b0960_13 .net v0x9ea9b0960 13, 23 0, v0x9ea9a7520_0; 1 drivers
v0x9ea9b0960_14 .net v0x9ea9b0960 14, 23 0, v0x9ea9ad180_0; 1 drivers
v0x9ea9b0960_15 .net v0x9ea9b0960 15, 23 0, v0x9ea9aeda0_0; 1 drivers
v0x9ea9b0a00_0 .net "out_valid", 0 0, L_0x9eb080af0;  alias, 1 drivers
v0x9ea9b0aa0_0 .net "rst", 0 0, L_0x9eb118d20;  1 drivers
v0x9ea9b0b40_0 .net "spectral_vector", 383 0, L_0x9ea9d0000;  alias, 1 drivers
v0x9ea9b0be0_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9b0c80_0 .net/s "x_in", 23 0, v0x9ea9b5a40_0;  alias, 1 drivers
LS_0x9ea9d0000_0_0 .concat8 [ 24 24 24 24], L_0x9eb0803f0, L_0x9eb080460, L_0x9eb0804d0, L_0x9eb080540;
LS_0x9ea9d0000_0_4 .concat8 [ 24 24 24 24], L_0x9eb0805b0, L_0x9eb080620, L_0x9eb080690, L_0x9eb080700;
LS_0x9ea9d0000_0_8 .concat8 [ 24 24 24 24], L_0x9eb080770, L_0x9eb0807e0, L_0x9eb080850, L_0x9eb0808c0;
LS_0x9ea9d0000_0_12 .concat8 [ 24 24 24 24], L_0x9eb080930, L_0x9eb0809a0, L_0x9eb080a10, L_0x9eb080a80;
L_0x9ea9d0000 .concat8 [ 96 96 96 96], LS_0x9ea9d0000_0_0, LS_0x9ea9d0000_0_4, LS_0x9ea9d0000_0_8, LS_0x9ea9d0000_0_12;
S_0x9ea988180 .scope generate, "band_bank[0]" "band_bank[0]" 12 25, 12 25 0, S_0x9ea988000;
 .timescale 0 0;
P_0x9eb102080 .param/l "i" 1 12 25, +C4<00>;
L_0x9eb0803f0 .functor BUFZ 24, v0x9ea984640_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x9ea985fe0_0 .net *"_ivl_7", 23 0, L_0x9eb0803f0;  1 drivers
S_0x9ea988300 .scope module, "env_det" "boreal_envelope_ema" 12 36, 13 7 0, S_0x9ea988180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x";
    .port_info 4 /OUTPUT 24 "env";
P_0x9eb1020c0 .param/l "SHIFT" 0 13 8, +C4<00000000000000000000000000000110>;
v0x9ea984460_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c0dc0;  1 drivers
v0x9ea984500_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c0e60;  1 drivers
v0x9ea9845a0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea984640_0 .var "env", 23 0;
v0x9ea9846e0_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea984780_0 .net/s "sq", 47 0, L_0x9eb109360;  1 drivers
v0x9ea984820_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9848c0_0 .net/s "x", 23 0, v0x9ea985f40_0;  alias, 1 drivers
L_0x9ea9c0dc0 .extend/s 48, v0x9ea985f40_0;
L_0x9ea9c0e60 .extend/s 48, v0x9ea985f40_0;
L_0x9eb109360 .arith/mult 48, L_0x9ea9c0dc0, L_0x9ea9c0e60;
S_0x9ea988480 .scope module, "filter" "boreal_biquad" 12 28, 14 12 0, S_0x9ea988180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x_in";
    .port_info 4 /OUTPUT 24 "y_out";
    .port_info 5 /INPUT 3 "reg_addr";
    .port_info 6 /INPUT 16 "reg_din";
    .port_info 7 /INPUT 1 "reg_we";
P_0x9eb114f00 .param/l "DEFAULT_A1" 0 14 16, +C4<0000000000000000>;
P_0x9eb114f40 .param/l "DEFAULT_A2" 0 14 17, +C4<0000000000000000>;
P_0x9eb114f80 .param/l "DEFAULT_B0" 0 14 13, +C4<0000000100000000>;
P_0x9eb114fc0 .param/l "DEFAULT_B1" 0 14 14, +C4<0000000000000000>;
P_0x9eb115000 .param/l "DEFAULT_B2" 0 14 15, +C4<0000000000000000>;
v0x9ea984960_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c0780;  1 drivers
v0x9ea984a00_0 .net/s *"_ivl_12", 47 0, L_0x9ea9c0a00;  1 drivers
v0x9ea984aa0_0 .net/s *"_ivl_14", 47 0, L_0x9ea9c0aa0;  1 drivers
v0x9ea984b40_0 .net/s *"_ivl_18", 47 0, L_0x9ea9c0b40;  1 drivers
v0x9ea984be0_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c0820;  1 drivers
v0x9ea984c80_0 .net/s *"_ivl_20", 47 0, L_0x9ea9c0be0;  1 drivers
v0x9ea984d20_0 .net/s *"_ivl_24", 47 0, L_0x9ea9c0c80;  1 drivers
v0x9ea984dc0_0 .net/s *"_ivl_26", 47 0, L_0x9ea9c0d20;  1 drivers
v0x9ea984e60_0 .net/s *"_ivl_30", 47 0, L_0x9eb110000;  1 drivers
v0x9ea984f00_0 .net/s *"_ivl_32", 47 0, L_0x9eb110460;  1 drivers
v0x9ea984fa0_0 .net/s *"_ivl_34", 47 0, L_0x9eb110280;  1 drivers
v0x9ea985040_0 .net/s *"_ivl_6", 47 0, L_0x9ea9c08c0;  1 drivers
v0x9ea9850e0_0 .net/s *"_ivl_8", 47 0, L_0x9ea9c0960;  1 drivers
v0x9ea985180_0 .var/s "a1", 15 0;
v0x9ea985220_0 .var/s "a2", 15 0;
v0x9ea9852c0_0 .var/s "b0", 15 0;
v0x9ea985360_0 .var/s "b1", 15 0;
v0x9ea985400_0 .var/s "b2", 15 0;
v0x9ea9854a0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
o0x9eac46350 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x9ea985540_0 .net "reg_addr", 2 0, o0x9eac46350;  0 drivers
o0x9eac46380 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea9855e0_0 .net "reg_din", 15 0, o0x9eac46380;  0 drivers
L_0x9eac78178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9ea985680_0 .net "reg_we", 0 0, L_0x9eac78178;  1 drivers
v0x9ea985720_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9857c0_0 .net/s "sum", 47 0, L_0x9eb111680;  1 drivers
v0x9ea985860_0 .net/s "term0", 47 0, L_0x9eb108aa0;  1 drivers
v0x9ea985900_0 .net/s "term1", 47 0, L_0x9eb108640;  1 drivers
v0x9ea9859a0_0 .net/s "term2", 47 0, L_0x9eb108c80;  1 drivers
v0x9ea985a40_0 .net/s "term3", 47 0, L_0x9eb109180;  1 drivers
v0x9ea985ae0_0 .net/s "term4", 47 0, L_0x9eb109220;  1 drivers
v0x9ea985b80_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea985c20_0 .var/s "x1", 23 0;
v0x9ea985cc0_0 .var/s "x2", 23 0;
v0x9ea985d60_0 .net/s "x_in", 23 0, v0x9ea9b5a40_0;  alias, 1 drivers
v0x9ea985e00_0 .var/s "y1", 23 0;
v0x9ea985ea0_0 .var/s "y2", 23 0;
v0x9ea985f40_0 .var/s "y_out", 23 0;
L_0x9ea9c0780 .extend/s 48, v0x9ea9852c0_0;
L_0x9ea9c0820 .extend/s 48, v0x9ea9b5a40_0;
L_0x9eb108aa0 .arith/mult 48, L_0x9ea9c0780, L_0x9ea9c0820;
L_0x9ea9c08c0 .extend/s 48, v0x9ea985360_0;
L_0x9ea9c0960 .extend/s 48, v0x9ea985c20_0;
L_0x9eb108640 .arith/mult 48, L_0x9ea9c08c0, L_0x9ea9c0960;
L_0x9ea9c0a00 .extend/s 48, v0x9ea985400_0;
L_0x9ea9c0aa0 .extend/s 48, v0x9ea985cc0_0;
L_0x9eb108c80 .arith/mult 48, L_0x9ea9c0a00, L_0x9ea9c0aa0;
L_0x9ea9c0b40 .extend/s 48, v0x9ea985180_0;
L_0x9ea9c0be0 .extend/s 48, v0x9ea985e00_0;
L_0x9eb109180 .arith/mult 48, L_0x9ea9c0b40, L_0x9ea9c0be0;
L_0x9ea9c0c80 .extend/s 48, v0x9ea985220_0;
L_0x9ea9c0d20 .extend/s 48, v0x9ea985ea0_0;
L_0x9eb109220 .arith/mult 48, L_0x9ea9c0c80, L_0x9ea9c0d20;
L_0x9eb110000 .arith/sum 48, L_0x9eb108aa0, L_0x9eb108640;
L_0x9eb110460 .arith/sum 48, L_0x9eb110000, L_0x9eb108c80;
L_0x9eb110280 .arith/sub 48, L_0x9eb110460, L_0x9eb109180;
L_0x9eb111680 .arith/sub 48, L_0x9eb110280, L_0x9eb109220;
S_0x9ea988600 .scope generate, "band_bank[1]" "band_bank[1]" 12 25, 12 25 0, S_0x9ea988000;
 .timescale 0 0;
P_0x9eb102100 .param/l "i" 1 12 25, +C4<01>;
L_0x9eb080460 .functor BUFZ 24, v0x9ea986260_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x9ea987c00_0 .net *"_ivl_7", 23 0, L_0x9eb080460;  1 drivers
S_0x9ea988780 .scope module, "env_det" "boreal_envelope_ema" 12 36, 13 7 0, S_0x9ea988600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x";
    .port_info 4 /OUTPUT 24 "env";
P_0x9eb102140 .param/l "SHIFT" 0 13 8, +C4<00000000000000000000000000000110>;
v0x9ea986080_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c1540;  1 drivers
v0x9ea986120_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c15e0;  1 drivers
v0x9ea9861c0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea986260_0 .var "env", 23 0;
v0x9ea986300_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9863a0_0 .net/s "sq", 47 0, L_0x9eb109fe0;  1 drivers
v0x9ea986440_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9864e0_0 .net/s "x", 23 0, v0x9ea987b60_0;  alias, 1 drivers
L_0x9ea9c1540 .extend/s 48, v0x9ea987b60_0;
L_0x9ea9c15e0 .extend/s 48, v0x9ea987b60_0;
L_0x9eb109fe0 .arith/mult 48, L_0x9ea9c1540, L_0x9ea9c15e0;
S_0x9ea988900 .scope module, "filter" "boreal_biquad" 12 28, 14 12 0, S_0x9ea988600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x_in";
    .port_info 4 /OUTPUT 24 "y_out";
    .port_info 5 /INPUT 3 "reg_addr";
    .port_info 6 /INPUT 16 "reg_din";
    .port_info 7 /INPUT 1 "reg_we";
P_0x9eb114b40 .param/l "DEFAULT_A1" 0 14 16, +C4<0000000000000000>;
P_0x9eb114b80 .param/l "DEFAULT_A2" 0 14 17, +C4<0000000000000000>;
P_0x9eb114bc0 .param/l "DEFAULT_B0" 0 14 13, +C4<0000000100010000>;
P_0x9eb114c00 .param/l "DEFAULT_B1" 0 14 14, +C4<0000000000000000>;
P_0x9eb114c40 .param/l "DEFAULT_B2" 0 14 15, +C4<0000000000000000>;
v0x9ea986580_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c0f00;  1 drivers
v0x9ea986620_0 .net/s *"_ivl_12", 47 0, L_0x9ea9c1180;  1 drivers
v0x9ea9866c0_0 .net/s *"_ivl_14", 47 0, L_0x9ea9c1220;  1 drivers
v0x9ea986760_0 .net/s *"_ivl_18", 47 0, L_0x9ea9c12c0;  1 drivers
v0x9ea986800_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c0fa0;  1 drivers
v0x9ea9868a0_0 .net/s *"_ivl_20", 47 0, L_0x9ea9c1360;  1 drivers
v0x9ea986940_0 .net/s *"_ivl_24", 47 0, L_0x9ea9c1400;  1 drivers
v0x9ea9869e0_0 .net/s *"_ivl_26", 47 0, L_0x9ea9c14a0;  1 drivers
v0x9ea986a80_0 .net/s *"_ivl_30", 47 0, L_0x9eb111720;  1 drivers
v0x9ea986b20_0 .net/s *"_ivl_32", 47 0, L_0x9eb1117c0;  1 drivers
v0x9ea986bc0_0 .net/s *"_ivl_34", 47 0, L_0x9eb111860;  1 drivers
v0x9ea986c60_0 .net/s *"_ivl_6", 47 0, L_0x9ea9c1040;  1 drivers
v0x9ea986d00_0 .net/s *"_ivl_8", 47 0, L_0x9ea9c10e0;  1 drivers
v0x9ea986da0_0 .var/s "a1", 15 0;
v0x9ea986e40_0 .var/s "a2", 15 0;
v0x9ea986ee0_0 .var/s "b0", 15 0;
v0x9ea986f80_0 .var/s "b1", 15 0;
v0x9ea987020_0 .var/s "b2", 15 0;
v0x9ea9870c0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
o0x9eac46cb0 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x9ea987160_0 .net "reg_addr", 2 0, o0x9eac46cb0;  0 drivers
o0x9eac46ce0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea987200_0 .net "reg_din", 15 0, o0x9eac46ce0;  0 drivers
L_0x9eac781c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9ea9872a0_0 .net "reg_we", 0 0, L_0x9eac781c0;  1 drivers
v0x9ea987340_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9873e0_0 .net/s "sum", 47 0, L_0x9eb111900;  1 drivers
v0x9ea987480_0 .net/s "term0", 47 0, L_0x9eb108f00;  1 drivers
v0x9ea987520_0 .net/s "term1", 47 0, L_0x9eb108fa0;  1 drivers
v0x9ea9875c0_0 .net/s "term2", 47 0, L_0x9eb108140;  1 drivers
v0x9ea987660_0 .net/s "term3", 47 0, L_0x9eb108320;  1 drivers
v0x9ea987700_0 .net/s "term4", 47 0, L_0x9eb108dc0;  1 drivers
v0x9ea9877a0_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea987840_0 .var/s "x1", 23 0;
v0x9ea9878e0_0 .var/s "x2", 23 0;
v0x9ea987980_0 .net/s "x_in", 23 0, v0x9ea9b5a40_0;  alias, 1 drivers
v0x9ea987a20_0 .var/s "y1", 23 0;
v0x9ea987ac0_0 .var/s "y2", 23 0;
v0x9ea987b60_0 .var/s "y_out", 23 0;
L_0x9ea9c0f00 .extend/s 48, v0x9ea986ee0_0;
L_0x9ea9c0fa0 .extend/s 48, v0x9ea9b5a40_0;
L_0x9eb108f00 .arith/mult 48, L_0x9ea9c0f00, L_0x9ea9c0fa0;
L_0x9ea9c1040 .extend/s 48, v0x9ea986f80_0;
L_0x9ea9c10e0 .extend/s 48, v0x9ea987840_0;
L_0x9eb108fa0 .arith/mult 48, L_0x9ea9c1040, L_0x9ea9c10e0;
L_0x9ea9c1180 .extend/s 48, v0x9ea987020_0;
L_0x9ea9c1220 .extend/s 48, v0x9ea9878e0_0;
L_0x9eb108140 .arith/mult 48, L_0x9ea9c1180, L_0x9ea9c1220;
L_0x9ea9c12c0 .extend/s 48, v0x9ea986da0_0;
L_0x9ea9c1360 .extend/s 48, v0x9ea987a20_0;
L_0x9eb108320 .arith/mult 48, L_0x9ea9c12c0, L_0x9ea9c1360;
L_0x9ea9c1400 .extend/s 48, v0x9ea986e40_0;
L_0x9ea9c14a0 .extend/s 48, v0x9ea987ac0_0;
L_0x9eb108dc0 .arith/mult 48, L_0x9ea9c1400, L_0x9ea9c14a0;
L_0x9eb111720 .arith/sum 48, L_0x9eb108f00, L_0x9eb108fa0;
L_0x9eb1117c0 .arith/sum 48, L_0x9eb111720, L_0x9eb108140;
L_0x9eb111860 .arith/sub 48, L_0x9eb1117c0, L_0x9eb108320;
L_0x9eb111900 .arith/sub 48, L_0x9eb111860, L_0x9eb108dc0;
S_0x9ea988a80 .scope generate, "band_bank[2]" "band_bank[2]" 12 25, 12 25 0, S_0x9ea988000;
 .timescale 0 0;
P_0x9eb102180 .param/l "i" 1 12 25, +C4<010>;
L_0x9eb0804d0 .functor BUFZ 24, v0x9ea987e80_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x9ea98d860_0 .net *"_ivl_7", 23 0, L_0x9eb0804d0;  1 drivers
S_0x9ea988c00 .scope module, "env_det" "boreal_envelope_ema" 12 36, 13 7 0, S_0x9ea988a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x";
    .port_info 4 /OUTPUT 24 "env";
P_0x9eb1021c0 .param/l "SHIFT" 0 13 8, +C4<00000000000000000000000000000110>;
v0x9ea987ca0_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c1cc0;  1 drivers
v0x9ea987d40_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c1d60;  1 drivers
v0x9ea987de0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea987e80_0 .var "env", 23 0;
v0x9ea987f20_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea98c000_0 .net/s "sq", 47 0, L_0x9eb10a440;  1 drivers
v0x9ea98c0a0_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea98c140_0 .net/s "x", 23 0, v0x9ea98d7c0_0;  alias, 1 drivers
L_0x9ea9c1cc0 .extend/s 48, v0x9ea98d7c0_0;
L_0x9ea9c1d60 .extend/s 48, v0x9ea98d7c0_0;
L_0x9eb10a440 .arith/mult 48, L_0x9ea9c1cc0, L_0x9ea9c1d60;
S_0x9ea988d80 .scope module, "filter" "boreal_biquad" 12 28, 14 12 0, S_0x9ea988a80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x_in";
    .port_info 4 /OUTPUT 24 "y_out";
    .port_info 5 /INPUT 3 "reg_addr";
    .port_info 6 /INPUT 16 "reg_din";
    .port_info 7 /INPUT 1 "reg_we";
P_0x9eb115180 .param/l "DEFAULT_A1" 0 14 16, +C4<0000000000000000>;
P_0x9eb1151c0 .param/l "DEFAULT_A2" 0 14 17, +C4<0000000000000000>;
P_0x9eb115200 .param/l "DEFAULT_B0" 0 14 13, +C4<0000000100100000>;
P_0x9eb115240 .param/l "DEFAULT_B1" 0 14 14, +C4<0000000000000000>;
P_0x9eb115280 .param/l "DEFAULT_B2" 0 14 15, +C4<0000000000000000>;
v0x9ea98c1e0_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c1680;  1 drivers
v0x9ea98c280_0 .net/s *"_ivl_12", 47 0, L_0x9ea9c1900;  1 drivers
v0x9ea98c320_0 .net/s *"_ivl_14", 47 0, L_0x9ea9c19a0;  1 drivers
v0x9ea98c3c0_0 .net/s *"_ivl_18", 47 0, L_0x9ea9c1a40;  1 drivers
v0x9ea98c460_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c1720;  1 drivers
v0x9ea98c500_0 .net/s *"_ivl_20", 47 0, L_0x9ea9c1ae0;  1 drivers
v0x9ea98c5a0_0 .net/s *"_ivl_24", 47 0, L_0x9ea9c1b80;  1 drivers
v0x9ea98c640_0 .net/s *"_ivl_26", 47 0, L_0x9ea9c1c20;  1 drivers
v0x9ea98c6e0_0 .net/s *"_ivl_30", 47 0, L_0x9eb1119a0;  1 drivers
v0x9ea98c780_0 .net/s *"_ivl_32", 47 0, L_0x9eb111a40;  1 drivers
v0x9ea98c820_0 .net/s *"_ivl_34", 47 0, L_0x9eb111ae0;  1 drivers
v0x9ea98c8c0_0 .net/s *"_ivl_6", 47 0, L_0x9ea9c17c0;  1 drivers
v0x9ea98c960_0 .net/s *"_ivl_8", 47 0, L_0x9ea9c1860;  1 drivers
v0x9ea98ca00_0 .var/s "a1", 15 0;
v0x9ea98caa0_0 .var/s "a2", 15 0;
v0x9ea98cb40_0 .var/s "b0", 15 0;
v0x9ea98cbe0_0 .var/s "b1", 15 0;
v0x9ea98cc80_0 .var/s "b2", 15 0;
v0x9ea98cd20_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
o0x9eac47610 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x9ea98cdc0_0 .net "reg_addr", 2 0, o0x9eac47610;  0 drivers
o0x9eac47640 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea98ce60_0 .net "reg_din", 15 0, o0x9eac47640;  0 drivers
L_0x9eac78208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9ea98cf00_0 .net "reg_we", 0 0, L_0x9eac78208;  1 drivers
v0x9ea98cfa0_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea98d040_0 .net/s "sum", 47 0, L_0x9eb111b80;  1 drivers
v0x9ea98d0e0_0 .net/s "term0", 47 0, L_0x9eb10a080;  1 drivers
v0x9ea98d180_0 .net/s "term1", 47 0, L_0x9eb10a120;  1 drivers
v0x9ea98d220_0 .net/s "term2", 47 0, L_0x9eb10a1c0;  1 drivers
v0x9ea98d2c0_0 .net/s "term3", 47 0, L_0x9eb10a260;  1 drivers
v0x9ea98d360_0 .net/s "term4", 47 0, L_0x9eb10a300;  1 drivers
v0x9ea98d400_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea98d4a0_0 .var/s "x1", 23 0;
v0x9ea98d540_0 .var/s "x2", 23 0;
v0x9ea98d5e0_0 .net/s "x_in", 23 0, v0x9ea9b5a40_0;  alias, 1 drivers
v0x9ea98d680_0 .var/s "y1", 23 0;
v0x9ea98d720_0 .var/s "y2", 23 0;
v0x9ea98d7c0_0 .var/s "y_out", 23 0;
L_0x9ea9c1680 .extend/s 48, v0x9ea98cb40_0;
L_0x9ea9c1720 .extend/s 48, v0x9ea9b5a40_0;
L_0x9eb10a080 .arith/mult 48, L_0x9ea9c1680, L_0x9ea9c1720;
L_0x9ea9c17c0 .extend/s 48, v0x9ea98cbe0_0;
L_0x9ea9c1860 .extend/s 48, v0x9ea98d4a0_0;
L_0x9eb10a120 .arith/mult 48, L_0x9ea9c17c0, L_0x9ea9c1860;
L_0x9ea9c1900 .extend/s 48, v0x9ea98cc80_0;
L_0x9ea9c19a0 .extend/s 48, v0x9ea98d540_0;
L_0x9eb10a1c0 .arith/mult 48, L_0x9ea9c1900, L_0x9ea9c19a0;
L_0x9ea9c1a40 .extend/s 48, v0x9ea98ca00_0;
L_0x9ea9c1ae0 .extend/s 48, v0x9ea98d680_0;
L_0x9eb10a260 .arith/mult 48, L_0x9ea9c1a40, L_0x9ea9c1ae0;
L_0x9ea9c1b80 .extend/s 48, v0x9ea98caa0_0;
L_0x9ea9c1c20 .extend/s 48, v0x9ea98d720_0;
L_0x9eb10a300 .arith/mult 48, L_0x9ea9c1b80, L_0x9ea9c1c20;
L_0x9eb1119a0 .arith/sum 48, L_0x9eb10a080, L_0x9eb10a120;
L_0x9eb111a40 .arith/sum 48, L_0x9eb1119a0, L_0x9eb10a1c0;
L_0x9eb111ae0 .arith/sub 48, L_0x9eb111a40, L_0x9eb10a260;
L_0x9eb111b80 .arith/sub 48, L_0x9eb111ae0, L_0x9eb10a300;
S_0x9ea988f00 .scope generate, "band_bank[3]" "band_bank[3]" 12 25, 12 25 0, S_0x9ea988000;
 .timescale 0 0;
P_0x9eb102200 .param/l "i" 1 12 25, +C4<011>;
L_0x9eb080540 .functor BUFZ 24, v0x9ea98dae0_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x9ea98f480_0 .net *"_ivl_7", 23 0, L_0x9eb080540;  1 drivers
S_0x9ea989080 .scope module, "env_det" "boreal_envelope_ema" 12 36, 13 7 0, S_0x9ea988f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x";
    .port_info 4 /OUTPUT 24 "env";
P_0x9eb102240 .param/l "SHIFT" 0 13 8, +C4<00000000000000000000000000000110>;
v0x9ea98d900_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c2440;  1 drivers
v0x9ea98d9a0_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c24e0;  1 drivers
v0x9ea98da40_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea98dae0_0 .var "env", 23 0;
v0x9ea98db80_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea98dc20_0 .net/s "sq", 47 0, L_0x9eb10a8a0;  1 drivers
v0x9ea98dcc0_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea98dd60_0 .net/s "x", 23 0, v0x9ea98f3e0_0;  alias, 1 drivers
L_0x9ea9c2440 .extend/s 48, v0x9ea98f3e0_0;
L_0x9ea9c24e0 .extend/s 48, v0x9ea98f3e0_0;
L_0x9eb10a8a0 .arith/mult 48, L_0x9ea9c2440, L_0x9ea9c24e0;
S_0x9ea989200 .scope module, "filter" "boreal_biquad" 12 28, 14 12 0, S_0x9ea988f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x_in";
    .port_info 4 /OUTPUT 24 "y_out";
    .port_info 5 /INPUT 3 "reg_addr";
    .port_info 6 /INPUT 16 "reg_din";
    .port_info 7 /INPUT 1 "reg_we";
P_0x9eb1152c0 .param/l "DEFAULT_A1" 0 14 16, +C4<0000000000000000>;
P_0x9eb115300 .param/l "DEFAULT_A2" 0 14 17, +C4<0000000000000000>;
P_0x9eb115340 .param/l "DEFAULT_B0" 0 14 13, +C4<0000000100110000>;
P_0x9eb115380 .param/l "DEFAULT_B1" 0 14 14, +C4<0000000000000000>;
P_0x9eb1153c0 .param/l "DEFAULT_B2" 0 14 15, +C4<0000000000000000>;
v0x9ea98de00_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c1e00;  1 drivers
v0x9ea98dea0_0 .net/s *"_ivl_12", 47 0, L_0x9ea9c2080;  1 drivers
v0x9ea98df40_0 .net/s *"_ivl_14", 47 0, L_0x9ea9c2120;  1 drivers
v0x9ea98dfe0_0 .net/s *"_ivl_18", 47 0, L_0x9ea9c21c0;  1 drivers
v0x9ea98e080_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c1ea0;  1 drivers
v0x9ea98e120_0 .net/s *"_ivl_20", 47 0, L_0x9ea9c2260;  1 drivers
v0x9ea98e1c0_0 .net/s *"_ivl_24", 47 0, L_0x9ea9c2300;  1 drivers
v0x9ea98e260_0 .net/s *"_ivl_26", 47 0, L_0x9ea9c23a0;  1 drivers
v0x9ea98e300_0 .net/s *"_ivl_30", 47 0, L_0x9eb111c20;  1 drivers
v0x9ea98e3a0_0 .net/s *"_ivl_32", 47 0, L_0x9eb111cc0;  1 drivers
v0x9ea98e440_0 .net/s *"_ivl_34", 47 0, L_0x9eb111d60;  1 drivers
v0x9ea98e4e0_0 .net/s *"_ivl_6", 47 0, L_0x9ea9c1f40;  1 drivers
v0x9ea98e580_0 .net/s *"_ivl_8", 47 0, L_0x9ea9c1fe0;  1 drivers
v0x9ea98e620_0 .var/s "a1", 15 0;
v0x9ea98e6c0_0 .var/s "a2", 15 0;
v0x9ea98e760_0 .var/s "b0", 15 0;
v0x9ea98e800_0 .var/s "b1", 15 0;
v0x9ea98e8a0_0 .var/s "b2", 15 0;
v0x9ea98e940_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
o0x9eac47f70 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x9ea98e9e0_0 .net "reg_addr", 2 0, o0x9eac47f70;  0 drivers
o0x9eac47fa0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea98ea80_0 .net "reg_din", 15 0, o0x9eac47fa0;  0 drivers
L_0x9eac78250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9ea98eb20_0 .net "reg_we", 0 0, L_0x9eac78250;  1 drivers
v0x9ea98ebc0_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea98ec60_0 .net/s "sum", 47 0, L_0x9eb111e00;  1 drivers
v0x9ea98ed00_0 .net/s "term0", 47 0, L_0x9eb10a4e0;  1 drivers
v0x9ea98eda0_0 .net/s "term1", 47 0, L_0x9eb10a580;  1 drivers
v0x9ea98ee40_0 .net/s "term2", 47 0, L_0x9eb10a620;  1 drivers
v0x9ea98eee0_0 .net/s "term3", 47 0, L_0x9eb10a6c0;  1 drivers
v0x9ea98ef80_0 .net/s "term4", 47 0, L_0x9eb10a760;  1 drivers
v0x9ea98f020_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea98f0c0_0 .var/s "x1", 23 0;
v0x9ea98f160_0 .var/s "x2", 23 0;
v0x9ea98f200_0 .net/s "x_in", 23 0, v0x9ea9b5a40_0;  alias, 1 drivers
v0x9ea98f2a0_0 .var/s "y1", 23 0;
v0x9ea98f340_0 .var/s "y2", 23 0;
v0x9ea98f3e0_0 .var/s "y_out", 23 0;
L_0x9ea9c1e00 .extend/s 48, v0x9ea98e760_0;
L_0x9ea9c1ea0 .extend/s 48, v0x9ea9b5a40_0;
L_0x9eb10a4e0 .arith/mult 48, L_0x9ea9c1e00, L_0x9ea9c1ea0;
L_0x9ea9c1f40 .extend/s 48, v0x9ea98e800_0;
L_0x9ea9c1fe0 .extend/s 48, v0x9ea98f0c0_0;
L_0x9eb10a580 .arith/mult 48, L_0x9ea9c1f40, L_0x9ea9c1fe0;
L_0x9ea9c2080 .extend/s 48, v0x9ea98e8a0_0;
L_0x9ea9c2120 .extend/s 48, v0x9ea98f160_0;
L_0x9eb10a620 .arith/mult 48, L_0x9ea9c2080, L_0x9ea9c2120;
L_0x9ea9c21c0 .extend/s 48, v0x9ea98e620_0;
L_0x9ea9c2260 .extend/s 48, v0x9ea98f2a0_0;
L_0x9eb10a6c0 .arith/mult 48, L_0x9ea9c21c0, L_0x9ea9c2260;
L_0x9ea9c2300 .extend/s 48, v0x9ea98e6c0_0;
L_0x9ea9c23a0 .extend/s 48, v0x9ea98f340_0;
L_0x9eb10a760 .arith/mult 48, L_0x9ea9c2300, L_0x9ea9c23a0;
L_0x9eb111c20 .arith/sum 48, L_0x9eb10a4e0, L_0x9eb10a580;
L_0x9eb111cc0 .arith/sum 48, L_0x9eb111c20, L_0x9eb10a620;
L_0x9eb111d60 .arith/sub 48, L_0x9eb111cc0, L_0x9eb10a6c0;
L_0x9eb111e00 .arith/sub 48, L_0x9eb111d60, L_0x9eb10a760;
S_0x9ea989380 .scope generate, "band_bank[4]" "band_bank[4]" 12 25, 12 25 0, S_0x9ea988000;
 .timescale 0 0;
P_0x9eb102280 .param/l "i" 1 12 25, +C4<0100>;
L_0x9eb0805b0 .functor BUFZ 24, v0x9ea98f700_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x9ea9910e0_0 .net *"_ivl_7", 23 0, L_0x9eb0805b0;  1 drivers
S_0x9ea989500 .scope module, "env_det" "boreal_envelope_ema" 12 36, 13 7 0, S_0x9ea989380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x";
    .port_info 4 /OUTPUT 24 "env";
P_0x9eb1022c0 .param/l "SHIFT" 0 13 8, +C4<00000000000000000000000000000110>;
v0x9ea98f520_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c2bc0;  1 drivers
v0x9ea98f5c0_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c2c60;  1 drivers
v0x9ea98f660_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea98f700_0 .var "env", 23 0;
v0x9ea98f7a0_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea98f840_0 .net/s "sq", 47 0, L_0x9eb10ad00;  1 drivers
v0x9ea98f8e0_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea98f980_0 .net/s "x", 23 0, v0x9ea991040_0;  alias, 1 drivers
L_0x9ea9c2bc0 .extend/s 48, v0x9ea991040_0;
L_0x9ea9c2c60 .extend/s 48, v0x9ea991040_0;
L_0x9eb10ad00 .arith/mult 48, L_0x9ea9c2bc0, L_0x9ea9c2c60;
S_0x9ea989680 .scope module, "filter" "boreal_biquad" 12 28, 14 12 0, S_0x9ea989380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x_in";
    .port_info 4 /OUTPUT 24 "y_out";
    .port_info 5 /INPUT 3 "reg_addr";
    .port_info 6 /INPUT 16 "reg_din";
    .port_info 7 /INPUT 1 "reg_we";
P_0x9eb115400 .param/l "DEFAULT_A1" 0 14 16, +C4<0000000000000000>;
P_0x9eb115440 .param/l "DEFAULT_A2" 0 14 17, +C4<0000000000000000>;
P_0x9eb115480 .param/l "DEFAULT_B0" 0 14 13, +C4<0000000101000000>;
P_0x9eb1154c0 .param/l "DEFAULT_B1" 0 14 14, +C4<0000000000000000>;
P_0x9eb115500 .param/l "DEFAULT_B2" 0 14 15, +C4<0000000000000000>;
v0x9ea98fa20_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c2580;  1 drivers
v0x9ea98fac0_0 .net/s *"_ivl_12", 47 0, L_0x9ea9c2800;  1 drivers
v0x9ea98fb60_0 .net/s *"_ivl_14", 47 0, L_0x9ea9c28a0;  1 drivers
v0x9ea98fc00_0 .net/s *"_ivl_18", 47 0, L_0x9ea9c2940;  1 drivers
v0x9ea98fca0_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c2620;  1 drivers
v0x9ea98fd40_0 .net/s *"_ivl_20", 47 0, L_0x9ea9c29e0;  1 drivers
v0x9ea98fde0_0 .net/s *"_ivl_24", 47 0, L_0x9ea9c2a80;  1 drivers
v0x9ea98fe80_0 .net/s *"_ivl_26", 47 0, L_0x9ea9c2b20;  1 drivers
v0x9ea98ff20_0 .net/s *"_ivl_30", 47 0, L_0x9eb111ea0;  1 drivers
v0x9ea990000_0 .net/s *"_ivl_32", 47 0, L_0x9eb111f40;  1 drivers
v0x9ea9900a0_0 .net/s *"_ivl_34", 47 0, L_0x9eb111fe0;  1 drivers
v0x9ea990140_0 .net/s *"_ivl_6", 47 0, L_0x9ea9c26c0;  1 drivers
v0x9ea9901e0_0 .net/s *"_ivl_8", 47 0, L_0x9ea9c2760;  1 drivers
v0x9ea990280_0 .var/s "a1", 15 0;
v0x9ea990320_0 .var/s "a2", 15 0;
v0x9ea9903c0_0 .var/s "b0", 15 0;
v0x9ea990460_0 .var/s "b1", 15 0;
v0x9ea990500_0 .var/s "b2", 15 0;
v0x9ea9905a0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
o0x9eac488d0 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x9ea990640_0 .net "reg_addr", 2 0, o0x9eac488d0;  0 drivers
o0x9eac48900 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea9906e0_0 .net "reg_din", 15 0, o0x9eac48900;  0 drivers
L_0x9eac78298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9ea990780_0 .net "reg_we", 0 0, L_0x9eac78298;  1 drivers
v0x9ea990820_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9908c0_0 .net/s "sum", 47 0, L_0x9eb112080;  1 drivers
v0x9ea990960_0 .net/s "term0", 47 0, L_0x9eb10a940;  1 drivers
v0x9ea990a00_0 .net/s "term1", 47 0, L_0x9eb10a9e0;  1 drivers
v0x9ea990aa0_0 .net/s "term2", 47 0, L_0x9eb10aa80;  1 drivers
v0x9ea990b40_0 .net/s "term3", 47 0, L_0x9eb10ab20;  1 drivers
v0x9ea990be0_0 .net/s "term4", 47 0, L_0x9eb10abc0;  1 drivers
v0x9ea990c80_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea990d20_0 .var/s "x1", 23 0;
v0x9ea990dc0_0 .var/s "x2", 23 0;
v0x9ea990e60_0 .net/s "x_in", 23 0, v0x9ea9b5a40_0;  alias, 1 drivers
v0x9ea990f00_0 .var/s "y1", 23 0;
v0x9ea990fa0_0 .var/s "y2", 23 0;
v0x9ea991040_0 .var/s "y_out", 23 0;
L_0x9ea9c2580 .extend/s 48, v0x9ea9903c0_0;
L_0x9ea9c2620 .extend/s 48, v0x9ea9b5a40_0;
L_0x9eb10a940 .arith/mult 48, L_0x9ea9c2580, L_0x9ea9c2620;
L_0x9ea9c26c0 .extend/s 48, v0x9ea990460_0;
L_0x9ea9c2760 .extend/s 48, v0x9ea990d20_0;
L_0x9eb10a9e0 .arith/mult 48, L_0x9ea9c26c0, L_0x9ea9c2760;
L_0x9ea9c2800 .extend/s 48, v0x9ea990500_0;
L_0x9ea9c28a0 .extend/s 48, v0x9ea990dc0_0;
L_0x9eb10aa80 .arith/mult 48, L_0x9ea9c2800, L_0x9ea9c28a0;
L_0x9ea9c2940 .extend/s 48, v0x9ea990280_0;
L_0x9ea9c29e0 .extend/s 48, v0x9ea990f00_0;
L_0x9eb10ab20 .arith/mult 48, L_0x9ea9c2940, L_0x9ea9c29e0;
L_0x9ea9c2a80 .extend/s 48, v0x9ea990320_0;
L_0x9ea9c2b20 .extend/s 48, v0x9ea990fa0_0;
L_0x9eb10abc0 .arith/mult 48, L_0x9ea9c2a80, L_0x9ea9c2b20;
L_0x9eb111ea0 .arith/sum 48, L_0x9eb10a940, L_0x9eb10a9e0;
L_0x9eb111f40 .arith/sum 48, L_0x9eb111ea0, L_0x9eb10aa80;
L_0x9eb111fe0 .arith/sub 48, L_0x9eb111f40, L_0x9eb10ab20;
L_0x9eb112080 .arith/sub 48, L_0x9eb111fe0, L_0x9eb10abc0;
S_0x9ea989800 .scope generate, "band_bank[5]" "band_bank[5]" 12 25, 12 25 0, S_0x9ea988000;
 .timescale 0 0;
P_0x9eb102300 .param/l "i" 1 12 25, +C4<0101>;
L_0x9eb080620 .functor BUFZ 24, v0x9ea991360_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x9ea992d00_0 .net *"_ivl_7", 23 0, L_0x9eb080620;  1 drivers
S_0x9ea989980 .scope module, "env_det" "boreal_envelope_ema" 12 36, 13 7 0, S_0x9ea989800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x";
    .port_info 4 /OUTPUT 24 "env";
P_0x9eb102340 .param/l "SHIFT" 0 13 8, +C4<00000000000000000000000000000110>;
v0x9ea991180_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c3340;  1 drivers
v0x9ea991220_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c33e0;  1 drivers
v0x9ea9912c0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea991360_0 .var "env", 23 0;
v0x9ea991400_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9914a0_0 .net/s "sq", 47 0, L_0x9eb10b160;  1 drivers
v0x9ea991540_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9915e0_0 .net/s "x", 23 0, v0x9ea992c60_0;  alias, 1 drivers
L_0x9ea9c3340 .extend/s 48, v0x9ea992c60_0;
L_0x9ea9c33e0 .extend/s 48, v0x9ea992c60_0;
L_0x9eb10b160 .arith/mult 48, L_0x9ea9c3340, L_0x9ea9c33e0;
S_0x9ea989b00 .scope module, "filter" "boreal_biquad" 12 28, 14 12 0, S_0x9ea989800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x_in";
    .port_info 4 /OUTPUT 24 "y_out";
    .port_info 5 /INPUT 3 "reg_addr";
    .port_info 6 /INPUT 16 "reg_din";
    .port_info 7 /INPUT 1 "reg_we";
P_0x9eb115540 .param/l "DEFAULT_A1" 0 14 16, +C4<0000000000000000>;
P_0x9eb115580 .param/l "DEFAULT_A2" 0 14 17, +C4<0000000000000000>;
P_0x9eb1155c0 .param/l "DEFAULT_B0" 0 14 13, +C4<0000000101010000>;
P_0x9eb115600 .param/l "DEFAULT_B1" 0 14 14, +C4<0000000000000000>;
P_0x9eb115640 .param/l "DEFAULT_B2" 0 14 15, +C4<0000000000000000>;
v0x9ea991680_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c2d00;  1 drivers
v0x9ea991720_0 .net/s *"_ivl_12", 47 0, L_0x9ea9c2f80;  1 drivers
v0x9ea9917c0_0 .net/s *"_ivl_14", 47 0, L_0x9ea9c3020;  1 drivers
v0x9ea991860_0 .net/s *"_ivl_18", 47 0, L_0x9ea9c30c0;  1 drivers
v0x9ea991900_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c2da0;  1 drivers
v0x9ea9919a0_0 .net/s *"_ivl_20", 47 0, L_0x9ea9c3160;  1 drivers
v0x9ea991a40_0 .net/s *"_ivl_24", 47 0, L_0x9ea9c3200;  1 drivers
v0x9ea991ae0_0 .net/s *"_ivl_26", 47 0, L_0x9ea9c32a0;  1 drivers
v0x9ea991b80_0 .net/s *"_ivl_30", 47 0, L_0x9eb112120;  1 drivers
v0x9ea991c20_0 .net/s *"_ivl_32", 47 0, L_0x9eb1121c0;  1 drivers
v0x9ea991cc0_0 .net/s *"_ivl_34", 47 0, L_0x9eb112260;  1 drivers
v0x9ea991d60_0 .net/s *"_ivl_6", 47 0, L_0x9ea9c2e40;  1 drivers
v0x9ea991e00_0 .net/s *"_ivl_8", 47 0, L_0x9ea9c2ee0;  1 drivers
v0x9ea991ea0_0 .var/s "a1", 15 0;
v0x9ea991f40_0 .var/s "a2", 15 0;
v0x9ea991fe0_0 .var/s "b0", 15 0;
v0x9ea992080_0 .var/s "b1", 15 0;
v0x9ea992120_0 .var/s "b2", 15 0;
v0x9ea9921c0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
o0x9eac49230 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x9ea992260_0 .net "reg_addr", 2 0, o0x9eac49230;  0 drivers
o0x9eac49260 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea992300_0 .net "reg_din", 15 0, o0x9eac49260;  0 drivers
L_0x9eac782e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9ea9923a0_0 .net "reg_we", 0 0, L_0x9eac782e0;  1 drivers
v0x9ea992440_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9924e0_0 .net/s "sum", 47 0, L_0x9eb112300;  1 drivers
v0x9ea992580_0 .net/s "term0", 47 0, L_0x9eb10ada0;  1 drivers
v0x9ea992620_0 .net/s "term1", 47 0, L_0x9eb10ae40;  1 drivers
v0x9ea9926c0_0 .net/s "term2", 47 0, L_0x9eb10aee0;  1 drivers
v0x9ea992760_0 .net/s "term3", 47 0, L_0x9eb10af80;  1 drivers
v0x9ea992800_0 .net/s "term4", 47 0, L_0x9eb10b020;  1 drivers
v0x9ea9928a0_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea992940_0 .var/s "x1", 23 0;
v0x9ea9929e0_0 .var/s "x2", 23 0;
v0x9ea992a80_0 .net/s "x_in", 23 0, v0x9ea9b5a40_0;  alias, 1 drivers
v0x9ea992b20_0 .var/s "y1", 23 0;
v0x9ea992bc0_0 .var/s "y2", 23 0;
v0x9ea992c60_0 .var/s "y_out", 23 0;
L_0x9ea9c2d00 .extend/s 48, v0x9ea991fe0_0;
L_0x9ea9c2da0 .extend/s 48, v0x9ea9b5a40_0;
L_0x9eb10ada0 .arith/mult 48, L_0x9ea9c2d00, L_0x9ea9c2da0;
L_0x9ea9c2e40 .extend/s 48, v0x9ea992080_0;
L_0x9ea9c2ee0 .extend/s 48, v0x9ea992940_0;
L_0x9eb10ae40 .arith/mult 48, L_0x9ea9c2e40, L_0x9ea9c2ee0;
L_0x9ea9c2f80 .extend/s 48, v0x9ea992120_0;
L_0x9ea9c3020 .extend/s 48, v0x9ea9929e0_0;
L_0x9eb10aee0 .arith/mult 48, L_0x9ea9c2f80, L_0x9ea9c3020;
L_0x9ea9c30c0 .extend/s 48, v0x9ea991ea0_0;
L_0x9ea9c3160 .extend/s 48, v0x9ea992b20_0;
L_0x9eb10af80 .arith/mult 48, L_0x9ea9c30c0, L_0x9ea9c3160;
L_0x9ea9c3200 .extend/s 48, v0x9ea991f40_0;
L_0x9ea9c32a0 .extend/s 48, v0x9ea992bc0_0;
L_0x9eb10b020 .arith/mult 48, L_0x9ea9c3200, L_0x9ea9c32a0;
L_0x9eb112120 .arith/sum 48, L_0x9eb10ada0, L_0x9eb10ae40;
L_0x9eb1121c0 .arith/sum 48, L_0x9eb112120, L_0x9eb10aee0;
L_0x9eb112260 .arith/sub 48, L_0x9eb1121c0, L_0x9eb10af80;
L_0x9eb112300 .arith/sub 48, L_0x9eb112260, L_0x9eb10b020;
S_0x9ea989c80 .scope generate, "band_bank[6]" "band_bank[6]" 12 25, 12 25 0, S_0x9ea988000;
 .timescale 0 0;
P_0x9eb102380 .param/l "i" 1 12 25, +C4<0110>;
L_0x9eb080690 .functor BUFZ 24, v0x9ea992f80_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x9ea994960_0 .net *"_ivl_7", 23 0, L_0x9eb080690;  1 drivers
S_0x9ea989e00 .scope module, "env_det" "boreal_envelope_ema" 12 36, 13 7 0, S_0x9ea989c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x";
    .port_info 4 /OUTPUT 24 "env";
P_0x9eb1023c0 .param/l "SHIFT" 0 13 8, +C4<00000000000000000000000000000110>;
v0x9ea992da0_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c3ac0;  1 drivers
v0x9ea992e40_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c3b60;  1 drivers
v0x9ea992ee0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea992f80_0 .var "env", 23 0;
v0x9ea993020_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9930c0_0 .net/s "sq", 47 0, L_0x9eb10b5c0;  1 drivers
v0x9ea993160_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea993200_0 .net/s "x", 23 0, v0x9ea9948c0_0;  alias, 1 drivers
L_0x9ea9c3ac0 .extend/s 48, v0x9ea9948c0_0;
L_0x9ea9c3b60 .extend/s 48, v0x9ea9948c0_0;
L_0x9eb10b5c0 .arith/mult 48, L_0x9ea9c3ac0, L_0x9ea9c3b60;
S_0x9ea989f80 .scope module, "filter" "boreal_biquad" 12 28, 14 12 0, S_0x9ea989c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x_in";
    .port_info 4 /OUTPUT 24 "y_out";
    .port_info 5 /INPUT 3 "reg_addr";
    .port_info 6 /INPUT 16 "reg_din";
    .port_info 7 /INPUT 1 "reg_we";
P_0x9eb115680 .param/l "DEFAULT_A1" 0 14 16, +C4<0000000000000000>;
P_0x9eb1156c0 .param/l "DEFAULT_A2" 0 14 17, +C4<0000000000000000>;
P_0x9eb115700 .param/l "DEFAULT_B0" 0 14 13, +C4<0000000101100000>;
P_0x9eb115740 .param/l "DEFAULT_B1" 0 14 14, +C4<0000000000000000>;
P_0x9eb115780 .param/l "DEFAULT_B2" 0 14 15, +C4<0000000000000000>;
v0x9ea9932a0_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c3480;  1 drivers
v0x9ea993340_0 .net/s *"_ivl_12", 47 0, L_0x9ea9c3700;  1 drivers
v0x9ea9933e0_0 .net/s *"_ivl_14", 47 0, L_0x9ea9c37a0;  1 drivers
v0x9ea993480_0 .net/s *"_ivl_18", 47 0, L_0x9ea9c3840;  1 drivers
v0x9ea993520_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c3520;  1 drivers
v0x9ea9935c0_0 .net/s *"_ivl_20", 47 0, L_0x9ea9c38e0;  1 drivers
v0x9ea993660_0 .net/s *"_ivl_24", 47 0, L_0x9ea9c3980;  1 drivers
v0x9ea993700_0 .net/s *"_ivl_26", 47 0, L_0x9ea9c3a20;  1 drivers
v0x9ea9937a0_0 .net/s *"_ivl_30", 47 0, L_0x9eb1123a0;  1 drivers
v0x9ea993840_0 .net/s *"_ivl_32", 47 0, L_0x9eb112440;  1 drivers
v0x9ea9938e0_0 .net/s *"_ivl_34", 47 0, L_0x9eb1124e0;  1 drivers
v0x9ea993980_0 .net/s *"_ivl_6", 47 0, L_0x9ea9c35c0;  1 drivers
v0x9ea993a20_0 .net/s *"_ivl_8", 47 0, L_0x9ea9c3660;  1 drivers
v0x9ea993ac0_0 .var/s "a1", 15 0;
v0x9ea993b60_0 .var/s "a2", 15 0;
v0x9ea993c00_0 .var/s "b0", 15 0;
v0x9ea993ca0_0 .var/s "b1", 15 0;
v0x9ea993d40_0 .var/s "b2", 15 0;
v0x9ea993de0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
o0x9eac49b90 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x9ea993e80_0 .net "reg_addr", 2 0, o0x9eac49b90;  0 drivers
o0x9eac49bc0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea993f20_0 .net "reg_din", 15 0, o0x9eac49bc0;  0 drivers
L_0x9eac78328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9ea994000_0 .net "reg_we", 0 0, L_0x9eac78328;  1 drivers
v0x9ea9940a0_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea994140_0 .net/s "sum", 47 0, L_0x9eb112580;  1 drivers
v0x9ea9941e0_0 .net/s "term0", 47 0, L_0x9eb10b200;  1 drivers
v0x9ea994280_0 .net/s "term1", 47 0, L_0x9eb10b2a0;  1 drivers
v0x9ea994320_0 .net/s "term2", 47 0, L_0x9eb10b340;  1 drivers
v0x9ea9943c0_0 .net/s "term3", 47 0, L_0x9eb10b3e0;  1 drivers
v0x9ea994460_0 .net/s "term4", 47 0, L_0x9eb10b480;  1 drivers
v0x9ea994500_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9945a0_0 .var/s "x1", 23 0;
v0x9ea994640_0 .var/s "x2", 23 0;
v0x9ea9946e0_0 .net/s "x_in", 23 0, v0x9ea9b5a40_0;  alias, 1 drivers
v0x9ea994780_0 .var/s "y1", 23 0;
v0x9ea994820_0 .var/s "y2", 23 0;
v0x9ea9948c0_0 .var/s "y_out", 23 0;
L_0x9ea9c3480 .extend/s 48, v0x9ea993c00_0;
L_0x9ea9c3520 .extend/s 48, v0x9ea9b5a40_0;
L_0x9eb10b200 .arith/mult 48, L_0x9ea9c3480, L_0x9ea9c3520;
L_0x9ea9c35c0 .extend/s 48, v0x9ea993ca0_0;
L_0x9ea9c3660 .extend/s 48, v0x9ea9945a0_0;
L_0x9eb10b2a0 .arith/mult 48, L_0x9ea9c35c0, L_0x9ea9c3660;
L_0x9ea9c3700 .extend/s 48, v0x9ea993d40_0;
L_0x9ea9c37a0 .extend/s 48, v0x9ea994640_0;
L_0x9eb10b340 .arith/mult 48, L_0x9ea9c3700, L_0x9ea9c37a0;
L_0x9ea9c3840 .extend/s 48, v0x9ea993ac0_0;
L_0x9ea9c38e0 .extend/s 48, v0x9ea994780_0;
L_0x9eb10b3e0 .arith/mult 48, L_0x9ea9c3840, L_0x9ea9c38e0;
L_0x9ea9c3980 .extend/s 48, v0x9ea993b60_0;
L_0x9ea9c3a20 .extend/s 48, v0x9ea994820_0;
L_0x9eb10b480 .arith/mult 48, L_0x9ea9c3980, L_0x9ea9c3a20;
L_0x9eb1123a0 .arith/sum 48, L_0x9eb10b200, L_0x9eb10b2a0;
L_0x9eb112440 .arith/sum 48, L_0x9eb1123a0, L_0x9eb10b340;
L_0x9eb1124e0 .arith/sub 48, L_0x9eb112440, L_0x9eb10b3e0;
L_0x9eb112580 .arith/sub 48, L_0x9eb1124e0, L_0x9eb10b480;
S_0x9ea98a100 .scope generate, "band_bank[7]" "band_bank[7]" 12 25, 12 25 0, S_0x9ea988000;
 .timescale 0 0;
P_0x9eb102400 .param/l "i" 1 12 25, +C4<0111>;
L_0x9eb080700 .functor BUFZ 24, v0x9ea994be0_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x9ea996580_0 .net *"_ivl_7", 23 0, L_0x9eb080700;  1 drivers
S_0x9ea98a280 .scope module, "env_det" "boreal_envelope_ema" 12 36, 13 7 0, S_0x9ea98a100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x";
    .port_info 4 /OUTPUT 24 "env";
P_0x9eb102440 .param/l "SHIFT" 0 13 8, +C4<00000000000000000000000000000110>;
v0x9ea994a00_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c8280;  1 drivers
v0x9ea994aa0_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c8320;  1 drivers
v0x9ea994b40_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea994be0_0 .var "env", 23 0;
v0x9ea994c80_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea994d20_0 .net/s "sq", 47 0, L_0x9eb10ba20;  1 drivers
v0x9ea994dc0_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea994e60_0 .net/s "x", 23 0, v0x9ea9964e0_0;  alias, 1 drivers
L_0x9ea9c8280 .extend/s 48, v0x9ea9964e0_0;
L_0x9ea9c8320 .extend/s 48, v0x9ea9964e0_0;
L_0x9eb10ba20 .arith/mult 48, L_0x9ea9c8280, L_0x9ea9c8320;
S_0x9ea98a400 .scope module, "filter" "boreal_biquad" 12 28, 14 12 0, S_0x9ea98a100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x_in";
    .port_info 4 /OUTPUT 24 "y_out";
    .port_info 5 /INPUT 3 "reg_addr";
    .port_info 6 /INPUT 16 "reg_din";
    .port_info 7 /INPUT 1 "reg_we";
P_0x9eb1157c0 .param/l "DEFAULT_A1" 0 14 16, +C4<0000000000000000>;
P_0x9eb115800 .param/l "DEFAULT_A2" 0 14 17, +C4<0000000000000000>;
P_0x9eb115840 .param/l "DEFAULT_B0" 0 14 13, +C4<0000000101110000>;
P_0x9eb115880 .param/l "DEFAULT_B1" 0 14 14, +C4<0000000000000000>;
P_0x9eb1158c0 .param/l "DEFAULT_B2" 0 14 15, +C4<0000000000000000>;
v0x9ea994f00_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c3c00;  1 drivers
v0x9ea994fa0_0 .net/s *"_ivl_12", 47 0, L_0x9ea9c3e80;  1 drivers
v0x9ea995040_0 .net/s *"_ivl_14", 47 0, L_0x9ea9c3f20;  1 drivers
v0x9ea9950e0_0 .net/s *"_ivl_18", 47 0, L_0x9ea9c8000;  1 drivers
v0x9ea995180_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c3ca0;  1 drivers
v0x9ea995220_0 .net/s *"_ivl_20", 47 0, L_0x9ea9c80a0;  1 drivers
v0x9ea9952c0_0 .net/s *"_ivl_24", 47 0, L_0x9ea9c8140;  1 drivers
v0x9ea995360_0 .net/s *"_ivl_26", 47 0, L_0x9ea9c81e0;  1 drivers
v0x9ea995400_0 .net/s *"_ivl_30", 47 0, L_0x9eb112620;  1 drivers
v0x9ea9954a0_0 .net/s *"_ivl_32", 47 0, L_0x9eb1126c0;  1 drivers
v0x9ea995540_0 .net/s *"_ivl_34", 47 0, L_0x9eb112760;  1 drivers
v0x9ea9955e0_0 .net/s *"_ivl_6", 47 0, L_0x9ea9c3d40;  1 drivers
v0x9ea995680_0 .net/s *"_ivl_8", 47 0, L_0x9ea9c3de0;  1 drivers
v0x9ea995720_0 .var/s "a1", 15 0;
v0x9ea9957c0_0 .var/s "a2", 15 0;
v0x9ea995860_0 .var/s "b0", 15 0;
v0x9ea995900_0 .var/s "b1", 15 0;
v0x9ea9959a0_0 .var/s "b2", 15 0;
v0x9ea995a40_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
o0x9eac4a4f0 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x9ea995ae0_0 .net "reg_addr", 2 0, o0x9eac4a4f0;  0 drivers
o0x9eac4a520 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea995b80_0 .net "reg_din", 15 0, o0x9eac4a520;  0 drivers
L_0x9eac78370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9ea995c20_0 .net "reg_we", 0 0, L_0x9eac78370;  1 drivers
v0x9ea995cc0_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea995d60_0 .net/s "sum", 47 0, L_0x9eb112800;  1 drivers
v0x9ea995e00_0 .net/s "term0", 47 0, L_0x9eb10b660;  1 drivers
v0x9ea995ea0_0 .net/s "term1", 47 0, L_0x9eb10b700;  1 drivers
v0x9ea995f40_0 .net/s "term2", 47 0, L_0x9eb10b7a0;  1 drivers
v0x9ea995fe0_0 .net/s "term3", 47 0, L_0x9eb10b840;  1 drivers
v0x9ea996080_0 .net/s "term4", 47 0, L_0x9eb10b8e0;  1 drivers
v0x9ea996120_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9961c0_0 .var/s "x1", 23 0;
v0x9ea996260_0 .var/s "x2", 23 0;
v0x9ea996300_0 .net/s "x_in", 23 0, v0x9ea9b5a40_0;  alias, 1 drivers
v0x9ea9963a0_0 .var/s "y1", 23 0;
v0x9ea996440_0 .var/s "y2", 23 0;
v0x9ea9964e0_0 .var/s "y_out", 23 0;
L_0x9ea9c3c00 .extend/s 48, v0x9ea995860_0;
L_0x9ea9c3ca0 .extend/s 48, v0x9ea9b5a40_0;
L_0x9eb10b660 .arith/mult 48, L_0x9ea9c3c00, L_0x9ea9c3ca0;
L_0x9ea9c3d40 .extend/s 48, v0x9ea995900_0;
L_0x9ea9c3de0 .extend/s 48, v0x9ea9961c0_0;
L_0x9eb10b700 .arith/mult 48, L_0x9ea9c3d40, L_0x9ea9c3de0;
L_0x9ea9c3e80 .extend/s 48, v0x9ea9959a0_0;
L_0x9ea9c3f20 .extend/s 48, v0x9ea996260_0;
L_0x9eb10b7a0 .arith/mult 48, L_0x9ea9c3e80, L_0x9ea9c3f20;
L_0x9ea9c8000 .extend/s 48, v0x9ea995720_0;
L_0x9ea9c80a0 .extend/s 48, v0x9ea9963a0_0;
L_0x9eb10b840 .arith/mult 48, L_0x9ea9c8000, L_0x9ea9c80a0;
L_0x9ea9c8140 .extend/s 48, v0x9ea9957c0_0;
L_0x9ea9c81e0 .extend/s 48, v0x9ea996440_0;
L_0x9eb10b8e0 .arith/mult 48, L_0x9ea9c8140, L_0x9ea9c81e0;
L_0x9eb112620 .arith/sum 48, L_0x9eb10b660, L_0x9eb10b700;
L_0x9eb1126c0 .arith/sum 48, L_0x9eb112620, L_0x9eb10b7a0;
L_0x9eb112760 .arith/sub 48, L_0x9eb1126c0, L_0x9eb10b840;
L_0x9eb112800 .arith/sub 48, L_0x9eb112760, L_0x9eb10b8e0;
S_0x9ea98a580 .scope generate, "band_bank[8]" "band_bank[8]" 12 25, 12 25 0, S_0x9ea988000;
 .timescale 0 0;
P_0x9eb102480 .param/l "i" 1 12 25, +C4<01000>;
L_0x9eb080770 .functor BUFZ 24, v0x9ea996800_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x9ea9a01e0_0 .net *"_ivl_7", 23 0, L_0x9eb080770;  1 drivers
S_0x9ea98a700 .scope module, "env_det" "boreal_envelope_ema" 12 36, 13 7 0, S_0x9ea98a580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x";
    .port_info 4 /OUTPUT 24 "env";
P_0x9eb1024c0 .param/l "SHIFT" 0 13 8, +C4<00000000000000000000000000000110>;
v0x9ea996620_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c8a00;  1 drivers
v0x9ea9966c0_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c8aa0;  1 drivers
v0x9ea996760_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea996800_0 .var "env", 23 0;
v0x9ea9968a0_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea996940_0 .net/s "sq", 47 0, L_0x9eb10be80;  1 drivers
v0x9ea9969e0_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea996a80_0 .net/s "x", 23 0, v0x9ea9a0140_0;  alias, 1 drivers
L_0x9ea9c8a00 .extend/s 48, v0x9ea9a0140_0;
L_0x9ea9c8aa0 .extend/s 48, v0x9ea9a0140_0;
L_0x9eb10be80 .arith/mult 48, L_0x9ea9c8a00, L_0x9ea9c8aa0;
S_0x9ea98a880 .scope module, "filter" "boreal_biquad" 12 28, 14 12 0, S_0x9ea98a580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x_in";
    .port_info 4 /OUTPUT 24 "y_out";
    .port_info 5 /INPUT 3 "reg_addr";
    .port_info 6 /INPUT 16 "reg_din";
    .port_info 7 /INPUT 1 "reg_we";
P_0x9eb115900 .param/l "DEFAULT_A1" 0 14 16, +C4<0000000000000000>;
P_0x9eb115940 .param/l "DEFAULT_A2" 0 14 17, +C4<0000000000000000>;
P_0x9eb115980 .param/l "DEFAULT_B0" 0 14 13, +C4<0000000110000000>;
P_0x9eb1159c0 .param/l "DEFAULT_B1" 0 14 14, +C4<0000000000000000>;
P_0x9eb115a00 .param/l "DEFAULT_B2" 0 14 15, +C4<0000000000000000>;
v0x9ea996b20_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c83c0;  1 drivers
v0x9ea996bc0_0 .net/s *"_ivl_12", 47 0, L_0x9ea9c8640;  1 drivers
v0x9ea996c60_0 .net/s *"_ivl_14", 47 0, L_0x9ea9c86e0;  1 drivers
v0x9ea996d00_0 .net/s *"_ivl_18", 47 0, L_0x9ea9c8780;  1 drivers
v0x9ea996da0_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c8460;  1 drivers
v0x9ea996e40_0 .net/s *"_ivl_20", 47 0, L_0x9ea9c8820;  1 drivers
v0x9ea996ee0_0 .net/s *"_ivl_24", 47 0, L_0x9ea9c88c0;  1 drivers
v0x9ea996f80_0 .net/s *"_ivl_26", 47 0, L_0x9ea9c8960;  1 drivers
v0x9ea997020_0 .net/s *"_ivl_30", 47 0, L_0x9eb1128a0;  1 drivers
v0x9ea9970c0_0 .net/s *"_ivl_32", 47 0, L_0x9eb112940;  1 drivers
v0x9ea997160_0 .net/s *"_ivl_34", 47 0, L_0x9eb1129e0;  1 drivers
v0x9ea997200_0 .net/s *"_ivl_6", 47 0, L_0x9ea9c8500;  1 drivers
v0x9ea9972a0_0 .net/s *"_ivl_8", 47 0, L_0x9ea9c85a0;  1 drivers
v0x9ea997340_0 .var/s "a1", 15 0;
v0x9ea9973e0_0 .var/s "a2", 15 0;
v0x9ea997480_0 .var/s "b0", 15 0;
v0x9ea997520_0 .var/s "b1", 15 0;
v0x9ea9975c0_0 .var/s "b2", 15 0;
v0x9ea997660_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
o0x9eac4ae50 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x9ea997700_0 .net "reg_addr", 2 0, o0x9eac4ae50;  0 drivers
o0x9eac4ae80 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea9977a0_0 .net "reg_din", 15 0, o0x9eac4ae80;  0 drivers
L_0x9eac783b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9ea997840_0 .net "reg_we", 0 0, L_0x9eac783b8;  1 drivers
v0x9ea9978e0_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea997980_0 .net/s "sum", 47 0, L_0x9eb112a80;  1 drivers
v0x9ea997a20_0 .net/s "term0", 47 0, L_0x9eb10bac0;  1 drivers
v0x9ea997ac0_0 .net/s "term1", 47 0, L_0x9eb10bb60;  1 drivers
v0x9ea997b60_0 .net/s "term2", 47 0, L_0x9eb10bc00;  1 drivers
v0x9ea997c00_0 .net/s "term3", 47 0, L_0x9eb10bca0;  1 drivers
v0x9ea997ca0_0 .net/s "term4", 47 0, L_0x9eb10bd40;  1 drivers
v0x9ea997d40_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea997de0_0 .var/s "x1", 23 0;
v0x9ea997e80_0 .var/s "x2", 23 0;
v0x9ea997f20_0 .net/s "x_in", 23 0, v0x9ea9b5a40_0;  alias, 1 drivers
v0x9ea9a0000_0 .var/s "y1", 23 0;
v0x9ea9a00a0_0 .var/s "y2", 23 0;
v0x9ea9a0140_0 .var/s "y_out", 23 0;
L_0x9ea9c83c0 .extend/s 48, v0x9ea997480_0;
L_0x9ea9c8460 .extend/s 48, v0x9ea9b5a40_0;
L_0x9eb10bac0 .arith/mult 48, L_0x9ea9c83c0, L_0x9ea9c8460;
L_0x9ea9c8500 .extend/s 48, v0x9ea997520_0;
L_0x9ea9c85a0 .extend/s 48, v0x9ea997de0_0;
L_0x9eb10bb60 .arith/mult 48, L_0x9ea9c8500, L_0x9ea9c85a0;
L_0x9ea9c8640 .extend/s 48, v0x9ea9975c0_0;
L_0x9ea9c86e0 .extend/s 48, v0x9ea997e80_0;
L_0x9eb10bc00 .arith/mult 48, L_0x9ea9c8640, L_0x9ea9c86e0;
L_0x9ea9c8780 .extend/s 48, v0x9ea997340_0;
L_0x9ea9c8820 .extend/s 48, v0x9ea9a0000_0;
L_0x9eb10bca0 .arith/mult 48, L_0x9ea9c8780, L_0x9ea9c8820;
L_0x9ea9c88c0 .extend/s 48, v0x9ea9973e0_0;
L_0x9ea9c8960 .extend/s 48, v0x9ea9a00a0_0;
L_0x9eb10bd40 .arith/mult 48, L_0x9ea9c88c0, L_0x9ea9c8960;
L_0x9eb1128a0 .arith/sum 48, L_0x9eb10bac0, L_0x9eb10bb60;
L_0x9eb112940 .arith/sum 48, L_0x9eb1128a0, L_0x9eb10bc00;
L_0x9eb1129e0 .arith/sub 48, L_0x9eb112940, L_0x9eb10bca0;
L_0x9eb112a80 .arith/sub 48, L_0x9eb1129e0, L_0x9eb10bd40;
S_0x9ea98aa00 .scope generate, "band_bank[9]" "band_bank[9]" 12 25, 12 25 0, S_0x9ea988000;
 .timescale 0 0;
P_0x9eb102500 .param/l "i" 1 12 25, +C4<01001>;
L_0x9eb0807e0 .functor BUFZ 24, v0x9ea9a0460_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x9ea9a1e00_0 .net *"_ivl_7", 23 0, L_0x9eb0807e0;  1 drivers
S_0x9ea98ab80 .scope module, "env_det" "boreal_envelope_ema" 12 36, 13 7 0, S_0x9ea98aa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x";
    .port_info 4 /OUTPUT 24 "env";
P_0x9eb102540 .param/l "SHIFT" 0 13 8, +C4<00000000000000000000000000000110>;
v0x9ea9a0280_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c9180;  1 drivers
v0x9ea9a0320_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c9220;  1 drivers
v0x9ea9a03c0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea9a0460_0 .var "env", 23 0;
v0x9ea9a0500_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9a05a0_0 .net/s "sq", 47 0, L_0x9eb0c3980;  1 drivers
v0x9ea9a0640_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9a06e0_0 .net/s "x", 23 0, v0x9ea9a1d60_0;  alias, 1 drivers
L_0x9ea9c9180 .extend/s 48, v0x9ea9a1d60_0;
L_0x9ea9c9220 .extend/s 48, v0x9ea9a1d60_0;
L_0x9eb0c3980 .arith/mult 48, L_0x9ea9c9180, L_0x9ea9c9220;
S_0x9ea98ad00 .scope module, "filter" "boreal_biquad" 12 28, 14 12 0, S_0x9ea98aa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x_in";
    .port_info 4 /OUTPUT 24 "y_out";
    .port_info 5 /INPUT 3 "reg_addr";
    .port_info 6 /INPUT 16 "reg_din";
    .port_info 7 /INPUT 1 "reg_we";
P_0x9eb115a40 .param/l "DEFAULT_A1" 0 14 16, +C4<0000000000000000>;
P_0x9eb115a80 .param/l "DEFAULT_A2" 0 14 17, +C4<0000000000000000>;
P_0x9eb115ac0 .param/l "DEFAULT_B0" 0 14 13, +C4<0000000110010000>;
P_0x9eb115b00 .param/l "DEFAULT_B1" 0 14 14, +C4<0000000000000000>;
P_0x9eb115b40 .param/l "DEFAULT_B2" 0 14 15, +C4<0000000000000000>;
v0x9ea9a0780_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c8b40;  1 drivers
v0x9ea9a0820_0 .net/s *"_ivl_12", 47 0, L_0x9ea9c8dc0;  1 drivers
v0x9ea9a08c0_0 .net/s *"_ivl_14", 47 0, L_0x9ea9c8e60;  1 drivers
v0x9ea9a0960_0 .net/s *"_ivl_18", 47 0, L_0x9ea9c8f00;  1 drivers
v0x9ea9a0a00_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c8be0;  1 drivers
v0x9ea9a0aa0_0 .net/s *"_ivl_20", 47 0, L_0x9ea9c8fa0;  1 drivers
v0x9ea9a0b40_0 .net/s *"_ivl_24", 47 0, L_0x9ea9c9040;  1 drivers
v0x9ea9a0be0_0 .net/s *"_ivl_26", 47 0, L_0x9ea9c90e0;  1 drivers
v0x9ea9a0c80_0 .net/s *"_ivl_30", 47 0, L_0x9eb112b20;  1 drivers
v0x9ea9a0d20_0 .net/s *"_ivl_32", 47 0, L_0x9eb112bc0;  1 drivers
v0x9ea9a0dc0_0 .net/s *"_ivl_34", 47 0, L_0x9eb112c60;  1 drivers
v0x9ea9a0e60_0 .net/s *"_ivl_6", 47 0, L_0x9ea9c8c80;  1 drivers
v0x9ea9a0f00_0 .net/s *"_ivl_8", 47 0, L_0x9ea9c8d20;  1 drivers
v0x9ea9a0fa0_0 .var/s "a1", 15 0;
v0x9ea9a1040_0 .var/s "a2", 15 0;
v0x9ea9a10e0_0 .var/s "b0", 15 0;
v0x9ea9a1180_0 .var/s "b1", 15 0;
v0x9ea9a1220_0 .var/s "b2", 15 0;
v0x9ea9a12c0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
o0x9eac4b7b0 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x9ea9a1360_0 .net "reg_addr", 2 0, o0x9eac4b7b0;  0 drivers
o0x9eac4b7e0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea9a1400_0 .net "reg_din", 15 0, o0x9eac4b7e0;  0 drivers
L_0x9eac78400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9ea9a14a0_0 .net "reg_we", 0 0, L_0x9eac78400;  1 drivers
v0x9ea9a1540_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9a15e0_0 .net/s "sum", 47 0, L_0x9eb112d00;  1 drivers
v0x9ea9a1680_0 .net/s "term0", 47 0, L_0x9eb10bf20;  1 drivers
v0x9ea9a1720_0 .net/s "term1", 47 0, L_0x9eb0c0280;  1 drivers
v0x9ea9a17c0_0 .net/s "term2", 47 0, L_0x9eb0c03c0;  1 drivers
v0x9ea9a1860_0 .net/s "term3", 47 0, L_0x9eb0c3d40;  1 drivers
v0x9ea9a1900_0 .net/s "term4", 47 0, L_0x9eb0c3de0;  1 drivers
v0x9ea9a19a0_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9a1a40_0 .var/s "x1", 23 0;
v0x9ea9a1ae0_0 .var/s "x2", 23 0;
v0x9ea9a1b80_0 .net/s "x_in", 23 0, v0x9ea9b5a40_0;  alias, 1 drivers
v0x9ea9a1c20_0 .var/s "y1", 23 0;
v0x9ea9a1cc0_0 .var/s "y2", 23 0;
v0x9ea9a1d60_0 .var/s "y_out", 23 0;
L_0x9ea9c8b40 .extend/s 48, v0x9ea9a10e0_0;
L_0x9ea9c8be0 .extend/s 48, v0x9ea9b5a40_0;
L_0x9eb10bf20 .arith/mult 48, L_0x9ea9c8b40, L_0x9ea9c8be0;
L_0x9ea9c8c80 .extend/s 48, v0x9ea9a1180_0;
L_0x9ea9c8d20 .extend/s 48, v0x9ea9a1a40_0;
L_0x9eb0c0280 .arith/mult 48, L_0x9ea9c8c80, L_0x9ea9c8d20;
L_0x9ea9c8dc0 .extend/s 48, v0x9ea9a1220_0;
L_0x9ea9c8e60 .extend/s 48, v0x9ea9a1ae0_0;
L_0x9eb0c03c0 .arith/mult 48, L_0x9ea9c8dc0, L_0x9ea9c8e60;
L_0x9ea9c8f00 .extend/s 48, v0x9ea9a0fa0_0;
L_0x9ea9c8fa0 .extend/s 48, v0x9ea9a1c20_0;
L_0x9eb0c3d40 .arith/mult 48, L_0x9ea9c8f00, L_0x9ea9c8fa0;
L_0x9ea9c9040 .extend/s 48, v0x9ea9a1040_0;
L_0x9ea9c90e0 .extend/s 48, v0x9ea9a1cc0_0;
L_0x9eb0c3de0 .arith/mult 48, L_0x9ea9c9040, L_0x9ea9c90e0;
L_0x9eb112b20 .arith/sum 48, L_0x9eb10bf20, L_0x9eb0c0280;
L_0x9eb112bc0 .arith/sum 48, L_0x9eb112b20, L_0x9eb0c03c0;
L_0x9eb112c60 .arith/sub 48, L_0x9eb112bc0, L_0x9eb0c3d40;
L_0x9eb112d00 .arith/sub 48, L_0x9eb112c60, L_0x9eb0c3de0;
S_0x9ea98ae80 .scope generate, "band_bank[10]" "band_bank[10]" 12 25, 12 25 0, S_0x9ea988000;
 .timescale 0 0;
P_0x9eb102580 .param/l "i" 1 12 25, +C4<01010>;
L_0x9eb080850 .functor BUFZ 24, v0x9ea9a2080_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x9ea9a3a20_0 .net *"_ivl_7", 23 0, L_0x9eb080850;  1 drivers
S_0x9ea98b000 .scope module, "env_det" "boreal_envelope_ema" 12 36, 13 7 0, S_0x9ea98ae80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x";
    .port_info 4 /OUTPUT 24 "env";
P_0x9eb1025c0 .param/l "SHIFT" 0 13 8, +C4<00000000000000000000000000000110>;
v0x9ea9a1ea0_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c9900;  1 drivers
v0x9ea9a1f40_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c99a0;  1 drivers
v0x9ea9a1fe0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea9a2080_0 .var "env", 23 0;
v0x9ea9a2120_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9a21c0_0 .net/s "sq", 47 0, L_0x9eb0c32a0;  1 drivers
v0x9ea9a2260_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9a2300_0 .net/s "x", 23 0, v0x9ea9a3980_0;  alias, 1 drivers
L_0x9ea9c9900 .extend/s 48, v0x9ea9a3980_0;
L_0x9ea9c99a0 .extend/s 48, v0x9ea9a3980_0;
L_0x9eb0c32a0 .arith/mult 48, L_0x9ea9c9900, L_0x9ea9c99a0;
S_0x9ea98b180 .scope module, "filter" "boreal_biquad" 12 28, 14 12 0, S_0x9ea98ae80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x_in";
    .port_info 4 /OUTPUT 24 "y_out";
    .port_info 5 /INPUT 3 "reg_addr";
    .port_info 6 /INPUT 16 "reg_din";
    .port_info 7 /INPUT 1 "reg_we";
P_0x9eb115b80 .param/l "DEFAULT_A1" 0 14 16, +C4<0000000000000000>;
P_0x9eb115bc0 .param/l "DEFAULT_A2" 0 14 17, +C4<0000000000000000>;
P_0x9eb115c00 .param/l "DEFAULT_B0" 0 14 13, +C4<0000000110100000>;
P_0x9eb115c40 .param/l "DEFAULT_B1" 0 14 14, +C4<0000000000000000>;
P_0x9eb115c80 .param/l "DEFAULT_B2" 0 14 15, +C4<0000000000000000>;
v0x9ea9a23a0_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c92c0;  1 drivers
v0x9ea9a2440_0 .net/s *"_ivl_12", 47 0, L_0x9ea9c9540;  1 drivers
v0x9ea9a24e0_0 .net/s *"_ivl_14", 47 0, L_0x9ea9c95e0;  1 drivers
v0x9ea9a2580_0 .net/s *"_ivl_18", 47 0, L_0x9ea9c9680;  1 drivers
v0x9ea9a2620_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c9360;  1 drivers
v0x9ea9a26c0_0 .net/s *"_ivl_20", 47 0, L_0x9ea9c9720;  1 drivers
v0x9ea9a2760_0 .net/s *"_ivl_24", 47 0, L_0x9ea9c97c0;  1 drivers
v0x9ea9a2800_0 .net/s *"_ivl_26", 47 0, L_0x9ea9c9860;  1 drivers
v0x9ea9a28a0_0 .net/s *"_ivl_30", 47 0, L_0x9eb112da0;  1 drivers
v0x9ea9a2940_0 .net/s *"_ivl_32", 47 0, L_0x9eb112e40;  1 drivers
v0x9ea9a29e0_0 .net/s *"_ivl_34", 47 0, L_0x9eb112ee0;  1 drivers
v0x9ea9a2a80_0 .net/s *"_ivl_6", 47 0, L_0x9ea9c9400;  1 drivers
v0x9ea9a2b20_0 .net/s *"_ivl_8", 47 0, L_0x9ea9c94a0;  1 drivers
v0x9ea9a2bc0_0 .var/s "a1", 15 0;
v0x9ea9a2c60_0 .var/s "a2", 15 0;
v0x9ea9a2d00_0 .var/s "b0", 15 0;
v0x9ea9a2da0_0 .var/s "b1", 15 0;
v0x9ea9a2e40_0 .var/s "b2", 15 0;
v0x9ea9a2ee0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
o0x9eac4c110 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x9ea9a2f80_0 .net "reg_addr", 2 0, o0x9eac4c110;  0 drivers
o0x9eac4c140 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea9a3020_0 .net "reg_din", 15 0, o0x9eac4c140;  0 drivers
L_0x9eac78448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9ea9a30c0_0 .net "reg_we", 0 0, L_0x9eac78448;  1 drivers
v0x9ea9a3160_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9a3200_0 .net/s "sum", 47 0, L_0x9eb112f80;  1 drivers
v0x9ea9a32a0_0 .net/s "term0", 47 0, L_0x9eb0c3a20;  1 drivers
v0x9ea9a3340_0 .net/s "term1", 47 0, L_0x9eb0c3b60;  1 drivers
v0x9ea9a33e0_0 .net/s "term2", 47 0, L_0x9eb0c35c0;  1 drivers
v0x9ea9a3480_0 .net/s "term3", 47 0, L_0x9eb0c3660;  1 drivers
v0x9ea9a3520_0 .net/s "term4", 47 0, L_0x9eb0c37a0;  1 drivers
v0x9ea9a35c0_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9a3660_0 .var/s "x1", 23 0;
v0x9ea9a3700_0 .var/s "x2", 23 0;
v0x9ea9a37a0_0 .net/s "x_in", 23 0, v0x9ea9b5a40_0;  alias, 1 drivers
v0x9ea9a3840_0 .var/s "y1", 23 0;
v0x9ea9a38e0_0 .var/s "y2", 23 0;
v0x9ea9a3980_0 .var/s "y_out", 23 0;
L_0x9ea9c92c0 .extend/s 48, v0x9ea9a2d00_0;
L_0x9ea9c9360 .extend/s 48, v0x9ea9b5a40_0;
L_0x9eb0c3a20 .arith/mult 48, L_0x9ea9c92c0, L_0x9ea9c9360;
L_0x9ea9c9400 .extend/s 48, v0x9ea9a2da0_0;
L_0x9ea9c94a0 .extend/s 48, v0x9ea9a3660_0;
L_0x9eb0c3b60 .arith/mult 48, L_0x9ea9c9400, L_0x9ea9c94a0;
L_0x9ea9c9540 .extend/s 48, v0x9ea9a2e40_0;
L_0x9ea9c95e0 .extend/s 48, v0x9ea9a3700_0;
L_0x9eb0c35c0 .arith/mult 48, L_0x9ea9c9540, L_0x9ea9c95e0;
L_0x9ea9c9680 .extend/s 48, v0x9ea9a2bc0_0;
L_0x9ea9c9720 .extend/s 48, v0x9ea9a3840_0;
L_0x9eb0c3660 .arith/mult 48, L_0x9ea9c9680, L_0x9ea9c9720;
L_0x9ea9c97c0 .extend/s 48, v0x9ea9a2c60_0;
L_0x9ea9c9860 .extend/s 48, v0x9ea9a38e0_0;
L_0x9eb0c37a0 .arith/mult 48, L_0x9ea9c97c0, L_0x9ea9c9860;
L_0x9eb112da0 .arith/sum 48, L_0x9eb0c3a20, L_0x9eb0c3b60;
L_0x9eb112e40 .arith/sum 48, L_0x9eb112da0, L_0x9eb0c35c0;
L_0x9eb112ee0 .arith/sub 48, L_0x9eb112e40, L_0x9eb0c3660;
L_0x9eb112f80 .arith/sub 48, L_0x9eb112ee0, L_0x9eb0c37a0;
S_0x9ea98b300 .scope generate, "band_bank[11]" "band_bank[11]" 12 25, 12 25 0, S_0x9ea988000;
 .timescale 0 0;
P_0x9eb102600 .param/l "i" 1 12 25, +C4<01011>;
L_0x9eb0808c0 .functor BUFZ 24, v0x9ea9a3ca0_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x9ea9a5680_0 .net *"_ivl_7", 23 0, L_0x9eb0808c0;  1 drivers
S_0x9ea98b480 .scope module, "env_det" "boreal_envelope_ema" 12 36, 13 7 0, S_0x9ea98b300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x";
    .port_info 4 /OUTPUT 24 "env";
P_0x9eb102640 .param/l "SHIFT" 0 13 8, +C4<00000000000000000000000000000110>;
v0x9ea9a3ac0_0 .net/s *"_ivl_0", 47 0, L_0x9ea9ca080;  1 drivers
v0x9ea9a3b60_0 .net/s *"_ivl_2", 47 0, L_0x9ea9ca120;  1 drivers
v0x9ea9a3c00_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea9a3ca0_0 .var "env", 23 0;
v0x9ea9a3d40_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9a3de0_0 .net/s "sq", 47 0, L_0x9eb0c2c60;  1 drivers
v0x9ea9a3e80_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9a3f20_0 .net/s "x", 23 0, v0x9ea9a55e0_0;  alias, 1 drivers
L_0x9ea9ca080 .extend/s 48, v0x9ea9a55e0_0;
L_0x9ea9ca120 .extend/s 48, v0x9ea9a55e0_0;
L_0x9eb0c2c60 .arith/mult 48, L_0x9ea9ca080, L_0x9ea9ca120;
S_0x9ea98b600 .scope module, "filter" "boreal_biquad" 12 28, 14 12 0, S_0x9ea98b300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x_in";
    .port_info 4 /OUTPUT 24 "y_out";
    .port_info 5 /INPUT 3 "reg_addr";
    .port_info 6 /INPUT 16 "reg_din";
    .port_info 7 /INPUT 1 "reg_we";
P_0x9eb115cc0 .param/l "DEFAULT_A1" 0 14 16, +C4<0000000000000000>;
P_0x9eb115d00 .param/l "DEFAULT_A2" 0 14 17, +C4<0000000000000000>;
P_0x9eb115d40 .param/l "DEFAULT_B0" 0 14 13, +C4<0000000110110000>;
P_0x9eb115d80 .param/l "DEFAULT_B1" 0 14 14, +C4<0000000000000000>;
P_0x9eb115dc0 .param/l "DEFAULT_B2" 0 14 15, +C4<0000000000000000>;
v0x9ea9a4000_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c9a40;  1 drivers
v0x9ea9a40a0_0 .net/s *"_ivl_12", 47 0, L_0x9ea9c9cc0;  1 drivers
v0x9ea9a4140_0 .net/s *"_ivl_14", 47 0, L_0x9ea9c9d60;  1 drivers
v0x9ea9a41e0_0 .net/s *"_ivl_18", 47 0, L_0x9ea9c9e00;  1 drivers
v0x9ea9a4280_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c9ae0;  1 drivers
v0x9ea9a4320_0 .net/s *"_ivl_20", 47 0, L_0x9ea9c9ea0;  1 drivers
v0x9ea9a43c0_0 .net/s *"_ivl_24", 47 0, L_0x9ea9c9f40;  1 drivers
v0x9ea9a4460_0 .net/s *"_ivl_26", 47 0, L_0x9ea9c9fe0;  1 drivers
v0x9ea9a4500_0 .net/s *"_ivl_30", 47 0, L_0x9eb113020;  1 drivers
v0x9ea9a45a0_0 .net/s *"_ivl_32", 47 0, L_0x9eb1130c0;  1 drivers
v0x9ea9a4640_0 .net/s *"_ivl_34", 47 0, L_0x9eb113160;  1 drivers
v0x9ea9a46e0_0 .net/s *"_ivl_6", 47 0, L_0x9ea9c9b80;  1 drivers
v0x9ea9a4780_0 .net/s *"_ivl_8", 47 0, L_0x9ea9c9c20;  1 drivers
v0x9ea9a4820_0 .var/s "a1", 15 0;
v0x9ea9a48c0_0 .var/s "a2", 15 0;
v0x9ea9a4960_0 .var/s "b0", 15 0;
v0x9ea9a4a00_0 .var/s "b1", 15 0;
v0x9ea9a4aa0_0 .var/s "b2", 15 0;
v0x9ea9a4b40_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
o0x9eac4ca70 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x9ea9a4be0_0 .net "reg_addr", 2 0, o0x9eac4ca70;  0 drivers
o0x9eac4caa0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea9a4c80_0 .net "reg_din", 15 0, o0x9eac4caa0;  0 drivers
L_0x9eac78490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9ea9a4d20_0 .net "reg_we", 0 0, L_0x9eac78490;  1 drivers
v0x9ea9a4dc0_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9a4e60_0 .net/s "sum", 47 0, L_0x9eb113200;  1 drivers
v0x9ea9a4f00_0 .net/s "term0", 47 0, L_0x9eb0c33e0;  1 drivers
v0x9ea9a4fa0_0 .net/s "term1", 47 0, L_0x9eb0c2e40;  1 drivers
v0x9ea9a5040_0 .net/s "term2", 47 0, L_0x9eb0c2ee0;  1 drivers
v0x9ea9a50e0_0 .net/s "term3", 47 0, L_0x9eb0c3020;  1 drivers
v0x9ea9a5180_0 .net/s "term4", 47 0, L_0x9eb0c2a80;  1 drivers
v0x9ea9a5220_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9a52c0_0 .var/s "x1", 23 0;
v0x9ea9a5360_0 .var/s "x2", 23 0;
v0x9ea9a5400_0 .net/s "x_in", 23 0, v0x9ea9b5a40_0;  alias, 1 drivers
v0x9ea9a54a0_0 .var/s "y1", 23 0;
v0x9ea9a5540_0 .var/s "y2", 23 0;
v0x9ea9a55e0_0 .var/s "y_out", 23 0;
L_0x9ea9c9a40 .extend/s 48, v0x9ea9a4960_0;
L_0x9ea9c9ae0 .extend/s 48, v0x9ea9b5a40_0;
L_0x9eb0c33e0 .arith/mult 48, L_0x9ea9c9a40, L_0x9ea9c9ae0;
L_0x9ea9c9b80 .extend/s 48, v0x9ea9a4a00_0;
L_0x9ea9c9c20 .extend/s 48, v0x9ea9a52c0_0;
L_0x9eb0c2e40 .arith/mult 48, L_0x9ea9c9b80, L_0x9ea9c9c20;
L_0x9ea9c9cc0 .extend/s 48, v0x9ea9a4aa0_0;
L_0x9ea9c9d60 .extend/s 48, v0x9ea9a5360_0;
L_0x9eb0c2ee0 .arith/mult 48, L_0x9ea9c9cc0, L_0x9ea9c9d60;
L_0x9ea9c9e00 .extend/s 48, v0x9ea9a4820_0;
L_0x9ea9c9ea0 .extend/s 48, v0x9ea9a54a0_0;
L_0x9eb0c3020 .arith/mult 48, L_0x9ea9c9e00, L_0x9ea9c9ea0;
L_0x9ea9c9f40 .extend/s 48, v0x9ea9a48c0_0;
L_0x9ea9c9fe0 .extend/s 48, v0x9ea9a5540_0;
L_0x9eb0c2a80 .arith/mult 48, L_0x9ea9c9f40, L_0x9ea9c9fe0;
L_0x9eb113020 .arith/sum 48, L_0x9eb0c33e0, L_0x9eb0c2e40;
L_0x9eb1130c0 .arith/sum 48, L_0x9eb113020, L_0x9eb0c2ee0;
L_0x9eb113160 .arith/sub 48, L_0x9eb1130c0, L_0x9eb0c3020;
L_0x9eb113200 .arith/sub 48, L_0x9eb113160, L_0x9eb0c2a80;
S_0x9ea98b780 .scope generate, "band_bank[12]" "band_bank[12]" 12 25, 12 25 0, S_0x9ea988000;
 .timescale 0 0;
P_0x9eb102680 .param/l "i" 1 12 25, +C4<01100>;
L_0x9eb080930 .functor BUFZ 24, v0x9ea9a5900_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x9ea9a72a0_0 .net *"_ivl_7", 23 0, L_0x9eb080930;  1 drivers
S_0x9ea98b900 .scope module, "env_det" "boreal_envelope_ema" 12 36, 13 7 0, S_0x9ea98b780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x";
    .port_info 4 /OUTPUT 24 "env";
P_0x9eb1026c0 .param/l "SHIFT" 0 13 8, +C4<00000000000000000000000000000110>;
v0x9ea9a5720_0 .net/s *"_ivl_0", 47 0, L_0x9ea9ca800;  1 drivers
v0x9ea9a57c0_0 .net/s *"_ivl_2", 47 0, L_0x9ea9ca8a0;  1 drivers
v0x9ea9a5860_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea9a5900_0 .var "env", 23 0;
v0x9ea9a59a0_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9a5a40_0 .net/s "sq", 47 0, L_0x9eb0c1f40;  1 drivers
v0x9ea9a5ae0_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9a5b80_0 .net/s "x", 23 0, v0x9ea9a7200_0;  alias, 1 drivers
L_0x9ea9ca800 .extend/s 48, v0x9ea9a7200_0;
L_0x9ea9ca8a0 .extend/s 48, v0x9ea9a7200_0;
L_0x9eb0c1f40 .arith/mult 48, L_0x9ea9ca800, L_0x9ea9ca8a0;
S_0x9ea98ba80 .scope module, "filter" "boreal_biquad" 12 28, 14 12 0, S_0x9ea98b780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x_in";
    .port_info 4 /OUTPUT 24 "y_out";
    .port_info 5 /INPUT 3 "reg_addr";
    .port_info 6 /INPUT 16 "reg_din";
    .port_info 7 /INPUT 1 "reg_we";
P_0x9eb115e00 .param/l "DEFAULT_A1" 0 14 16, +C4<0000000000000000>;
P_0x9eb115e40 .param/l "DEFAULT_A2" 0 14 17, +C4<0000000000000000>;
P_0x9eb115e80 .param/l "DEFAULT_B0" 0 14 13, +C4<0000000111000000>;
P_0x9eb115ec0 .param/l "DEFAULT_B1" 0 14 14, +C4<0000000000000000>;
P_0x9eb115f00 .param/l "DEFAULT_B2" 0 14 15, +C4<0000000000000000>;
v0x9ea9a5c20_0 .net/s *"_ivl_0", 47 0, L_0x9ea9ca1c0;  1 drivers
v0x9ea9a5cc0_0 .net/s *"_ivl_12", 47 0, L_0x9ea9ca440;  1 drivers
v0x9ea9a5d60_0 .net/s *"_ivl_14", 47 0, L_0x9ea9ca4e0;  1 drivers
v0x9ea9a5e00_0 .net/s *"_ivl_18", 47 0, L_0x9ea9ca580;  1 drivers
v0x9ea9a5ea0_0 .net/s *"_ivl_2", 47 0, L_0x9ea9ca260;  1 drivers
v0x9ea9a5f40_0 .net/s *"_ivl_20", 47 0, L_0x9ea9ca620;  1 drivers
v0x9ea9a5fe0_0 .net/s *"_ivl_24", 47 0, L_0x9ea9ca6c0;  1 drivers
v0x9ea9a6080_0 .net/s *"_ivl_26", 47 0, L_0x9ea9ca760;  1 drivers
v0x9ea9a6120_0 .net/s *"_ivl_30", 47 0, L_0x9eb1132a0;  1 drivers
v0x9ea9a61c0_0 .net/s *"_ivl_32", 47 0, L_0x9eb113340;  1 drivers
v0x9ea9a6260_0 .net/s *"_ivl_34", 47 0, L_0x9eb1133e0;  1 drivers
v0x9ea9a6300_0 .net/s *"_ivl_6", 47 0, L_0x9ea9ca300;  1 drivers
v0x9ea9a63a0_0 .net/s *"_ivl_8", 47 0, L_0x9ea9ca3a0;  1 drivers
v0x9ea9a6440_0 .var/s "a1", 15 0;
v0x9ea9a64e0_0 .var/s "a2", 15 0;
v0x9ea9a6580_0 .var/s "b0", 15 0;
v0x9ea9a6620_0 .var/s "b1", 15 0;
v0x9ea9a66c0_0 .var/s "b2", 15 0;
v0x9ea9a6760_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
o0x9eac4d3d0 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x9ea9a6800_0 .net "reg_addr", 2 0, o0x9eac4d3d0;  0 drivers
o0x9eac4d400 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea9a68a0_0 .net "reg_din", 15 0, o0x9eac4d400;  0 drivers
L_0x9eac784d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9ea9a6940_0 .net "reg_we", 0 0, L_0x9eac784d8;  1 drivers
v0x9ea9a69e0_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9a6a80_0 .net/s "sum", 47 0, L_0x9eb113480;  1 drivers
v0x9ea9a6b20_0 .net/s "term0", 47 0, L_0x9eb0c26c0;  1 drivers
v0x9ea9a6bc0_0 .net/s "term1", 47 0, L_0x9eb0c2760;  1 drivers
v0x9ea9a6c60_0 .net/s "term2", 47 0, L_0x9eb0c28a0;  1 drivers
v0x9ea9a6d00_0 .net/s "term3", 47 0, L_0x9eb0c2300;  1 drivers
v0x9ea9a6da0_0 .net/s "term4", 47 0, L_0x9eb0c23a0;  1 drivers
v0x9ea9a6e40_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9a6ee0_0 .var/s "x1", 23 0;
v0x9ea9a6f80_0 .var/s "x2", 23 0;
v0x9ea9a7020_0 .net/s "x_in", 23 0, v0x9ea9b5a40_0;  alias, 1 drivers
v0x9ea9a70c0_0 .var/s "y1", 23 0;
v0x9ea9a7160_0 .var/s "y2", 23 0;
v0x9ea9a7200_0 .var/s "y_out", 23 0;
L_0x9ea9ca1c0 .extend/s 48, v0x9ea9a6580_0;
L_0x9ea9ca260 .extend/s 48, v0x9ea9b5a40_0;
L_0x9eb0c26c0 .arith/mult 48, L_0x9ea9ca1c0, L_0x9ea9ca260;
L_0x9ea9ca300 .extend/s 48, v0x9ea9a6620_0;
L_0x9ea9ca3a0 .extend/s 48, v0x9ea9a6ee0_0;
L_0x9eb0c2760 .arith/mult 48, L_0x9ea9ca300, L_0x9ea9ca3a0;
L_0x9ea9ca440 .extend/s 48, v0x9ea9a66c0_0;
L_0x9ea9ca4e0 .extend/s 48, v0x9ea9a6f80_0;
L_0x9eb0c28a0 .arith/mult 48, L_0x9ea9ca440, L_0x9ea9ca4e0;
L_0x9ea9ca580 .extend/s 48, v0x9ea9a6440_0;
L_0x9ea9ca620 .extend/s 48, v0x9ea9a70c0_0;
L_0x9eb0c2300 .arith/mult 48, L_0x9ea9ca580, L_0x9ea9ca620;
L_0x9ea9ca6c0 .extend/s 48, v0x9ea9a64e0_0;
L_0x9ea9ca760 .extend/s 48, v0x9ea9a7160_0;
L_0x9eb0c23a0 .arith/mult 48, L_0x9ea9ca6c0, L_0x9ea9ca760;
L_0x9eb1132a0 .arith/sum 48, L_0x9eb0c26c0, L_0x9eb0c2760;
L_0x9eb113340 .arith/sum 48, L_0x9eb1132a0, L_0x9eb0c28a0;
L_0x9eb1133e0 .arith/sub 48, L_0x9eb113340, L_0x9eb0c2300;
L_0x9eb113480 .arith/sub 48, L_0x9eb1133e0, L_0x9eb0c23a0;
S_0x9ea98bc00 .scope generate, "band_bank[13]" "band_bank[13]" 12 25, 12 25 0, S_0x9ea988000;
 .timescale 0 0;
P_0x9eb102700 .param/l "i" 1 12 25, +C4<01101>;
L_0x9eb0809a0 .functor BUFZ 24, v0x9ea9a7520_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x9ea9acf00_0 .net *"_ivl_7", 23 0, L_0x9eb0809a0;  1 drivers
S_0x9ea98bd80 .scope module, "env_det" "boreal_envelope_ema" 12 36, 13 7 0, S_0x9ea98bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x";
    .port_info 4 /OUTPUT 24 "env";
P_0x9eb102740 .param/l "SHIFT" 0 13 8, +C4<00000000000000000000000000000110>;
v0x9ea9a7340_0 .net/s *"_ivl_0", 47 0, L_0x9ea9caf80;  1 drivers
v0x9ea9a73e0_0 .net/s *"_ivl_2", 47 0, L_0x9ea9cb020;  1 drivers
v0x9ea9a7480_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea9a7520_0 .var "env", 23 0;
v0x9ea9a75c0_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9a7660_0 .net/s "sq", 47 0, L_0x9eb0c1860;  1 drivers
v0x9ea9a7700_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9a77a0_0 .net/s "x", 23 0, v0x9ea9ace60_0;  alias, 1 drivers
L_0x9ea9caf80 .extend/s 48, v0x9ea9ace60_0;
L_0x9ea9cb020 .extend/s 48, v0x9ea9ace60_0;
L_0x9eb0c1860 .arith/mult 48, L_0x9ea9caf80, L_0x9ea9cb020;
S_0x9ea9a8000 .scope module, "filter" "boreal_biquad" 12 28, 14 12 0, S_0x9ea98bc00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x_in";
    .port_info 4 /OUTPUT 24 "y_out";
    .port_info 5 /INPUT 3 "reg_addr";
    .port_info 6 /INPUT 16 "reg_din";
    .port_info 7 /INPUT 1 "reg_we";
P_0x9eb115f40 .param/l "DEFAULT_A1" 0 14 16, +C4<0000000000000000>;
P_0x9eb115f80 .param/l "DEFAULT_A2" 0 14 17, +C4<0000000000000000>;
P_0x9eb115fc0 .param/l "DEFAULT_B0" 0 14 13, +C4<0000000111010000>;
P_0x9eb116000 .param/l "DEFAULT_B1" 0 14 14, +C4<0000000000000000>;
P_0x9eb116040 .param/l "DEFAULT_B2" 0 14 15, +C4<0000000000000000>;
v0x9ea9a7840_0 .net/s *"_ivl_0", 47 0, L_0x9ea9ca940;  1 drivers
v0x9ea9a78e0_0 .net/s *"_ivl_12", 47 0, L_0x9ea9cabc0;  1 drivers
v0x9ea9a7980_0 .net/s *"_ivl_14", 47 0, L_0x9ea9cac60;  1 drivers
v0x9ea9a7a20_0 .net/s *"_ivl_18", 47 0, L_0x9ea9cad00;  1 drivers
v0x9ea9a7ac0_0 .net/s *"_ivl_2", 47 0, L_0x9ea9ca9e0;  1 drivers
v0x9ea9a7b60_0 .net/s *"_ivl_20", 47 0, L_0x9ea9cada0;  1 drivers
v0x9ea9a7c00_0 .net/s *"_ivl_24", 47 0, L_0x9ea9cae40;  1 drivers
v0x9ea9a7ca0_0 .net/s *"_ivl_26", 47 0, L_0x9ea9caee0;  1 drivers
v0x9ea9a7d40_0 .net/s *"_ivl_30", 47 0, L_0x9eb113520;  1 drivers
v0x9ea9a7de0_0 .net/s *"_ivl_32", 47 0, L_0x9eb1135c0;  1 drivers
v0x9ea9a7e80_0 .net/s *"_ivl_34", 47 0, L_0x9eb113660;  1 drivers
v0x9ea9a7f20_0 .net/s *"_ivl_6", 47 0, L_0x9ea9caa80;  1 drivers
v0x9ea9ac000_0 .net/s *"_ivl_8", 47 0, L_0x9ea9cab20;  1 drivers
v0x9ea9ac0a0_0 .var/s "a1", 15 0;
v0x9ea9ac140_0 .var/s "a2", 15 0;
v0x9ea9ac1e0_0 .var/s "b0", 15 0;
v0x9ea9ac280_0 .var/s "b1", 15 0;
v0x9ea9ac320_0 .var/s "b2", 15 0;
v0x9ea9ac3c0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
o0x9eac4dd30 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x9ea9ac460_0 .net "reg_addr", 2 0, o0x9eac4dd30;  0 drivers
o0x9eac4dd60 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea9ac500_0 .net "reg_din", 15 0, o0x9eac4dd60;  0 drivers
L_0x9eac78520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9ea9ac5a0_0 .net "reg_we", 0 0, L_0x9eac78520;  1 drivers
v0x9ea9ac640_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9ac6e0_0 .net/s "sum", 47 0, L_0x9eb113700;  1 drivers
v0x9ea9ac780_0 .net/s "term0", 47 0, L_0x9eb0c1fe0;  1 drivers
v0x9ea9ac820_0 .net/s "term1", 47 0, L_0x9eb0c2120;  1 drivers
v0x9ea9ac8c0_0 .net/s "term2", 47 0, L_0x9eb0c1b80;  1 drivers
v0x9ea9ac960_0 .net/s "term3", 47 0, L_0x9eb0c1c20;  1 drivers
v0x9ea9aca00_0 .net/s "term4", 47 0, L_0x9eb0c1d60;  1 drivers
v0x9ea9acaa0_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9acb40_0 .var/s "x1", 23 0;
v0x9ea9acbe0_0 .var/s "x2", 23 0;
v0x9ea9acc80_0 .net/s "x_in", 23 0, v0x9ea9b5a40_0;  alias, 1 drivers
v0x9ea9acd20_0 .var/s "y1", 23 0;
v0x9ea9acdc0_0 .var/s "y2", 23 0;
v0x9ea9ace60_0 .var/s "y_out", 23 0;
L_0x9ea9ca940 .extend/s 48, v0x9ea9ac1e0_0;
L_0x9ea9ca9e0 .extend/s 48, v0x9ea9b5a40_0;
L_0x9eb0c1fe0 .arith/mult 48, L_0x9ea9ca940, L_0x9ea9ca9e0;
L_0x9ea9caa80 .extend/s 48, v0x9ea9ac280_0;
L_0x9ea9cab20 .extend/s 48, v0x9ea9acb40_0;
L_0x9eb0c2120 .arith/mult 48, L_0x9ea9caa80, L_0x9ea9cab20;
L_0x9ea9cabc0 .extend/s 48, v0x9ea9ac320_0;
L_0x9ea9cac60 .extend/s 48, v0x9ea9acbe0_0;
L_0x9eb0c1b80 .arith/mult 48, L_0x9ea9cabc0, L_0x9ea9cac60;
L_0x9ea9cad00 .extend/s 48, v0x9ea9ac0a0_0;
L_0x9ea9cada0 .extend/s 48, v0x9ea9acd20_0;
L_0x9eb0c1c20 .arith/mult 48, L_0x9ea9cad00, L_0x9ea9cada0;
L_0x9ea9cae40 .extend/s 48, v0x9ea9ac140_0;
L_0x9ea9caee0 .extend/s 48, v0x9ea9acdc0_0;
L_0x9eb0c1d60 .arith/mult 48, L_0x9ea9cae40, L_0x9ea9caee0;
L_0x9eb113520 .arith/sum 48, L_0x9eb0c1fe0, L_0x9eb0c2120;
L_0x9eb1135c0 .arith/sum 48, L_0x9eb113520, L_0x9eb0c1b80;
L_0x9eb113660 .arith/sub 48, L_0x9eb1135c0, L_0x9eb0c1c20;
L_0x9eb113700 .arith/sub 48, L_0x9eb113660, L_0x9eb0c1d60;
S_0x9ea9a8180 .scope generate, "band_bank[14]" "band_bank[14]" 12 25, 12 25 0, S_0x9ea988000;
 .timescale 0 0;
P_0x9eb102780 .param/l "i" 1 12 25, +C4<01110>;
L_0x9eb080a10 .functor BUFZ 24, v0x9ea9ad180_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x9ea9aeb20_0 .net *"_ivl_7", 23 0, L_0x9eb080a10;  1 drivers
S_0x9ea9a8300 .scope module, "env_det" "boreal_envelope_ema" 12 36, 13 7 0, S_0x9ea9a8180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x";
    .port_info 4 /OUTPUT 24 "env";
P_0x9eb1027c0 .param/l "SHIFT" 0 13 8, +C4<00000000000000000000000000000110>;
v0x9ea9acfa0_0 .net/s *"_ivl_0", 47 0, L_0x9ea9cb700;  1 drivers
v0x9ea9ad040_0 .net/s *"_ivl_2", 47 0, L_0x9ea9cb7a0;  1 drivers
v0x9ea9ad0e0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea9ad180_0 .var "env", 23 0;
v0x9ea9ad220_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9ad2c0_0 .net/s "sq", 47 0, L_0x9eb0c1220;  1 drivers
v0x9ea9ad360_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9ad400_0 .net/s "x", 23 0, v0x9ea9aea80_0;  alias, 1 drivers
L_0x9ea9cb700 .extend/s 48, v0x9ea9aea80_0;
L_0x9ea9cb7a0 .extend/s 48, v0x9ea9aea80_0;
L_0x9eb0c1220 .arith/mult 48, L_0x9ea9cb700, L_0x9ea9cb7a0;
S_0x9ea9a8480 .scope module, "filter" "boreal_biquad" 12 28, 14 12 0, S_0x9ea9a8180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x_in";
    .port_info 4 /OUTPUT 24 "y_out";
    .port_info 5 /INPUT 3 "reg_addr";
    .port_info 6 /INPUT 16 "reg_din";
    .port_info 7 /INPUT 1 "reg_we";
P_0x9eb116080 .param/l "DEFAULT_A1" 0 14 16, +C4<0000000000000000>;
P_0x9eb1160c0 .param/l "DEFAULT_A2" 0 14 17, +C4<0000000000000000>;
P_0x9eb116100 .param/l "DEFAULT_B0" 0 14 13, +C4<0000000111100000>;
P_0x9eb116140 .param/l "DEFAULT_B1" 0 14 14, +C4<0000000000000000>;
P_0x9eb116180 .param/l "DEFAULT_B2" 0 14 15, +C4<0000000000000000>;
v0x9ea9ad4a0_0 .net/s *"_ivl_0", 47 0, L_0x9ea9cb0c0;  1 drivers
v0x9ea9ad540_0 .net/s *"_ivl_12", 47 0, L_0x9ea9cb340;  1 drivers
v0x9ea9ad5e0_0 .net/s *"_ivl_14", 47 0, L_0x9ea9cb3e0;  1 drivers
v0x9ea9ad680_0 .net/s *"_ivl_18", 47 0, L_0x9ea9cb480;  1 drivers
v0x9ea9ad720_0 .net/s *"_ivl_2", 47 0, L_0x9ea9cb160;  1 drivers
v0x9ea9ad7c0_0 .net/s *"_ivl_20", 47 0, L_0x9ea9cb520;  1 drivers
v0x9ea9ad860_0 .net/s *"_ivl_24", 47 0, L_0x9ea9cb5c0;  1 drivers
v0x9ea9ad900_0 .net/s *"_ivl_26", 47 0, L_0x9ea9cb660;  1 drivers
v0x9ea9ad9a0_0 .net/s *"_ivl_30", 47 0, L_0x9eb1137a0;  1 drivers
v0x9ea9ada40_0 .net/s *"_ivl_32", 47 0, L_0x9eb113840;  1 drivers
v0x9ea9adae0_0 .net/s *"_ivl_34", 47 0, L_0x9eb1138e0;  1 drivers
v0x9ea9adb80_0 .net/s *"_ivl_6", 47 0, L_0x9ea9cb200;  1 drivers
v0x9ea9adc20_0 .net/s *"_ivl_8", 47 0, L_0x9ea9cb2a0;  1 drivers
v0x9ea9adcc0_0 .var/s "a1", 15 0;
v0x9ea9add60_0 .var/s "a2", 15 0;
v0x9ea9ade00_0 .var/s "b0", 15 0;
v0x9ea9adea0_0 .var/s "b1", 15 0;
v0x9ea9adf40_0 .var/s "b2", 15 0;
v0x9ea9adfe0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
o0x9eac4e690 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x9ea9ae080_0 .net "reg_addr", 2 0, o0x9eac4e690;  0 drivers
o0x9eac4e6c0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea9ae120_0 .net "reg_din", 15 0, o0x9eac4e6c0;  0 drivers
L_0x9eac78568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9ea9ae1c0_0 .net "reg_we", 0 0, L_0x9eac78568;  1 drivers
v0x9ea9ae260_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9ae300_0 .net/s "sum", 47 0, L_0x9eb113980;  1 drivers
v0x9ea9ae3a0_0 .net/s "term0", 47 0, L_0x9eb0c19a0;  1 drivers
v0x9ea9ae440_0 .net/s "term1", 47 0, L_0x9eb0c1400;  1 drivers
v0x9ea9ae4e0_0 .net/s "term2", 47 0, L_0x9eb0c14a0;  1 drivers
v0x9ea9ae580_0 .net/s "term3", 47 0, L_0x9eb0c15e0;  1 drivers
v0x9ea9ae620_0 .net/s "term4", 47 0, L_0x9eb0c1040;  1 drivers
v0x9ea9ae6c0_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9ae760_0 .var/s "x1", 23 0;
v0x9ea9ae800_0 .var/s "x2", 23 0;
v0x9ea9ae8a0_0 .net/s "x_in", 23 0, v0x9ea9b5a40_0;  alias, 1 drivers
v0x9ea9ae940_0 .var/s "y1", 23 0;
v0x9ea9ae9e0_0 .var/s "y2", 23 0;
v0x9ea9aea80_0 .var/s "y_out", 23 0;
L_0x9ea9cb0c0 .extend/s 48, v0x9ea9ade00_0;
L_0x9ea9cb160 .extend/s 48, v0x9ea9b5a40_0;
L_0x9eb0c19a0 .arith/mult 48, L_0x9ea9cb0c0, L_0x9ea9cb160;
L_0x9ea9cb200 .extend/s 48, v0x9ea9adea0_0;
L_0x9ea9cb2a0 .extend/s 48, v0x9ea9ae760_0;
L_0x9eb0c1400 .arith/mult 48, L_0x9ea9cb200, L_0x9ea9cb2a0;
L_0x9ea9cb340 .extend/s 48, v0x9ea9adf40_0;
L_0x9ea9cb3e0 .extend/s 48, v0x9ea9ae800_0;
L_0x9eb0c14a0 .arith/mult 48, L_0x9ea9cb340, L_0x9ea9cb3e0;
L_0x9ea9cb480 .extend/s 48, v0x9ea9adcc0_0;
L_0x9ea9cb520 .extend/s 48, v0x9ea9ae940_0;
L_0x9eb0c15e0 .arith/mult 48, L_0x9ea9cb480, L_0x9ea9cb520;
L_0x9ea9cb5c0 .extend/s 48, v0x9ea9add60_0;
L_0x9ea9cb660 .extend/s 48, v0x9ea9ae9e0_0;
L_0x9eb0c1040 .arith/mult 48, L_0x9ea9cb5c0, L_0x9ea9cb660;
L_0x9eb1137a0 .arith/sum 48, L_0x9eb0c19a0, L_0x9eb0c1400;
L_0x9eb113840 .arith/sum 48, L_0x9eb1137a0, L_0x9eb0c14a0;
L_0x9eb1138e0 .arith/sub 48, L_0x9eb113840, L_0x9eb0c15e0;
L_0x9eb113980 .arith/sub 48, L_0x9eb1138e0, L_0x9eb0c1040;
S_0x9ea9a8600 .scope generate, "band_bank[15]" "band_bank[15]" 12 25, 12 25 0, S_0x9ea988000;
 .timescale 0 0;
P_0x9eb102800 .param/l "i" 1 12 25, +C4<01111>;
L_0x9eb080a80 .functor BUFZ 24, v0x9ea9aeda0_0, C4<000000000000000000000000>, C4<000000000000000000000000>, C4<000000000000000000000000>;
v0x9ea9b0780_0 .net *"_ivl_7", 23 0, L_0x9eb080a80;  1 drivers
S_0x9ea9a8780 .scope module, "env_det" "boreal_envelope_ema" 12 36, 13 7 0, S_0x9ea9a8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x";
    .port_info 4 /OUTPUT 24 "env";
P_0x9eb102840 .param/l "SHIFT" 0 13 8, +C4<00000000000000000000000000000110>;
v0x9ea9aebc0_0 .net/s *"_ivl_0", 47 0, L_0x9ea9cbe80;  1 drivers
v0x9ea9aec60_0 .net/s *"_ivl_2", 47 0, L_0x9ea9cbf20;  1 drivers
v0x9ea9aed00_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea9aeda0_0 .var "env", 23 0;
v0x9ea9aee40_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9aeee0_0 .net/s "sq", 47 0, L_0x9eb0c0500;  1 drivers
v0x9ea9aef80_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9af020_0 .net/s "x", 23 0, v0x9ea9b06e0_0;  alias, 1 drivers
L_0x9ea9cbe80 .extend/s 48, v0x9ea9b06e0_0;
L_0x9ea9cbf20 .extend/s 48, v0x9ea9b06e0_0;
L_0x9eb0c0500 .arith/mult 48, L_0x9ea9cbe80, L_0x9ea9cbf20;
S_0x9ea9a8900 .scope module, "filter" "boreal_biquad" 12 28, 14 12 0, S_0x9ea9a8600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x_in";
    .port_info 4 /OUTPUT 24 "y_out";
    .port_info 5 /INPUT 3 "reg_addr";
    .port_info 6 /INPUT 16 "reg_din";
    .port_info 7 /INPUT 1 "reg_we";
P_0x9eb1161c0 .param/l "DEFAULT_A1" 0 14 16, +C4<0000000000000000>;
P_0x9eb116200 .param/l "DEFAULT_A2" 0 14 17, +C4<0000000000000000>;
P_0x9eb116240 .param/l "DEFAULT_B0" 0 14 13, +C4<0000000111110000>;
P_0x9eb116280 .param/l "DEFAULT_B1" 0 14 14, +C4<0000000000000000>;
P_0x9eb1162c0 .param/l "DEFAULT_B2" 0 14 15, +C4<0000000000000000>;
v0x9ea9af0c0_0 .net/s *"_ivl_0", 47 0, L_0x9ea9cb840;  1 drivers
v0x9ea9af160_0 .net/s *"_ivl_12", 47 0, L_0x9ea9cbac0;  1 drivers
v0x9ea9af200_0 .net/s *"_ivl_14", 47 0, L_0x9ea9cbb60;  1 drivers
v0x9ea9af2a0_0 .net/s *"_ivl_18", 47 0, L_0x9ea9cbc00;  1 drivers
v0x9ea9af340_0 .net/s *"_ivl_2", 47 0, L_0x9ea9cb8e0;  1 drivers
v0x9ea9af3e0_0 .net/s *"_ivl_20", 47 0, L_0x9ea9cbca0;  1 drivers
v0x9ea9af480_0 .net/s *"_ivl_24", 47 0, L_0x9ea9cbd40;  1 drivers
v0x9ea9af520_0 .net/s *"_ivl_26", 47 0, L_0x9ea9cbde0;  1 drivers
v0x9ea9af5c0_0 .net/s *"_ivl_30", 47 0, L_0x9eb113a20;  1 drivers
v0x9ea9af660_0 .net/s *"_ivl_32", 47 0, L_0x9eb113ac0;  1 drivers
v0x9ea9af700_0 .net/s *"_ivl_34", 47 0, L_0x9eb113b60;  1 drivers
v0x9ea9af7a0_0 .net/s *"_ivl_6", 47 0, L_0x9ea9cb980;  1 drivers
v0x9ea9af840_0 .net/s *"_ivl_8", 47 0, L_0x9ea9cba20;  1 drivers
v0x9ea9af8e0_0 .var/s "a1", 15 0;
v0x9ea9af980_0 .var/s "a2", 15 0;
v0x9ea9afa20_0 .var/s "b0", 15 0;
v0x9ea9afac0_0 .var/s "b1", 15 0;
v0x9ea9afb60_0 .var/s "b2", 15 0;
v0x9ea9afc00_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
o0x9eac4eff0 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x9ea9afca0_0 .net "reg_addr", 2 0, o0x9eac4eff0;  0 drivers
o0x9eac4f020 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea9afd40_0 .net "reg_din", 15 0, o0x9eac4f020;  0 drivers
L_0x9eac785b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9ea9afde0_0 .net "reg_we", 0 0, L_0x9eac785b0;  1 drivers
v0x9ea9afe80_0 .net "rst", 0 0, L_0x9eb118d20;  alias, 1 drivers
v0x9ea9aff20_0 .net/s "sum", 47 0, L_0x9eb113c00;  1 drivers
v0x9ea9b0000_0 .net/s "term0", 47 0, L_0x9eb0c0c80;  1 drivers
v0x9ea9b00a0_0 .net/s "term1", 47 0, L_0x9eb0c0d20;  1 drivers
v0x9ea9b0140_0 .net/s "term2", 47 0, L_0x9eb0c0e60;  1 drivers
v0x9ea9b01e0_0 .net/s "term3", 47 0, L_0x9eb0c08c0;  1 drivers
v0x9ea9b0280_0 .net/s "term4", 47 0, L_0x9eb0c0960;  1 drivers
v0x9ea9b0320_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9b03c0_0 .var/s "x1", 23 0;
v0x9ea9b0460_0 .var/s "x2", 23 0;
v0x9ea9b0500_0 .net/s "x_in", 23 0, v0x9ea9b5a40_0;  alias, 1 drivers
v0x9ea9b05a0_0 .var/s "y1", 23 0;
v0x9ea9b0640_0 .var/s "y2", 23 0;
v0x9ea9b06e0_0 .var/s "y_out", 23 0;
L_0x9ea9cb840 .extend/s 48, v0x9ea9afa20_0;
L_0x9ea9cb8e0 .extend/s 48, v0x9ea9b5a40_0;
L_0x9eb0c0c80 .arith/mult 48, L_0x9ea9cb840, L_0x9ea9cb8e0;
L_0x9ea9cb980 .extend/s 48, v0x9ea9afac0_0;
L_0x9ea9cba20 .extend/s 48, v0x9ea9b03c0_0;
L_0x9eb0c0d20 .arith/mult 48, L_0x9ea9cb980, L_0x9ea9cba20;
L_0x9ea9cbac0 .extend/s 48, v0x9ea9afb60_0;
L_0x9ea9cbb60 .extend/s 48, v0x9ea9b0460_0;
L_0x9eb0c0e60 .arith/mult 48, L_0x9ea9cbac0, L_0x9ea9cbb60;
L_0x9ea9cbc00 .extend/s 48, v0x9ea9af8e0_0;
L_0x9ea9cbca0 .extend/s 48, v0x9ea9b05a0_0;
L_0x9eb0c08c0 .arith/mult 48, L_0x9ea9cbc00, L_0x9ea9cbca0;
L_0x9ea9cbd40 .extend/s 48, v0x9ea9af980_0;
L_0x9ea9cbde0 .extend/s 48, v0x9ea9b0640_0;
L_0x9eb0c0960 .arith/mult 48, L_0x9ea9cbd40, L_0x9ea9cbde0;
L_0x9eb113a20 .arith/sum 48, L_0x9eb0c0c80, L_0x9eb0c0d20;
L_0x9eb113ac0 .arith/sum 48, L_0x9eb113a20, L_0x9eb0c0e60;
L_0x9eb113b60 .arith/sub 48, L_0x9eb113ac0, L_0x9eb0c08c0;
L_0x9eb113c00 .arith/sub 48, L_0x9eb113b60, L_0x9eb0c0960;
S_0x9ea9a8a80 .scope module, "host" "boreal_uart_host" 6 207, 15 7 0, S_0x104d9c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 1 "tx";
    .port_info 4 /OUTPUT 1 "mem_we";
    .port_info 5 /OUTPUT 10 "mem_addr";
    .port_info 6 /OUTPUT 32 "mem_din";
    .port_info 7 /INPUT 32 "mem_dout";
P_0x9ea8776c0 .param/l "BAUD_DIV" 1 15 34, +C4<00000000000000000000000110110010>;
P_0x9ea877700 .param/l "BAUD_RATE" 0 15 9, +C4<00000000000000011100001000000000>;
P_0x9ea877740 .param/l "CLK_FREQ" 0 15 8, +C4<00000010111110101111000010000000>;
v0x9ea9b0d20_0 .var "baud_cnt", 15 0;
v0x9ea9b0dc0_0 .var "bit_idx", 3 0;
v0x9ea9b0e60_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea9b0f00_0 .var "f_ah", 7 0;
v0x9ea9b0fa0_0 .var "f_al", 7 0;
v0x9ea9b1040_0 .var "f_cmd", 7 0;
v0x9ea9b10e0_0 .var "f_dh1", 7 0;
v0x9ea9b1180_0 .var "f_dh2", 7 0;
v0x9ea9b1220_0 .var "f_state", 3 0;
v0x9ea9b12c0_0 .var "mem_addr", 9 0;
v0x9ea9b1360_0 .var "mem_din", 31 0;
v0x9ea9b1400_0 .net "mem_dout", 31 0, o0x9eac4f770;  alias, 0 drivers
v0x9ea9b14a0_0 .var "mem_we", 0 0;
v0x9ea9b1540_0 .net "rst_n", 0 0, v0x9ea9be260_0;  alias, 1 drivers
v0x9ea9b15e0_0 .net "rx", 0 0, L_0x9eac78c70;  alias, 1 drivers
v0x9ea9b1680_0 .var "rx_busy", 0 0;
v0x9ea9b1720_0 .var "rx_done", 0 0;
v0x9ea9b17c0_0 .var "rx_shifter", 7 0;
v0x9ea9b1860_0 .var "rx_sync", 3 0;
v0x9ea9b1900_0 .net "rx_val", 0 0, L_0x9eb11a080;  1 drivers
v0x9ea9b19a0_0 .var "tx", 0 0;
L_0x9eb11a080 .part v0x9ea9b1860_0, 3, 1;
S_0x9ea9a8c00 .scope module, "host_hid" "usb_hid_report" 6 185, 16 17 0, S_0x104d9c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tick_1khz";
    .port_info 3 /INPUT 8 "dx";
    .port_info 4 /INPUT 8 "dy";
    .port_info 5 /INPUT 2 "buttons";
    .port_info 6 /INPUT 4 "safety_flags";
    .port_info 7 /INPUT 8 "frame_id";
    .port_info 8 /OUTPUT 64 "report";
    .port_info 9 /OUTPUT 1 "valid";
v0x9ea9b1d60_0 .net "buttons", 1 0, L_0x9ea9d0960;  1 drivers
v0x9ea9b1e00_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea9b1ea0_0 .net/s "dx", 7 0, L_0x9eb119e00;  1 drivers
v0x9ea9b1f40_0 .net/s "dy", 7 0, L_0x9eb119ea0;  1 drivers
v0x9ea9b1fe0_0 .net "frame_id", 7 0, v0x9ea9bca00_0;  1 drivers
v0x9ea9b2080 .array "report", 7 0, 7 0;
v0x9ea9b2120_0 .net "rst", 0 0, L_0x9eb119d60;  1 drivers
v0x9ea9b21c0_0 .net "safety_flags", 3 0, L_0x9ea9d0a00;  1 drivers
v0x9ea9b2260_0 .net "tick_1khz", 0 0, L_0x9eb111400;  alias, 1 drivers
v0x9ea9b2300_0 .var "valid", 0 0;
S_0x9ea9a8d80 .scope begin, "$unm_blk_120" "$unm_blk_120" 16 48, 16 48 0, S_0x9ea9a8c00;
 .timescale 0 0;
v0x9ea9b1a40_0 .var/i "i", 31 0;
S_0x9ea9a8f00 .scope function.vec4.s8, "crc8" "crc8" 16 32, 16 32 0, S_0x9ea9a8c00;
 .timescale 0 0;
v0x9ea9b1ae0_0 .var "crc", 7 0;
; Variable crc8 is vec4 return value of scope S_0x9ea9a8f00
v0x9ea9b1c20_0 .var "data", 47 0;
v0x9ea9b1cc0_0 .var/i "i", 31 0;
TD_boreal_v3_tb.uut.host_hid.crc8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x9ea9b1ae0_0, 0, 8;
    %pushi/vec4 47, 0, 32;
    %store/vec4 v0x9ea9b1cc0_0, 0, 32;
T_2.4 ;
    %load/vec4 v0x9ea9b1cc0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_2.5, 5;
    %load/vec4 v0x9ea9b1ae0_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x9ea9b1c20_0;
    %load/vec4 v0x9ea9b1cc0_0;
    %part/s 1;
    %xor;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x9ea9b1ae0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 7, 0, 8;
    %xor;
    %store/vec4 v0x9ea9b1ae0_0, 0, 8;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x9ea9b1ae0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x9ea9b1ae0_0, 0, 8;
T_2.7 ;
    %load/vec4 v0x9ea9b1cc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x9ea9b1cc0_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %load/vec4 v0x9ea9b1ae0_0;
    %ret/vec4 0, 0, 8;  Assign to crc8 (store_vec4_to_lval)
    %end;
S_0x9ea9a9080 .scope module, "intent" "boreal_intent_classifier" 6 152, 17 8 0, S_0x104d9c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "ux";
    .port_info 4 /INPUT 24 "uy";
    .port_info 5 /OUTPUT 1 "click";
    .port_info 6 /INPUT 3 "reg_addr";
    .port_info 7 /INPUT 16 "reg_din";
    .port_info 8 /INPUT 1 "reg_we";
P_0x9eb102880 .param/l "DEBOUNCE_THR" 0 17 9, +C4<00000000000000000000000000001000>;
v0x9ea9b24e0_0 .net/s *"_ivl_0", 31 0, L_0x9ea9d0780;  1 drivers
v0x9ea9b2580_0 .net *"_ivl_11", 15 0, L_0x9eb0fb8e0;  1 drivers
v0x9ea9b2620_0 .net *"_ivl_13", 15 0, L_0x9eb119900;  1 drivers
v0x9ea9b26c0_0 .net/s *"_ivl_16", 31 0, L_0x9ea9d0820;  1 drivers
L_0x9eac78b08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9ea9b2760_0 .net/2s *"_ivl_18", 31 0, L_0x9eac78b08;  1 drivers
L_0x9eac78a78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9ea9b2800_0 .net/2s *"_ivl_2", 31 0, L_0x9eac78a78;  1 drivers
v0x9ea9b28a0_0 .net *"_ivl_20", 0 0, L_0x9eb1240a0;  1 drivers
v0x9ea9b2940_0 .net *"_ivl_23", 15 0, L_0x9eb1199a0;  1 drivers
L_0x9eac78b50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9ea9b29e0_0 .net *"_ivl_24", 15 0, L_0x9eac78b50;  1 drivers
v0x9ea9b2a80_0 .net *"_ivl_27", 15 0, L_0x9eb124140;  1 drivers
v0x9ea9b2b20_0 .net *"_ivl_29", 15 0, L_0x9eb119a40;  1 drivers
v0x9ea9b2bc0_0 .net *"_ivl_4", 0 0, L_0x9eb0fbde0;  1 drivers
v0x9ea9b2c60_0 .net *"_ivl_7", 15 0, L_0x9eb119860;  1 drivers
L_0x9eac78ac0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9ea9b2d00_0 .net *"_ivl_8", 15 0, L_0x9eac78ac0;  1 drivers
v0x9ea9b2da0_0 .var/s "bias", 15 0;
v0x9ea9b2e40_0 .var "click", 0 0;
v0x9ea9b2ee0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea9b2f80_0 .var "debounce_cnt", 4 0;
v0x9ea9b3020_0 .net/s "f0", 15 0, L_0x9eb124000;  1 drivers
v0x9ea9b30c0_0 .net/s "f1", 15 0, L_0x9eb1241e0;  1 drivers
o0x9eac502e0 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x9ea9b3160_0 .net "reg_addr", 2 0, o0x9eac502e0;  0 drivers
o0x9eac50310 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea9b3200_0 .net "reg_din", 15 0, o0x9eac50310;  0 drivers
L_0x9eac78b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9ea9b32a0_0 .net "reg_we", 0 0, L_0x9eac78b98;  1 drivers
v0x9ea9b3340_0 .net "rst", 0 0, L_0x9eb119ae0;  1 drivers
v0x9ea9b33e0_0 .var/s "sum", 31 0;
v0x9ea9b3480_0 .net/s "ux", 23 0, v0x9ea9b63a0_0;  alias, 1 drivers
v0x9ea9b3520_0 .net/s "uy", 23 0, v0x9ea9b6580_0;  alias, 1 drivers
v0x9ea9b35c0_0 .net "valid", 0 0, v0x9ea9b6f80_0;  alias, 1 drivers
v0x9ea9b3660 .array/s "w", 3 0, 15 0;
L_0x9ea9d0780 .extend/s 32, v0x9ea9b63a0_0;
L_0x9eb0fbde0 .cmp/gt.s 32, L_0x9eac78a78, L_0x9ea9d0780;
L_0x9eb119860 .part v0x9ea9b63a0_0, 8, 16;
L_0x9eb0fb8e0 .arith/sub 16, L_0x9eac78ac0, L_0x9eb119860;
L_0x9eb119900 .part v0x9ea9b63a0_0, 8, 16;
L_0x9eb124000 .functor MUXZ 16, L_0x9eb119900, L_0x9eb0fb8e0, L_0x9eb0fbde0, C4<>;
L_0x9ea9d0820 .extend/s 32, v0x9ea9b6580_0;
L_0x9eb1240a0 .cmp/gt.s 32, L_0x9eac78b08, L_0x9ea9d0820;
L_0x9eb1199a0 .part v0x9ea9b6580_0, 8, 16;
L_0x9eb124140 .arith/sub 16, L_0x9eac78b50, L_0x9eb1199a0;
L_0x9eb119a40 .part v0x9ea9b6580_0, 8, 16;
L_0x9eb1241e0 .functor MUXZ 16, L_0x9eb119a40, L_0x9eb124140, L_0x9eb1240a0, C4<>;
S_0x9ea9a9200 .scope function.vec4.s16, "sigmoid" "sigmoid" 17 37, 17 37 0, S_0x9ea9a9080;
 .timescale 0 0;
; Variable sigmoid is vec4 return value of scope S_0x9ea9a9200
v0x9ea9b2440_0 .var/s "x", 31 0;
TD_boreal_v3_tb.uut.intent.sigmoid ;
    %load/vec4 v0x9ea9b2440_0;
    %cmpi/s 65536, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.8, 5;
    %pushi/vec4 65535, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to sigmoid (store_vec4_to_lval)
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x9ea9b2440_0;
    %cmpi/s 4294901760, 0, 32;
    %jmp/0xz  T_3.10, 5;
    %pushi/vec4 0, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to sigmoid (store_vec4_to_lval)
    %jmp T_3.11;
T_3.10 ;
    %pushi/vec4 32768, 0, 16;
    %load/vec4 v0x9ea9b2440_0;
    %parti/s 16, 0, 2;
    %add;
    %ret/vec4 0, 0, 16;  Assign to sigmoid (store_vec4_to_lval)
T_3.11 ;
T_3.9 ;
    %end;
S_0x9ea9a9380 .scope module, "norm" "boreal_adaptive_norm" 6 121, 18 8 0, S_0x104d9c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 128 "features_in";
    .port_info 4 /INPUT 1 "lock";
    .port_info 5 /OUTPUT 128 "features_out";
    .port_info 6 /OUTPUT 1 "done";
P_0x9eb1028c0 .param/l "ALPHA_SHIFT" 0 18 9, +C4<00000000000000000000000000000110>;
v0x9ea9b37a0_0 .net *"_ivl_0", 31 0, L_0x9ea9d05a0;  1 drivers
L_0x9eac788c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x9ea9b3840_0 .net *"_ivl_3", 28 0, L_0x9eac788c8;  1 drivers
L_0x9eac78910 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x9ea9b38e0_0 .net/2u *"_ivl_4", 31 0, L_0x9eac78910;  1 drivers
v0x9ea9b3980_0 .net *"_ivl_7", 31 0, L_0x9eb120000;  1 drivers
v0x9ea9b3a20_0 .var "ch_idx", 2 0;
v0x9ea9b3ac0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea9b3b60_0 .var/s "diff", 31 0;
v0x9ea9b3c00_0 .var "done", 0 0;
v0x9ea9b3ca0_0 .net "features_in", 127 0, L_0x9ea9d0640;  1 drivers
v0x9ea9b3d40_0 .var "features_out", 127 0;
v0x9ea9b3de0_0 .net "lock", 0 0, L_0x9ea86c460;  1 drivers
v0x9ea9b3e80 .array/s "mu", 7 0, 31 0;
v0x9ea9b3f20_0 .net "rst", 0 0, L_0x9eb119180;  1 drivers
v0x9ea9b4000_0 .var/s "sigma", 31 0;
v0x9ea9b40a0_0 .var/s "sq_diff", 47 0;
v0x9ea9b4140_0 .var "state", 2 0;
v0x9ea9b41e0_0 .net "valid", 0 0, v0x9ea9bcaa0_0;  1 drivers
v0x9ea9b4280 .array/s "var_acc", 7 0, 47 0;
v0x9ea9b4320_0 .net/s "x_current", 15 0, L_0x9eb1190e0;  1 drivers
v0x9ea9b43c0 .array/s "z_out", 7 0, 15 0;
L_0x9ea9d05a0 .concat [ 3 29 0 0], v0x9ea9b3a20_0, L_0x9eac788c8;
L_0x9eb120000 .arith/mult 32, L_0x9ea9d05a0, L_0x9eac78910;
L_0x9eb1190e0 .part/v L_0x9ea9d0640, L_0x9eb120000, 16;
S_0x9ea9a9500 .scope begin, "$unm_blk_44" "$unm_blk_44" 18 34, 18 34 0, S_0x9ea9a9380;
 .timescale 0 0;
v0x9ea9b3700_0 .var/i "i", 31 0;
S_0x9ea9a9680 .scope module, "notch_60hz" "boreal_biquad" 6 95, 14 12 0, S_0x104d9c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "x_in";
    .port_info 4 /OUTPUT 24 "y_out";
    .port_info 5 /INPUT 3 "reg_addr";
    .port_info 6 /INPUT 16 "reg_din";
    .port_info 7 /INPUT 1 "reg_we";
P_0x9eb116300 .param/l "DEFAULT_A1" 0 14 16, +C4<0000000000000000>;
P_0x9eb116340 .param/l "DEFAULT_A2" 0 14 17, +C4<0000000000000000>;
P_0x9eb116380 .param/l "DEFAULT_B0" 0 14 13, +C4<0111111111111111>;
P_0x9eb1163c0 .param/l "DEFAULT_B1" 0 14 14, +C4<0000000000000000>;
P_0x9eb116400 .param/l "DEFAULT_B2" 0 14 15, +C4<0000000000000000>;
v0x9ea9b4460_0 .net/s *"_ivl_0", 47 0, L_0x9ea9c0140;  1 drivers
v0x9ea9b4500_0 .net/s *"_ivl_12", 47 0, L_0x9ea9c03c0;  1 drivers
v0x9ea9b45a0_0 .net/s *"_ivl_14", 47 0, L_0x9ea9c0460;  1 drivers
v0x9ea9b4640_0 .net/s *"_ivl_18", 47 0, L_0x9ea9c0500;  1 drivers
v0x9ea9b46e0_0 .net/s *"_ivl_2", 47 0, L_0x9ea9c01e0;  1 drivers
v0x9ea9b4780_0 .net/s *"_ivl_20", 47 0, L_0x9ea9c05a0;  1 drivers
v0x9ea9b4820_0 .net/s *"_ivl_24", 47 0, L_0x9ea9c0640;  1 drivers
v0x9ea9b48c0_0 .net/s *"_ivl_26", 47 0, L_0x9ea9c06e0;  1 drivers
v0x9ea9b4960_0 .net/s *"_ivl_30", 47 0, L_0x9eb111220;  1 drivers
v0x9ea9b4a00_0 .net/s *"_ivl_32", 47 0, L_0x9eb1106e0;  1 drivers
v0x9ea9b4aa0_0 .net/s *"_ivl_34", 47 0, L_0x9eb110500;  1 drivers
v0x9ea9b4b40_0 .net/s *"_ivl_6", 47 0, L_0x9ea9c0280;  1 drivers
v0x9ea9b4be0_0 .net/s *"_ivl_8", 47 0, L_0x9ea9c0320;  1 drivers
v0x9ea9b4c80_0 .var/s "a1", 15 0;
v0x9ea9b4d20_0 .var/s "a2", 15 0;
v0x9ea9b4dc0_0 .var/s "b0", 15 0;
v0x9ea9b4e60_0 .var/s "b1", 15 0;
v0x9ea9b4f00_0 .var/s "b2", 15 0;
v0x9ea9b4fa0_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
o0x9eac50df0 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x9ea9b5040_0 .net "reg_addr", 2 0, o0x9eac50df0;  0 drivers
o0x9eac50e20 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea9b50e0_0 .net "reg_din", 15 0, o0x9eac50e20;  0 drivers
L_0x9eac78130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9ea9b5180_0 .net "reg_we", 0 0, L_0x9eac78130;  1 drivers
v0x9ea9b5220_0 .net "rst", 0 0, L_0x9eb118be0;  1 drivers
v0x9ea9b52c0_0 .net/s "sum", 47 0, L_0x9eb110320;  1 drivers
v0x9ea9b5360_0 .net/s "term0", 47 0, L_0x9eb109400;  1 drivers
v0x9ea9b5400_0 .net/s "term1", 47 0, L_0x9eb1094a0;  1 drivers
v0x9ea9b54a0_0 .net/s "term2", 47 0, L_0x9eb109540;  1 drivers
v0x9ea9b5540_0 .net/s "term3", 47 0, L_0x9eb1088c0;  1 drivers
v0x9ea9b55e0_0 .net/s "term4", 47 0, L_0x9eb108960;  1 drivers
v0x9ea9b5680_0 .net "valid", 0 0, L_0x9eb1114a0;  alias, 1 drivers
v0x9ea9b5720_0 .var/s "x1", 23 0;
v0x9ea9b57c0_0 .var/s "x2", 23 0;
v0x9ea9b5860_0 .net/s "x_in", 23 0, L_0x9eb118c80;  1 drivers
v0x9ea9b5900_0 .var/s "y1", 23 0;
v0x9ea9b59a0_0 .var/s "y2", 23 0;
v0x9ea9b5a40_0 .var/s "y_out", 23 0;
L_0x9ea9c0140 .extend/s 48, v0x9ea9b4dc0_0;
L_0x9ea9c01e0 .extend/s 48, L_0x9eb118c80;
L_0x9eb109400 .arith/mult 48, L_0x9ea9c0140, L_0x9ea9c01e0;
L_0x9ea9c0280 .extend/s 48, v0x9ea9b4e60_0;
L_0x9ea9c0320 .extend/s 48, v0x9ea9b5720_0;
L_0x9eb1094a0 .arith/mult 48, L_0x9ea9c0280, L_0x9ea9c0320;
L_0x9ea9c03c0 .extend/s 48, v0x9ea9b4f00_0;
L_0x9ea9c0460 .extend/s 48, v0x9ea9b57c0_0;
L_0x9eb109540 .arith/mult 48, L_0x9ea9c03c0, L_0x9ea9c0460;
L_0x9ea9c0500 .extend/s 48, v0x9ea9b4c80_0;
L_0x9ea9c05a0 .extend/s 48, v0x9ea9b5900_0;
L_0x9eb1088c0 .arith/mult 48, L_0x9ea9c0500, L_0x9ea9c05a0;
L_0x9ea9c0640 .extend/s 48, v0x9ea9b4d20_0;
L_0x9ea9c06e0 .extend/s 48, v0x9ea9b59a0_0;
L_0x9eb108960 .arith/mult 48, L_0x9ea9c0640, L_0x9ea9c06e0;
L_0x9eb111220 .arith/sum 48, L_0x9eb109400, L_0x9eb1094a0;
L_0x9eb1106e0 .arith/sum 48, L_0x9eb111220, L_0x9eb109540;
L_0x9eb110500 .arith/sub 48, L_0x9eb1106e0, L_0x9eb1088c0;
L_0x9eb110320 .arith/sub 48, L_0x9eb110500, L_0x9eb108960;
S_0x9ea9a9800 .scope module, "pred" "boreal_predictive_cursor" 6 141, 19 11 0, S_0x104d9c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 24 "vx_in";
    .port_info 4 /INPUT 24 "vy_in";
    .port_info 5 /INPUT 16 "k1_gain";
    .port_info 6 /INPUT 16 "k2_gain";
    .port_info 7 /INPUT 8 "deadzone";
    .port_info 8 /OUTPUT 24 "vx_pred";
    .port_info 9 /OUTPUT 24 "vy_pred";
v0x9ea9b5ae0_0 .var/s "ax", 23 0;
v0x9ea9b5b80_0 .var/s "ax_last", 23 0;
v0x9ea9b5c20_0 .var/s "ay", 23 0;
v0x9ea9b5cc0_0 .var/s "ay_last", 23 0;
v0x9ea9b5d60_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea9b5e00_0 .net "deadzone", 7 0, v0x9ea9bc960_0;  1 drivers
v0x9ea9b5ea0_0 .var/s "jx", 23 0;
v0x9ea9b5f40_0 .var/s "jy", 23 0;
v0x9ea9b5fe0_0 .net "k1_gain", 15 0, v0x9ea9bcc80_0;  1 drivers
v0x9ea9b6080_0 .net "k2_gain", 15 0, v0x9ea9bcd20_0;  1 drivers
v0x9ea9b6120_0 .net "rst", 0 0, L_0x9eb1197c0;  1 drivers
v0x9ea9b61c0_0 .net "valid", 0 0, v0x9ea9b6f80_0;  alias, 1 drivers
v0x9ea9b6260_0 .net/s "vx_in", 23 0, v0x9ea9b7200_0;  alias, 1 drivers
v0x9ea9b6300_0 .var/s "vx_last", 23 0;
v0x9ea9b63a0_0 .var/s "vx_pred", 23 0;
v0x9ea9b6440_0 .net/s "vy_in", 23 0, v0x9ea9b72a0_0;  alias, 1 drivers
v0x9ea9b64e0_0 .var/s "vy_last", 23 0;
v0x9ea9b6580_0 .var/s "vy_pred", 23 0;
S_0x9ea9a9980 .scope module, "safety_ctrl" "boreal_safety_tiers" 6 167, 20 7 0, S_0x104d9c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "artifact_flags";
    .port_info 3 /INPUT 1 "clear_latch";
    .port_info 4 /OUTPUT 2 "tier";
v0x9ea9b6620_0 .net "artifact_flags", 3 0, v0x9ea980b40_0;  alias, 1 drivers
v0x9ea9b66c0_0 .net "clear_latch", 0 0, v0x9ea9bdf40_0;  alias, 1 drivers
v0x9ea9b6760_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea9b6800_0 .net "rst", 0 0, L_0x9eb119c20;  1 drivers
v0x9ea9b68a0_0 .var "tier", 1 0;
S_0x9ea9a9b00 .scope module, "spat" "boreal_spatial_filter" 6 131, 21 10 0, S_0x104d9c430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "valid";
    .port_info 3 /INPUT 128 "features";
    .port_info 4 /OUTPUT 24 "ux";
    .port_info 5 /OUTPUT 24 "uy";
    .port_info 6 /OUTPUT 1 "out_valid";
    .port_info 7 /INPUT 5 "host_addr";
    .port_info 8 /INPUT 16 "host_din";
    .port_info 9 /INPUT 1 "host_we";
v0x9ea9b6940_0 .var/s "acc_x", 31 0;
v0x9ea9b69e0_0 .var/s "acc_y", 31 0;
v0x9ea9b6a80_0 .net "clk", 0 0, v0x9ea9bdfe0_0;  alias, 1 drivers
v0x9ea9b6b20_0 .net "features", 127 0, v0x9ea9b3d40_0;  alias, 1 drivers
o0x9eac518a0 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x9ea9b6bc0_0 .net "host_addr", 4 0, o0x9eac518a0;  0 drivers
o0x9eac518d0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea9b6c60_0 .net "host_din", 15 0, o0x9eac518d0;  0 drivers
L_0x9eac78a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x9ea9b6d00_0 .net "host_we", 0 0, L_0x9eac78a30;  1 drivers
v0x9ea9b6da0_0 .var "idx", 2 0;
v0x9ea9b6e40_0 .var/s "matrix_out", 15 0;
v0x9ea9b6ee0 .array/s "matrix_ram", 31 0, 15 0;
v0x9ea9b6f80_0 .var "out_valid", 0 0;
v0x9ea9b7020_0 .var "read_addr", 4 0;
v0x9ea9b70c0_0 .net "rst", 0 0, L_0x9eb119720;  1 drivers
v0x9ea9b7160_0 .var "state", 3 0;
v0x9ea9b7200_0 .var/s "ux", 23 0;
v0x9ea9b72a0_0 .var/s "uy", 23 0;
v0x9ea9b7340_0 .net "valid", 0 0, v0x9ea9b3c00_0;  alias, 1 drivers
v0x9ea9b73e0 .array "z", 7 0;
v0x9ea9b73e0_0 .net/s v0x9ea9b73e0 0, 15 0, L_0x9eb119220; 1 drivers
v0x9ea9b73e0_1 .net/s v0x9ea9b73e0 1, 15 0, L_0x9eb1192c0; 1 drivers
v0x9ea9b73e0_2 .net/s v0x9ea9b73e0 2, 15 0, L_0x9eb119360; 1 drivers
v0x9ea9b73e0_3 .net/s v0x9ea9b73e0 3, 15 0, L_0x9eb119400; 1 drivers
v0x9ea9b73e0_4 .net/s v0x9ea9b73e0 4, 15 0, L_0x9eb1194a0; 1 drivers
v0x9ea9b73e0_5 .net/s v0x9ea9b73e0 5, 15 0, L_0x9eb119540; 1 drivers
v0x9ea9b73e0_6 .net/s v0x9ea9b73e0 6, 15 0, L_0x9eb1195e0; 1 drivers
v0x9ea9b73e0_7 .net/s v0x9ea9b73e0 7, 15 0, L_0x9eb119680; 1 drivers
L_0x9eb119220 .part v0x9ea9b3d40_0, 0, 16;
L_0x9eb1192c0 .part v0x9ea9b3d40_0, 16, 16;
L_0x9eb119360 .part v0x9ea9b3d40_0, 32, 16;
L_0x9eb119400 .part v0x9ea9b3d40_0, 48, 16;
L_0x9eb1194a0 .part v0x9ea9b3d40_0, 64, 16;
L_0x9eb119540 .part v0x9ea9b3d40_0, 80, 16;
L_0x9eb1195e0 .part v0x9ea9b3d40_0, 96, 16;
L_0x9eb119680 .part v0x9ea9b3d40_0, 112, 16;
S_0x9ea9a9c80 .scope generate, "unpack[0]" "unpack[0]" 21 40, 21 40 0, S_0x9ea9a9b00;
 .timescale 0 0;
P_0x9eb102900 .param/l "i" 1 21 40, +C4<00>;
S_0x9ea9a9e00 .scope generate, "unpack[1]" "unpack[1]" 21 40, 21 40 0, S_0x9ea9a9b00;
 .timescale 0 0;
P_0x9eb102940 .param/l "i" 1 21 40, +C4<01>;
S_0x9ea9a9f80 .scope generate, "unpack[2]" "unpack[2]" 21 40, 21 40 0, S_0x9ea9a9b00;
 .timescale 0 0;
P_0x9eb102980 .param/l "i" 1 21 40, +C4<010>;
S_0x9ea9aa100 .scope generate, "unpack[3]" "unpack[3]" 21 40, 21 40 0, S_0x9ea9a9b00;
 .timescale 0 0;
P_0x9eb1029c0 .param/l "i" 1 21 40, +C4<011>;
S_0x9ea9aa280 .scope generate, "unpack[4]" "unpack[4]" 21 40, 21 40 0, S_0x9ea9a9b00;
 .timescale 0 0;
P_0x9eb102a00 .param/l "i" 1 21 40, +C4<0100>;
S_0x9ea9aa400 .scope generate, "unpack[5]" "unpack[5]" 21 40, 21 40 0, S_0x9ea9a9b00;
 .timescale 0 0;
P_0x9eb102a40 .param/l "i" 1 21 40, +C4<0101>;
S_0x9ea9aa580 .scope generate, "unpack[6]" "unpack[6]" 21 40, 21 40 0, S_0x9ea9a9b00;
 .timescale 0 0;
P_0x9eb102a80 .param/l "i" 1 21 40, +C4<0110>;
S_0x9ea9aa700 .scope generate, "unpack[7]" "unpack[7]" 21 40, 21 40 0, S_0x9ea9a9b00;
 .timescale 0 0;
P_0x9eb102ac0 .param/l "i" 1 21 40, +C4<0111>;
S_0x104da2db0 .scope module, "boreal_watchdog" "boreal_watchdog" 22 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "heartbeat";
    .port_info 3 /OUTPUT 1 "stall";
P_0x9ea877540 .param/l "CLK_FREQ" 0 22 9, +C4<00000010111110101111000010000000>;
P_0x9ea877580 .param/l "LIMIT" 1 22 18, +C4<0000000000000000000000000000000000000001011111010111100001000000>;
P_0x9ea8775c0 .param/l "TIMEOUT_MS" 0 22 10, +C4<00000000000000000000000111110100>;
o0x9eac52500 .functor BUFZ 1, C4<z>; HiZ drive
v0x9ea9be440_0 .net "clk", 0 0, o0x9eac52500;  0 drivers
v0x9ea9be4e0_0 .var "counter", 31 0;
o0x9eac52560 .functor BUFZ 1, C4<z>; HiZ drive
v0x9ea9be580_0 .net "heartbeat", 0 0, o0x9eac52560;  0 drivers
o0x9eac52590 .functor BUFZ 1, C4<z>; HiZ drive
v0x9ea9be620_0 .net "rst", 0 0, o0x9eac52590;  0 drivers
v0x9ea9be6c0_0 .var "stall", 0 0;
E_0x9ea963a00 .event posedge, v0x9ea9be440_0;
S_0x104da3790 .scope module, "calibration_controller" "calibration_controller" 23 8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start_cal";
    .port_info 3 /INPUT 1 "valid";
    .port_info 4 /INPUT 16 "feat_x";
    .port_info 5 /INPUT 16 "feat_y";
    .port_info 6 /OUTPUT 3 "state";
    .port_info 7 /OUTPUT 16 "offset_x";
    .port_info 8 /OUTPUT 16 "offset_y";
    .port_info 9 /OUTPUT 1 "calibrated";
P_0x104da3910 .param/l "CAL_SAMPLES" 0 23 29, +C4<00000000000000000000000001000000>;
P_0x104da3950 .param/l "DOWN" 0 23 26, C4<100>;
P_0x104da3990 .param/l "IDLE" 0 23 22, C4<000>;
P_0x104da39d0 .param/l "LEFT" 0 23 23, C4<001>;
P_0x104da3a10 .param/l "RIGHT" 0 23 24, C4<010>;
P_0x104da3a50 .param/l "RUN" 0 23 27, C4<101>;
P_0x104da3a90 .param/l "UP" 0 23 25, C4<011>;
v0x9ea9be760_0 .var/s "acc_x", 31 0;
v0x9ea9be800_0 .var/s "acc_y", 31 0;
v0x9ea9be8a0_0 .var "calibrated", 0 0;
o0x9eac52740 .functor BUFZ 1, C4<z>; HiZ drive
v0x9ea9be940_0 .net "clk", 0 0, o0x9eac52740;  0 drivers
o0x9eac52770 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea9be9e0_0 .net/s "feat_x", 15 0, o0x9eac52770;  0 drivers
o0x9eac527a0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x9ea9bea80_0 .net/s "feat_y", 15 0, o0x9eac527a0;  0 drivers
v0x9ea9beb20_0 .var/s "offset_x", 15 0;
v0x9ea9bebc0_0 .var/s "offset_y", 15 0;
o0x9eac52830 .functor BUFZ 1, C4<z>; HiZ drive
v0x9ea9bec60_0 .net "rst", 0 0, o0x9eac52830;  0 drivers
v0x9ea9bed00_0 .var "sample_cnt", 7 0;
o0x9eac52890 .functor BUFZ 1, C4<z>; HiZ drive
v0x9ea9beda0_0 .net "start_cal", 0 0, o0x9eac52890;  0 drivers
v0x9ea9bee40_0 .var "state", 2 0;
o0x9eac528f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x9ea9beee0_0 .net "valid", 0 0, o0x9eac528f0;  0 drivers
E_0x9ea963a40 .event posedge, v0x9ea9be940_0;
S_0x104d9ed30 .scope module, "cursor_uart_tx" "cursor_uart_tx" 24 13;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "send";
    .port_info 3 /INPUT 2 "buttons";
    .port_info 4 /INPUT 8 "dx";
    .port_info 5 /INPUT 8 "dy";
    .port_info 6 /INPUT 8 "frame_id";
    .port_info 7 /INPUT 4 "safety_flags";
    .port_info 8 /OUTPUT 1 "tx";
    .port_info 9 /OUTPUT 1 "tx_busy";
P_0x9eb0bc080 .param/l "CLKS_PER_BIT" 0 24 14, +C4<00000000000000000000000011011001>;
P_0x9eb0bc0c0 .param/l "VERSION" 1 24 28, C4<01>;
L_0x9eac78cb8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x9ea9bf200_0 .net/2u *"_ivl_0", 1 0, L_0x9eac78cb8;  1 drivers
L_0x9eac78d00 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x9ea9bf2a0_0 .net/2u *"_ivl_4", 7 0, L_0x9eac78d00;  1 drivers
v0x9ea9bf340_0 .net *"_ivl_6", 39 0, L_0x9ea9d0b40;  1 drivers
v0x9ea9bf3e0_0 .var "bit_idx", 3 0;
o0x9eac52c80 .functor BUFZ 2, C4<zz>; HiZ drive
v0x9ea9bf480_0 .net "buttons", 1 0, o0x9eac52c80;  0 drivers
v0x9ea9bf520_0 .var "byte_idx", 2 0;
o0x9eac52ce0 .functor BUFZ 1, C4<z>; HiZ drive
v0x9ea9bf5c0_0 .net "clk", 0 0, o0x9eac52ce0;  0 drivers
v0x9ea9bf660_0 .var "clk_cnt", 15 0;
o0x9eac52d40 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x9ea9bf700_0 .net/s "dx", 7 0, o0x9eac52d40;  0 drivers
o0x9eac52d70 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x9ea9bf7a0_0 .net/s "dy", 7 0, o0x9eac52d70;  0 drivers
v0x9ea9bf840_0 .net "final_crc", 7 0, L_0x9eb124320;  1 drivers
o0x9eac52dd0 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x9ea9bf8e0_0 .net "frame_id", 7 0, o0x9eac52dd0;  0 drivers
v0x9ea9bf980 .array "packet", 5 0, 7 0;
o0x9eac52e00 .functor BUFZ 1, C4<z>; HiZ drive
v0x9ea9bfa20_0 .net "rst", 0 0, o0x9eac52e00;  0 drivers
o0x9eac52e30 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x9ea9bfac0_0 .net "safety_flags", 3 0, o0x9eac52e30;  0 drivers
o0x9eac52e60 .functor BUFZ 1, C4<z>; HiZ drive
v0x9ea9bfb60_0 .net "send", 0 0, o0x9eac52e60;  0 drivers
v0x9ea9bfc00_0 .var "sending", 0 0;
v0x9ea9bfca0_0 .var "tx", 0 0;
v0x9ea9bfd40_0 .var "tx_busy", 0 0;
v0x9ea9bfde0_0 .net "vbs", 7 0, L_0x9ea9d0aa0;  1 drivers
E_0x9ea963a80 .event posedge, v0x9ea9bf5c0_0;
L_0x9ea9d0aa0 .concat [ 4 2 2 0], o0x9eac52e30, o0x9eac52c80, L_0x9eac78cb8;
LS_0x9ea9d0b40_0_0 .concat [ 8 8 8 8], L_0x9eac78d00, o0x9eac52dd0, o0x9eac52d70, o0x9eac52d40;
LS_0x9ea9d0b40_0_4 .concat [ 8 0 0 0], L_0x9ea9d0aa0;
L_0x9ea9d0b40 .concat [ 32 8 0 0], LS_0x9ea9d0b40_0_0, LS_0x9ea9d0b40_0_4;
L_0x9eb124320 .ufunc/vec4 TD_cursor_uart_tx.crc8, 8, L_0x9ea9d0b40 (v0x9ea9bf0c0_0) S_0x9ea9aa880;
S_0x9ea9aa880 .scope function.vec4.s8, "crc8" "crc8" 24 37, 24 37 0, S_0x104d9ed30;
 .timescale 0 0;
v0x9ea9bef80_0 .var "crc", 7 0;
; Variable crc8 is vec4 return value of scope S_0x9ea9aa880
v0x9ea9bf0c0_0 .var "data", 39 0;
v0x9ea9bf160_0 .var/i "i", 31 0;
TD_cursor_uart_tx.crc8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x9ea9bef80_0, 0, 8;
    %pushi/vec4 39, 0, 32;
    %store/vec4 v0x9ea9bf160_0, 0, 32;
T_4.12 ;
    %load/vec4 v0x9ea9bf160_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_4.13, 5;
    %load/vec4 v0x9ea9bef80_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x9ea9bf0c0_0;
    %load/vec4 v0x9ea9bf160_0;
    %part/s 1;
    %xor;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.14, 4;
    %load/vec4 v0x9ea9bef80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %pushi/vec4 7, 0, 8;
    %xor;
    %store/vec4 v0x9ea9bef80_0, 0, 8;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0x9ea9bef80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x9ea9bef80_0, 0, 8;
T_4.15 ;
    %load/vec4 v0x9ea9bf160_0;
    %subi 1, 0, 32;
    %store/vec4 v0x9ea9bf160_0, 0, 32;
    %jmp T_4.12;
T_4.13 ;
    %load/vec4 v0x9ea9bef80_0;
    %ret/vec4 0, 0, 8;  Assign to crc8 (store_vec4_to_lval)
    %end;
    .scope S_0x104dad7b0;
T_5 ;
    %wait E_0x9ea962ac0;
    %load/vec4 v0x9ea917de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea917b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea917d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea980140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9800a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea980000_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea917ca0_0, 0;
    %pushi/vec4 65535, 0, 16;
    %assign/vec4 v0x9ea917c00_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x9ea917ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x9ea917ca0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x9ea917ca0_0, 0;
    %load/vec4 v0x9ea980000_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_5.6, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x9ea917f20_0;
    %pad/s 32;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x9ea917ca0_0;
    %assign/vec4 v0x9ea917c00_0, 0;
    %load/vec4 v0x9ea917b60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0x9ea917ca0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea917b60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea917ca0_0, 0;
    %load/vec4 v0x9ea917ca0_0;
    %pad/u 32;
    %cmpi/u 500, 0, 32;
    %flag_get/vec4 5;
    %jmp/0 T_5.9, 5;
    %pushi/vec4 20, 0, 32;
    %load/vec4 v0x9ea917ca0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_5.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x9ea917ca0_0;
    %pad/u 32;
    %load/vec4 v0x9ea917c00_0;
    %pad/u 32;
    %addi 20, 0, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_5.12, 5;
    %load/vec4 v0x9ea917c00_0;
    %pad/u 32;
    %subi 20, 0, 32;
    %load/vec4 v0x9ea917ca0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_5.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ea917d40_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea917d40_0, 0;
T_5.11 ;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea917d40_0, 0;
T_5.8 ;
T_5.4 ;
    %load/vec4 v0x9ea980000_0;
    %load/vec4 v0x9ea917f20_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_5.13, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x9ea917f20_0;
    %pad/s 32;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_5.13;
    %assign/vec4 v0x9ea980140_0, 0;
    %load/vec4 v0x9ea917f20_0;
    %load/vec4 v0x9ea980000_0;
    %cmp/s;
    %flag_get/vec4 5;
    %jmp/0 T_5.14, 5;
    %load/vec4 v0x9ea917f20_0;
    %pad/s 32;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %and;
T_5.14;
    %assign/vec4 v0x9ea9800a0_0, 0;
    %load/vec4 v0x9ea917f20_0;
    %assign/vec4 v0x9ea980000_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x104dad930;
T_6 ;
    %wait E_0x9ea962b40;
    %load/vec4 v0x9ea980320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9ea9801e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x9ea9803c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x9ea9801e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x9ea9801e0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x104d9c5b0;
T_7 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea980820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ea980640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea980960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x9ea980500_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9808c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea980a00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x9ea9806e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea980640_0, 0;
    %load/vec4 v0x9ea980960_0;
    %inv;
    %assign/vec4 v0x9ea980960_0, 0;
    %load/vec4 v0x9ea980960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x9ea980a00_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x9ea980780_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x9ea980a00_0, 0;
    %load/vec4 v0x9ea980500_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x9ea980500_0, 0;
    %load/vec4 v0x9ea980500_0;
    %pad/u 32;
    %cmpi/e 23, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x9ea980a00_0;
    %assign/vec4 v0x9ea9808c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ea980640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x9ea980500_0, 0;
T_7.6 ;
T_7.4 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x9ea9a9680;
T_8 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9b5220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 32767, 0, 16;
    %assign/vec4 v0x9ea9b4dc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9b4e60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9b4f00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9b4c80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9b4d20_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x9ea9b5180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x9ea9b5040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0x9ea9b50e0_0;
    %assign/vec4 v0x9ea9b4dc0_0, 0;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0x9ea9b50e0_0;
    %assign/vec4 v0x9ea9b4e60_0, 0;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0x9ea9b50e0_0;
    %assign/vec4 v0x9ea9b4f00_0, 0;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0x9ea9b50e0_0;
    %assign/vec4 v0x9ea9b4c80_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x9ea9b50e0_0;
    %assign/vec4 v0x9ea9b4d20_0, 0;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x9ea9a9680;
T_9 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9b5220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b5720_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b57c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b5900_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b59a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b5a40_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x9ea9b5680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x9ea9b52c0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9b5a40_0, 0;
    %load/vec4 v0x9ea9b5720_0;
    %assign/vec4 v0x9ea9b57c0_0, 0;
    %load/vec4 v0x9ea9b5860_0;
    %assign/vec4 v0x9ea9b5720_0, 0;
    %load/vec4 v0x9ea9b5900_0;
    %assign/vec4 v0x9ea9b59a0_0, 0;
    %load/vec4 v0x9ea9b52c0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9b5900_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x9ea988480;
T_10 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea985720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0x9ea9852c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea985360_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea985400_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea985180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea985220_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x9ea985680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x9ea985540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x9ea9855e0_0;
    %assign/vec4 v0x9ea9852c0_0, 0;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x9ea9855e0_0;
    %assign/vec4 v0x9ea985360_0, 0;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x9ea9855e0_0;
    %assign/vec4 v0x9ea985400_0, 0;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x9ea9855e0_0;
    %assign/vec4 v0x9ea985180_0, 0;
    %jmp T_10.9;
T_10.8 ;
    %load/vec4 v0x9ea9855e0_0;
    %assign/vec4 v0x9ea985220_0, 0;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x9ea988480;
T_11 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea985720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea985c20_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea985cc0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea985e00_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea985ea0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea985f40_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x9ea985b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x9ea9857c0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea985f40_0, 0;
    %load/vec4 v0x9ea985c20_0;
    %assign/vec4 v0x9ea985cc0_0, 0;
    %load/vec4 v0x9ea985d60_0;
    %assign/vec4 v0x9ea985c20_0, 0;
    %load/vec4 v0x9ea985e00_0;
    %assign/vec4 v0x9ea985ea0_0, 0;
    %load/vec4 v0x9ea9857c0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea985e00_0, 0;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x9ea988300;
T_12 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9846e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea984640_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x9ea984820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x9ea984640_0;
    %load/vec4 v0x9ea984780_0;
    %parti/s 24, 16, 6;
    %load/vec4 v0x9ea984640_0;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea984640_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x9ea988900;
T_13 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea987340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 272, 0, 16;
    %assign/vec4 v0x9ea986ee0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea986f80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea987020_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea986da0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea986e40_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x9ea9872a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x9ea987160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %jmp T_13.9;
T_13.4 ;
    %load/vec4 v0x9ea987200_0;
    %assign/vec4 v0x9ea986ee0_0, 0;
    %jmp T_13.9;
T_13.5 ;
    %load/vec4 v0x9ea987200_0;
    %assign/vec4 v0x9ea986f80_0, 0;
    %jmp T_13.9;
T_13.6 ;
    %load/vec4 v0x9ea987200_0;
    %assign/vec4 v0x9ea987020_0, 0;
    %jmp T_13.9;
T_13.7 ;
    %load/vec4 v0x9ea987200_0;
    %assign/vec4 v0x9ea986da0_0, 0;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v0x9ea987200_0;
    %assign/vec4 v0x9ea986e40_0, 0;
    %jmp T_13.9;
T_13.9 ;
    %pop/vec4 1;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x9ea988900;
T_14 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea987340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea987840_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9878e0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea987a20_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea987ac0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea987b60_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x9ea9877a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x9ea9873e0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea987b60_0, 0;
    %load/vec4 v0x9ea987840_0;
    %assign/vec4 v0x9ea9878e0_0, 0;
    %load/vec4 v0x9ea987980_0;
    %assign/vec4 v0x9ea987840_0, 0;
    %load/vec4 v0x9ea987a20_0;
    %assign/vec4 v0x9ea987ac0_0, 0;
    %load/vec4 v0x9ea9873e0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea987a20_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x9ea988780;
T_15 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea986300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea986260_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x9ea986440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x9ea986260_0;
    %load/vec4 v0x9ea9863a0_0;
    %parti/s 24, 16, 6;
    %load/vec4 v0x9ea986260_0;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea986260_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x9ea988d80;
T_16 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea98cfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 288, 0, 16;
    %assign/vec4 v0x9ea98cb40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea98cbe0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea98cc80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea98ca00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea98caa0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x9ea98cf00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x9ea98cdc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %jmp T_16.9;
T_16.4 ;
    %load/vec4 v0x9ea98ce60_0;
    %assign/vec4 v0x9ea98cb40_0, 0;
    %jmp T_16.9;
T_16.5 ;
    %load/vec4 v0x9ea98ce60_0;
    %assign/vec4 v0x9ea98cbe0_0, 0;
    %jmp T_16.9;
T_16.6 ;
    %load/vec4 v0x9ea98ce60_0;
    %assign/vec4 v0x9ea98cc80_0, 0;
    %jmp T_16.9;
T_16.7 ;
    %load/vec4 v0x9ea98ce60_0;
    %assign/vec4 v0x9ea98ca00_0, 0;
    %jmp T_16.9;
T_16.8 ;
    %load/vec4 v0x9ea98ce60_0;
    %assign/vec4 v0x9ea98caa0_0, 0;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x9ea988d80;
T_17 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea98cfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea98d4a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea98d540_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea98d680_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea98d720_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea98d7c0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x9ea98d400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x9ea98d040_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea98d7c0_0, 0;
    %load/vec4 v0x9ea98d4a0_0;
    %assign/vec4 v0x9ea98d540_0, 0;
    %load/vec4 v0x9ea98d5e0_0;
    %assign/vec4 v0x9ea98d4a0_0, 0;
    %load/vec4 v0x9ea98d680_0;
    %assign/vec4 v0x9ea98d720_0, 0;
    %load/vec4 v0x9ea98d040_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea98d680_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x9ea988c00;
T_18 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea987f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea987e80_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x9ea98c0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x9ea987e80_0;
    %load/vec4 v0x9ea98c000_0;
    %parti/s 24, 16, 6;
    %load/vec4 v0x9ea987e80_0;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea987e80_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x9ea989200;
T_19 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea98ebc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 304, 0, 16;
    %assign/vec4 v0x9ea98e760_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea98e800_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea98e8a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea98e620_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea98e6c0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x9ea98eb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x9ea98e9e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %jmp T_19.9;
T_19.4 ;
    %load/vec4 v0x9ea98ea80_0;
    %assign/vec4 v0x9ea98e760_0, 0;
    %jmp T_19.9;
T_19.5 ;
    %load/vec4 v0x9ea98ea80_0;
    %assign/vec4 v0x9ea98e800_0, 0;
    %jmp T_19.9;
T_19.6 ;
    %load/vec4 v0x9ea98ea80_0;
    %assign/vec4 v0x9ea98e8a0_0, 0;
    %jmp T_19.9;
T_19.7 ;
    %load/vec4 v0x9ea98ea80_0;
    %assign/vec4 v0x9ea98e620_0, 0;
    %jmp T_19.9;
T_19.8 ;
    %load/vec4 v0x9ea98ea80_0;
    %assign/vec4 v0x9ea98e6c0_0, 0;
    %jmp T_19.9;
T_19.9 ;
    %pop/vec4 1;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x9ea989200;
T_20 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea98ebc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea98f0c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea98f160_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea98f2a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea98f340_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea98f3e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x9ea98f020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x9ea98ec60_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea98f3e0_0, 0;
    %load/vec4 v0x9ea98f0c0_0;
    %assign/vec4 v0x9ea98f160_0, 0;
    %load/vec4 v0x9ea98f200_0;
    %assign/vec4 v0x9ea98f0c0_0, 0;
    %load/vec4 v0x9ea98f2a0_0;
    %assign/vec4 v0x9ea98f340_0, 0;
    %load/vec4 v0x9ea98ec60_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea98f2a0_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x9ea989080;
T_21 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea98db80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea98dae0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x9ea98dcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x9ea98dae0_0;
    %load/vec4 v0x9ea98dc20_0;
    %parti/s 24, 16, 6;
    %load/vec4 v0x9ea98dae0_0;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea98dae0_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x9ea989680;
T_22 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea990820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 320, 0, 16;
    %assign/vec4 v0x9ea9903c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea990460_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea990500_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea990280_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea990320_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x9ea990780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x9ea990640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %jmp T_22.9;
T_22.4 ;
    %load/vec4 v0x9ea9906e0_0;
    %assign/vec4 v0x9ea9903c0_0, 0;
    %jmp T_22.9;
T_22.5 ;
    %load/vec4 v0x9ea9906e0_0;
    %assign/vec4 v0x9ea990460_0, 0;
    %jmp T_22.9;
T_22.6 ;
    %load/vec4 v0x9ea9906e0_0;
    %assign/vec4 v0x9ea990500_0, 0;
    %jmp T_22.9;
T_22.7 ;
    %load/vec4 v0x9ea9906e0_0;
    %assign/vec4 v0x9ea990280_0, 0;
    %jmp T_22.9;
T_22.8 ;
    %load/vec4 v0x9ea9906e0_0;
    %assign/vec4 v0x9ea990320_0, 0;
    %jmp T_22.9;
T_22.9 ;
    %pop/vec4 1;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x9ea989680;
T_23 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea990820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea990d20_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea990dc0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea990f00_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea990fa0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea991040_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x9ea990c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x9ea9908c0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea991040_0, 0;
    %load/vec4 v0x9ea990d20_0;
    %assign/vec4 v0x9ea990dc0_0, 0;
    %load/vec4 v0x9ea990e60_0;
    %assign/vec4 v0x9ea990d20_0, 0;
    %load/vec4 v0x9ea990f00_0;
    %assign/vec4 v0x9ea990fa0_0, 0;
    %load/vec4 v0x9ea9908c0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea990f00_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x9ea989500;
T_24 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea98f7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea98f700_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x9ea98f8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x9ea98f700_0;
    %load/vec4 v0x9ea98f840_0;
    %parti/s 24, 16, 6;
    %load/vec4 v0x9ea98f700_0;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea98f700_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x9ea989b00;
T_25 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea992440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 336, 0, 16;
    %assign/vec4 v0x9ea991fe0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea992080_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea992120_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea991ea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea991f40_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x9ea9923a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x9ea992260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %jmp T_25.9;
T_25.4 ;
    %load/vec4 v0x9ea992300_0;
    %assign/vec4 v0x9ea991fe0_0, 0;
    %jmp T_25.9;
T_25.5 ;
    %load/vec4 v0x9ea992300_0;
    %assign/vec4 v0x9ea992080_0, 0;
    %jmp T_25.9;
T_25.6 ;
    %load/vec4 v0x9ea992300_0;
    %assign/vec4 v0x9ea992120_0, 0;
    %jmp T_25.9;
T_25.7 ;
    %load/vec4 v0x9ea992300_0;
    %assign/vec4 v0x9ea991ea0_0, 0;
    %jmp T_25.9;
T_25.8 ;
    %load/vec4 v0x9ea992300_0;
    %assign/vec4 v0x9ea991f40_0, 0;
    %jmp T_25.9;
T_25.9 ;
    %pop/vec4 1;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x9ea989b00;
T_26 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea992440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea992940_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9929e0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea992b20_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea992bc0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea992c60_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x9ea9928a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x9ea9924e0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea992c60_0, 0;
    %load/vec4 v0x9ea992940_0;
    %assign/vec4 v0x9ea9929e0_0, 0;
    %load/vec4 v0x9ea992a80_0;
    %assign/vec4 v0x9ea992940_0, 0;
    %load/vec4 v0x9ea992b20_0;
    %assign/vec4 v0x9ea992bc0_0, 0;
    %load/vec4 v0x9ea9924e0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea992b20_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x9ea989980;
T_27 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea991400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea991360_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x9ea991540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0x9ea991360_0;
    %load/vec4 v0x9ea9914a0_0;
    %parti/s 24, 16, 6;
    %load/vec4 v0x9ea991360_0;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea991360_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x9ea989f80;
T_28 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9940a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 352, 0, 16;
    %assign/vec4 v0x9ea993c00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea993ca0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea993d40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea993ac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea993b60_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x9ea994000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x9ea993e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.8, 6;
    %jmp T_28.9;
T_28.4 ;
    %load/vec4 v0x9ea993f20_0;
    %assign/vec4 v0x9ea993c00_0, 0;
    %jmp T_28.9;
T_28.5 ;
    %load/vec4 v0x9ea993f20_0;
    %assign/vec4 v0x9ea993ca0_0, 0;
    %jmp T_28.9;
T_28.6 ;
    %load/vec4 v0x9ea993f20_0;
    %assign/vec4 v0x9ea993d40_0, 0;
    %jmp T_28.9;
T_28.7 ;
    %load/vec4 v0x9ea993f20_0;
    %assign/vec4 v0x9ea993ac0_0, 0;
    %jmp T_28.9;
T_28.8 ;
    %load/vec4 v0x9ea993f20_0;
    %assign/vec4 v0x9ea993b60_0, 0;
    %jmp T_28.9;
T_28.9 ;
    %pop/vec4 1;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x9ea989f80;
T_29 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9940a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9945a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea994640_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea994780_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea994820_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9948c0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x9ea994500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x9ea994140_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9948c0_0, 0;
    %load/vec4 v0x9ea9945a0_0;
    %assign/vec4 v0x9ea994640_0, 0;
    %load/vec4 v0x9ea9946e0_0;
    %assign/vec4 v0x9ea9945a0_0, 0;
    %load/vec4 v0x9ea994780_0;
    %assign/vec4 v0x9ea994820_0, 0;
    %load/vec4 v0x9ea994140_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea994780_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x9ea989e00;
T_30 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea993020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea992f80_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x9ea993160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0x9ea992f80_0;
    %load/vec4 v0x9ea9930c0_0;
    %parti/s 24, 16, 6;
    %load/vec4 v0x9ea992f80_0;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea992f80_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x9ea98a400;
T_31 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea995cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 368, 0, 16;
    %assign/vec4 v0x9ea995860_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea995900_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9959a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea995720_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9957c0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x9ea995c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0x9ea995ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_31.8, 6;
    %jmp T_31.9;
T_31.4 ;
    %load/vec4 v0x9ea995b80_0;
    %assign/vec4 v0x9ea995860_0, 0;
    %jmp T_31.9;
T_31.5 ;
    %load/vec4 v0x9ea995b80_0;
    %assign/vec4 v0x9ea995900_0, 0;
    %jmp T_31.9;
T_31.6 ;
    %load/vec4 v0x9ea995b80_0;
    %assign/vec4 v0x9ea9959a0_0, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x9ea995b80_0;
    %assign/vec4 v0x9ea995720_0, 0;
    %jmp T_31.9;
T_31.8 ;
    %load/vec4 v0x9ea995b80_0;
    %assign/vec4 v0x9ea9957c0_0, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x9ea98a400;
T_32 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea995cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9961c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea996260_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9963a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea996440_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9964e0_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x9ea996120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0x9ea995d60_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9964e0_0, 0;
    %load/vec4 v0x9ea9961c0_0;
    %assign/vec4 v0x9ea996260_0, 0;
    %load/vec4 v0x9ea996300_0;
    %assign/vec4 v0x9ea9961c0_0, 0;
    %load/vec4 v0x9ea9963a0_0;
    %assign/vec4 v0x9ea996440_0, 0;
    %load/vec4 v0x9ea995d60_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9963a0_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x9ea98a280;
T_33 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea994c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea994be0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x9ea994dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0x9ea994be0_0;
    %load/vec4 v0x9ea994d20_0;
    %parti/s 24, 16, 6;
    %load/vec4 v0x9ea994be0_0;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea994be0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x9ea98a880;
T_34 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9978e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 384, 0, 16;
    %assign/vec4 v0x9ea997480_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea997520_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9975c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea997340_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9973e0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x9ea997840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x9ea997700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %jmp T_34.9;
T_34.4 ;
    %load/vec4 v0x9ea9977a0_0;
    %assign/vec4 v0x9ea997480_0, 0;
    %jmp T_34.9;
T_34.5 ;
    %load/vec4 v0x9ea9977a0_0;
    %assign/vec4 v0x9ea997520_0, 0;
    %jmp T_34.9;
T_34.6 ;
    %load/vec4 v0x9ea9977a0_0;
    %assign/vec4 v0x9ea9975c0_0, 0;
    %jmp T_34.9;
T_34.7 ;
    %load/vec4 v0x9ea9977a0_0;
    %assign/vec4 v0x9ea997340_0, 0;
    %jmp T_34.9;
T_34.8 ;
    %load/vec4 v0x9ea9977a0_0;
    %assign/vec4 v0x9ea9973e0_0, 0;
    %jmp T_34.9;
T_34.9 ;
    %pop/vec4 1;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x9ea98a880;
T_35 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9978e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea997de0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea997e80_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a0000_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a00a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a0140_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x9ea997d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %load/vec4 v0x9ea997980_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9a0140_0, 0;
    %load/vec4 v0x9ea997de0_0;
    %assign/vec4 v0x9ea997e80_0, 0;
    %load/vec4 v0x9ea997f20_0;
    %assign/vec4 v0x9ea997de0_0, 0;
    %load/vec4 v0x9ea9a0000_0;
    %assign/vec4 v0x9ea9a00a0_0, 0;
    %load/vec4 v0x9ea997980_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9a0000_0, 0;
T_35.2 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x9ea98a700;
T_36 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9968a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea996800_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x9ea9969e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x9ea996800_0;
    %load/vec4 v0x9ea996940_0;
    %parti/s 24, 16, 6;
    %load/vec4 v0x9ea996800_0;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea996800_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x9ea98ad00;
T_37 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9a1540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 400, 0, 16;
    %assign/vec4 v0x9ea9a10e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9a1180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9a1220_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9a0fa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9a1040_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x9ea9a14a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v0x9ea9a1360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_37.8, 6;
    %jmp T_37.9;
T_37.4 ;
    %load/vec4 v0x9ea9a1400_0;
    %assign/vec4 v0x9ea9a10e0_0, 0;
    %jmp T_37.9;
T_37.5 ;
    %load/vec4 v0x9ea9a1400_0;
    %assign/vec4 v0x9ea9a1180_0, 0;
    %jmp T_37.9;
T_37.6 ;
    %load/vec4 v0x9ea9a1400_0;
    %assign/vec4 v0x9ea9a1220_0, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x9ea9a1400_0;
    %assign/vec4 v0x9ea9a0fa0_0, 0;
    %jmp T_37.9;
T_37.8 ;
    %load/vec4 v0x9ea9a1400_0;
    %assign/vec4 v0x9ea9a1040_0, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x9ea98ad00;
T_38 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9a1540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a1a40_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a1ae0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a1c20_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a1cc0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a1d60_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x9ea9a19a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x9ea9a15e0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9a1d60_0, 0;
    %load/vec4 v0x9ea9a1a40_0;
    %assign/vec4 v0x9ea9a1ae0_0, 0;
    %load/vec4 v0x9ea9a1b80_0;
    %assign/vec4 v0x9ea9a1a40_0, 0;
    %load/vec4 v0x9ea9a1c20_0;
    %assign/vec4 v0x9ea9a1cc0_0, 0;
    %load/vec4 v0x9ea9a15e0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9a1c20_0, 0;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x9ea98ab80;
T_39 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9a0500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a0460_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x9ea9a0640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v0x9ea9a0460_0;
    %load/vec4 v0x9ea9a05a0_0;
    %parti/s 24, 16, 6;
    %load/vec4 v0x9ea9a0460_0;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea9a0460_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x9ea98b180;
T_40 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9a3160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 416, 0, 16;
    %assign/vec4 v0x9ea9a2d00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9a2da0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9a2e40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9a2bc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9a2c60_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x9ea9a30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %load/vec4 v0x9ea9a2f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %jmp T_40.9;
T_40.4 ;
    %load/vec4 v0x9ea9a3020_0;
    %assign/vec4 v0x9ea9a2d00_0, 0;
    %jmp T_40.9;
T_40.5 ;
    %load/vec4 v0x9ea9a3020_0;
    %assign/vec4 v0x9ea9a2da0_0, 0;
    %jmp T_40.9;
T_40.6 ;
    %load/vec4 v0x9ea9a3020_0;
    %assign/vec4 v0x9ea9a2e40_0, 0;
    %jmp T_40.9;
T_40.7 ;
    %load/vec4 v0x9ea9a3020_0;
    %assign/vec4 v0x9ea9a2bc0_0, 0;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0x9ea9a3020_0;
    %assign/vec4 v0x9ea9a2c60_0, 0;
    %jmp T_40.9;
T_40.9 ;
    %pop/vec4 1;
T_40.2 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x9ea98b180;
T_41 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9a3160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a3660_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a3700_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a3840_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a38e0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a3980_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x9ea9a35c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x9ea9a3200_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9a3980_0, 0;
    %load/vec4 v0x9ea9a3660_0;
    %assign/vec4 v0x9ea9a3700_0, 0;
    %load/vec4 v0x9ea9a37a0_0;
    %assign/vec4 v0x9ea9a3660_0, 0;
    %load/vec4 v0x9ea9a3840_0;
    %assign/vec4 v0x9ea9a38e0_0, 0;
    %load/vec4 v0x9ea9a3200_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9a3840_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x9ea98b000;
T_42 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9a2120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a2080_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x9ea9a2260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v0x9ea9a2080_0;
    %load/vec4 v0x9ea9a21c0_0;
    %parti/s 24, 16, 6;
    %load/vec4 v0x9ea9a2080_0;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea9a2080_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x9ea98b600;
T_43 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9a4dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 432, 0, 16;
    %assign/vec4 v0x9ea9a4960_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9a4a00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9a4aa0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9a4820_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9a48c0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x9ea9a4d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x9ea9a4be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %jmp T_43.9;
T_43.4 ;
    %load/vec4 v0x9ea9a4c80_0;
    %assign/vec4 v0x9ea9a4960_0, 0;
    %jmp T_43.9;
T_43.5 ;
    %load/vec4 v0x9ea9a4c80_0;
    %assign/vec4 v0x9ea9a4a00_0, 0;
    %jmp T_43.9;
T_43.6 ;
    %load/vec4 v0x9ea9a4c80_0;
    %assign/vec4 v0x9ea9a4aa0_0, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x9ea9a4c80_0;
    %assign/vec4 v0x9ea9a4820_0, 0;
    %jmp T_43.9;
T_43.8 ;
    %load/vec4 v0x9ea9a4c80_0;
    %assign/vec4 v0x9ea9a48c0_0, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
T_43.2 ;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x9ea98b600;
T_44 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9a4dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a52c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a5360_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a54a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a5540_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a55e0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x9ea9a5220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x9ea9a4e60_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9a55e0_0, 0;
    %load/vec4 v0x9ea9a52c0_0;
    %assign/vec4 v0x9ea9a5360_0, 0;
    %load/vec4 v0x9ea9a5400_0;
    %assign/vec4 v0x9ea9a52c0_0, 0;
    %load/vec4 v0x9ea9a54a0_0;
    %assign/vec4 v0x9ea9a5540_0, 0;
    %load/vec4 v0x9ea9a4e60_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9a54a0_0, 0;
T_44.2 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x9ea98b480;
T_45 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9a3d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a3ca0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x9ea9a3e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x9ea9a3ca0_0;
    %load/vec4 v0x9ea9a3de0_0;
    %parti/s 24, 16, 6;
    %load/vec4 v0x9ea9a3ca0_0;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea9a3ca0_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x9ea98ba80;
T_46 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9a69e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 448, 0, 16;
    %assign/vec4 v0x9ea9a6580_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9a6620_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9a66c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9a6440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9a64e0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x9ea9a6940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %load/vec4 v0x9ea9a6800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_46.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_46.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_46.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_46.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_46.8, 6;
    %jmp T_46.9;
T_46.4 ;
    %load/vec4 v0x9ea9a68a0_0;
    %assign/vec4 v0x9ea9a6580_0, 0;
    %jmp T_46.9;
T_46.5 ;
    %load/vec4 v0x9ea9a68a0_0;
    %assign/vec4 v0x9ea9a6620_0, 0;
    %jmp T_46.9;
T_46.6 ;
    %load/vec4 v0x9ea9a68a0_0;
    %assign/vec4 v0x9ea9a66c0_0, 0;
    %jmp T_46.9;
T_46.7 ;
    %load/vec4 v0x9ea9a68a0_0;
    %assign/vec4 v0x9ea9a6440_0, 0;
    %jmp T_46.9;
T_46.8 ;
    %load/vec4 v0x9ea9a68a0_0;
    %assign/vec4 v0x9ea9a64e0_0, 0;
    %jmp T_46.9;
T_46.9 ;
    %pop/vec4 1;
T_46.2 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x9ea98ba80;
T_47 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9a69e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a6ee0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a6f80_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a70c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a7160_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a7200_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x9ea9a6e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v0x9ea9a6a80_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9a7200_0, 0;
    %load/vec4 v0x9ea9a6ee0_0;
    %assign/vec4 v0x9ea9a6f80_0, 0;
    %load/vec4 v0x9ea9a7020_0;
    %assign/vec4 v0x9ea9a6ee0_0, 0;
    %load/vec4 v0x9ea9a70c0_0;
    %assign/vec4 v0x9ea9a7160_0, 0;
    %load/vec4 v0x9ea9a6a80_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9a70c0_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x9ea98b900;
T_48 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9a59a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a5900_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x9ea9a5ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x9ea9a5900_0;
    %load/vec4 v0x9ea9a5a40_0;
    %parti/s 24, 16, 6;
    %load/vec4 v0x9ea9a5900_0;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea9a5900_0, 0;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x9ea9a8000;
T_49 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9ac640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 464, 0, 16;
    %assign/vec4 v0x9ea9ac1e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9ac280_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9ac320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9ac0a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9ac140_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x9ea9ac5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v0x9ea9ac460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_49.8, 6;
    %jmp T_49.9;
T_49.4 ;
    %load/vec4 v0x9ea9ac500_0;
    %assign/vec4 v0x9ea9ac1e0_0, 0;
    %jmp T_49.9;
T_49.5 ;
    %load/vec4 v0x9ea9ac500_0;
    %assign/vec4 v0x9ea9ac280_0, 0;
    %jmp T_49.9;
T_49.6 ;
    %load/vec4 v0x9ea9ac500_0;
    %assign/vec4 v0x9ea9ac320_0, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x9ea9ac500_0;
    %assign/vec4 v0x9ea9ac0a0_0, 0;
    %jmp T_49.9;
T_49.8 ;
    %load/vec4 v0x9ea9ac500_0;
    %assign/vec4 v0x9ea9ac140_0, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
T_49.2 ;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x9ea9a8000;
T_50 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9ac640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9acb40_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9acbe0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9acd20_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9acdc0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9ace60_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x9ea9acaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %load/vec4 v0x9ea9ac6e0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9ace60_0, 0;
    %load/vec4 v0x9ea9acb40_0;
    %assign/vec4 v0x9ea9acbe0_0, 0;
    %load/vec4 v0x9ea9acc80_0;
    %assign/vec4 v0x9ea9acb40_0, 0;
    %load/vec4 v0x9ea9acd20_0;
    %assign/vec4 v0x9ea9acdc0_0, 0;
    %load/vec4 v0x9ea9ac6e0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9acd20_0, 0;
T_50.2 ;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x9ea98bd80;
T_51 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9a75c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9a7520_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x9ea9a7700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %load/vec4 v0x9ea9a7520_0;
    %load/vec4 v0x9ea9a7660_0;
    %parti/s 24, 16, 6;
    %load/vec4 v0x9ea9a7520_0;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea9a7520_0, 0;
T_51.2 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x9ea9a8480;
T_52 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9ae260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 480, 0, 16;
    %assign/vec4 v0x9ea9ade00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9adea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9adf40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9adcc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9add60_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x9ea9ae1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v0x9ea9ae080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_52.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_52.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_52.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_52.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_52.8, 6;
    %jmp T_52.9;
T_52.4 ;
    %load/vec4 v0x9ea9ae120_0;
    %assign/vec4 v0x9ea9ade00_0, 0;
    %jmp T_52.9;
T_52.5 ;
    %load/vec4 v0x9ea9ae120_0;
    %assign/vec4 v0x9ea9adea0_0, 0;
    %jmp T_52.9;
T_52.6 ;
    %load/vec4 v0x9ea9ae120_0;
    %assign/vec4 v0x9ea9adf40_0, 0;
    %jmp T_52.9;
T_52.7 ;
    %load/vec4 v0x9ea9ae120_0;
    %assign/vec4 v0x9ea9adcc0_0, 0;
    %jmp T_52.9;
T_52.8 ;
    %load/vec4 v0x9ea9ae120_0;
    %assign/vec4 v0x9ea9add60_0, 0;
    %jmp T_52.9;
T_52.9 ;
    %pop/vec4 1;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x9ea9a8480;
T_53 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9ae260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9ae760_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9ae800_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9ae940_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9ae9e0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9aea80_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x9ea9ae6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %load/vec4 v0x9ea9ae300_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9aea80_0, 0;
    %load/vec4 v0x9ea9ae760_0;
    %assign/vec4 v0x9ea9ae800_0, 0;
    %load/vec4 v0x9ea9ae8a0_0;
    %assign/vec4 v0x9ea9ae760_0, 0;
    %load/vec4 v0x9ea9ae940_0;
    %assign/vec4 v0x9ea9ae9e0_0, 0;
    %load/vec4 v0x9ea9ae300_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9ae940_0, 0;
T_53.2 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x9ea9a8300;
T_54 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9ad220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9ad180_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x9ea9ad360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x9ea9ad180_0;
    %load/vec4 v0x9ea9ad2c0_0;
    %parti/s 24, 16, 6;
    %load/vec4 v0x9ea9ad180_0;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea9ad180_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x9ea9a8900;
T_55 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9afe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 496, 0, 16;
    %assign/vec4 v0x9ea9afa20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9afac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9afb60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9af8e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9af980_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x9ea9afde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.2, 8;
    %load/vec4 v0x9ea9afca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_55.8, 6;
    %jmp T_55.9;
T_55.4 ;
    %load/vec4 v0x9ea9afd40_0;
    %assign/vec4 v0x9ea9afa20_0, 0;
    %jmp T_55.9;
T_55.5 ;
    %load/vec4 v0x9ea9afd40_0;
    %assign/vec4 v0x9ea9afac0_0, 0;
    %jmp T_55.9;
T_55.6 ;
    %load/vec4 v0x9ea9afd40_0;
    %assign/vec4 v0x9ea9afb60_0, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x9ea9afd40_0;
    %assign/vec4 v0x9ea9af8e0_0, 0;
    %jmp T_55.9;
T_55.8 ;
    %load/vec4 v0x9ea9afd40_0;
    %assign/vec4 v0x9ea9af980_0, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
T_55.2 ;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x9ea9a8900;
T_56 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9afe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b03c0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b0460_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b05a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b0640_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b06e0_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x9ea9b0320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %load/vec4 v0x9ea9aff20_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9b06e0_0, 0;
    %load/vec4 v0x9ea9b03c0_0;
    %assign/vec4 v0x9ea9b0460_0, 0;
    %load/vec4 v0x9ea9b0500_0;
    %assign/vec4 v0x9ea9b03c0_0, 0;
    %load/vec4 v0x9ea9b05a0_0;
    %assign/vec4 v0x9ea9b0640_0, 0;
    %load/vec4 v0x9ea9aff20_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 24;
    %assign/vec4 v0x9ea9b05a0_0, 0;
T_56.2 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x9ea9a8780;
T_57 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9aee40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9aeda0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x9ea9aef80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v0x9ea9aeda0_0;
    %load/vec4 v0x9ea9aeee0_0;
    %parti/s 24, 16, 6;
    %load/vec4 v0x9ea9aeda0_0;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea9aeda0_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x104da4090;
T_58 ;
    %fork t_1, S_0x104da2520;
    %jmp t_0;
    .scope S_0x104da2520;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9ea981040_0, 0, 32;
T_58.0 ;
    %load/vec4 v0x9ea981040_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_58.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x9ea981040_0;
    %store/vec4a v0x9ea9814a0, 4, 0;
    %load/vec4 v0x9ea981040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9ea981040_0, 0, 32;
    %jmp T_58.0;
T_58.1 ;
    %end;
    .scope S_0x104da4090;
t_0 %join;
    %end;
    .thread T_58;
    .scope S_0x104da4090;
T_59 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9810e0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x9ea9814a0, 4;
    %assign/vec4 v0x9ea981360_0, 0;
    %jmp T_59;
    .thread T_59;
    .scope S_0x104da4090;
T_60 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea981540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x9ea9812c0_0;
    %load/vec4 v0x9ea981180_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9814a0, 0, 4;
T_60.0 ;
    %load/vec4 v0x9ea981180_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x9ea9814a0, 4;
    %assign/vec4 v0x9ea981400_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_0x104d98e30;
T_61 ;
    %pushi/vec4 200000000, 0, 32;
    %store/vec4 v0x9ea983480_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x9ea982ee0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x9ea982c60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9ea982f80_0, 0, 1;
    %end;
    .thread T_61, $init;
    .scope S_0x104d98e30;
T_62 ;
    %wait E_0x9ea962cc0;
    %load/vec4 v0x9ea983980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 200000000, 0, 32;
    %assign/vec4 v0x9ea983480_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9ea982ee0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x9ea982c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea982f80_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x9ea9838e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v0x9ea983700_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 10;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %jmp T_62.8;
T_62.4 ;
    %load/vec4 v0x9ea9837a0_0;
    %assign/vec4 v0x9ea983480_0, 0;
    %jmp T_62.8;
T_62.5 ;
    %load/vec4 v0x9ea9837a0_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x9ea982ee0_0, 0;
    %jmp T_62.8;
T_62.6 ;
    %load/vec4 v0x9ea9837a0_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x9ea982c60_0, 0;
    %jmp T_62.8;
T_62.7 ;
    %load/vec4 v0x9ea9837a0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x9ea982f80_0, 0;
    %jmp T_62.8;
T_62.8 ;
    %pop/vec4 1;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x104d98e30;
T_63 ;
    %wait E_0x9ea962d00;
    %load/vec4 v0x9ea983b60_0;
    %store/vec4 v0x9ea9828a0_0, 0, 10;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x104d98e30;
T_64 ;
    %wait E_0x9ea962cc0;
    %load/vec4 v0x9ea983980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %fork t_3, S_0x104da3f10;
    %jmp t_2;
    .scope S_0x104da3f10;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9ea980fa0_0, 0, 32;
T_64.2 ;
    %load/vec4 v0x9ea980fa0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_64.3, 5;
    %pushi/vec4 0, 0, 24;
    %ix/getv/s 3, v0x9ea980fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea983d40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x9ea980fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea983e80, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x9ea980fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea983340, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x9ea980fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea982e40, 0, 4;
    %load/vec4 v0x9ea980fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9ea980fa0_0, 0, 32;
    %jmp T_64.2;
T_64.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x9ea983ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x9ea9835c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea983c00_0, 0;
    %end;
    .scope S_0x104d98e30;
t_2 %join;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0x9ea983ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_64.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_64.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_64.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_64.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_64.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_64.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x9ea983ac0_0, 0;
    %jmp T_64.14;
T_64.4 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x9ea983ac0_0, 0;
    %jmp T_64.14;
T_64.5 ;
    %load/vec4 v0x9ea982800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.15, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x9ea983ac0_0, 0;
T_64.15 ;
    %jmp T_64.14;
T_64.6 ;
    %load/vec4 v0x9ea983de0_0;
    %pad/s 32;
    %load/vec4 v0x9ea982b20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x9ea983d40, 4;
    %pad/s 32;
    %sub;
    %load/vec4 v0x9ea982b20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x9ea983e80, 4;
    %muli 32440, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %add;
    %load/vec4 v0x9ea982b20_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea983e80, 0, 4;
    %load/vec4 v0x9ea983de0_0;
    %load/vec4 v0x9ea982b20_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea983d40, 0, 4;
    %load/vec4 v0x9ea9835c0_0;
    %load/vec4 v0x9ea9835c0_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %sub;
    %load/vec4 v0x9ea983a20_0;
    %pad/u 32;
    %load/vec4 v0x9ea983a20_0;
    %pad/u 32;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea9835c0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x9ea983ac0_0, 0;
    %jmp T_64.14;
T_64.7 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x9ea983ac0_0, 0;
    %jmp T_64.14;
T_64.8 ;
    %load/vec4 v0x9ea983a20_0;
    %load/vec4 v0x9ea982760_0;
    %sub;
    %load/vec4 v0x9ea982b20_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea982e40, 0, 4;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x9ea983ac0_0, 0;
    %jmp T_64.14;
T_64.9 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x9ea983ac0_0, 0;
    %jmp T_64.14;
T_64.10 ;
    %load/vec4 v0x9ea982b20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x9ea983340, 4;
    %pad/s 32;
    %load/vec4 v0x9ea983020_0;
    %ix/getv 4, v0x9ea983200_0;
    %shiftr/s 4;
    %add;
    %load/vec4 v0x9ea982b20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x9ea983340, 4;
    %pad/s 32;
    %ix/getv 4, v0x9ea982c60_0;
    %shiftr/s 4;
    %sub;
    %store/vec4 v0x9ea981680_0, 0, 32;
    %callf/vec4 TD_boreal_v3_tb.uut.core.sat16, S_0x104da26a0;
    %load/vec4 v0x9ea982b20_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea983340, 0, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x9ea983ac0_0, 0;
    %jmp T_64.14;
T_64.11 ;
    %load/vec4 v0x9ea982a80_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_64.21, 11;
    %load/vec4 v0x9ea982f80_0;
    %nor/r;
    %and;
T_64.21;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_64.20, 10;
    %load/vec4 v0x9ea983160_0;
    %nor/r;
    %and;
T_64.20;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_64.19, 9;
    %load/vec4 v0x9ea9829e0_0;
    %nor/r;
    %and;
T_64.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.17, 8;
    %load/vec4 v0x9ea983b60_0;
    %assign/vec4 v0x9ea982940_0, 0;
    %load/vec4 v0x9ea9832a0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x9ea983ca0_0;
    %pad/s 32;
    %load/vec4 v0x9ea9830c0_0;
    %ix/getv 4, v0x9ea983200_0;
    %shiftr/s 4;
    %add;
    %store/vec4 v0x9ea981680_0, 0, 32;
    %callf/vec4 TD_boreal_v3_tb.uut.core.sat16, S_0x104da26a0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x9ea982da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ea983c00_0, 0;
T_64.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x9ea983ac0_0, 0;
    %jmp T_64.14;
T_64.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea983c00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x9ea983ac0_0, 0;
    %jmp T_64.14;
T_64.14 ;
    %pop/vec4 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x104d98e30;
T_65 ;
    %wait E_0x9ea962c00;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9ea983340, 4;
    %assign/vec4 v0x9ea9833e0_0, 0;
    %jmp T_65;
    .thread T_65;
    .scope S_0x104d98e30;
T_66 ;
    %wait E_0x9ea962c80;
    %load/vec4 v0x9ea983700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_66.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_66.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_66.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_66.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9ea983840_0, 0, 32;
    %jmp T_66.5;
T_66.0 ;
    %pushi/vec4 0, 0, 30;
    %load/vec4 v0x9ea982f80_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 1;
    %store/vec4 v0x9ea983840_0, 0, 32;
    %jmp T_66.5;
T_66.1 ;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x9ea9829e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x9ea983160_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x9ea983520_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9ea983840_0, 0, 32;
    %jmp T_66.5;
T_66.2 ;
    %load/vec4 v0x9ea983480_0;
    %store/vec4 v0x9ea983840_0, 0, 32;
    %jmp T_66.5;
T_66.3 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9ea983340, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9ea983840_0, 0, 32;
    %jmp T_66.5;
T_66.5 ;
    %pop/vec4 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x9ea9a9380;
T_67 ;
    %wait E_0x9ea962c00;
    %fork t_5, S_0x9ea9a9500;
    %jmp t_4;
    .scope S_0x9ea9a9500;
t_5 ;
    %load/vec4 v0x9ea9b3f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9ea9b4140_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9ea9b3a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9b3c00_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x9ea9b3d40_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9ea9b3700_0, 0, 32;
T_67.2 ;
    %load/vec4 v0x9ea9b3700_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_67.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x9ea9b3700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b3e80, 0, 4;
    %pushi/vec4 268435456, 0, 48;
    %ix/getv/s 3, v0x9ea9b3700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b4280, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x9ea9b3700_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b43c0, 0, 4;
    %load/vec4 v0x9ea9b3700_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9ea9b3700_0, 0, 32;
    %jmp T_67.2;
T_67.3 ;
    %jmp T_67.1;
T_67.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9b3c00_0, 0;
    %load/vec4 v0x9ea9b4140_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_67.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_67.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_67.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_67.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_67.8, 6;
    %jmp T_67.9;
T_67.4 ;
    %load/vec4 v0x9ea9b41e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.10, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x9ea9b4140_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9ea9b3a20_0, 0;
T_67.10 ;
    %jmp T_67.9;
T_67.5 ;
    %load/vec4 v0x9ea9b4320_0;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x9ea9b3a20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x9ea9b3e80, 4;
    %sub;
    %assign/vec4 v0x9ea9b3b60_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x9ea9b4140_0, 0;
    %jmp T_67.9;
T_67.6 ;
    %load/vec4 v0x9ea9b3b60_0;
    %pad/s 48;
    %load/vec4 v0x9ea9b3b60_0;
    %pad/s 48;
    %mul;
    %assign/vec4 v0x9ea9b40a0_0, 0;
    %load/vec4 v0x9ea9b3de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.12, 8;
    %load/vec4 v0x9ea9b3a20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x9ea9b3e80, 4;
    %load/vec4 v0x9ea9b3b60_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %add;
    %load/vec4 v0x9ea9b3a20_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b3e80, 0, 4;
T_67.12 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x9ea9b4140_0, 0;
    %jmp T_67.9;
T_67.7 ;
    %load/vec4 v0x9ea9b3de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.14, 8;
    %load/vec4 v0x9ea9b3a20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x9ea9b4280, 4;
    %load/vec4 v0x9ea9b40a0_0;
    %load/vec4 v0x9ea9b3a20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x9ea9b4280, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %add;
    %load/vec4 v0x9ea9b3a20_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b4280, 0, 4;
T_67.14 ;
    %load/vec4 v0x9ea9b3a20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x9ea9b4280, 4;
    %parti/s 16, 16, 6;
    %cmpi/u 256, 0, 16;
    %flag_mov 8, 5;
    %jmp/0 T_67.16, 8;
    %pushi/vec4 256, 0, 32;
    %jmp/1 T_67.17, 8;
T_67.16 ; End of true expr.
    %load/vec4 v0x9ea9b3a20_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x9ea9b4280, 4;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %jmp/0 T_67.17, 8;
 ; End of false expr.
    %blend;
T_67.17;
    %assign/vec4 v0x9ea9b4000_0, 0;
    %load/vec4 v0x9ea9b3b60_0;
    %parti/s 16, 8, 5;
    %load/vec4 v0x9ea9b3a20_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b43c0, 0, 4;
    %load/vec4 v0x9ea9b3a20_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_67.18, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x9ea9b4140_0, 0;
    %jmp T_67.19;
T_67.18 ;
    %load/vec4 v0x9ea9b3a20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x9ea9b3a20_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x9ea9b4140_0, 0;
T_67.19 ;
    %jmp T_67.9;
T_67.8 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9ea9b43c0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9ea9b43c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9ea9b43c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9ea9b43c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9ea9b43c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9ea9b43c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9ea9b43c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9ea9b43c0, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x9ea9b3d40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ea9b3c00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9ea9b4140_0, 0;
    %jmp T_67.9;
T_67.9 ;
    %pop/vec4 1;
T_67.1 ;
    %end;
    .scope S_0x9ea9a9380;
t_4 %join;
    %jmp T_67;
    .thread T_67;
    .scope S_0x9ea9a9b00;
T_68 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9b6d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x9ea9b6c60_0;
    %load/vec4 v0x9ea9b6bc0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b6ee0, 0, 4;
T_68.0 ;
    %load/vec4 v0x9ea9b7020_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x9ea9b6ee0, 4;
    %assign/vec4 v0x9ea9b6e40_0, 0;
    %jmp T_68;
    .thread T_68;
    .scope S_0x9ea9a9b00;
T_69 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9b70c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x9ea9b7160_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9ea9b6da0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x9ea9b7020_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b7200_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b72a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9b6f80_0, 0;
    %jmp T_69.1;
T_69.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9b6f80_0, 0;
    %load/vec4 v0x9ea9b7160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_69.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_69.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_69.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_69.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_69.6, 6;
    %jmp T_69.7;
T_69.2 ;
    %load/vec4 v0x9ea9b7340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.8, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x9ea9b7160_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9ea9b6da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x9ea9b6940_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x9ea9b69e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x9ea9b7020_0, 0;
T_69.8 ;
    %jmp T_69.7;
T_69.3 ;
    %load/vec4 v0x9ea9b6da0_0;
    %pad/u 5;
    %assign/vec4 v0x9ea9b7020_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x9ea9b7160_0, 0;
    %jmp T_69.7;
T_69.4 ;
    %load/vec4 v0x9ea9b6da0_0;
    %pad/u 5;
    %addi 8, 0, 5;
    %assign/vec4 v0x9ea9b7020_0, 0;
    %load/vec4 v0x9ea9b6940_0;
    %load/vec4 v0x9ea9b6e40_0;
    %pad/s 32;
    %load/vec4 v0x9ea9b6da0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x9ea9b73e0, 4;
    %pad/s 32;
    %mul;
    %add;
    %assign/vec4 v0x9ea9b6940_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x9ea9b7160_0, 0;
    %jmp T_69.7;
T_69.5 ;
    %load/vec4 v0x9ea9b69e0_0;
    %load/vec4 v0x9ea9b6e40_0;
    %pad/s 32;
    %load/vec4 v0x9ea9b6da0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x9ea9b73e0, 4;
    %pad/s 32;
    %mul;
    %add;
    %assign/vec4 v0x9ea9b69e0_0, 0;
    %load/vec4 v0x9ea9b6da0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_69.10, 4;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x9ea9b7160_0, 0;
    %jmp T_69.11;
T_69.10 ;
    %load/vec4 v0x9ea9b6da0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x9ea9b6da0_0, 0;
    %load/vec4 v0x9ea9b6da0_0;
    %pad/u 5;
    %addi 1, 0, 5;
    %assign/vec4 v0x9ea9b7020_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x9ea9b7160_0, 0;
T_69.11 ;
    %jmp T_69.7;
T_69.6 ;
    %load/vec4 v0x9ea9b6940_0;
    %parti/s 24, 8, 5;
    %assign/vec4 v0x9ea9b7200_0, 0;
    %load/vec4 v0x9ea9b69e0_0;
    %parti/s 24, 8, 5;
    %assign/vec4 v0x9ea9b72a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ea9b6f80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x9ea9b7160_0, 0;
    %jmp T_69.7;
T_69.7 ;
    %pop/vec4 1;
T_69.1 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x9ea9a9800;
T_70 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9b6120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b6300_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b64e0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b5ae0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b5c20_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b5b80_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b5cc0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b5ea0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b5f40_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b63a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b6580_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x9ea9b61c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x9ea9b6260_0;
    %load/vec4 v0x9ea9b6300_0;
    %sub;
    %assign/vec4 v0x9ea9b5ae0_0, 0;
    %load/vec4 v0x9ea9b6440_0;
    %load/vec4 v0x9ea9b64e0_0;
    %sub;
    %assign/vec4 v0x9ea9b5c20_0, 0;
    %load/vec4 v0x9ea9b5ae0_0;
    %load/vec4 v0x9ea9b5b80_0;
    %sub;
    %assign/vec4 v0x9ea9b5ea0_0, 0;
    %load/vec4 v0x9ea9b5c20_0;
    %load/vec4 v0x9ea9b5cc0_0;
    %sub;
    %assign/vec4 v0x9ea9b5f40_0, 0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x9ea9b5e00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x9ea9b6260_0;
    %cmp/s;
    %jmp/1 T_70.8, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x9ea9b6260_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x9ea9b5e00_0;
    %concat/vec4; draw_concat_vec4
    %inv;
    %pushi/vec4 1, 0, 24;
    %add;
    %cmp/s;
    %flag_or 5, 8;
T_70.8;
    %jmp/1 T_70.7, 5;
    %flag_mov 8, 5;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x9ea9b5e00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x9ea9b6440_0;
    %cmp/s;
    %flag_or 5, 8;
T_70.7;
    %jmp/1 T_70.6, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x9ea9b6440_0;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x9ea9b5e00_0;
    %concat/vec4; draw_concat_vec4
    %inv;
    %pushi/vec4 1, 0, 24;
    %add;
    %cmp/s;
    %flag_or 5, 8;
T_70.6;
    %jmp/0xz  T_70.4, 5;
    %load/vec4 v0x9ea9b6260_0;
    %load/vec4 v0x9ea9b5ae0_0;
    %load/vec4 v0x9ea9b5fe0_0;
    %pad/u 24;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %load/vec4 v0x9ea9b5ea0_0;
    %load/vec4 v0x9ea9b6080_0;
    %pad/u 24;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea9b63a0_0, 0;
    %load/vec4 v0x9ea9b6440_0;
    %load/vec4 v0x9ea9b5c20_0;
    %load/vec4 v0x9ea9b5fe0_0;
    %pad/u 24;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %load/vec4 v0x9ea9b5f40_0;
    %load/vec4 v0x9ea9b6080_0;
    %pad/u 24;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea9b6580_0, 0;
    %jmp T_70.5;
T_70.4 ;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b63a0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea9b6580_0, 0;
T_70.5 ;
    %load/vec4 v0x9ea9b6260_0;
    %assign/vec4 v0x9ea9b6300_0, 0;
    %load/vec4 v0x9ea9b6440_0;
    %assign/vec4 v0x9ea9b64e0_0, 0;
    %load/vec4 v0x9ea9b5ae0_0;
    %assign/vec4 v0x9ea9b5b80_0, 0;
    %load/vec4 v0x9ea9b5c20_0;
    %assign/vec4 v0x9ea9b5cc0_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x9ea9a9080;
T_71 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9b3340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b3660, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b3660, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b3660, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b3660, 0, 4;
    %pushi/vec4 49152, 0, 16;
    %assign/vec4 v0x9ea9b2da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9b2e40_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x9ea9b2f80_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x9ea9b32a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0x9ea9b3160_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_71.4, 5;
    %load/vec4 v0x9ea9b3200_0;
    %load/vec4 v0x9ea9b3160_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b3660, 0, 4;
    %jmp T_71.5;
T_71.4 ;
    %load/vec4 v0x9ea9b3160_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_71.6, 4;
    %load/vec4 v0x9ea9b3200_0;
    %assign/vec4 v0x9ea9b2da0_0, 0;
T_71.6 ;
T_71.5 ;
    %jmp T_71.3;
T_71.2 ;
    %load/vec4 v0x9ea9b35c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.8, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9ea9b3660, 4;
    %pad/s 32;
    %load/vec4 v0x9ea9b3020_0;
    %pad/s 32;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9ea9b3660, 4;
    %pad/s 32;
    %load/vec4 v0x9ea9b30c0_0;
    %pad/s 32;
    %mul;
    %add;
    %load/vec4 v0x9ea9b2da0_0;
    %pad/s 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %assign/vec4 v0x9ea9b33e0_0, 0;
    %load/vec4 v0x9ea9b33e0_0;
    %store/vec4 v0x9ea9b2440_0, 0, 32;
    %callf/vec4 TD_boreal_v3_tb.uut.intent.sigmoid, S_0x9ea9a9200;
    %cmpi/u 49152, 0, 16;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_71.10, 5;
    %load/vec4 v0x9ea9b2f80_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_71.12, 5;
    %load/vec4 v0x9ea9b2f80_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x9ea9b2f80_0, 0;
    %jmp T_71.13;
T_71.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ea9b2e40_0, 0;
T_71.13 ;
    %jmp T_71.11;
T_71.10 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x9ea9b2f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9b2e40_0, 0;
T_71.11 ;
T_71.8 ;
T_71.3 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x104d98cb0;
T_72 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea980d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x9ea980b40_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x9ea980c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x9ea980e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x9ea980be0_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x9ea980dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x9ea980f00_0;
    %cmpi/s 8000000, 0, 24;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/1 T_72.4, 5;
    %load/vec4 v0x9ea980f00_0;
    %cmpi/s 8777216, 0, 24;
    %flag_get/vec4 5;
    %or;
T_72.4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x9ea980b40_0, 4, 5;
    %load/vec4 v0x9ea980e60_0;
    %load/vec4 v0x9ea980e60_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %sub;
    %load/vec4 v0x9ea980f00_0;
    %pad/u 32;
    %load/vec4 v0x9ea980c80_0;
    %pad/u 32;
    %sub;
    %load/vec4 v0x9ea980f00_0;
    %pad/u 32;
    %load/vec4 v0x9ea980c80_0;
    %pad/u 32;
    %sub;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %add;
    %assign/vec4 v0x9ea980e60_0, 0;
    %pushi/vec4 200000000, 0, 32;
    %load/vec4 v0x9ea980e60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x9ea980b40_0, 4, 5;
    %load/vec4 v0x9ea980f00_0;
    %load/vec4 v0x9ea980c80_0;
    %cmp/e;
    %jmp/0xz  T_72.5, 4;
    %load/vec4 v0x9ea980be0_0;
    %cmpi/u 50, 0, 8;
    %jmp/0xz  T_72.7, 5;
    %load/vec4 v0x9ea980be0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x9ea980be0_0, 0;
    %jmp T_72.8;
T_72.7 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x9ea980b40_0, 4, 5;
T_72.8 ;
    %jmp T_72.6;
T_72.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x9ea980be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x9ea980b40_0, 4, 5;
T_72.6 ;
    %load/vec4 v0x9ea980f00_0;
    %assign/vec4 v0x9ea980c80_0, 0;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x9ea9a9980;
T_73 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9b6800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9ea9b68a0_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x9ea9b6620_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x9ea9b68a0_0, 0;
    %jmp T_73.3;
T_73.2 ;
    %load/vec4 v0x9ea9b6620_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.4, 8;
    %load/vec4 v0x9ea9b68a0_0;
    %cmpi/u 2, 0, 2;
    %flag_mov 8, 5;
    %jmp/0 T_73.6, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_73.7, 8;
T_73.6 ; End of true expr.
    %load/vec4 v0x9ea9b68a0_0;
    %jmp/0 T_73.7, 8;
 ; End of false expr.
    %blend;
T_73.7;
    %assign/vec4 v0x9ea9b68a0_0, 0;
    %jmp T_73.5;
T_73.4 ;
    %load/vec4 v0x9ea9b6620_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.8, 8;
    %load/vec4 v0x9ea9b68a0_0;
    %cmpi/u 1, 0, 2;
    %flag_mov 8, 5;
    %jmp/0 T_73.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_73.11, 8;
T_73.10 ; End of true expr.
    %load/vec4 v0x9ea9b68a0_0;
    %jmp/0 T_73.11, 8;
 ; End of false expr.
    %blend;
T_73.11;
    %assign/vec4 v0x9ea9b68a0_0, 0;
T_73.8 ;
T_73.5 ;
T_73.3 ;
    %load/vec4 v0x9ea9b66c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.14, 9;
    %load/vec4 v0x9ea9b68a0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_73.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9ea9b68a0_0, 0;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x9ea9b66c0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.18, 10;
    %load/vec4 v0x9ea9b68a0_0;
    %pushi/vec4 3, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_73.18;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.17, 9;
    %load/vec4 v0x9ea9b6620_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
T_73.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.15, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x9ea9b68a0_0, 0;
T_73.15 ;
T_73.13 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x104da30d0;
T_74 ;
    %wait E_0x9ea962cc0;
    %load/vec4 v0x9ea984280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea984320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9843c0_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x9ea9840a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x9ea984320_0;
    %load/vec4 v0x9ea984140_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %add;
    %load/vec4 v0x9ea984320_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %sub;
    %assign/vec4 v0x9ea984320_0, 0;
    %load/vec4 v0x9ea9843c0_0;
    %load/vec4 v0x9ea984320_0;
    %add;
    %assign/vec4 v0x9ea9843c0_0, 0;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x104da30d0;
T_75 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea983f20_0;
    %load/vec4 v0x9ea9843c0_0;
    %add;
    %assign/vec4 v0x9ea983f20_0, 0;
    %load/vec4 v0x9ea983f20_0;
    %parti/s 1, 15, 5;
    %assign/vec4 v0x9ea9841e0_0, 0;
    %jmp T_75;
    .thread T_75;
    .scope S_0x9ea9a8c00;
T_76 ;
    %wait E_0x9ea962c00;
    %fork t_7, S_0x9ea9a8d80;
    %jmp t_6;
    .scope S_0x9ea9a8d80;
t_7 ;
    %load/vec4 v0x9ea9b2120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9b2300_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9ea9b1a40_0, 0, 32;
T_76.2 ;
    %load/vec4 v0x9ea9b1a40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_76.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x9ea9b1a40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b2080, 0, 4;
    %load/vec4 v0x9ea9b1a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x9ea9b1a40_0, 0, 32;
    %jmp T_76.2;
T_76.3 ;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x9ea9b2260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.4, 8;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x9ea9b1d60_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b2080, 0, 4;
    %load/vec4 v0x9ea9b1ea0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b2080, 0, 4;
    %load/vec4 v0x9ea9b1f40_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b2080, 0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x9ea9b21c0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b2080, 0, 4;
    %load/vec4 v0x9ea9b1fe0_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b2080, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b2080, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9ea9b2080, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9ea9b2080, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9ea9b2080, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9ea9b2080, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9ea9b2080, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x9ea9b2080, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x9ea9b1c20_0, 0, 48;
    %callf/vec4 TD_boreal_v3_tb.uut.host_hid.crc8, S_0x9ea9a8f00;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b2080, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9b2080, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ea9b2300_0, 0;
    %jmp T_76.5;
T_76.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9b2300_0, 0;
T_76.5 ;
T_76.1 ;
    %end;
    .scope S_0x9ea9a8c00;
t_6 %join;
    %jmp T_76;
    .thread T_76;
    .scope S_0x9ea9a8a80;
T_77 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9b1860_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x9ea9b15e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x9ea9b1860_0, 0;
    %jmp T_77;
    .thread T_77;
    .scope S_0x9ea9a8a80;
T_78 ;
    %wait E_0x9ea962cc0;
    %load/vec4 v0x9ea9b1540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9b0d20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x9ea9b0dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9b1680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9b1720_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x9ea9b1680_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_78.4, 9;
    %load/vec4 v0x9ea9b1900_0;
    %nor/r;
    %and;
T_78.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ea9b1680_0, 0;
    %pushi/vec4 217, 0, 16;
    %assign/vec4 v0x9ea9b0d20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x9ea9b0dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9b1720_0, 0;
    %jmp T_78.3;
T_78.2 ;
    %load/vec4 v0x9ea9b1680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.5, 8;
    %load/vec4 v0x9ea9b0d20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_78.7, 4;
    %pushi/vec4 434, 0, 16;
    %assign/vec4 v0x9ea9b0d20_0, 0;
    %load/vec4 v0x9ea9b0dc0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_78.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9b1680_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ea9b1720_0, 0;
    %jmp T_78.10;
T_78.9 ;
    %load/vec4 v0x9ea9b1900_0;
    %load/vec4 v0x9ea9b17c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x9ea9b17c0_0, 0;
    %load/vec4 v0x9ea9b0dc0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x9ea9b0dc0_0, 0;
T_78.10 ;
    %jmp T_78.8;
T_78.7 ;
    %load/vec4 v0x9ea9b0d20_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x9ea9b0d20_0, 0;
T_78.8 ;
    %jmp T_78.6;
T_78.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9b1720_0, 0;
T_78.6 ;
T_78.3 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x9ea9a8a80;
T_79 ;
    %wait E_0x9ea962cc0;
    %load/vec4 v0x9ea9b1540_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x9ea9b1220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9b14a0_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9b14a0_0, 0;
    %load/vec4 v0x9ea9b1720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x9ea9b1220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_79.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_79.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_79.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %jmp T_79.11;
T_79.4 ;
    %load/vec4 v0x9ea9b17c0_0;
    %cmpi/e 170, 0, 8;
    %jmp/0xz  T_79.12, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x9ea9b1220_0, 0;
T_79.12 ;
    %jmp T_79.11;
T_79.5 ;
    %load/vec4 v0x9ea9b17c0_0;
    %assign/vec4 v0x9ea9b1040_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x9ea9b1220_0, 0;
    %jmp T_79.11;
T_79.6 ;
    %load/vec4 v0x9ea9b17c0_0;
    %assign/vec4 v0x9ea9b0f00_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x9ea9b1220_0, 0;
    %jmp T_79.11;
T_79.7 ;
    %load/vec4 v0x9ea9b17c0_0;
    %assign/vec4 v0x9ea9b0fa0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x9ea9b1220_0, 0;
    %jmp T_79.11;
T_79.8 ;
    %load/vec4 v0x9ea9b17c0_0;
    %assign/vec4 v0x9ea9b10e0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x9ea9b1220_0, 0;
    %jmp T_79.11;
T_79.9 ;
    %load/vec4 v0x9ea9b17c0_0;
    %assign/vec4 v0x9ea9b1180_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x9ea9b1220_0, 0;
    %jmp T_79.11;
T_79.10 ;
    %load/vec4 v0x9ea9b0f00_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x9ea9b0fa0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x9ea9b12c0_0, 0;
    %load/vec4 v0x9ea9b10e0_0;
    %load/vec4 v0x9ea9b1180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x9ea9b17c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %assign/vec4 v0x9ea9b1360_0, 0;
    %load/vec4 v0x9ea9b1040_0;
    %pushi/vec4 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x9ea9b14a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x9ea9b1220_0, 0;
    %jmp T_79.11;
T_79.11 ;
    %pop/vec4 1;
T_79.2 ;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x9ea9a8a80;
T_80 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9ea9b19a0_0, 0, 1;
    %end;
    .thread T_80;
    .scope S_0x104d9c430;
T_81 ;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x9ea9bcc80_0, 0, 16;
    %pushi/vec4 4096, 0, 16;
    %store/vec4 v0x9ea9bcd20_0, 0, 16;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x9ea9bc960_0, 0, 8;
    %end;
    .thread T_81, $init;
    .scope S_0x104d9c430;
T_82 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9bd400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9bd7c0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x9ea9bd720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9bd7c0_0, 0;
    %jmp T_82.3;
T_82.2 ;
    %load/vec4 v0x9ea9bd7c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x9ea9bd7c0_0, 0;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x104d9c430;
T_83 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9bd400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0x9ea9bcc80_0, 0;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0x9ea9bcd20_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x9ea9bc960_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x9ea9bcfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.2, 8;
    %load/vec4 v0x9ea9bcdc0_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 10;
    %cmp/u;
    %jmp/1 T_83.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 10;
    %cmp/u;
    %jmp/1 T_83.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 10;
    %cmp/u;
    %jmp/1 T_83.6, 6;
    %jmp T_83.7;
T_83.4 ;
    %load/vec4 v0x9ea9bce60_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x9ea9bcc80_0, 0;
    %jmp T_83.7;
T_83.5 ;
    %load/vec4 v0x9ea9bce60_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x9ea9bcd20_0, 0;
    %jmp T_83.7;
T_83.6 ;
    %load/vec4 v0x9ea9bce60_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x9ea9bc960_0, 0;
    %jmp T_83.7;
T_83.7 ;
    %pop/vec4 1;
T_83.2 ;
T_83.1 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x104d9c430;
T_84 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9bd400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x9ea9bca00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9bcaa0_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x9ea9bc3c0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_84.2, 8;
    %load/vec4 v0x9ea9bc820_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.2;
    %assign/vec4 v0x9ea9bcaa0_0, 0;
    %load/vec4 v0x9ea9bc3c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.5, 9;
    %load/vec4 v0x9ea9bc820_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_84.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.3, 8;
    %load/vec4 v0x9ea9bca00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x9ea9bca00_0, 0;
T_84.3 ;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x104da2c30;
T_85 ;
    %delay 10000, 0;
    %load/vec4 v0x9ea9bdfe0_0;
    %inv;
    %store/vec4 v0x9ea9bdfe0_0, 0, 1;
    %jmp T_85;
    .thread T_85;
    .scope S_0x104da2c30;
T_86 ;
    %wait E_0x9ea962c00;
    %load/vec4 v0x9ea9bd4a0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_86.0, 4;
    %load/vec4 v0x9ea9bdae0_0;
    %pad/s 32;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_86.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x9ea9bdb80_0;
    %pad/s 32;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
T_86.4;
    %jmp/0xz  T_86.2, 4;
    %vpi_call/w 5 30 "$display", "CRITICAL ERROR: Motion Lock Violation in Tier 3!" {0 0 0};
    %vpi_call/w 5 31 "$finish" {0 0 0};
T_86.2 ;
T_86.0 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x104da2c30;
T_87 ;
    %wait E_0x9ea962bc0;
    %load/vec4 v0x9ea9bca00_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_87.2, 5;
    %load/vec4 v0x9ea9bca00_0;
    %load/vec4 v0x9ea9be120_0;
    %addi 1, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_87.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
T_87.0 ;
    %load/vec4 v0x9ea9bca00_0;
    %assign/vec4 v0x9ea9be120_0, 0;
    %jmp T_87;
    .thread T_87;
    .scope S_0x104da2c30;
T_88 ;
    %vpi_call/w 5 60 "$dumpfile", "boreal_v3.vcd" {0 0 0};
    %vpi_call/w 5 61 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x104da2c30 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9ea9bdfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9ea9be260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9ea9bdf40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9ea9bdd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9ea9bde00_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9ea9be260_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 5 69 "$display", "V3 Research-Grade Verification Start" {0 0 0};
    %vpi_call/w 5 72 "$display", "Phase 1: Baseline Normalization..." {0 0 0};
    %pushi/vec4 100, 0, 32;
T_88.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_88.1, 5;
    %jmp/1 T_88.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 1000, 0, 32;
    %vpi_func 5 74 "$random" 32 {0 0 0};
    %pushi/vec4 100, 0, 32;
    %mod/s;
    %add;
    %pad/s 24;
    %store/vec4 v0x9ea980460_0, 0, 24;
    %fork TD_boreal_v3_tb.send_adc_frame, S_0x104d9eeb0;
    %join;
    %delay 10000000, 0;
    %jmp T_88.0;
T_88.1 ;
    %pop/vec4 1;
    %vpi_call/w 5 79 "$display", "Phase 2: Active Intent Detection..." {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x9ea9bdf40_0, 0, 1;
    %pushi/vec4 50, 0, 32;
T_88.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_88.3, 5;
    %jmp/1 T_88.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 5000, 0, 32;
    %vpi_func 5 82 "$random" 32 {0 0 0};
    %pushi/vec4 200, 0, 32;
    %mod/s;
    %add;
    %pad/s 24;
    %store/vec4 v0x9ea980460_0, 0, 24;
    %fork TD_boreal_v3_tb.send_adc_frame, S_0x104d9eeb0;
    %join;
    %delay 10000000, 0;
    %jmp T_88.2;
T_88.3 ;
    %pop/vec4 1;
    %vpi_call/w 5 87 "$display", "Phase 3: Artifact Injection (Saturation)..." {0 0 0};
    %pushi/vec4 9000000, 0, 24;
    %store/vec4 v0x9ea980460_0, 0, 24;
    %fork TD_boreal_v3_tb.send_adc_frame, S_0x104d9eeb0;
    %join;
    %delay 50000000, 0;
    %vpi_call/w 5 91 "$display", "V3 Expansion Verification Complete" {0 0 0};
    %vpi_call/w 5 92 "$finish" {0 0 0};
    %end;
    .thread T_88;
    .scope S_0x104da2c30;
T_89 ;
    %wait E_0x9ea962b80;
    %load/real v0x9ea9be080_0;
    %pushi/vec4 0, 0, 32;
    %cvt/rv/s;
    %cmp/wr;
    %flag_inv 4;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/real 1073741824, 4066; load=1.00000
    %vpi_func/r 5 99 "$realtime" {0 0 0};
    %load/real v0x9ea9be080_0;
    %sub/wr;
    %div/wr;
    %pushi/real 2000000000, 4095; load=1.00000e+09
    %mul/wr;
    %vpi_call/w 5 99 "$display", "time=%t | HID Report Detected | Sample Freq: %f Hz", $realtime, W<0,r> {0 1 0};
T_89.0 ;
    %vpi_func/r 5 101 "$realtime" {0 0 0};
    %store/real v0x9ea9be080_0;
    %jmp T_89;
    .thread T_89;
    .scope S_0x104da2db0;
T_90 ;
    %wait E_0x9ea963a00;
    %load/vec4 v0x9ea9be620_0;
    %flag_set/vec4 8;
    %jmp/1 T_90.2, 8;
    %load/vec4 v0x9ea9be580_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_90.2;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x9ea9be4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9be6c0_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x9ea9be4e0_0;
    %pad/u 64;
    %cmpi/u 25000000, 0, 64;
    %jmp/0xz  T_90.3, 5;
    %load/vec4 v0x9ea9be4e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x9ea9be4e0_0, 0;
    %jmp T_90.4;
T_90.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ea9be6c0_0, 0;
T_90.4 ;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x104da3790;
T_91 ;
    %wait E_0x9ea963a40;
    %load/vec4 v0x9ea9bec60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9ea9bee40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x9ea9bed00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x9ea9be760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x9ea9be800_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9beb20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9bebc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9be8a0_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x9ea9bee40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_91.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_91.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_91.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_91.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_91.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_91.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9ea9bee40_0, 0;
    %jmp T_91.9;
T_91.2 ;
    %load/vec4 v0x9ea9beda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.10, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x9ea9bee40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x9ea9bed00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x9ea9be760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x9ea9be800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9be8a0_0, 0;
T_91.10 ;
    %jmp T_91.9;
T_91.3 ;
    %load/vec4 v0x9ea9beee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.12, 8;
    %load/vec4 v0x9ea9be760_0;
    %load/vec4 v0x9ea9be9e0_0;
    %pad/s 32;
    %add;
    %assign/vec4 v0x9ea9be760_0, 0;
    %load/vec4 v0x9ea9be800_0;
    %load/vec4 v0x9ea9bea80_0;
    %pad/s 32;
    %add;
    %assign/vec4 v0x9ea9be800_0, 0;
    %load/vec4 v0x9ea9bed00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x9ea9bed00_0, 0;
    %load/vec4 v0x9ea9bed00_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_91.14, 4;
    %load/vec4 v0x9ea9bee40_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x9ea9bee40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x9ea9bed00_0, 0;
    %load/vec4 v0x9ea9be760_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %assign/vec4 v0x9ea9beb20_0, 0;
    %load/vec4 v0x9ea9be800_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %assign/vec4 v0x9ea9bebc0_0, 0;
T_91.14 ;
T_91.12 ;
    %jmp T_91.9;
T_91.4 ;
    %load/vec4 v0x9ea9beee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.16, 8;
    %load/vec4 v0x9ea9be760_0;
    %load/vec4 v0x9ea9be9e0_0;
    %pad/s 32;
    %add;
    %assign/vec4 v0x9ea9be760_0, 0;
    %load/vec4 v0x9ea9be800_0;
    %load/vec4 v0x9ea9bea80_0;
    %pad/s 32;
    %add;
    %assign/vec4 v0x9ea9be800_0, 0;
    %load/vec4 v0x9ea9bed00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x9ea9bed00_0, 0;
    %load/vec4 v0x9ea9bed00_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_91.18, 4;
    %load/vec4 v0x9ea9bee40_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x9ea9bee40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x9ea9bed00_0, 0;
    %load/vec4 v0x9ea9be760_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %assign/vec4 v0x9ea9beb20_0, 0;
    %load/vec4 v0x9ea9be800_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %assign/vec4 v0x9ea9bebc0_0, 0;
T_91.18 ;
T_91.16 ;
    %jmp T_91.9;
T_91.5 ;
    %load/vec4 v0x9ea9beee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.20, 8;
    %load/vec4 v0x9ea9be760_0;
    %load/vec4 v0x9ea9be9e0_0;
    %pad/s 32;
    %add;
    %assign/vec4 v0x9ea9be760_0, 0;
    %load/vec4 v0x9ea9be800_0;
    %load/vec4 v0x9ea9bea80_0;
    %pad/s 32;
    %add;
    %assign/vec4 v0x9ea9be800_0, 0;
    %load/vec4 v0x9ea9bed00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x9ea9bed00_0, 0;
    %load/vec4 v0x9ea9bed00_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_91.22, 4;
    %load/vec4 v0x9ea9bee40_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x9ea9bee40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x9ea9bed00_0, 0;
    %load/vec4 v0x9ea9be760_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %assign/vec4 v0x9ea9beb20_0, 0;
    %load/vec4 v0x9ea9be800_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %assign/vec4 v0x9ea9bebc0_0, 0;
T_91.22 ;
T_91.20 ;
    %jmp T_91.9;
T_91.6 ;
    %load/vec4 v0x9ea9beee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.24, 8;
    %load/vec4 v0x9ea9be760_0;
    %load/vec4 v0x9ea9be9e0_0;
    %pad/s 32;
    %add;
    %assign/vec4 v0x9ea9be760_0, 0;
    %load/vec4 v0x9ea9be800_0;
    %load/vec4 v0x9ea9bea80_0;
    %pad/s 32;
    %add;
    %assign/vec4 v0x9ea9be800_0, 0;
    %load/vec4 v0x9ea9bed00_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x9ea9bed00_0, 0;
    %load/vec4 v0x9ea9bed00_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_91.26, 4;
    %load/vec4 v0x9ea9bee40_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x9ea9bee40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x9ea9bed00_0, 0;
    %load/vec4 v0x9ea9be760_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %assign/vec4 v0x9ea9beb20_0, 0;
    %load/vec4 v0x9ea9be800_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 16;
    %assign/vec4 v0x9ea9bebc0_0, 0;
T_91.26 ;
T_91.24 ;
    %jmp T_91.9;
T_91.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ea9be8a0_0, 0;
    %load/vec4 v0x9ea9beda0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.28, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9ea9bee40_0, 0;
T_91.28 ;
    %jmp T_91.9;
T_91.9 ;
    %pop/vec4 1;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x104d9ed30;
T_92 ;
    %wait E_0x9ea963a80;
    %load/vec4 v0x9ea9bfa20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ea9bfca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9bfc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9bfd40_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9ea9bf520_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x9ea9bf3e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9bf660_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x9ea9bfb60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_92.4, 9;
    %load/vec4 v0x9ea9bfc00_0;
    %nor/r;
    %and;
T_92.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %pushi/vec4 170, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9bf980, 0, 4;
    %load/vec4 v0x9ea9bfde0_0;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9bf980, 0, 4;
    %load/vec4 v0x9ea9bf700_0;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9bf980, 0, 4;
    %load/vec4 v0x9ea9bf7a0_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9bf980, 0, 4;
    %load/vec4 v0x9ea9bf8e0_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9bf980, 0, 4;
    %load/vec4 v0x9ea9bfde0_0;
    %load/vec4 v0x9ea9bf700_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x9ea9bf7a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x9ea9bf8e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x9ea9bf0c0_0, 0, 40;
    %callf/vec4 TD_cursor_uart_tx.crc8, S_0x9ea9aa880;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x9ea9bf980, 0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x9ea9bf520_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x9ea9bf3e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9bf660_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ea9bfc00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ea9bfd40_0, 0;
    %jmp T_92.3;
T_92.2 ;
    %load/vec4 v0x9ea9bfc00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.5, 8;
    %load/vec4 v0x9ea9bf660_0;
    %pad/u 32;
    %cmpi/e 216, 0, 32;
    %jmp/0xz  T_92.7, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x9ea9bf660_0, 0;
    %load/vec4 v0x9ea9bf3e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_92.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9bfca0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x9ea9bf3e0_0, 0;
    %jmp T_92.10;
T_92.9 ;
    %load/vec4 v0x9ea9bf3e0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_92.11, 5;
    %load/vec4 v0x9ea9bf520_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x9ea9bf980, 4;
    %load/vec4 v0x9ea9bf3e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x9ea9bfca0_0, 0;
    %load/vec4 v0x9ea9bf3e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x9ea9bf3e0_0, 0;
    %jmp T_92.12;
T_92.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x9ea9bfca0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x9ea9bf3e0_0, 0;
    %load/vec4 v0x9ea9bf520_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_92.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9bfc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x9ea9bfd40_0, 0;
    %jmp T_92.14;
T_92.13 ;
    %load/vec4 v0x9ea9bf520_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x9ea9bf520_0, 0;
T_92.14 ;
T_92.12 ;
T_92.10 ;
    %jmp T_92.8;
T_92.7 ;
    %load/vec4 v0x9ea9bf660_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x9ea9bf660_0, 0;
T_92.8 ;
T_92.5 ;
T_92.3 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "-";
    "rtl/core/boreal_pll_tracker.v";
    "rtl/core/boreal_rr8.v";
    "tb/boreal_v3_tb.v";
    "rtl/boreal_neuro_v3_top.v";
    "rtl/io/ads1299_spi.v";
    "rtl/safety/boreal_artifact_monitor.v";
    "rtl/core/boreal_apex_core_v3.v";
    "rtl/core/boreal_memory.v";
    "rtl/cursor/boreal_velocity_pwm.v";
    "rtl/core/boreal_spectral_cube.v";
    "rtl/core/boreal_envelope_ema.v";
    "rtl/core/boreal_biquad.v";
    "rtl/output/boreal_uart_host.v";
    "rtl/output/usb_hid_report.v";
    "rtl/core/boreal_intent_classifier.v";
    "rtl/core/boreal_adaptive_norm.v";
    "rtl/cursor/boreal_predictive_cursor.v";
    "rtl/safety/boreal_safety_tiers.v";
    "rtl/core/boreal_spatial_filter.v";
    "rtl/safety/boreal_watchdog.v";
    "rtl/core/calibration_controller.v";
    "rtl/output/cursor_uart_tx.v";
