// Seed: 3415670807
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout tri0 id_1;
  logic id_5;
  ;
  localparam id_6 = 1;
  assign id_1 = -1;
  logic id_7;
  ;
  assign module_2.id_3 = 0;
  parameter integer id_8 = id_6;
endmodule
module module_1 (
    output tri0 id_0
    , id_5,
    input  wire id_1,
    input  tri1 id_2,
    output wire id_3
);
  assign id_0 = -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd96,
    parameter id_3 = 32'd75,
    parameter id_8 = 32'd88
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire _id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire _id_3;
  inout wire _id_2;
  output wire id_1;
  logic [7:0][-1 : id_8] id_12;
  logic id_13, id_14;
  assign id_11 = id_14;
  assign id_1  = id_2;
  wire id_15;
  module_0 modCall_1 (
      id_11,
      id_15,
      id_15,
      id_4
  );
  wire id_16;
  assign id_13 = -1;
  wire id_17;
  localparam id_18[{  id_3  } : id_2] = 1 == -1'b0;
endmodule
