[{"DBLP title": "Comparative evaluation of Body Biasing and Voltage Scaling for Low-Power Design on 28nm UTBB FD-SOI Technology.", "DBLP authors": ["Ricardo Gomez Gomez", "Edwige Bano", "Sylvain Clerc"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824791", "OA papers": [{"PaperId": "https://openalex.org/W2972031513", "PaperTitle": "Comparative evaluation of Body Biasing and Voltage Scaling for Low-Power Design on 28nm UTBB FD-SOI Technology", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"STMicroelectronics (France)": 2.0, "Grenoble Institute of Technology": 0.5, "Institut de Micro\u00e9lectronique, Electromagn\u00e9tisme et Photonique": 0.5}, "Authors": ["Ricardo Santiago Gomez", "Edwige Bano", "Sylvain Clerc"]}]}, {"DBLP title": "Automatic GDSII Generator for On-Chip Voltage Regulator for Easy Integration in Digital SoCs.", "DBLP authors": ["Venkata Chaitanya Krishna Chekuri", "Nihar Dasari", "Arvind Singh", "Saibal Mukhopadhyay"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824797", "OA papers": [{"PaperId": "https://openalex.org/W2971613094", "PaperTitle": "Automatic GDSII Generator for On-Chip Voltage Regulator for Easy Integration in Digital SoCs", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Georgia Institute of Technology": 4.0}, "Authors": ["Venkata Chaitanya Krishna Chekuri", "Nihar Dasari", "Arvind Singh", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "MessageFusion: On-path Message Coalescing for Energy Efficient and Scalable Graph Analytics.", "DBLP authors": ["Leul Belayneh", "Abraham Addisie", "Valeria Bertacco"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824799", "OA papers": [{"PaperId": "https://openalex.org/W2971357606", "PaperTitle": "MessageFusion: On-path Message Coalescing for Energy Efficient and Scalable Graph Analytics", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Michigan\u2013Ann Arbor": 3.0}, "Authors": ["Leul Belayneh", "Abraham Addisie", "Valeria Bertacco"]}]}, {"DBLP title": "Tier Partitioning and Flip-flop Relocation Methods for Clock Trees in Monolithic 3D ICs.", "DBLP authors": ["Da Eun Shim", "Sai Pentapati", "Jeehyun Lee", "Yun Seop Yu", "Sung Kyu Lim"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824801", "OA papers": [{"PaperId": "https://openalex.org/W2972214490", "PaperTitle": "Tier Partitioning and Flip-flop Relocation Methods for Clock Trees in Monolithic 3D ICs", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Georgia Institute of Technology": 4.0, "Hankyong National University": 1.0}, "Authors": ["Da Eun Shim", "Sai Pentapati", "Jeehyun Lee", "Yun Yu", "Sung Kyu Lim"]}]}, {"DBLP title": "NCFET-Aware Voltage Scaling.", "DBLP authors": ["Sami Salamin", "Martin Rapp", "Hussam Amrouch", "Girish Pahwa", "Yogesh Singh Chauhan", "J\u00f6rg Henkel"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824802", "OA papers": [{"PaperId": "https://openalex.org/W2971810382", "PaperTitle": "NCFET-Aware Voltage Scaling", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Karlsruhe Institute of Technology": 4.0, "Indian Institute of Technology Kanpur": 2.0}, "Authors": ["Sami Salamin", "Martin Rapp", "Hussam Amrouch", "Girish Pahwa", "Yogesh Singh Chauhan", "Jorg Henkel"]}]}, {"DBLP title": "FPGA-based Acceleration of Binary Neural Network Training with Minimized Off-Chip Memory Access.", "DBLP authors": ["Pavan Kumar Chundi", "Peiye Liu", "Sangsu Park", "Seho Lee", "Mingoo Seok"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824805", "OA papers": [{"PaperId": "https://openalex.org/W2972200983", "PaperTitle": "FPGA-based Acceleration of Binary Neural Network Training with Minimized Off-Chip Memory Access", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Columbia University": 3.0, "SK Group (United States)": 2.0}, "Authors": ["Pavan Kumar Chundi", "Peiye Liu", "Sangsu Park", "Seung Wook Lee", "Mingoo Seok"]}]}, {"DBLP title": "Muffin: Minimally-Buffered Zero-Delay Power-Gating Technique in On-Chip Routers.", "DBLP authors": ["Hossein Farrokhbakht", "Hadi Mardani Kamali", "Natalie D. Enright Jerger"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824806", "OA papers": [{"PaperId": "https://openalex.org/W2971468271", "PaperTitle": "Muffin: Minimally-Buffered Zero-Delay Power-Gating Technique in On-Chip Routers", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Department of ECE, University of Toronto, Toronto, CA": 2.0, "George Mason University": 1.0}, "Authors": ["Hossein Farrokhbakht", "Hadi Mardani Kamali", "Natalie Enright Jerger"]}]}, {"DBLP title": "Local Learning in RRAM Neural Networks with Sparse Direct Feedback Alignment.", "DBLP authors": ["Brian Crafton", "Matt West", "Padip Basnet", "Eric Vogel", "Arijit Raychowdhury"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824820", "OA papers": [{"PaperId": "https://openalex.org/W2971607840", "PaperTitle": "Local Learning in RRAM Neural Networks with Sparse Direct Feedback Alignment", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Georgia Institute of Technology": 5.0}, "Authors": ["Brian Crafton", "Matt West", "Padip Basnet", "Eric M. Vogel", "Arijit Raychowdhury"]}]}, {"DBLP title": "K-Nearest Neighbor Hardware Accelerator Using In-Memory Computing SRAM.", "DBLP authors": ["Jyotishman Saikia", "Shihui Yin", "Zhewei Jiang", "Mingoo Seok", "Jae-sun Seo"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824822", "OA papers": [{"PaperId": "https://openalex.org/W2971888105", "PaperTitle": "K-Nearest Neighbor Hardware Accelerator Using In-Memory Computing SRAM", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Arizona State University": 3.0, "Columbia University": 2.0}, "Authors": ["Jyotishman Saikia", "Shihui Yin", "Zhewei Jiang", "Mingoo Seok", "Jae-sun Seo"]}]}, {"DBLP title": "Temperature-aware Adaptive VM Allocation in Heterogeneous Data Centers.", "DBLP authors": ["Young Geun Kim", "Jeong In Kim", "Seung Hun Choi", "Seon Young Kim", "Sung Woo Chung"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824825", "OA papers": [{"PaperId": "https://openalex.org/W2971824971", "PaperTitle": "Temperature-aware Adaptive VM Allocation in Heterogeneous Data Centers", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Korea University": 5.0}, "Authors": ["Young-Geun Kim", "Jeong Hun Kim", "Seung Hong Choi", "Seon-Young Kim", "Sung Phil Chung"]}]}, {"DBLP title": "A Logic Compatible 4T Dual Embedded DRAM Array for In-Memory Computation of Deep Neural Networks.", "DBLP authors": ["Taegeun Yoo", "Hyunjoon Kim", "Qian Chen", "Tony Tae-Hyoung Kim", "Bongjin Kim"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824826", "OA papers": [{"PaperId": "https://openalex.org/W2971738511", "PaperTitle": "A Logic Compatible 4T Dual Embedded DRAM Array for In-Memory Computation of Deep Neural Networks", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Nanyang Technological University": 5.0}, "Authors": ["Taegeun Yoo", "Hyunjoon Kim", "Qian Chen", "Tony Tae-Hyoung Kim", "Bongjin Kim"]}]}, {"DBLP title": "Energy-Autonomous MCU Operating in sub-VT Regime with Tightly-Integrated Energy-Harvester : A SoC for IoT smart nodes containing a MCU with minimum-energy point of 2.9pJ/cycle and a harvester with output power range from sub-\u00b5W to 4.32mW.", "DBLP authors": ["Jian Deng", "Jean-Luc Nagel", "Lo\u00efc Zahnd", "Marc Pons", "David Ruffieux", "Claude Arm", "Pascal Persechini", "St\u00e9phane Emery"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824829", "OA papers": [{"PaperId": "https://openalex.org/W2972132002", "PaperTitle": "Energy-Autonomous MCU Operating in sub-VT Regime with Tightly-Integrated Energy-Harvester : A SoC for IoT smart nodes containing a MCU with minimum-energy point of 2.9pJ/cycle and a harvester with output power range from sub-\u00b5W to 4.32mW", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Swiss Center for Electronics and Microtechnology (Switzerland)": 7.0}, "Authors": ["J. Deng", "J.-L. Nagel", "L. Zahnd", "Michel Pons", "Dominique Ruffieux", "Pascal Persechini", "S. Emery"]}]}, {"DBLP title": "RAPID: A ReRAM Processing in-Memory Architecture for DNA Sequence Alignment.", "DBLP authors": ["Saransh Gupta", "Mohsen Imani", "Behnam Khaleghi", "Venkatesh Kumar", "Tajana Rosing"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824830", "OA papers": [{"PaperId": "https://openalex.org/W2971801673", "PaperTitle": "RAPID: A ReRAM Processing in-Memory Architecture for DNA Sequence Alignment", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of California, San Diego": 5.0}, "Authors": ["Saransh Gupta", "Mohsen Imani", "Behnam Khaleghi", "Venkatesh Kumar", "Tajana Rosing"]}]}, {"DBLP title": "Balancing Memory Accesses for Energy-Efficient Graph Analytics Accelerators.", "DBLP authors": ["Mingyu Yan", "Xing Hu", "Shuangchen Li", "Itir Akgun", "Han Li", "Xin Ma", "Lei Deng", "Xiaochun Ye", "Zhimin Zhang", "Dongrui Fan", "Yuan Xie"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824832", "OA papers": [{"PaperId": "https://openalex.org/W2971368241", "PaperTitle": "Balancing Memory Accesses for Energy-Efficient Graph Analytics Accelerators", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"SKLCA, ICT, CAS, Beijing, China": 5.0, "University of California, Santa Barbara": 6.0}, "Authors": ["Mohammad Shahidehpour", "Xing Hu", "Shuangchen Li", "Itir Akgun", "Han Li", "Xin Ma", "Lei Deng", "Xiaochun Ye", "Zhimin Zhang", "Dongrui Fan", "Yuan Xie"]}]}, {"DBLP title": "MemGANs: Memory Management for Energy-Efficient Acceleration of Complex Computations in Hardware Architectures for Generative Adversarial Networks.", "DBLP authors": ["Muhammad Abdullah Hanif", "Muhammad Zuhaib Akbar", "Rehan Ahmed", "Semeen Rehman", "Axel Jantsch", "Muhammad Shafique"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824833", "OA papers": [{"PaperId": "https://openalex.org/W2971713338", "PaperTitle": "MemGANs: Memory Management for Energy-Efficient Acceleration of Complex Computations in Hardware Architectures for Generative Adversarial Networks", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"TU Wien": 4.0, "National University of Sciences and Technology": 2.0}, "Authors": ["Ghulam Abbas", "Muhammad Akbar", "Rehan Ahmed", "Semeen Rehman", "Axel Jantsch", "Muhammad Shafique"]}]}, {"DBLP title": "Concurrent Multipoint-to-Multipoint Communication on Interposer Channels.", "DBLP authors": ["Lejie Lu", "Richard Afoakwa", "Michael C. Huang", "Hui Wu"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824834", "OA papers": [{"PaperId": "https://openalex.org/W2971757030", "PaperTitle": "Concurrent Multipoint-to-Multipoint Communication on Interposer Channels", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Rochester": 4.0}, "Authors": ["Lejie Lu", "Richard Afoakwa", "Michael H. Huang", "Hui Wu"]}]}, {"DBLP title": "Battery-Aware Electric Truck Delivery Route Planner.", "DBLP authors": ["Donkyu Baek", "Yukai Chen", "Enrico Macii", "Massimo Poncino", "Naehyuck Chang"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824835", "OA papers": [{"PaperId": "https://openalex.org/W2971733804", "PaperTitle": "Battery-Aware Electric Truck Delivery Route Planner", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Polytechnic University of Turin": 4.0, "Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["Donkyu Baek", "Yukai Chen", "Enrico Macii", "Massimo Poncino", "Naehyuck Chang"]}]}, {"DBLP title": "A Pulse-Width Modulated Cochlear Implant Interface Electronics with 513 \u00b5W Power Consumption.", "DBLP authors": ["Halil Anda\u00e7 Yigit", "Hasan Ulusan", "Muhammed Berat Yuksel", "Salar Chamanian", "Berkay \u00c7iftci", "Aziz Koyuncuoglu", "Ali Muhtaroglu", "Haluk K\u00fclah"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824838", "OA papers": [{"PaperId": "https://openalex.org/W2971587530", "PaperTitle": "A Pulse-Width Modulated Cochlear Implant Interface Electronics with 513 \u00b5W Power Consumption", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Middle East Technical University": 7.0}, "Authors": ["Halil Yigit", "Hasan Ulusan", "Muhammed Yuksel", "Salar Chamanian", "Berkay Ciftci", "Ali Muhtaroglu", "Haluk Kulah"]}]}, {"DBLP title": "A2M: Approximate Algebraic Memory Using Polynomials Rings.", "DBLP authors": ["Dong Kai Wang", "Nam Sung Kim"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824846", "OA papers": [{"PaperId": "https://openalex.org/W2971662298", "PaperTitle": "A2M: Approximate Algebraic Memory Using Polynomials Rings", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Illinois Urbana-Champaign": 2.0}, "Authors": ["Dongkai Wang", "Nam Kim"]}]}, {"DBLP title": "Compressing Sparse Ternary Weight Convolutional Neural Networks for Efficient Hardware Acceleration.", "DBLP authors": ["Hyeonwook Wi", "Hyeonuk Kim", "Seungkyu Choi", "Lee-Sup Kim"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824855", "OA papers": [{"PaperId": "https://openalex.org/W2972118631", "PaperTitle": "Compressing Sparse Ternary Weight Convolutional Neural Networks for Efficient Hardware Acceleration", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"School of Electrical Engineering KAIST Daejeon Republic of Korea": 4.0}, "Authors": ["Hyeonwook Wi", "Hyeonuk Kim", "Seungkyu Choi", "Lee-Sup Kim"]}]}, {"DBLP title": "Similarity-Based LSTM Architecture for Energy-Efficient Edge-Level Speech Recognition.", "DBLP authors": ["Junseo Jo", "Jaeha Kung", "Sunggu Lee", "Youngjoo Lee"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824862", "OA papers": [{"PaperId": "https://openalex.org/W2971382311", "PaperTitle": "Similarity-Based LSTM Architecture for Energy-Efficient Edge-Level Speech Recognition", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Pohang University of Science and Technology": 3.0, "Daegu Gyeongbuk Institute of Science and Technology": 1.0}, "Authors": ["Junseo Jo", "Jaeha Kung", "Sunggu Lee", "Young-Joo Lee"]}]}, {"DBLP title": "A Low-Energy Inductive Transceiver using Spike-Latency Encoding for Wireless 3D Integration.", "DBLP authors": ["Benjamin J. Fletcher", "Shidhartha Das", "Terrence S. T. Mak"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824866", "OA papers": [{"PaperId": "https://openalex.org/W2967236369", "PaperTitle": "A Low-Energy Inductive Transceiver using Spike-Latency Encoding for Wireless 3D Integration", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Southampton": 2.0, "ARM (United Kingdom)": 1.0}, "Authors": ["Benjamin Fletcher", "Shidhartha Das", "Terrence Mak"]}]}, {"DBLP title": "3DTUBE: A Design Framework for High-Variation Carbon Nanotube-based Transistor Technology.", "DBLP authors": ["Aporva Amarnath", "Javad Bagherzadeh", "Jielun Tan", "Ronald G. Dreslinski"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824874", "OA papers": [{"PaperId": "https://openalex.org/W2971729070", "PaperTitle": "3DTUBE: A Design Framework for High-Variation Carbon Nanotube-based Transistor Technology", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"University of Michigan\u2013Ann Arbor": 4.0}, "Authors": ["Aporva Amarnathy", "Javad Bagherzadehy", "Jielun Tan", "Ronald G. Dreslinski"]}]}, {"DBLP title": "FLASH: Content-based Power-saving Design for Scrolling Operations in Browser Applications on Mobile OLED Devices.", "DBLP authors": ["Hao-Chun Chang", "Yu-Chieh Yang", "Liang-Yan Yu", "Chun-Han Lin"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824875", "OA papers": [{"PaperId": "https://openalex.org/W2971765869", "PaperTitle": "FLASH: Content-based Power-saving Design for Scrolling Operations in Browser Applications on Mobile OLED Devices", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"National Taiwan Normal University": 4.0}, "Authors": ["Haochun Chang", "Yu-Chieh Yang", "Liang Yu", "Chun-Han Lin"]}]}, {"DBLP title": "A Low-Power and Low-Noise 20: 1 Serializer with Two Calibration Loops in 55-nm CMOS.", "DBLP authors": ["Yong-Un Jeong", "Joo-Hyung Chae", "Sungphil Choi", "Jaekwang Yun", "Shin-Hyun Jeong", "Suhwan Kim"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824879", "OA papers": [{"PaperId": "https://openalex.org/W2972221098", "PaperTitle": "A Low-Power and Low-Noise 20:1 Serializer with Two Calibration Loops in 55-nm CMOS", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University": 5.0, "SK Group (South Korea)": 1.0}, "Authors": ["Yong-Un Jeong", "Joo-Hyung Chae", "Sungphil Choi", "Jaekwang Yun", "Shin Young Jeong", "Suhwan Kim"]}]}, {"DBLP title": "A Design Framework for Thermal-Aware Power Delivery Network in 3D MPSoCs with Integrated Flow Cell Arrays.", "DBLP authors": ["Halima Najibi", "Alexandre Levisse", "Marina Zapater"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824895", "OA papers": [{"PaperId": "https://openalex.org/W2971747182", "PaperTitle": "A Design Framework for Thermal-Aware Power Delivery Network in 3D MPSoCs with Integrated Flow Cell Arrays", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Embedded Systems Laboratory (ESL), EPFL,Lausanne,Switzerland": 3.0}, "Authors": ["Halima Najibi", "Alexandre Levisse", "Marina Zapater"]}]}, {"DBLP title": "Dynamic Spike Bundling for Energy-Efficient Spiking Neural Networks.", "DBLP authors": ["Sarada Krithivasan", "Sanchari Sen", "Swagath Venkataramani", "Anand Raghunathan"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824897", "OA papers": [{"PaperId": "https://openalex.org/W2971489542", "PaperTitle": "Dynamic Spike Bundling for Energy-Efficient Spiking Neural Networks", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"School of Electrical & Computer Engineering, Purdue University": 3.0, "IBM (United States)": 1.0}, "Authors": ["Sarada Krithivasan", "Sanchari Sen", "Swagath Venkataramani", "Anand Raghunathan"]}]}, {"DBLP title": "Rethinking Last-level-cache Write-back Strategy for MLC STT-RAM Main Memory with Asymmetric Write Energy.", "DBLP authors": ["Yu-Pei Liang", "Tseng-Yi Chen", "Yuan-Hao Chang", "Shuo-Han Chen", "Pei-Yu Chen", "Wei-Kuan Shih"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824899", "OA papers": [{"PaperId": "https://openalex.org/W2971445524", "PaperTitle": "Rethinking Last-level-cache Write-back Strategy for MLC STT-RAM Main Memory with Asymmetric Write Energy", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"National Tsing Hua University": 5.0, "Yuan Ze University": 1.0}, "Authors": ["Yupei Liang", "Tseng-Yi Chen", "Yuan-Hao Chang", "Shuo-Han Chen", "Pei-Yu Chen", "Wei-Kuan Shih"]}]}, {"DBLP title": "VCAM: Variation Compensation through Activation Matching for Analog Binarized Neural Networks.", "DBLP authors": ["Jaehyun Kim", "Chaeun Lee", "Jihun Kim", "Yumin Kim", "Cheol Seong Hwang", "Kiyoung Choi"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824902", "OA papers": [{"PaperId": "https://openalex.org/W2971791668", "PaperTitle": "VCAM: Variation Compensation through Activation Matching for Analog Binarized Neural Networks", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"Seoul National University": 6.0}, "Authors": ["Jae-Hyun Kim", "Chae-Un Lee", "Jin-Soo Kim", "Yumin Kim", "Cheol Seong Hwang", "Kiyoung Choi"]}]}, {"DBLP title": "Addressing Temporal Variations in Qubit Quality Metrics for Parameterized Quantum Circuits.", "DBLP authors": ["Mahabubul Alam", "Abdullah Ash-Saki", "Swaroop Ghosh"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824907", "OA papers": [{"PaperId": "https://openalex.org/W2971805687", "PaperTitle": "Addressing Temporal Variations in Qubit Quality Metrics for Parameterized Quantum Circuits", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Pennsylvania State University": 3.0}, "Authors": ["Mahabubul Alam", "Abdullah Ash-Saki", "Swaroop Ghosh"]}]}, {"DBLP title": "CompHD: Efficient Hyperdimensional Computing Using Model Compression.", "DBLP authors": ["Justin Morris", "Mohsen Imani", "Samuel Bosch", "Anthony Thomas", "Helen Shu", "Tajana Rosing"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824908", "OA papers": [{"PaperId": "https://openalex.org/W2971739303", "PaperTitle": "CompHD: Efficient Hyperdimensional Computing Using Model Compression", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"University of Duisburg-Essen": 6.0}, "Authors": ["Justin Morris", "Mohsen Imani", "Samuel Bosch", "Anthony W. Thomas", "Helen Shu", "Tajana Rosing"]}]}, {"DBLP title": "Towards a Complete Methodology for Synthesizing Bundled-Data Asynchronous Circuits on FPGAs.", "DBLP authors": ["Kshitij Bhardwaj", "Paolo Mantovani", "Luca P. Carloni", "Steven M. Nowick"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824912", "OA papers": [{"PaperId": "https://openalex.org/W2972173057", "PaperTitle": "Towards a Complete Methodology for Synthesizing Bundled-Data Asynchronous Circuits on FPGAs", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Columbia University": 4.0}, "Authors": ["Kshitij Bhardwaj", "Paolo Mantovani", "Luca P. Carloni", "Steven M. Nowick"]}]}, {"DBLP title": "Autonomous I/O for Intermittent IoT Systems.", "DBLP authors": ["Yu-Chen Lin", "Pi-Cheng Hsiu", "Tei-Wei Kuo"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824923", "OA papers": [{"PaperId": "https://openalex.org/W2971956498", "PaperTitle": "Autonomous I/O for Intermittent IoT Systems", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"National Taiwan University": 2.0, "Research Center for Information Technology Innovation, Academia Sinica": 1.0}, "Authors": ["Yu-Chen Lin", "Pi-Cheng Hsiu", "Tei-Wei Kuo"]}]}, {"DBLP title": "TIP: A Temperature Effect Inversion-Aware Ultra-Low Power System-on-Chip Platform.", "DBLP authors": ["Kyuseung Han", "Sukho Lee", "Jae-Jin Lee", "Woojoo Lee", "Massoud Pedram"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824925", "OA papers": [{"PaperId": "https://openalex.org/W2971464131", "PaperTitle": "TIP: A Temperature Effect Inversion-Aware Ultra-Low Power System-on-Chip Platform", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Electronics and Telecommunications Research Institute": 3.0, "Chung-Ang University": 1.0, "University of Southern California": 1.0}, "Authors": ["Kyuseung Han", "Sukho Lee", "Jaejin Lee", "Woojoo Lee", "Massoud Pedram"]}]}, {"DBLP title": "HR3AM: A Heat Resilient Design for RRAM-based Neuromorphic Computing.", "DBLP authors": ["Xiao Liu", "Mingxuan Zhou", "Tajana Simunic Rosing", "Jishen Zhao"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824926", "OA papers": [{"PaperId": "https://openalex.org/W2972054856", "PaperTitle": "HR<sup>3</sup>AM: A Heat Resilient Design for RRAM-based Neuromorphic Computing", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of California, San Diego": 4.0}, "Authors": ["Xiao Liu", "Mingxuan Zhou", "Tajana Rosing", "Jishen Zhao"]}]}, {"DBLP title": "TEA-DNN: the Quest for Time-Energy-Accuracy Co-optimized Deep Neural Networks.", "DBLP authors": ["Lile Cai", "Anne-Maelle Barneche", "Arthur Herbout", "Chuan Sheng Foo", "Jie Lin", "Vijay Ramaseshan Chandrasekhar", "Mohamed M. Sabry Aly"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824934", "OA papers": [{"PaperId": "https://openalex.org/W2971428146", "PaperTitle": "TEA-DNN: the Quest for Time-Energy-Accuracy Co-optimized Deep Neural Networks", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"I2R, Singapore": 4.0, "Sup\u00e9lec": 1.0, "ECP, France": 1.0, "NTU, Singapore#TAB#": 1.0}, "Authors": ["Lile Cai", "Anne-Maelle Barneche", "Arthur Herbout", "Chuan-Sheng Foo", "Jun Lin", "Vijay Chandrasekhar", "Mohamed M. Sabry"]}]}, {"DBLP title": "On Trade-off Between Static and Dynamic Power Consumption in NoC Power Gating.", "DBLP authors": ["Di Zhu", "Yunfan Li", "Lizhong Chen"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824936", "OA papers": [{"PaperId": "https://openalex.org/W2972036948", "PaperTitle": "On Trade-off Between Static and Dynamic Power Consumption in NoC Power Gating", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Southern California": 1.0, "Oregon State University": 2.0}, "Authors": ["Di Zhu", "Yunfan Li", "Long Qing Chen"]}]}, {"DBLP title": "A Compact Self-Capacitance Sensing Analog Front-End for a Touch Detection in Low-Power Mode.", "DBLP authors": ["Jiheon Park", "Young-Ha Hwang", "Jonghyun Oh", "Yoonho Song", "Jun-Eun Park", "Deog-Kyoon Jeong"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824937", "OA papers": [{"PaperId": "https://openalex.org/W2971434438", "PaperTitle": "A Compact Self-Capacitance Sensing Analog Front-End for a Touch Detection in Low-Power Mode", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Seoul National University": 6.0}, "Authors": ["Jiheon Park", "Young-Ha Hwang", "Jonghyun Oh", "Yoon-Ho Song", "Jun Yong Park", "Deog-Kyoon Jeong"]}]}, {"DBLP title": "An Energy-efficient On-chip Learning Architecture for STDP based Sparse Coding.", "DBLP authors": ["Heetak Kim", "Hoyoung Tang", "Jongsun Park"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824938", "OA papers": [{"PaperId": "https://openalex.org/W2971541781", "PaperTitle": "An Energy-efficient On-chip Learning Architecture for STDP based Sparse Coding", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"School of Electrical Engineering, Korea University, Seongbuk-Gu, Seoul, 02841": 3.0}, "Authors": ["Hee-Tak Kim", "Hoyoung Tang", "Jongsun Park"]}]}, {"DBLP title": "A Sound Activity Detector Embedded Low-Power MEMS Microphone Readout Interface for Speech Recognition.", "DBLP authors": ["Youngtae Yang", "Jun Soo Cho", "Byunggyu Lee", "Suhwan Kim"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824939", "OA papers": [{"PaperId": "https://openalex.org/W2971435112", "PaperTitle": "A Sound Activity Detector Embedded Low-Power MEMS Microphone Readout Interface for Speech Recognition", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Seoul National University": 4.0}, "Authors": ["Youngtae Yang", "Jun SooCho", "Byung-gyu Lee", "Suhwan Kim"]}]}, {"DBLP title": "An Ultra-Efficient Memristor-Based DNN Framework with Structured Weight Pruning and Quantization Using ADMM.", "DBLP authors": ["Geng Yuan", "Xiaolong Ma", "Caiwen Ding", "Sheng Lin", "Tianyun Zhang", "Zeinab S. Jalali", "Yilong Zhao", "Li Jiang", "Sucheta Soundarajan", "Yanzhi Wang"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824944", "OA papers": [{"PaperId": "https://openalex.org/W2971533524", "PaperTitle": "An Ultra-Efficient Memristor-Based DNN Framework with Structured Weight Pruning and Quantization Using ADMM", "Year": 2019, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"Boston University": 3.0, "Northeastern University": 2.5, "Syracuse University": 2.5, "Shanghai Jiao Tong University": 2.0}, "Authors": ["Geng Yuan", "Xiaolong Ma", "Caiwen Ding", "Sheng Hsien Lin", "Tianyun Zhang", "Zeinab S. Jalali", "Yilong Zhao", "Li Jun Jiang", "Sucheta Soundarajan", "Yanzhi Wang"]}]}, {"DBLP title": "Exploring the Relation between Monolithic 3D L1 GPU Cache Capacity and Warp Scheduling Efficiency.", "DBLP authors": ["Cong Thuan Do", "Young-Ho Gong", "Cheol Hong Kim", "Seon Wook Kim", "Sung Woo Chung"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824947", "OA papers": [{"PaperId": "https://openalex.org/W2971528351", "PaperTitle": "Exploring the Relation between Monolithic 3D L1 GPU Cache Capacity and Warp Scheduling Efficiency", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Korea University": 3.0, "Samsung (South Korea)": 1.0, "Chonnam National University": 1.0}, "Authors": ["Cong Thuan Do", "Young-Ho Gong", "Cheol Sang Kim", "Seon Jeong Kim", "Sung Phil Chung"]}]}, {"DBLP title": "Non-Volatile Memory utilizing Reconfigurable Ferroelectric Transistors to enable Differential Read and Energy-Efficient In-Memory Computation.", "DBLP authors": ["Sandeep Krishna Thirumala", "Shubham Jain", "Anand Raghunathan", "Sumeet Kumar Gupta"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824948", "OA papers": [{"PaperId": "https://openalex.org/W2971594460", "PaperTitle": "Non-Volatile Memory utilizing Reconfigurable Ferroelectric Transistors to enable Differential Read and Energy-Efficient In-Memory Computation", "Year": 2019, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Purdue University West Lafayette": 4.0}, "Authors": ["Sandeep Krishna Thirumala", "Shubham Jain", "Anand Raghunathan", "Sumeet Gupta"]}]}, {"DBLP title": "Improving Energy Efficiency by Memoizing Data Access Information.", "DBLP authors": ["Michael Stokes", "Ryan Baird", "Zhaoxiang Jin", "David B. Whalley", "Soner \u00d6nder"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824951", "OA papers": [{"PaperId": "https://openalex.org/W2971573768", "PaperTitle": "Improving Energy Efficiency by Memoizing Data Access Information", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Florida State University": 3.0, "Michigan Technological University": 2.0}, "Authors": ["Michael B. Stokes", "Ryan G. Baird", "Zhaoxiang Jin", "David Whalley", "Soner \u00d6nder"]}]}, {"DBLP title": "SHRIMP: Efficient Instruction Delivery with Domain Wall Memory.", "DBLP authors": ["Joonas Multanen", "Pekka J\u00e4\u00e4skel\u00e4inen", "Asif Ali Khan", "Fazal Hameed", "Jer\u00f3nimo Castrill\u00f3n"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824954", "OA papers": [{"PaperId": "https://openalex.org/W2971735931", "PaperTitle": "SHRIMP: Efficient Instruction Delivery with Domain Wall Memory", "Year": 2019, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Tampere University": 2.0, "TU Dresden": 3.0}, "Authors": ["Joonas Multanen", "Pekka J\u00e4\u00e4skel\u00e4inen", "Asif Khan", "Fazal Hameed", "Jeronimo Castrillon"]}]}, {"DBLP title": "BottleNet: A Deep Learning Architecture for Intelligent Mobile Cloud Computing Services.", "DBLP authors": ["Amir Erfan Eshratifar", "Amirhossein Esmaili", "Massoud Pedram"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824955", "OA papers": [{"PaperId": "https://openalex.org/W2971714613", "PaperTitle": "BottleNet: A Deep Learning Architecture for Intelligent Mobile Cloud Computing Services", "Year": 2019, "CitationCount": 82, "EstimatedCitation": 82, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Amir Erfan Eshratifar", "Amirhossein Esmaili", "Massoud Pedram"]}]}, {"DBLP title": "Robust Low Power Clock Synchronization for Multi-Die Systems.", "DBLP authors": ["Ragh Kuttappa", "Baris Taskin", "Scott Lerner", "Vasil Pano", "Ioannis Savidis"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824957", "OA papers": [{"PaperId": "https://openalex.org/W2971909604", "PaperTitle": "Robust Low Power Clock Synchronization for Multi-Die Systems", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Drexel University": 5.0}, "Authors": ["Ragh Kuttappa", "Baris Taskin", "Scott A. Lerner", "Vasil Pano", "Ioannis Savidis"]}]}, {"DBLP title": "SECO: A Scalable Accuracy Approximate Exponential Function Via Cross-Layer Optimization.", "DBLP authors": ["Di Wu", "Tianen Chen", "Chien-Fu Chen", "Oghenefego Ahia", "Joshua San Miguel", "Mikko H. Lipasti", "Younghyun Kim"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824959", "OA papers": [{"PaperId": "https://openalex.org/W2971601850", "PaperTitle": "SECO: A Scalable Accuracy Approximate Exponential Function Via Cross-Layer Optimization", "Year": 2019, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Wisconsin\u2013Madison": 7.0}, "Authors": ["Di Wu", "Tianen Chen", "Chien-Fu Chen", "Oghenefego Ahia", "Joshua San Miguel", "Mikko H. Lipasti", "Younghyun Kim"]}]}, {"DBLP title": "Modeling and Optimization of Chip Cooling with Two-Phase Vapor Chambers.", "DBLP authors": ["Zihao Yuan", "Geoffrey Vaartstra", "Prachi Shukla", "Sherief Reda", "Evelyn Wang", "Ayse K. Coskun"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824965", "OA papers": [{"PaperId": "https://openalex.org/W2971630296", "PaperTitle": "Modeling and Optimization of Chip Cooling with Two-Phase Vapor Chambers", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Boston University": 3.0, "Massachusetts Institute of Technology": 2.0, "Brown University": 1.0}, "Authors": ["Zihao Yuan", "Geoffrey Vaartstra", "Prachi Shukla", "Sherief Reda", "Evelyn N. Wang", "Ayse K. Coskun"]}]}, {"DBLP title": "A 65nm switched source line sub-threshold ROM using data encoding, with 0.3V Vmin and 47fJ/b access energy.", "DBLP authors": ["Supreet Jeloka", "Pranay Prabhat", "Graham Knight", "James Myers"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824967", "OA papers": [{"PaperId": "https://openalex.org/W2971399527", "PaperTitle": "A 65nm switched source line sub-threshold ROM using data encoding, with 0.3V Vmin and 47fJ/b access energy", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Arm Inc, Austin, USA": 1.0, "ARM (United Kingdom)": 3.0}, "Authors": ["Supreet Jeloka", "Pranay Prabhat", "Graham Knight", "James R. Myers"]}]}, {"DBLP title": "An Automated Approximation Methodology for Arithmetic Circuits.", "DBLP authors": ["Sayandip De", "Jos Huisken", "Henk Corporaal"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824974", "OA papers": [{"PaperId": "https://openalex.org/W2971844763", "PaperTitle": "An Automated Approximation Methodology for Arithmetic Circuits", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Eindhoven University of Technology": 3.0}, "Authors": ["Sayandip De", "Jos Huisken", "Henk Corporaal"]}]}, {"DBLP title": "WMixNet: An Energy-Scalable and Computationally Lightweight Deep Learning Accelerator.", "DBLP authors": ["Sangwoo Jung", "Seungsik Moon", "Youngjoo Lee", "Jaeha Kung"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824978", "OA papers": [{"PaperId": "https://openalex.org/W2971465303", "PaperTitle": "MixNet: An Energy-Scalable and Computationally Lightweight Deep Learning Accelerator", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Daegu Gyeongbuk Institute of Science and Technology": 2.0, "Pohang University of Science and Technology": 2.0}, "Authors": ["Sangwoo Jung", "Seungsik Moon", "Young-Joo Lee", "Jaeha Kung"]}]}, {"DBLP title": "SHINE: A Novel SHA-3 Implementation Using ReRAM-based In-Memory Computing.", "DBLP authors": ["Karthikeyan Nagarajan", "Sina Sayyah Ensan", "Mohammad Nasim Imtiaz Khan", "Swaroop Ghosh", "Anupam Chattopadhyay"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824979", "OA papers": [{"PaperId": "https://openalex.org/W2971657531", "PaperTitle": "SHINE: A Novel SHA-3 Implementation Using ReRAM-based In-Memory Computing", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"Pennsylvania State University": 4.0, "Nanyang Technological University": 1.0}, "Authors": ["Karthikeyan Nagarajan", "Sina Sayyah Ensan", "Mohammad Monirujjaman Khan", "Swaroop Ghosh", "Anupam Chattopadhyay"]}]}, {"DBLP title": "CNN-Based Camera-less User Attention Detection for Smartphone Power Management.", "DBLP authors": ["Daniele Jahier Pagliari", "Matteo Ansaldi", "Enrico Macii", "Massimo Poncino"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824982", "OA papers": [{"PaperId": "https://openalex.org/W2971553241", "PaperTitle": "CNN-Based Camera-less User Attention Detection for Smartphone Power Management", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Polytechnic University of Turin": 4.0}, "Authors": ["Daniele Jahier Pagliari", "Matteo Ansaldi", "Enrico Macii", "Massimo Poncino"]}]}, {"DBLP title": "Enhanced 3D Implementation of an Arm\u00ae Cortex\u00ae-A Microprocessor.", "DBLP authors": ["Xiaoqing Xu", "Mudit Bhargava", "Steve Moore", "Saurabh Sinha", "Brian Cline"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824984", "OA papers": [{"PaperId": "https://openalex.org/W2971948178", "PaperTitle": "Enhanced 3D Implementation of an Arm<sup>\u00ae</sup> Cortex<sup>\u00ae</sup>-A Microprocessor", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"American Rock Mechanics Association": 5.0}, "Authors": ["Xiaoqing Xu", "Mudit Bhargava", "Steve Moore", "Saurabh Sinha", "Brian Cline"]}]}, {"DBLP title": "A Probabilistic Approach to Energy-Constrained Mixed-Criticality Systems.", "DBLP authors": ["Federico Reghenzani", "Giuseppe Massari", "William Fornaciari"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824991", "OA papers": [{"PaperId": "https://openalex.org/W2972025803", "PaperTitle": "A Probabilistic Approach to Energy-Constrained Mixed-Criticality Systems", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Politecnico di Milano": 3.0}, "Authors": ["Federico Reghenzani", "Giuseppe Massari", "William Fornaciari"]}]}, {"DBLP title": "Power Delivery Resonant Virus: Concept and Applications.", "DBLP authors": ["Tianhao Shen", "Di Gao", "Yiyu Shi", "Cheng Zhuo"], "year": 2019, "doi": "https://doi.org/10.1109/ISLPED.2019.8824993", "OA papers": [{"PaperId": "https://openalex.org/W2972180141", "PaperTitle": "Power Delivery Resonant Virus: Concept and Applications", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Zhejiang University": 3.0, "University of Notre Dame": 1.0}, "Authors": ["Tianhao Shen", "Di Gao", "Yiyu Shi", "Cheng Zhuo"]}]}]