
MegaPrj_f446re.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001964  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08001b28  08001b28  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08001b28  08001b28  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  08001b28  08001b28  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001b28  08001b28  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001b28  08001b28  00011b28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001b2c  08001b2c  00011b2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08001b30  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000108  20000088  08001bb8  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000190  08001bb8  00020190  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00003e06  00000000  00000000  000200fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000dfb  00000000  00000000  00023f01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000448  00000000  00000000  00024d00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000313  00000000  00000000  00025148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002d89  00000000  00000000  0002545b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000542f  00000000  00000000  000281e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0000b509  00000000  00000000  0002d613  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000ef4  00000000  00000000  00038b1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000090  00000000  00000000  00039a10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000088 	.word	0x20000088
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08001b10 	.word	0x08001b10

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	2000008c 	.word	0x2000008c
 8000200:	08001b10 	.word	0x08001b10

08000204 <ds1307_RTC_init>:
			.I2C_Num = I2C_NUMBER_1,
			.I2C_Pclk_MHZ = 16,
			.SCL_Frequency_KHZ =100,
			.Stretch_state =CLK_STRETCH_ENABLED};

uint8_t ds1307_RTC_init(){ //Error State return CH bit. If it's is 1 so init failed
 8000204:	b580      	push	{r7, lr}
 8000206:	b082      	sub	sp, #8
 8000208:	af00      	add	r7, sp, #0
	//init I2C pins
	ds1307_i2c_pin_config();
 800020a:	f000 f815 	bl	8000238 <ds1307_i2c_pin_config>
	//init i2c driver + dma
	ds1307_i2c_config();
 800020e:	f000 f821 	bl	8000254 <ds1307_i2c_config>
	I2C_Enable_DMA(I2C_Num);
 8000212:	2000      	movs	r0, #0
 8000214:	f001 f85c 	bl	80012d0 <I2C_Enable_DMA>
	//init dma for both I2C_RX & I2C_TX
	ds1307_dma_config();
 8000218:	f000 f826 	bl	8000268 <ds1307_dma_config>
	// make clk halt = 0
	ds1307_write(0x00,DS1307_SEC_ADD);
 800021c:	2100      	movs	r1, #0
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f830 	bl	8000284 <ds1307_write>
	//read clk halt bit
	uint8_t clkState = ds1307_read(DS1307_SEC_ADD);
 8000224:	2000      	movs	r0, #0
 8000226:	f000 f84b 	bl	80002c0 <ds1307_read>
 800022a:	4603      	mov	r3, r0
 800022c:	71fb      	strb	r3, [r7, #7]
return clkState;
 800022e:	79fb      	ldrb	r3, [r7, #7]
}
 8000230:	4618      	mov	r0, r3
 8000232:	3708      	adds	r7, #8
 8000234:	46bd      	mov	sp, r7
 8000236:	bd80      	pop	{r7, pc}

08000238 <ds1307_i2c_pin_config>:
	u8_rtc_date->MONTH= bcd_to_binary(ds1307_read(DS1307_MONTH_ADD));
	u8_rtc_date->YEAR= bcd_to_binary(ds1307_read(DS1307_YEAR_ADD));
}

// function to configure the data and clk pins of the I2C by GPIO
static void ds1307_i2c_pin_config(){
 8000238:	b580      	push	{r7, lr}
 800023a:	af00      	add	r7, sp, #0
	GPIO_u8PinInit(&sda_config);
 800023c:	4803      	ldr	r0, [pc, #12]	; (800024c <ds1307_i2c_pin_config+0x14>)
 800023e:	f000 fd1f 	bl	8000c80 <GPIO_u8PinInit>
	GPIO_u8PinInit(&scl_config);
 8000242:	4803      	ldr	r0, [pc, #12]	; (8000250 <ds1307_i2c_pin_config+0x18>)
 8000244:	f000 fd1c 	bl	8000c80 <GPIO_u8PinInit>
}
 8000248:	bf00      	nop
 800024a:	bd80      	pop	{r7, pc}
 800024c:	20000018 	.word	0x20000018
 8000250:	20000020 	.word	0x20000020

08000254 <ds1307_i2c_config>:

// function to configure the I2C module
static void ds1307_i2c_config(){
 8000254:	b580      	push	{r7, lr}
 8000256:	af00      	add	r7, sp, #0
	I2C_Init(&i2c_config);
 8000258:	4802      	ldr	r0, [pc, #8]	; (8000264 <ds1307_i2c_config+0x10>)
 800025a:	f000 fe3f 	bl	8000edc <I2C_Init>
}
 800025e:	bf00      	nop
 8000260:	bd80      	pop	{r7, pc}
 8000262:	bf00      	nop
 8000264:	20000028 	.word	0x20000028

08000268 <ds1307_dma_config>:

//function to configure DMA for I2C1_rx and I2C1_tx
static void ds1307_dma_config(){
 8000268:	b580      	push	{r7, lr}
 800026a:	af00      	add	r7, sp, #0
	DMA1_init(&i2c1RX_dma_config);
 800026c:	4803      	ldr	r0, [pc, #12]	; (800027c <ds1307_dma_config+0x14>)
 800026e:	f000 f84f 	bl	8000310 <DMA1_init>
	DMA1_init(&i2c1TX_dma_config);
 8000272:	4803      	ldr	r0, [pc, #12]	; (8000280 <ds1307_dma_config+0x18>)
 8000274:	f000 f84c 	bl	8000310 <DMA1_init>
}
 8000278:	bf00      	nop
 800027a:	bd80      	pop	{r7, pc}
 800027c:	20000000 	.word	0x20000000
 8000280:	2000000c 	.word	0x2000000c

08000284 <ds1307_write>:
 * @function 		:	ds1307_write
 * @brief			:	write in ds1307_RTC
 * @param			:	value: value to be write in the RTC
 * 					:	address: REG address that the value is going to be written in
 */
static void ds1307_write(uint8_t value ,uint8_t reg_address ){
 8000284:	b580      	push	{r7, lr}
 8000286:	b086      	sub	sp, #24
 8000288:	af02      	add	r7, sp, #8
 800028a:	4603      	mov	r3, r0
 800028c:	460a      	mov	r2, r1
 800028e:	71fb      	strb	r3, [r7, #7]
 8000290:	4613      	mov	r3, r2
 8000292:	71bb      	strb	r3, [r7, #6]
	uint8_t tx[2]= {reg_address,value};
 8000294:	79bb      	ldrb	r3, [r7, #6]
 8000296:	733b      	strb	r3, [r7, #12]
 8000298:	79fb      	ldrb	r3, [r7, #7]
 800029a:	737b      	strb	r3, [r7, #13]
	//transmit slaveAddress, RegAddress then Value
	I2C_Master_Transmit_DMA(&i2c_config, DS1307_I2C_SALVE_ADDRESS_W, tx, 2, &i2c1TX_dma_config);
 800029c:	f107 020c 	add.w	r2, r7, #12
 80002a0:	4b05      	ldr	r3, [pc, #20]	; (80002b8 <ds1307_write+0x34>)
 80002a2:	9300      	str	r3, [sp, #0]
 80002a4:	2302      	movs	r3, #2
 80002a6:	21d0      	movs	r1, #208	; 0xd0
 80002a8:	4804      	ldr	r0, [pc, #16]	; (80002bc <ds1307_write+0x38>)
 80002aa:	f000 ff53 	bl	8001154 <I2C_Master_Transmit_DMA>
}
 80002ae:	bf00      	nop
 80002b0:	3710      	adds	r7, #16
 80002b2:	46bd      	mov	sp, r7
 80002b4:	bd80      	pop	{r7, pc}
 80002b6:	bf00      	nop
 80002b8:	2000000c 	.word	0x2000000c
 80002bc:	20000028 	.word	0x20000028

080002c0 <ds1307_read>:
/*
 * @function 		:	ds1307_read
 * @brief			:	read from ds1307_RTC
 * @param			:	address: REG address that is going to be read
 */
static uint8_t ds1307_read(uint8_t reg_address ){
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b084      	sub	sp, #16
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	4603      	mov	r3, r0
 80002c8:	71fb      	strb	r3, [r7, #7]
	uint8_t recived_data;
	//combined msg write the slave address with WRITE(LSB 0), reg address then send the slave address with READ(LSB 1) to read it

	//send Address packet with write
	I2C_SendAddressPacketMTransmitter_DMA(&i2c_config, DS1307_I2C_SALVE_ADDRESS_W, &i2c1TX_dma_config);
 80002ca:	4a0e      	ldr	r2, [pc, #56]	; (8000304 <ds1307_read+0x44>)
 80002cc:	21d0      	movs	r1, #208	; 0xd0
 80002ce:	480e      	ldr	r0, [pc, #56]	; (8000308 <ds1307_read+0x48>)
 80002d0:	f001 f8e2 	bl	8001498 <I2C_SendAddressPacketMTransmitter_DMA>

	//send regAdress to access
	I2C_SendDataPacket_DMA(&i2c_config, reg_address, &i2c1TX_dma_config);
 80002d4:	79fb      	ldrb	r3, [r7, #7]
 80002d6:	4a0b      	ldr	r2, [pc, #44]	; (8000304 <ds1307_read+0x44>)
 80002d8:	4619      	mov	r1, r3
 80002da:	480b      	ldr	r0, [pc, #44]	; (8000308 <ds1307_read+0x48>)
 80002dc:	f001 f92c 	bl	8001538 <I2C_SendDataPacket_DMA>

	//send repeated start with Address packet with read
	I2C_SendAddressPacketMReceiver_DMA(&i2c_config, DS1307_I2C_SALVE_ADDRESS_R,&i2c1TX_dma_config );
 80002e0:	4a08      	ldr	r2, [pc, #32]	; (8000304 <ds1307_read+0x44>)
 80002e2:	21d1      	movs	r1, #209	; 0xd1
 80002e4:	4808      	ldr	r0, [pc, #32]	; (8000308 <ds1307_read+0x48>)
 80002e6:	f001 f95d 	bl	80015a4 <I2C_SendAddressPacketMReceiver_DMA>

	//receive data
	I2C_Master_Receive_DMA(&i2c_config, &recived_data, &i2c1RX_dma_config);
 80002ea:	f107 030f 	add.w	r3, r7, #15
 80002ee:	4a07      	ldr	r2, [pc, #28]	; (800030c <ds1307_read+0x4c>)
 80002f0:	4619      	mov	r1, r3
 80002f2:	4805      	ldr	r0, [pc, #20]	; (8000308 <ds1307_read+0x48>)
 80002f4:	f000 ffbc 	bl	8001270 <I2C_Master_Receive_DMA>
	return recived_data;
 80002f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80002fa:	4618      	mov	r0, r3
 80002fc:	3710      	adds	r7, #16
 80002fe:	46bd      	mov	sp, r7
 8000300:	bd80      	pop	{r7, pc}
 8000302:	bf00      	nop
 8000304:	2000000c 	.word	0x2000000c
 8000308:	20000028 	.word	0x20000028
 800030c:	20000000 	.word	0x20000000

08000310 <DMA1_init>:
#include "DMA1_config.h"
#include "DMA1_interface.h"

static void (*ptr_callBack[9])(void);
uint8_t DMA1_init(DMA1_CONFIGRATION_t* config)
{
 8000310:	b480      	push	{r7}
 8000312:	b085      	sub	sp, #20
 8000314:	af00      	add	r7, sp, #0
 8000316:	6078      	str	r0, [r7, #4]
	uint8_t Local_u8ErrorState = OK;
 8000318:	2301      	movs	r3, #1
 800031a:	73fb      	strb	r3, [r7, #15]

	if(config!=NULL)
 800031c:	687b      	ldr	r3, [r7, #4]
 800031e:	2b00      	cmp	r3, #0
 8000320:	f000 820f 	beq.w	8000742 <DMA1_init+0x432>
	{
		if(config->channelNum>CHANNEL7||config->streamNum>STREAM7)
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	79db      	ldrb	r3, [r3, #7]
 8000328:	2b07      	cmp	r3, #7
 800032a:	d803      	bhi.n	8000334 <DMA1_init+0x24>
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	781b      	ldrb	r3, [r3, #0]
 8000330:	2b07      	cmp	r3, #7
 8000332:	d901      	bls.n	8000338 <DMA1_init+0x28>
		{
			Local_u8ErrorState = NOK;
 8000334:	2300      	movs	r3, #0
 8000336:	73fb      	strb	r3, [r7, #15]

		}
		/*****choose channel******/
		DMA1_SCRx(config->streamNum)&=~(DMA1_CHSEL_MASK<<DMA1_SCR_CHSEL);
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	781b      	ldrb	r3, [r3, #0]
 800033c:	461a      	mov	r2, r3
 800033e:	4613      	mov	r3, r2
 8000340:	005b      	lsls	r3, r3, #1
 8000342:	4413      	add	r3, r2
 8000344:	00db      	lsls	r3, r3, #3
 8000346:	461a      	mov	r2, r3
 8000348:	4bbe      	ldr	r3, [pc, #760]	; (8000644 <DMA1_init+0x334>)
 800034a:	4413      	add	r3, r2
 800034c:	681a      	ldr	r2, [r3, #0]
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	781b      	ldrb	r3, [r3, #0]
 8000352:	4619      	mov	r1, r3
 8000354:	460b      	mov	r3, r1
 8000356:	005b      	lsls	r3, r3, #1
 8000358:	440b      	add	r3, r1
 800035a:	00db      	lsls	r3, r3, #3
 800035c:	4619      	mov	r1, r3
 800035e:	4bb9      	ldr	r3, [pc, #740]	; (8000644 <DMA1_init+0x334>)
 8000360:	440b      	add	r3, r1
 8000362:	4619      	mov	r1, r3
 8000364:	f022 6360 	bic.w	r3, r2, #234881024	; 0xe000000
 8000368:	600b      	str	r3, [r1, #0]
		DMA1_SCRx(config->streamNum)|=(config->channelNum<<DMA1_SCR_CHSEL);
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	781b      	ldrb	r3, [r3, #0]
 800036e:	461a      	mov	r2, r3
 8000370:	4613      	mov	r3, r2
 8000372:	005b      	lsls	r3, r3, #1
 8000374:	4413      	add	r3, r2
 8000376:	00db      	lsls	r3, r3, #3
 8000378:	461a      	mov	r2, r3
 800037a:	4bb2      	ldr	r3, [pc, #712]	; (8000644 <DMA1_init+0x334>)
 800037c:	4413      	add	r3, r2
 800037e:	681a      	ldr	r2, [r3, #0]
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	79db      	ldrb	r3, [r3, #7]
 8000384:	065b      	lsls	r3, r3, #25
 8000386:	4618      	mov	r0, r3
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	781b      	ldrb	r3, [r3, #0]
 800038c:	4619      	mov	r1, r3
 800038e:	460b      	mov	r3, r1
 8000390:	005b      	lsls	r3, r3, #1
 8000392:	440b      	add	r3, r1
 8000394:	00db      	lsls	r3, r3, #3
 8000396:	4619      	mov	r1, r3
 8000398:	4baa      	ldr	r3, [pc, #680]	; (8000644 <DMA1_init+0x334>)
 800039a:	440b      	add	r3, r1
 800039c:	4619      	mov	r1, r3
 800039e:	ea42 0300 	orr.w	r3, r2, r0
 80003a2:	600b      	str	r3, [r1, #0]
		/*****choose priority******/
		DMA1_SCRx(config->streamNum)&=~(DMA1_PRIORITY_MASK <<DMA1_SCR_PRIORITY );
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	781b      	ldrb	r3, [r3, #0]
 80003a8:	461a      	mov	r2, r3
 80003aa:	4613      	mov	r3, r2
 80003ac:	005b      	lsls	r3, r3, #1
 80003ae:	4413      	add	r3, r2
 80003b0:	00db      	lsls	r3, r3, #3
 80003b2:	461a      	mov	r2, r3
 80003b4:	4ba3      	ldr	r3, [pc, #652]	; (8000644 <DMA1_init+0x334>)
 80003b6:	4413      	add	r3, r2
 80003b8:	681a      	ldr	r2, [r3, #0]
 80003ba:	687b      	ldr	r3, [r7, #4]
 80003bc:	781b      	ldrb	r3, [r3, #0]
 80003be:	4619      	mov	r1, r3
 80003c0:	460b      	mov	r3, r1
 80003c2:	005b      	lsls	r3, r3, #1
 80003c4:	440b      	add	r3, r1
 80003c6:	00db      	lsls	r3, r3, #3
 80003c8:	4619      	mov	r1, r3
 80003ca:	4b9e      	ldr	r3, [pc, #632]	; (8000644 <DMA1_init+0x334>)
 80003cc:	440b      	add	r3, r1
 80003ce:	4619      	mov	r1, r3
 80003d0:	f422 3340 	bic.w	r3, r2, #196608	; 0x30000
 80003d4:	600b      	str	r3, [r1, #0]
		DMA1_SCRx(config->streamNum)|=(config->priority<<DMA1_SCR_PRIORITY );
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	781b      	ldrb	r3, [r3, #0]
 80003da:	461a      	mov	r2, r3
 80003dc:	4613      	mov	r3, r2
 80003de:	005b      	lsls	r3, r3, #1
 80003e0:	4413      	add	r3, r2
 80003e2:	00db      	lsls	r3, r3, #3
 80003e4:	461a      	mov	r2, r3
 80003e6:	4b97      	ldr	r3, [pc, #604]	; (8000644 <DMA1_init+0x334>)
 80003e8:	4413      	add	r3, r2
 80003ea:	681a      	ldr	r2, [r3, #0]
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	789b      	ldrb	r3, [r3, #2]
 80003f0:	041b      	lsls	r3, r3, #16
 80003f2:	4618      	mov	r0, r3
 80003f4:	687b      	ldr	r3, [r7, #4]
 80003f6:	781b      	ldrb	r3, [r3, #0]
 80003f8:	4619      	mov	r1, r3
 80003fa:	460b      	mov	r3, r1
 80003fc:	005b      	lsls	r3, r3, #1
 80003fe:	440b      	add	r3, r1
 8000400:	00db      	lsls	r3, r3, #3
 8000402:	4619      	mov	r1, r3
 8000404:	4b8f      	ldr	r3, [pc, #572]	; (8000644 <DMA1_init+0x334>)
 8000406:	440b      	add	r3, r1
 8000408:	4619      	mov	r1, r3
 800040a:	ea42 0300 	orr.w	r3, r2, r0
 800040e:	600b      	str	r3, [r1, #0]
		/*****choose increment mode for periphral******/
		DMA1_SCRx(config->streamNum)&=~( DMA1_PINC_MASK <<DMA1_SCR_PINC );
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	781b      	ldrb	r3, [r3, #0]
 8000414:	461a      	mov	r2, r3
 8000416:	4613      	mov	r3, r2
 8000418:	005b      	lsls	r3, r3, #1
 800041a:	4413      	add	r3, r2
 800041c:	00db      	lsls	r3, r3, #3
 800041e:	461a      	mov	r2, r3
 8000420:	4b88      	ldr	r3, [pc, #544]	; (8000644 <DMA1_init+0x334>)
 8000422:	4413      	add	r3, r2
 8000424:	681a      	ldr	r2, [r3, #0]
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	781b      	ldrb	r3, [r3, #0]
 800042a:	4619      	mov	r1, r3
 800042c:	460b      	mov	r3, r1
 800042e:	005b      	lsls	r3, r3, #1
 8000430:	440b      	add	r3, r1
 8000432:	00db      	lsls	r3, r3, #3
 8000434:	4619      	mov	r1, r3
 8000436:	4b83      	ldr	r3, [pc, #524]	; (8000644 <DMA1_init+0x334>)
 8000438:	440b      	add	r3, r1
 800043a:	4619      	mov	r1, r3
 800043c:	f422 7300 	bic.w	r3, r2, #512	; 0x200
 8000440:	600b      	str	r3, [r1, #0]
		DMA1_SCRx(config->streamNum)|=(config->Periphral_state<<DMA1_SCR_PINC );
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	781b      	ldrb	r3, [r3, #0]
 8000446:	461a      	mov	r2, r3
 8000448:	4613      	mov	r3, r2
 800044a:	005b      	lsls	r3, r3, #1
 800044c:	4413      	add	r3, r2
 800044e:	00db      	lsls	r3, r3, #3
 8000450:	461a      	mov	r2, r3
 8000452:	4b7c      	ldr	r3, [pc, #496]	; (8000644 <DMA1_init+0x334>)
 8000454:	4413      	add	r3, r2
 8000456:	681a      	ldr	r2, [r3, #0]
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	795b      	ldrb	r3, [r3, #5]
 800045c:	025b      	lsls	r3, r3, #9
 800045e:	4618      	mov	r0, r3
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	781b      	ldrb	r3, [r3, #0]
 8000464:	4619      	mov	r1, r3
 8000466:	460b      	mov	r3, r1
 8000468:	005b      	lsls	r3, r3, #1
 800046a:	440b      	add	r3, r1
 800046c:	00db      	lsls	r3, r3, #3
 800046e:	4619      	mov	r1, r3
 8000470:	4b74      	ldr	r3, [pc, #464]	; (8000644 <DMA1_init+0x334>)
 8000472:	440b      	add	r3, r1
 8000474:	4619      	mov	r1, r3
 8000476:	ea42 0300 	orr.w	r3, r2, r0
 800047a:	600b      	str	r3, [r1, #0]
		/*****choose increment mode for memory******/
		DMA1_SCRx(config->streamNum)&=~(DMA1_MINC_MASK<<DMA1_SCR_MINC );
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	781b      	ldrb	r3, [r3, #0]
 8000480:	461a      	mov	r2, r3
 8000482:	4613      	mov	r3, r2
 8000484:	005b      	lsls	r3, r3, #1
 8000486:	4413      	add	r3, r2
 8000488:	00db      	lsls	r3, r3, #3
 800048a:	461a      	mov	r2, r3
 800048c:	4b6d      	ldr	r3, [pc, #436]	; (8000644 <DMA1_init+0x334>)
 800048e:	4413      	add	r3, r2
 8000490:	681a      	ldr	r2, [r3, #0]
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	781b      	ldrb	r3, [r3, #0]
 8000496:	4619      	mov	r1, r3
 8000498:	460b      	mov	r3, r1
 800049a:	005b      	lsls	r3, r3, #1
 800049c:	440b      	add	r3, r1
 800049e:	00db      	lsls	r3, r3, #3
 80004a0:	4619      	mov	r1, r3
 80004a2:	4b68      	ldr	r3, [pc, #416]	; (8000644 <DMA1_init+0x334>)
 80004a4:	440b      	add	r3, r1
 80004a6:	4619      	mov	r1, r3
 80004a8:	f422 6380 	bic.w	r3, r2, #1024	; 0x400
 80004ac:	600b      	str	r3, [r1, #0]
		DMA1_SCRx(config->streamNum)|=(config->Memory_state<<DMA1_SCR_MINC );
 80004ae:	687b      	ldr	r3, [r7, #4]
 80004b0:	781b      	ldrb	r3, [r3, #0]
 80004b2:	461a      	mov	r2, r3
 80004b4:	4613      	mov	r3, r2
 80004b6:	005b      	lsls	r3, r3, #1
 80004b8:	4413      	add	r3, r2
 80004ba:	00db      	lsls	r3, r3, #3
 80004bc:	461a      	mov	r2, r3
 80004be:	4b61      	ldr	r3, [pc, #388]	; (8000644 <DMA1_init+0x334>)
 80004c0:	4413      	add	r3, r2
 80004c2:	681a      	ldr	r2, [r3, #0]
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	799b      	ldrb	r3, [r3, #6]
 80004c8:	029b      	lsls	r3, r3, #10
 80004ca:	4618      	mov	r0, r3
 80004cc:	687b      	ldr	r3, [r7, #4]
 80004ce:	781b      	ldrb	r3, [r3, #0]
 80004d0:	4619      	mov	r1, r3
 80004d2:	460b      	mov	r3, r1
 80004d4:	005b      	lsls	r3, r3, #1
 80004d6:	440b      	add	r3, r1
 80004d8:	00db      	lsls	r3, r3, #3
 80004da:	4619      	mov	r1, r3
 80004dc:	4b59      	ldr	r3, [pc, #356]	; (8000644 <DMA1_init+0x334>)
 80004de:	440b      	add	r3, r1
 80004e0:	4619      	mov	r1, r3
 80004e2:	ea42 0300 	orr.w	r3, r2, r0
 80004e6:	600b      	str	r3, [r1, #0]
		/*****choose Transmition_type******/
		DMA1_SCRx(config->streamNum)&=~(DMA1_TRANSIMITION_MODE_MASK <<DMA1_SCR_DMA1_TRANSIMITION_MODE );
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	781b      	ldrb	r3, [r3, #0]
 80004ec:	461a      	mov	r2, r3
 80004ee:	4613      	mov	r3, r2
 80004f0:	005b      	lsls	r3, r3, #1
 80004f2:	4413      	add	r3, r2
 80004f4:	00db      	lsls	r3, r3, #3
 80004f6:	461a      	mov	r2, r3
 80004f8:	4b52      	ldr	r3, [pc, #328]	; (8000644 <DMA1_init+0x334>)
 80004fa:	4413      	add	r3, r2
 80004fc:	681a      	ldr	r2, [r3, #0]
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	781b      	ldrb	r3, [r3, #0]
 8000502:	4619      	mov	r1, r3
 8000504:	460b      	mov	r3, r1
 8000506:	005b      	lsls	r3, r3, #1
 8000508:	440b      	add	r3, r1
 800050a:	00db      	lsls	r3, r3, #3
 800050c:	4619      	mov	r1, r3
 800050e:	4b4d      	ldr	r3, [pc, #308]	; (8000644 <DMA1_init+0x334>)
 8000510:	440b      	add	r3, r1
 8000512:	4619      	mov	r1, r3
 8000514:	f022 03c0 	bic.w	r3, r2, #192	; 0xc0
 8000518:	600b      	str	r3, [r1, #0]
		DMA1_SCRx(config->streamNum)|=(config->transimition_mode<<DMA1_SCR_DMA1_TRANSIMITION_MODE );
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	781b      	ldrb	r3, [r3, #0]
 800051e:	461a      	mov	r2, r3
 8000520:	4613      	mov	r3, r2
 8000522:	005b      	lsls	r3, r3, #1
 8000524:	4413      	add	r3, r2
 8000526:	00db      	lsls	r3, r3, #3
 8000528:	461a      	mov	r2, r3
 800052a:	4b46      	ldr	r3, [pc, #280]	; (8000644 <DMA1_init+0x334>)
 800052c:	4413      	add	r3, r2
 800052e:	681a      	ldr	r2, [r3, #0]
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	791b      	ldrb	r3, [r3, #4]
 8000534:	019b      	lsls	r3, r3, #6
 8000536:	4618      	mov	r0, r3
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	4619      	mov	r1, r3
 800053e:	460b      	mov	r3, r1
 8000540:	005b      	lsls	r3, r3, #1
 8000542:	440b      	add	r3, r1
 8000544:	00db      	lsls	r3, r3, #3
 8000546:	4619      	mov	r1, r3
 8000548:	4b3e      	ldr	r3, [pc, #248]	; (8000644 <DMA1_init+0x334>)
 800054a:	440b      	add	r3, r1
 800054c:	4619      	mov	r1, r3
 800054e:	ea42 0300 	orr.w	r3, r2, r0
 8000552:	600b      	str	r3, [r1, #0]
		/**enable interrupt***/
		DMA1_SCRx(config->streamNum)|=(1<<4);
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	781b      	ldrb	r3, [r3, #0]
 8000558:	461a      	mov	r2, r3
 800055a:	4613      	mov	r3, r2
 800055c:	005b      	lsls	r3, r3, #1
 800055e:	4413      	add	r3, r2
 8000560:	00db      	lsls	r3, r3, #3
 8000562:	461a      	mov	r2, r3
 8000564:	4b37      	ldr	r3, [pc, #220]	; (8000644 <DMA1_init+0x334>)
 8000566:	4413      	add	r3, r2
 8000568:	681a      	ldr	r2, [r3, #0]
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	781b      	ldrb	r3, [r3, #0]
 800056e:	4619      	mov	r1, r3
 8000570:	460b      	mov	r3, r1
 8000572:	005b      	lsls	r3, r3, #1
 8000574:	440b      	add	r3, r1
 8000576:	00db      	lsls	r3, r3, #3
 8000578:	4619      	mov	r1, r3
 800057a:	4b32      	ldr	r3, [pc, #200]	; (8000644 <DMA1_init+0x334>)
 800057c:	440b      	add	r3, r1
 800057e:	4619      	mov	r1, r3
 8000580:	f042 0310 	orr.w	r3, r2, #16
 8000584:	600b      	str	r3, [r1, #0]

		/******* configure mode*****/
		DMA1_SFCRx(config->streamNum)&=~(DMA1_MODE_MASK <<DMA1_SCR_MODE);
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	781b      	ldrb	r3, [r3, #0]
 800058a:	461a      	mov	r2, r3
 800058c:	4613      	mov	r3, r2
 800058e:	005b      	lsls	r3, r3, #1
 8000590:	4413      	add	r3, r2
 8000592:	00db      	lsls	r3, r3, #3
 8000594:	461a      	mov	r2, r3
 8000596:	4b2c      	ldr	r3, [pc, #176]	; (8000648 <DMA1_init+0x338>)
 8000598:	4413      	add	r3, r2
 800059a:	681a      	ldr	r2, [r3, #0]
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	4619      	mov	r1, r3
 80005a2:	460b      	mov	r3, r1
 80005a4:	005b      	lsls	r3, r3, #1
 80005a6:	440b      	add	r3, r1
 80005a8:	00db      	lsls	r3, r3, #3
 80005aa:	4619      	mov	r1, r3
 80005ac:	4b26      	ldr	r3, [pc, #152]	; (8000648 <DMA1_init+0x338>)
 80005ae:	440b      	add	r3, r1
 80005b0:	4619      	mov	r1, r3
 80005b2:	f022 0304 	bic.w	r3, r2, #4
 80005b6:	600b      	str	r3, [r1, #0]
		DMA1_SFCRx(config->streamNum)|=(config->mode<<DMA1_SCR_MODE);
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	461a      	mov	r2, r3
 80005be:	4613      	mov	r3, r2
 80005c0:	005b      	lsls	r3, r3, #1
 80005c2:	4413      	add	r3, r2
 80005c4:	00db      	lsls	r3, r3, #3
 80005c6:	461a      	mov	r2, r3
 80005c8:	4b1f      	ldr	r3, [pc, #124]	; (8000648 <DMA1_init+0x338>)
 80005ca:	4413      	add	r3, r2
 80005cc:	681a      	ldr	r2, [r3, #0]
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	785b      	ldrb	r3, [r3, #1]
 80005d2:	009b      	lsls	r3, r3, #2
 80005d4:	4618      	mov	r0, r3
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	4619      	mov	r1, r3
 80005dc:	460b      	mov	r3, r1
 80005de:	005b      	lsls	r3, r3, #1
 80005e0:	440b      	add	r3, r1
 80005e2:	00db      	lsls	r3, r3, #3
 80005e4:	4619      	mov	r1, r3
 80005e6:	4b18      	ldr	r3, [pc, #96]	; (8000648 <DMA1_init+0x338>)
 80005e8:	440b      	add	r3, r1
 80005ea:	4619      	mov	r1, r3
 80005ec:	ea42 0300 	orr.w	r3, r2, r0
 80005f0:	600b      	str	r3, [r1, #0]
		/***thrsholderselectoin*****/
		DMA1_SFCRx(config->streamNum)&=~(DMA1_THRESHOLDER_MASK );
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	781b      	ldrb	r3, [r3, #0]
 80005f6:	461a      	mov	r2, r3
 80005f8:	4613      	mov	r3, r2
 80005fa:	005b      	lsls	r3, r3, #1
 80005fc:	4413      	add	r3, r2
 80005fe:	00db      	lsls	r3, r3, #3
 8000600:	461a      	mov	r2, r3
 8000602:	4b11      	ldr	r3, [pc, #68]	; (8000648 <DMA1_init+0x338>)
 8000604:	4413      	add	r3, r2
 8000606:	681a      	ldr	r2, [r3, #0]
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	4619      	mov	r1, r3
 800060e:	460b      	mov	r3, r1
 8000610:	005b      	lsls	r3, r3, #1
 8000612:	440b      	add	r3, r1
 8000614:	00db      	lsls	r3, r3, #3
 8000616:	4619      	mov	r1, r3
 8000618:	4b0b      	ldr	r3, [pc, #44]	; (8000648 <DMA1_init+0x338>)
 800061a:	440b      	add	r3, r1
 800061c:	4619      	mov	r1, r3
 800061e:	f022 0303 	bic.w	r3, r2, #3
 8000622:	600b      	str	r3, [r1, #0]
		DMA1_SFCRx(config->streamNum)|=(config->thresholder);
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	781b      	ldrb	r3, [r3, #0]
 8000628:	461a      	mov	r2, r3
 800062a:	4613      	mov	r3, r2
 800062c:	005b      	lsls	r3, r3, #1
 800062e:	4413      	add	r3, r2
 8000630:	00db      	lsls	r3, r3, #3
 8000632:	461a      	mov	r2, r3
 8000634:	4b04      	ldr	r3, [pc, #16]	; (8000648 <DMA1_init+0x338>)
 8000636:	4413      	add	r3, r2
 8000638:	681a      	ldr	r2, [r3, #0]
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	78db      	ldrb	r3, [r3, #3]
 800063e:	4618      	mov	r0, r3
 8000640:	e004      	b.n	800064c <DMA1_init+0x33c>
 8000642:	bf00      	nop
 8000644:	40026010 	.word	0x40026010
 8000648:	40026024 	.word	0x40026024
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	4619      	mov	r1, r3
 8000652:	460b      	mov	r3, r1
 8000654:	005b      	lsls	r3, r3, #1
 8000656:	440b      	add	r3, r1
 8000658:	00db      	lsls	r3, r3, #3
 800065a:	4619      	mov	r1, r3
 800065c:	4b3d      	ldr	r3, [pc, #244]	; (8000754 <DMA1_init+0x444>)
 800065e:	440b      	add	r3, r1
 8000660:	4619      	mov	r1, r3
 8000662:	ea42 0300 	orr.w	r3, r2, r0
 8000666:	600b      	str	r3, [r1, #0]
		/****transmition size****/
		DMA1_SCRx(config->streamNum)&=~(DMA1_TRANSIMITION_SIZE_MASK <<DMA1_SCR_PSIZE);
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	461a      	mov	r2, r3
 800066e:	4613      	mov	r3, r2
 8000670:	005b      	lsls	r3, r3, #1
 8000672:	4413      	add	r3, r2
 8000674:	00db      	lsls	r3, r3, #3
 8000676:	461a      	mov	r2, r3
 8000678:	4b37      	ldr	r3, [pc, #220]	; (8000758 <DMA1_init+0x448>)
 800067a:	4413      	add	r3, r2
 800067c:	681a      	ldr	r2, [r3, #0]
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	4619      	mov	r1, r3
 8000684:	460b      	mov	r3, r1
 8000686:	005b      	lsls	r3, r3, #1
 8000688:	440b      	add	r3, r1
 800068a:	00db      	lsls	r3, r3, #3
 800068c:	4619      	mov	r1, r3
 800068e:	4b32      	ldr	r3, [pc, #200]	; (8000758 <DMA1_init+0x448>)
 8000690:	440b      	add	r3, r1
 8000692:	4619      	mov	r1, r3
 8000694:	f422 53c0 	bic.w	r3, r2, #6144	; 0x1800
 8000698:	600b      	str	r3, [r1, #0]
		DMA1_SCRx(config->streamNum)|=(config->Transmition_size<<DMA1_SCR_PSIZE);
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	461a      	mov	r2, r3
 80006a0:	4613      	mov	r3, r2
 80006a2:	005b      	lsls	r3, r3, #1
 80006a4:	4413      	add	r3, r2
 80006a6:	00db      	lsls	r3, r3, #3
 80006a8:	461a      	mov	r2, r3
 80006aa:	4b2b      	ldr	r3, [pc, #172]	; (8000758 <DMA1_init+0x448>)
 80006ac:	4413      	add	r3, r2
 80006ae:	681a      	ldr	r2, [r3, #0]
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	7a1b      	ldrb	r3, [r3, #8]
 80006b4:	02db      	lsls	r3, r3, #11
 80006b6:	4618      	mov	r0, r3
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	781b      	ldrb	r3, [r3, #0]
 80006bc:	4619      	mov	r1, r3
 80006be:	460b      	mov	r3, r1
 80006c0:	005b      	lsls	r3, r3, #1
 80006c2:	440b      	add	r3, r1
 80006c4:	00db      	lsls	r3, r3, #3
 80006c6:	4619      	mov	r1, r3
 80006c8:	4b23      	ldr	r3, [pc, #140]	; (8000758 <DMA1_init+0x448>)
 80006ca:	440b      	add	r3, r1
 80006cc:	4619      	mov	r1, r3
 80006ce:	ea42 0300 	orr.w	r3, r2, r0
 80006d2:	600b      	str	r3, [r1, #0]
		DMA1_SCRx(config->streamNum)&=~(DMA1_TRANSIMITION_SIZE_MASK <<DMA1_SCR_MSIZE);
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	781b      	ldrb	r3, [r3, #0]
 80006d8:	461a      	mov	r2, r3
 80006da:	4613      	mov	r3, r2
 80006dc:	005b      	lsls	r3, r3, #1
 80006de:	4413      	add	r3, r2
 80006e0:	00db      	lsls	r3, r3, #3
 80006e2:	461a      	mov	r2, r3
 80006e4:	4b1c      	ldr	r3, [pc, #112]	; (8000758 <DMA1_init+0x448>)
 80006e6:	4413      	add	r3, r2
 80006e8:	681a      	ldr	r2, [r3, #0]
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	781b      	ldrb	r3, [r3, #0]
 80006ee:	4619      	mov	r1, r3
 80006f0:	460b      	mov	r3, r1
 80006f2:	005b      	lsls	r3, r3, #1
 80006f4:	440b      	add	r3, r1
 80006f6:	00db      	lsls	r3, r3, #3
 80006f8:	4619      	mov	r1, r3
 80006fa:	4b17      	ldr	r3, [pc, #92]	; (8000758 <DMA1_init+0x448>)
 80006fc:	440b      	add	r3, r1
 80006fe:	4619      	mov	r1, r3
 8000700:	f422 43c0 	bic.w	r3, r2, #24576	; 0x6000
 8000704:	600b      	str	r3, [r1, #0]
		DMA1_SCRx(config->streamNum)|=(config->Transmition_size<<DMA1_SCR_MSIZE);
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	461a      	mov	r2, r3
 800070c:	4613      	mov	r3, r2
 800070e:	005b      	lsls	r3, r3, #1
 8000710:	4413      	add	r3, r2
 8000712:	00db      	lsls	r3, r3, #3
 8000714:	461a      	mov	r2, r3
 8000716:	4b10      	ldr	r3, [pc, #64]	; (8000758 <DMA1_init+0x448>)
 8000718:	4413      	add	r3, r2
 800071a:	681a      	ldr	r2, [r3, #0]
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	7a1b      	ldrb	r3, [r3, #8]
 8000720:	035b      	lsls	r3, r3, #13
 8000722:	4618      	mov	r0, r3
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	781b      	ldrb	r3, [r3, #0]
 8000728:	4619      	mov	r1, r3
 800072a:	460b      	mov	r3, r1
 800072c:	005b      	lsls	r3, r3, #1
 800072e:	440b      	add	r3, r1
 8000730:	00db      	lsls	r3, r3, #3
 8000732:	4619      	mov	r1, r3
 8000734:	4b08      	ldr	r3, [pc, #32]	; (8000758 <DMA1_init+0x448>)
 8000736:	440b      	add	r3, r1
 8000738:	4619      	mov	r1, r3
 800073a:	ea42 0300 	orr.w	r3, r2, r0
 800073e:	600b      	str	r3, [r1, #0]
 8000740:	e001      	b.n	8000746 <DMA1_init+0x436>

	}
	else
	{
		Local_u8ErrorState = NULL_PTR_ERR;
 8000742:	2303      	movs	r3, #3
 8000744:	73fb      	strb	r3, [r7, #15]
	}
	return Local_u8ErrorState;
 8000746:	7bfb      	ldrb	r3, [r7, #15]
}
 8000748:	4618      	mov	r0, r3
 800074a:	3714      	adds	r7, #20
 800074c:	46bd      	mov	sp, r7
 800074e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000752:	4770      	bx	lr
 8000754:	40026024 	.word	0x40026024
 8000758:	40026010 	.word	0x40026010

0800075c <DMA1_send_Data>:
void DMA1_send_Data(DMA1_CONFIGRATION_t* config,uint32_t* src_address,uint32_t* destination_address,uint16_t  size)
{
 800075c:	b480      	push	{r7}
 800075e:	b085      	sub	sp, #20
 8000760:	af00      	add	r7, sp, #0
 8000762:	60f8      	str	r0, [r7, #12]
 8000764:	60b9      	str	r1, [r7, #8]
 8000766:	607a      	str	r2, [r7, #4]
 8000768:	807b      	strh	r3, [r7, #2]
	DMA1_SNDTRx(config->streamNum)=size;
 800076a:	68fb      	ldr	r3, [r7, #12]
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	461a      	mov	r2, r3
 8000770:	4613      	mov	r3, r2
 8000772:	005b      	lsls	r3, r3, #1
 8000774:	4413      	add	r3, r2
 8000776:	00db      	lsls	r3, r3, #3
 8000778:	461a      	mov	r2, r3
 800077a:	4b1f      	ldr	r3, [pc, #124]	; (80007f8 <DMA1_send_Data+0x9c>)
 800077c:	4413      	add	r3, r2
 800077e:	461a      	mov	r2, r3
 8000780:	887b      	ldrh	r3, [r7, #2]
 8000782:	6013      	str	r3, [r2, #0]
	DMA1_SPARx(config->streamNum)=src_address;
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	461a      	mov	r2, r3
 800078a:	4613      	mov	r3, r2
 800078c:	005b      	lsls	r3, r3, #1
 800078e:	4413      	add	r3, r2
 8000790:	00db      	lsls	r3, r3, #3
 8000792:	461a      	mov	r2, r3
 8000794:	4b19      	ldr	r3, [pc, #100]	; (80007fc <DMA1_send_Data+0xa0>)
 8000796:	4413      	add	r3, r2
 8000798:	461a      	mov	r2, r3
 800079a:	68bb      	ldr	r3, [r7, #8]
 800079c:	6013      	str	r3, [r2, #0]
	DMA1_SM0ARx(config->streamNum)=destination_address;
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	461a      	mov	r2, r3
 80007a4:	4613      	mov	r3, r2
 80007a6:	005b      	lsls	r3, r3, #1
 80007a8:	4413      	add	r3, r2
 80007aa:	00db      	lsls	r3, r3, #3
 80007ac:	461a      	mov	r2, r3
 80007ae:	4b14      	ldr	r3, [pc, #80]	; (8000800 <DMA1_send_Data+0xa4>)
 80007b0:	4413      	add	r3, r2
 80007b2:	461a      	mov	r2, r3
 80007b4:	687b      	ldr	r3, [r7, #4]
 80007b6:	6013      	str	r3, [r2, #0]
	DMA1_SCRx(config->streamNum)|=(1<<0);
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	781b      	ldrb	r3, [r3, #0]
 80007bc:	461a      	mov	r2, r3
 80007be:	4613      	mov	r3, r2
 80007c0:	005b      	lsls	r3, r3, #1
 80007c2:	4413      	add	r3, r2
 80007c4:	00db      	lsls	r3, r3, #3
 80007c6:	461a      	mov	r2, r3
 80007c8:	4b0e      	ldr	r3, [pc, #56]	; (8000804 <DMA1_send_Data+0xa8>)
 80007ca:	4413      	add	r3, r2
 80007cc:	681a      	ldr	r2, [r3, #0]
 80007ce:	68fb      	ldr	r3, [r7, #12]
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	4619      	mov	r1, r3
 80007d4:	460b      	mov	r3, r1
 80007d6:	005b      	lsls	r3, r3, #1
 80007d8:	440b      	add	r3, r1
 80007da:	00db      	lsls	r3, r3, #3
 80007dc:	4619      	mov	r1, r3
 80007de:	4b09      	ldr	r3, [pc, #36]	; (8000804 <DMA1_send_Data+0xa8>)
 80007e0:	440b      	add	r3, r1
 80007e2:	4619      	mov	r1, r3
 80007e4:	f042 0301 	orr.w	r3, r2, #1
 80007e8:	600b      	str	r3, [r1, #0]
}
 80007ea:	bf00      	nop
 80007ec:	3714      	adds	r7, #20
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	40026014 	.word	0x40026014
 80007fc:	40026018 	.word	0x40026018
 8000800:	4002601c 	.word	0x4002601c
 8000804:	40026010 	.word	0x40026010

08000808 <DMA1_Stream0_IRQHandler>:
	}

	return Local_u8ErrorState;
}
void DMA1_Stream0_IRQHandler()
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
	DMA1_IFCR[DMA1_IFCR_LOW]=(DMA1_HIGH <<DMA1_LIFCR_CTCIF0);
 800080c:	4b03      	ldr	r3, [pc, #12]	; (800081c <DMA1_Stream0_IRQHandler+0x14>)
 800080e:	2220      	movs	r2, #32
 8000810:	601a      	str	r2, [r3, #0]
	ptr_callBack[STREAM0]();
 8000812:	4b03      	ldr	r3, [pc, #12]	; (8000820 <DMA1_Stream0_IRQHandler+0x18>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4798      	blx	r3
}
 8000818:	bf00      	nop
 800081a:	bd80      	pop	{r7, pc}
 800081c:	40026008 	.word	0x40026008
 8000820:	200000a4 	.word	0x200000a4

08000824 <DMA1_Stream1_IRQHandler>:
void DMA1_Stream1_IRQHandler()
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
	DMA1_IFCR[DMA1_IFCR_LOW]=(DMA1_HIGH <<DMA1_LIFCR_CTCIF1);
 8000828:	4b04      	ldr	r3, [pc, #16]	; (800083c <DMA1_Stream1_IRQHandler+0x18>)
 800082a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800082e:	601a      	str	r2, [r3, #0]
	ptr_callBack[STREAM1]();
 8000830:	4b03      	ldr	r3, [pc, #12]	; (8000840 <DMA1_Stream1_IRQHandler+0x1c>)
 8000832:	685b      	ldr	r3, [r3, #4]
 8000834:	4798      	blx	r3
}
 8000836:	bf00      	nop
 8000838:	bd80      	pop	{r7, pc}
 800083a:	bf00      	nop
 800083c:	40026008 	.word	0x40026008
 8000840:	200000a4 	.word	0x200000a4

08000844 <DMA1_Stream2_IRQHandler>:
void DMA1_Stream2_IRQHandler()
{
 8000844:	b580      	push	{r7, lr}
 8000846:	af00      	add	r7, sp, #0
	DMA1_IFCR[DMA1_IFCR_LOW]=(DMA1_HIGH <<DMA1_LIFCR_CTCIF2);
 8000848:	4b04      	ldr	r3, [pc, #16]	; (800085c <DMA1_Stream2_IRQHandler+0x18>)
 800084a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800084e:	601a      	str	r2, [r3, #0]
	ptr_callBack[STREAM2]();
 8000850:	4b03      	ldr	r3, [pc, #12]	; (8000860 <DMA1_Stream2_IRQHandler+0x1c>)
 8000852:	689b      	ldr	r3, [r3, #8]
 8000854:	4798      	blx	r3
}
 8000856:	bf00      	nop
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	40026008 	.word	0x40026008
 8000860:	200000a4 	.word	0x200000a4

08000864 <DMA1_Stream3_IRQHandler>:
void DMA1_Stream3_IRQHandler()
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
	DMA1_IFCR[DMA1_IFCR_LOW]=(DMA1_HIGH <<DMA1_LIFCR_CTCIF3);
 8000868:	4b04      	ldr	r3, [pc, #16]	; (800087c <DMA1_Stream3_IRQHandler+0x18>)
 800086a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800086e:	601a      	str	r2, [r3, #0]
	ptr_callBack[STREAM3]();
 8000870:	4b03      	ldr	r3, [pc, #12]	; (8000880 <DMA1_Stream3_IRQHandler+0x1c>)
 8000872:	68db      	ldr	r3, [r3, #12]
 8000874:	4798      	blx	r3
}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	40026008 	.word	0x40026008
 8000880:	200000a4 	.word	0x200000a4

08000884 <DMA1_Stream4_IRQHandler>:
void DMA1_Stream4_IRQHandler()
{
 8000884:	b580      	push	{r7, lr}
 8000886:	af00      	add	r7, sp, #0
	DMA1_IFCR[DMA1_IFCR_HIGH]=(DMA1_HIGH <<DMA1_HIFCR_CTCIF4);
 8000888:	4b03      	ldr	r3, [pc, #12]	; (8000898 <DMA1_Stream4_IRQHandler+0x14>)
 800088a:	2220      	movs	r2, #32
 800088c:	601a      	str	r2, [r3, #0]
	ptr_callBack[STREAM4]();
 800088e:	4b03      	ldr	r3, [pc, #12]	; (800089c <DMA1_Stream4_IRQHandler+0x18>)
 8000890:	691b      	ldr	r3, [r3, #16]
 8000892:	4798      	blx	r3
}
 8000894:	bf00      	nop
 8000896:	bd80      	pop	{r7, pc}
 8000898:	4002600c 	.word	0x4002600c
 800089c:	200000a4 	.word	0x200000a4

080008a0 <DMA1_Stream5_IRQHandler>:
void DMA1_Stream5_IRQHandler()
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	af00      	add	r7, sp, #0
	DMA1_IFCR[DMA1_IFCR_HIGH]=(DMA1_HIGH <<DMA1_HIFCR_CTCIF5);
 80008a4:	4b04      	ldr	r3, [pc, #16]	; (80008b8 <DMA1_Stream5_IRQHandler+0x18>)
 80008a6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80008aa:	601a      	str	r2, [r3, #0]
	ptr_callBack[STREAM5]();
 80008ac:	4b03      	ldr	r3, [pc, #12]	; (80008bc <DMA1_Stream5_IRQHandler+0x1c>)
 80008ae:	695b      	ldr	r3, [r3, #20]
 80008b0:	4798      	blx	r3
}
 80008b2:	bf00      	nop
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	4002600c 	.word	0x4002600c
 80008bc:	200000a4 	.word	0x200000a4

080008c0 <DMA1_Stream6_IRQHandler>:
void DMA1_Stream6_IRQHandler()
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
	DMA1_IFCR[DMA1_IFCR_HIGH]=(DMA1_HIGH <<DMA1_HIFCR_CTCIF6);
 80008c4:	4b04      	ldr	r3, [pc, #16]	; (80008d8 <DMA1_Stream6_IRQHandler+0x18>)
 80008c6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80008ca:	601a      	str	r2, [r3, #0]
	ptr_callBack[STREAM6]();
 80008cc:	4b03      	ldr	r3, [pc, #12]	; (80008dc <DMA1_Stream6_IRQHandler+0x1c>)
 80008ce:	699b      	ldr	r3, [r3, #24]
 80008d0:	4798      	blx	r3
}
 80008d2:	bf00      	nop
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	4002600c 	.word	0x4002600c
 80008dc:	200000a4 	.word	0x200000a4

080008e0 <DMA1_Stream7_IRQHandler>:
void DMA1_Stream7_IRQHandler()
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
	DMA1_IFCR[DMA1_IFCR_HIGH]=(DMA1_HIGH <<DMA1_HIFCR_CTCIF7);
 80008e4:	4b04      	ldr	r3, [pc, #16]	; (80008f8 <DMA1_Stream7_IRQHandler+0x18>)
 80008e6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80008ea:	601a      	str	r2, [r3, #0]
	ptr_callBack[STREAM7]();
 80008ec:	4b03      	ldr	r3, [pc, #12]	; (80008fc <DMA1_Stream7_IRQHandler+0x1c>)
 80008ee:	69db      	ldr	r3, [r3, #28]
 80008f0:	4798      	blx	r3
}
 80008f2:	bf00      	nop
 80008f4:	bd80      	pop	{r7, pc}
 80008f6:	bf00      	nop
 80008f8:	4002600c 	.word	0x4002600c
 80008fc:	200000a4 	.word	0x200000a4

08000900 <EXTI_voidClearPendingFlag>:
	/* Disable EXTI Line */
	EXTI->IMR &= ~(1 << Local_u8Line);
}

void EXTI_voidClearPendingFlag(EXTI_LINE_t Local_u8Line)
{
 8000900:	b480      	push	{r7}
 8000902:	b083      	sub	sp, #12
 8000904:	af00      	add	r7, sp, #0
 8000906:	4603      	mov	r3, r0
 8000908:	71fb      	strb	r3, [r7, #7]
	/* Clear Pending Flag */
	EXTI->PR |= (1 << Local_u8Line);
 800090a:	4b08      	ldr	r3, [pc, #32]	; (800092c <EXTI_voidClearPendingFlag+0x2c>)
 800090c:	695b      	ldr	r3, [r3, #20]
 800090e:	79fa      	ldrb	r2, [r7, #7]
 8000910:	2101      	movs	r1, #1
 8000912:	fa01 f202 	lsl.w	r2, r1, r2
 8000916:	4611      	mov	r1, r2
 8000918:	4a04      	ldr	r2, [pc, #16]	; (800092c <EXTI_voidClearPendingFlag+0x2c>)
 800091a:	430b      	orrs	r3, r1
 800091c:	6153      	str	r3, [r2, #20]
}
 800091e:	bf00      	nop
 8000920:	370c      	adds	r7, #12
 8000922:	46bd      	mov	sp, r7
 8000924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000928:	4770      	bx	lr
 800092a:	bf00      	nop
 800092c:	40013c00 	.word	0x40013c00

08000930 <EXTI_voidReadPendingFlag>:

void EXTI_voidReadPendingFlag(EXTI_LINE_t Local_u8Line, EXTI_PEND_t *EXTIStatus)
{
 8000930:	b480      	push	{r7}
 8000932:	b083      	sub	sp, #12
 8000934:	af00      	add	r7, sp, #0
 8000936:	4603      	mov	r3, r0
 8000938:	6039      	str	r1, [r7, #0]
 800093a:	71fb      	strb	r3, [r7, #7]
	/* Read Pending Flag */
	*EXTIStatus = (((EXTI->PR) >> Local_u8Line) & 0x01);
 800093c:	4b08      	ldr	r3, [pc, #32]	; (8000960 <EXTI_voidReadPendingFlag+0x30>)
 800093e:	695a      	ldr	r2, [r3, #20]
 8000940:	79fb      	ldrb	r3, [r7, #7]
 8000942:	fa22 f303 	lsr.w	r3, r2, r3
 8000946:	b2db      	uxtb	r3, r3
 8000948:	f003 0301 	and.w	r3, r3, #1
 800094c:	b2da      	uxtb	r2, r3
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	701a      	strb	r2, [r3, #0]
}
 8000952:	bf00      	nop
 8000954:	370c      	adds	r7, #12
 8000956:	46bd      	mov	sp, r7
 8000958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	40013c00 	.word	0x40013c00

08000964 <EXTI0_IRQHandler>:
/*==============================================================================================================================================
 * HANDLERS SECTION
 *==============================================================================================================================================*/

void EXTI0_IRQHandler(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
	/* Clear Pending Flag */
	EXTI_voidClearPendingFlag(EXTI0);
 8000968:	2000      	movs	r0, #0
 800096a:	f7ff ffc9 	bl	8000900 <EXTI_voidClearPendingFlag>

	if (EXTI_PTR_TO_FUNCTION[EXTI0] != NULL)
 800096e:	4b04      	ldr	r3, [pc, #16]	; (8000980 <EXTI0_IRQHandler+0x1c>)
 8000970:	681b      	ldr	r3, [r3, #0]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d002      	beq.n	800097c <EXTI0_IRQHandler+0x18>
	{
		EXTI_PTR_TO_FUNCTION[EXTI0]();
 8000976:	4b02      	ldr	r3, [pc, #8]	; (8000980 <EXTI0_IRQHandler+0x1c>)
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	4798      	blx	r3
	}
}
 800097c:	bf00      	nop
 800097e:	bd80      	pop	{r7, pc}
 8000980:	200000c8 	.word	0x200000c8

08000984 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
	/* Clear Pending Flag */
	EXTI_voidClearPendingFlag(EXTI1);
 8000988:	2001      	movs	r0, #1
 800098a:	f7ff ffb9 	bl	8000900 <EXTI_voidClearPendingFlag>

	if (EXTI_PTR_TO_FUNCTION[EXTI1] != NULL)
 800098e:	4b04      	ldr	r3, [pc, #16]	; (80009a0 <EXTI1_IRQHandler+0x1c>)
 8000990:	685b      	ldr	r3, [r3, #4]
 8000992:	2b00      	cmp	r3, #0
 8000994:	d002      	beq.n	800099c <EXTI1_IRQHandler+0x18>
	{
		EXTI_PTR_TO_FUNCTION[EXTI1]();
 8000996:	4b02      	ldr	r3, [pc, #8]	; (80009a0 <EXTI1_IRQHandler+0x1c>)
 8000998:	685b      	ldr	r3, [r3, #4]
 800099a:	4798      	blx	r3
	}
}
 800099c:	bf00      	nop
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	200000c8 	.word	0x200000c8

080009a4 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
	/* Clear Pending Flag */
	EXTI_voidClearPendingFlag(EXTI2);
 80009a8:	2002      	movs	r0, #2
 80009aa:	f7ff ffa9 	bl	8000900 <EXTI_voidClearPendingFlag>

	if (EXTI_PTR_TO_FUNCTION[EXTI2] != NULL)
 80009ae:	4b04      	ldr	r3, [pc, #16]	; (80009c0 <EXTI2_IRQHandler+0x1c>)
 80009b0:	689b      	ldr	r3, [r3, #8]
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d002      	beq.n	80009bc <EXTI2_IRQHandler+0x18>
	{
		EXTI_PTR_TO_FUNCTION[EXTI2]();
 80009b6:	4b02      	ldr	r3, [pc, #8]	; (80009c0 <EXTI2_IRQHandler+0x1c>)
 80009b8:	689b      	ldr	r3, [r3, #8]
 80009ba:	4798      	blx	r3
	}
}
 80009bc:	bf00      	nop
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	200000c8 	.word	0x200000c8

080009c4 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	af00      	add	r7, sp, #0
	/* Clear Pending Flag */
	EXTI_voidClearPendingFlag(EXTI3);
 80009c8:	2003      	movs	r0, #3
 80009ca:	f7ff ff99 	bl	8000900 <EXTI_voidClearPendingFlag>

	if (EXTI_PTR_TO_FUNCTION[EXTI3] != NULL)
 80009ce:	4b04      	ldr	r3, [pc, #16]	; (80009e0 <EXTI3_IRQHandler+0x1c>)
 80009d0:	68db      	ldr	r3, [r3, #12]
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d002      	beq.n	80009dc <EXTI3_IRQHandler+0x18>
	{
		EXTI_PTR_TO_FUNCTION[EXTI3]();
 80009d6:	4b02      	ldr	r3, [pc, #8]	; (80009e0 <EXTI3_IRQHandler+0x1c>)
 80009d8:	68db      	ldr	r3, [r3, #12]
 80009da:	4798      	blx	r3
	}
}
 80009dc:	bf00      	nop
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	200000c8 	.word	0x200000c8

080009e4 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 80009e4:	b580      	push	{r7, lr}
 80009e6:	af00      	add	r7, sp, #0
	/* Clear Pending Flag */
	EXTI_voidClearPendingFlag(EXTI4);
 80009e8:	2004      	movs	r0, #4
 80009ea:	f7ff ff89 	bl	8000900 <EXTI_voidClearPendingFlag>

	if (EXTI_PTR_TO_FUNCTION[EXTI4] != NULL)
 80009ee:	4b04      	ldr	r3, [pc, #16]	; (8000a00 <EXTI4_IRQHandler+0x1c>)
 80009f0:	691b      	ldr	r3, [r3, #16]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d002      	beq.n	80009fc <EXTI4_IRQHandler+0x18>
	{
		EXTI_PTR_TO_FUNCTION[EXTI4]();
 80009f6:	4b02      	ldr	r3, [pc, #8]	; (8000a00 <EXTI4_IRQHandler+0x1c>)
 80009f8:	691b      	ldr	r3, [r3, #16]
 80009fa:	4798      	blx	r3
	}
}
 80009fc:	bf00      	nop
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	200000c8 	.word	0x200000c8

08000a04 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
	/* Variable To Hold Pending Status */
	EXTI_PEND_t PEND_Status = NOT_PENDED;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	71fb      	strb	r3, [r7, #7]

	/* Read Pending */
	EXTI_voidReadPendingFlag(EXTI5, &PEND_Status);
 8000a0e:	1dfb      	adds	r3, r7, #7
 8000a10:	4619      	mov	r1, r3
 8000a12:	2005      	movs	r0, #5
 8000a14:	f7ff ff8c 	bl	8000930 <EXTI_voidReadPendingFlag>

	if (PEND_Status == PENDED)
 8000a18:	79fb      	ldrb	r3, [r7, #7]
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	d109      	bne.n	8000a32 <EXTI9_5_IRQHandler+0x2e>
	{
		/* Clear Pending Flag */
		EXTI_voidClearPendingFlag(EXTI5);
 8000a1e:	2005      	movs	r0, #5
 8000a20:	f7ff ff6e 	bl	8000900 <EXTI_voidClearPendingFlag>

		/* Set PTR To Function */
		if (NULL != EXTI_PTR_TO_FUNCTION[EXTI5])
 8000a24:	4b29      	ldr	r3, [pc, #164]	; (8000acc <EXTI9_5_IRQHandler+0xc8>)
 8000a26:	695b      	ldr	r3, [r3, #20]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d002      	beq.n	8000a32 <EXTI9_5_IRQHandler+0x2e>
		{
			EXTI_PTR_TO_FUNCTION[EXTI5]();
 8000a2c:	4b27      	ldr	r3, [pc, #156]	; (8000acc <EXTI9_5_IRQHandler+0xc8>)
 8000a2e:	695b      	ldr	r3, [r3, #20]
 8000a30:	4798      	blx	r3
		}
	}

	/* Read Pending */
	EXTI_voidReadPendingFlag(EXTI6, &PEND_Status);
 8000a32:	1dfb      	adds	r3, r7, #7
 8000a34:	4619      	mov	r1, r3
 8000a36:	2006      	movs	r0, #6
 8000a38:	f7ff ff7a 	bl	8000930 <EXTI_voidReadPendingFlag>

	if (PEND_Status == PENDED)
 8000a3c:	79fb      	ldrb	r3, [r7, #7]
 8000a3e:	2b01      	cmp	r3, #1
 8000a40:	d109      	bne.n	8000a56 <EXTI9_5_IRQHandler+0x52>
	{
		/* Clear Pending Flag */
		EXTI_voidClearPendingFlag(EXTI6);
 8000a42:	2006      	movs	r0, #6
 8000a44:	f7ff ff5c 	bl	8000900 <EXTI_voidClearPendingFlag>

		/* Set PTR To Function */
		if (NULL != EXTI_PTR_TO_FUNCTION[EXTI6])
 8000a48:	4b20      	ldr	r3, [pc, #128]	; (8000acc <EXTI9_5_IRQHandler+0xc8>)
 8000a4a:	699b      	ldr	r3, [r3, #24]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d002      	beq.n	8000a56 <EXTI9_5_IRQHandler+0x52>
		{
			EXTI_PTR_TO_FUNCTION[EXTI6]();
 8000a50:	4b1e      	ldr	r3, [pc, #120]	; (8000acc <EXTI9_5_IRQHandler+0xc8>)
 8000a52:	699b      	ldr	r3, [r3, #24]
 8000a54:	4798      	blx	r3
		}
	}

	/* Read Pending */
	EXTI_voidReadPendingFlag(EXTI7, &PEND_Status);
 8000a56:	1dfb      	adds	r3, r7, #7
 8000a58:	4619      	mov	r1, r3
 8000a5a:	2007      	movs	r0, #7
 8000a5c:	f7ff ff68 	bl	8000930 <EXTI_voidReadPendingFlag>

	if (PEND_Status == PENDED)
 8000a60:	79fb      	ldrb	r3, [r7, #7]
 8000a62:	2b01      	cmp	r3, #1
 8000a64:	d109      	bne.n	8000a7a <EXTI9_5_IRQHandler+0x76>
	{
		/* Clear Pending Flag */
		EXTI_voidClearPendingFlag(EXTI7);
 8000a66:	2007      	movs	r0, #7
 8000a68:	f7ff ff4a 	bl	8000900 <EXTI_voidClearPendingFlag>

		/* Set PTR To Function */
		if (NULL != EXTI_PTR_TO_FUNCTION[EXTI7])
 8000a6c:	4b17      	ldr	r3, [pc, #92]	; (8000acc <EXTI9_5_IRQHandler+0xc8>)
 8000a6e:	69db      	ldr	r3, [r3, #28]
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d002      	beq.n	8000a7a <EXTI9_5_IRQHandler+0x76>
		{
			EXTI_PTR_TO_FUNCTION[EXTI7]();
 8000a74:	4b15      	ldr	r3, [pc, #84]	; (8000acc <EXTI9_5_IRQHandler+0xc8>)
 8000a76:	69db      	ldr	r3, [r3, #28]
 8000a78:	4798      	blx	r3
		}
	}

	/* Read Pending */
	EXTI_voidReadPendingFlag(EXTI8, &PEND_Status);
 8000a7a:	1dfb      	adds	r3, r7, #7
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	2008      	movs	r0, #8
 8000a80:	f7ff ff56 	bl	8000930 <EXTI_voidReadPendingFlag>

	if (PEND_Status == PENDED)
 8000a84:	79fb      	ldrb	r3, [r7, #7]
 8000a86:	2b01      	cmp	r3, #1
 8000a88:	d109      	bne.n	8000a9e <EXTI9_5_IRQHandler+0x9a>
	{
		/* Clear Pending Flag */
		EXTI_voidClearPendingFlag(EXTI8);
 8000a8a:	2008      	movs	r0, #8
 8000a8c:	f7ff ff38 	bl	8000900 <EXTI_voidClearPendingFlag>

		/* Set PTR To Function */
		if (NULL != EXTI_PTR_TO_FUNCTION[EXTI8])
 8000a90:	4b0e      	ldr	r3, [pc, #56]	; (8000acc <EXTI9_5_IRQHandler+0xc8>)
 8000a92:	6a1b      	ldr	r3, [r3, #32]
 8000a94:	2b00      	cmp	r3, #0
 8000a96:	d002      	beq.n	8000a9e <EXTI9_5_IRQHandler+0x9a>
		{
			EXTI_PTR_TO_FUNCTION[EXTI8]();
 8000a98:	4b0c      	ldr	r3, [pc, #48]	; (8000acc <EXTI9_5_IRQHandler+0xc8>)
 8000a9a:	6a1b      	ldr	r3, [r3, #32]
 8000a9c:	4798      	blx	r3
		}
	}

	/* Read Pending */
	EXTI_voidReadPendingFlag(EXTI9, &PEND_Status);
 8000a9e:	1dfb      	adds	r3, r7, #7
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	2009      	movs	r0, #9
 8000aa4:	f7ff ff44 	bl	8000930 <EXTI_voidReadPendingFlag>

	if (PEND_Status == PENDED)
 8000aa8:	79fb      	ldrb	r3, [r7, #7]
 8000aaa:	2b01      	cmp	r3, #1
 8000aac:	d109      	bne.n	8000ac2 <EXTI9_5_IRQHandler+0xbe>
	{
		/* Clear Pending Flag */
		EXTI_voidClearPendingFlag(EXTI9);
 8000aae:	2009      	movs	r0, #9
 8000ab0:	f7ff ff26 	bl	8000900 <EXTI_voidClearPendingFlag>

		/* Set PTR To Function */
		if (NULL != EXTI_PTR_TO_FUNCTION[EXTI9])
 8000ab4:	4b05      	ldr	r3, [pc, #20]	; (8000acc <EXTI9_5_IRQHandler+0xc8>)
 8000ab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d002      	beq.n	8000ac2 <EXTI9_5_IRQHandler+0xbe>
		{
			EXTI_PTR_TO_FUNCTION[EXTI9]();
 8000abc:	4b03      	ldr	r3, [pc, #12]	; (8000acc <EXTI9_5_IRQHandler+0xc8>)
 8000abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ac0:	4798      	blx	r3
		}
	}
}
 8000ac2:	bf00      	nop
 8000ac4:	3708      	adds	r7, #8
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	200000c8 	.word	0x200000c8

08000ad0 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b082      	sub	sp, #8
 8000ad4:	af00      	add	r7, sp, #0
	EXTI_PEND_t PEND_Status = NOT_PENDED;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	71fb      	strb	r3, [r7, #7]

	/* Read Pending */
	EXTI_voidReadPendingFlag(EXTI10, &PEND_Status);
 8000ada:	1dfb      	adds	r3, r7, #7
 8000adc:	4619      	mov	r1, r3
 8000ade:	200a      	movs	r0, #10
 8000ae0:	f7ff ff26 	bl	8000930 <EXTI_voidReadPendingFlag>

	if (PEND_Status == PENDED)
 8000ae4:	79fb      	ldrb	r3, [r7, #7]
 8000ae6:	2b01      	cmp	r3, #1
 8000ae8:	d109      	bne.n	8000afe <EXTI15_10_IRQHandler+0x2e>
	{
		/* Clear Pending Flag */
		EXTI_voidClearPendingFlag(EXTI10);
 8000aea:	200a      	movs	r0, #10
 8000aec:	f7ff ff08 	bl	8000900 <EXTI_voidClearPendingFlag>

		/* Set PTR To Function */
		if (NULL != EXTI_PTR_TO_FUNCTION[EXTI10])
 8000af0:	4b32      	ldr	r3, [pc, #200]	; (8000bbc <EXTI15_10_IRQHandler+0xec>)
 8000af2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d002      	beq.n	8000afe <EXTI15_10_IRQHandler+0x2e>
		{
			EXTI_PTR_TO_FUNCTION[EXTI10]();
 8000af8:	4b30      	ldr	r3, [pc, #192]	; (8000bbc <EXTI15_10_IRQHandler+0xec>)
 8000afa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000afc:	4798      	blx	r3
		}
	}

	/* Read Pending */
	EXTI_voidReadPendingFlag(EXTI11, &PEND_Status);
 8000afe:	1dfb      	adds	r3, r7, #7
 8000b00:	4619      	mov	r1, r3
 8000b02:	200b      	movs	r0, #11
 8000b04:	f7ff ff14 	bl	8000930 <EXTI_voidReadPendingFlag>

	if (PEND_Status == PENDED)
 8000b08:	79fb      	ldrb	r3, [r7, #7]
 8000b0a:	2b01      	cmp	r3, #1
 8000b0c:	d109      	bne.n	8000b22 <EXTI15_10_IRQHandler+0x52>
	{
		/* Clear Pending Flag */
		EXTI_voidClearPendingFlag(EXTI11);
 8000b0e:	200b      	movs	r0, #11
 8000b10:	f7ff fef6 	bl	8000900 <EXTI_voidClearPendingFlag>

		/* Set PTR To Function */
		if (NULL != EXTI_PTR_TO_FUNCTION[EXTI11])
 8000b14:	4b29      	ldr	r3, [pc, #164]	; (8000bbc <EXTI15_10_IRQHandler+0xec>)
 8000b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d002      	beq.n	8000b22 <EXTI15_10_IRQHandler+0x52>
		{
			EXTI_PTR_TO_FUNCTION[EXTI11]();
 8000b1c:	4b27      	ldr	r3, [pc, #156]	; (8000bbc <EXTI15_10_IRQHandler+0xec>)
 8000b1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b20:	4798      	blx	r3
		}
	}

	/* Read Pending */
	EXTI_voidReadPendingFlag(EXTI12, &PEND_Status);
 8000b22:	1dfb      	adds	r3, r7, #7
 8000b24:	4619      	mov	r1, r3
 8000b26:	200c      	movs	r0, #12
 8000b28:	f7ff ff02 	bl	8000930 <EXTI_voidReadPendingFlag>

	if (PEND_Status == PENDED)
 8000b2c:	79fb      	ldrb	r3, [r7, #7]
 8000b2e:	2b01      	cmp	r3, #1
 8000b30:	d109      	bne.n	8000b46 <EXTI15_10_IRQHandler+0x76>
	{
		/* Clear Pending Flag */
		EXTI_voidClearPendingFlag(EXTI12);
 8000b32:	200c      	movs	r0, #12
 8000b34:	f7ff fee4 	bl	8000900 <EXTI_voidClearPendingFlag>

		/* Set PTR To Function */
		if (NULL != EXTI_PTR_TO_FUNCTION[EXTI12])
 8000b38:	4b20      	ldr	r3, [pc, #128]	; (8000bbc <EXTI15_10_IRQHandler+0xec>)
 8000b3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	d002      	beq.n	8000b46 <EXTI15_10_IRQHandler+0x76>
		{
			EXTI_PTR_TO_FUNCTION[EXTI12]();
 8000b40:	4b1e      	ldr	r3, [pc, #120]	; (8000bbc <EXTI15_10_IRQHandler+0xec>)
 8000b42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b44:	4798      	blx	r3
		}
	}

	/* Read Pending */
	EXTI_voidReadPendingFlag(EXTI13, &PEND_Status);
 8000b46:	1dfb      	adds	r3, r7, #7
 8000b48:	4619      	mov	r1, r3
 8000b4a:	200d      	movs	r0, #13
 8000b4c:	f7ff fef0 	bl	8000930 <EXTI_voidReadPendingFlag>

	if (PEND_Status == PENDED)
 8000b50:	79fb      	ldrb	r3, [r7, #7]
 8000b52:	2b01      	cmp	r3, #1
 8000b54:	d109      	bne.n	8000b6a <EXTI15_10_IRQHandler+0x9a>
	{
		/* Clear Pending Flag */
		EXTI_voidClearPendingFlag(EXTI13);
 8000b56:	200d      	movs	r0, #13
 8000b58:	f7ff fed2 	bl	8000900 <EXTI_voidClearPendingFlag>

		/* Set PTR To Function */
		if (NULL != EXTI_PTR_TO_FUNCTION[EXTI13])
 8000b5c:	4b17      	ldr	r3, [pc, #92]	; (8000bbc <EXTI15_10_IRQHandler+0xec>)
 8000b5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d002      	beq.n	8000b6a <EXTI15_10_IRQHandler+0x9a>
		{
			EXTI_PTR_TO_FUNCTION[EXTI13]();
 8000b64:	4b15      	ldr	r3, [pc, #84]	; (8000bbc <EXTI15_10_IRQHandler+0xec>)
 8000b66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000b68:	4798      	blx	r3
		}
	}

	/* Read Pending */
	EXTI_voidReadPendingFlag(EXTI14, &PEND_Status);
 8000b6a:	1dfb      	adds	r3, r7, #7
 8000b6c:	4619      	mov	r1, r3
 8000b6e:	200e      	movs	r0, #14
 8000b70:	f7ff fede 	bl	8000930 <EXTI_voidReadPendingFlag>

	if (PEND_Status == PENDED)
 8000b74:	79fb      	ldrb	r3, [r7, #7]
 8000b76:	2b01      	cmp	r3, #1
 8000b78:	d109      	bne.n	8000b8e <EXTI15_10_IRQHandler+0xbe>
	{
		/* Clear Pending Flag */
		EXTI_voidClearPendingFlag(EXTI14);
 8000b7a:	200e      	movs	r0, #14
 8000b7c:	f7ff fec0 	bl	8000900 <EXTI_voidClearPendingFlag>

		/* Set PTR To Function */
		if (NULL != EXTI_PTR_TO_FUNCTION[EXTI14])
 8000b80:	4b0e      	ldr	r3, [pc, #56]	; (8000bbc <EXTI15_10_IRQHandler+0xec>)
 8000b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d002      	beq.n	8000b8e <EXTI15_10_IRQHandler+0xbe>
		{
			EXTI_PTR_TO_FUNCTION[EXTI14]();
 8000b88:	4b0c      	ldr	r3, [pc, #48]	; (8000bbc <EXTI15_10_IRQHandler+0xec>)
 8000b8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b8c:	4798      	blx	r3
		}
	}

	/* Read Pending */
	EXTI_voidReadPendingFlag(EXTI15, &PEND_Status);
 8000b8e:	1dfb      	adds	r3, r7, #7
 8000b90:	4619      	mov	r1, r3
 8000b92:	200f      	movs	r0, #15
 8000b94:	f7ff fecc 	bl	8000930 <EXTI_voidReadPendingFlag>

	if (PEND_Status == PENDED)
 8000b98:	79fb      	ldrb	r3, [r7, #7]
 8000b9a:	2b01      	cmp	r3, #1
 8000b9c:	d109      	bne.n	8000bb2 <EXTI15_10_IRQHandler+0xe2>
	{
		/* Clear Pending Flag */
		EXTI_voidClearPendingFlag(EXTI15);
 8000b9e:	200f      	movs	r0, #15
 8000ba0:	f7ff feae 	bl	8000900 <EXTI_voidClearPendingFlag>

		/* Set PTR To Function */
		if (NULL != EXTI_PTR_TO_FUNCTION[EXTI15])
 8000ba4:	4b05      	ldr	r3, [pc, #20]	; (8000bbc <EXTI15_10_IRQHandler+0xec>)
 8000ba6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d002      	beq.n	8000bb2 <EXTI15_10_IRQHandler+0xe2>
		{
			EXTI_PTR_TO_FUNCTION[EXTI15]();
 8000bac:	4b03      	ldr	r3, [pc, #12]	; (8000bbc <EXTI15_10_IRQHandler+0xec>)
 8000bae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000bb0:	4798      	blx	r3
		}
	}
}
 8000bb2:	bf00      	nop
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	200000c8 	.word	0x200000c8

08000bc0 <PVD_IRQHandler>:
/* EXTI16 */
void PVD_IRQHandler(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	af00      	add	r7, sp, #0
	/* Clear Pending Flag */
	EXTI_voidClearPendingFlag(EXTI16);
 8000bc4:	2010      	movs	r0, #16
 8000bc6:	f7ff fe9b 	bl	8000900 <EXTI_voidClearPendingFlag>

	/* Set PTR To Function */
	if (NULL != EXTI_PTR_TO_FUNCTION[EXTI16])
 8000bca:	4b04      	ldr	r3, [pc, #16]	; (8000bdc <PVD_IRQHandler+0x1c>)
 8000bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d002      	beq.n	8000bd8 <PVD_IRQHandler+0x18>
	{
		EXTI_PTR_TO_FUNCTION[EXTI16]();
 8000bd2:	4b02      	ldr	r3, [pc, #8]	; (8000bdc <PVD_IRQHandler+0x1c>)
 8000bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000bd6:	4798      	blx	r3
	}
}
 8000bd8:	bf00      	nop
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	200000c8 	.word	0x200000c8

08000be0 <RTC_Alarm_IRQHandler>:
/* EXTI17 */
void RTC_Alarm_IRQHandler(void)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	af00      	add	r7, sp, #0
	/* Clear Pending Flag */
	EXTI_voidClearPendingFlag(EXTI17);
 8000be4:	2011      	movs	r0, #17
 8000be6:	f7ff fe8b 	bl	8000900 <EXTI_voidClearPendingFlag>

	/* Set PTR To Function */
	if (NULL != EXTI_PTR_TO_FUNCTION[EXTI17])
 8000bea:	4b04      	ldr	r3, [pc, #16]	; (8000bfc <RTC_Alarm_IRQHandler+0x1c>)
 8000bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d002      	beq.n	8000bf8 <RTC_Alarm_IRQHandler+0x18>
	{
		EXTI_PTR_TO_FUNCTION[EXTI17]();
 8000bf2:	4b02      	ldr	r3, [pc, #8]	; (8000bfc <RTC_Alarm_IRQHandler+0x1c>)
 8000bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000bf6:	4798      	blx	r3
	}
}
 8000bf8:	bf00      	nop
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	200000c8 	.word	0x200000c8

08000c00 <OTG_FS_WKUP_IRQHandler>:
/* EXTI18 */
void OTG_FS_WKUP_IRQHandler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
	/* Clear Pending Flag */
	EXTI_voidClearPendingFlag(EXTI18);
 8000c04:	2012      	movs	r0, #18
 8000c06:	f7ff fe7b 	bl	8000900 <EXTI_voidClearPendingFlag>

	/* Set PTR To Function */
	if (NULL != EXTI_PTR_TO_FUNCTION[EXTI18])
 8000c0a:	4b04      	ldr	r3, [pc, #16]	; (8000c1c <OTG_FS_WKUP_IRQHandler+0x1c>)
 8000c0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d002      	beq.n	8000c18 <OTG_FS_WKUP_IRQHandler+0x18>
	{
		EXTI_PTR_TO_FUNCTION[EXTI18]();
 8000c12:	4b02      	ldr	r3, [pc, #8]	; (8000c1c <OTG_FS_WKUP_IRQHandler+0x1c>)
 8000c14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000c16:	4798      	blx	r3
	}
}
 8000c18:	bf00      	nop
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	200000c8 	.word	0x200000c8

08000c20 <OTG_HS_WKUP_IRQHandler>:
/* EXTI20 */
void OTG_HS_WKUP_IRQHandler(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
	/* Clear Pending Flag */
	EXTI_voidClearPendingFlag(EXTI20);
 8000c24:	2014      	movs	r0, #20
 8000c26:	f7ff fe6b 	bl	8000900 <EXTI_voidClearPendingFlag>

	/* Set PTR To Function */
	if (NULL != EXTI_PTR_TO_FUNCTION[EXTI20])
 8000c2a:	4b04      	ldr	r3, [pc, #16]	; (8000c3c <OTG_HS_WKUP_IRQHandler+0x1c>)
 8000c2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d002      	beq.n	8000c38 <OTG_HS_WKUP_IRQHandler+0x18>
	{
		EXTI_PTR_TO_FUNCTION[EXTI20]();
 8000c32:	4b02      	ldr	r3, [pc, #8]	; (8000c3c <OTG_HS_WKUP_IRQHandler+0x1c>)
 8000c34:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000c36:	4798      	blx	r3
	}
}
 8000c38:	bf00      	nop
 8000c3a:	bd80      	pop	{r7, pc}
 8000c3c:	200000c8 	.word	0x200000c8

08000c40 <TAMP_STAMP_IRQHandler>:
/* EXTI21 */
void TAMP_STAMP_IRQHandler(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
	/* Clear Pending Flag */
	EXTI_voidClearPendingFlag(EXTI21);
 8000c44:	2015      	movs	r0, #21
 8000c46:	f7ff fe5b 	bl	8000900 <EXTI_voidClearPendingFlag>

	/* Set PTR To Function */
	if (NULL != EXTI_PTR_TO_FUNCTION[EXTI21])
 8000c4a:	4b04      	ldr	r3, [pc, #16]	; (8000c5c <TAMP_STAMP_IRQHandler+0x1c>)
 8000c4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d002      	beq.n	8000c58 <TAMP_STAMP_IRQHandler+0x18>
	{
		EXTI_PTR_TO_FUNCTION[EXTI21]();
 8000c52:	4b02      	ldr	r3, [pc, #8]	; (8000c5c <TAMP_STAMP_IRQHandler+0x1c>)
 8000c54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000c56:	4798      	blx	r3
	}
}
 8000c58:	bf00      	nop
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	200000c8 	.word	0x200000c8

08000c60 <RTC_WKUP_IRQHandler>:
/* EXTI22 */
void RTC_WKUP_IRQHandler(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
	/* Clear Pending Flag */
	EXTI_voidClearPendingFlag(EXTI22);
 8000c64:	2016      	movs	r0, #22
 8000c66:	f7ff fe4b 	bl	8000900 <EXTI_voidClearPendingFlag>

	/* Set PTR To Function */
	if (NULL != EXTI_PTR_TO_FUNCTION[EXTI22])
 8000c6a:	4b04      	ldr	r3, [pc, #16]	; (8000c7c <RTC_WKUP_IRQHandler+0x1c>)
 8000c6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d002      	beq.n	8000c78 <RTC_WKUP_IRQHandler+0x18>
	{
		EXTI_PTR_TO_FUNCTION[EXTI22]();
 8000c72:	4b02      	ldr	r3, [pc, #8]	; (8000c7c <RTC_WKUP_IRQHandler+0x1c>)
 8000c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c76:	4798      	blx	r3
	}
}
 8000c78:	bf00      	nop
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	200000c8 	.word	0x200000c8

08000c80 <GPIO_u8PinInit>:
 *   @brief      The function initializes the GPIO pin according to the input parameters
 *   @param[in]  PinConfig: the initialization values of the pin
 *   @retVal     ErrorStatus
 */
uint8_t GPIO_u8PinInit(const GPIO_PinConfig_t* PinConfig)
{
 8000c80:	b480      	push	{r7}
 8000c82:	b085      	sub	sp, #20
 8000c84:	af00      	add	r7, sp, #0
 8000c86:	6078      	str	r0, [r7, #4]
	uint8_t Local_u8ErrorState = OK;
 8000c88:	2301      	movs	r3, #1
 8000c8a:	73fb      	strb	r3, [r7, #15]
	if (PinConfig != NULL)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	f000 8117 	beq.w	8000ec2 <GPIO_u8PinInit+0x242>
	{
		if (( (PinConfig -> Port) <= PORTH) && ( (PinConfig -> PinNum) <= PIN15))
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	2b07      	cmp	r3, #7
 8000c9a:	f200 810f 	bhi.w	8000ebc <GPIO_u8PinInit+0x23c>
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	785b      	ldrb	r3, [r3, #1]
 8000ca2:	2b0f      	cmp	r3, #15
 8000ca4:	f200 810a 	bhi.w	8000ebc <GPIO_u8PinInit+0x23c>
		{
			/*Select GPIO mode: INPUT, OUTPUT, ANALOG, ALTERNATE_FUNCTION */
			(GPIOPort[PinConfig -> Port] -> MODER) &= ~(MODER_MASK << ((PinConfig ->PinNum)*MODER_PIN_ACCESS));
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	461a      	mov	r2, r3
 8000cae:	4b8a      	ldr	r3, [pc, #552]	; (8000ed8 <GPIO_u8PinInit+0x258>)
 8000cb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	785b      	ldrb	r3, [r3, #1]
 8000cba:	005b      	lsls	r3, r3, #1
 8000cbc:	2103      	movs	r1, #3
 8000cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8000cc2:	43db      	mvns	r3, r3
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	781b      	ldrb	r3, [r3, #0]
 8000cca:	4618      	mov	r0, r3
 8000ccc:	4b82      	ldr	r3, [pc, #520]	; (8000ed8 <GPIO_u8PinInit+0x258>)
 8000cce:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000cd2:	400a      	ands	r2, r1
 8000cd4:	601a      	str	r2, [r3, #0]
			(GPIOPort[PinConfig -> Port] -> MODER) |= ((PinConfig->Mode) << (PinConfig->PinNum)*MODER_PIN_ACCESS);
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	461a      	mov	r2, r3
 8000cdc:	4b7e      	ldr	r3, [pc, #504]	; (8000ed8 <GPIO_u8PinInit+0x258>)
 8000cde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ce2:	681a      	ldr	r2, [r3, #0]
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	789b      	ldrb	r3, [r3, #2]
 8000ce8:	4619      	mov	r1, r3
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	785b      	ldrb	r3, [r3, #1]
 8000cee:	005b      	lsls	r3, r3, #1
 8000cf0:	fa01 f303 	lsl.w	r3, r1, r3
 8000cf4:	4619      	mov	r1, r3
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	4b76      	ldr	r3, [pc, #472]	; (8000ed8 <GPIO_u8PinInit+0x258>)
 8000cfe:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000d02:	430a      	orrs	r2, r1
 8000d04:	601a      	str	r2, [r3, #0]

			/*Select GPIO pull state: PULLUP, PULLDOWN, NOPULL */
			(GPIOPort[PinConfig -> Port] -> PUPDR) &= ~(PUPDR_MASK << ((PinConfig ->PinNum)*PUPDR_PIN_ACCESS));
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	461a      	mov	r2, r3
 8000d0c:	4b72      	ldr	r3, [pc, #456]	; (8000ed8 <GPIO_u8PinInit+0x258>)
 8000d0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d12:	68da      	ldr	r2, [r3, #12]
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	785b      	ldrb	r3, [r3, #1]
 8000d18:	005b      	lsls	r3, r3, #1
 8000d1a:	2103      	movs	r1, #3
 8000d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000d20:	43db      	mvns	r3, r3
 8000d22:	4619      	mov	r1, r3
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	4618      	mov	r0, r3
 8000d2a:	4b6b      	ldr	r3, [pc, #428]	; (8000ed8 <GPIO_u8PinInit+0x258>)
 8000d2c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000d30:	400a      	ands	r2, r1
 8000d32:	60da      	str	r2, [r3, #12]
			(GPIOPort[PinConfig -> Port] -> PUPDR) |= ((PinConfig->PullType) << ((PinConfig ->PinNum)*PUPDR_PIN_ACCESS));
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	461a      	mov	r2, r3
 8000d3a:	4b67      	ldr	r3, [pc, #412]	; (8000ed8 <GPIO_u8PinInit+0x258>)
 8000d3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d40:	68da      	ldr	r2, [r3, #12]
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	795b      	ldrb	r3, [r3, #5]
 8000d46:	4619      	mov	r1, r3
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	785b      	ldrb	r3, [r3, #1]
 8000d4c:	005b      	lsls	r3, r3, #1
 8000d4e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d52:	4619      	mov	r1, r3
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	4618      	mov	r0, r3
 8000d5a:	4b5f      	ldr	r3, [pc, #380]	; (8000ed8 <GPIO_u8PinInit+0x258>)
 8000d5c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000d60:	430a      	orrs	r2, r1
 8000d62:	60da      	str	r2, [r3, #12]

			/*Select GPIO Output type & Output speed in case of general purpose output or Alternate function*/
			if((PinConfig -> Mode ==OUTPUT) || (PinConfig ->Mode == ALTERNATE_FUNCTION))
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	789b      	ldrb	r3, [r3, #2]
 8000d68:	2b01      	cmp	r3, #1
 8000d6a:	d004      	beq.n	8000d76 <GPIO_u8PinInit+0xf6>
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	789b      	ldrb	r3, [r3, #2]
 8000d70:	2b02      	cmp	r3, #2
 8000d72:	f040 80a9 	bne.w	8000ec8 <GPIO_u8PinInit+0x248>
			{
				/*Select Output type :Pushpull or open drain */
				(GPIOPort[PinConfig -> Port] -> OTYPER) &= ~(OTYPER_MASK << (PinConfig ->PinNum));
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	461a      	mov	r2, r3
 8000d7c:	4b56      	ldr	r3, [pc, #344]	; (8000ed8 <GPIO_u8PinInit+0x258>)
 8000d7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000d82:	685a      	ldr	r2, [r3, #4]
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	785b      	ldrb	r3, [r3, #1]
 8000d88:	4619      	mov	r1, r3
 8000d8a:	2301      	movs	r3, #1
 8000d8c:	408b      	lsls	r3, r1
 8000d8e:	43db      	mvns	r3, r3
 8000d90:	4619      	mov	r1, r3
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	781b      	ldrb	r3, [r3, #0]
 8000d96:	4618      	mov	r0, r3
 8000d98:	4b4f      	ldr	r3, [pc, #316]	; (8000ed8 <GPIO_u8PinInit+0x258>)
 8000d9a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000d9e:	400a      	ands	r2, r1
 8000da0:	605a      	str	r2, [r3, #4]
				(GPIOPort[PinConfig -> Port] -> OTYPER) |= ((PinConfig->OutputType) << (PinConfig ->PinNum));
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	461a      	mov	r2, r3
 8000da8:	4b4b      	ldr	r3, [pc, #300]	; (8000ed8 <GPIO_u8PinInit+0x258>)
 8000daa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dae:	685a      	ldr	r2, [r3, #4]
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	791b      	ldrb	r3, [r3, #4]
 8000db4:	4619      	mov	r1, r3
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	785b      	ldrb	r3, [r3, #1]
 8000dba:	fa01 f303 	lsl.w	r3, r1, r3
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	781b      	ldrb	r3, [r3, #0]
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	4b44      	ldr	r3, [pc, #272]	; (8000ed8 <GPIO_u8PinInit+0x258>)
 8000dc8:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000dcc:	430a      	orrs	r2, r1
 8000dce:	605a      	str	r2, [r3, #4]

				/*Select Output speed :Low, Medium, High, Fast */
				(GPIOPort[PinConfig -> Port] -> OSPEEDR) &= ~(OPSEEDR_MASK << ((PinConfig ->PinNum)*OPSEEDR_PIN_ACCESS));
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	781b      	ldrb	r3, [r3, #0]
 8000dd4:	461a      	mov	r2, r3
 8000dd6:	4b40      	ldr	r3, [pc, #256]	; (8000ed8 <GPIO_u8PinInit+0x258>)
 8000dd8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ddc:	689a      	ldr	r2, [r3, #8]
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	785b      	ldrb	r3, [r3, #1]
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	2103      	movs	r1, #3
 8000de6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dea:	43db      	mvns	r3, r3
 8000dec:	4619      	mov	r1, r3
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	781b      	ldrb	r3, [r3, #0]
 8000df2:	4618      	mov	r0, r3
 8000df4:	4b38      	ldr	r3, [pc, #224]	; (8000ed8 <GPIO_u8PinInit+0x258>)
 8000df6:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000dfa:	400a      	ands	r2, r1
 8000dfc:	609a      	str	r2, [r3, #8]
				(GPIOPort[PinConfig -> Port] -> OSPEEDR) |= ((PinConfig->Speed) << ((PinConfig ->PinNum)*OPSEEDR_PIN_ACCESS));
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	781b      	ldrb	r3, [r3, #0]
 8000e02:	461a      	mov	r2, r3
 8000e04:	4b34      	ldr	r3, [pc, #208]	; (8000ed8 <GPIO_u8PinInit+0x258>)
 8000e06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e0a:	689a      	ldr	r2, [r3, #8]
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	78db      	ldrb	r3, [r3, #3]
 8000e10:	4619      	mov	r1, r3
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	785b      	ldrb	r3, [r3, #1]
 8000e16:	005b      	lsls	r3, r3, #1
 8000e18:	fa01 f303 	lsl.w	r3, r1, r3
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	781b      	ldrb	r3, [r3, #0]
 8000e22:	4618      	mov	r0, r3
 8000e24:	4b2c      	ldr	r3, [pc, #176]	; (8000ed8 <GPIO_u8PinInit+0x258>)
 8000e26:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000e2a:	430a      	orrs	r2, r1
 8000e2c:	609a      	str	r2, [r3, #8]
				if(PinConfig ->Mode == ALTERNATE_FUNCTION)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	789b      	ldrb	r3, [r3, #2]
 8000e32:	2b02      	cmp	r3, #2
 8000e34:	d148      	bne.n	8000ec8 <GPIO_u8PinInit+0x248>
				{
					uint8_t Local_u8RegNum =(PinConfig ->PinNum / AFR_PIN_SHIFTING);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	785b      	ldrb	r3, [r3, #1]
 8000e3a:	08db      	lsrs	r3, r3, #3
 8000e3c:	73bb      	strb	r3, [r7, #14]
					uint8_t Local_u8BitNum =(PinConfig ->PinNum % AFR_PIN_SHIFTING);
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	785b      	ldrb	r3, [r3, #1]
 8000e42:	f003 0307 	and.w	r3, r3, #7
 8000e46:	737b      	strb	r3, [r7, #13]
					(GPIOPort[PinConfig -> Port] -> AFR[Local_u8RegNum]) &= ~(AFR_MASK << (Local_u8BitNum * AFR_PIN_ACCESS));
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	781b      	ldrb	r3, [r3, #0]
 8000e4c:	461a      	mov	r2, r3
 8000e4e:	4b22      	ldr	r3, [pc, #136]	; (8000ed8 <GPIO_u8PinInit+0x258>)
 8000e50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e54:	7bba      	ldrb	r2, [r7, #14]
 8000e56:	3208      	adds	r2, #8
 8000e58:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000e5c:	7b7b      	ldrb	r3, [r7, #13]
 8000e5e:	009b      	lsls	r3, r3, #2
 8000e60:	220f      	movs	r2, #15
 8000e62:	fa02 f303 	lsl.w	r3, r2, r3
 8000e66:	43db      	mvns	r3, r3
 8000e68:	4618      	mov	r0, r3
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	461a      	mov	r2, r3
 8000e70:	4b19      	ldr	r3, [pc, #100]	; (8000ed8 <GPIO_u8PinInit+0x258>)
 8000e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e76:	7bba      	ldrb	r2, [r7, #14]
 8000e78:	4001      	ands	r1, r0
 8000e7a:	3208      	adds	r2, #8
 8000e7c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
					(GPIOPort[PinConfig -> Port] -> AFR[Local_u8RegNum]) |= ((PinConfig->AltFunc) << (Local_u8BitNum * AFR_PIN_ACCESS));
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	781b      	ldrb	r3, [r3, #0]
 8000e84:	461a      	mov	r2, r3
 8000e86:	4b14      	ldr	r3, [pc, #80]	; (8000ed8 <GPIO_u8PinInit+0x258>)
 8000e88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e8c:	7bba      	ldrb	r2, [r7, #14]
 8000e8e:	3208      	adds	r2, #8
 8000e90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	799b      	ldrb	r3, [r3, #6]
 8000e98:	461a      	mov	r2, r3
 8000e9a:	7b7b      	ldrb	r3, [r7, #13]
 8000e9c:	009b      	lsls	r3, r3, #2
 8000e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	461a      	mov	r2, r3
 8000eaa:	4b0b      	ldr	r3, [pc, #44]	; (8000ed8 <GPIO_u8PinInit+0x258>)
 8000eac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000eb0:	7bba      	ldrb	r2, [r7, #14]
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	3208      	adds	r2, #8
 8000eb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			if((PinConfig -> Mode ==OUTPUT) || (PinConfig ->Mode == ALTERNATE_FUNCTION))
 8000eba:	e005      	b.n	8000ec8 <GPIO_u8PinInit+0x248>
				}
			}
		}
		else
		{
			Local_u8ErrorState = NOK;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	73fb      	strb	r3, [r7, #15]
 8000ec0:	e003      	b.n	8000eca <GPIO_u8PinInit+0x24a>
		}
	}
	else
	{
		Local_u8ErrorState = NULL_PTR_ERR;
 8000ec2:	2303      	movs	r3, #3
 8000ec4:	73fb      	strb	r3, [r7, #15]
 8000ec6:	e000      	b.n	8000eca <GPIO_u8PinInit+0x24a>
			if((PinConfig -> Mode ==OUTPUT) || (PinConfig ->Mode == ALTERNATE_FUNCTION))
 8000ec8:	bf00      	nop
	}
	return Local_u8ErrorState;
 8000eca:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ecc:	4618      	mov	r0, r3
 8000ece:	3714      	adds	r7, #20
 8000ed0:	46bd      	mov	sp, r7
 8000ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed6:	4770      	bx	lr
 8000ed8:	20000030 	.word	0x20000030

08000edc <I2C_Init>:
 * @brief			:	Initialize SPI
 * @param			:	SPI Configurations structure
 * @retval			:	Error State
 */
Error_State_t I2C_Init(const I2C_Configs_t * I2C_Configs)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
	Error_State_t Error_State = OK ;
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	73fb      	strb	r3, [r7, #15]

	if ( OK == I2C_CheckConfigs(I2C_Configs) )
 8000ee8:	6878      	ldr	r0, [r7, #4]
 8000eea:	f000 fa45 	bl	8001378 <I2C_CheckConfigs>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	2b01      	cmp	r3, #1
 8000ef2:	f040 80d5 	bne.w	80010a0 <I2C_Init+0x1c4>
	{
		/*Set Clock Stretch State*/
		I2Cs[I2C_Configs->I2C_Num]->I2C_CR1 &= ~(1<<(STRETCH_STATE_BIT));
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	781b      	ldrb	r3, [r3, #0]
 8000efa:	461a      	mov	r2, r3
 8000efc:	4b6d      	ldr	r3, [pc, #436]	; (80010b4 <I2C_Init+0x1d8>)
 8000efe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f02:	681a      	ldr	r2, [r3, #0]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	4619      	mov	r1, r3
 8000f0a:	4b6a      	ldr	r3, [pc, #424]	; (80010b4 <I2C_Init+0x1d8>)
 8000f0c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000f10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000f14:	601a      	str	r2, [r3, #0]
		I2Cs[I2C_Configs->I2C_Num]->I2C_CR1 |=  ((I2C_Configs->Stretch_state)<<(STRETCH_STATE_BIT));
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	781b      	ldrb	r3, [r3, #0]
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	4b65      	ldr	r3, [pc, #404]	; (80010b4 <I2C_Init+0x1d8>)
 8000f1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	785b      	ldrb	r3, [r3, #1]
 8000f28:	01db      	lsls	r3, r3, #7
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	781b      	ldrb	r3, [r3, #0]
 8000f30:	4618      	mov	r0, r3
 8000f32:	4b60      	ldr	r3, [pc, #384]	; (80010b4 <I2C_Init+0x1d8>)
 8000f34:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000f38:	430a      	orrs	r2, r1
 8000f3a:	601a      	str	r2, [r3, #0]
		/*Set Packet Error Check State*/
		I2Cs[I2C_Configs->I2C_Num]->I2C_CR1 &= ~(1<<(PEC_STATE_BIT));
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	781b      	ldrb	r3, [r3, #0]
 8000f40:	461a      	mov	r2, r3
 8000f42:	4b5c      	ldr	r3, [pc, #368]	; (80010b4 <I2C_Init+0x1d8>)
 8000f44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f48:	681a      	ldr	r2, [r3, #0]
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	781b      	ldrb	r3, [r3, #0]
 8000f4e:	4619      	mov	r1, r3
 8000f50:	4b58      	ldr	r3, [pc, #352]	; (80010b4 <I2C_Init+0x1d8>)
 8000f52:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000f56:	f022 0220 	bic.w	r2, r2, #32
 8000f5a:	601a      	str	r2, [r3, #0]
		I2Cs[I2C_Configs->I2C_Num]->I2C_CR1 |=  ((I2C_Configs->PEC_State)<<(PEC_STATE_BIT));
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	781b      	ldrb	r3, [r3, #0]
 8000f60:	461a      	mov	r2, r3
 8000f62:	4b54      	ldr	r3, [pc, #336]	; (80010b4 <I2C_Init+0x1d8>)
 8000f64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	789b      	ldrb	r3, [r3, #2]
 8000f6e:	015b      	lsls	r3, r3, #5
 8000f70:	4619      	mov	r1, r3
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	781b      	ldrb	r3, [r3, #0]
 8000f76:	4618      	mov	r0, r3
 8000f78:	4b4e      	ldr	r3, [pc, #312]	; (80010b4 <I2C_Init+0x1d8>)
 8000f7a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000f7e:	430a      	orrs	r2, r1
 8000f80:	601a      	str	r2, [r3, #0]

		/*Set APB (Peripheral) Clock*/
		I2Cs[I2C_Configs->I2C_Num]->I2C_CR2 &= ~(PCLK_MASK);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	781b      	ldrb	r3, [r3, #0]
 8000f86:	461a      	mov	r2, r3
 8000f88:	4b4a      	ldr	r3, [pc, #296]	; (80010b4 <I2C_Init+0x1d8>)
 8000f8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f8e:	685a      	ldr	r2, [r3, #4]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	781b      	ldrb	r3, [r3, #0]
 8000f94:	4619      	mov	r1, r3
 8000f96:	4b47      	ldr	r3, [pc, #284]	; (80010b4 <I2C_Init+0x1d8>)
 8000f98:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000f9c:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8000fa0:	605a      	str	r2, [r3, #4]
		I2Cs[I2C_Configs->I2C_Num]->I2C_CR2 |=  ((I2C_Configs->I2C_Pclk_MHZ));
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	461a      	mov	r2, r3
 8000fa8:	4b42      	ldr	r3, [pc, #264]	; (80010b4 <I2C_Init+0x1d8>)
 8000faa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fae:	685a      	ldr	r2, [r3, #4]
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	78db      	ldrb	r3, [r3, #3]
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	781b      	ldrb	r3, [r3, #0]
 8000fba:	4618      	mov	r0, r3
 8000fbc:	4b3d      	ldr	r3, [pc, #244]	; (80010b4 <I2C_Init+0x1d8>)
 8000fbe:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8000fc2:	430a      	orrs	r2, r1
 8000fc4:	605a      	str	r2, [r3, #4]

		/*Set Addressing Mode*/
		I2Cs[I2C_Configs->I2C_Num]->I2C_OAR1 &= ~(1<<(ADDMODE_BIT));
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	461a      	mov	r2, r3
 8000fcc:	4b39      	ldr	r3, [pc, #228]	; (80010b4 <I2C_Init+0x1d8>)
 8000fce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fd2:	689a      	ldr	r2, [r3, #8]
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	781b      	ldrb	r3, [r3, #0]
 8000fd8:	4619      	mov	r1, r3
 8000fda:	4b36      	ldr	r3, [pc, #216]	; (80010b4 <I2C_Init+0x1d8>)
 8000fdc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8000fe0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000fe4:	609a      	str	r2, [r3, #8]
		I2Cs[I2C_Configs->I2C_Num]->I2C_OAR1 |=  ((I2C_Configs->ADD_Mode)<<(ADDMODE_BIT));
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	461a      	mov	r2, r3
 8000fec:	4b31      	ldr	r3, [pc, #196]	; (80010b4 <I2C_Init+0x1d8>)
 8000fee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ff2:	689a      	ldr	r2, [r3, #8]
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	791b      	ldrb	r3, [r3, #4]
 8000ff8:	03db      	lsls	r3, r3, #15
 8000ffa:	4619      	mov	r1, r3
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	4618      	mov	r0, r3
 8001002:	4b2c      	ldr	r3, [pc, #176]	; (80010b4 <I2C_Init+0x1d8>)
 8001004:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8001008:	430a      	orrs	r2, r1
 800100a:	609a      	str	r2, [r3, #8]

		/*Set Own Chip Address*/
		I2Cs[I2C_Configs->I2C_Num]->I2C_OAR1 &= ~(ADDVALUE_MASK<<(ADDVALUE_BIT));
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	781b      	ldrb	r3, [r3, #0]
 8001010:	461a      	mov	r2, r3
 8001012:	4b28      	ldr	r3, [pc, #160]	; (80010b4 <I2C_Init+0x1d8>)
 8001014:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001018:	689a      	ldr	r2, [r3, #8]
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	781b      	ldrb	r3, [r3, #0]
 800101e:	4619      	mov	r1, r3
 8001020:	4b24      	ldr	r3, [pc, #144]	; (80010b4 <I2C_Init+0x1d8>)
 8001022:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001026:	f022 02fe 	bic.w	r2, r2, #254	; 0xfe
 800102a:	609a      	str	r2, [r3, #8]
		I2Cs[I2C_Configs->I2C_Num]->I2C_OAR1 |=  ((I2C_Configs->Chip_Address)<<(ADDVALUE_BIT));
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	461a      	mov	r2, r3
 8001032:	4b20      	ldr	r3, [pc, #128]	; (80010b4 <I2C_Init+0x1d8>)
 8001034:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001038:	689a      	ldr	r2, [r3, #8]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	795b      	ldrb	r3, [r3, #5]
 800103e:	005b      	lsls	r3, r3, #1
 8001040:	4619      	mov	r1, r3
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	781b      	ldrb	r3, [r3, #0]
 8001046:	4618      	mov	r0, r3
 8001048:	4b1a      	ldr	r3, [pc, #104]	; (80010b4 <I2C_Init+0x1d8>)
 800104a:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800104e:	430a      	orrs	r2, r1
 8001050:	609a      	str	r2, [r3, #8]

		/*Set The Mode when the Chip Transferred to master*/
		I2Cs[I2C_Configs->I2C_Num]->I2C_CCR &= ~(1<<(I2C_MODE_BIT));
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	781b      	ldrb	r3, [r3, #0]
 8001056:	461a      	mov	r2, r3
 8001058:	4b16      	ldr	r3, [pc, #88]	; (80010b4 <I2C_Init+0x1d8>)
 800105a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800105e:	69da      	ldr	r2, [r3, #28]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	4619      	mov	r1, r3
 8001066:	4b13      	ldr	r3, [pc, #76]	; (80010b4 <I2C_Init+0x1d8>)
 8001068:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800106c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001070:	61da      	str	r2, [r3, #28]
		I2Cs[I2C_Configs->I2C_Num]->I2C_CCR |=  ((I2C_Configs->I2C_Mode)<<(I2C_MODE_BIT));
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	781b      	ldrb	r3, [r3, #0]
 8001076:	461a      	mov	r2, r3
 8001078:	4b0e      	ldr	r3, [pc, #56]	; (80010b4 <I2C_Init+0x1d8>)
 800107a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800107e:	69da      	ldr	r2, [r3, #28]
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	799b      	ldrb	r3, [r3, #6]
 8001084:	03db      	lsls	r3, r3, #15
 8001086:	4619      	mov	r1, r3
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	4618      	mov	r0, r3
 800108e:	4b09      	ldr	r3, [pc, #36]	; (80010b4 <I2C_Init+0x1d8>)
 8001090:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8001094:	430a      	orrs	r2, r1
 8001096:	61da      	str	r2, [r3, #28]

		/*Set SCL Frequency*/
		I2C_Set_SCL_Frequency(I2C_Configs);
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f000 f93b 	bl	8001314 <I2C_Set_SCL_Frequency>
 800109e:	e004      	b.n	80010aa <I2C_Init+0x1ce>


	}
	else {

		Error_State = I2C_CheckConfigs(I2C_Configs);
 80010a0:	6878      	ldr	r0, [r7, #4]
 80010a2:	f000 f969 	bl	8001378 <I2C_CheckConfigs>
 80010a6:	4603      	mov	r3, r0
 80010a8:	73fb      	strb	r3, [r7, #15]

	}
	return Error_State ;
 80010aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3710      	adds	r7, #16
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	20000050 	.word	0x20000050

080010b8 <I2C_Send_Start_Condition>:
						and make the Chip State a Master.
 * @Note			:	Calling for second time without sending stop condition
 						will send a repeated start
 */
Error_State_t I2C_Send_Start_Condition(I2C_I2C_NUMBER_t	I2C_Num)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b085      	sub	sp, #20
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	71fb      	strb	r3, [r7, #7]
	Error_State_t	Error_State = OK;
 80010c2:	2301      	movs	r3, #1
 80010c4:	73fb      	strb	r3, [r7, #15]

	if ((I2C_Num >=I2C_NUMBER_1) && (I2C_Num <=I2C_NUMBER_3))
 80010c6:	79fb      	ldrb	r3, [r7, #7]
 80010c8:	2b02      	cmp	r3, #2
 80010ca:	d816      	bhi.n	80010fa <I2C_Send_Start_Condition+0x42>
	{
		/*Send Start Condition*/
		I2Cs[I2C_Num]->I2C_CR1 |= (1<<START_GENERATE_BIT);
 80010cc:	79fb      	ldrb	r3, [r7, #7]
 80010ce:	4a0f      	ldr	r2, [pc, #60]	; (800110c <I2C_Send_Start_Condition+0x54>)
 80010d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	79fb      	ldrb	r3, [r7, #7]
 80010d8:	490c      	ldr	r1, [pc, #48]	; (800110c <I2C_Send_Start_Condition+0x54>)
 80010da:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80010de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80010e2:	601a      	str	r2, [r3, #0]

		/*Wait till Start Condition is Generated*/
		while (!(GET_BIT(I2Cs[I2C_Num]->I2C_SR1,FLAGS_SR1_SB)));
 80010e4:	bf00      	nop
 80010e6:	79fb      	ldrb	r3, [r7, #7]
 80010e8:	4a08      	ldr	r2, [pc, #32]	; (800110c <I2C_Send_Start_Condition+0x54>)
 80010ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ee:	695b      	ldr	r3, [r3, #20]
 80010f0:	f003 0301 	and.w	r3, r3, #1
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d0f6      	beq.n	80010e6 <I2C_Send_Start_Condition+0x2e>
 80010f8:	e001      	b.n	80010fe <I2C_Send_Start_Condition+0x46>

	}
	else {
		Error_State = I2C_WRONG_I2C_NUMBER;
 80010fa:	2304      	movs	r3, #4
 80010fc:	73fb      	strb	r3, [r7, #15]
	}

	return Error_State ;
 80010fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8001100:	4618      	mov	r0, r3
 8001102:	3714      	adds	r7, #20
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr
 800110c:	20000050 	.word	0x20000050

08001110 <I2C_Send_Stop_Condition>:
 *
 * 						2- Calling this function in As slave will
 * 							Release the SCL and SDA lines after the current byte transfer
 */
Error_State_t I2C_Send_Stop_Condition(I2C_I2C_NUMBER_t	I2C_Num)
{
 8001110:	b480      	push	{r7}
 8001112:	b085      	sub	sp, #20
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	71fb      	strb	r3, [r7, #7]
	Error_State_t	Error_State = OK;
 800111a:	2301      	movs	r3, #1
 800111c:	73fb      	strb	r3, [r7, #15]

	if ((I2C_Num >=I2C_NUMBER_1) && (I2C_Num <=I2C_NUMBER_3))
 800111e:	79fb      	ldrb	r3, [r7, #7]
 8001120:	2b02      	cmp	r3, #2
 8001122:	d80c      	bhi.n	800113e <I2C_Send_Stop_Condition+0x2e>
	{
		/*Send Start Condition*/
		I2Cs[I2C_Num]->I2C_CR1 |= (1<<STOP_GENERATE_BIT);
 8001124:	79fb      	ldrb	r3, [r7, #7]
 8001126:	4a0a      	ldr	r2, [pc, #40]	; (8001150 <I2C_Send_Stop_Condition+0x40>)
 8001128:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800112c:	681a      	ldr	r2, [r3, #0]
 800112e:	79fb      	ldrb	r3, [r7, #7]
 8001130:	4907      	ldr	r1, [pc, #28]	; (8001150 <I2C_Send_Stop_Condition+0x40>)
 8001132:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001136:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	e001      	b.n	8001142 <I2C_Send_Stop_Condition+0x32>
		//while (!(GET_BIT(I2Cs[I2C_Num]->I2C_SR1,FLAGS_SR1_STOPF)));

		//I2Cs[I2C_Num]->I2C_CR1 |= (0);
	}
	else {
		Error_State = I2C_WRONG_I2C_NUMBER;
 800113e:	2304      	movs	r3, #4
 8001140:	73fb      	strb	r3, [r7, #15]
	}

	return Error_State ;
 8001142:	7bfb      	ldrb	r3, [r7, #15]
}
 8001144:	4618      	mov	r0, r3
 8001146:	3714      	adds	r7, #20
 8001148:	46bd      	mov	sp, r7
 800114a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114e:	4770      	bx	lr
 8001150:	20000050 	.word	0x20000050

08001154 <I2C_Master_Transmit_DMA>:

	}
	return Error_State ;
}
Error_State_t I2C_Master_Transmit_DMA(const I2C_Configs_t * I2C_Configs , uint8_t SlaveADD , uint8_t * DataToSend, uint8_t data_Size,DMA1_CONFIGRATION_t* dma_tx_config )
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b086      	sub	sp, #24
 8001158:	af00      	add	r7, sp, #0
 800115a:	60f8      	str	r0, [r7, #12]
 800115c:	607a      	str	r2, [r7, #4]
 800115e:	461a      	mov	r2, r3
 8001160:	460b      	mov	r3, r1
 8001162:	72fb      	strb	r3, [r7, #11]
 8001164:	4613      	mov	r3, r2
 8001166:	72bb      	strb	r3, [r7, #10]
	Error_State_t	Error_State = OK;
 8001168:	2301      	movs	r3, #1
 800116a:	75fb      	strb	r3, [r7, #23]

	Error_State = I2C_CheckConfigs(I2C_Configs);
 800116c:	68f8      	ldr	r0, [r7, #12]
 800116e:	f000 f903 	bl	8001378 <I2C_CheckConfigs>
 8001172:	4603      	mov	r3, r0
 8001174:	75fb      	strb	r3, [r7, #23]

	uint8_t Counter=0;
 8001176:	2300      	movs	r3, #0
 8001178:	75bb      	strb	r3, [r7, #22]

	if (OK == Error_State)
 800117a:	7dfb      	ldrb	r3, [r7, #23]
 800117c:	2b01      	cmp	r3, #1
 800117e:	d170      	bne.n	8001262 <I2C_Master_Transmit_DMA+0x10e>
	{

		/*Wait till Bus is FREE (Not busy)*/
		while((GET_BIT(I2Cs[I2C_Configs->I2C_Num]->I2C_SR2,FLAGS_SR2_BUSY)));
 8001180:	bf00      	nop
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	461a      	mov	r2, r3
 8001188:	4b38      	ldr	r3, [pc, #224]	; (800126c <I2C_Master_Transmit_DMA+0x118>)
 800118a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800118e:	699b      	ldr	r3, [r3, #24]
 8001190:	f003 0302 	and.w	r3, r3, #2
 8001194:	2b00      	cmp	r3, #0
 8001196:	d1f4      	bne.n	8001182 <I2C_Master_Transmit_DMA+0x2e>

		/*Enable I2C*/
		I2Cs[I2C_Configs->I2C_Num]->I2C_CR1 |= (1<<PE_BIT);
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	781b      	ldrb	r3, [r3, #0]
 800119c:	461a      	mov	r2, r3
 800119e:	4b33      	ldr	r3, [pc, #204]	; (800126c <I2C_Master_Transmit_DMA+0x118>)
 80011a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011a4:	681a      	ldr	r2, [r3, #0]
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	4619      	mov	r1, r3
 80011ac:	4b2f      	ldr	r3, [pc, #188]	; (800126c <I2C_Master_Transmit_DMA+0x118>)
 80011ae:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80011b2:	f042 0201 	orr.w	r2, r2, #1
 80011b6:	601a      	str	r2, [r3, #0]

		/*Send Start Condition*/
		I2C_Send_Start_Condition(I2C_Configs->I2C_Num);
 80011b8:	68fb      	ldr	r3, [r7, #12]
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff ff7b 	bl	80010b8 <I2C_Send_Start_Condition>

		/*Send Slave Address With Write Signal (LSB = 0)*/
	//	I2Cs[I2C_Configs->I2C_Num]->I2C_DR = (SlaveADD);
		uint8_t slaveAdd_var = SlaveADD;
 80011c2:	7afb      	ldrb	r3, [r7, #11]
 80011c4:	757b      	strb	r3, [r7, #21]
		DMA1_send_Data(dma_tx_config,  &slaveAdd_var, &(I2Cs[I2C_Configs->I2C_Num]->I2C_DR),1);
 80011c6:	68fb      	ldr	r3, [r7, #12]
 80011c8:	781b      	ldrb	r3, [r3, #0]
 80011ca:	461a      	mov	r2, r3
 80011cc:	4b27      	ldr	r3, [pc, #156]	; (800126c <I2C_Master_Transmit_DMA+0x118>)
 80011ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011d2:	f103 0210 	add.w	r2, r3, #16
 80011d6:	f107 0115 	add.w	r1, r7, #21
 80011da:	2301      	movs	r3, #1
 80011dc:	6a38      	ldr	r0, [r7, #32]
 80011de:	f7ff fabd 	bl	800075c <DMA1_send_Data>
		/*Wait Till Address is Sent*/
		while (!(GET_BIT(I2Cs[I2C_Configs->I2C_Num]->I2C_SR1,FLAGS_SR1_ADDR)));
 80011e2:	bf00      	nop
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	461a      	mov	r2, r3
 80011ea:	4b20      	ldr	r3, [pc, #128]	; (800126c <I2C_Master_Transmit_DMA+0x118>)
 80011ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011f0:	695b      	ldr	r3, [r3, #20]
 80011f2:	f003 0302 	and.w	r3, r3, #2
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d0f4      	beq.n	80011e4 <I2C_Master_Transmit_DMA+0x90>

		/*Clear ADDR*/
		I2C_CLR_ADDR(I2C_Configs->I2C_Num) ;
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	4618      	mov	r0, r3
 8001200:	f000 f92e 	bl	8001460 <I2C_CLR_ADDR>

		/*Send data Bytes till Buffer ends*/
		while (Counter <=data_Size)
 8001204:	e026      	b.n	8001254 <I2C_Master_Transmit_DMA+0x100>
		{
			/*wait till TxD Register empty*/
			while (!(GET_BIT(I2Cs[I2C_Configs->I2C_Num]->I2C_SR1,FLAGS_SR1_TXE)));
 8001206:	bf00      	nop
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	461a      	mov	r2, r3
 800120e:	4b17      	ldr	r3, [pc, #92]	; (800126c <I2C_Master_Transmit_DMA+0x118>)
 8001210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800121a:	2b00      	cmp	r3, #0
 800121c:	d0f4      	beq.n	8001208 <I2C_Master_Transmit_DMA+0xb4>

			/*Write data in DR*/
//			I2Cs[I2C_Configs->I2C_Num]->I2C_DR = DataToSend[Counter++];
			DMA1_send_Data(dma_tx_config, DataToSend+Counter, &(I2Cs[I2C_Configs->I2C_Num]->I2C_DR),1);
 800121e:	7dbb      	ldrb	r3, [r7, #22]
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	18d1      	adds	r1, r2, r3
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	461a      	mov	r2, r3
 800122a:	4b10      	ldr	r3, [pc, #64]	; (800126c <I2C_Master_Transmit_DMA+0x118>)
 800122c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001230:	f103 0210 	add.w	r2, r3, #16
 8001234:	2301      	movs	r3, #1
 8001236:	6a38      	ldr	r0, [r7, #32]
 8001238:	f7ff fa90 	bl	800075c <DMA1_send_Data>
			/*wait till Byte transfer is finished*/
			while (!(GET_BIT(I2Cs[I2C_Configs->I2C_Num]->I2C_SR2,FLAGS_SR1_BTF)));
 800123c:	bf00      	nop
 800123e:	68fb      	ldr	r3, [r7, #12]
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	461a      	mov	r2, r3
 8001244:	4b09      	ldr	r3, [pc, #36]	; (800126c <I2C_Master_Transmit_DMA+0x118>)
 8001246:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800124a:	699b      	ldr	r3, [r3, #24]
 800124c:	f003 0304 	and.w	r3, r3, #4
 8001250:	2b00      	cmp	r3, #0
 8001252:	d0f4      	beq.n	800123e <I2C_Master_Transmit_DMA+0xea>
		while (Counter <=data_Size)
 8001254:	7dba      	ldrb	r2, [r7, #22]
 8001256:	7abb      	ldrb	r3, [r7, #10]
 8001258:	429a      	cmp	r2, r3
 800125a:	d9d4      	bls.n	8001206 <I2C_Master_Transmit_DMA+0xb2>
		}
		I2C_Send_Stop_Condition(I2C_NUMBER_1);
 800125c:	2000      	movs	r0, #0
 800125e:	f7ff ff57 	bl	8001110 <I2C_Send_Stop_Condition>
	else {

		/*Error => Do Nothing*/

	}
	return Error_State ;
 8001262:	7dfb      	ldrb	r3, [r7, #23]
}
 8001264:	4618      	mov	r0, r3
 8001266:	3718      	adds	r7, #24
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20000050 	.word	0x20000050

08001270 <I2C_Master_Receive_DMA>:
	}
	return Error_State ;
}

Error_State_t I2C_Master_Receive_DMA(const I2C_Configs_t * I2C_Configs , uint8_t *destination, DMA1_CONFIGRATION_t * dma_rx_config)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b086      	sub	sp, #24
 8001274:	af00      	add	r7, sp, #0
 8001276:	60f8      	str	r0, [r7, #12]
 8001278:	60b9      	str	r1, [r7, #8]
 800127a:	607a      	str	r2, [r7, #4]
	Error_State_t	Error_State = OK;
 800127c:	2301      	movs	r3, #1
 800127e:	75fb      	strb	r3, [r7, #23]

	Error_State = I2C_CheckConfigs(I2C_Configs);
 8001280:	68f8      	ldr	r0, [r7, #12]
 8001282:	f000 f879 	bl	8001378 <I2C_CheckConfigs>
 8001286:	4603      	mov	r3, r0
 8001288:	75fb      	strb	r3, [r7, #23]

	if (OK == Error_State)
 800128a:	7dfb      	ldrb	r3, [r7, #23]
 800128c:	2b01      	cmp	r3, #1
 800128e:	d118      	bne.n	80012c2 <I2C_Master_Receive_DMA+0x52>
	{

		/*wait till RxNE Register Not empty*/
		while (!(GET_BIT(I2Cs[I2C_Configs->I2C_Num]->I2C_SR1,FLAGS_SR1_RXNE)));
 8001290:	bf00      	nop
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	461a      	mov	r2, r3
 8001298:	4b0c      	ldr	r3, [pc, #48]	; (80012cc <I2C_Master_Receive_DMA+0x5c>)
 800129a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800129e:	695b      	ldr	r3, [r3, #20]
 80012a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d0f4      	beq.n	8001292 <I2C_Master_Receive_DMA+0x22>

		/*Read data in the DR*/
	//	*ReceivedData = I2Cs[I2C_Configs->I2C_Num]->I2C_DR;
		DMA1_send_Data(dma_rx_config, &(I2Cs[I2C_Configs->I2C_Num]->I2C_DR),destination,1);
 80012a8:	68fb      	ldr	r3, [r7, #12]
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	461a      	mov	r2, r3
 80012ae:	4b07      	ldr	r3, [pc, #28]	; (80012cc <I2C_Master_Receive_DMA+0x5c>)
 80012b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012b4:	f103 0110 	add.w	r1, r3, #16
 80012b8:	2301      	movs	r3, #1
 80012ba:	68ba      	ldr	r2, [r7, #8]
 80012bc:	6878      	ldr	r0, [r7, #4]
 80012be:	f7ff fa4d 	bl	800075c <DMA1_send_Data>
	else {

		/*Error => Do Nothing*/

	}
	return Error_State ;
 80012c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3718      	adds	r7, #24
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	20000050 	.word	0x20000050

080012d0 <I2C_Enable_DMA>:
 * @brief			:	Enable DMA Stream
 * @param			:	I2C Number
 * @retval			:	Error State
 */
Error_State_t I2C_Enable_DMA(I2C_I2C_NUMBER_t	I2C_Num)
{
 80012d0:	b480      	push	{r7}
 80012d2:	b085      	sub	sp, #20
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	71fb      	strb	r3, [r7, #7]
	Error_State_t Error_State = OK ;
 80012da:	2301      	movs	r3, #1
 80012dc:	73fb      	strb	r3, [r7, #15]

	if ((I2C_Num >= I2C_NUMBER_1)&&(I2C_Num <= I2C_NUMBER_3))
 80012de:	79fb      	ldrb	r3, [r7, #7]
 80012e0:	2b02      	cmp	r3, #2
 80012e2:	d80c      	bhi.n	80012fe <I2C_Enable_DMA+0x2e>
	{
		/*Enable DMA Stream*/
		I2Cs[I2C_Num]->I2C_CR2 |= (1<<DMAEN_BIT);
 80012e4:	79fb      	ldrb	r3, [r7, #7]
 80012e6:	4a0a      	ldr	r2, [pc, #40]	; (8001310 <I2C_Enable_DMA+0x40>)
 80012e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012ec:	685a      	ldr	r2, [r3, #4]
 80012ee:	79fb      	ldrb	r3, [r7, #7]
 80012f0:	4907      	ldr	r1, [pc, #28]	; (8001310 <I2C_Enable_DMA+0x40>)
 80012f2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80012f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80012fa:	605a      	str	r2, [r3, #4]
 80012fc:	e001      	b.n	8001302 <I2C_Enable_DMA+0x32>
	}
	else {
		Error_State = I2C_WRONG_I2C_NUMBER;
 80012fe:	2304      	movs	r3, #4
 8001300:	73fb      	strb	r3, [r7, #15]
	}
	return Error_State	;
 8001302:	7bfb      	ldrb	r3, [r7, #15]
}
 8001304:	4618      	mov	r0, r3
 8001306:	3714      	adds	r7, #20
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr
 8001310:	20000050 	.word	0x20000050

08001314 <I2C_Set_SCL_Frequency>:
 * @brief			:	Set SCL Frequency of the wanted I2C
 * @param			:	I2C Configurations
 * @retval			:	Error State
 */
static void I2C_Set_SCL_Frequency(const I2C_Configs_t * I2C_Configs)
{
 8001314:	b480      	push	{r7}
 8001316:	b085      	sub	sp, #20
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
	uint16_t CCR_Value =0;
 800131c:	2300      	movs	r3, #0
 800131e:	81fb      	strh	r3, [r7, #14]

	/*Calculate CCR Register Value*/
	CCR_Value = ((I2C_Configs->I2C_Pclk_MHZ) * (1000));
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	78db      	ldrb	r3, [r3, #3]
 8001324:	b29b      	uxth	r3, r3
 8001326:	461a      	mov	r2, r3
 8001328:	0152      	lsls	r2, r2, #5
 800132a:	1ad2      	subs	r2, r2, r3
 800132c:	0092      	lsls	r2, r2, #2
 800132e:	4413      	add	r3, r2
 8001330:	00db      	lsls	r3, r3, #3
 8001332:	81fb      	strh	r3, [r7, #14]
	CCR_Value /= (I2C_Configs->SCL_Frequency_KHZ);
 8001334:	89fb      	ldrh	r3, [r7, #14]
 8001336:	687a      	ldr	r2, [r7, #4]
 8001338:	79d2      	ldrb	r2, [r2, #7]
 800133a:	fb93 f3f2 	sdiv	r3, r3, r2
 800133e:	81fb      	strh	r3, [r7, #14]
	CCR_Value /= 2;
 8001340:	89fb      	ldrh	r3, [r7, #14]
 8001342:	085b      	lsrs	r3, r3, #1
 8001344:	81fb      	strh	r3, [r7, #14]

	I2Cs[I2C_Configs->I2C_Num]->I2C_CCR |= CCR_Value ;
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	461a      	mov	r2, r3
 800134c:	4b09      	ldr	r3, [pc, #36]	; (8001374 <I2C_Set_SCL_Frequency+0x60>)
 800134e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001352:	69d9      	ldr	r1, [r3, #28]
 8001354:	89fa      	ldrh	r2, [r7, #14]
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	4618      	mov	r0, r3
 800135c:	4b05      	ldr	r3, [pc, #20]	; (8001374 <I2C_Set_SCL_Frequency+0x60>)
 800135e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 8001362:	430a      	orrs	r2, r1
 8001364:	61da      	str	r2, [r3, #28]
}
 8001366:	bf00      	nop
 8001368:	3714      	adds	r7, #20
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	20000050 	.word	0x20000050

08001378 <I2C_CheckConfigs>:
 * @brief			:	Check I2c Configurations
 * @param			:	I2C Configurations
 * @retval			:	Error State
 */
static Error_State_t I2C_CheckConfigs(const I2C_Configs_t * I2C_Configs)
{
 8001378:	b480      	push	{r7}
 800137a:	b085      	sub	sp, #20
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
	Error_State_t Error_State=OK;
 8001380:	2301      	movs	r3, #1
 8001382:	73fb      	strb	r3, [r7, #15]

	if (NULL != I2C_Configs)
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d060      	beq.n	800144c <I2C_CheckConfigs+0xd4>
	{

		if ( (I2C_Configs->ADD_Mode == ADDRESSING_MODE_10BITS) || (I2C_Configs->ADD_Mode == ADDRESSING_MODE_7BITS))
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	791b      	ldrb	r3, [r3, #4]
 800138e:	2b01      	cmp	r3, #1
 8001390:	d003      	beq.n	800139a <I2C_CheckConfigs+0x22>
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	791b      	ldrb	r3, [r3, #4]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d155      	bne.n	8001446 <I2C_CheckConfigs+0xce>
		{
			if ( (I2C_Configs->Chip_Address > 0) && (I2C_Configs->Chip_Address < 128))
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	795b      	ldrb	r3, [r3, #5]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d04d      	beq.n	800143e <I2C_CheckConfigs+0xc6>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	795b      	ldrb	r3, [r3, #5]
 80013a6:	b25b      	sxtb	r3, r3
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	db48      	blt.n	800143e <I2C_CheckConfigs+0xc6>
			{
				if ((I2C_Configs->I2C_Mode == MASTER_MODE_STANDARD) || (I2C_Configs->I2C_Mode == MASTER_MODE_FAST))
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	799b      	ldrb	r3, [r3, #6]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d003      	beq.n	80013bc <I2C_CheckConfigs+0x44>
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	799b      	ldrb	r3, [r3, #6]
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	d13c      	bne.n	8001436 <I2C_CheckConfigs+0xbe>
				{
					if ((I2C_Configs->I2C_Num >= I2C_NUMBER_1) && (I2C_Configs->I2C_Num <= I2C_NUMBER_3))
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b02      	cmp	r3, #2
 80013c2:	d834      	bhi.n	800142e <I2C_CheckConfigs+0xb6>
					{
						if ((I2C_Configs->I2C_Pclk_MHZ < 45) && (I2C_Configs->I2C_Pclk_MHZ > 2 ))
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	78db      	ldrb	r3, [r3, #3]
 80013c8:	2b2c      	cmp	r3, #44	; 0x2c
 80013ca:	d82d      	bhi.n	8001428 <I2C_CheckConfigs+0xb0>
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	78db      	ldrb	r3, [r3, #3]
 80013d0:	2b02      	cmp	r3, #2
 80013d2:	d929      	bls.n	8001428 <I2C_CheckConfigs+0xb0>
						{
							if ((I2C_Configs->PEC_State == PACKET_ERR_CHECK_ENABLED) ||(I2C_Configs->PEC_State == PACKET_ERR_CHECK_DISABLED))
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	789b      	ldrb	r3, [r3, #2]
 80013d8:	2b01      	cmp	r3, #1
 80013da:	d003      	beq.n	80013e4 <I2C_CheckConfigs+0x6c>
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	789b      	ldrb	r3, [r3, #2]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d11d      	bne.n	8001420 <I2C_CheckConfigs+0xa8>
							{
								if (((I2C_Configs->SCL_Frequency_KHZ <=100) && (I2C_Configs->I2C_Mode == MASTER_MODE_STANDARD)) ||((I2C_Configs->SCL_Frequency_KHZ <=400) && (I2C_Configs->I2C_Mode == MASTER_MODE_FAST)))
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	79db      	ldrb	r3, [r3, #7]
 80013e8:	2b64      	cmp	r3, #100	; 0x64
 80013ea:	d803      	bhi.n	80013f4 <I2C_CheckConfigs+0x7c>
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	799b      	ldrb	r3, [r3, #6]
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d003      	beq.n	80013fc <I2C_CheckConfigs+0x84>
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	799b      	ldrb	r3, [r3, #6]
 80013f8:	2b01      	cmp	r3, #1
 80013fa:	d10d      	bne.n	8001418 <I2C_CheckConfigs+0xa0>
								{
									if ((I2C_Configs->Stretch_state == CLK_STRETCH_ENABLED) ||(I2C_Configs->Stretch_state == CLK_STRETCH_DISABLED))
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	785b      	ldrb	r3, [r3, #1]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d003      	beq.n	800140c <I2C_CheckConfigs+0x94>
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	785b      	ldrb	r3, [r3, #1]
 8001408:	2b01      	cmp	r3, #1
 800140a:	d102      	bne.n	8001412 <I2C_CheckConfigs+0x9a>
									{
										Error_State	=	OK;
 800140c:	2301      	movs	r3, #1
 800140e:	73fb      	strb	r3, [r7, #15]
									if ((I2C_Configs->Stretch_state == CLK_STRETCH_ENABLED) ||(I2C_Configs->Stretch_state == CLK_STRETCH_DISABLED))
 8001410:	e005      	b.n	800141e <I2C_CheckConfigs+0xa6>
									}
									else {
										Error_State	=	I2C_WRONG_CLK_STRETCH_STATE;
 8001412:	2300      	movs	r3, #0
 8001414:	73fb      	strb	r3, [r7, #15]
									if ((I2C_Configs->Stretch_state == CLK_STRETCH_ENABLED) ||(I2C_Configs->Stretch_state == CLK_STRETCH_DISABLED))
 8001416:	e002      	b.n	800141e <I2C_CheckConfigs+0xa6>
									}
								}
								else {
									Error_State	=	I2C_WRONG_SCL_FREQUENCY;
 8001418:	2301      	movs	r3, #1
 800141a:	73fb      	strb	r3, [r7, #15]
								if (((I2C_Configs->SCL_Frequency_KHZ <=100) && (I2C_Configs->I2C_Mode == MASTER_MODE_STANDARD)) ||((I2C_Configs->SCL_Frequency_KHZ <=400) && (I2C_Configs->I2C_Mode == MASTER_MODE_FAST)))
 800141c:	e003      	b.n	8001426 <I2C_CheckConfigs+0xae>
 800141e:	e002      	b.n	8001426 <I2C_CheckConfigs+0xae>
								}
							}
							else {
								Error_State	=	I2C_WRONG_PEC_STATE;
 8001420:	2302      	movs	r3, #2
 8001422:	73fb      	strb	r3, [r7, #15]
							if ((I2C_Configs->PEC_State == PACKET_ERR_CHECK_ENABLED) ||(I2C_Configs->PEC_State == PACKET_ERR_CHECK_DISABLED))
 8001424:	e006      	b.n	8001434 <I2C_CheckConfigs+0xbc>
 8001426:	e005      	b.n	8001434 <I2C_CheckConfigs+0xbc>
							}
						}
						else {
							Error_State	=	I2C_WRONG_PCLK;
 8001428:	2303      	movs	r3, #3
 800142a:	73fb      	strb	r3, [r7, #15]
					if ((I2C_Configs->I2C_Num >= I2C_NUMBER_1) && (I2C_Configs->I2C_Num <= I2C_NUMBER_3))
 800142c:	e006      	b.n	800143c <I2C_CheckConfigs+0xc4>
						}
					}
					else {
						Error_State	=	I2C_WRONG_I2C_NUMBER;
 800142e:	2304      	movs	r3, #4
 8001430:	73fb      	strb	r3, [r7, #15]
					if ((I2C_Configs->I2C_Num >= I2C_NUMBER_1) && (I2C_Configs->I2C_Num <= I2C_NUMBER_3))
 8001432:	e003      	b.n	800143c <I2C_CheckConfigs+0xc4>
 8001434:	e002      	b.n	800143c <I2C_CheckConfigs+0xc4>
					}
				}
				else {
					Error_State	=	I2C_WRONG_I2C_MASTER_MODE;
 8001436:	2305      	movs	r3, #5
 8001438:	73fb      	strb	r3, [r7, #15]
				if ((I2C_Configs->I2C_Mode == MASTER_MODE_STANDARD) || (I2C_Configs->I2C_Mode == MASTER_MODE_FAST))
 800143a:	e003      	b.n	8001444 <I2C_CheckConfigs+0xcc>
 800143c:	e002      	b.n	8001444 <I2C_CheckConfigs+0xcc>
				}
			}
			else {
				Error_State	=	I2C_WRONG_ADDRESS_VALUE;
 800143e:	2306      	movs	r3, #6
 8001440:	73fb      	strb	r3, [r7, #15]
			if ( (I2C_Configs->Chip_Address > 0) && (I2C_Configs->Chip_Address < 128))
 8001442:	e005      	b.n	8001450 <I2C_CheckConfigs+0xd8>
 8001444:	e004      	b.n	8001450 <I2C_CheckConfigs+0xd8>
			}
		}
		else{
			Error_State = I2C_WRONG_ADDRESS_MODE_STATE;
 8001446:	2307      	movs	r3, #7
 8001448:	73fb      	strb	r3, [r7, #15]
 800144a:	e001      	b.n	8001450 <I2C_CheckConfigs+0xd8>
		}
	}
	else {
		Error_State	=	NULL_PTR_ERR;
 800144c:	2303      	movs	r3, #3
 800144e:	73fb      	strb	r3, [r7, #15]
	}
	return Error_State ;
 8001450:	7bfb      	ldrb	r3, [r7, #15]
}
 8001452:	4618      	mov	r0, r3
 8001454:	3714      	adds	r7, #20
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr
	...

08001460 <I2C_CLR_ADDR>:
@brief            :    Software sequence to Clear ADDR Flag
@param            :    I2C Number
@retval            :    VOID
 */
void I2C_CLR_ADDR(I2C_I2C_NUMBER_t I2C_Num)
{
 8001460:	b480      	push	{r7}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	4603      	mov	r3, r0
 8001468:	71fb      	strb	r3, [r7, #7]
	uint32_t Temp_Reg = 0 ;
 800146a:	2300      	movs	r3, #0
 800146c:	60fb      	str	r3, [r7, #12]

	Temp_Reg = I2Cs[I2C_Num]->I2C_SR1;
 800146e:	79fb      	ldrb	r3, [r7, #7]
 8001470:	4a08      	ldr	r2, [pc, #32]	; (8001494 <I2C_CLR_ADDR+0x34>)
 8001472:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001476:	695b      	ldr	r3, [r3, #20]
 8001478:	60fb      	str	r3, [r7, #12]
	Temp_Reg = I2Cs[I2C_Num]->I2C_SR2;
 800147a:	79fb      	ldrb	r3, [r7, #7]
 800147c:	4a05      	ldr	r2, [pc, #20]	; (8001494 <I2C_CLR_ADDR+0x34>)
 800147e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001482:	699b      	ldr	r3, [r3, #24]
 8001484:	60fb      	str	r3, [r7, #12]
}
 8001486:	bf00      	nop
 8001488:	3714      	adds	r7, #20
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop
 8001494:	20000050 	.word	0x20000050

08001498 <I2C_SendAddressPacketMTransmitter_DMA>:
@param            :    Pointer to I2c Config Structure
@param            :    Address to Send
@retval           :    VOID
 */
void I2C_SendAddressPacketMTransmitter_DMA( I2C_Configs_t * Config , uint8_t Address , DMA1_CONFIGRATION_t *dma_tx_config )
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b086      	sub	sp, #24
 800149c:	af00      	add	r7, sp, #0
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	460b      	mov	r3, r1
 80014a2:	607a      	str	r2, [r7, #4]
 80014a4:	72fb      	strb	r3, [r7, #11]
	/*Wait till Bus is FREE (Not busy)*/
	while((GET_BIT(I2Cs[Config->I2C_Num]->I2C_SR2,FLAGS_SR2_BUSY)));
 80014a6:	bf00      	nop
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	461a      	mov	r2, r3
 80014ae:	4b21      	ldr	r3, [pc, #132]	; (8001534 <I2C_SendAddressPacketMTransmitter_DMA+0x9c>)
 80014b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014b4:	699b      	ldr	r3, [r3, #24]
 80014b6:	f003 0302 	and.w	r3, r3, #2
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d1f4      	bne.n	80014a8 <I2C_SendAddressPacketMTransmitter_DMA+0x10>

	/*Enable I2C*/
	I2Cs[Config->I2C_Num]->I2C_CR1 |= (1<<0);
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	461a      	mov	r2, r3
 80014c4:	4b1b      	ldr	r3, [pc, #108]	; (8001534 <I2C_SendAddressPacketMTransmitter_DMA+0x9c>)
 80014c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	781b      	ldrb	r3, [r3, #0]
 80014d0:	4619      	mov	r1, r3
 80014d2:	4b18      	ldr	r3, [pc, #96]	; (8001534 <I2C_SendAddressPacketMTransmitter_DMA+0x9c>)
 80014d4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80014d8:	f042 0201 	orr.w	r2, r2, #1
 80014dc:	601a      	str	r2, [r3, #0]

	/*Send Start Condition*/
	I2C_Send_Start_Condition(Config->I2C_Num);
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f7ff fde8 	bl	80010b8 <I2C_Send_Start_Condition>

	/*Send Slave Address With Write Signal (LSB = 0)*/
	//I2Cs[Config->I2C_Num]->I2C_DR = (Address);
	uint8_t slaveAdd_var = Address;
 80014e8:	7afb      	ldrb	r3, [r7, #11]
 80014ea:	75fb      	strb	r3, [r7, #23]
	DMA1_send_Data(dma_tx_config, &slaveAdd_var, &(I2Cs[Config->I2C_Num]->I2C_DR),1);
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	461a      	mov	r2, r3
 80014f2:	4b10      	ldr	r3, [pc, #64]	; (8001534 <I2C_SendAddressPacketMTransmitter_DMA+0x9c>)
 80014f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014f8:	f103 0210 	add.w	r2, r3, #16
 80014fc:	f107 0117 	add.w	r1, r7, #23
 8001500:	2301      	movs	r3, #1
 8001502:	6878      	ldr	r0, [r7, #4]
 8001504:	f7ff f92a 	bl	800075c <DMA1_send_Data>
	/*Wait Till Address is Sent*/
	while (!(GET_BIT(I2Cs[Config->I2C_Num]->I2C_SR1,FLAGS_SR1_ADDR)));
 8001508:	bf00      	nop
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	781b      	ldrb	r3, [r3, #0]
 800150e:	461a      	mov	r2, r3
 8001510:	4b08      	ldr	r3, [pc, #32]	; (8001534 <I2C_SendAddressPacketMTransmitter_DMA+0x9c>)
 8001512:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001516:	695b      	ldr	r3, [r3, #20]
 8001518:	f003 0302 	and.w	r3, r3, #2
 800151c:	2b00      	cmp	r3, #0
 800151e:	d0f4      	beq.n	800150a <I2C_SendAddressPacketMTransmitter_DMA+0x72>

	/*Clear ADDR*/
	I2C_CLR_ADDR(Config->I2C_Num) ;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	781b      	ldrb	r3, [r3, #0]
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff ff9b 	bl	8001460 <I2C_CLR_ADDR>
}
 800152a:	bf00      	nop
 800152c:	3718      	adds	r7, #24
 800152e:	46bd      	mov	sp, r7
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	20000050 	.word	0x20000050

08001538 <I2C_SendDataPacket_DMA>:
@param            :    Pointer to I2c Config Structure
@param            :    Data to Send
@retval           :    VOID
 */
void I2C_SendDataPacket_DMA(I2C_Configs_t * Config , uint8_t Data, DMA1_CONFIGRATION_t *dma_tx_config  )
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af00      	add	r7, sp, #0
 800153e:	60f8      	str	r0, [r7, #12]
 8001540:	460b      	mov	r3, r1
 8001542:	607a      	str	r2, [r7, #4]
 8001544:	72fb      	strb	r3, [r7, #11]
	/*wait till TxD Register empty*/
	while (!(GET_BIT(I2Cs[Config->I2C_Num]->I2C_SR1,FLAGS_SR1_TXE)));
 8001546:	bf00      	nop
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	781b      	ldrb	r3, [r3, #0]
 800154c:	461a      	mov	r2, r3
 800154e:	4b14      	ldr	r3, [pc, #80]	; (80015a0 <I2C_SendDataPacket_DMA+0x68>)
 8001550:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001554:	695b      	ldr	r3, [r3, #20]
 8001556:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800155a:	2b00      	cmp	r3, #0
 800155c:	d0f4      	beq.n	8001548 <I2C_SendDataPacket_DMA+0x10>

	/*Write data in DR*/
	//I2Cs[Config->I2C_Num]->I2C_DR = Data;
	uint8_t DataToSend =Data;
 800155e:	7afb      	ldrb	r3, [r7, #11]
 8001560:	75fb      	strb	r3, [r7, #23]
	DMA1_send_Data(dma_tx_config, &DataToSend, &(I2Cs[Config->I2C_Num]->I2C_DR),1);
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	461a      	mov	r2, r3
 8001568:	4b0d      	ldr	r3, [pc, #52]	; (80015a0 <I2C_SendDataPacket_DMA+0x68>)
 800156a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800156e:	f103 0210 	add.w	r2, r3, #16
 8001572:	f107 0117 	add.w	r1, r7, #23
 8001576:	2301      	movs	r3, #1
 8001578:	6878      	ldr	r0, [r7, #4]
 800157a:	f7ff f8ef 	bl	800075c <DMA1_send_Data>


	/*wait till Byte transfer is finished*/
	while (!(GET_BIT(I2Cs[Config->I2C_Num]->I2C_SR2,FLAGS_SR1_BTF)));
 800157e:	bf00      	nop
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	461a      	mov	r2, r3
 8001586:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <I2C_SendDataPacket_DMA+0x68>)
 8001588:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800158c:	699b      	ldr	r3, [r3, #24]
 800158e:	f003 0304 	and.w	r3, r3, #4
 8001592:	2b00      	cmp	r3, #0
 8001594:	d0f4      	beq.n	8001580 <I2C_SendDataPacket_DMA+0x48>
}
 8001596:	bf00      	nop
 8001598:	bf00      	nop
 800159a:	3718      	adds	r7, #24
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	20000050 	.word	0x20000050

080015a4 <I2C_SendAddressPacketMReceiver_DMA>:
@param            :    Pointer to I2c Config Structure
@param            :    Address to Send
@retval           :    VOID
 */
void I2C_SendAddressPacketMReceiver_DMA( I2C_Configs_t * Config , uint8_t Address ,DMA1_CONFIGRATION_t *dma_tx_config )
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b086      	sub	sp, #24
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	460b      	mov	r3, r1
 80015ae:	607a      	str	r2, [r7, #4]
 80015b0:	72fb      	strb	r3, [r7, #11]
	/*Send Start Condition*/
	I2C_Send_Start_Condition(Config->I2C_Num);
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7ff fd7e 	bl	80010b8 <I2C_Send_Start_Condition>

	/*Send Slave Address With Read Signal (LSB = 1)*/
	//I2Cs[Config->I2C_Num]->I2C_DR = ( Address );
	uint8_t slaveAdd_var = Address;
 80015bc:	7afb      	ldrb	r3, [r7, #11]
 80015be:	75fb      	strb	r3, [r7, #23]
	DMA1_send_Data(dma_tx_config, &slaveAdd_var, &(I2Cs[Config->I2C_Num]->I2C_DR),1);
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	781b      	ldrb	r3, [r3, #0]
 80015c4:	461a      	mov	r2, r3
 80015c6:	4b11      	ldr	r3, [pc, #68]	; (800160c <I2C_SendAddressPacketMReceiver_DMA+0x68>)
 80015c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80015cc:	f103 0210 	add.w	r2, r3, #16
 80015d0:	f107 0117 	add.w	r1, r7, #23
 80015d4:	2301      	movs	r3, #1
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f7ff f8c0 	bl	800075c <DMA1_send_Data>

	/*Enable ACK*/
	SET_BIT(I2Cs[I2C_NUMBER_1]->I2C_CR1,10);
 80015dc:	4b0b      	ldr	r3, [pc, #44]	; (800160c <I2C_SendAddressPacketMReceiver_DMA+0x68>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	4b0a      	ldr	r3, [pc, #40]	; (800160c <I2C_SendAddressPacketMReceiver_DMA+0x68>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80015ea:	601a      	str	r2, [r3, #0]

	/*Wait Till Address is Sent*/
	while (!(GET_BIT(I2Cs[I2C_NUMBER_1]->I2C_SR1,FLAGS_SR1_ADDR)));
 80015ec:	bf00      	nop
 80015ee:	4b07      	ldr	r3, [pc, #28]	; (800160c <I2C_SendAddressPacketMReceiver_DMA+0x68>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	695b      	ldr	r3, [r3, #20]
 80015f4:	f003 0302 	and.w	r3, r3, #2
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d0f8      	beq.n	80015ee <I2C_SendAddressPacketMReceiver_DMA+0x4a>

	/*Clear ADDR*/
	I2C_CLR_ADDR(I2C_NUMBER_1) ;
 80015fc:	2000      	movs	r0, #0
 80015fe:	f7ff ff2f 	bl	8001460 <I2C_CLR_ADDR>

}
 8001602:	bf00      	nop
 8001604:	3718      	adds	r7, #24
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	20000050 	.word	0x20000050

08001610 <RCC_AHB1EnableCLK>:
#include "RCC_interface.h"
#include "RCC_private.h"
#include "RCC_config.h"

void RCC_AHB1EnableCLK(PeripheralAHB1_t peripheral)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	4603      	mov	r3, r0
 8001618:	71fb      	strb	r3, [r7, #7]
	SET_BIT(RCC->AHB1ENR,peripheral);
 800161a:	4b08      	ldr	r3, [pc, #32]	; (800163c <RCC_AHB1EnableCLK+0x2c>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161e:	79fa      	ldrb	r2, [r7, #7]
 8001620:	2101      	movs	r1, #1
 8001622:	fa01 f202 	lsl.w	r2, r1, r2
 8001626:	4611      	mov	r1, r2
 8001628:	4a04      	ldr	r2, [pc, #16]	; (800163c <RCC_AHB1EnableCLK+0x2c>)
 800162a:	430b      	orrs	r3, r1
 800162c:	6313      	str	r3, [r2, #48]	; 0x30
}
 800162e:	bf00      	nop
 8001630:	370c      	adds	r7, #12
 8001632:	46bd      	mov	sp, r7
 8001634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	40023800 	.word	0x40023800

08001640 <RCC_APB1EnableCLK>:
{
	CLR_BIT(RCC->AHB2ENR,peripheral);
}

void RCC_APB1EnableCLK(PeripheralAPB1_t peripheral)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
 8001646:	4603      	mov	r3, r0
 8001648:	71fb      	strb	r3, [r7, #7]
	SET_BIT(RCC->APB1ENR,peripheral);
 800164a:	4b08      	ldr	r3, [pc, #32]	; (800166c <RCC_APB1EnableCLK+0x2c>)
 800164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800164e:	79fa      	ldrb	r2, [r7, #7]
 8001650:	2101      	movs	r1, #1
 8001652:	fa01 f202 	lsl.w	r2, r1, r2
 8001656:	4611      	mov	r1, r2
 8001658:	4a04      	ldr	r2, [pc, #16]	; (800166c <RCC_APB1EnableCLK+0x2c>)
 800165a:	430b      	orrs	r3, r1
 800165c:	6413      	str	r3, [r2, #64]	; 0x40
}
 800165e:	bf00      	nop
 8001660:	370c      	adds	r7, #12
 8001662:	46bd      	mov	sp, r7
 8001664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001668:	4770      	bx	lr
 800166a:	bf00      	nop
 800166c:	40023800 	.word	0x40023800

08001670 <SPI1_IRQHandler>:
/*******************************************************************************************************
 * ISR functions 
 *******************************************************************************************************
*/
void SPI1_IRQHandler(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	af00      	add	r7, sp, #0
    if (((SPI_NUM[SPI_1]->SPI_SR)>>SR_RXNE)&SPI_ONE_BIT_MASKING)
 8001674:	4b24      	ldr	r3, [pc, #144]	; (8001708 <SPI1_IRQHandler+0x98>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	689b      	ldr	r3, [r3, #8]
 800167a:	f003 0301 	and.w	r3, r3, #1
 800167e:	2b00      	cmp	r3, #0
 8001680:	d01c      	beq.n	80016bc <SPI1_IRQHandler+0x4c>
    {
        if (SPI_u8GlobleRxIntCounter[SPI_1]<SPI_u8GlobleRxDataSize[SPI_1])
 8001682:	4b22      	ldr	r3, [pc, #136]	; (800170c <SPI1_IRQHandler+0x9c>)
 8001684:	781a      	ldrb	r2, [r3, #0]
 8001686:	4b22      	ldr	r3, [pc, #136]	; (8001710 <SPI1_IRQHandler+0xa0>)
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	429a      	cmp	r2, r3
 800168c:	d20f      	bcs.n	80016ae <SPI1_IRQHandler+0x3e>
        {
            SPI_pvRxDestination[SPI_1][SPI_u8GlobleRxIntCounter[SPI_1]] = SPI_NUM[SPI_1]->SPI_DR;
 800168e:	4b1e      	ldr	r3, [pc, #120]	; (8001708 <SPI1_IRQHandler+0x98>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	68d9      	ldr	r1, [r3, #12]
 8001694:	4b1f      	ldr	r3, [pc, #124]	; (8001714 <SPI1_IRQHandler+0xa4>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a1c      	ldr	r2, [pc, #112]	; (800170c <SPI1_IRQHandler+0x9c>)
 800169a:	7812      	ldrb	r2, [r2, #0]
 800169c:	4413      	add	r3, r2
 800169e:	b2ca      	uxtb	r2, r1
 80016a0:	701a      	strb	r2, [r3, #0]
            SPI_u8GlobleRxIntCounter[SPI_1]++;
 80016a2:	4b1a      	ldr	r3, [pc, #104]	; (800170c <SPI1_IRQHandler+0x9c>)
 80016a4:	781b      	ldrb	r3, [r3, #0]
 80016a6:	3301      	adds	r3, #1
 80016a8:	b2da      	uxtb	r2, r3
 80016aa:	4b18      	ldr	r3, [pc, #96]	; (800170c <SPI1_IRQHandler+0x9c>)
 80016ac:	701a      	strb	r2, [r3, #0]
        }        
        if (NULL!=SPI_pvRxNotEmptyCallBackLine[SPI_1])
 80016ae:	4b1a      	ldr	r3, [pc, #104]	; (8001718 <SPI1_IRQHandler+0xa8>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d002      	beq.n	80016bc <SPI1_IRQHandler+0x4c>
		{
			SPI_pvRxNotEmptyCallBackLine[SPI_1]();
 80016b6:	4b18      	ldr	r3, [pc, #96]	; (8001718 <SPI1_IRQHandler+0xa8>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4798      	blx	r3
		}
    }
    if (((SPI_NUM[SPI_1]->SPI_SR)>>SR_TXE)&SPI_ONE_BIT_MASKING)
 80016bc:	4b12      	ldr	r3, [pc, #72]	; (8001708 <SPI1_IRQHandler+0x98>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	f003 0302 	and.w	r3, r3, #2
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d01b      	beq.n	8001702 <SPI1_IRQHandler+0x92>
    {
        if (SPI_u8GlobleTxIntCounter[SPI_1]<SPI_u8GlobleTxDataSize[SPI_1])
 80016ca:	4b14      	ldr	r3, [pc, #80]	; (800171c <SPI1_IRQHandler+0xac>)
 80016cc:	781a      	ldrb	r2, [r3, #0]
 80016ce:	4b14      	ldr	r3, [pc, #80]	; (8001720 <SPI1_IRQHandler+0xb0>)
 80016d0:	781b      	ldrb	r3, [r3, #0]
 80016d2:	429a      	cmp	r2, r3
 80016d4:	d20e      	bcs.n	80016f4 <SPI1_IRQHandler+0x84>
        {
            SPI_NUM[SPI_1]->SPI_DR = SPI_pvTxData[SPI_1][SPI_u8GlobleTxIntCounter[SPI_1]];
 80016d6:	4b13      	ldr	r3, [pc, #76]	; (8001724 <SPI1_IRQHandler+0xb4>)
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	4a10      	ldr	r2, [pc, #64]	; (800171c <SPI1_IRQHandler+0xac>)
 80016dc:	7812      	ldrb	r2, [r2, #0]
 80016de:	4413      	add	r3, r2
 80016e0:	781a      	ldrb	r2, [r3, #0]
 80016e2:	4b09      	ldr	r3, [pc, #36]	; (8001708 <SPI1_IRQHandler+0x98>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	60da      	str	r2, [r3, #12]
            SPI_u8GlobleTxIntCounter[SPI_1]++;
 80016e8:	4b0c      	ldr	r3, [pc, #48]	; (800171c <SPI1_IRQHandler+0xac>)
 80016ea:	781b      	ldrb	r3, [r3, #0]
 80016ec:	3301      	adds	r3, #1
 80016ee:	b2da      	uxtb	r2, r3
 80016f0:	4b0a      	ldr	r3, [pc, #40]	; (800171c <SPI1_IRQHandler+0xac>)
 80016f2:	701a      	strb	r2, [r3, #0]
        }
        if (NULL!=SPI_pvTxEmptyCallBackLine[SPI_1])
 80016f4:	4b0c      	ldr	r3, [pc, #48]	; (8001728 <SPI1_IRQHandler+0xb8>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d002      	beq.n	8001702 <SPI1_IRQHandler+0x92>
		{
			SPI_pvTxEmptyCallBackLine[SPI_1]();
 80016fc:	4b0a      	ldr	r3, [pc, #40]	; (8001728 <SPI1_IRQHandler+0xb8>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	4798      	blx	r3
		}
    }
}
 8001702:	bf00      	nop
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	2000005c 	.word	0x2000005c
 800170c:	20000168 	.word	0x20000168
 8001710:	20000170 	.word	0x20000170
 8001714:	20000154 	.word	0x20000154
 8001718:	20000134 	.word	0x20000134
 800171c:	20000164 	.word	0x20000164
 8001720:	2000016c 	.word	0x2000016c
 8001724:	20000144 	.word	0x20000144
 8001728:	20000124 	.word	0x20000124

0800172c <SPI2_IRQHandler>:
void SPI2_IRQHandler(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
    if (((SPI_NUM[SPI_2]->SPI_SR)>>SR_RXNE)&SPI_ONE_BIT_MASKING)
 8001730:	4b24      	ldr	r3, [pc, #144]	; (80017c4 <SPI2_IRQHandler+0x98>)
 8001732:	685b      	ldr	r3, [r3, #4]
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	f003 0301 	and.w	r3, r3, #1
 800173a:	2b00      	cmp	r3, #0
 800173c:	d01c      	beq.n	8001778 <SPI2_IRQHandler+0x4c>
    {
        if (SPI_u8GlobleRxIntCounter[SPI_2]<SPI_u8GlobleRxDataSize[SPI_2])
 800173e:	4b22      	ldr	r3, [pc, #136]	; (80017c8 <SPI2_IRQHandler+0x9c>)
 8001740:	785a      	ldrb	r2, [r3, #1]
 8001742:	4b22      	ldr	r3, [pc, #136]	; (80017cc <SPI2_IRQHandler+0xa0>)
 8001744:	785b      	ldrb	r3, [r3, #1]
 8001746:	429a      	cmp	r2, r3
 8001748:	d20f      	bcs.n	800176a <SPI2_IRQHandler+0x3e>
        {
            SPI_pvRxDestination[SPI_2][SPI_u8GlobleRxIntCounter[SPI_2]] = SPI_NUM[SPI_2]->SPI_DR;
 800174a:	4b1e      	ldr	r3, [pc, #120]	; (80017c4 <SPI2_IRQHandler+0x98>)
 800174c:	685b      	ldr	r3, [r3, #4]
 800174e:	68d9      	ldr	r1, [r3, #12]
 8001750:	4b1f      	ldr	r3, [pc, #124]	; (80017d0 <SPI2_IRQHandler+0xa4>)
 8001752:	685b      	ldr	r3, [r3, #4]
 8001754:	4a1c      	ldr	r2, [pc, #112]	; (80017c8 <SPI2_IRQHandler+0x9c>)
 8001756:	7852      	ldrb	r2, [r2, #1]
 8001758:	4413      	add	r3, r2
 800175a:	b2ca      	uxtb	r2, r1
 800175c:	701a      	strb	r2, [r3, #0]
            SPI_u8GlobleRxIntCounter[SPI_2]++;
 800175e:	4b1a      	ldr	r3, [pc, #104]	; (80017c8 <SPI2_IRQHandler+0x9c>)
 8001760:	785b      	ldrb	r3, [r3, #1]
 8001762:	3301      	adds	r3, #1
 8001764:	b2da      	uxtb	r2, r3
 8001766:	4b18      	ldr	r3, [pc, #96]	; (80017c8 <SPI2_IRQHandler+0x9c>)
 8001768:	705a      	strb	r2, [r3, #1]
        }
        if (NULL!=SPI_pvRxNotEmptyCallBackLine[SPI_2])
 800176a:	4b1a      	ldr	r3, [pc, #104]	; (80017d4 <SPI2_IRQHandler+0xa8>)
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d002      	beq.n	8001778 <SPI2_IRQHandler+0x4c>
		{
			SPI_pvRxNotEmptyCallBackLine[SPI_2]();
 8001772:	4b18      	ldr	r3, [pc, #96]	; (80017d4 <SPI2_IRQHandler+0xa8>)
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	4798      	blx	r3
		}
    }
    if (((SPI_NUM[SPI_2]->SPI_SR)>>SR_TXE)&SPI_ONE_BIT_MASKING)
 8001778:	4b12      	ldr	r3, [pc, #72]	; (80017c4 <SPI2_IRQHandler+0x98>)
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	689b      	ldr	r3, [r3, #8]
 800177e:	f003 0302 	and.w	r3, r3, #2
 8001782:	2b00      	cmp	r3, #0
 8001784:	d01b      	beq.n	80017be <SPI2_IRQHandler+0x92>
    {
        if (SPI_u8GlobleTxIntCounter[SPI_2]<SPI_u8GlobleTxDataSize[SPI_2])
 8001786:	4b14      	ldr	r3, [pc, #80]	; (80017d8 <SPI2_IRQHandler+0xac>)
 8001788:	785a      	ldrb	r2, [r3, #1]
 800178a:	4b14      	ldr	r3, [pc, #80]	; (80017dc <SPI2_IRQHandler+0xb0>)
 800178c:	785b      	ldrb	r3, [r3, #1]
 800178e:	429a      	cmp	r2, r3
 8001790:	d20e      	bcs.n	80017b0 <SPI2_IRQHandler+0x84>
        {
            SPI_NUM[SPI_2]->SPI_DR = SPI_pvTxData[SPI_2][SPI_u8GlobleTxIntCounter[SPI_2]];
 8001792:	4b13      	ldr	r3, [pc, #76]	; (80017e0 <SPI2_IRQHandler+0xb4>)
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	4a10      	ldr	r2, [pc, #64]	; (80017d8 <SPI2_IRQHandler+0xac>)
 8001798:	7852      	ldrb	r2, [r2, #1]
 800179a:	4413      	add	r3, r2
 800179c:	781a      	ldrb	r2, [r3, #0]
 800179e:	4b09      	ldr	r3, [pc, #36]	; (80017c4 <SPI2_IRQHandler+0x98>)
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	60da      	str	r2, [r3, #12]
            SPI_u8GlobleTxIntCounter[SPI_2]++;
 80017a4:	4b0c      	ldr	r3, [pc, #48]	; (80017d8 <SPI2_IRQHandler+0xac>)
 80017a6:	785b      	ldrb	r3, [r3, #1]
 80017a8:	3301      	adds	r3, #1
 80017aa:	b2da      	uxtb	r2, r3
 80017ac:	4b0a      	ldr	r3, [pc, #40]	; (80017d8 <SPI2_IRQHandler+0xac>)
 80017ae:	705a      	strb	r2, [r3, #1]
        }
        if (NULL!=SPI_pvTxEmptyCallBackLine[SPI_2])
 80017b0:	4b0c      	ldr	r3, [pc, #48]	; (80017e4 <SPI2_IRQHandler+0xb8>)
 80017b2:	685b      	ldr	r3, [r3, #4]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d002      	beq.n	80017be <SPI2_IRQHandler+0x92>
		{
			SPI_pvTxEmptyCallBackLine[SPI_2]();
 80017b8:	4b0a      	ldr	r3, [pc, #40]	; (80017e4 <SPI2_IRQHandler+0xb8>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	4798      	blx	r3
		}
    }
}
 80017be:	bf00      	nop
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	2000005c 	.word	0x2000005c
 80017c8:	20000168 	.word	0x20000168
 80017cc:	20000170 	.word	0x20000170
 80017d0:	20000154 	.word	0x20000154
 80017d4:	20000134 	.word	0x20000134
 80017d8:	20000164 	.word	0x20000164
 80017dc:	2000016c 	.word	0x2000016c
 80017e0:	20000144 	.word	0x20000144
 80017e4:	20000124 	.word	0x20000124

080017e8 <SPI3_IRQHandler>:
void SPI3_IRQHandler(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
    if (((SPI_NUM[SPI_3]->SPI_SR)>>SR_RXNE)&SPI_ONE_BIT_MASKING)
 80017ec:	4b24      	ldr	r3, [pc, #144]	; (8001880 <SPI3_IRQHandler+0x98>)
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	f003 0301 	and.w	r3, r3, #1
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d01c      	beq.n	8001834 <SPI3_IRQHandler+0x4c>
    {
        if (SPI_u8GlobleRxIntCounter[SPI_3]<SPI_u8GlobleRxDataSize[SPI_3])
 80017fa:	4b22      	ldr	r3, [pc, #136]	; (8001884 <SPI3_IRQHandler+0x9c>)
 80017fc:	789a      	ldrb	r2, [r3, #2]
 80017fe:	4b22      	ldr	r3, [pc, #136]	; (8001888 <SPI3_IRQHandler+0xa0>)
 8001800:	789b      	ldrb	r3, [r3, #2]
 8001802:	429a      	cmp	r2, r3
 8001804:	d20f      	bcs.n	8001826 <SPI3_IRQHandler+0x3e>
        {
            SPI_pvRxDestination[SPI_3][SPI_u8GlobleRxIntCounter[SPI_3]] = SPI_NUM[SPI_3]->SPI_DR;
 8001806:	4b1e      	ldr	r3, [pc, #120]	; (8001880 <SPI3_IRQHandler+0x98>)
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	68d9      	ldr	r1, [r3, #12]
 800180c:	4b1f      	ldr	r3, [pc, #124]	; (800188c <SPI3_IRQHandler+0xa4>)
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	4a1c      	ldr	r2, [pc, #112]	; (8001884 <SPI3_IRQHandler+0x9c>)
 8001812:	7892      	ldrb	r2, [r2, #2]
 8001814:	4413      	add	r3, r2
 8001816:	b2ca      	uxtb	r2, r1
 8001818:	701a      	strb	r2, [r3, #0]
            SPI_u8GlobleRxIntCounter[SPI_3]++;
 800181a:	4b1a      	ldr	r3, [pc, #104]	; (8001884 <SPI3_IRQHandler+0x9c>)
 800181c:	789b      	ldrb	r3, [r3, #2]
 800181e:	3301      	adds	r3, #1
 8001820:	b2da      	uxtb	r2, r3
 8001822:	4b18      	ldr	r3, [pc, #96]	; (8001884 <SPI3_IRQHandler+0x9c>)
 8001824:	709a      	strb	r2, [r3, #2]
        }
        if (NULL!=SPI_pvRxNotEmptyCallBackLine[SPI_3])
 8001826:	4b1a      	ldr	r3, [pc, #104]	; (8001890 <SPI3_IRQHandler+0xa8>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d002      	beq.n	8001834 <SPI3_IRQHandler+0x4c>
		{
			SPI_pvRxNotEmptyCallBackLine[SPI_3]();
 800182e:	4b18      	ldr	r3, [pc, #96]	; (8001890 <SPI3_IRQHandler+0xa8>)
 8001830:	689b      	ldr	r3, [r3, #8]
 8001832:	4798      	blx	r3
		}
    }
    if (((SPI_NUM[SPI_3]->SPI_SR)>>SR_TXE)&SPI_ONE_BIT_MASKING)
 8001834:	4b12      	ldr	r3, [pc, #72]	; (8001880 <SPI3_IRQHandler+0x98>)
 8001836:	689b      	ldr	r3, [r3, #8]
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	2b00      	cmp	r3, #0
 8001840:	d01b      	beq.n	800187a <SPI3_IRQHandler+0x92>
    {
        if (SPI_u8GlobleTxIntCounter[SPI_3]<SPI_u8GlobleTxDataSize[SPI_3])
 8001842:	4b14      	ldr	r3, [pc, #80]	; (8001894 <SPI3_IRQHandler+0xac>)
 8001844:	789a      	ldrb	r2, [r3, #2]
 8001846:	4b14      	ldr	r3, [pc, #80]	; (8001898 <SPI3_IRQHandler+0xb0>)
 8001848:	789b      	ldrb	r3, [r3, #2]
 800184a:	429a      	cmp	r2, r3
 800184c:	d20e      	bcs.n	800186c <SPI3_IRQHandler+0x84>
        {
            SPI_NUM[SPI_3]->SPI_DR = SPI_pvTxData[SPI_3][SPI_u8GlobleTxIntCounter[SPI_3]];
 800184e:	4b13      	ldr	r3, [pc, #76]	; (800189c <SPI3_IRQHandler+0xb4>)
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	4a10      	ldr	r2, [pc, #64]	; (8001894 <SPI3_IRQHandler+0xac>)
 8001854:	7892      	ldrb	r2, [r2, #2]
 8001856:	4413      	add	r3, r2
 8001858:	781a      	ldrb	r2, [r3, #0]
 800185a:	4b09      	ldr	r3, [pc, #36]	; (8001880 <SPI3_IRQHandler+0x98>)
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	60da      	str	r2, [r3, #12]
            SPI_u8GlobleTxIntCounter[SPI_3]++;
 8001860:	4b0c      	ldr	r3, [pc, #48]	; (8001894 <SPI3_IRQHandler+0xac>)
 8001862:	789b      	ldrb	r3, [r3, #2]
 8001864:	3301      	adds	r3, #1
 8001866:	b2da      	uxtb	r2, r3
 8001868:	4b0a      	ldr	r3, [pc, #40]	; (8001894 <SPI3_IRQHandler+0xac>)
 800186a:	709a      	strb	r2, [r3, #2]
        }
        if (NULL!=SPI_pvTxEmptyCallBackLine[SPI_3])
 800186c:	4b0c      	ldr	r3, [pc, #48]	; (80018a0 <SPI3_IRQHandler+0xb8>)
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d002      	beq.n	800187a <SPI3_IRQHandler+0x92>
		{
			SPI_pvTxEmptyCallBackLine[SPI_3]();
 8001874:	4b0a      	ldr	r3, [pc, #40]	; (80018a0 <SPI3_IRQHandler+0xb8>)
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	4798      	blx	r3
		}
    }
}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	2000005c 	.word	0x2000005c
 8001884:	20000168 	.word	0x20000168
 8001888:	20000170 	.word	0x20000170
 800188c:	20000154 	.word	0x20000154
 8001890:	20000134 	.word	0x20000134
 8001894:	20000164 	.word	0x20000164
 8001898:	2000016c 	.word	0x2000016c
 800189c:	20000144 	.word	0x20000144
 80018a0:	20000124 	.word	0x20000124

080018a4 <SPI4_IRQHandler>:
void SPI4_IRQHandler(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	af00      	add	r7, sp, #0
    if (((SPI_NUM[SPI_4]->SPI_SR)>>SR_RXNE)&SPI_ONE_BIT_MASKING)
 80018a8:	4b24      	ldr	r3, [pc, #144]	; (800193c <SPI4_IRQHandler+0x98>)
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	f003 0301 	and.w	r3, r3, #1
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d01c      	beq.n	80018f0 <SPI4_IRQHandler+0x4c>
    {
        if (SPI_u8GlobleRxIntCounter[SPI_4]<SPI_u8GlobleRxDataSize[SPI_4])
 80018b6:	4b22      	ldr	r3, [pc, #136]	; (8001940 <SPI4_IRQHandler+0x9c>)
 80018b8:	78da      	ldrb	r2, [r3, #3]
 80018ba:	4b22      	ldr	r3, [pc, #136]	; (8001944 <SPI4_IRQHandler+0xa0>)
 80018bc:	78db      	ldrb	r3, [r3, #3]
 80018be:	429a      	cmp	r2, r3
 80018c0:	d20f      	bcs.n	80018e2 <SPI4_IRQHandler+0x3e>
        {
            SPI_pvRxDestination[SPI_4][SPI_u8GlobleRxIntCounter[SPI_4]] = SPI_NUM[SPI_4]->SPI_DR;
 80018c2:	4b1e      	ldr	r3, [pc, #120]	; (800193c <SPI4_IRQHandler+0x98>)
 80018c4:	68db      	ldr	r3, [r3, #12]
 80018c6:	68d9      	ldr	r1, [r3, #12]
 80018c8:	4b1f      	ldr	r3, [pc, #124]	; (8001948 <SPI4_IRQHandler+0xa4>)
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	4a1c      	ldr	r2, [pc, #112]	; (8001940 <SPI4_IRQHandler+0x9c>)
 80018ce:	78d2      	ldrb	r2, [r2, #3]
 80018d0:	4413      	add	r3, r2
 80018d2:	b2ca      	uxtb	r2, r1
 80018d4:	701a      	strb	r2, [r3, #0]
            SPI_u8GlobleRxIntCounter[SPI_4]++;
 80018d6:	4b1a      	ldr	r3, [pc, #104]	; (8001940 <SPI4_IRQHandler+0x9c>)
 80018d8:	78db      	ldrb	r3, [r3, #3]
 80018da:	3301      	adds	r3, #1
 80018dc:	b2da      	uxtb	r2, r3
 80018de:	4b18      	ldr	r3, [pc, #96]	; (8001940 <SPI4_IRQHandler+0x9c>)
 80018e0:	70da      	strb	r2, [r3, #3]
        }
        if (NULL!=SPI_pvRxNotEmptyCallBackLine[SPI_4])
 80018e2:	4b1a      	ldr	r3, [pc, #104]	; (800194c <SPI4_IRQHandler+0xa8>)
 80018e4:	68db      	ldr	r3, [r3, #12]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d002      	beq.n	80018f0 <SPI4_IRQHandler+0x4c>
		{
			SPI_pvRxNotEmptyCallBackLine[SPI_4]();
 80018ea:	4b18      	ldr	r3, [pc, #96]	; (800194c <SPI4_IRQHandler+0xa8>)
 80018ec:	68db      	ldr	r3, [r3, #12]
 80018ee:	4798      	blx	r3
		}
    }
    if (((SPI_NUM[SPI_4]->SPI_SR)>>SR_TXE)&SPI_ONE_BIT_MASKING)
 80018f0:	4b12      	ldr	r3, [pc, #72]	; (800193c <SPI4_IRQHandler+0x98>)
 80018f2:	68db      	ldr	r3, [r3, #12]
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	f003 0302 	and.w	r3, r3, #2
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d01b      	beq.n	8001936 <SPI4_IRQHandler+0x92>
    {
        if (SPI_u8GlobleTxIntCounter[SPI_4]<SPI_u8GlobleTxDataSize[SPI_4])
 80018fe:	4b14      	ldr	r3, [pc, #80]	; (8001950 <SPI4_IRQHandler+0xac>)
 8001900:	78da      	ldrb	r2, [r3, #3]
 8001902:	4b14      	ldr	r3, [pc, #80]	; (8001954 <SPI4_IRQHandler+0xb0>)
 8001904:	78db      	ldrb	r3, [r3, #3]
 8001906:	429a      	cmp	r2, r3
 8001908:	d20e      	bcs.n	8001928 <SPI4_IRQHandler+0x84>
        {
            SPI_NUM[SPI_4]->SPI_DR = SPI_pvTxData[SPI_4][SPI_u8GlobleTxIntCounter[SPI_4]];
 800190a:	4b13      	ldr	r3, [pc, #76]	; (8001958 <SPI4_IRQHandler+0xb4>)
 800190c:	68db      	ldr	r3, [r3, #12]
 800190e:	4a10      	ldr	r2, [pc, #64]	; (8001950 <SPI4_IRQHandler+0xac>)
 8001910:	78d2      	ldrb	r2, [r2, #3]
 8001912:	4413      	add	r3, r2
 8001914:	781a      	ldrb	r2, [r3, #0]
 8001916:	4b09      	ldr	r3, [pc, #36]	; (800193c <SPI4_IRQHandler+0x98>)
 8001918:	68db      	ldr	r3, [r3, #12]
 800191a:	60da      	str	r2, [r3, #12]
            SPI_u8GlobleTxIntCounter[SPI_4]++;
 800191c:	4b0c      	ldr	r3, [pc, #48]	; (8001950 <SPI4_IRQHandler+0xac>)
 800191e:	78db      	ldrb	r3, [r3, #3]
 8001920:	3301      	adds	r3, #1
 8001922:	b2da      	uxtb	r2, r3
 8001924:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <SPI4_IRQHandler+0xac>)
 8001926:	70da      	strb	r2, [r3, #3]
        }
        if (NULL!=SPI_pvTxEmptyCallBackLine[SPI_4])
 8001928:	4b0c      	ldr	r3, [pc, #48]	; (800195c <SPI4_IRQHandler+0xb8>)
 800192a:	68db      	ldr	r3, [r3, #12]
 800192c:	2b00      	cmp	r3, #0
 800192e:	d002      	beq.n	8001936 <SPI4_IRQHandler+0x92>
		{
			SPI_pvTxEmptyCallBackLine[SPI_4]();
 8001930:	4b0a      	ldr	r3, [pc, #40]	; (800195c <SPI4_IRQHandler+0xb8>)
 8001932:	68db      	ldr	r3, [r3, #12]
 8001934:	4798      	blx	r3
		}
    }
}
 8001936:	bf00      	nop
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	2000005c 	.word	0x2000005c
 8001940:	20000168 	.word	0x20000168
 8001944:	20000170 	.word	0x20000170
 8001948:	20000154 	.word	0x20000154
 800194c:	20000134 	.word	0x20000134
 8001950:	20000164 	.word	0x20000164
 8001954:	2000016c 	.word	0x2000016c
 8001958:	20000144 	.word	0x20000144
 800195c:	20000124 	.word	0x20000124

08001960 <MSTK_voidStopTimer>:
 *
 *
 ******************************************************************************
 */
void   MSTK_voidStopTimer         ( void )
{
 8001960:	b480      	push	{r7}
 8001962:	af00      	add	r7, sp, #0
	    STK->CTRL &=~(STK_STOP_TIMER_MASK << STK_CTRL_ENABLE );
 8001964:	4b08      	ldr	r3, [pc, #32]	; (8001988 <MSTK_voidStopTimer+0x28>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4a07      	ldr	r2, [pc, #28]	; (8001988 <MSTK_voidStopTimer+0x28>)
 800196a:	f023 0303 	bic.w	r3, r3, #3
 800196e:	6013      	str	r3, [r2, #0]
		STK->LOAD = STK_RESET_COUNTER;
 8001970:	4b05      	ldr	r3, [pc, #20]	; (8001988 <MSTK_voidStopTimer+0x28>)
 8001972:	2200      	movs	r2, #0
 8001974:	605a      	str	r2, [r3, #4]
		STK->VAL  = STK_RESET_COUNTER;
 8001976:	4b04      	ldr	r3, [pc, #16]	; (8001988 <MSTK_voidStopTimer+0x28>)
 8001978:	2200      	movs	r2, #0
 800197a:	609a      	str	r2, [r3, #8]
}
 800197c:	bf00      	nop
 800197e:	46bd      	mov	sp, r7
 8001980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001984:	4770      	bx	lr
 8001986:	bf00      	nop
 8001988:	e000e010 	.word	0xe000e010

0800198c <SysTick_Handler>:
 *
 *
 ******************************************************************************
 */
void SysTick_Handler (void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	af00      	add	r7, sp, #0
    if ( SysTick_CallBack != NULL)
 8001990:	4b0b      	ldr	r3, [pc, #44]	; (80019c0 <SysTick_Handler+0x34>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2b00      	cmp	r3, #0
 8001996:	d010      	beq.n	80019ba <SysTick_Handler+0x2e>
    {
         if ( SINGLE == STK_u8IntervalType )
 8001998:	4b0a      	ldr	r3, [pc, #40]	; (80019c4 <SysTick_Handler+0x38>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d105      	bne.n	80019ac <SysTick_Handler+0x20>
         {
        	 SysTick_CallBack();
 80019a0:	4b07      	ldr	r3, [pc, #28]	; (80019c0 <SysTick_Handler+0x34>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4798      	blx	r3
        	 MSTK_voidStopTimer();
 80019a6:	f7ff ffdb 	bl	8001960 <MSTK_voidStopTimer>
         else if ( PERIODIC == STK_u8IntervalType )
         {
        	 SysTick_CallBack();
         }
    }
}
 80019aa:	e006      	b.n	80019ba <SysTick_Handler+0x2e>
         else if ( PERIODIC == STK_u8IntervalType )
 80019ac:	4b05      	ldr	r3, [pc, #20]	; (80019c4 <SysTick_Handler+0x38>)
 80019ae:	781b      	ldrb	r3, [r3, #0]
 80019b0:	2b01      	cmp	r3, #1
 80019b2:	d102      	bne.n	80019ba <SysTick_Handler+0x2e>
        	 SysTick_CallBack();
 80019b4:	4b02      	ldr	r3, [pc, #8]	; (80019c0 <SysTick_Handler+0x34>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4798      	blx	r3
}
 80019ba:	bf00      	nop
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	20000174 	.word	0x20000174
 80019c4:	2000006c 	.word	0x2000006c

080019c8 <MUSART_voidClearFlags>:
 *
 *
 ******************************************************************************
 */
void   MUSART_voidClearFlags( USARTindex_t Copy_USARTindex )
{
 80019c8:	b480      	push	{r7}
 80019ca:	b083      	sub	sp, #12
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	4603      	mov	r3, r0
 80019d0:	71fb      	strb	r3, [r7, #7]
	USART_Index[Copy_USARTindex] -> SR = USART_SR_MASK ;
 80019d2:	79fb      	ldrb	r3, [r7, #7]
 80019d4:	4a05      	ldr	r2, [pc, #20]	; (80019ec <MUSART_voidClearFlags+0x24>)
 80019d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019da:	2200      	movs	r2, #0
 80019dc:	601a      	str	r2, [r3, #0]
}
 80019de:	bf00      	nop
 80019e0:	370c      	adds	r7, #12
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	20000070 	.word	0x20000070

080019f0 <USART1_IRQHandler>:
}
/*************************************************************************************************************************************/
/********************************************************* Handlers implementations **************************************************/
/*************************************************************************************************************************************/
void USART1_IRQHandler(void)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	af00      	add	r7, sp, #0
	if (  USART_ApfCallBack[USART_1] != NULL )
 80019f4:	4b05      	ldr	r3, [pc, #20]	; (8001a0c <USART1_IRQHandler+0x1c>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d005      	beq.n	8001a08 <USART1_IRQHandler+0x18>
	{
		MUSART_voidClearFlags(USART_1);
 80019fc:	2000      	movs	r0, #0
 80019fe:	f7ff ffe3 	bl	80019c8 <MUSART_voidClearFlags>
		USART_ApfCallBack[USART_1]();
 8001a02:	4b02      	ldr	r3, [pc, #8]	; (8001a0c <USART1_IRQHandler+0x1c>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4798      	blx	r3
	}

}
 8001a08:	bf00      	nop
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	20000178 	.word	0x20000178

08001a10 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
	if (  USART_ApfCallBack[USART_2] != NULL )
 8001a14:	4b05      	ldr	r3, [pc, #20]	; (8001a2c <USART2_IRQHandler+0x1c>)
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d005      	beq.n	8001a28 <USART2_IRQHandler+0x18>
	{
		MUSART_voidClearFlags(USART_2);
 8001a1c:	2001      	movs	r0, #1
 8001a1e:	f7ff ffd3 	bl	80019c8 <MUSART_voidClearFlags>
		USART_ApfCallBack[USART_2]();
 8001a22:	4b02      	ldr	r3, [pc, #8]	; (8001a2c <USART2_IRQHandler+0x1c>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	4798      	blx	r3
	}

}
 8001a28:	bf00      	nop
 8001a2a:	bd80      	pop	{r7, pc}
 8001a2c:	20000178 	.word	0x20000178

08001a30 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	af00      	add	r7, sp, #0
	if (  USART_ApfCallBack[USART_3] != NULL )
 8001a34:	4b05      	ldr	r3, [pc, #20]	; (8001a4c <USART3_IRQHandler+0x1c>)
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d005      	beq.n	8001a48 <USART3_IRQHandler+0x18>
	{
		MUSART_voidClearFlags(USART_3);
 8001a3c:	2002      	movs	r0, #2
 8001a3e:	f7ff ffc3 	bl	80019c8 <MUSART_voidClearFlags>
		USART_ApfCallBack[USART_3]();
 8001a42:	4b02      	ldr	r3, [pc, #8]	; (8001a4c <USART3_IRQHandler+0x1c>)
 8001a44:	689b      	ldr	r3, [r3, #8]
 8001a46:	4798      	blx	r3
	}

}
 8001a48:	bf00      	nop
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	20000178 	.word	0x20000178

08001a50 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
	RCC_AHB1EnableCLK(RCC_AHB1ENR_GPIOBEN);
 8001a56:	2001      	movs	r0, #1
 8001a58:	f7ff fdda 	bl	8001610 <RCC_AHB1EnableCLK>
	RCC_AHB1EnableCLK(RCC_AHB1ENR_DMA1EN);
 8001a5c:	2015      	movs	r0, #21
 8001a5e:	f7ff fdd7 	bl	8001610 <RCC_AHB1EnableCLK>
	RCC_APB1EnableCLK(RCC_APB1ENR_I2C1EN);
 8001a62:	2015      	movs	r0, #21
 8001a64:	f7ff fdec 	bl	8001640 <RCC_APB1EnableCLK>
	uint8_t rtc_status = ds1307_RTC_init();
 8001a68:	f7fe fbcc 	bl	8000204 <ds1307_RTC_init>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	71fb      	strb	r3, [r7, #7]
    /* Loop forever */
	for(;;);
 8001a70:	e7fe      	b.n	8001a70 <main+0x20>
	...

08001a74 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a74:	480d      	ldr	r0, [pc, #52]	; (8001aac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a76:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001a78:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a7c:	480c      	ldr	r0, [pc, #48]	; (8001ab0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a7e:	490d      	ldr	r1, [pc, #52]	; (8001ab4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a80:	4a0d      	ldr	r2, [pc, #52]	; (8001ab8 <LoopForever+0xe>)
  movs r3, #0
 8001a82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001a84:	e002      	b.n	8001a8c <LoopCopyDataInit>

08001a86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a8a:	3304      	adds	r3, #4

08001a8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a90:	d3f9      	bcc.n	8001a86 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a92:	4a0a      	ldr	r2, [pc, #40]	; (8001abc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a94:	4c0a      	ldr	r4, [pc, #40]	; (8001ac0 <LoopForever+0x16>)
  movs r3, #0
 8001a96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a98:	e001      	b.n	8001a9e <LoopFillZerobss>

08001a9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a9c:	3204      	adds	r2, #4

08001a9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001aa0:	d3fb      	bcc.n	8001a9a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001aa2:	f000 f811 	bl	8001ac8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001aa6:	f7ff ffd3 	bl	8001a50 <main>

08001aaa <LoopForever>:

LoopForever:
  b LoopForever
 8001aaa:	e7fe      	b.n	8001aaa <LoopForever>
  ldr   r0, =_estack
 8001aac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ab0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ab4:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8001ab8:	08001b30 	.word	0x08001b30
  ldr r2, =_sbss
 8001abc:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8001ac0:	20000190 	.word	0x20000190

08001ac4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ac4:	e7fe      	b.n	8001ac4 <ADC_IRQHandler>
	...

08001ac8 <__libc_init_array>:
 8001ac8:	b570      	push	{r4, r5, r6, lr}
 8001aca:	4d0d      	ldr	r5, [pc, #52]	; (8001b00 <__libc_init_array+0x38>)
 8001acc:	4c0d      	ldr	r4, [pc, #52]	; (8001b04 <__libc_init_array+0x3c>)
 8001ace:	1b64      	subs	r4, r4, r5
 8001ad0:	10a4      	asrs	r4, r4, #2
 8001ad2:	2600      	movs	r6, #0
 8001ad4:	42a6      	cmp	r6, r4
 8001ad6:	d109      	bne.n	8001aec <__libc_init_array+0x24>
 8001ad8:	4d0b      	ldr	r5, [pc, #44]	; (8001b08 <__libc_init_array+0x40>)
 8001ada:	4c0c      	ldr	r4, [pc, #48]	; (8001b0c <__libc_init_array+0x44>)
 8001adc:	f000 f818 	bl	8001b10 <_init>
 8001ae0:	1b64      	subs	r4, r4, r5
 8001ae2:	10a4      	asrs	r4, r4, #2
 8001ae4:	2600      	movs	r6, #0
 8001ae6:	42a6      	cmp	r6, r4
 8001ae8:	d105      	bne.n	8001af6 <__libc_init_array+0x2e>
 8001aea:	bd70      	pop	{r4, r5, r6, pc}
 8001aec:	f855 3b04 	ldr.w	r3, [r5], #4
 8001af0:	4798      	blx	r3
 8001af2:	3601      	adds	r6, #1
 8001af4:	e7ee      	b.n	8001ad4 <__libc_init_array+0xc>
 8001af6:	f855 3b04 	ldr.w	r3, [r5], #4
 8001afa:	4798      	blx	r3
 8001afc:	3601      	adds	r6, #1
 8001afe:	e7f2      	b.n	8001ae6 <__libc_init_array+0x1e>
 8001b00:	08001b28 	.word	0x08001b28
 8001b04:	08001b28 	.word	0x08001b28
 8001b08:	08001b28 	.word	0x08001b28
 8001b0c:	08001b2c 	.word	0x08001b2c

08001b10 <_init>:
 8001b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b12:	bf00      	nop
 8001b14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001b16:	bc08      	pop	{r3}
 8001b18:	469e      	mov	lr, r3
 8001b1a:	4770      	bx	lr

08001b1c <_fini>:
 8001b1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001b1e:	bf00      	nop
 8001b20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001b22:	bc08      	pop	{r3}
 8001b24:	469e      	mov	lr, r3
 8001b26:	4770      	bx	lr
