Return-Path: <linux-renesas-soc-owner@vger.kernel.org>
Received: from kirsty.vergenet.net ([202.4.237.240]:33127 "EHLO
        kirsty.vergenet.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1751606AbdIUIl0 (ORCPT
        <rfc822;linux-renesas-soc@vger.kernel.org>);
        Thu, 21 Sep 2017 04:41:26 -0400
Date: Thu, 21 Sep 2017 10:41:07 +0200
From: Simon Horman <horms@verge.net.au>
To: Chris Paterson <Chris.Paterson2@renesas.com>
Cc: Rob Herring <robh+dt@kernel.org>,
        Mark Rutland <mark.rutland@arm.com>,
        Magnus Damm <magnus.damm@gmail.com>,
        Russell King <linux@armlinux.org.uk>,
        Fabrizio Castro <fabrizio.castro@bp.renesas.com>,
        "devicetree@vger.kernel.org" <devicetree@vger.kernel.org>,
        "linux-renesas-soc@vger.kernel.org"
        <linux-renesas-soc@vger.kernel.org>,
        "linux-arm-kernel@lists.infradead.org"
        <linux-arm-kernel@lists.infradead.org>
Subject: Re: [PATCH 6/8] ARM: dts: iwg20m: Add SPI NOR support
Message-ID: <20170921084107.GJ15749@verge.net.au>
References: <1505322341-9480-1-git-send-email-chris.paterson2@renesas.com>
 <1505322341-9480-7-git-send-email-chris.paterson2@renesas.com>
 <20170915083517.GJ3924@verge.net.au>
 <TY1PR06MB070286FFE608AAB042B6E7DCB76C0@TY1PR06MB0702.apcprd06.prod.outlook.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Disposition: inline
In-Reply-To: <TY1PR06MB070286FFE608AAB042B6E7DCB76C0@TY1PR06MB0702.apcprd06.prod.outlook.com>
Sender: linux-renesas-soc-owner@vger.kernel.org
List-ID: <linux-renesas-soc.vger.kernel.org>

On Fri, Sep 15, 2017 at 03:12:04PM +0000, Chris Paterson wrote:
> Hello Simon,
> 
> > From: devicetree-owner@vger.kernel.org [mailto:devicetree-
> > owner@vger.kernel.org] On Behalf Of Simon Horman
> > Sent: 15 September 2017 09:35
> > 
> > On Wed, Sep 13, 2017 at 06:05:39PM +0100, Chris Paterson wrote:
> > > From: Fabrizio Castro <fabrizio.castro@bp.renesas.com>
> > >
> > > Add support for the SPI NOR device used to boot up the system to the
> > > System on Module DT.
> > >
> > > Signed-off-by: Fabrizio Castro <fabrizio.castro@bp.renesas.com>
> > > Signed-off-by: Chris Paterson <chris.paterson2@renesas.com>
> > > ---
> > > This patch is based on renesas-devel-20170913-v4.13.
> > >
> > > This patch is dependant on:
> > > - "of: add vendor prefix for Silicon Storage Technology Inc."
> > > - "doc: dt: mtd: Add sst25vf016b to the list of supported chip names"
> > >
> > >
> > >  arch/arm/boot/dts/r8a7743-iwg20m.dtsi | 26
> > ++++++++++++++++++++++++++
> > >  1 file changed, 26 insertions(+)
> > >
> > > diff --git a/arch/arm/boot/dts/r8a7743-iwg20m.dtsi
> > > b/arch/arm/boot/dts/r8a7743-iwg20m.dtsi
> > > index 4119737..75a8ca5 100644
> > > --- a/arch/arm/boot/dts/r8a7743-iwg20m.dtsi
> > > +++ b/arch/arm/boot/dts/r8a7743-iwg20m.dtsi
> > > @@ -44,6 +44,11 @@
> > >  		function = "mmc";
> > >  	};
> > >
> > > +	qspi_pins: qspi {
> > > +		groups = "qspi_ctrl", "qspi_data2";
> > > +		function = "qspi";
> > > +	};
> > > +
> > >  	sdhi0_pins: sd0 {
> > >  		groups = "sdhi0_data4", "sdhi0_ctrl";
> > >  		function = "sdhi0";
> > > @@ -61,6 +66,27 @@
> > >  	status = "okay";
> > >  };
> > >
> > > +&qspi {
> > > +	pinctrl-0 = <&qspi_pins>;
> > > +	pinctrl-names = "default";
> > > +
> > > +	status = "okay";
> > > +
> > > +	/* WARNING - This device contains the bootloader. Handle with care.
> > */
> > > +	flash: flash@0 {
> > > +		#address-cells = <1>;
> > > +		#size-cells = <1>;
> > > +		compatible = "sst,sst25vf016b", "jedec,spi-nor";
> > > +		reg = <0>;
> > > +		spi-max-frequency = <50000000>;
> > > +		spi-tx-bus-width = <1>;
> > > +		spi-rx-bus-width = <1>;
> > > +		m25p,fast-read;
> > > +		spi-cpol;
> > > +		spi-cpha;
> > > +	};
> > 
> > Does the device have partitions?
> > If so, should they be described here?
> 
> We aren't confident that all devices will come with the same partitions, so decided not to add any here.

Thanks for the clarification, applied with Geert's tag.
