

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sun Nov 19 15:08:48 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  996477|  996477|  996477|  996477|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop           |  996476|  996476|     38326|          -|          -|    26|    no    |
        | + Col_Loop          |   38324|   38324|      1474|          -|          -|    26|    no    |
        |  ++ Filter1_Loop    |    1472|    1472|        46|          -|          -|    32|    no    |
        |   +++ W_Row_Loop    |      42|      42|        14|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop  |      12|      12|         4|          -|          -|     3|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    330|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     371|    944|    -|
|Memory           |        2|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    155|    -|
|Register         |        -|      -|     186|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      5|     557|   1429|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_fadd_32ns_32ncud_U1  |cnn_fadd_32ns_32ncud  |        0|      2|  177|  385|    0|
    |cnn_fcmp_32ns_32neOg_U3  |cnn_fcmp_32ns_32neOg  |        0|      0|   66|  239|    0|
    |cnn_fmul_32ns_32ndEe_U2  |cnn_fmul_32ns_32ndEe  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  371|  944|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U       |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|   288|   32|     1|         9216|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        2|  0|   0|    0|   320|   64|     2|        10240|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln26_2_fu_439_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln26_7_fu_416_p2   |     +    |      0|  0|  15|           5|           5|
    |add_ln26_8_fu_429_p2   |     +    |      0|  0|  14|          10|          10|
    |add_ln26_9_fu_449_p2   |     +    |      0|  0|  13|          11|          11|
    |add_ln26_fu_360_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln35_2_fu_316_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln35_fu_274_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln8_fu_240_p2      |     +    |      0|  0|  14|          10|           5|
    |c_fu_264_p2            |     +    |      0|  0|  15|           5|           1|
    |f_fu_298_p2            |     +    |      0|  0|  15|           6|           1|
    |r_fu_252_p2            |     +    |      0|  0|  15|           5|           1|
    |wc_fu_406_p2           |     +    |      0|  0|  10|           2|           1|
    |wr_fu_336_p2           |     +    |      0|  0|  10|           2|           1|
    |sub_ln26_1_fu_390_p2   |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_fu_354_p2     |     -    |      0|  0|  15|           5|           5|
    |and_ln34_fu_495_p2     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_258_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln14_fu_292_p2    |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln18_fu_330_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln21_fu_400_p2    |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln34_2_fu_483_p2  |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_477_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_246_p2     |   icmp   |      0|  0|  11|           5|           4|
    |or_ln34_fu_489_p2      |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0            |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 330|         162|         144|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  53|         12|    1|         12|
    |c_0_reg_151      |   9|          2|    5|         10|
    |f_0_reg_163      |   9|          2|    6|         12|
    |grp_fu_220_p0    |  15|          3|   32|         96|
    |grp_fu_220_p1    |  15|          3|   32|         96|
    |phi_mul_reg_139  |   9|          2|   10|         20|
    |r_0_reg_127      |   9|          2|    5|         10|
    |w_sum_0_reg_185  |   9|          2|   32|         64|
    |w_sum_1_reg_197  |   9|          2|   32|         64|
    |wc_0_reg_209     |   9|          2|    2|          4|
    |wr_0_reg_174     |   9|          2|    2|          4|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 155|         34|  159|        392|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln8_reg_510        |  10|   0|   10|          0|
    |ap_CS_fsm              |  11|   0|   11|          0|
    |c_0_reg_151            |   5|   0|    5|          0|
    |c_reg_526              |   5|   0|    5|          0|
    |conv_out_addr_reg_554  |  15|   0|   15|          0|
    |f_0_reg_163            |   6|   0|    6|          0|
    |f_reg_539              |   6|   0|    6|          0|
    |phi_mul_reg_139        |  10|   0|   10|          0|
    |r_0_reg_127            |   5|   0|    5|          0|
    |r_reg_518              |   5|   0|    5|          0|
    |sub_ln26_1_reg_572     |   9|   0|   11|          2|
    |sub_ln26_reg_567       |   5|   0|    5|          0|
    |w_sum_0_reg_185        |  32|   0|   32|          0|
    |w_sum_1_reg_197        |  32|   0|   32|          0|
    |wc_0_reg_209           |   2|   0|    2|          0|
    |wc_reg_585             |   2|   0|    2|          0|
    |wr_0_reg_174           |   2|   0|    2|          0|
    |wr_reg_562             |   2|   0|    2|          0|
    |zext_ln14_reg_531      |  10|   0|   16|          6|
    |zext_ln26_reg_544      |   6|   0|   64|         58|
    |zext_ln35_4_reg_549    |   6|   0|   10|          4|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 186|   0|  256|         70|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv_1    | return value |
|input_0_address0   | out |   10|  ap_memory |    input_0   |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0         |  in |   32|  ap_memory |    input_0   |     array    |
|conv_out_address0  | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 10 6 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 6 
10 --> 11 
11 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 12 [1/1] (1.76ns)   --->   "br label %1" [cnn/conv_1.cpp:8]   --->   Operation 12 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 13 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [cnn/conv_1.cpp:8]   --->   Operation 14 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.73ns)   --->   "%add_ln8 = add i10 %phi_mul, 26" [cnn/conv_1.cpp:8]   --->   Operation 15 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -6" [cnn/conv_1.cpp:8]   --->   Operation 16 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [cnn/conv_1.cpp:8]   --->   Operation 18 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %7, label %Row_Loop_begin" [cnn/conv_1.cpp:8]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str4) nounwind" [cnn/conv_1.cpp:9]   --->   Operation 20 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str4)" [cnn/conv_1.cpp:9]   --->   Operation 21 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.76ns)   --->   "br label %2" [cnn/conv_1.cpp:11]   --->   Operation 22 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [cnn/conv_1.cpp:42]   --->   Operation 23 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 24 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [cnn/conv_1.cpp:11]   --->   Operation 25 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 26 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [cnn/conv_1.cpp:11]   --->   Operation 27 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [cnn/conv_1.cpp:11]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str15) nounwind" [cnn/conv_1.cpp:12]   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str15)" [cnn/conv_1.cpp:12]   --->   Operation 30 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %c_0 to i10" [cnn/conv_1.cpp:35]   --->   Operation 31 'zext' 'zext_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln35 = add i10 %phi_mul, %zext_ln35" [cnn/conv_1.cpp:35]   --->   Operation 32 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_11 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [cnn/conv_1.cpp:14]   --->   Operation 33 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i15 %tmp_11 to i16" [cnn/conv_1.cpp:14]   --->   Operation 34 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.76ns)   --->   "br label %3" [cnn/conv_1.cpp:14]   --->   Operation 35 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str4, i32 %tmp_s)" [cnn/conv_1.cpp:41]   --->   Operation 36 'specregionend' 'empty_45' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [cnn/conv_1.cpp:8]   --->   Operation 37 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.94>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop_end ]"   --->   Operation 38 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0, -32" [cnn/conv_1.cpp:14]   --->   Operation 39 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 40 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [cnn/conv_1.cpp:14]   --->   Operation 41 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter1_Loop_begin" [cnn/conv_1.cpp:14]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str26) nounwind" [cnn/conv_1.cpp:15]   --->   Operation 43 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str26)" [cnn/conv_1.cpp:15]   --->   Operation 44 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %f_0 to i64" [cnn/conv_1.cpp:26]   --->   Operation 45 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i6 %f_0 to i10" [cnn/conv_1.cpp:35]   --->   Operation 46 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i6 %f_0 to i16" [cnn/conv_1.cpp:35]   --->   Operation 47 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.94ns)   --->   "%add_ln35_2 = add i16 %zext_ln14, %zext_ln35_5" [cnn/conv_1.cpp:35]   --->   Operation 48 'add' 'add_ln35_2' <Predicate = (!icmp_ln14)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i16 %add_ln35_2 to i64" [cnn/conv_1.cpp:35]   --->   Operation 49 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_6" [cnn/conv_1.cpp:35]   --->   Operation 50 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.76ns)   --->   "br label %4" [cnn/conv_1.cpp:18]   --->   Operation 51 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str15, i32 %tmp_5)" [cnn/conv_1.cpp:40]   --->   Operation 52 'specregionend' 'empty_44' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br label %2" [cnn/conv_1.cpp:11]   --->   Operation 53 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.51>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 54 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [cnn/conv_1.cpp:26]   --->   Operation 55 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i5" [cnn/conv_1.cpp:18]   --->   Operation 56 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [cnn/conv_1.cpp:18]   --->   Operation 57 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 58 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn/conv_1.cpp:18]   --->   Operation 59 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop_end, label %W_Row_Loop_begin" [cnn/conv_1.cpp:18]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str37) nounwind" [cnn/conv_1.cpp:19]   --->   Operation 61 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str37)" [cnn/conv_1.cpp:19]   --->   Operation 62 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_10 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [cnn/conv_1.cpp:26]   --->   Operation 63 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i4 %tmp_10 to i5" [cnn/conv_1.cpp:26]   --->   Operation 64 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_10, %zext_ln18" [cnn/conv_1.cpp:26]   --->   Operation 65 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %zext_ln18, %r_0" [cnn/conv_1.cpp:26]   --->   Operation 66 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_12 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26, i5 0)" [cnn/conv_1.cpp:26]   --->   Operation 67 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i10 %tmp_12 to i11" [cnn/conv_1.cpp:26]   --->   Operation 68 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26, i2 0)" [cnn/conv_1.cpp:26]   --->   Operation 69 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i7 %tmp_13 to i11" [cnn/conv_1.cpp:26]   --->   Operation 70 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_11, %zext_ln26_12" [cnn/conv_1.cpp:26]   --->   Operation 71 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.76ns)   --->   "br label %5" [cnn/conv_1.cpp:21]   --->   Operation 72 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [cnn/conv_1.cpp:31]   --->   Operation 73 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:31]   --->   Operation 74 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 6 <SV = 5> <Delay = 6.76>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%w_sum_1 = phi float [ %w_sum_0, %W_Row_Loop_begin ], [ %w_sum_4, %6 ]" [cnn/conv_1.cpp:26]   --->   Operation 75 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %6 ]"   --->   Operation 76 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i5" [cnn/conv_1.cpp:21]   --->   Operation 77 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [cnn/conv_1.cpp:21]   --->   Operation 78 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 79 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [cnn/conv_1.cpp:21]   --->   Operation 80 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %6" [cnn/conv_1.cpp:21]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i2 %wc_0 to i5" [cnn/conv_1.cpp:26]   --->   Operation 82 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (1.78ns)   --->   "%add_ln26_7 = add i5 %zext_ln26_13, %sub_ln26" [cnn/conv_1.cpp:26]   --->   Operation 83 'add' 'add_ln26_7' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_36_cast = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26_7, i5 0)" [cnn/conv_1.cpp:26]   --->   Operation 84 'bitconcatenate' 'tmp_36_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (1.73ns)   --->   "%add_ln26_8 = add i10 %zext_ln35_4, %tmp_36_cast" [cnn/conv_1.cpp:26]   --->   Operation 85 'add' 'add_ln26_8' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i10 %add_ln26_8 to i64" [cnn/conv_1.cpp:26]   --->   Operation 86 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%conv_1_weights_0_add = getelementptr [288 x float]* @conv_1_weights_0, i64 0, i64 %zext_ln26_14" [cnn/conv_1.cpp:26]   --->   Operation 87 'getelementptr' 'conv_1_weights_0_add' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i5 %c_0, %zext_ln21" [cnn/conv_1.cpp:26]   --->   Operation 88 'add' 'add_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i5 %add_ln26_2 to i11" [cnn/conv_1.cpp:26]   --->   Operation 89 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (1.63ns)   --->   "%add_ln26_9 = add i11 %zext_ln26_15, %sub_ln26_1" [cnn/conv_1.cpp:26]   --->   Operation 90 'add' 'add_ln26_9' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i11 %add_ln26_9 to i64" [cnn/conv_1.cpp:26]   --->   Operation 91 'sext' 'sext_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr [784 x float]* %input_0, i64 0, i64 %sext_ln26" [cnn/conv_1.cpp:26]   --->   Operation 92 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 93 [2/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [cnn/conv_1.cpp:26]   --->   Operation 93 'load' 'conv_1_weights_0_loa' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_6 : Operation 94 [2/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 94 'load' 'input_0_load' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str37, i32 %tmp_8)" [cnn/conv_1.cpp:30]   --->   Operation 95 'specregionend' 'empty_42' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "br label %4" [cnn/conv_1.cpp:18]   --->   Operation 96 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 15.6>
ST_7 : Operation 97 [1/2] (3.25ns)   --->   "%conv_1_weights_0_loa = load float* %conv_1_weights_0_add, align 4" [cnn/conv_1.cpp:26]   --->   Operation 97 'load' 'conv_1_weights_0_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 98 [1/2] (3.25ns)   --->   "%input_0_load = load float* %input_0_addr, align 4" [cnn/conv_1.cpp:26]   --->   Operation 98 'load' 'input_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_7 : Operation 99 [2/2] (12.3ns)   --->   "%tmp_7 = fmul float %conv_1_weights_0_loa, %input_0_load" [cnn/conv_1.cpp:26]   --->   Operation 99 'fmul' 'tmp_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 34.9>
ST_8 : Operation 100 [1/2] (12.3ns)   --->   "%tmp_7 = fmul float %conv_1_weights_0_loa, %input_0_load" [cnn/conv_1.cpp:26]   --->   Operation 100 'fmul' 'tmp_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [2/2] (22.5ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_7" [cnn/conv_1.cpp:26]   --->   Operation 101 'fadd' 'w_sum_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 22.5>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str48) nounwind" [cnn/conv_1.cpp:22]   --->   Operation 102 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/2] (22.5ns)   --->   "%w_sum_4 = fadd float %w_sum_1, %tmp_7" [cnn/conv_1.cpp:26]   --->   Operation 103 'fadd' 'w_sum_4' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "br label %5" [cnn/conv_1.cpp:21]   --->   Operation 104 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 25.8>
ST_10 : Operation 105 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [cnn/conv_1.cpp:31]   --->   Operation 105 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_10 : Operation 106 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [cnn/conv_1.cpp:31]   --->   Operation 106 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 6> <Delay = 33.5>
ST_11 : Operation 107 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [cnn/conv_1.cpp:31]   --->   Operation 107 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [cnn/conv_1.cpp:34]   --->   Operation 108 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [cnn/conv_1.cpp:34]   --->   Operation 109 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [cnn/conv_1.cpp:34]   --->   Operation 110 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [cnn/conv_1.cpp:34]   --->   Operation 111 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (2.44ns)   --->   "%icmp_ln34_2 = icmp eq i23 %trunc_ln34, 0" [cnn/conv_1.cpp:34]   --->   Operation 112 'icmp' 'icmp_ln34_2' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node w_sum_5)   --->   "%or_ln34 = or i1 %icmp_ln34_2, %icmp_ln34" [cnn/conv_1.cpp:34]   --->   Operation 113 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 114 [1/1] (6.78ns)   --->   "%tmp_9 = fcmp ogt float %w_sum, 0.000000e+00" [cnn/conv_1.cpp:34]   --->   Operation 114 'fcmp' 'tmp_9' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node w_sum_5)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_9" [cnn/conv_1.cpp:34]   --->   Operation 115 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_5 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [cnn/conv_1.cpp:34]   --->   Operation 116 'select' 'w_sum_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (3.25ns)   --->   "store float %w_sum_5, float* %conv_out_addr, align 4" [cnn/conv_1.cpp:35]   --->   Operation 117 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str26, i32 %tmp_6)" [cnn/conv_1.cpp:39]   --->   Operation 118 'specregionend' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "br label %3" [cnn/conv_1.cpp:14]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8               (br               ) [ 011111111111]
r_0                  (phi              ) [ 001011111111]
phi_mul              (phi              ) [ 001111111111]
add_ln8              (add              ) [ 011111111111]
icmp_ln8             (icmp             ) [ 001111111111]
empty                (speclooptripcount) [ 000000000000]
r                    (add              ) [ 011111111111]
br_ln8               (br               ) [ 000000000000]
specloopname_ln9     (specloopname     ) [ 000000000000]
tmp_s                (specregionbegin  ) [ 000111111111]
br_ln11              (br               ) [ 001111111111]
ret_ln42             (ret              ) [ 000000000000]
c_0                  (phi              ) [ 000101111100]
icmp_ln11            (icmp             ) [ 001111111111]
empty_38             (speclooptripcount) [ 000000000000]
c                    (add              ) [ 001111111111]
br_ln11              (br               ) [ 000000000000]
specloopname_ln12    (specloopname     ) [ 000000000000]
tmp_5                (specregionbegin  ) [ 000011111111]
zext_ln35            (zext             ) [ 000000000000]
add_ln35             (add              ) [ 000000000000]
tmp_11               (bitconcatenate   ) [ 000000000000]
zext_ln14            (zext             ) [ 000011111111]
br_ln14              (br               ) [ 001111111111]
empty_45             (specregionend    ) [ 000000000000]
br_ln8               (br               ) [ 011111111111]
f_0                  (phi              ) [ 000010000000]
icmp_ln14            (icmp             ) [ 001111111111]
empty_39             (speclooptripcount) [ 000000000000]
f                    (add              ) [ 001111111111]
br_ln14              (br               ) [ 000000000000]
specloopname_ln15    (specloopname     ) [ 000000000000]
tmp_6                (specregionbegin  ) [ 000001111111]
zext_ln26            (zext             ) [ 000001111100]
zext_ln35_4          (zext             ) [ 000001111100]
zext_ln35_5          (zext             ) [ 000000000000]
add_ln35_2           (add              ) [ 000000000000]
zext_ln35_6          (zext             ) [ 000000000000]
conv_out_addr        (getelementptr    ) [ 000001111111]
br_ln18              (br               ) [ 001111111111]
empty_44             (specregionend    ) [ 000000000000]
br_ln11              (br               ) [ 001111111111]
wr_0                 (phi              ) [ 000001000000]
w_sum_0              (phi              ) [ 000001111111]
zext_ln18            (zext             ) [ 000000000000]
icmp_ln18            (icmp             ) [ 001111111111]
empty_40             (speclooptripcount) [ 000000000000]
wr                   (add              ) [ 001111111111]
br_ln18              (br               ) [ 000000000000]
specloopname_ln19    (specloopname     ) [ 000000000000]
tmp_8                (specregionbegin  ) [ 000000111100]
tmp_10               (bitconcatenate   ) [ 000000000000]
zext_ln26_10         (zext             ) [ 000000000000]
sub_ln26             (sub              ) [ 000000111100]
add_ln26             (add              ) [ 000000000000]
tmp_12               (bitconcatenate   ) [ 000000000000]
zext_ln26_11         (zext             ) [ 000000000000]
tmp_13               (bitconcatenate   ) [ 000000000000]
zext_ln26_12         (zext             ) [ 000000000000]
sub_ln26_1           (sub              ) [ 000000111100]
br_ln21              (br               ) [ 001111111111]
conv_1_bias_addr     (getelementptr    ) [ 000000000010]
w_sum_1              (phi              ) [ 001111111111]
wc_0                 (phi              ) [ 000000100000]
zext_ln21            (zext             ) [ 000000000000]
icmp_ln21            (icmp             ) [ 001111111111]
empty_41             (speclooptripcount) [ 000000000000]
wc                   (add              ) [ 001111111111]
br_ln21              (br               ) [ 000000000000]
zext_ln26_13         (zext             ) [ 000000000000]
add_ln26_7           (add              ) [ 000000000000]
tmp_36_cast          (bitconcatenate   ) [ 000000000000]
add_ln26_8           (add              ) [ 000000000000]
zext_ln26_14         (zext             ) [ 000000000000]
conv_1_weights_0_add (getelementptr    ) [ 000000010000]
add_ln26_2           (add              ) [ 000000000000]
zext_ln26_15         (zext             ) [ 000000000000]
add_ln26_9           (add              ) [ 000000000000]
sext_ln26            (sext             ) [ 000000000000]
input_0_addr         (getelementptr    ) [ 000000010000]
empty_42             (specregionend    ) [ 000000000000]
br_ln18              (br               ) [ 001111111111]
conv_1_weights_0_loa (load             ) [ 000000001000]
input_0_load         (load             ) [ 000000001000]
tmp_7                (fmul             ) [ 000000000100]
specloopname_ln22    (specloopname     ) [ 000000000000]
w_sum_4              (fadd             ) [ 001111111111]
br_ln21              (br               ) [ 001111111111]
conv_1_bias_load     (load             ) [ 000000000001]
w_sum                (fadd             ) [ 000000000000]
bitcast_ln34         (bitcast          ) [ 000000000000]
tmp                  (partselect       ) [ 000000000000]
trunc_ln34           (trunc            ) [ 000000000000]
icmp_ln34            (icmp             ) [ 000000000000]
icmp_ln34_2          (icmp             ) [ 000000000000]
or_ln34              (or               ) [ 000000000000]
tmp_9                (fcmp             ) [ 000000000000]
and_ln34             (and              ) [ 000000000000]
w_sum_5              (select           ) [ 000000000000]
store_ln35           (store            ) [ 000000000000]
empty_43             (specregionend    ) [ 000000000000]
br_ln14              (br               ) [ 001111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str48"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="conv_out_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="16" slack="0"/>
<pin id="80" dir="1" index="3" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="83" class="1004" name="conv_1_bias_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="6" slack="1"/>
<pin id="87" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="5" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="conv_1_weights_0_add_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_0_add/6 "/>
</bind>
</comp>

<comp id="103" class="1004" name="input_0_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="11" slack="0"/>
<pin id="107" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/6 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="9" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_0_loa/6 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="10" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/6 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln35_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="15" slack="3"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/11 "/>
</bind>
</comp>

<comp id="127" class="1005" name="r_0_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="1"/>
<pin id="129" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="r_0_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="5" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="phi_mul_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="1"/>
<pin id="141" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="phi_mul_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="1"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="10" slack="0"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="c_0_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="1"/>
<pin id="153" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="c_0_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="5" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="163" class="1005" name="f_0_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="6" slack="1"/>
<pin id="165" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="f_0_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="6" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="174" class="1005" name="wr_0_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="2" slack="1"/>
<pin id="176" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="wr_0_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="2" slack="0"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="185" class="1005" name="w_sum_0_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="w_sum_0_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="32" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/5 "/>
</bind>
</comp>

<comp id="197" class="1005" name="w_sum_1_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="w_sum_1_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="32" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/6 "/>
</bind>
</comp>

<comp id="209" class="1005" name="wc_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="1"/>
<pin id="211" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="wc_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="2" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_4/8 w_sum/10 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_9_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/11 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln8_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="10" slack="0"/>
<pin id="242" dir="0" index="1" bw="6" slack="0"/>
<pin id="243" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln8_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="0" index="1" bw="5" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="r_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln11_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="5" slack="0"/>
<pin id="260" dir="0" index="1" bw="5" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="c_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln35_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln35_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="10" slack="1"/>
<pin id="276" dir="0" index="1" bw="5" slack="0"/>
<pin id="277" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_11_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="15" slack="0"/>
<pin id="282" dir="0" index="1" bw="10" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="zext_ln14_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="15" slack="0"/>
<pin id="290" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="icmp_ln14_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="6" slack="0"/>
<pin id="294" dir="0" index="1" bw="6" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="f_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln26_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="6" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="zext_ln35_4_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="6" slack="0"/>
<pin id="310" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln35_5_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_5/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln35_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="15" slack="1"/>
<pin id="318" dir="0" index="1" bw="6" slack="0"/>
<pin id="319" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln35_6_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_6/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="zext_ln18_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="2" slack="0"/>
<pin id="328" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="icmp_ln18_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="0"/>
<pin id="332" dir="0" index="1" bw="2" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="wr_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_10_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="2" slack="0"/>
<pin id="345" dir="0" index="2" bw="1" slack="0"/>
<pin id="346" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln26_10_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="4" slack="0"/>
<pin id="352" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_10/5 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sub_ln26_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="2" slack="0"/>
<pin id="357" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/5 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln26_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="0"/>
<pin id="362" dir="0" index="1" bw="5" slack="3"/>
<pin id="363" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_12_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="0" index="1" bw="5" slack="0"/>
<pin id="369" dir="0" index="2" bw="1" slack="0"/>
<pin id="370" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln26_11_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="0"/>
<pin id="376" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_11/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_13_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="0" index="1" bw="5" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="386" class="1004" name="zext_ln26_12_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="0"/>
<pin id="388" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_12/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sub_ln26_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="0"/>
<pin id="392" dir="0" index="1" bw="7" slack="0"/>
<pin id="393" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln21_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="0"/>
<pin id="398" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="icmp_ln21_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="0"/>
<pin id="402" dir="0" index="1" bw="2" slack="0"/>
<pin id="403" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="wc_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="2" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln26_13_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_13/6 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln26_7_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="2" slack="0"/>
<pin id="418" dir="0" index="1" bw="5" slack="1"/>
<pin id="419" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_7/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_36_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="10" slack="0"/>
<pin id="423" dir="0" index="1" bw="5" slack="0"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_36_cast/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="add_ln26_8_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="2"/>
<pin id="431" dir="0" index="1" bw="10" slack="0"/>
<pin id="432" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_8/6 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln26_14_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_14/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln26_2_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="5" slack="3"/>
<pin id="441" dir="0" index="1" bw="2" slack="0"/>
<pin id="442" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln26_15_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="5" slack="0"/>
<pin id="447" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_15/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln26_9_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="0" index="1" bw="11" slack="1"/>
<pin id="452" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_9/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sext_ln26_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="11" slack="0"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="bitcast_ln34_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/11 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="0" index="2" bw="6" slack="0"/>
<pin id="467" dir="0" index="3" bw="6" slack="0"/>
<pin id="468" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/11 "/>
</bind>
</comp>

<comp id="473" class="1004" name="trunc_ln34_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="0"/>
<pin id="475" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/11 "/>
</bind>
</comp>

<comp id="477" class="1004" name="icmp_ln34_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="8" slack="0"/>
<pin id="479" dir="0" index="1" bw="8" slack="0"/>
<pin id="480" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/11 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln34_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="23" slack="0"/>
<pin id="485" dir="0" index="1" bw="23" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_2/11 "/>
</bind>
</comp>

<comp id="489" class="1004" name="or_ln34_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/11 "/>
</bind>
</comp>

<comp id="495" class="1004" name="and_ln34_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/11 "/>
</bind>
</comp>

<comp id="501" class="1004" name="w_sum_5_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="0" index="2" bw="32" slack="0"/>
<pin id="505" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_5/11 "/>
</bind>
</comp>

<comp id="510" class="1005" name="add_ln8_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="10" slack="0"/>
<pin id="512" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="518" class="1005" name="r_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="0"/>
<pin id="520" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="526" class="1005" name="c_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="0"/>
<pin id="528" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="531" class="1005" name="zext_ln14_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="16" slack="1"/>
<pin id="533" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="539" class="1005" name="f_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="6" slack="0"/>
<pin id="541" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="544" class="1005" name="zext_ln26_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="64" slack="1"/>
<pin id="546" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="549" class="1005" name="zext_ln35_4_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="10" slack="2"/>
<pin id="551" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln35_4 "/>
</bind>
</comp>

<comp id="554" class="1005" name="conv_out_addr_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="15" slack="3"/>
<pin id="556" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="562" class="1005" name="wr_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="0"/>
<pin id="564" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="567" class="1005" name="sub_ln26_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="1"/>
<pin id="569" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26 "/>
</bind>
</comp>

<comp id="572" class="1005" name="sub_ln26_1_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="11" slack="1"/>
<pin id="574" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_1 "/>
</bind>
</comp>

<comp id="577" class="1005" name="conv_1_bias_addr_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="5" slack="1"/>
<pin id="579" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="585" class="1005" name="wc_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="2" slack="0"/>
<pin id="587" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="590" class="1005" name="conv_1_weights_0_add_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="9" slack="1"/>
<pin id="592" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_add "/>
</bind>
</comp>

<comp id="595" class="1005" name="input_0_addr_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="10" slack="1"/>
<pin id="597" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="600" class="1005" name="conv_1_weights_0_loa_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_0_loa "/>
</bind>
</comp>

<comp id="605" class="1005" name="input_0_load_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_0_load "/>
</bind>
</comp>

<comp id="610" class="1005" name="tmp_7_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="615" class="1005" name="w_sum_4_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="1"/>
<pin id="617" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_4 "/>
</bind>
</comp>

<comp id="620" class="1005" name="conv_1_bias_load_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="2" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="44" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="44" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="44" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="44" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="96" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="103" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="130"><net_src comp="8" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="131" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="155" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="46" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="188"><net_src comp="48" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="189" pin="4"/><net_sink comp="185" pin=0"/></net>

<net id="200"><net_src comp="197" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="207"><net_src comp="185" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="197" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="185" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="90" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="227" pin="2"/><net_sink comp="220" pin=1"/></net>

<net id="232"><net_src comp="110" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="116" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="220" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="143" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="131" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="14" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="131" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="20" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="155" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="155" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="20" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="155" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="139" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="270" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="30" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="274" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="8" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="291"><net_src comp="280" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="167" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="167" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="40" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="167" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="167" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="315"><net_src comp="167" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="324"><net_src comp="316" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="329"><net_src comp="178" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="334"><net_src comp="178" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="50" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="178" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="54" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="58" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="178" pin="4"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="46" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="353"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="326" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="326" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="127" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="60" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="360" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="8" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="62" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="360" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="46" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="374" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="386" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="213" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="213" pin="4"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="50" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="213" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="54" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="213" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="60" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="416" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="8" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="433"><net_src comp="421" pin="3"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="429" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="443"><net_src comp="151" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="396" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="439" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="449" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="462"><net_src comp="220" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="469"><net_src comp="66" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="459" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="471"><net_src comp="68" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="472"><net_src comp="70" pin="0"/><net_sink comp="463" pin=3"/></net>

<net id="476"><net_src comp="459" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="481"><net_src comp="463" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="72" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="473" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="74" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="477" pin="2"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="234" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="220" pin="2"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="48" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="509"><net_src comp="501" pin="3"/><net_sink comp="122" pin=1"/></net>

<net id="513"><net_src comp="240" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="521"><net_src comp="252" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="529"><net_src comp="264" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="534"><net_src comp="288" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="542"><net_src comp="298" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="547"><net_src comp="304" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="552"><net_src comp="308" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="557"><net_src comp="76" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="565"><net_src comp="336" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="570"><net_src comp="354" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="575"><net_src comp="390" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="580"><net_src comp="83" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="588"><net_src comp="406" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="593"><net_src comp="96" pin="3"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="598"><net_src comp="103" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="603"><net_src comp="110" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="608"><net_src comp="116" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="613"><net_src comp="227" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="618"><net_src comp="220" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="623"><net_src comp="90" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="220" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {11 }
	Port: conv_1_weights_0 | {}
	Port: conv_1_bias | {}
 - Input state : 
	Port: conv_1 : input_0 | {6 7 }
	Port: conv_1 : conv_1_weights_0 | {6 7 }
	Port: conv_1 : conv_1_bias | {5 10 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln35 : 1
		add_ln35 : 2
		tmp_11 : 3
		zext_ln14 : 4
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln26 : 1
		zext_ln35_4 : 1
		zext_ln35_5 : 1
		add_ln35_2 : 2
		zext_ln35_6 : 3
		conv_out_addr : 4
	State 5
		zext_ln18 : 1
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		tmp_10 : 1
		zext_ln26_10 : 2
		sub_ln26 : 3
		add_ln26 : 2
		tmp_12 : 3
		zext_ln26_11 : 4
		tmp_13 : 3
		zext_ln26_12 : 4
		sub_ln26_1 : 5
		conv_1_bias_load : 1
	State 6
		zext_ln21 : 1
		icmp_ln21 : 1
		wc : 1
		br_ln21 : 2
		zext_ln26_13 : 1
		add_ln26_7 : 2
		tmp_36_cast : 3
		add_ln26_8 : 4
		zext_ln26_14 : 5
		conv_1_weights_0_add : 6
		add_ln26_2 : 2
		zext_ln26_15 : 3
		add_ln26_9 : 4
		sext_ln26 : 5
		input_0_addr : 6
		conv_1_weights_0_loa : 7
		input_0_load : 7
	State 7
		tmp_7 : 1
	State 8
		w_sum_4 : 1
	State 9
	State 10
		w_sum : 1
	State 11
		bitcast_ln34 : 1
		tmp : 2
		trunc_ln34 : 2
		icmp_ln34 : 3
		icmp_ln34_2 : 3
		or_ln34 : 4
		tmp_9 : 1
		and_ln34 : 4
		w_sum_5 : 4
		store_ln35 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_220     |    2    |   177   |   385   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_227     |    3    |   128   |   320   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |     tmp_9_fu_234    |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |    add_ln8_fu_240   |    0    |    0    |    14   |
|          |       r_fu_252      |    0    |    0    |    15   |
|          |       c_fu_264      |    0    |    0    |    15   |
|          |   add_ln35_fu_274   |    0    |    0    |    14   |
|          |       f_fu_298      |    0    |    0    |    15   |
|          |  add_ln35_2_fu_316  |    0    |    0    |    21   |
|    add   |      wr_fu_336      |    0    |    0    |    10   |
|          |   add_ln26_fu_360   |    0    |    0    |    15   |
|          |      wc_fu_406      |    0    |    0    |    10   |
|          |  add_ln26_7_fu_416  |    0    |    0    |    15   |
|          |  add_ln26_8_fu_429  |    0    |    0    |    14   |
|          |  add_ln26_2_fu_439  |    0    |    0    |    15   |
|          |  add_ln26_9_fu_449  |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|          |   icmp_ln8_fu_246   |    0    |    0    |    11   |
|          |   icmp_ln11_fu_258  |    0    |    0    |    11   |
|          |   icmp_ln14_fu_292  |    0    |    0    |    11   |
|   icmp   |   icmp_ln18_fu_330  |    0    |    0    |    8    |
|          |   icmp_ln21_fu_400  |    0    |    0    |    8    |
|          |   icmp_ln34_fu_477  |    0    |    0    |    11   |
|          |  icmp_ln34_2_fu_483 |    0    |    0    |    18   |
|----------|---------------------|---------|---------|---------|
|  select  |    w_sum_5_fu_501   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|    sub   |   sub_ln26_fu_354   |    0    |    0    |    13   |
|          |  sub_ln26_1_fu_390  |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln34_fu_489   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln34_fu_495   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln35_fu_270  |    0    |    0    |    0    |
|          |   zext_ln14_fu_288  |    0    |    0    |    0    |
|          |   zext_ln26_fu_304  |    0    |    0    |    0    |
|          |  zext_ln35_4_fu_308 |    0    |    0    |    0    |
|          |  zext_ln35_5_fu_312 |    0    |    0    |    0    |
|          |  zext_ln35_6_fu_321 |    0    |    0    |    0    |
|   zext   |   zext_ln18_fu_326  |    0    |    0    |    0    |
|          | zext_ln26_10_fu_350 |    0    |    0    |    0    |
|          | zext_ln26_11_fu_374 |    0    |    0    |    0    |
|          | zext_ln26_12_fu_386 |    0    |    0    |    0    |
|          |   zext_ln21_fu_396  |    0    |    0    |    0    |
|          | zext_ln26_13_fu_412 |    0    |    0    |    0    |
|          | zext_ln26_14_fu_434 |    0    |    0    |    0    |
|          | zext_ln26_15_fu_445 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_11_fu_280    |    0    |    0    |    0    |
|          |    tmp_10_fu_342    |    0    |    0    |    0    |
|bitconcatenate|    tmp_12_fu_366    |    0    |    0    |    0    |
|          |    tmp_13_fu_378    |    0    |    0    |    0    |
|          |  tmp_36_cast_fu_421 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   sext   |   sext_ln26_fu_454  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|      tmp_fu_463     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln34_fu_473  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   371   |   1271  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|       add_ln8_reg_510      |   10   |
|         c_0_reg_151        |    5   |
|          c_reg_526         |    5   |
|  conv_1_bias_addr_reg_577  |    5   |
|  conv_1_bias_load_reg_620  |   32   |
|conv_1_weights_0_add_reg_590|    9   |
|conv_1_weights_0_loa_reg_600|   32   |
|    conv_out_addr_reg_554   |   15   |
|         f_0_reg_163        |    6   |
|          f_reg_539         |    6   |
|    input_0_addr_reg_595    |   10   |
|    input_0_load_reg_605    |   32   |
|       phi_mul_reg_139      |   10   |
|         r_0_reg_127        |    5   |
|          r_reg_518         |    5   |
|     sub_ln26_1_reg_572     |   11   |
|      sub_ln26_reg_567      |    5   |
|        tmp_7_reg_610       |   32   |
|       w_sum_0_reg_185      |   32   |
|       w_sum_1_reg_197      |   32   |
|       w_sum_4_reg_615      |   32   |
|        wc_0_reg_209        |    2   |
|         wc_reg_585         |    2   |
|        wr_0_reg_174        |    2   |
|         wr_reg_562         |    2   |
|      zext_ln14_reg_531     |   16   |
|      zext_ln26_reg_544     |   64   |
|     zext_ln35_4_reg_549    |   10   |
+----------------------------+--------+
|            Total           |   429  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_90 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_110 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_116 |  p0  |   2  |  10  |   20   ||    9    |
|    r_0_reg_127    |  p0  |   2  |   5  |   10   ||    9    |
|  phi_mul_reg_139  |  p0  |   2  |  10  |   20   ||    9    |
|    c_0_reg_151    |  p0  |   2  |   5  |   10   ||    9    |
|  w_sum_0_reg_185  |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_220    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_220    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_227    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_227    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   472  || 19.5505 ||   111   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   371  |  1271  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   19   |    -   |   111  |
|  Register |    -   |    -   |   429  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   19   |   800  |  1382  |
+-----------+--------+--------+--------+--------+
