{
	"author": ["Ting-Wei Chiang", "Kai-Hui Chang", "Yen-Ting Liu", "Jie-Hong R. Jiang"],
	"booktitle": "DAC",
	"crossref": "conf/dac/2015",
	"dblpkey": "conf/dac/ChiangCLJ15",
	"ee": "http://doi.acm.org/10.1145/2744769.2744905",
	"pages": "130:1-130:6",
	"title": "Scalable sequence-constrained retention register minimization in power gating design",
	"type": "inproceedings",
	"url": "db/conf/dac/dac2015.html#ChiangCLJ15",
	"year": "2015"
}
