
<!DOCTYPE html>
<html>
<head>
    <title>Verification Engineer</title>
    <link rel="stylesheet" href="styles.css">
</head>
<body>
    <div class="container">
        <header>
            <h1>Adroit Resources is looking for Verification Engineer!</h1>
            <h2>Contract W2, Long Term | Hudson, MA</h2>
            <h2>pre-silicon, verification, validation, OVM, UVM, Verilog, System verilog, ASIC</h2>
        </header>
        <main>
            <p id="jobDescription"><br>Additional Information:<br>Job Description· Create pre-silicon verification test plans· Develop the architecture and design of the verification environment in OVM/UVM. Develop/run/debug tests and functional coverage in System Verilog· Mentor other engineers in using the verification infrastructure and creating test benches Professional Knowledge · 8+ years of hands-on verification experience using System Verilog and OVM/UVM. Strong understanding of engineering design principles· Proven track record in ASIC verification from environment development to tests development· Excellent written and verbal communication skills Job Requirements: · BS in EE or Computer Science, Master’s preferred· Experience with creation of plans, schedules and cost estimates for design verification efforts· Experience with implementation of modern verification environments that include use of constrained-random stimulus and use of functional coverage· Proficiency in System Verilog· Experience with OVM/UVM· Proficiency in scripting languages and utilities including Make, Perl, Python, etc.· Expert level knowledge of simulation tools such as VCS from Synopsys· Experience in network ASIC design verification is a plus, (ex: Ethernet, PCI-Express, Infini Band, SONET<br>Responsibilities:• <br>Qualifications:• )</p>
        </main>
    </div>
    <script src="script.js"></script>
</body>
</html>
    