

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     128:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_compression_algo                    1 # default = 1 (BDI compression algorithm)
-gpgpu_enable_compression                    0 # default = 0 (compression is disabled by default)
-gpgpu_data_value_analysis                    0 # default = 0 (analysis is disabled by default)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
316bcbff5f8f022bb22b20bb4721e93e  /sciclone/data20/adwait/applications/benchmarks/CUDA/RAY/gpgpu_ptx_sim__RAY
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=rayTracing.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/RAY/gpgpu_ptx_sim__RAY
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/RAY/gpgpu_ptx_sim__RAY "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /sciclone/data20/adwait/applications/benchmarks/CUDA/RAY/gpgpu_ptx_sim__RAY > _cuobjdump_complete_output_kb3XxO"
Parsing file _cuobjdump_complete_output_kb3XxO
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: rayTracing.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: rayTracing.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6renderPjP4Nodejjff : hostFun 0x0x40ce13, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Zmi6float3S_" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Zmi6float3S_" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Zmi6float3S_" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z9normalize6float3" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z9normalize6float3" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z18intersectionSphere5Rayon6float3f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z18intersectionSphere5Rayon6float3f" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z18intersectionSphere5Rayon6float3f" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z18intersectionSphere5Rayon6float3f" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z16intersectionPlan5Rayon6float3S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16intersectionPlan5Rayon6float3S0_" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16intersectionPlan5Rayon6float3S0_" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16intersectionPlan5Rayon6float3S0_" from 0x28 to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z10getNormale6float3S_" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z10getNormale6float3S_" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z10getNormale6float3S_" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11getNormaleP6float3" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11getNormaleP6float3" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z14rgbaFloatToInt6float4" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14rgbaFloatToInt6float4" from 0x4 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z12notShadowRayP4Node6float3S1_f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12notShadowRayP4Node6float3S1_f" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12notShadowRayP4Node6float3S1_f" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12notShadowRayP4Node6float3S1_f" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12notShadowRayP4Node6float3S1_f" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15float2int_pow20f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15float2int_pow20f" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15float2int_pow50f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15float2int_pow50f" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__ZN4dim3C1Ejjj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__ZN4dim3C1Ejjj" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__ZN4dim3C1Ejjj" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__ZN4dim3C1Ejjj" from 0x10 to 0x14
GPGPU-Sim PTX: instruction assembly for function '_Zmi6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmi6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmi6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Zmi6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmi6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmi6float3S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z9normalize6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9normalize6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9normalize6float3'...
GPGPU-Sim PTX: reconvergence points for _Z9normalize6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z9normalize6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9normalize6float3'.
GPGPU-Sim PTX: instruction assembly for function '_Z18intersectionSphere5Rayon6float3f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: reconvergence points for _Z18intersectionSphere5Rayon6float3f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x250 (_1.ptx:173) @%p2 bra $Lt_2_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (_1.ptx:175) bra.uni $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x280 (_1.ptx:180) @!%p3 bra $Lt_2_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x290 (_1.ptx:182) bra.uni $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (_1.ptx:193) mov.f32 %f39, %f32;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18intersectionSphere5Rayon6float3f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'.
GPGPU-Sim PTX: instruction assembly for function '_Z16intersectionPlan5Rayon6float3S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16intersectionPlan5Rayon6float3S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x320 (_1.ptx:214) @!%p1 bra $Lt_3_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:227) mov.f32 %f14, %f9;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x330 (_1.ptx:216) bra.uni $Lt_3_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x368 (_1.ptx:227) mov.f32 %f14, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16intersectionPlan5Rayon6float3S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z10getNormale6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Z10getNormale6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10getNormale6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10getNormale6float3S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11getNormaleP6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: reconvergence points for _Z11getNormaleP6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11getNormaleP6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11getNormaleP6float3'.
GPGPU-Sim PTX: instruction assembly for function '_Z14rgbaFloatToInt6float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: reconvergence points for _Z14rgbaFloatToInt6float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14rgbaFloatToInt6float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14rgbaFloatToInt6float4'.
GPGPU-Sim PTX: allocating global region for "cnode" from 0x100 to 0x1a0 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12notShadowRayP4Node6float3S1_f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: reconvergence points for _Z12notShadowRayP4Node6float3S1_f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x638 (_1.ptx:364) @%p1 bra $Lt_7_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (_1.ptx:441) mov.f32 %f58, 0f00000000;    // 0
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x658 (_1.ptx:369) @!%p2 bra $Lt_7_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b8 (_1.ptx:385) mov.f32 %f28, %f20;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x668 (_1.ptx:371) bra.uni $Lt_7_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b8 (_1.ptx:385) mov.f32 %f28, %f20;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6c0 (_1.ptx:386) bra.uni $Lt_7_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x828 (_1.ptx:441) mov.f32 %f58, 0f00000000;    // 0
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x7b0 (_1.ptx:418) @%p5 bra $Lt_7_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x7c0 (_1.ptx:420) bra.uni $Lt_7_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7e0 (_1.ptx:425) @!%p6 bra $Lt_7_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x7f0 (_1.ptx:427) bra.uni $Lt_7_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x820 (_1.ptx:438) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x838 (_1.ptx:443) @!%p7 bra $Lt_7_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e8 (_1.ptx:468) add.s32 %r1, %r1, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x8d8 (_1.ptx:463) @!%p8 bra $Lt_7_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8e8 (_1.ptx:468) add.s32 %r1, %r1, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x908 (_1.ptx:472) @%p9 bra $Lt_7_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x930 (_1.ptx:477) @%p10 bra $L_7_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x938 (_1.ptx:478) bra.uni $L_7_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x960 (_1.ptx:486) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12notShadowRayP4Node6float3S1_f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'.
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow20f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow20f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow20f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow20f'.
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow50f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow50f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow50f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow50f'.
GPGPU-Sim PTX: allocating constant region for "MView" from 0x200 to 0x230 (global memory space) 1
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_35463_9_non_const_pile_32240" from 0x0 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z6renderPjP4Nodejjff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: reconvergence points for _Z6renderPjP4Nodejjff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xdb0 (_1.ptx:663) @%p1 bra $Lt_10_44034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2370 (_1.ptx:1495) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1028 (_1.ptx:751) @%p2 bra $Lt_10_45570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b8 (_1.ptx:815) mov.f32 %f108, 0f00000000;   // 0
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1048 (_1.ptx:756) @!%p3 bra $Lt_10_46082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1090 (_1.ptx:769) mov.f32 %f87, %f82;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1058 (_1.ptx:758) bra.uni $Lt_10_45826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1090 (_1.ptx:769) mov.f32 %f87, %f82;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1098 (_1.ptx:770) bra.uni $Lt_10_45314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b8 (_1.ptx:815) mov.f32 %f108, 0f00000000;   // 0
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1140 (_1.ptx:793) @%p6 bra $Lt_10_46594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1150 (_1.ptx:795) bra.uni $Lt_10_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1170 (_1.ptx:800) @!%p7 bra $Lt_10_47106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1180 (_1.ptx:802) bra.uni $Lt_10_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:813) mov.f32 %f87, %f101;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x11f8 (_1.ptx:823) @%p8 bra $Lt_10_47362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:829) add.s32 %r25, %r25, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x1230 (_1.ptx:833) @%p9 bra $Lt_10_45058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1238 (_1.ptx:834) mov.f32 %f109, 0f00000000;   // 0
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1280 (_1.ptx:843) @%p10 bra $Lt_10_48130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2140 (_1.ptx:1416) add.s32 %r23, %r23, 1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x1330 (_1.ptx:868) @%p11 bra $Lt_10_48898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_1.ptx:888) sub.f32 %f136, %f21, %f119;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1350 (_1.ptx:873) bra.uni $Lt_10_48642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_1.ptx:888) sub.f32 %f136, %f21, %f119;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x1430 (_1.ptx:903) @!%p12 bra $Lt_10_49410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1470 (_1.ptx:915) mov.f32 %f153, 0f3d4ccccd;   // 0.05
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x1450 (_1.ptx:908) bra.uni $Lt_10_49154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1470 (_1.ptx:915) mov.f32 %f153, 0f3d4ccccd;   // 0.05
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1578 (_1.ptx:949) @!%p13 bra $Lt_10_58114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2080 (_1.ptx:1388) add.f32 %f399, %f126, %f126;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x15c0 (_1.ptx:961) @%p14 bra $Lt_10_49922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b0 (_1.ptx:1039) mov.f32 %f221, 0f00000000;   // 0
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x15e0 (_1.ptx:966) @!%p15 bra $Lt_10_50434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1638 (_1.ptx:982) mov.f32 %f190, %f183;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x15f0 (_1.ptx:968) bra.uni $Lt_10_50178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1638 (_1.ptx:982) mov.f32 %f190, %f183;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1640 (_1.ptx:983) bra.uni $Lt_10_49666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17b0 (_1.ptx:1039) mov.f32 %f221, 0f00000000;   // 0
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1738 (_1.ptx:1016) @%p18 bra $Lt_10_50946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1748 (_1.ptx:1018) bra.uni $Lt_10_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x1768 (_1.ptx:1023) @!%p19 bra $Lt_10_51458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1778 (_1.ptx:1025) bra.uni $Lt_10_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x17a8 (_1.ptx:1036) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x17c0 (_1.ptx:1041) @!%p20 bra $Lt_10_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1828 (_1.ptx:1057) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1818 (_1.ptx:1052) @!%p21 bra $Lt_10_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1828 (_1.ptx:1057) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1848 (_1.ptx:1061) @%p22 bra $Lt_10_58882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1860 (_1.ptx:1064) @%p23 bra $L_10_42498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1868 (_1.ptx:1065) bra.uni $L_10_43266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1880 (_1.ptx:1071) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2080 (_1.ptx:1388) add.f32 %f399, %f126, %f126;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x19c8 (_1.ptx:1115) @!%p24 bra $Lt_10_51714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x19d8 (_1.ptx:1118) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x19f8 (_1.ptx:1124) @!%p25 bra $Lt_10_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1a00 (_1.ptx:1125) bra.uni $Lt_10_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a20 (_1.ptx:1133) mov.f32 %f272, 0f7f800000;   // ((1.0F)/(0.0F))
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1a18 (_1.ptx:1130) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1a30 (_1.ptx:1135) @!%p26 bra $Lt_10_52226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1a40 (_1.ptx:1138) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1a58 (_1.ptx:1142) @!%p27 bra $Lt_10_52738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1ab8 (_1.ptx:1155) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1ad0 (_1.ptx:1159) @!%p29 bra $Lt_10_53250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1b20 (_1.ptx:1170) @!%p30 bra $Lt_10_53762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b40 (_1.ptx:1177) mov.f32 %f268, %f284;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1b48 (_1.ptx:1178) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1b60 (_1.ptx:1183) @!%p31 bra $Lt_10_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1b88 (_1.ptx:1188) @!%p32 bra $Lt_10_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1ba0 (_1.ptx:1192) bra.uni $LDWendi___isnanf_192_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_1.ptx:1375) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1bd8 (_1.ptx:1202) @%p33 bra $Lt_10_54530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c20 (_1.ptx:1216) sub.s32 %r64, %r64, 127;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1c10 (_1.ptx:1211) bra.uni $Lt_10_54274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c20 (_1.ptx:1216) sub.s32 %r64, %r64, 127;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1c58 (_1.ptx:1224) @!%p34 bra $Lt_10_54786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c78 (_1.ptx:1232) mov.f32 %f302, 0fbf800000;   // -1
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1eb0 (_1.ptx:1312) @%p35 bra $Lt_10_55298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ed8 (_1.ptx:1321) mov.f32 %f367, %f365;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1f98 (_1.ptx:1346) @!%p38 bra $Lt_10_55810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fa8 (_1.ptx:1351) mov.f32 %f284, %f386;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x2018 (_1.ptx:1365) @%p39 bra $Lt_10_56322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2038 (_1.ptx:1372) mov.f32 %f268, %f284;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x2158 (_1.ptx:1419) @%p40 bra $L_10_42242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2170 (_1.ptx:1424) sub.s32 %r86, %r24, 1;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x2168 (_1.ptx:1421) @%p41 bra $L_10_41474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2170 (_1.ptx:1424) sub.s32 %r86, %r24, 1;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x2190 (_1.ptx:1428) @%p42 bra $Lt_10_56834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (_1.ptx:1464) ld.global.u32 %r92, [%rd4+0];
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x2280 (_1.ptx:1461) @%p43 bra $Lt_10_57346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2288 (_1.ptx:1464) ld.global.u32 %r92, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6renderPjP4Nodejjff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6renderPjP4Nodejjff'.
GPGPU-Sim PTX: instruction assembly for function '_ZN4dim3C1Ejjj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN4dim3C1Ejjj'...
GPGPU-Sim PTX: reconvergence points for _ZN4dim3C1Ejjj...
GPGPU-Sim PTX: ... end of reconvergence points for _ZN4dim3C1Ejjj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN4dim3C1Ejjj'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_YYd3dc"
Running: cat _ptx_YYd3dc | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_YLKs3z
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_YLKs3z --output-file  /dev/null 2> _ptx_YYd3dcinfo"
GPGPU-Sim PTX: Kernel '_Z6renderPjP4Nodejjff' : regs=45, lmem=4, smem=0, cmem=180
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_YYd3dc _ptx2_YLKs3z _ptx_YYd3dcinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62fda0; deviceAddress = MView; deviceName = MView
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 48 bytes
GPGPU-Sim PTX registering constant MView (48 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62fde0; deviceAddress = cnode; deviceName = cnode
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 160 bytes
GPGPU-Sim PTX registering constant cnode (160 bytes) to name mapping
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62fde0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62fde0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62fde0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 160 bytes  to  symbol cnode+0 @0x100 ...
GPGPU-Sim PTX: cudaMemcpyToSymbol: symbol = 0x62fda0
GPGPU-Sim PTX: starting gpgpu_ptx_sim_memcpy_symbol with hostVar 0x0x62fda0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: Found PTX symbol w/ hostVar=0x62fda0
GPGPU-Sim PTX: gpgpu_ptx_sim_memcpy_symbol: copying const memory 48 bytes  to  symbol MView+0 @0x200 ...

GPGPU-Sim PTX: cudaLaunch for 0x0x40ce13 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6renderPjP4Nodejjff' to stream 0, gridDim= (16,32,1) blockDim = (16,8,1) 
kernel '_Z6renderPjP4Nodejjff' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: CTA/core = 5, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6renderPjP4Nodejjff'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 36032 (ipc=72.1) sim_rate=36032 (inst/sec) elapsed = 0:0:00:01 / Tue Feb  9 14:31:58 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 166112 (ipc=47.5) sim_rate=83056 (inst/sec) elapsed = 0:0:00:02 / Tue Feb  9 14:32:00 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(2,0,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 363424 (ipc=66.1) sim_rate=121141 (inst/sec) elapsed = 0:0:00:03 / Tue Feb  9 14:32:01 2016
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(4,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(14,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(14,3,0) tid=(15,5,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(7,4,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 732160 (ipc=104.6) sim_rate=183040 (inst/sec) elapsed = 0:0:00:04 / Tue Feb  9 14:32:02 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(1,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(5,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(4,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(13,2,0) tid=(15,7,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(4,2,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 1272192 (ipc=141.4) sim_rate=254438 (inst/sec) elapsed = 0:0:00:05 / Tue Feb  9 14:32:03 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(14,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(6,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(7,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(13,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(2,0,0) tid=(15,5,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(15,0,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 1798464 (ipc=179.8) sim_rate=299744 (inst/sec) elapsed = 0:0:00:06 / Tue Feb  9 14:32:04 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(12,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(4,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(12,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(11,1,0) tid=(15,7,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(15,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(6,4,0) tid=(15,3,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(15,2,0) tid=(15,1,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(9,1,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 2552032 (ipc=232.0) sim_rate=364576 (inst/sec) elapsed = 0:0:00:07 / Tue Feb  9 14:32:05 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(13,0,0) tid=(15,7,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(11,2,0) tid=(15,3,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(2,3,0) tid=(15,7,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(3,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(3,2,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 3213920 (ipc=267.8) sim_rate=401740 (inst/sec) elapsed = 0:0:00:08 / Tue Feb  9 14:32:06 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(2,4,0) tid=(15,1,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(2,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(2,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(13,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(13,1,0) tid=(15,3,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(11,0,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 3729024 (ipc=276.2) sim_rate=414336 (inst/sec) elapsed = 0:0:00:09 / Tue Feb  9 14:32:07 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(1,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(6,3,0) tid=(15,1,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(6,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(9,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(15,2,0) tid=(15,3,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 4234944 (ipc=282.3) sim_rate=423494 (inst/sec) elapsed = 0:0:00:10 / Tue Feb  9 14:32:08 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(6,1,0) tid=(15,1,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(3,3,0) tid=(15,3,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(13,2,0) tid=(13,7,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(14,3,0) tid=(5,7,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(3,1,0) tid=(15,4,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(8,0,0) tid=(15,2,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(7,4,0) tid=(15,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(11,1,0) tid=(15,2,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(8,4,0) tid=(15,6,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 5119632 (ipc=310.3) sim_rate=465421 (inst/sec) elapsed = 0:0:00:11 / Tue Feb  9 14:32:09 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(4,2,0) tid=(15,2,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(12,1,0) tid=(8,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(14,2,0) tid=(2,5,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(13,2,0) tid=(12,4,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 5502961 (ipc=323.7) sim_rate=458580 (inst/sec) elapsed = 0:0:00:12 / Tue Feb  9 14:32:10 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(0,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(3,2,0) tid=(15,6,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(1,4,0) tid=(9,6,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(12,3,0) tid=(15,6,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(12,0,0) tid=(11,3,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(2,2,0) tid=(11,3,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(15,0,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 6120964 (ipc=330.9) sim_rate=470843 (inst/sec) elapsed = 0:0:00:13 / Tue Feb  9 14:32:11 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(1,1,0) tid=(11,1,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(11,0,0) tid=(2,2,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(8,0,0) tid=(11,3,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(11,3,0) tid=(11,5,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(12,3,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 6656516 (ipc=324.7) sim_rate=475465 (inst/sec) elapsed = 0:0:00:14 / Tue Feb  9 14:32:12 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(7,2,0) tid=(11,5,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(0,0,0) tid=(11,7,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(2,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(10,3,0) tid=(11,5,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 7060356 (ipc=328.4) sim_rate=470690 (inst/sec) elapsed = 0:0:00:15 / Tue Feb  9 14:32:13 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(5,0,0) tid=(11,1,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(10,3,0) tid=(11,7,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(13,2,0) tid=(11,3,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(6,3,0) tid=(11,5,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(9,3,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 7514500 (ipc=326.7) sim_rate=469656 (inst/sec) elapsed = 0:0:00:16 / Tue Feb  9 14:32:14 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(3,2,0) tid=(11,7,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(9,3,0) tid=(11,1,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(2,0,0) tid=(11,1,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(1,2,0) tid=(11,7,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(11,1,0) tid=(11,5,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(10,2,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 8110564 (ipc=331.0) sim_rate=477092 (inst/sec) elapsed = 0:0:00:17 / Tue Feb  9 14:32:15 2016
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(1,3,0) tid=(11,1,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(12,0,0) tid=(11,1,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(9,3,0) tid=(11,7,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(7,3,0) tid=(1,1,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(1,4,0) tid=(11,7,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(4,3,0) tid=(7,1,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(7,1,0) tid=(10,4,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 8882172 (ipc=348.3) sim_rate=493454 (inst/sec) elapsed = 0:0:00:18 / Tue Feb  9 14:32:16 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(2,3,0) tid=(8,1,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(10,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(3,0,0) tid=(10,7,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(0,2,0) tid=(2,0,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(4,3,0) tid=(9,4,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(6,4,0) tid=(6,5,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(9,4,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 9637125 (ipc=363.7) sim_rate=507217 (inst/sec) elapsed = 0:0:00:19 / Tue Feb  9 14:32:17 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(1,4,0) tid=(14,7,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(15,0,0) tid=(15,1,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(14,1,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 10024873 (ipc=358.0) sim_rate=501243 (inst/sec) elapsed = 0:0:00:20 / Tue Feb  9 14:32:18 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(11,1,0) tid=(12,4,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(3,4,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28292,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(28293,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (28370,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(28371,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (28380,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(28381,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28390,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(28391,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28400,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28401,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28404,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28405,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (28424,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(28425,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (28432,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(28433,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (28440,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (28440,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(28441,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(28441,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28444,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(28445,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28448,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(28449,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (28460,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(28461,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (28474,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (28474,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(28475,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(28475,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (28480,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(28481,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (28484,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(28485,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (28488,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(28489,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (28492,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(28493,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (28499,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(28500,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (28500,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(28501,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (28502,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(28503,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28504,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(28505,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (28508,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (28508,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(28509,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(28509,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (28518,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(28519,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (28520,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(28521,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (28522,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(28523,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (28538,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (28538,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(28539,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(28539,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (28554,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(28555,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(10,0,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (28580,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(28581,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (28596,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(28597,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (28605,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(28606,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (28617,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(28618,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (28644,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(28645,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (28659,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(28660,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28748,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(28749,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (28770,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(28771,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(12,5,0) tid=(13,3,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 10360393 (ipc=357.3) sim_rate=493352 (inst/sec) elapsed = 0:0:00:21 / Tue Feb  9 14:32:19 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(8,3,0) tid=(4,1,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(11,0,0) tid=(11,6,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(8,0,0) tid=(12,3,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(14,6,0) tid=(1,4,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(12,4,0) tid=(9,3,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(6,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 11001653 (ipc=360.7) sim_rate=500075 (inst/sec) elapsed = 0:0:00:22 / Tue Feb  9 14:32:20 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(7,6,0) tid=(3,2,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(9,2,0) tid=(5,5,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(14,6,0) tid=(3,5,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(11,4,0) tid=(14,3,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(9,4,0) tid=(11,4,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(11,6,0) tid=(12,2,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 11547601 (ipc=366.6) sim_rate=502069 (inst/sec) elapsed = 0:0:00:23 / Tue Feb  9 14:32:21 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(0,7,0) tid=(11,1,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(8,5,0) tid=(4,6,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(13,6,0) tid=(13,1,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(8,6,0) tid=(10,2,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(13,6,0) tid=(10,6,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(4,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 12158845 (ipc=374.1) sim_rate=506618 (inst/sec) elapsed = 0:0:00:24 / Tue Feb  9 14:32:22 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(1,5,0) tid=(11,5,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(2,5,0) tid=(11,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(11,4,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (32921,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(32922,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(13,6,0) tid=(2,2,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(5,5,0) tid=(15,4,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(8,1,0) tid=(0,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (33336,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(33337,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 12751018 (ipc=380.6) sim_rate=510040 (inst/sec) elapsed = 0:0:00:25 / Tue Feb  9 14:32:23 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(11,6,0) tid=(1,3,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(0,6,0) tid=(7,5,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(8,4,0) tid=(0,4,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(6,0,0) tid=(10,7,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(13,6,0) tid=(8,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(7,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 13276532 (ipc=384.8) sim_rate=510635 (inst/sec) elapsed = 0:0:00:26 / Tue Feb  9 14:32:24 2016
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(9,4,0) tid=(13,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(9,5,0) tid=(5,5,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(3,6,0) tid=(8,6,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(15,6,0) tid=(8,6,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(5,6,0) tid=(12,5,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(9,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 13842158 (ipc=389.9) sim_rate=512672 (inst/sec) elapsed = 0:0:00:27 / Tue Feb  9 14:32:25 2016
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(12,6,0) tid=(13,2,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(3,7,0) tid=(0,1,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(9,3,0) tid=(2,7,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(7,6,0) tid=(0,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(0,6,0) tid=(14,3,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(6,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 14447209 (ipc=395.8) sim_rate=515971 (inst/sec) elapsed = 0:0:00:28 / Tue Feb  9 14:32:26 2016
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(14,5,0) tid=(14,4,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(1,5,0) tid=(12,2,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(15,5,0) tid=(14,3,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(9,4,0) tid=(9,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(7,5,0) tid=(12,3,0)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(11,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 14994227 (ipc=399.8) sim_rate=517042 (inst/sec) elapsed = 0:0:00:29 / Tue Feb  9 14:32:27 2016
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(15,6,0) tid=(7,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (37700,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(37701,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(1,5,0) tid=(10,4,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(7,1,0) tid=(15,6,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(11,6,0) tid=(6,7,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(9,4,0) tid=(5,2,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(7,2,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 15636424 (ipc=400.9) sim_rate=521214 (inst/sec) elapsed = 0:0:00:30 / Tue Feb  9 14:32:28 2016
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(13,4,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (39205,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(39206,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(2,7,0) tid=(1,4,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(10,0,0) tid=(8,2,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1,6,0) tid=(11,3,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(9,5,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 16096176 (ipc=402.4) sim_rate=519231 (inst/sec) elapsed = 0:0:00:31 / Tue Feb  9 14:32:29 2016
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(5,6,0) tid=(6,5,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(10,0,0) tid=(4,4,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(9,5,0) tid=(8,1,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(15,6,0) tid=(2,6,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(9,1,0) tid=(2,1,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(8,5,0) tid=(13,7,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(4,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 16821582 (ipc=405.3) sim_rate=525674 (inst/sec) elapsed = 0:0:00:32 / Tue Feb  9 14:32:30 2016
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(5,5,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (41658,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(41659,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(2,6,0) tid=(13,6,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(13,6,0) tid=(3,4,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(4,0,0) tid=(6,4,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(12,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 17312361 (ipc=407.3) sim_rate=524617 (inst/sec) elapsed = 0:0:00:33 / Tue Feb  9 14:32:31 2016
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(2,7,0) tid=(12,6,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(0,7,0) tid=(3,5,0)
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(1,5,0) tid=(10,2,0)
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(14,5,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (43183,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(43184,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(13,5,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (43402,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(43403,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (43426,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(43427,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(11,5,0) tid=(11,6,0)
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 17813329 (ipc=409.5) sim_rate=523921 (inst/sec) elapsed = 0:0:00:34 / Tue Feb  9 14:32:32 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (43595,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(43596,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(1,7,0) tid=(10,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (43834,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(43835,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (43853,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(43854,0)
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(7,7,0) tid=(14,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (43869,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(43870,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (43894,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(43895,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (44052,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(44053,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(3,7,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (44210,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(44211,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (44305,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(44306,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (44326,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(44327,0)
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(8,7,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (44330,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(44331,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (44336,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(44337,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (44467,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (44467,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(44468,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(44468,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 18273635 (ipc=410.6) sim_rate=522103 (inst/sec) elapsed = 0:0:00:35 / Tue Feb  9 14:32:33 2016
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(15,7,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (44726,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(44727,0)
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(7,2,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (44923,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(44924,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (44986,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(44987,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (45087,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(45088,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (45140,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(45141,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (45148,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(45149,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(1,6,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (45228,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(45229,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (45282,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(45283,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (45298,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(45299,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (45382,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(45383,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (45388,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(45389,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (45390,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(45391,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (45398,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(45399,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (45408,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(45409,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (45461,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(45462,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(10,7,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (45495,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(45496,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (45526,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(45527,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (45576,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(45577,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (45592,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(45593,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (45603,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(45604,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (45648,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (45648,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(45649,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(45649,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(12,7,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (45950,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(45951,0)
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 18771108 (ipc=408.1) sim_rate=521419 (inst/sec) elapsed = 0:0:00:36 / Tue Feb  9 14:32:34 2016
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(4,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(8,2,0) tid=(9,5,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(1,9,0) tid=(6,1,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(14,7,0) tid=(14,2,0)
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(7,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 19181138 (ipc=408.1) sim_rate=518409 (inst/sec) elapsed = 0:0:00:37 / Tue Feb  9 14:32:35 2016
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(12,8,0) tid=(3,0,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(6,6,0) tid=(14,1,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(9,9,0) tid=(2,6,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(4,9,0) tid=(15,1,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(9,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 19747181 (ipc=411.4) sim_rate=519662 (inst/sec) elapsed = 0:0:00:38 / Tue Feb  9 14:32:36 2016
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(2,8,0) tid=(12,2,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(15,7,0) tid=(10,6,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(5,7,0) tid=(15,0,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(8,8,0) tid=(11,6,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (48607,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(48608,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (48615,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(48616,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(0,9,0) tid=(13,7,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(3,9,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 20318860 (ipc=414.7) sim_rate=520996 (inst/sec) elapsed = 0:0:00:39 / Tue Feb  9 14:32:37 2016
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(2,8,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (49154,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(49155,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(6,7,0) tid=(6,5,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(13,9,0) tid=(8,1,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(3,8,0) tid=(4,4,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(15,8,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (49890,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(49891,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(6,8,0) tid=(12,6,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 20857169 (ipc=417.1) sim_rate=521429 (inst/sec) elapsed = 0:0:00:40 / Tue Feb  9 14:32:38 2016
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(8,7,0) tid=(9,4,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(2,9,0) tid=(0,6,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(5,7,0) tid=(7,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(8,5,0) tid=(5,1,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(14,8,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 21344164 (ipc=418.5) sim_rate=520589 (inst/sec) elapsed = 0:0:00:41 / Tue Feb  9 14:32:39 2016
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(15,9,0) tid=(14,5,0)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(2,8,0) tid=(12,2,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(8,6,0) tid=(9,6,0)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(0,9,0) tid=(13,1,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(14,9,0) tid=(2,4,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(1,9,0) tid=(5,5,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(1,9,0) tid=(12,3,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(1,9,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (52464,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(52465,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 22105436 (ipc=421.1) sim_rate=526319 (inst/sec) elapsed = 0:0:00:42 / Tue Feb  9 14:32:40 2016
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(1,9,0) tid=(4,7,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(4,7,0) tid=(4,5,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(8,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(6,8,0) tid=(13,7,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(10,7,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 22573607 (ipc=421.9) sim_rate=524967 (inst/sec) elapsed = 0:0:00:43 / Tue Feb  9 14:32:41 2016
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(2,10,0) tid=(1,1,0)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(9,7,0) tid=(9,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(4,9,0) tid=(13,7,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(0,8,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 23013950 (ipc=422.3) sim_rate=523044 (inst/sec) elapsed = 0:0:00:44 / Tue Feb  9 14:32:42 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (54575,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(54576,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(10,7,0) tid=(3,3,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(12,8,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (55041,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(55042,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(7,4,0) tid=(9,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (55174,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(55175,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(4,9,0) tid=(14,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (55594,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(55595,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (55657,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(55658,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(5,0,0) tid=(11,5,0)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(12,7,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 23584251 (ipc=421.1) sim_rate=524094 (inst/sec) elapsed = 0:0:00:45 / Tue Feb  9 14:32:43 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (56033,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(56034,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(6,8,0) tid=(3,2,0)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(15,9,0) tid=(0,1,0)
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(7,9,0) tid=(14,7,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(7,6,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 23993124 (ipc=420.9) sim_rate=521589 (inst/sec) elapsed = 0:0:00:46 / Tue Feb  9 14:32:44 2016
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(13,7,0) tid=(9,2,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(13,8,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (57378,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(57379,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(11,8,0) tid=(6,0,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(14,9,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (57839,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(57840,0)
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(3,10,0) tid=(3,7,0)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(13,8,0) tid=(0,1,0)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(13,8,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 24697018 (ipc=422.2) sim_rate=525468 (inst/sec) elapsed = 0:0:00:47 / Tue Feb  9 14:32:45 2016
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(1,9,0) tid=(5,7,0)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(0,9,0) tid=(11,4,0)
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(7,8,0) tid=(7,6,0)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(8,9,0) tid=(7,0,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(3,9,0) tid=(12,3,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(12,9,0) tid=(13,4,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 25215995 (ipc=423.8) sim_rate=525333 (inst/sec) elapsed = 0:0:00:48 / Tue Feb  9 14:32:46 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (59663,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(59664,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(7,10,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (59757,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(59758,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (59778,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(59779,0)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(2,10,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (60027,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(60028,0)
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(5,0,0) tid=(15,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (60174,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(60175,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (60200,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(60201,0)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(9,9,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (60275,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(60276,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (60286,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(60287,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (60318,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(60319,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (60382,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(60383,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (60385,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(60386,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (60432,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(60433,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (60472,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(60473,0)
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 25692983 (ipc=424.7) sim_rate=524346 (inst/sec) elapsed = 0:0:00:49 / Tue Feb  9 14:32:47 2016
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(14,8,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (60505,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(60506,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (60564,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(60565,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (60569,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(60570,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (60610,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(60611,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (60624,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(60625,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (60652,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(60653,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (60657,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(60658,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (60724,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(60725,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (60732,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(60733,0)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(12,8,0) tid=(12,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (61022,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(61023,0)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(11,9,0) tid=(10,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (61348,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(61349,0)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(12,11,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (61446,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(61447,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (61488,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(61489,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 26006173 (ipc=422.9) sim_rate=520123 (inst/sec) elapsed = 0:0:00:50 / Tue Feb  9 14:32:48 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (61598,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(61599,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (61686,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(61687,0)
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(4,11,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (61926,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(61927,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (61979,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(61980,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (61982,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(61983,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (61996,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(61997,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (61998,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(61999,0)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(7,11,0) tid=(13,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (62089,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(62090,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (62095,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(62096,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (62124,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(62125,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (62138,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(62139,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (62169,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(62170,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (62289,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(62290,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(3,8,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (62343,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(62344,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (62363,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(62364,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (62380,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(62381,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (62389,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(62390,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (62439,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(62440,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (62479,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(62480,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (62485,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(62486,0)
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 26344562 (ipc=421.5) sim_rate=516560 (inst/sec) elapsed = 0:0:00:51 / Tue Feb  9 14:32:49 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (62549,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(62550,0)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(4,0,0) tid=(2,1,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(13,10,0) tid=(13,2,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(0,10,0) tid=(3,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (63193,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(63194,0)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(9,12,0) tid=(10,0,0)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(15,9,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 26790954 (ipc=421.9) sim_rate=515210 (inst/sec) elapsed = 0:0:00:52 / Tue Feb  9 14:32:50 2016
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(15,11,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (63658,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(63659,0)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(12,11,0) tid=(12,6,0)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(14,10,0) tid=(4,7,0)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(0,12,0) tid=(14,6,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(1,13,0) tid=(4,1,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(2,12,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 27391852 (ipc=424.7) sim_rate=516827 (inst/sec) elapsed = 0:0:00:53 / Tue Feb  9 14:32:51 2016
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(3,12,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (64706,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(64707,0)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(3,12,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (64810,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(64811,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (64884,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(64885,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(2,11,0) tid=(1,2,0)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(12,11,0) tid=(12,0,0)
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(12,13,0) tid=(12,6,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (65304,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(65305,0)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(0,12,0) tid=(14,4,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 28029447 (ipc=427.9) sim_rate=519063 (inst/sec) elapsed = 0:0:00:54 / Tue Feb  9 14:32:52 2016
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(3,13,0) tid=(13,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (65574,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(65575,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (65590,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(65591,0)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(14,10,0) tid=(1,6,0)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(6,10,0) tid=(2,3,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(5,12,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (66068,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(66069,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(1,13,0) tid=(10,0,0)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(7,10,0) tid=(0,7,0)
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(2,10,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 28629694 (ipc=430.5) sim_rate=520539 (inst/sec) elapsed = 0:0:00:55 / Tue Feb  9 14:32:53 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (66531,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(66532,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (66568,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(66569,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(7,13,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (66767,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(66768,0)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(8,12,0) tid=(3,0,0)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(4,12,0) tid=(4,5,0)
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(8,11,0) tid=(14,4,0)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(4,13,0) tid=(15,6,0)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(12,10,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 29211088 (ipc=432.8) sim_rate=521626 (inst/sec) elapsed = 0:0:00:56 / Tue Feb  9 14:32:54 2016
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(1,11,0) tid=(1,5,0)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(14,10,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (67929,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(67930,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(11,13,0) tid=(14,5,0)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(5,13,0) tid=(4,2,0)
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(6,11,0) tid=(15,2,0)
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 29774277 (ipc=434.7) sim_rate=522355 (inst/sec) elapsed = 0:0:00:57 / Tue Feb  9 14:32:55 2016
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(2,11,0) tid=(14,1,0)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(8,10,0) tid=(12,1,0)
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(1,12,0) tid=(10,5,0)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(11,13,0) tid=(8,0,0)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(4,10,0) tid=(3,6,0)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(10,13,0) tid=(11,6,0)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(4,10,0) tid=(14,7,0)
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 30362326 (ipc=436.9) sim_rate=523488 (inst/sec) elapsed = 0:0:00:58 / Tue Feb  9 14:32:56 2016
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(4,11,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (69836,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(69837,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(14,11,0) tid=(10,6,0)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(3,12,0) tid=(0,6,0)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(15,13,0) tid=(15,3,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(6,0,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (70390,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(70391,0)
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 30926052 (ipc=438.7) sim_rate=524170 (inst/sec) elapsed = 0:0:00:59 / Tue Feb  9 14:32:57 2016
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(7,14,0) tid=(11,4,0)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(4,12,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (70862,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(70863,0)
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(11,13,0) tid=(12,3,0)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(0,12,0) tid=(12,6,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(14,12,0) tid=(13,1,0)
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(2,12,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 31479469 (ipc=440.3) sim_rate=524657 (inst/sec) elapsed = 0:0:01:00 / Tue Feb  9 14:32:58 2016
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(9,11,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (71721,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(71722,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(13,12,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (71817,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(71818,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (71843,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(71844,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (71861,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(71862,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (71950,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(71951,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(14,12,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (72143,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(72144,0)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(10,10,0) tid=(13,6,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(8,14,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 31987852 (ipc=441.2) sim_rate=524391 (inst/sec) elapsed = 0:0:01:01 / Tue Feb  9 14:32:59 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (72531,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(72532,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (72560,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(72561,0)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(14,12,0) tid=(7,1,0)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(7,14,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (72795,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(72796,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (72864,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(72865,0)
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(10,11,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (73003,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(73004,0)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(15,14,0) tid=(5,7,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(14,14,0) tid=(10,5,0)
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 32453172 (ipc=441.5) sim_rate=523438 (inst/sec) elapsed = 0:0:01:02 / Tue Feb  9 14:33:00 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (73515,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(73516,0)
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(13,14,0) tid=(13,3,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (73590,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(73591,0)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(10,14,0) tid=(0,3,0)
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(9,13,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (74008,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(74009,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(1,14,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (74280,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(74281,0)
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(5,15,0) tid=(9,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (74423,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(74424,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(2,15,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 33003971 (ipc=443.0) sim_rate=523872 (inst/sec) elapsed = 0:0:01:03 / Tue Feb  9 14:33:01 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (74630,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(74631,0)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(1,14,0) tid=(2,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (74732,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(74733,0)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(10,12,0) tid=(8,0,0)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(10,13,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (75055,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(75056,0)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(0,14,0) tid=(10,1,0)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(6,14,0) tid=(10,6,0)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(10,11,0) tid=(8,4,0)
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 33583551 (ipc=444.8) sim_rate=524742 (inst/sec) elapsed = 0:0:01:04 / Tue Feb  9 14:33:02 2016
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(10,13,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (75725,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(75726,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(0,15,0) tid=(9,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (75878,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(75879,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (75883,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(75884,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (75946,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(75947,0)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(15,12,0) tid=(9,2,0)
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(8,13,0) tid=(8,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (76265,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(76266,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(14,14,0) tid=(9,6,0)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(12,10,0) tid=(10,0,0)
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 34156199 (ipc=446.5) sim_rate=525479 (inst/sec) elapsed = 0:0:01:05 / Tue Feb  9 14:33:03 2016
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(13,13,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (76690,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(76691,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (76741,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(76742,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (76757,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(76758,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (76828,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(76829,0)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(12,15,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (76865,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(76866,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (76948,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(76949,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (76986,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(76987,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (76997,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(76998,0)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(7,16,0) tid=(0,7,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (77105,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(77106,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (77117,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(77118,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (77147,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(77148,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (77218,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(77219,0)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(2,14,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (77269,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(77270,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (77301,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(77302,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (77353,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(77354,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (77364,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(77365,0)
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(6,15,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (77481,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(77482,0)
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 34672094 (ipc=447.4) sim_rate=525334 (inst/sec) elapsed = 0:0:01:06 / Tue Feb  9 14:33:04 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (77615,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(77616,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(14,12,0) tid=(12,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (77733,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(77734,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(10,16,0) tid=(8,5,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (77871,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(77872,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (77950,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(77951,0)
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(10,15,0) tid=(14,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (78115,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(78116,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (78130,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(78131,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(11,16,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (78317,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(78318,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (78341,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(78342,0)
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(3,14,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (78471,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(78472,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 35202304 (ipc=448.4) sim_rate=525407 (inst/sec) elapsed = 0:0:01:07 / Tue Feb  9 14:33:05 2016
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(3,16,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (78588,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(78589,0)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(12,16,0) tid=(15,3,0)
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(10,16,0) tid=(9,1,0)
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 35466363 (ipc=448.9) sim_rate=521564 (inst/sec) elapsed = 0:0:01:08 / Tue Feb  9 14:33:06 2016
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(10,17,0) tid=(13,4,0)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(12,13,0) tid=(2,7,0)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(13,16,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (79571,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(79572,0)
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(1,16,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (79745,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(79746,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(14,15,0) tid=(9,1,0)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(9,15,0) tid=(9,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (79964,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(79965,0)
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 36031865 (ipc=450.4) sim_rate=522200 (inst/sec) elapsed = 0:0:01:09 / Tue Feb  9 14:33:07 2016
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(8,17,0) tid=(12,1,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(1,14,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (80313,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(80314,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (80347,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(80348,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (80355,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(80356,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (80445,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(80446,0)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(15,15,0) tid=(0,2,0)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(8,16,0) tid=(15,3,0)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(0,18,0) tid=(13,2,0)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(4,16,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 36614914 (ipc=452.0) sim_rate=523070 (inst/sec) elapsed = 0:0:01:10 / Tue Feb  9 14:33:08 2016
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(14,14,0) tid=(9,4,0)
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(0,18,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (81431,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(81432,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (81464,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(81465,0)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(2,18,0) tid=(5,4,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(5,16,0) tid=(10,2,0)
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(12,15,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (81882,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(81883,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (81896,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(81897,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(14,16,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 37190106 (ipc=453.5) sim_rate=523804 (inst/sec) elapsed = 0:0:01:11 / Tue Feb  9 14:33:09 2016
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(8,14,0) tid=(1,0,0)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(3,15,0) tid=(3,7,0)
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(11,15,0) tid=(15,4,0)
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(0,15,0) tid=(4,6,0)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(1,15,0) tid=(11,3,0)
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 37753346 (ipc=454.9) sim_rate=524352 (inst/sec) elapsed = 0:0:01:12 / Tue Feb  9 14:33:10 2016
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(8,14,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (83041,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(83042,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (83078,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(83079,0)
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(13,15,0) tid=(6,6,0)
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(3,15,0) tid=(3,5,0)
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(4,16,0) tid=(11,0,0)
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(15,15,0) tid=(13,4,0)
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 38247131 (ipc=455.3) sim_rate=523933 (inst/sec) elapsed = 0:0:01:13 / Tue Feb  9 14:33:11 2016
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(14,16,0) tid=(15,1,0)
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(1,15,0) tid=(1,0,0)
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(8,16,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (84468,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(84469,0)
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(4,14,0) tid=(12,3,0)
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(8,18,0) tid=(11,7,0)
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(0,18,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 38806629 (ipc=456.5) sim_rate=524413 (inst/sec) elapsed = 0:0:01:14 / Tue Feb  9 14:33:12 2016
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(4,16,0) tid=(11,1,0)
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(4,17,0) tid=(14,3,0)
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(1,17,0) tid=(2,6,0)
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(4,18,0) tid=(2,1,0)
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(10,15,0) tid=(8,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (85905,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(85906,0)
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(4,16,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 39339433 (ipc=457.4) sim_rate=524525 (inst/sec) elapsed = 0:0:01:15 / Tue Feb  9 14:33:13 2016
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(6,17,0) tid=(9,2,0)
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(14,16,0) tid=(3,7,0)
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(0,16,0) tid=(3,0,0)
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(11,18,0) tid=(14,5,0)
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(12,15,0) tid=(0,0,0)
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(11,17,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (87202,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(87203,0)
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(14,17,0) tid=(11,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (87463,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(87464,0)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(9,16,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 40102206 (ipc=458.3) sim_rate=527660 (inst/sec) elapsed = 0:0:01:16 / Tue Feb  9 14:33:14 2016
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(13,16,0) tid=(2,6,0)
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(8,15,0) tid=(15,0,0)
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(15,16,0) tid=(6,2,0)
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(15,17,0) tid=(15,7,0)
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(1,17,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 40608031 (ipc=458.8) sim_rate=527377 (inst/sec) elapsed = 0:0:01:17 / Tue Feb  9 14:33:15 2016
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(13,15,0) tid=(14,7,0)
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(12,15,0) tid=(5,3,0)
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(11,17,0) tid=(9,7,0)
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(0,17,0) tid=(5,5,0)
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(14,15,0) tid=(15,2,0)
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 41146986 (ipc=459.7) sim_rate=527525 (inst/sec) elapsed = 0:0:01:18 / Tue Feb  9 14:33:16 2016
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(9,18,0) tid=(2,2,0)
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(11,16,0) tid=(11,0,0)
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(9,15,0) tid=(4,6,0)
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(7,16,0) tid=(9,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (90246,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(90247,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (90278,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(90279,0)
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(3,15,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 41634330 (ipc=460.0) sim_rate=527016 (inst/sec) elapsed = 0:0:01:19 / Tue Feb  9 14:33:17 2016
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(4,16,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (90685,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(90686,0)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(2,16,0) tid=(7,1,0)
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(2,14,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (91111,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(91112,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(0,19,0) tid=(15,5,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(2,17,0) tid=(14,2,0)
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 42133176 (ipc=460.5) sim_rate=526664 (inst/sec) elapsed = 0:0:01:20 / Tue Feb  9 14:33:18 2016
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(7,15,0) tid=(4,6,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(10,16,0) tid=(13,0,0)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(6,16,0) tid=(3,1,0)
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(15,18,0) tid=(15,3,0)
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(12,16,0) tid=(1,2,0)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(12,16,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (92512,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(92513,0)
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(12,14,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (92704,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(92705,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (92731,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(92732,0)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(7,17,0) tid=(1,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (92971,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(92972,0)
GPGPU-Sim uArch: cycles simulated: 93000  inst.: 42900512 (ipc=461.3) sim_rate=529635 (inst/sec) elapsed = 0:0:01:21 / Tue Feb  9 14:33:19 2016
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(4,15,0) tid=(2,6,0)
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(8,18,0) tid=(9,6,0)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(9,18,0) tid=(2,4,0)
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(11,15,0) tid=(6,0,0)
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(12,16,0) tid=(13,1,0)
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(2,18,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 43410104 (ipc=461.8) sim_rate=529391 (inst/sec) elapsed = 0:0:01:22 / Tue Feb  9 14:33:20 2016
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(5,17,0) tid=(4,5,0)
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(3,15,0) tid=(14,2,0)
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(1,16,0) tid=(12,7,0)
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(2,16,0) tid=(7,7,0)
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(8,15,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 43886659 (ipc=462.0) sim_rate=528754 (inst/sec) elapsed = 0:0:01:23 / Tue Feb  9 14:33:21 2016
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(8,16,0) tid=(7,5,0)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(1,16,0) tid=(12,5,0)
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(12,16,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (95623,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(95624,0)
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(10,16,0) tid=(5,5,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(8,16,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (96182,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(96183,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (96207,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(96208,0)
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(12,15,0) tid=(4,3,0)
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(4,15,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (96468,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(96469,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (96476,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(96477,0)
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 44583868 (ipc=462.0) sim_rate=530760 (inst/sec) elapsed = 0:0:01:24 / Tue Feb  9 14:33:22 2016
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(9,17,0) tid=(4,2,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(7,17,0) tid=(11,3,0)
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(4,19,0) tid=(1,2,0)
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(9,15,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (97247,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(97248,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (97252,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(97253,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (97369,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(97370,0)
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(2,16,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 45079945 (ipc=462.4) sim_rate=530352 (inst/sec) elapsed = 0:0:01:25 / Tue Feb  9 14:33:23 2016
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(8,16,0) tid=(3,2,0)
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(13,15,0) tid=(10,7,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(3,15,0) tid=(12,6,0)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(5,15,0) tid=(6,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (98366,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(98367,0)
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 45504901 (ipc=462.0) sim_rate=529126 (inst/sec) elapsed = 0:0:01:26 / Tue Feb  9 14:33:24 2016
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(6,15,0) tid=(7,6,0)
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(4,16,0) tid=(5,7,0)
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(7,15,0) tid=(14,0,0)
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(11,15,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (99345,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(99346,0)
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(4,17,0) tid=(13,2,0)
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 45957478 (ipc=461.9) sim_rate=528246 (inst/sec) elapsed = 0:0:01:27 / Tue Feb  9 14:33:25 2016
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(5,19,0) tid=(1,2,0)
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(10,15,0) tid=(15,5,0)
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(13,17,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (100176,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(100177,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (100201,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(100202,0)
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(9,15,0) tid=(6,3,0)
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(8,19,0) tid=(9,7,0)
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(5,18,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (100832,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(100833,0)
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(7,18,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 101000  inst.: 46622395 (ipc=461.6) sim_rate=529799 (inst/sec) elapsed = 0:0:01:28 / Tue Feb  9 14:33:26 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (101119,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(101120,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (101133,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(101134,0)
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(12,19,0) tid=(0,5,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(9,19,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (101382,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(101383,0)
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(0,20,0) tid=(11,3,0)
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(8,15,0) tid=(9,7,0)
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 47093334 (ipc=461.7) sim_rate=529138 (inst/sec) elapsed = 0:0:01:29 / Tue Feb  9 14:33:27 2016
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(12,19,0) tid=(6,5,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(12,18,0) tid=(9,7,0)
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(14,19,0) tid=(4,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (102498,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(102499,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (102563,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(102564,0)
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(13,17,0) tid=(6,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (102629,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(102630,0)
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(8,17,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 103000  inst.: 47578720 (ipc=461.9) sim_rate=528652 (inst/sec) elapsed = 0:0:01:30 / Tue Feb  9 14:33:28 2016
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(3,16,0) tid=(2,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (103081,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(103082,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (103173,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(103174,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (103201,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(103202,0)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(11,20,0) tid=(11,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (103277,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(103278,0)
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(9,18,0) tid=(14,2,0)
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(0,20,0) tid=(10,6,0)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(11,19,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 48029484 (ipc=461.8) sim_rate=527796 (inst/sec) elapsed = 0:0:01:31 / Tue Feb  9 14:33:29 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (104013,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(104014,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (104076,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(104077,0)
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(3,20,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (104106,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(104107,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(9,20,0) tid=(7,7,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(2,19,0) tid=(2,0,0)
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(12,17,0) tid=(3,2,0)
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(10,19,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 48488904 (ipc=461.8) sim_rate=527053 (inst/sec) elapsed = 0:0:01:32 / Tue Feb  9 14:33:30 2016
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(12,19,0) tid=(10,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (105208,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(105209,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (105222,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(105223,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (105301,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(105302,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (105307,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(105308,0)
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(2,16,0) tid=(0,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (105384,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(105385,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (105494,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(105495,0)
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(0,19,0) tid=(1,5,0)
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(10,17,0) tid=(11,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (105935,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(105936,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (105960,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(105961,0)
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 48898197 (ipc=461.3) sim_rate=525787 (inst/sec) elapsed = 0:0:01:33 / Tue Feb  9 14:33:31 2016
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(13,20,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (106169,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(106170,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (106188,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(106189,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (106298,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(106299,0)
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(13,19,0) tid=(14,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (106399,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(106400,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (106532,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(106533,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (106552,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(106553,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (106571,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(106572,0)
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(9,20,0) tid=(1,1,0)
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(3,19,0) tid=(8,7,0)
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(3,19,0) tid=(10,3,0)
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(15,20,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 49458286 (ipc=460.1) sim_rate=526151 (inst/sec) elapsed = 0:0:01:34 / Tue Feb  9 14:33:32 2016
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(11,20,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (107678,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(107679,0)
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(11,20,0) tid=(3,0,0)
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(8,21,0) tid=(8,5,0)
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(12,20,0) tid=(2,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (108450,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(108451,0)
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 49895083 (ipc=459.9) sim_rate=525211 (inst/sec) elapsed = 0:0:01:35 / Tue Feb  9 14:33:33 2016
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(6,18,0) tid=(13,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (108574,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(108575,0)
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(10,20,0) tid=(13,4,0)
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(2,20,0) tid=(8,3,0)
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(5,20,0) tid=(7,5,0)
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(6,19,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 50358607 (ipc=459.9) sim_rate=524568 (inst/sec) elapsed = 0:0:01:36 / Tue Feb  9 14:33:34 2016
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(9,20,0) tid=(0,6,0)
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(9,20,0) tid=(9,0,0)
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(0,22,0) tid=(15,1,0)
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(6,20,0) tid=(1,2,0)
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(15,20,0) tid=(2,0,0)
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(9,19,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (110656,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(110657,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (110778,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(110779,0)
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(12,19,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (110894,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(110895,0)
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 51074849 (ipc=460.1) sim_rate=526544 (inst/sec) elapsed = 0:0:01:37 / Tue Feb  9 14:33:35 2016
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(15,20,0) tid=(8,3,0)
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(4,22,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (111220,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(111221,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (111227,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(111228,0)
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(9,21,0) tid=(3,0,0)
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(9,20,0) tid=(10,4,0)
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(5,21,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (111859,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(111860,0)
GPGPU-Sim uArch: cycles simulated: 112000  inst.: 51548563 (ipc=460.3) sim_rate=526005 (inst/sec) elapsed = 0:0:01:38 / Tue Feb  9 14:33:36 2016
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(15,21,0) tid=(8,3,0)
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(4,15,0) tid=(15,4,0)
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(6,22,0) tid=(1,6,0)
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(5,21,0) tid=(7,5,0)
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(3,21,0) tid=(11,4,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 51976851 (ipc=460.0) sim_rate=525018 (inst/sec) elapsed = 0:0:01:39 / Tue Feb  9 14:33:37 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (113130,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(113131,0)
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(9,19,0) tid=(8,1,0)
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(3,22,0) tid=(0,3,0)
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(7,20,0) tid=(2,3,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (113965,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(113966,0)
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(5,19,0) tid=(10,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (114173,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(114174,0)
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(6,22,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (114296,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(114297,0)
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(6,20,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 52571524 (ipc=459.1) sim_rate=525715 (inst/sec) elapsed = 0:0:01:40 / Tue Feb  9 14:33:38 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (114518,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(114519,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (114538,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(114539,0)
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(2,22,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (114810,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(114811,0)
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(7,21,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (114986,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(114987,0)
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(15,21,0) tid=(9,5,0)
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(0,22,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 53012240 (ipc=459.0) sim_rate=524873 (inst/sec) elapsed = 0:0:01:41 / Tue Feb  9 14:33:39 2016
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(7,22,0) tid=(7,3,0)
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(2,22,0) tid=(14,4,0)
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(8,21,0) tid=(5,2,0)
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(8,22,0) tid=(6,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (116216,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(116217,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (116290,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(116291,0)
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(13,22,0) tid=(13,7,0)
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 53436940 (ipc=458.7) sim_rate=523891 (inst/sec) elapsed = 0:0:01:42 / Tue Feb  9 14:33:40 2016
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(8,19,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (116775,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(116776,0)
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(11,14,0) tid=(14,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (117000,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(117001,0)
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(14,21,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (117258,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(117259,0)
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 53805263 (ipc=457.9) sim_rate=522381 (inst/sec) elapsed = 0:0:01:43 / Tue Feb  9 14:33:41 2016
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(10,22,0) tid=(13,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (117524,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(117525,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (117719,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(117720,0)
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(6,18,0) tid=(7,5,0)
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(0,23,0) tid=(8,0,0)
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(8,15,0) tid=(3,6,0)
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(0,23,0) tid=(4,6,0)
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(12,22,0) tid=(4,0,0)
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(13,21,0) tid=(14,4,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 54436840 (ipc=457.5) sim_rate=523431 (inst/sec) elapsed = 0:0:01:44 / Tue Feb  9 14:33:42 2016
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(10,21,0) tid=(1,5,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (119326,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(119327,0)
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(2,23,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (119597,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(119598,0)
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(13,22,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (119708,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(119709,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (119774,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(119775,0)
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(6,23,0) tid=(8,6,0)
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 54808640 (ipc=456.7) sim_rate=521987 (inst/sec) elapsed = 0:0:01:45 / Tue Feb  9 14:33:43 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (120101,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(120102,0)
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(2,21,0) tid=(12,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (120332,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(120333,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (120386,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(120387,0)
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(11,22,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (120529,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(120530,0)
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(9,18,0) tid=(7,7,0)
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(6,18,0) tid=(10,3,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (121225,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(121226,0)
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(2,23,0) tid=(0,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (121491,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(121492,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (121497,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(121498,0)
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 55360876 (ipc=455.6) sim_rate=522272 (inst/sec) elapsed = 0:0:01:46 / Tue Feb  9 14:33:44 2016
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(12,22,0) tid=(4,0,0)
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(3,21,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (121947,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(121948,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (121955,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(121956,0)
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(6,21,0) tid=(11,6,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (122017,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(122018,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (122023,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(122024,0)
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(3,24,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 122500  inst.: 55734216 (ipc=455.0) sim_rate=520880 (inst/sec) elapsed = 0:0:01:47 / Tue Feb  9 14:33:45 2016
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(15,22,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (122781,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(122782,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (122812,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(122813,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (122818,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(122819,0)
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(9,19,0) tid=(4,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (123019,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(123020,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (123094,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(123095,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (123161,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(123162,0)
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(8,18,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (123229,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(123230,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (123255,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(123256,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (123309,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(123310,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (123347,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(123348,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (123407,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(123408,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (123445,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(123446,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (123474,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(123475,0)
GPGPU-Sim uArch: cycles simulated: 123500  inst.: 56051431 (ipc=453.9) sim_rate=518994 (inst/sec) elapsed = 0:0:01:48 / Tue Feb  9 14:33:46 2016
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(9,24,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (123555,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(123556,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (123606,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(123607,0)
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(9,17,0) tid=(11,4,0)
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(4,24,0) tid=(3,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (124290,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(124291,0)
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(9,18,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (124670,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(124671,0)
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(11,23,0) tid=(4,7,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (124848,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(124849,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (124983,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(124984,0)
GPGPU-Sim uArch: cycles simulated: 125000  inst.: 56524641 (ipc=452.2) sim_rate=518574 (inst/sec) elapsed = 0:0:01:49 / Tue Feb  9 14:33:47 2016
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(6,22,0) tid=(8,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (125080,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(125081,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (125285,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(125286,0)
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(10,17,0) tid=(1,6,0)
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(3,24,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (125753,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(125754,0)
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(13,24,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (125823,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(125824,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (125877,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(125878,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (125963,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(125964,0)
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 56917224 (ipc=451.7) sim_rate=517429 (inst/sec) elapsed = 0:0:01:50 / Tue Feb  9 14:33:48 2016
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(10,24,0) tid=(15,5,0)
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(8,23,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (126478,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(126479,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (126484,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(126485,0)
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(5,24,0) tid=(4,7,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (126586,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(126587,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (126600,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(126601,0)
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(1,25,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (126903,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(126904,0)
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 57292434 (ipc=451.1) sim_rate=516148 (inst/sec) elapsed = 0:0:01:51 / Tue Feb  9 14:33:49 2016
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(15,24,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (127211,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(127212,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (127227,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(127228,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (127273,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(127274,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (127275,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(127276,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (127305,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(127306,0)
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(14,24,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (127353,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(127354,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (127463,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(127464,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (127560,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(127561,0)
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(5,25,0) tid=(13,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (127648,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(127649,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (127697,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(127698,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (127759,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(127760,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (127787,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(127788,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (127795,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(127796,0)
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(5,25,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 57691323 (ipc=450.7) sim_rate=515101 (inst/sec) elapsed = 0:0:01:52 / Tue Feb  9 14:33:50 2016
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(6,19,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (128121,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(128122,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (128161,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(128162,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (128246,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(128247,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (128255,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(128256,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (128289,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(128290,0)
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(4,25,0) tid=(4,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (128350,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(128351,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (128434,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(128435,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (128501,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(128502,0)
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(2,27,0) tid=(9,2,0)
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(15,22,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (128877,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(128878,0)
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 58099756 (ipc=450.4) sim_rate=514157 (inst/sec) elapsed = 0:0:01:53 / Tue Feb  9 14:33:51 2016
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(9,23,0) tid=(4,2,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (129031,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(129032,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (129040,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(129041,0)
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(10,25,0) tid=(4,1,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (129277,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(129278,0)
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(9,26,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (129485,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(129486,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (129497,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(129498,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (129536,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(129537,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (129538,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(129539,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (129635,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(129636,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (129663,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(129664,0)
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(5,27,0) tid=(15,4,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (129729,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(129730,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (129762,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(129763,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (129825,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(129826,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (129836,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(129837,0)
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(2,27,0) tid=(15,6,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (129953,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(129954,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (129967,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(129968,0)
GPGPU-Sim uArch: cycles simulated: 130000  inst.: 58530013 (ipc=450.2) sim_rate=513421 (inst/sec) elapsed = 0:0:01:54 / Tue Feb  9 14:33:52 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (130014,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(130015,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (130062,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(130063,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (130108,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(130109,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (130139,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(130140,0)
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(0,26,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (130157,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(130158,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (130159,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(130160,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (130331,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(130332,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (130371,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(130372,0)
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(5,26,0) tid=(10,1,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (130484,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(130485,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (130492,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(130493,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (130532,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(130533,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (130543,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(130544,0)
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(14,26,0) tid=(15,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (130627,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(130628,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (130661,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(130662,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (130802,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(130803,0)
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(8,27,0) tid=(12,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (130838,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(130839,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (130896,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(130897,0)
GPGPU-Sim uArch: cycles simulated: 131000  inst.: 58973892 (ipc=450.2) sim_rate=512816 (inst/sec) elapsed = 0:0:01:55 / Tue Feb  9 14:33:53 2016
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(14,27,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (131208,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(131209,0)
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(0,28,0) tid=(5,7,0)
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(3,27,0) tid=(11,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (131448,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(131449,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (131544,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(131545,0)
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(8,28,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (131648,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(131649,0)
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(11,26,0) tid=(8,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (131946,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(131947,0)
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(12,28,0) tid=(11,7,0)
GPGPU-Sim uArch: cycles simulated: 132000  inst.: 59491005 (ipc=450.7) sim_rate=512853 (inst/sec) elapsed = 0:0:01:56 / Tue Feb  9 14:33:54 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (132061,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(132062,0)
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(14,27,0) tid=(9,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (132200,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(132201,0)
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(2,27,0) tid=(0,3,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (132345,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(132346,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (132394,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(132395,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (132404,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(132405,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (132445,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(132446,0)
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(10,27,0) tid=(2,5,0)
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(14,29,0) tid=(7,4,0)
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(13,29,0) tid=(8,3,0)
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 60046068 (ipc=451.5) sim_rate=513214 (inst/sec) elapsed = 0:0:01:57 / Tue Feb  9 14:33:55 2016
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(15,27,0) tid=(5,6,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (133073,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(133074,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (133184,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(133185,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (133188,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(133189,0)
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(10,28,0) tid=(4,6,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (133222,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(133223,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (133241,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(133242,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (133343,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(133344,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (133364,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(133365,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (133367,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(133368,0)
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(1,29,0) tid=(7,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (133409,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(133410,0)
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 60324927 (ipc=451.9) sim_rate=511228 (inst/sec) elapsed = 0:0:01:58 / Tue Feb  9 14:33:56 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (133520,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(133521,0)
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(7,29,0) tid=(2,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (133687,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(133688,0)
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(2,28,0) tid=(0,4,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (133766,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(133767,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (133776,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(133777,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (133897,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(133898,0)
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(11,28,0) tid=(1,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (133906,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(133907,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (133975,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(133976,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (133989,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(133990,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (134023,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(134024,0)
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(3,29,0) tid=(14,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (134226,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(134227,0)
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(5,30,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (134237,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(134238,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (134345,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(134346,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (134377,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(134378,0)
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(4,28,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (134437,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(134438,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (134444,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(134445,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (134447,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(134448,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (134453,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(134454,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (134467,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(134468,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (134468,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 134500  inst.: 60902146 (ipc=452.8) sim_rate=511782 (inst/sec) elapsed = 0:0:01:59 / Tue Feb  9 14:33:57 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (134533,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (134561,0), 4 CTAs running
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(10,29,0) tid=(9,2,0)
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(4,28,0) tid=(4,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (134816,0), 4 CTAs running
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(13,28,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (134918,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (134950,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (134952,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (134954,0), 3 CTAs running
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(6,30,0) tid=(14,2,0)
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(9,30,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 61415533 (ipc=453.3) sim_rate=511796 (inst/sec) elapsed = 0:0:02:00 / Tue Feb  9 14:33:58 2016
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(15,30,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (135626,0), 4 CTAs running
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(15,29,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (135726,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (135804,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (135832,0), 4 CTAs running
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(4,30,0) tid=(15,2,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (135968,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (136078,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (136081,0), 2 CTAs running
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(13,31,0) tid=(11,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (136145,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (136185,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (136212,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (136238,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (136255,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (136293,0), 1 CTAs running
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(1,30,0) tid=(1,7,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (136353,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (136411,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (136433,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (136444,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (136470,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (136483,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 61899000 (ipc=453.5) sim_rate=511561 (inst/sec) elapsed = 0:0:02:01 / Tue Feb  9 14:33:59 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (136510,0), 2 CTAs running
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(1,30,0) tid=(6,5,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (136547,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (136577,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (136580,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (136594,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (136640,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (136730,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (136758,0), 1 CTAs running
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(6,30,0) tid=(6,1,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (136817,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (136945,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (136999,0), 2 CTAs running
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(14,30,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (137030,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (137233,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (137241,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (137272,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(8,31,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 62274561 (ipc=452.9) sim_rate=510447 (inst/sec) elapsed = 0:0:02:02 / Tue Feb  9 14:34:00 2016
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(2,30,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (137704,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (137795,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (137855,0), 4 CTAs running
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(10,30,0) tid=(12,1,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (137995,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (137997,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (138216,0), 1 CTAs running
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(9,31,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (138335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (138364,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (138454,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (138469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (138528,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (138602,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (138645,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (138655,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (138681,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (138930,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(11,31,0) tid=(4,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (139297,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (139332,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (139392,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (139408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (139410,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (139560,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (139568,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (139574,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (140071,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (140139,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (140241,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (140243,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (140391,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 140500  inst.: 62674861 (ipc=446.1) sim_rate=509551 (inst/sec) elapsed = 0:0:02:03 / Tue Feb  9 14:34:01 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (140780,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (140812,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (141004,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (141977,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6renderPjP4Nodejjff').
GPGPU-Sim uArch: GPU detected kernel '_Z6renderPjP4Nodejjff' finished on shader 12.
kernel_name = _Z6renderPjP4Nodejjff 
kernel_launch_uid = 1 
gpu_sim_cycle = 141978
gpu_sim_insn = 62682608
gpu_ipc =     441.4952
gpu_tot_sim_cycle = 141978
gpu_tot_sim_insn = 62682608
gpu_tot_ipc =     441.4952
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 37470
gpu_stall_icnt2sh    = 24296
gpu_total_sim_rate=509614

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1364327
	L1I_total_cache_misses = 90900
	L1I_total_cache_miss_rate = 0.0666
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 110080
L1D_cache:
	L1D_cache_core[0]: Access = 16530, Miss = 4072, Miss_rate = 0.246, Pending_hits = 82, Reservation_fails = 21333
	L1D_cache_core[1]: Access = 16990, Miss = 3911, Miss_rate = 0.230, Pending_hits = 187, Reservation_fails = 20001
	L1D_cache_core[2]: Access = 16290, Miss = 3864, Miss_rate = 0.237, Pending_hits = 113, Reservation_fails = 18646
	L1D_cache_core[3]: Access = 17128, Miss = 4299, Miss_rate = 0.251, Pending_hits = 100, Reservation_fails = 19140
	L1D_cache_core[4]: Access = 16289, Miss = 3930, Miss_rate = 0.241, Pending_hits = 85, Reservation_fails = 19812
	L1D_cache_core[5]: Access = 16928, Miss = 4349, Miss_rate = 0.257, Pending_hits = 136, Reservation_fails = 20795
	L1D_cache_core[6]: Access = 17098, Miss = 4109, Miss_rate = 0.240, Pending_hits = 182, Reservation_fails = 18980
	L1D_cache_core[7]: Access = 16272, Miss = 4092, Miss_rate = 0.251, Pending_hits = 147, Reservation_fails = 19599
	L1D_cache_core[8]: Access = 17173, Miss = 4243, Miss_rate = 0.247, Pending_hits = 169, Reservation_fails = 19552
	L1D_cache_core[9]: Access = 16340, Miss = 3662, Miss_rate = 0.224, Pending_hits = 211, Reservation_fails = 15713
	L1D_cache_core[10]: Access = 16580, Miss = 3963, Miss_rate = 0.239, Pending_hits = 156, Reservation_fails = 19871
	L1D_cache_core[11]: Access = 16933, Miss = 4028, Miss_rate = 0.238, Pending_hits = 211, Reservation_fails = 17263
	L1D_cache_core[12]: Access = 17192, Miss = 3785, Miss_rate = 0.220, Pending_hits = 250, Reservation_fails = 16071
	L1D_cache_core[13]: Access = 16573, Miss = 3970, Miss_rate = 0.240, Pending_hits = 130, Reservation_fails = 18559
	L1D_cache_core[14]: Access = 16444, Miss = 3992, Miss_rate = 0.243, Pending_hits = 116, Reservation_fails = 17896
	L1D_total_cache_accesses = 250760
	L1D_total_cache_misses = 60269
	L1D_total_cache_miss_rate = 0.2403
	L1D_total_cache_pending_hits = 2275
	L1D_total_cache_reservation_fails = 283231
	L1D_cache_data_port_util = 0.093
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 53053
	L1C_total_cache_misses = 370
	L1C_total_cache_miss_rate = 0.0070
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 146286
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 829
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 24868
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 11917
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 1445
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 7334
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 20675
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 52683
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 370
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17292
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 26542
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 44374
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 220396
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1273427
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 90900
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 110080
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 
distro:
8310, 8306, 8296, 8298, 8300, 7571, 7286, 7282, 8121, 8160, 8110, 8099, 7736, 7722, 7740, 7571, 7533, 7332, 7332, 8070, 
gpgpu_n_tot_thrd_icount = 74417120
gpgpu_n_tot_w_icount = 2325535
gpgpu_n_stall_shd_mem = 298645
gpgpu_n_mem_read_local = 7334
gpgpu_n_mem_write_local = 44374
gpgpu_n_mem_read_global = 3841
gpgpu_n_mem_write_global = 13184
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 4550360
gpgpu_n_store_insn = 2109827
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 786432
gpgpu_n_param_mem_insn = 827782
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 298645
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:552794	W0_Idle:508633	W0_Scoreboard:784866	W1:48863	W2:33322	W3:21802	W4:23597	W5:24705	W6:19798	W7:24952	W8:20998	W9:20316	W10:22506	W11:14360	W12:12124	W13:18373	W14:12178	W15:12437	W16:21331	W17:12681	W18:11401	W19:9185	W20:12119	W21:9366	W22:9060	W23:10821	W24:8258	W25:8839	W26:11996	W27:12331	W28:12028	W29:11659	W30:12707	W31:13732	W32:1807690
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30728 {8:3841,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 589824 {72:8192,}
traffic_breakdown_coretomem[INST_ACC_R] = 105992 {8:13249,}
traffic_breakdown_coretomem[L1_WRBK_ACC] = 678912 {136:4992,}
traffic_breakdown_coretomem[LOCAL_ACC_R] = 58672 {8:7334,}
traffic_breakdown_coretomem[LOCAL_ACC_W] = 5931888 {40:1026,72:70,136:43278,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2160 {72:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 522376 {136:3841,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 65536 {8:8192,}
traffic_breakdown_memtocore[INST_ACC_R] = 1801864 {136:13249,}
traffic_breakdown_memtocore[LOCAL_ACC_R] = 997424 {136:7334,}
traffic_breakdown_memtocore[LOCAL_ACC_W] = 354992 {8:44374,}
maxmrqlatency = 628 
maxdqlatency = 0 
maxmflatency = 1999 
averagemflatency = 253 
max_icnt2mem_latency = 1092 
max_icnt2sh_latency = 141977 
mrq_lat_table:5819 	308 	536 	1023 	1714 	2271 	2858 	1972 	272 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	53061 	5161 	4698 	851 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20779 	13284 	13562 	29398 	2247 	2229 	509 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4821 	4181 	1965 	238 	0 	0 	186 	498 	1378 	3108 	2630 	6116 	11139 	22675 	4836 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	237 	5 	17 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        54        56        36        34        26        22        16        18        18        18        14        12        10        12        20        18 
dram[1]:        52        54        34        32        20        22        16        18        16        14        10        10        14        12        16        16 
dram[2]:        62        62        54        56        30        30        20        20        24        22        20        20        14        18        20        20 
dram[3]:        58        60        54        56        28        30        18        22        22        16        10        14        12        14        16        16 
dram[4]:        62        64        56        52        30        32        18        20        22        22        18        18        12        16        18        20 
dram[5]:        58        60        56        48        28        34        22        18        20        22        16        12        12        14        16        20 
maximum service time to same row:
dram[0]:      5794      2330      1495      1813      1732      1365     20483      1760     36176     37042     57549     62529     92204     94377    118393    119166 
dram[1]:      6503      2456      1681      1681      1478      1408     19868     20021     35898     36832     58529     63417     92830     94944    118005    118845 
dram[2]:     10794      5750      2116      2835      1819      1842     20327     20498     37200     36268     62563     57592     94405     92176    119076    118527 
dram[3]:      9054      6169      4079      4526      1683      1815     19861     19738     36475     36081     63447     58268     94596     92562    118627    118036 
dram[4]:      9882     11153      3198      2002      1640      1733     20295      2239     36447     37001     57506     62488     92193     94409    118582    119155 
dram[5]:     10191      5788      2147      2000      1614      1740      2044     20239     35913     37187     58391     63575     92831     95317    118026    118817 
average row accesses per activate:
dram[0]: 10.230769 10.153846  8.000000  8.000000  4.696970  4.750000  5.230769  4.761905  7.370370  8.120000  8.080000  6.483871  6.303030  7.481482  8.380953  7.200000 
dram[1]:  7.882353 12.000000  7.111111  5.818182  4.967742  4.285714  6.580645  5.771429  7.407407  6.931035  7.034483  7.960000  7.068965  7.629630  8.238095  7.652174 
dram[2]: 13.300000 26.400000 12.800000 12.800000  6.160000  4.485714  7.250000  5.342105  8.160000  7.407407  7.592593  7.370370  8.120000  8.869565  8.428572  7.565217 
dram[3]: 10.153846 18.857143 21.333334 12.800000  5.033333  4.757576  5.315790  5.210526  8.120000  7.333333  6.862069  8.913043  7.357143  7.444445  7.160000  7.521739 
dram[4]: 14.666667 44.000000 12.800000 12.800000  4.696970  5.448276  6.406250  5.405406  9.619047  7.370370  6.896552  7.068965  7.034483  6.548387  7.565217  8.333333 
dram[5]: 11.000000 16.500000 12.800000  8.000000  5.066667  4.636364  5.153846  6.090909  8.000000  8.040000  8.826087  6.896552  8.080000  9.809524 10.117647  8.428572 
average row locality = 16783/2309 = 7.268515
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        69        68        64        64        74        74        96        96        96        96        96        96        96        96        84        84 
dram[1]:        70        68        64        64        74        74        96        96        96        96        96        96        96        96        84        84 
dram[2]:        69        68        64        64        74        76        96        96        96        96        96        96        96        96        84        84 
dram[3]:        68        68        64        64        74        76        96        96        96        96        96        96        96        96        84        84 
dram[4]:        68        68        64        64        74        76        96        96        96        96        96        96        96        96        84        84 
dram[5]:        68        68        64        64        74        76        96        96        96        96        96        96        96        96        84        84 
total reads: 8100
bank skew: 96/64 = 1.50
chip skew: 1351/1349 = 1.00
number of total write accesses:
dram[0]:        64        64        64        64        81        78       108       104       103       107       106       105       112       106        92        96 
dram[1]:        64        64        64        64        80        76       108       106       104       105       108       103       109       110        89        92 
dram[2]:        64        64        64        64        80        81       107       107       108       104       109       103       107       108        93        90 
dram[3]:        64        64        64        64        77        81       106       102       107       102       103       109       110       105        95        89 
dram[4]:        64        64        64        64        81        82       109       104       106       103       104       109       108       107        90        91 
dram[5]:        64        64        64        64        78        77       105       105       104       105       107       104       106       110        88        93 
total reads: 8683
bank skew: 112/64 = 1.75
chip skew: 1454/1438 = 1.01
average mf latency per bank:
dram[0]:       1253      1024      1202      1142      1109      1068      1000       957       936       900       908       901       845       886       858       832
dram[1]:       1216      1054      1098      1089      1066      1016       974       891       867       873       860       860       828       809       842       806
dram[2]:       1114      1190      1250      1268      1096      1067       995       994       906       915       894       899       881       853       874       840
dram[3]:       1058      1185      1217      1248      1048      1048       920       949       885       874       854       873       841       824       829       860
dram[4]:       1208      1068      1290      1275      1125      1136      1043      1010       947       991       946       933       889       926       913       908
dram[5]:       1104      1042      1232      1145      1004      1018       946       948       888       885       878       882       823       833       865       813
maximum mf latency per bank:
dram[0]:       1295      1076      1674      1172      1999      1319      1373      1228      1356      1063      1289      1102      1497      1213      1244      1127
dram[1]:        985      1005      1318      1232      1284      1323      1277      1039      1064      1028      1095      1028       988       904       947       966
dram[2]:       1315      1333      1762      1750      1536      1530      1661      1442      1351      1508      1234      1318      1445      1273      1189      1332
dram[3]:       1138      1370      1535      1699      1341      1483      1218      1450      1156      1089      1000      1198      1148      1183      1053      1123
dram[4]:       1393      1514      1843      1844      1677      1619      1533      1589      1552      1374      1286      1359      1410      1402      1490      1311
dram[5]:       1365      1329      1802      1570      1635      1549      1784      1704      1337      1271      1235      1223      1320      1238      1312      1264

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=187410 n_nop=181438 n_act=418 n_pre=402 n_req=2803 n_rd=2698 n_write=2454 nbytes_uncomp=329728 nbytes_comp=329728 bw_util=0.05498
n_activity=20934 dram_eff=0.4922
bk0: 138a 182486i bk1: 136a 182967i bk2: 128a 181642i bk3: 128a 182046i bk4: 148a 179971i bk5: 148a 180401i bk6: 192a 178296i bk7: 192a 178922i bk8: 192a 180658i bk9: 192a 180697i bk10: 192a 180270i bk11: 192a 180546i bk12: 192a 180039i bk13: 192a 180364i bk14: 168a 181277i bk15: 168a 181298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.00664
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=187410 n_nop=181460 n_act=410 n_pre=394 n_req=2796 n_rd=2700 n_write=2446 nbytes_uncomp=329344 nbytes_comp=329344 bw_util=0.05492
n_activity=21089 dram_eff=0.488
bk0: 140a 182111i bk1: 136a 182705i bk2: 128a 181763i bk3: 128a 181792i bk4: 148a 179633i bk5: 148a 179740i bk6: 192a 178614i bk7: 192a 179231i bk8: 192a 180554i bk9: 192a 180316i bk10: 192a 180678i bk11: 192a 180205i bk12: 192a 179841i bk13: 192a 180856i bk14: 168a 181700i bk15: 168a 181385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.960936
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=187410 n_nop=181553 n_act=359 n_pre=343 n_req=2804 n_rd=2702 n_write=2453 nbytes_uncomp=329920 nbytes_comp=329920 bw_util=0.05501
n_activity=20866 dram_eff=0.4941
bk0: 138a 182505i bk1: 136a 182993i bk2: 128a 182543i bk3: 128a 182141i bk4: 148a 180419i bk5: 152a 180335i bk6: 192a 178456i bk7: 192a 178680i bk8: 192a 180519i bk9: 192a 180639i bk10: 192a 180215i bk11: 192a 180761i bk12: 192a 180211i bk13: 192a 179979i bk14: 168a 181273i bk15: 168a 181375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.01162
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=187410 n_nop=181520 n_act=382 n_pre=366 n_req=2792 n_rd=2700 n_write=2442 nbytes_uncomp=329088 nbytes_comp=329088 bw_util=0.05487
n_activity=21390 dram_eff=0.4808
bk0: 136a 183069i bk1: 136a 182632i bk2: 128a 182366i bk3: 128a 182110i bk4: 148a 181005i bk5: 152a 180481i bk6: 192a 179402i bk7: 192a 179358i bk8: 192a 180865i bk9: 192a 180688i bk10: 192a 180388i bk11: 192a 180030i bk12: 192a 180435i bk13: 192a 180427i bk14: 168a 181376i bk15: 168a 181388i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.980636
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=187410 n_nop=181530 n_act=373 n_pre=357 n_req=2800 n_rd=2700 n_write=2450 nbytes_uncomp=329600 nbytes_comp=329600 bw_util=0.05496
n_activity=20835 dram_eff=0.4944
bk0: 136a 182800i bk1: 136a 183266i bk2: 128a 182207i bk3: 128a 182245i bk4: 148a 180057i bk5: 152a 180077i bk6: 192a 178348i bk7: 192a 178779i bk8: 192a 180245i bk9: 192a 180167i bk10: 192a 180169i bk11: 192a 180210i bk12: 192a 179987i bk13: 192a 179840i bk14: 168a 181395i bk15: 168a 181439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=1.03849
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=187410 n_nop=181554 n_act=367 n_pre=351 n_req=2788 n_rd=2700 n_write=2438 nbytes_uncomp=328832 nbytes_comp=328832 bw_util=0.05483
n_activity=21342 dram_eff=0.4815
bk0: 136a 182497i bk1: 136a 183031i bk2: 128a 182035i bk3: 128a 182285i bk4: 148a 180086i bk5: 152a 180633i bk6: 192a 178917i bk7: 192a 179549i bk8: 192a 180784i bk9: 192a 180622i bk10: 192a 180889i bk11: 192a 180452i bk12: 192a 180216i bk13: 192a 180239i bk14: 168a 181720i bk15: 168a 181276i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.958481

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6749, Miss = 675, Miss_rate = 0.100, Pending_hits = 75, Reservation_fails = 918
L2_cache_bank[1]: Access = 6869, Miss = 674, Miss_rate = 0.098, Pending_hits = 66, Reservation_fails = 591
L2_cache_bank[2]: Access = 6802, Miss = 676, Miss_rate = 0.099, Pending_hits = 74, Reservation_fails = 833
L2_cache_bank[3]: Access = 6793, Miss = 674, Miss_rate = 0.099, Pending_hits = 62, Reservation_fails = 384
L2_cache_bank[4]: Access = 6591, Miss = 675, Miss_rate = 0.102, Pending_hits = 77, Reservation_fails = 839
L2_cache_bank[5]: Access = 6862, Miss = 676, Miss_rate = 0.099, Pending_hits = 61, Reservation_fails = 389
L2_cache_bank[6]: Access = 6767, Miss = 674, Miss_rate = 0.100, Pending_hits = 68, Reservation_fails = 374
L2_cache_bank[7]: Access = 6988, Miss = 676, Miss_rate = 0.097, Pending_hits = 56, Reservation_fails = 300
L2_cache_bank[8]: Access = 7048, Miss = 674, Miss_rate = 0.096, Pending_hits = 68, Reservation_fails = 627
L2_cache_bank[9]: Access = 6840, Miss = 676, Miss_rate = 0.099, Pending_hits = 61, Reservation_fails = 272
L2_cache_bank[10]: Access = 6935, Miss = 674, Miss_rate = 0.097, Pending_hits = 58, Reservation_fails = 630
L2_cache_bank[11]: Access = 6768, Miss = 676, Miss_rate = 0.100, Pending_hits = 62, Reservation_fails = 336
L2_total_cache_accesses = 82012
L2_total_cache_misses = 8100
L2_total_cache_miss_rate = 0.0988
L2_total_cache_pending_hits = 788
L2_total_cache_reservation_fails = 6493
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3833
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 320
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 7334
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5509
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 635
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 38374
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 6000
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 177
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 4992
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 13060
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 141
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5415
L2_cache_data_port_util = 0.163
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=174776
icnt_total_pkts_simt_to_mem=292642
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.3776
	minimum = 6
	maximum = 703
Network latency average = 13.621
	minimum = 6
	maximum = 678
Slowest packet = 707
Flit latency average = 12.7113
	minimum = 6
	maximum = 674
Slowest flit = 10925
Fragmentation average = 0.108972
	minimum = 0
	maximum = 551
Injected packet rate average = 0.0414858
	minimum = 0.0351604 (at node 2)
	maximum = 0.0466833 (at node 23)
Accepted packet rate average = 0.0414858
	minimum = 0.0335756 (at node 2)
	maximum = 0.0496415 (at node 23)
Injected flit rate average = 0.121933
	minimum = 0.0957543 (at node 19)
	maximum = 0.147368 (at node 5)
Accepted flit rate average= 0.121933
	minimum = 0.0692431 (at node 0)
	maximum = 0.17602 (at node 23)
Injected packet length average = 2.93914
Accepted packet length average = 2.93914
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.3776 (1 samples)
	minimum = 6 (1 samples)
	maximum = 703 (1 samples)
Network latency average = 13.621 (1 samples)
	minimum = 6 (1 samples)
	maximum = 678 (1 samples)
Flit latency average = 12.7113 (1 samples)
	minimum = 6 (1 samples)
	maximum = 674 (1 samples)
Fragmentation average = 0.108972 (1 samples)
	minimum = 0 (1 samples)
	maximum = 551 (1 samples)
Injected packet rate average = 0.0414858 (1 samples)
	minimum = 0.0351604 (1 samples)
	maximum = 0.0466833 (1 samples)
Accepted packet rate average = 0.0414858 (1 samples)
	minimum = 0.0335756 (1 samples)
	maximum = 0.0496415 (1 samples)
Injected flit rate average = 0.121933 (1 samples)
	minimum = 0.0957543 (1 samples)
	maximum = 0.147368 (1 samples)
Accepted flit rate average = 0.121933 (1 samples)
	minimum = 0.0692431 (1 samples)
	maximum = 0.17602 (1 samples)
Injected packet size average = 2.93914 (1 samples)
Accepted packet size average = 2.93914 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 3 sec (123 sec)
gpgpu_simulation_rate = 509614 (inst/sec)
gpgpu_simulation_rate = 1154 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

checksum=75ef40cb5b8e
Kernel Time: 122442.132812 
