// Seed: 956003094
module module_0;
  wire id_1;
  ;
  assign module_2.id_9 = 0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output logic id_0,
    output tri0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wor id_4,
    input tri1 id_5,
    input supply1 id_6
);
  always @(posedge -1) id_0 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    output wor id_1,
    input tri0 id_2,
    input tri1 id_3,
    output uwire id_4,
    output tri1 id_5,
    output wire id_6,
    output tri0 id_7,
    input supply0 id_8
    , id_12,
    input wand id_9,
    output supply0 id_10
);
  wire id_13;
  parameter id_14 = 1;
  module_0 modCall_1 ();
endmodule
