// Seed: 2342223968
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  inout id_1;
  type_3(
      id_1[1'b0], 1
  );
  initial begin
    if (1'b0 == 1) id_2 <= id_3;
    else begin
      id_2 <= 1;
    end
  end
  always @(posedge 1) begin
    if (1) begin
      SystemTFIdentifier(id_3, id_3);
    end
  end
endmodule
