[N
26
12
4 in10
14
4 in11
13
4 in12
15
4 in13
16
4 in14
17
4 in15
22
8 mux2t1_n
20
1 N
25
8 behavior
4
5 WIDTH
21
11 ones_comp_n
24
12 tb_alu_total
23
15 addsub_overflow
3
10 behavioral
1
63 /home/zevang/Documents/CPRE3810_Fall_2025/Proj_part_1/proj/work
8
3 in2
6
3 in4
5
3 in5
7
3 in6
9
3 in7
10
3 in8
11
3 in9
2
8 mux_16t1
19
10 structural
18
18 carry_adder_n_over
26
9 gCLK_HPER
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
18
19
1
20
1
0
32
0
0 0
0
0
]
[G
1
24
25
1
26
0
0
0
0
8 8
-128
-16
-6
2
0
0
0
0
0
0
]
[G
1
24
25
1
20
0
0
32
0
0 0
0
0
]
[G
1
22
19
1
20
1
0
32
0
0 0
0
0
]
[G
1
21
19
1
20
1
0
32
0
0 0
0
0
]
[G
1
23
19
1
20
1
0
32
0
0 0
0
0
]
[P
1
2
3
12
6
1
0
0
]
[P
1
2
3
13
14
1
0
0
]
[P
1
2
3
15
14
1
0
0
]
[P
1
2
3
16
14
1
0
0
]
[P
1
2
3
17
14
1
0
0
]
[P
1
2
3
5
6
1
0
0
]
[P
1
2
3
7
8
1
0
0
]
[P
1
2
3
9
6
1
0
0
]
[P
1
2
3
10
6
1
0
0
]
[P
1
2
3
11
6
1
0
0
]
