#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-238-g9a7f31c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fd0a3c452a0 .scope module, "sigmoid_lut_tb" "sigmoid_lut_tb" 2 35;
 .timescale -9 -12;
P_0x7fd0a4014c00 .param/l "ACCFIFO_CNT_W" 1 3 60, +C4<00000000000000000000000000000110>;
P_0x7fd0a4014c40 .param/l "ACCFIFO_DEPTH" 1 3 59, +C4<00000000000000000000000001000000>;
P_0x7fd0a4014c80 .param/l "ACC_WIDTH" 1 4 11, +C4<00000000000000000000000000011010>;
P_0x7fd0a4014cc0 .param/l "BIAS_RAM_ADR" 1 3 87, C4<0011>;
P_0x7fd0a4014d00 .param/l "DATA_DEC_WIDTH" 1 4 14, +C4<00000000000000000000000000000111>;
P_0x7fd0a4014d40 .param/l "DATA_INT_WIDTH" 1 4 15, +C4<00000000000000000000000000000000>;
P_0x7fd0a4014d80 .param/l "DATA_WIDTH" 1 4 12, +C4<00000000000000000000000000001000>;
P_0x7fd0a4014dc0 .param/l "HIDDEN_NEURONS" 1 4 7, +C4<00000000000000000000000000001010>;
P_0x7fd0a4014e00 .param/l "IFIFO_CNT_W" 1 3 63, +C4<00000000000000000000000000001010>;
P_0x7fd0a4014e40 .param/l "IFIFO_DEPTH" 1 3 62, +C4<00000000000000000000010000000000>;
P_0x7fd0a4014e80 .param/l "IFIFO_THRSHLD" 1 3 64, +C4<00000000000000000000000000000001>;
P_0x7fd0a4014ec0 .param/l "IF_RATIO" 1 4 9, +C4<00000000000000000000000000001000>;
P_0x7fd0a4014f00 .param/l "IF_WIDTH" 1 4 8, +C4<00000000000000000000000001000000>;
P_0x7fd0a4014f40 .param/l "IM_ADDR_WIDTH" 1 3 54, +C4<00000000000000000000000000001010>;
P_0x7fd0a4014f80 .param/l "IM_DINSEL_DIN" 1 3 113, C4<0>;
P_0x7fd0a4014fc0 .param/l "IM_DINSEL_SIG" 1 3 114, C4<1>;
P_0x7fd0a4015000 .param/l "IM_DSTSEL_NONE" 1 3 116, C4<000>;
P_0x7fd0a4015040 .param/l "IM_DSTSEL_OSIG0" 1 3 120, C4<101>;
P_0x7fd0a4015080 .param/l "IM_DSTSEL_OSIG1" 1 3 121, C4<110>;
P_0x7fd0a40150c0 .param/l "IM_DSTSEL_OSIG2" 1 3 122, C4<111>;
P_0x7fd0a4015100 .param/l "IM_DSTSEL_SIG0" 1 3 117, C4<001>;
P_0x7fd0a4015140 .param/l "IM_DSTSEL_SIG1" 1 3 118, C4<010>;
P_0x7fd0a4015180 .param/l "IM_DSTSEL_SIG2" 1 3 119, C4<011>;
P_0x7fd0a40151c0 .param/l "IM_DST_IDX" 1 3 78, +C4<0000000000000000000000000000000010>;
P_0x7fd0a4015200 .param/l "IM_DST_WIDTH" 1 3 72, +C4<00000000000000000000000000000011>;
P_0x7fd0a4015240 .param/l "IM_LAST_NEURON" 1 3 111, C4<1>;
P_0x7fd0a4015280 .param/l "IM_LST_IDX" 1 3 77, +C4<000000000000000000000000000000001>;
P_0x7fd0a40152c0 .param/l "IM_LST_WIDTH" 1 3 71, +C4<00000000000000000000000000000001>;
P_0x7fd0a4015300 .param/l "IM_MADD_IDX" 1 3 79, +C4<00000000000000000000000000000000101>;
P_0x7fd0a4015340 .param/l "IM_MADD_WIDTH" 1 3 73, +C4<00000000000000000000000000000110>;
P_0x7fd0a4015380 .param/l "IM_PEID_IDX" 1 3 80, +C4<000000000000000000000000000000001011>;
P_0x7fd0a40153c0 .param/l "IM_PEID_WIDTH" 1 3 74, +C4<00000000000000000000000000001010>;
P_0x7fd0a4015400 .param/l "IM_RAM_ADR" 1 3 85, C4<0001>;
P_0x7fd0a4015440 .param/l "IM_RAM_DEPTH" 1 3 53, +C4<00000000000000000000010000000000>;
P_0x7fd0a4015480 .param/l "IM_SRC_IDX" 1 3 76, +C4<00000000000000000000000000000000>;
P_0x7fd0a40154c0 .param/l "IM_SRC_WIDTH" 1 3 70, +C4<00000000000000000000000000000001>;
P_0x7fd0a4015500 .param/l "IM_WIDTH" 1 3 82, +C4<000000000000000000000000000000010101>;
P_0x7fd0a4015540 .param/l "INDEX_WIDTH" 1 5 31, +C4<00000000000000000000000000010010>;
P_0x7fd0a4015580 .param/l "INPUT_NEURONS_MAX" 1 4 18, +C4<00000000000000000000010000000000>;
P_0x7fd0a40155c0 .param/l "INPUT_SIZE" 1 4 5, +C4<00000000000000000000000000000001>;
P_0x7fd0a4015600 .param/l "LOG_IF_RATIO" 1 4 10, +C4<00000000000000000000000000000011>;
P_0x7fd0a4015640 .param/l "LOG_INPUT_NEURONS_MAX" 1 4 19, +C4<00000000000000000000000000001010>;
P_0x7fd0a4015680 .param/l "LOG_OUTPUT_NEURONS_MAX" 1 4 21, +C4<00000000000000000000000000000110>;
P_0x7fd0a40156c0 .param/l "LOG_PE" 1 3 36, +C4<00000000000000000000000000000011>;
P_0x7fd0a4015700 .param/l "LOG_SIG_LUT_DEPTH" 1 5 30, +C4<00000000000000000000000000001001>;
P_0x7fd0a4015740 .param/l "LOG_WEIGTH_COUNT_MAX" 1 4 23, +C4<00000000000000000000000000001110>;
P_0x7fd0a4015780 .param/l "LOG_WE_ADDR_SPACE" 1 3 49, +C4<00000000000000000000000000001110>;
P_0x7fd0a40157c0 .param/l "LUT_PRECISION" 1 5 27, +C4<00000000000000000000000000000110>;
P_0x7fd0a4015800 .param/l "MAXVAL" 1 5 18, +C4<01111111>;
P_0x7fd0a4015840 .param/l "MAX_ID" 1 3 43, +C4<000000000000000000000000000000111>;
P_0x7fd0a4015880 .param/l "MEMSEL_W" 1 3 92, +C4<000000000000000000000000000000110>;
P_0x7fd0a40158c0 .param/l "MINVAL" 1 5 19, +C4<10000000>;
P_0x7fd0a4015900 .param/l "NCUTOFF" 1 5 20, +C4<111111111111101101>;
P_0x7fd0a4015940 .param/l "NMAX" 1 5 17, +C4<111111111100000001>;
P_0x7fd0a4015980 .param/l "NPU_TEST_SIZE" 1 4 3, +C4<00000000000000000000000000000010>;
P_0x7fd0a40159c0 .param/l "NUM_PE" 1 4 1, +C4<00000000000000000000000000001000>;
P_0x7fd0a4015a00 .param/l "OFIFO_CNT_W" 1 3 67, +C4<00000000000000000000000000000110>;
P_0x7fd0a4015a40 .param/l "OFIFO_DEPTH" 1 3 66, +C4<00000000000000000000000001000000>;
P_0x7fd0a4015a80 .param/l "ONE" 1 5 21, +C4<010000000>;
P_0x7fd0a4015ac0 .param/l "OUTPUT_NEURONS_MAX" 1 4 20, +C4<00000000000000000000000001000000>;
P_0x7fd0a4015b00 .param/l "OUTPUT_SIZE" 1 4 6, +C4<00000000000000000000000000000010>;
P_0x7fd0a4015b40 .param/l "PCUTOFF" 1 5 22, +C4<000000000000010011>;
P_0x7fd0a4015b80 .param/l "PECMD_ACCSEL_IDX" 1 3 106, +C4<000000000000000000000000000000001101>;
P_0x7fd0a4015bc0 .param/l "PECMD_ACCSEL_WIDTH" 1 3 100, +C4<00000000000000000000000000000001>;
P_0x7fd0a4015c00 .param/l "PECMD_DST_IDX" 1 3 103, +C4<000000000000000000000000000000001>;
P_0x7fd0a4015c40 .param/l "PECMD_DST_WIDTH" 1 3 97, +C4<00000000000000000000000000000011>;
P_0x7fd0a4015c80 .param/l "PECMD_LST_IDX" 1 3 102, +C4<00000000000000000000000000000000>;
P_0x7fd0a4015cc0 .param/l "PECMD_LST_WIDTH" 1 3 96, +C4<00000000000000000000000000000001>;
P_0x7fd0a4015d00 .param/l "PECMD_MADD_IDX" 1 3 104, +C4<0000000000000000000000000000000100>;
P_0x7fd0a4015d40 .param/l "PECMD_MADD_WIDTH" 1 3 98, +C4<00000000000000000000000000000110>;
P_0x7fd0a4015d80 .param/l "PECMD_PEID_IDX" 1 3 105, +C4<00000000000000000000000000000001010>;
P_0x7fd0a4015dc0 .param/l "PECMD_PEID_WIDTH" 1 3 99, +C4<00000000000000000000000000000011>;
P_0x7fd0a4015e00 .param/l "PECMD_WIDTH" 1 3 108, +C4<000000000000000000000000000000001110>;
P_0x7fd0a4015e40 .param/l "PER" 1 4 2, +C4<00000000000000000000000000001010>;
P_0x7fd0a4015e80 .param/l "PMAX" 1 5 23, +C4<000000000011111111>;
P_0x7fd0a4015ec0 .param/l "PRECISION_SHIFT" 1 5 28, +C4<00000000000000000000000000001000>;
P_0x7fd0a4015f00 .param/l "RAMDATA_W" 1 3 91, +C4<000000000000000000000000000000010101>;
P_0x7fd0a4015f40 .param/l "REGSEL_W" 1 3 93, +C4<00000000000000000000000000001110>;
P_0x7fd0a4015f80 .param/l "SIGFIFO_CNT_W" 1 3 57, +C4<00000000000000000000000000000110>;
P_0x7fd0a4015fc0 .param/l "SIGFIFO_DEPTH" 1 3 56, +C4<00000000000000000000000001000000>;
P_0x7fd0a4016000 .param/l "SIGMODE_LINEAR" 1 5 3, C4<01>;
P_0x7fd0a4016040 .param/l "SIGMODE_SIGMOID" 1 5 4, C4<10>;
P_0x7fd0a4016080 .param/l "SIGMODE_SYMMETRIC" 1 5 5, C4<11>;
P_0x7fd0a40160c0 .param/l "SIGMODE_W" 1 5 2, +C4<00000000000000000000000000000011>;
P_0x7fd0a4016100 .param/l "SIGTB_LOG_TEST_SIZE" 1 5 12, +C4<00000000000000000000000000001000>;
P_0x7fd0a4016140 .param/l "SIGTB_TEST_SIZE" 1 5 13, +C4<00000000000000000000000100000000>;
P_0x7fd0a4016180 .param/l "SIGTB_UUT_DELAY" 1 5 14, +C4<00000000000000000000000000000001>;
P_0x7fd0a40161c0 .param/l "SIG_INPUT_WIDTH" 1 2 40, +C4<00000000000000000000000000011010>;
P_0x7fd0a4016200 .param/l "SIG_IN_PREC" 1 5 32, +C4<00000000000000000000000000001110>;
P_0x7fd0a4016240 .param/l "SIG_LSHIFT" 1 5 29, +C4<00000000000000000000000000000001>;
P_0x7fd0a4016280 .param/l "SIG_LUT_DEPTH" 1 5 26, +C4<00000000000000000000001000000000>;
P_0x7fd0a40162c0 .param/l "SIG_OUTPUT_WIDTH" 1 2 41, +C4<00000000000000000000000000001000>;
P_0x7fd0a4016300 .param/l "SIG_OUT_PREC" 1 5 33, +C4<00000000000000000000000000000111>;
P_0x7fd0a4016340 .param/l "SIG_RAM_ADR" 1 3 86, C4<0010>;
P_0x7fd0a4016380 .param/l "TIMEOUT" 1 4 4, +C4<00000000000110000110101000000000>;
P_0x7fd0a40163c0 .param/l "WEIGHT_ADDR_W" 1 3 51, +C4<000000000000000000000000000001011>;
P_0x7fd0a4016400 .param/l "WEIGHT_COUNT_MAX" 1 4 22, +C4<00000000000000000100000000000000>;
P_0x7fd0a4016440 .param/l "WEIGHT_RAM_ADR" 1 3 88, C4<0100>;
P_0x7fd0a4016480 .param/l "WEIGHT_RAM_DEPTH" 1 3 50, +C4<00000000000000000000100000000000>;
P_0x7fd0a40164c0 .param/l "WEIGHT_WIDTH" 1 4 13, +C4<00000000000000000000000000001000>;
P_0x7fd0a4016500 .param/l "WE_ADDR_SPACE" 1 3 48, +C4<00000000000000000100000000000000>;
P_0x7fd0a4016540 .param/l "WGHT_DEC_WIDTH" 1 4 16, +C4<00000000000000000000000000000111>;
P_0x7fd0a4016580 .param/l "WGHT_INT_WIDTH" 1 4 17, +C4<00000000000000000000000000000000>;
L_0x7fd0a3d00050 .functor BUFZ 26, L_0x7fd0a3c63010, C4<00000000000000000000000000>, C4<00000000000000000000000000>, C4<00000000000000000000000000>;
L_0x7fd0a3d003d0 .functor BUFZ 8, L_0x7fd0a3d00160, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7fd0a3d006b0 .functor BUFZ 8, L_0x7fd0a3d00480, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fd0a3c61da0_0 .var "CLK", 0 0;
v0x7fd0a3c61e80_0 .var "RST_N", 0 0;
v0x7fd0a3c61f10_0 .net *"_s0", 25 0, L_0x7fd0a3c63010;  1 drivers
v0x7fd0a3c61fa0_0 .net *"_s10", 9 0, L_0x7fd0a3d00260;  1 drivers
L_0x108423050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd0a3c62030_0 .net *"_s13", 1 0, L_0x108423050;  1 drivers
v0x7fd0a3c62110_0 .net *"_s16", 7 0, L_0x7fd0a3d00480;  1 drivers
v0x7fd0a3c621c0_0 .net *"_s18", 10 0, L_0x7fd0a3d00550;  1 drivers
v0x7fd0a3c62270_0 .net *"_s2", 9 0, L_0x7fd0a3c630e0;  1 drivers
L_0x108423098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd0a3c62320_0 .net *"_s21", 1 0, L_0x108423098;  1 drivers
L_0x108423008 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fd0a3c62430_0 .net *"_s5", 1 0, L_0x108423008;  1 drivers
v0x7fd0a3c624e0_0 .net *"_s8", 7 0, L_0x7fd0a3d00160;  1 drivers
v0x7fd0a3c62590_0 .net "data_out", 7 0, v0x7fd0a3c61220_0;  1 drivers
v0x7fd0a3c62650_0 .var/i "i", 31 0;
v0x7fd0a3c626e0_0 .net "inData", 25 0, L_0x7fd0a3d00050;  1 drivers
v0x7fd0a3c62770_0 .var "inDataIdx", 7 0;
v0x7fd0a3c62810 .array "inputs", 0 255, 25 0;
v0x7fd0a3c628b0_0 .net "outData", 7 0, L_0x7fd0a3d003d0;  1 drivers
v0x7fd0a3c62a60_0 .var "outDataIdx", 7 0;
v0x7fd0a3c62b10 .array "outputs", 0 255, 7 0;
v0x7fd0a3c62bb0_0 .var "ram_din", 20 0;
v0x7fd0a3c62c70_0 .var "ram_mem_adr", 5 0;
v0x7fd0a3c62d00_0 .var "ram_reg_adr", 13 0;
v0x7fd0a3c62d90_0 .var "ram_we", 0 0;
v0x7fd0a3c62e20_0 .net "sigData", 7 0, L_0x7fd0a3d006b0;  1 drivers
v0x7fd0a3c62ec0_0 .var "sigDataIdx", 8 0;
v0x7fd0a3c62f70 .array "sigmoid", 0 511, 7 0;
L_0x7fd0a3c63010 .array/port v0x7fd0a3c62810, L_0x7fd0a3c630e0;
L_0x7fd0a3c630e0 .concat [ 8 2 0 0], v0x7fd0a3c62770_0, L_0x108423008;
L_0x7fd0a3d00160 .array/port v0x7fd0a3c62b10, L_0x7fd0a3d00260;
L_0x7fd0a3d00260 .concat [ 8 2 0 0], v0x7fd0a3c62a60_0, L_0x108423050;
L_0x7fd0a3d00480 .array/port v0x7fd0a3c62f70, L_0x7fd0a3d00550;
L_0x7fd0a3d00550 .concat [ 9 2 0 0], v0x7fd0a3c62ec0_0, L_0x108423098;
S_0x7fd0a3c45950 .scope module, "uut" "sigmoid_lut" 2 71, 6 34 0, S_0x7fd0a3c452a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst_n"
    .port_info 2 /INPUT 3 "mode"
    .port_info 3 /INPUT 26 "din"
    .port_info 4 /OUTPUT 8 "dout"
    .port_info 5 /INPUT 21 "ram_din"
    .port_info 6 /INPUT 14 "ram_reg_adr"
    .port_info 7 /INPUT 6 "ram_mem_adr"
    .port_info 8 /INPUT 1 "ram_we"
P_0x7fd0a4016600 .param/l "ACCFIFO_CNT_W" 1 3 60, +C4<00000000000000000000000000000110>;
P_0x7fd0a4016640 .param/l "ACCFIFO_DEPTH" 1 3 59, +C4<00000000000000000000000001000000>;
P_0x7fd0a4016680 .param/l "ACC_WIDTH" 1 4 11, +C4<00000000000000000000000000011010>;
P_0x7fd0a40166c0 .param/l "BIAS_RAM_ADR" 1 3 87, C4<0011>;
P_0x7fd0a4016700 .param/l "DATA_DEC_WIDTH" 1 4 14, +C4<00000000000000000000000000000111>;
P_0x7fd0a4016740 .param/l "DATA_INT_WIDTH" 1 4 15, +C4<00000000000000000000000000000000>;
P_0x7fd0a4016780 .param/l "DATA_WIDTH" 1 4 12, +C4<00000000000000000000000000001000>;
P_0x7fd0a40167c0 .param/l "HIDDEN_NEURONS" 1 4 7, +C4<00000000000000000000000000001010>;
P_0x7fd0a4016800 .param/l "IFIFO_CNT_W" 1 3 63, +C4<00000000000000000000000000001010>;
P_0x7fd0a4016840 .param/l "IFIFO_DEPTH" 1 3 62, +C4<00000000000000000000010000000000>;
P_0x7fd0a4016880 .param/l "IFIFO_THRSHLD" 1 3 64, +C4<00000000000000000000000000000001>;
P_0x7fd0a40168c0 .param/l "IF_RATIO" 1 4 9, +C4<00000000000000000000000000001000>;
P_0x7fd0a4016900 .param/l "IF_WIDTH" 1 4 8, +C4<00000000000000000000000001000000>;
P_0x7fd0a4016940 .param/l "IM_ADDR_WIDTH" 1 3 54, +C4<00000000000000000000000000001010>;
P_0x7fd0a4016980 .param/l "IM_DINSEL_DIN" 1 3 113, C4<0>;
P_0x7fd0a40169c0 .param/l "IM_DINSEL_SIG" 1 3 114, C4<1>;
P_0x7fd0a4016a00 .param/l "IM_DSTSEL_NONE" 1 3 116, C4<000>;
P_0x7fd0a4016a40 .param/l "IM_DSTSEL_OSIG0" 1 3 120, C4<101>;
P_0x7fd0a4016a80 .param/l "IM_DSTSEL_OSIG1" 1 3 121, C4<110>;
P_0x7fd0a4016ac0 .param/l "IM_DSTSEL_OSIG2" 1 3 122, C4<111>;
P_0x7fd0a4016b00 .param/l "IM_DSTSEL_SIG0" 1 3 117, C4<001>;
P_0x7fd0a4016b40 .param/l "IM_DSTSEL_SIG1" 1 3 118, C4<010>;
P_0x7fd0a4016b80 .param/l "IM_DSTSEL_SIG2" 1 3 119, C4<011>;
P_0x7fd0a4016bc0 .param/l "IM_DST_IDX" 1 3 78, +C4<0000000000000000000000000000000010>;
P_0x7fd0a4016c00 .param/l "IM_DST_WIDTH" 1 3 72, +C4<00000000000000000000000000000011>;
P_0x7fd0a4016c40 .param/l "IM_LAST_NEURON" 1 3 111, C4<1>;
P_0x7fd0a4016c80 .param/l "IM_LST_IDX" 1 3 77, +C4<000000000000000000000000000000001>;
P_0x7fd0a4016cc0 .param/l "IM_LST_WIDTH" 1 3 71, +C4<00000000000000000000000000000001>;
P_0x7fd0a4016d00 .param/l "IM_MADD_IDX" 1 3 79, +C4<00000000000000000000000000000000101>;
P_0x7fd0a4016d40 .param/l "IM_MADD_WIDTH" 1 3 73, +C4<00000000000000000000000000000110>;
P_0x7fd0a4016d80 .param/l "IM_PEID_IDX" 1 3 80, +C4<000000000000000000000000000000001011>;
P_0x7fd0a4016dc0 .param/l "IM_PEID_WIDTH" 1 3 74, +C4<00000000000000000000000000001010>;
P_0x7fd0a4016e00 .param/l "IM_RAM_ADR" 1 3 85, C4<0001>;
P_0x7fd0a4016e40 .param/l "IM_RAM_DEPTH" 1 3 53, +C4<00000000000000000000010000000000>;
P_0x7fd0a4016e80 .param/l "IM_SRC_IDX" 1 3 76, +C4<00000000000000000000000000000000>;
P_0x7fd0a4016ec0 .param/l "IM_SRC_WIDTH" 1 3 70, +C4<00000000000000000000000000000001>;
P_0x7fd0a4016f00 .param/l "IM_WIDTH" 1 3 82, +C4<000000000000000000000000000000010101>;
P_0x7fd0a4016f40 .param/l "INDEX_WIDTH" 1 5 31, +C4<00000000000000000000000000010010>;
P_0x7fd0a4016f80 .param/l "INPUT_NEURONS_MAX" 1 4 18, +C4<00000000000000000000010000000000>;
P_0x7fd0a4016fc0 .param/l "INPUT_SIZE" 1 4 5, +C4<00000000000000000000000000000001>;
P_0x7fd0a4017000 .param/l "LOG_IF_RATIO" 1 4 10, +C4<00000000000000000000000000000011>;
P_0x7fd0a4017040 .param/l "LOG_INPUT_NEURONS_MAX" 1 4 19, +C4<00000000000000000000000000001010>;
P_0x7fd0a4017080 .param/l "LOG_OUTPUT_NEURONS_MAX" 1 4 21, +C4<00000000000000000000000000000110>;
P_0x7fd0a40170c0 .param/l "LOG_PE" 1 3 36, +C4<00000000000000000000000000000011>;
P_0x7fd0a4017100 .param/l "LOG_SIG_LUT_DEPTH" 1 5 30, +C4<00000000000000000000000000001001>;
P_0x7fd0a4017140 .param/l "LOG_WEIGTH_COUNT_MAX" 1 4 23, +C4<00000000000000000000000000001110>;
P_0x7fd0a4017180 .param/l "LOG_WE_ADDR_SPACE" 1 3 49, +C4<00000000000000000000000000001110>;
P_0x7fd0a40171c0 .param/l "LUT_PRECISION" 1 5 27, +C4<00000000000000000000000000000110>;
P_0x7fd0a4017200 .param/l "MAXVAL" 1 5 18, +C4<01111111>;
P_0x7fd0a4017240 .param/l "MAX_ID" 1 3 43, +C4<000000000000000000000000000000111>;
P_0x7fd0a4017280 .param/l "MEMSEL_W" 1 3 92, +C4<000000000000000000000000000000110>;
P_0x7fd0a40172c0 .param/l "MINVAL" 1 5 19, +C4<10000000>;
P_0x7fd0a4017300 .param/l "NCUTOFF" 1 5 20, +C4<111111111111101101>;
P_0x7fd0a4017340 .param/l "NMAX" 1 5 17, +C4<111111111100000001>;
P_0x7fd0a4017380 .param/l "NPU_TEST_SIZE" 1 4 3, +C4<00000000000000000000000000000010>;
P_0x7fd0a40173c0 .param/l "NUM_PE" 1 4 1, +C4<00000000000000000000000000001000>;
P_0x7fd0a4017400 .param/l "OFIFO_CNT_W" 1 3 67, +C4<00000000000000000000000000000110>;
P_0x7fd0a4017440 .param/l "OFIFO_DEPTH" 1 3 66, +C4<00000000000000000000000001000000>;
P_0x7fd0a4017480 .param/l "ONE" 1 5 21, +C4<010000000>;
P_0x7fd0a40174c0 .param/l "OUTPUT_NEURONS_MAX" 1 4 20, +C4<00000000000000000000000001000000>;
P_0x7fd0a4017500 .param/l "OUTPUT_SIZE" 1 4 6, +C4<00000000000000000000000000000010>;
P_0x7fd0a4017540 .param/l "PCUTOFF" 1 5 22, +C4<000000000000010011>;
P_0x7fd0a4017580 .param/l "PECMD_ACCSEL_IDX" 1 3 106, +C4<000000000000000000000000000000001101>;
P_0x7fd0a40175c0 .param/l "PECMD_ACCSEL_WIDTH" 1 3 100, +C4<00000000000000000000000000000001>;
P_0x7fd0a4017600 .param/l "PECMD_DST_IDX" 1 3 103, +C4<000000000000000000000000000000001>;
P_0x7fd0a4017640 .param/l "PECMD_DST_WIDTH" 1 3 97, +C4<00000000000000000000000000000011>;
P_0x7fd0a4017680 .param/l "PECMD_LST_IDX" 1 3 102, +C4<00000000000000000000000000000000>;
P_0x7fd0a40176c0 .param/l "PECMD_LST_WIDTH" 1 3 96, +C4<00000000000000000000000000000001>;
P_0x7fd0a4017700 .param/l "PECMD_MADD_IDX" 1 3 104, +C4<0000000000000000000000000000000100>;
P_0x7fd0a4017740 .param/l "PECMD_MADD_WIDTH" 1 3 98, +C4<00000000000000000000000000000110>;
P_0x7fd0a4017780 .param/l "PECMD_PEID_IDX" 1 3 105, +C4<00000000000000000000000000000001010>;
P_0x7fd0a40177c0 .param/l "PECMD_PEID_WIDTH" 1 3 99, +C4<00000000000000000000000000000011>;
P_0x7fd0a4017800 .param/l "PECMD_WIDTH" 1 3 108, +C4<000000000000000000000000000000001110>;
P_0x7fd0a4017840 .param/l "PER" 1 4 2, +C4<00000000000000000000000000001010>;
P_0x7fd0a4017880 .param/l "PMAX" 1 5 23, +C4<000000000011111111>;
P_0x7fd0a40178c0 .param/l "PRECISION_SHIFT" 1 5 28, +C4<00000000000000000000000000001000>;
P_0x7fd0a4017900 .param/l "RAMDATA_W" 1 3 91, +C4<000000000000000000000000000000010101>;
P_0x7fd0a4017940 .param/l "REGSEL_W" 1 3 93, +C4<00000000000000000000000000001110>;
P_0x7fd0a4017980 .param/l "SIGFIFO_CNT_W" 1 3 57, +C4<00000000000000000000000000000110>;
P_0x7fd0a40179c0 .param/l "SIGFIFO_DEPTH" 1 3 56, +C4<00000000000000000000000001000000>;
P_0x7fd0a4017a00 .param/l "SIGMODE_LINEAR" 1 5 3, C4<01>;
P_0x7fd0a4017a40 .param/l "SIGMODE_SIGMOID" 1 5 4, C4<10>;
P_0x7fd0a4017a80 .param/l "SIGMODE_SYMMETRIC" 1 5 5, C4<11>;
P_0x7fd0a4017ac0 .param/l "SIGMODE_W" 1 5 2, +C4<00000000000000000000000000000011>;
P_0x7fd0a4017b00 .param/l "SIGTB_LOG_TEST_SIZE" 1 5 12, +C4<00000000000000000000000000001000>;
P_0x7fd0a4017b40 .param/l "SIGTB_TEST_SIZE" 1 5 13, +C4<00000000000000000000000100000000>;
P_0x7fd0a4017b80 .param/l "SIGTB_UUT_DELAY" 1 5 14, +C4<00000000000000000000000000000001>;
P_0x7fd0a4017bc0 .param/str "SIG_INIT" 0 6 46, "mif/sigmoid.mif";
P_0x7fd0a4017c00 .param/l "SIG_IN_PREC" 1 5 32, +C4<00000000000000000000000000001110>;
P_0x7fd0a4017c40 .param/l "SIG_LSHIFT" 1 5 29, +C4<00000000000000000000000000000001>;
P_0x7fd0a4017c80 .param/l "SIG_LUT_DEPTH" 1 5 26, +C4<00000000000000000000001000000000>;
P_0x7fd0a4017cc0 .param/l "SIG_OUT_PREC" 1 5 33, +C4<00000000000000000000000000000111>;
P_0x7fd0a4017d00 .param/l "SIG_RAM_ADR" 1 3 86, C4<0010>;
P_0x7fd0a4017d40 .param/l "TIMEOUT" 1 4 4, +C4<00000000000110000110101000000000>;
P_0x7fd0a4017d80 .param/l "WEIGHT_ADDR_W" 1 3 51, +C4<000000000000000000000000000001011>;
P_0x7fd0a4017dc0 .param/l "WEIGHT_COUNT_MAX" 1 4 22, +C4<00000000000000000100000000000000>;
P_0x7fd0a4017e00 .param/l "WEIGHT_RAM_ADR" 1 3 88, C4<0100>;
P_0x7fd0a4017e40 .param/l "WEIGHT_RAM_DEPTH" 1 3 50, +C4<00000000000000000000100000000000>;
P_0x7fd0a4017e80 .param/l "WEIGHT_WIDTH" 1 4 13, +C4<00000000000000000000000000001000>;
P_0x7fd0a4017ec0 .param/l "WE_ADDR_SPACE" 1 3 48, +C4<00000000000000000100000000000000>;
P_0x7fd0a4017f00 .param/l "WGHT_DEC_WIDTH" 1 4 16, +C4<00000000000000000000000000000111>;
P_0x7fd0a4017f40 .param/l "WGHT_INT_WIDTH" 1 4 17, +C4<00000000000000000000000000000000>;
L_0x7fd0a3d00da0 .functor BUFZ 6, v0x7fd0a3c62c70_0, C4<000000>, C4<000000>, C4<000000>;
v0x7fd0a3c604e0_0 .var "NE", 0 0;
v0x7fd0a3c60570_0 .var "NOF", 0 0;
v0x7fd0a3c60610_0 .var "NSM", 0 0;
v0x7fd0a3c606a0_0 .var "POF", 0 0;
v0x7fd0a3c60730_0 .var "PSM", 0 0;
v0x7fd0a3c60810_0 .net *"_s1", 0 0, L_0x7fd0a3d00780;  1 drivers
v0x7fd0a3c608c0_0 .net *"_s17", 0 0, L_0x7fd0a3d01080;  1 drivers
v0x7fd0a3c60970_0 .net *"_s18", 8 0, L_0x7fd0a3d01140;  1 drivers
v0x7fd0a3c60a20_0 .net *"_s2", 0 0, L_0x7fd0a3d00840;  1 drivers
L_0x1084230e0 .functor BUFT 1, C4<010000000>, C4<0>, C4<0>, C4<0>;
v0x7fd0a3c60b30_0 .net/2u *"_s20", 8 0, L_0x1084230e0;  1 drivers
v0x7fd0a3c60be0_0 .net *"_s25", 0 0, L_0x7fd0a3d01430;  1 drivers
v0x7fd0a3c60c90_0 .net *"_s26", 8 0, L_0x7fd0a3d01530;  1 drivers
L_0x108423128 .functor BUFT 1, C4<010000000>, C4<0>, C4<0>, C4<0>;
v0x7fd0a3c60d40_0 .net/2u *"_s28", 8 0, L_0x108423128;  1 drivers
v0x7fd0a3c60df0_0 .net *"_s5", 24 0, L_0x7fd0a3d00950;  1 drivers
v0x7fd0a3c60ea0_0 .net *"_s6", 24 0, L_0x7fd0a3d00a90;  1 drivers
v0x7fd0a3c60f50_0 .net "clk", 0 0, v0x7fd0a3c61da0_0;  1 drivers
v0x7fd0a3c61000_0 .var "d_small", 7 0;
v0x7fd0a3c61190_0 .net "din", 25 0, L_0x7fd0a3d00050;  alias, 1 drivers
v0x7fd0a3c61220_0 .var "dout", 7 0;
v0x7fd0a3c612c0_0 .net "dout_p1", 8 0, L_0x7fd0a3d012f0;  1 drivers
v0x7fd0a3c61370_0 .net "dsmall_p1", 8 0, L_0x7fd0a3d01650;  1 drivers
v0x7fd0a3c61420_0 .net "lut_dout", 7 0, v0x7fd0a3c60100_0;  1 drivers
v0x7fd0a3c614e0_0 .net "lut_index", 17 0, L_0x7fd0a3d00cc0;  1 drivers
v0x7fd0a3c61570_0 .net "mem_adr", 5 0, L_0x7fd0a3d00da0;  1 drivers
L_0x108423170 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x7fd0a3c61600_0 .net "mode", 2 0, L_0x108423170;  1 drivers
v0x7fd0a3c61690_0 .var "mode_dly", 2 0;
v0x7fd0a3c61720_0 .net "ram_din", 20 0, v0x7fd0a3c62bb0_0;  1 drivers
v0x7fd0a3c617c0_0 .net "ram_mem_adr", 5 0, v0x7fd0a3c62c70_0;  1 drivers
v0x7fd0a3c61870_0 .net "ram_reg_adr", 13 0, v0x7fd0a3c62d00_0;  1 drivers
v0x7fd0a3c61920_0 .net "ram_we", 0 0, v0x7fd0a3c62d90_0;  1 drivers
v0x7fd0a3c619d0_0 .var "reg_adr", 13 0;
v0x7fd0a3c61a80_0 .net "rst_n", 0 0, v0x7fd0a3c61e80_0;  1 drivers
v0x7fd0a3c61b10_0 .net "scaled_din", 25 0, L_0x7fd0a3d00b70;  1 drivers
E_0x7fd0a3c1b6d0/0 .event edge, v0x7fd0a3c61a80_0, v0x7fd0a3c61690_0, v0x7fd0a3c606a0_0, v0x7fd0a3c60570_0;
E_0x7fd0a3c1b6d0/1 .event edge, v0x7fd0a3c60730_0, v0x7fd0a3c604e0_0, v0x7fd0a3c60610_0, v0x7fd0a3c61000_0;
E_0x7fd0a3c1b6d0/2 .event edge, v0x7fd0a3c60070_0, v0x7fd0a3c61370_0, v0x7fd0a3c612c0_0;
E_0x7fd0a3c1b6d0 .event/or E_0x7fd0a3c1b6d0/0, E_0x7fd0a3c1b6d0/1, E_0x7fd0a3c1b6d0/2;
E_0x7fd0a3c18fa0 .event edge, v0x7fd0a3c603b0_0, v0x7fd0a3c61870_0, v0x7fd0a3c614e0_0;
L_0x7fd0a3d00780 .part L_0x7fd0a3d00050, 25, 1;
L_0x7fd0a3d00840 .concat [ 1 0 0 0], L_0x7fd0a3d00780;
L_0x7fd0a3d00950 .part L_0x7fd0a3d00050, 1, 25;
L_0x7fd0a3d00a90 .concat [ 25 0 0 0], L_0x7fd0a3d00950;
L_0x7fd0a3d00b70 .concat [ 25 1 0 0], L_0x7fd0a3d00a90, L_0x7fd0a3d00840;
L_0x7fd0a3d00cc0 .part L_0x7fd0a3d00b70, 8, 18;
L_0x7fd0a3d00f40 .part v0x7fd0a3c62bb0_0, 0, 8;
L_0x7fd0a3d01080 .part v0x7fd0a3c60100_0, 7, 1;
L_0x7fd0a3d01140 .concat [ 8 1 0 0], v0x7fd0a3c60100_0, L_0x7fd0a3d01080;
L_0x7fd0a3d012f0 .arith/sum 9, L_0x7fd0a3d01140, L_0x1084230e0;
L_0x7fd0a3d01430 .part v0x7fd0a3c61000_0, 7, 1;
L_0x7fd0a3d01530 .concat [ 8 1 0 0], v0x7fd0a3c61000_0, L_0x7fd0a3d01430;
L_0x7fd0a3d01650 .arith/sum 9, L_0x7fd0a3d01530, L_0x108423128;
S_0x7fd0a3c43bb0 .scope module, "sig_lut" "ram" 6 86, 7 42 0, S_0x7fd0a3c45950;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "dout"
    .port_info 1 /INPUT 6 "mem_adr"
    .port_info 2 /INPUT 14 "reg_adr"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 8 "din"
    .port_info 5 /INPUT 1 "we"
P_0x7fd0a3c44dd0 .param/l "DEPTH" 0 7 43, +C4<00000000000000000000001000000000>;
P_0x7fd0a3c44e10 .param/l "MEMSEL_W" 0 7 45, +C4<000000000000000000000000000000110>;
P_0x7fd0a3c44e50 .param/l "MEM_ADDR" 0 7 47, C4<0010>;
P_0x7fd0a3c44e90 .param/l "REGSEL_W" 0 7 46, +C4<00000000000000000000000000001110>;
P_0x7fd0a3c44ed0 .param/l "WIDTH" 0 7 44, +C4<00000000000000000000000000001000>;
v0x7fd0a3c1c8b0_0 .net "clk", 0 0, v0x7fd0a3c61da0_0;  alias, 1 drivers
v0x7fd0a3c5ffd0_0 .net "din", 7 0, L_0x7fd0a3d00f40;  1 drivers
v0x7fd0a3c60070_0 .net "dout", 7 0, v0x7fd0a3c60100_0;  alias, 1 drivers
v0x7fd0a3c60100_0 .var "dout_reg", 7 0;
v0x7fd0a3c60190 .array "mem", 511 0, 7 0;
v0x7fd0a3c60260_0 .net "mem_adr", 5 0, L_0x7fd0a3d00da0;  alias, 1 drivers
v0x7fd0a3c60300_0 .net "reg_adr", 13 0, v0x7fd0a3c619d0_0;  1 drivers
v0x7fd0a3c603b0_0 .net "we", 0 0, v0x7fd0a3c62d90_0;  alias, 1 drivers
E_0x7fd0a3c18af0 .event posedge, v0x7fd0a3c1c8b0_0;
    .scope S_0x7fd0a3c43bb0;
T_0 ;
    %wait E_0x7fd0a3c18af0;
    %load/vec4 v0x7fd0a3c60260_0;
    %pushi/vec4 2, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd0a3c60300_0;
    %pad/u 32;
    %cmpi/u 512, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0x7fd0a3c603b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fd0a3c5ffd0_0;
    %ix/getv 3, v0x7fd0a3c60300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd0a3c60190, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v0x7fd0a3c60300_0;
    %load/vec4a v0x7fd0a3c60190, 4;
    %ix/getv 3, v0x7fd0a3c60300_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fd0a3c60190, 0, 4;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fd0a3c43bb0;
T_1 ;
    %wait E_0x7fd0a3c18af0;
    %load/vec4 v0x7fd0a3c60300_0;
    %pad/u 32;
    %cmpi/u 511, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_1.0, 5;
    %ix/getv 4, v0x7fd0a3c60300_0;
    %load/vec4a v0x7fd0a3c60190, 4;
    %assign/vec4 v0x7fd0a3c60100_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 255, 255, 8;
    %assign/vec4 v0x7fd0a3c60100_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fd0a3c45950;
T_2 ;
    %wait E_0x7fd0a3c18fa0;
    %load/vec4 v0x7fd0a3c61920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fd0a3c61870_0;
    %store/vec4 v0x7fd0a3c619d0_0, 0, 14;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fd0a3c614e0_0;
    %parti/s 9, 0, 2;
    %pad/u 14;
    %store/vec4 v0x7fd0a3c619d0_0, 0, 14;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fd0a3c45950;
T_3 ;
    %wait E_0x7fd0a3c18af0;
    %load/vec4 v0x7fd0a3c61a80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fd0a3c61690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fd0a3c61000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd0a3c604e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd0a3c60730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd0a3c60610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd0a3c606a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd0a3c60570_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fd0a3c61600_0;
    %assign/vec4 v0x7fd0a3c61690_0, 0;
    %load/vec4 v0x7fd0a3c61b10_0;
    %parti/s 8, 7, 4;
    %assign/vec4 v0x7fd0a3c61000_0, 0;
    %load/vec4 v0x7fd0a3c614e0_0;
    %cmpi/s 255, 0, 18;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.2, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd0a3c606a0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd0a3c606a0_0, 0;
T_3.3 ;
    %load/vec4 v0x7fd0a3c614e0_0;
    %cmpi/s 261889, 0, 18;
    %jmp/0xz  T_3.4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd0a3c60570_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd0a3c60570_0, 0;
T_3.5 ;
    %load/vec4 v0x7fd0a3c614e0_0;
    %cmpi/s 19, 0, 18;
    %jmp/0xz  T_3.6, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd0a3c60730_0, 0;
    %jmp T_3.7;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd0a3c60730_0, 0;
T_3.7 ;
    %load/vec4 v0x7fd0a3c614e0_0;
    %cmpi/s 262125, 0, 18;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.8, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fd0a3c60610_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fd0a3c60610_0, 0;
T_3.9 ;
    %load/vec4 v0x7fd0a3c61190_0;
    %parti/s 1, 25, 6;
    %assign/vec4 v0x7fd0a3c604e0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fd0a3c45950;
T_4 ;
    %wait E_0x7fd0a3c1b6d0;
    %load/vec4 v0x7fd0a3c61a80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd0a3c61220_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fd0a3c61690_0;
    %parti/s 2, 0, 2;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x7fd0a3c606a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x7fd0a3c61220_0, 0, 8;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x7fd0a3c60570_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x7fd0a3c61220_0, 0, 8;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x7fd0a3c60730_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd0a3c604e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fd0a3c60610_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd0a3c604e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x7fd0a3c61000_0;
    %store/vec4 v0x7fd0a3c61220_0, 0, 8;
    %jmp T_4.9;
T_4.8 ;
    %load/vec4 v0x7fd0a3c61420_0;
    %store/vec4 v0x7fd0a3c61220_0, 0, 8;
T_4.9 ;
T_4.7 ;
T_4.5 ;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x7fd0a3c61690_0;
    %parti/s 2, 0, 2;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0x7fd0a3c606a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.12, 4;
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x7fd0a3c61220_0, 0, 8;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x7fd0a3c60570_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd0a3c61220_0, 0, 8;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v0x7fd0a3c60730_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd0a3c604e0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fd0a3c60610_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fd0a3c604e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fd0a3c61370_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd0a3c61220_0, 0, 8;
    %jmp T_4.17;
T_4.16 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fd0a3c612c0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fd0a3c61220_0, 0, 8;
T_4.17 ;
T_4.15 ;
T_4.13 ;
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x7fd0a3c61000_0;
    %store/vec4 v0x7fd0a3c61220_0, 0, 8;
T_4.11 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fd0a3c452a0;
T_5 ;
    %delay 5000, 0;
    %load/vec4 v0x7fd0a3c61da0_0;
    %inv;
    %store/vec4 v0x7fd0a3c61da0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fd0a3c452a0;
T_6 ;
    %wait E_0x7fd0a3c18af0;
    %vpi_call 2 89 "$display", "time = %d", $time {0 0 0};
    %vpi_call 2 90 "$display", "inData = %x", v0x7fd0a3c626e0_0 {0 0 0};
    %vpi_call 2 91 "$display", "data_out = %x", v0x7fd0a3c62590_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fd0a3c452a0;
T_7 ;
    %vpi_call 2 97 "$dumpfile", "sigmoid_lut_tb.vcd" {0 0 0};
    %vpi_call 2 98 "$dumpvars" {0 0 0};
    %vpi_call 2 99 "$dumpon" {0 0 0};
    %vpi_call 2 107 "$readmemh", "sig_input.mif", v0x7fd0a3c62810 {0 0 0};
    %vpi_call 2 108 "$readmemh", "sig_output.mif", v0x7fd0a3c62b10 {0 0 0};
    %vpi_call 2 109 "$readmemh", "sigmoid.mif", v0x7fd0a3c62f70 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd0a3c61da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd0a3c61e80_0, 0, 1;
    %pushi/vec4 0, 0, 21;
    %store/vec4 v0x7fd0a3c62bb0_0, 0, 21;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v0x7fd0a3c62d00_0, 0, 14;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fd0a3c62c70_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd0a3c62d90_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x7fd0a3c62ec0_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd0a3c62770_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd0a3c62a60_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd0a3c61e80_0, 0, 1;
    %delay 100000, 0;
    %vpi_call 2 130 "$display", "Loading sigmoid LUT contents" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd0a3c62650_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fd0a3c62650_0;
    %cmpi/s 511, 0, 32;
    %jmp/0xz T_7.1, 5;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fd0a3c62d90_0, 0, 1;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x7fd0a3c62c70_0, 0, 6;
    %load/vec4 v0x7fd0a3c62ec0_0;
    %addi 1, 0, 9;
    %store/vec4 v0x7fd0a3c62ec0_0, 0, 9;
    %load/vec4 v0x7fd0a3c62e20_0;
    %pad/u 21;
    %store/vec4 v0x7fd0a3c62bb0_0, 0, 21;
    %load/vec4 v0x7fd0a3c62ec0_0;
    %pad/u 14;
    %store/vec4 v0x7fd0a3c62d00_0, 0, 14;
    %load/vec4 v0x7fd0a3c62650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd0a3c62650_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fd0a3c62d90_0, 0, 1;
    %vpi_call 2 145 "$display", "Simulation start!" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fd0a3c62650_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x7fd0a3c62650_0;
    %cmpi/s 257, 0, 32;
    %jmp/0xz T_7.3, 5;
    %delay 10000, 0;
    %load/vec4 v0x7fd0a3c62650_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz  T_7.4, 5;
    %load/vec4 v0x7fd0a3c62770_0;
    %addi 1, 0, 8;
    %store/vec4 v0x7fd0a3c62770_0, 0, 8;
T_7.4 ;
    %load/vec4 v0x7fd0a3c62650_0;
    %cmpi/s 1, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.6, 5;
    %load/vec4 v0x7fd0a3c62770_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %pad/u 8;
    %store/vec4 v0x7fd0a3c62a60_0, 0, 8;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fd0a3c62a60_0, 0, 8;
T_7.7 ;
    %load/vec4 v0x7fd0a3c62590_0;
    %load/vec4 v0x7fd0a3c628b0_0;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %vpi_call 2 161 "$display", "ERROR at time %d", $time {0 0 0};
    %vpi_call 2 162 "$display", "\011Expected value %h, Got Value %h", v0x7fd0a3c628b0_0, v0x7fd0a3c62590_0 {0 0 0};
T_7.8 ;
    %load/vec4 v0x7fd0a3c62650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fd0a3c62650_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %delay 100000, 0;
    %vpi_call 2 168 "$display", "Simulation Completed! SUCCESS!!!" {0 0 0};
    %vpi_call 2 170 "$dumpoff" {0 0 0};
    %vpi_call 2 175 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "sigmoid_lut_tb.v";
    "./params.inc";
    "./npu.inc";
    "./sigmoid.inc";
    "../../rtl/sigmoid_lut.v";
    "../../rtl/ram.v";
