
*** Running vivado
    with args -log fourbitregBehData.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fourbitregBehData.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source fourbitregBehData.tcl -notrace
Command: synth_design -top fourbitregBehData -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 52167 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1777.707 ; gain = 155.719 ; free physical = 21493 ; free virtual = 34073
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fourbitregBehData' [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/new/fourbitregBehData.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fourbitregdataflow' [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/new/fourbitregdataflow.sv:23]
INFO: [Synth 8-6157] synthesizing module 'RDff' [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/sources_1/new/RDff.sv:23]
INFO: [Synth 8-6157] synthesizing module 'rDlatch' [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/sources_1/imports/new/rDlatch.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'rDlatch' (1#1) [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/sources_1/imports/new/rDlatch.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'RDff' (2#1) [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/sources_1/new/RDff.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fourbitregdataflow' (3#1) [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/new/fourbitregdataflow.sv:23]
INFO: [Synth 8-6157] synthesizing module 'fourbitregbehave' [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/new/fourbitregbehave.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'fourbitregbehave' (4#1) [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/new/fourbitregbehave.sv:23]
INFO: [Synth 8-6157] synthesizing module 'sev_seg_controller' [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/sev_seg_controller.sv:2]
	Parameter display_speed bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'seven_seg_decoder' [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/sev_seg_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_decoder' (5#1) [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/sev_seg_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/decoder.sv:1]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (6#1) [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter_n_bit' [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/counter_n_bit.sv:1]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_n_bit' (7#1) [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/counter_n_bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg_controller' (8#1) [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/imports/src/sev_seg_controller.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'fourbitregBehData' (9#1) [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/new/fourbitregBehData.sv:23]
WARNING: [Synth 8-3917] design fourbitregBehData has port DP driven by constant 1
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[15]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[14]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[13]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[12]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[11]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[10]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[9]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[8]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[7]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[6]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[5]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1832.457 ; gain = 210.469 ; free physical = 21442 ; free virtual = 34023
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1835.426 ; gain = 213.438 ; free physical = 21442 ; free virtual = 34022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1835.426 ; gain = 213.438 ; free physical = 21442 ; free virtual = 34022
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc]
WARNING: [Vivado 12-507] No nets matched 'BTNC_IBUF'. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/constrs_1/imports/Downloads/pin-assignment.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fourbitregBehData_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fourbitregBehData_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2006.113 ; gain = 0.000 ; free physical = 21429 ; free virtual = 34008
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2006.113 ; gain = 0.000 ; free physical = 21429 ; free virtual = 34008
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2006.113 ; gain = 384.125 ; free physical = 21481 ; free virtual = 34061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2006.113 ; gain = 384.125 ; free physical = 21481 ; free virtual = 34061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2006.113 ; gain = 384.125 ; free physical = 21481 ; free virtual = 34061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2006.113 ; gain = 384.125 ; free physical = 21481 ; free virtual = 34062
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fourbitregbehave 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module counter_n_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design fourbitregBehData has port DP driven by constant 1
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[15]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[14]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[13]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[12]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[11]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[10]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[9]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[8]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[7]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[6]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[5]
WARNING: [Synth 8-3331] design fourbitregBehData has unconnected port SW[4]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2006.113 ; gain = 384.125 ; free physical = 21488 ; free virtual = 34070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2006.113 ; gain = 384.125 ; free physical = 21402 ; free virtual = 33984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2006.113 ; gain = 384.125 ; free physical = 21391 ; free virtual = 33973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_41/O (LUT2)
     1: i_41/I1 (LUT2)
     2: i_12/O (LUT4)
     3: i_12/I3 (LUT4)
     4: i_41/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/new/fourbitregBehData.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_41"
Found timing loop:
     0: i_37/O (LUT2)
     1: i_37/I1 (LUT2)
     2: i_8/O (LUT3)
     3: i_8/I0 (LUT3)
     4: i_37/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/new/fourbitregBehData.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_37"
Found timing loop:
     0: i_44/O (LUT2)
     1: i_44/I1 (LUT2)
     2: i_24/O (LUT4)
     3: i_24/I3 (LUT4)
     4: i_44/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/new/fourbitregBehData.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_44"
Found timing loop:
     0: i_40/O (LUT2)
     1: i_40/I1 (LUT2)
     2: i_21/O (LUT3)
     3: i_21/I0 (LUT3)
     4: i_40/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/new/fourbitregBehData.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_40"
Found timing loop:
     0: i_43/O (LUT2)
     1: i_43/I1 (LUT2)
     2: i_20/O (LUT4)
     3: i_20/I3 (LUT4)
     4: i_43/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/new/fourbitregBehData.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_43"
Found timing loop:
     0: i_39/O (LUT2)
     1: i_39/I1 (LUT2)
     2: i_17/O (LUT3)
     3: i_17/I0 (LUT3)
     4: i_39/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/new/fourbitregBehData.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_39"
Found timing loop:
     0: i_42/O (LUT2)
     1: i_42/I1 (LUT2)
     2: i_16/O (LUT4)
     3: i_16/I3 (LUT4)
     4: i_42/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/new/fourbitregBehData.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_42"
Found timing loop:
     0: i_38/O (LUT2)
     1: i_38/I1 (LUT2)
     2: i_13/O (LUT3)
     3: i_13/I0 (LUT3)
     4: i_38/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/nsh1/NSHcx203/Lab4/task3/task3.srcs/sources_1/new/fourbitregBehData.sv:23]
Inferred a: "set_disable_timing -from I1 -to O i_38"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2006.113 ; gain = 384.125 ; free physical = 21391 ; free virtual = 33973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.113 ; gain = 384.125 ; free physical = 21391 ; free virtual = 33973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.113 ; gain = 384.125 ; free physical = 21391 ; free virtual = 33973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.113 ; gain = 384.125 ; free physical = 21391 ; free virtual = 33973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.113 ; gain = 384.125 ; free physical = 21391 ; free virtual = 33973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.113 ; gain = 384.125 ; free physical = 21391 ; free virtual = 33973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.113 ; gain = 384.125 ; free physical = 21391 ; free virtual = 33973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     5|
|3     |LUT1   |     6|
|4     |LUT3   |    12|
|5     |LUT4   |     8|
|6     |LUT5   |    11|
|7     |MUXF7  |     4|
|8     |FDCE   |     4|
|9     |FDPE   |     4|
|10    |FDRE   |    20|
|11    |IBUF   |     7|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+------------+-------------------+------+
|      |Instance    |Module             |Cells |
+------+------------+-------------------+------+
|1     |top         |                   |    99|
|2     |  fbrb      |fourbitregbehave   |    16|
|3     |  ssc       |sev_seg_controller |    50|
|4     |    counter |counter_n_bit      |    50|
+------+------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.113 ; gain = 384.125 ; free physical = 21391 ; free virtual = 33973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2006.113 ; gain = 213.438 ; free physical = 21391 ; free virtual = 33973
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2006.113 ; gain = 384.125 ; free physical = 21391 ; free virtual = 33973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2006.113 ; gain = 0.000 ; free physical = 21353 ; free virtual = 33935
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 29 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2006.113 ; gain = 623.039 ; free physical = 21376 ; free virtual = 33958
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2006.113 ; gain = 0.000 ; free physical = 21376 ; free virtual = 33958
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nsh1/NSHcx203/Lab4/task3/task3.runs/synth_1/fourbitregBehData.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fourbitregBehData_utilization_synth.rpt -pb fourbitregBehData_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 18 13:26:22 2024...
