INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhan/vivado-repo/homework/regfile/regfile.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/zhan/vivado-repo/homework/regfile/regfile.srcs/sim_1/new/rf_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
