-- Code your design here
library IEEE;
use IEEE.std_logic_1164.all;
entity Tabla is 
port 
		A, B, C: in bit;
        S0, S1: out bit;
      )
      end Tabla;
      
