Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed May 31 08:20:52 2023
| Host         : LAPTOP-E10EM86U running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file debayering_wrapper_control_sets_placed.rpt
| Design       : debayering_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            1 |
|    16+ |           10 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             146 |           27 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |              98 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             302 |           36 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+------------------+----------------+
|  Clock Signal  |                                                Enable Signal                                               |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                                                                            | debayering_i/fsm_0/U0/p_1_in               |                2 |             10 |
|  clk_IBUF_BUFG |                                                                                                            | rst_IBUF                                   |                5 |             28 |
|  clk_IBUF_BUFG | debayering_i/fifo_generator_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | rst_IBUF                                   |                5 |             40 |
|  clk_IBUF_BUFG | debayering_i/fifo_generator_2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | rst_IBUF                                   |                5 |             40 |
|  clk_IBUF_BUFG | debayering_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | rst_IBUF                                   |                5 |             40 |
|  clk_IBUF_BUFG | debayering_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | rst_IBUF                                   |                4 |             40 |
|  clk_IBUF_BUFG | debayering_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0] | rst_IBUF                                   |                5 |             40 |
|  clk_IBUF_BUFG | debayering_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0] | rst_IBUF                                   |                4 |             40 |
|  clk_IBUF_BUFG | debayering_i/fsm_0/U0/counter0                                                                             | debayering_i/fsm_0/U0/counter[15]_i_1_n_0  |                8 |             62 |
|  clk_IBUF_BUFG |                                                                                                            | debayering_i/fsm_0/U0/read_enable_counter0 |                8 |             64 |
|  clk_IBUF_BUFG |                                                                                                            |                                            |               27 |            146 |
+----------------+------------------------------------------------------------------------------------------------------------+--------------------------------------------+------------------+----------------+


