[2025-09-15 17:14:42] START suite=spec trace=444.namd-321B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/444.namd-321B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2035941 heartbeat IPC: 4.912 cumulative IPC: 4.912 (Simulation time: 00 hr 00 min 30 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 4049840 heartbeat IPC: 4.965 cumulative IPC: 4.938 (Simulation time: 00 hr 01 min 01 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 4049840 cumulative IPC: 4.938 (Simulation time: 00 hr 01 min 01 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 4049840 cumulative IPC: 4.938 (Simulation time: 00 hr 01 min 01 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 7216053 heartbeat IPC: 3.158 cumulative IPC: 3.158 (Simulation time: 00 hr 01 min 42 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 10185094 heartbeat IPC: 3.368 cumulative IPC: 3.26 (Simulation time: 00 hr 02 min 22 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 13604810 heartbeat IPC: 2.924 cumulative IPC: 3.14 (Simulation time: 00 hr 03 min 03 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 16776566 heartbeat IPC: 3.153 cumulative IPC: 3.143 (Simulation time: 00 hr 03 min 43 sec)
Heartbeat CPU 0 instructions: 70000004 cycles: 19676726 heartbeat IPC: 3.448 cumulative IPC: 3.2 (Simulation time: 00 hr 04 min 21 sec)
Heartbeat CPU 0 instructions: 80000005 cycles: 22640557 heartbeat IPC: 3.374 cumulative IPC: 3.227 (Simulation time: 00 hr 05 min 02 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 25668967 heartbeat IPC: 3.302 cumulative IPC: 3.238 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 100000012 cycles: 28599675 heartbeat IPC: 3.412 cumulative IPC: 3.259 (Simulation time: 00 hr 06 min 21 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 31826043 heartbeat IPC: 3.099 cumulative IPC: 3.24 (Simulation time: 00 hr 07 min 04 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 30773903 cumulative IPC: 3.25 (Simulation time: 00 hr 07 min 42 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 30773903 cumulative IPC: 3.25 (Simulation time: 00 hr 07 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/spec2k17/444.namd-321B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 3.25 instructions: 100000003 cycles: 30773903
CPU 0 Branch Prediction Accuracy: 95.85% MPKI: 2.316 Average ROB Occupancy at Mispredict: 64.63
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.316
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 2620167
LQ_STALL: 0
SQ_STALL: 13


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 498.83823
REPLAY_LOAD: 92.942856
NON_REPLAY_LOAD: 3.1110215

== Total ==
ADDR_TRANS: 33921
REPLAY_LOAD: 6506
NON_REPLAY_LOAD: 2579740

== Counts ==
ADDR_TRANS: 68
REPLAY_LOAD: 70
NON_REPLAY_LOAD: 829226

cpu0->cpu0_STLB TOTAL        ACCESS:      12144 HIT:      11945 MISS:        199 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      12144 HIT:      11945 MISS:        199 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 598.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     220518 HIT:     208483 MISS:      12035 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     175769 HIT:     164065 MISS:      11704 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:       9254 HIT:       9205 MISS:         49 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      35193 HIT:      35190 MISS:          3 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        302 HIT:         23 MISS:        279 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 79.79 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14364213 HIT:   14364213 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   14364213 HIT:   14364213 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22942340 HIT:   22532239 MISS:     410101 MSHR_MERGE:     224769
cpu0->cpu0_L1D LOAD         ACCESS:   18797907 HIT:   18435820 MISS:     362087 MSHR_MERGE:     186317
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4144034 HIT:    4096323 MISS:      47711 MSHR_MERGE:      38451
cpu0->cpu0_L1D TRANSLATION  ACCESS:        399 HIT:         96 MISS:        303 MSHR_MERGE:          1
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.24 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11352376 HIT:   11352376 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   11352376 HIT:   11352376 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22437862 HIT:   22411869 MISS:      25993 MSHR_MERGE:      13849
cpu0->cpu0_DTLB LOAD         ACCESS:   22437862 HIT:   22411869 MISS:      25993 MSHR_MERGE:      13849
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 14.82 cycles
cpu0->LLC TOTAL        ACCESS:      13860 HIT:       6097 MISS:       7763 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      11704 HIT:       4220 MISS:       7484 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:         49 HIT:         49 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:       1828 HIT:       1828 MISS:          0 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        279 HIT:          0 MISS:        279 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 76.95 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1508
  ROW_BUFFER_MISS:       6255
  AVG DBUS CONGESTED CYCLE: 2.642
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0
  FULL:          0
Channel 0 REFRESHES ISSUED:       2564
[2025-09-15 17:22:25] END   suite=spec trace=444.namd-321B (rc=0)
