$date
	Sat Oct 22 22:55:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#618742
b11101 &
b11101 %
1$
b11101 !
1"
#618743
0"
#618746
b1011000 &
b1011000 %
#618750
b101100 &
b101100 %
#618754
b10110 &
b10110 %
#618758
b1011 &
b1011 %
#618762
b100010 &
b100010 %
#618766
b10001 &
b10001 %
#618770
b110100 &
b110100 %
#618774
b11010 &
b11010 %
#618778
b1101 &
b1101 %
#618782
b101000 &
b101000 %
#618786
b10100 &
b10100 %
#618790
b1010 &
b1010 %
#618794
b101 &
b101 %
#618798
b10000 &
b10000 %
#618802
b1000 &
b1000 %
#618806
b100 &
b100 %
#618810
b10 &
b10 %
#618814
b1 &
1#
b1 %
#618818
b0 &
b0 %
0#
0$
#1679230
b10000 &
b10000 %
1$
b10000 !
1"
#1679231
0"
#1679234
b1000 &
b1000 %
#1679238
b100 &
b100 %
#1679242
b10 &
b10 %
#1679246
b1 &
1#
b1 %
#1679250
b0 &
b0 %
0#
0$
#2712151
b1111 !
1"
#2712154
b1111 &
b1111 %
1$
#2712155
0"
#2712158
b101110 &
b101110 %
#2712162
b10111 &
b10111 %
#2712166
b1000110 &
b1000110 %
#2712170
b100011 &
b100011 %
#2712174
b1101010 &
b1101010 %
#2712178
b110101 &
b110101 %
#2712182
b10100000 &
b10100000 %
#2712186
b1010000 &
b1010000 %
#2712190
b101000 &
b101000 %
#2712194
b10100 &
b10100 %
#2712198
b1010 &
b1010 %
#2712202
b101 &
b101 %
#2712206
b10000 &
b10000 %
#2712210
b1000 &
b1000 %
#2712214
b100 &
b100 %
#2712218
b10 &
b10 %
#2712222
b1 &
1#
b1 %
#2712226
b0 &
b0 %
0#
0$
#4500012
