{
  "DESIGN_NAME": "OctoNyteCPU",
  "VERILOG_FILES": [
    "../OctoNyte-Teja/RTL/Chisel/generators/generated/verilog_hierarchical_timed_rtl/OctoNyteCPU.v"
  ],
  "CLOCK_PORT": "clock",
  "CLOCK_PERIOD": 5,
  "FP_CORE_UTIL": 30,
  "FP_PDN_VPITCH": 7.0,
  "FP_PDN_HPITCH": 7.0,
  "PNR_SDC_FILE": "common_constraints/design.sdc",
  "SIGNOFF_SDC_FILE": "common_constraints/design.sdc",
  "SYNTH_READ_BLACKBOX_LIB": true
}
