$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb $end
   $var wire 4 # D [3:0] $end
   $var wire 4 $ Q [3:0] $end
   $var wire 1 % clk $end
   $scope module dut $end
    $var wire 1 % clk $end
    $var wire 4 # D [3:0] $end
    $var wire 4 $ Q [3:0] $end
    $scope module unnamedblk1 $end
     $var wire 32 & i [31:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0110 #
b0000 $
0%
b00000000000000000000000000000000 &
#5
b0110 $
1%
b00000000000000000000000000000100 &
#6
b0001 #
#10
0%
#15
b0001 $
1%
#18
