<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Input / Output &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Digital Clock Managers — Spartan 3" href="dcm-s3.html" />
    <link rel="prev" title="Clock interconnect" href="clock.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Spartan 3</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="intro.html">Introduction</a></li>
<li class="toctree-l3"><a class="reference internal" href="structure.html">Device geometry</a></li>
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">General interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Input / Output</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#i-o-interface">I/O interface</a></li>
<li class="toctree-l4"><a class="reference internal" href="#i-o-buffers-spartan-3">I/O buffers — Spartan 3</a></li>
<li class="toctree-l4"><a class="reference internal" href="#i-o-buffers-spartan-3e">I/O buffers — Spartan 3E</a></li>
<li class="toctree-l4"><a class="reference internal" href="#i-o-buffers-spartan-3a">I/O buffers — Spartan 3A</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="dcm-s3.html">Digital Clock Managers — Spartan 3</a></li>
<li class="toctree-l3"><a class="reference internal" href="dcm-s3e.html">Digital Clock Managers — Spartan 3E, 3A</a></li>
<li class="toctree-l3"><a class="reference internal" href="corner.html">Corners</a></li>
<li class="toctree-l3"><a class="reference internal" href="config-s3.html">Configuration registers — Spartan 3, Spartan 3E</a></li>
<li class="toctree-l3"><a class="reference internal" href="config-s3a.html">Configuration registers — Spartan 3A and 3A DSP</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan6/index.html">Spartan 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Virtex 4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Virtex 5</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Virtex 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex7/index.html">Virtex 7</a></li>
</ul>
</li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Spartan 3</a></li>
      <li class="breadcrumb-item active">Input / Output</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/spartan3/io.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="input-output">
<span id="spartan3-io"></span><h1>Input / Output<a class="headerlink" href="#input-output" title="Link to this heading"></a></h1>
<div class="admonition-todo admonition" id="id1">
<p class="admonition-title">Todo</p>
<p>document</p>
</div>
<section id="i-o-interface">
<h2>I/O interface<a class="headerlink" href="#i-o-interface" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id2">
<p class="admonition-title">Todo</p>
<p>document</p>
</div>
<section id="ioi-s3">
<h3><code class="docutils literal notranslate"><span class="pre">IOI.S3</span></code><a class="headerlink" href="#ioi-s3" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="5">IOI.S3 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI0:READBACK_I" title="IOI0:READBACK_I">IOI0:READBACK_I</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI0:IFF_DELAY_ENABLE" title="IOI0:IFF_DELAY_ENABLE">IOI0:IFF_DELAY_ENABLE</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TFF1_SRVAL" title="~IOI0:TFF1_SRVAL">~IOI0:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OFF1_SRVAL" title="~IOI0:OFF1_SRVAL">~IOI0:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:IFF1_SRVAL" title="~IOI0:IFF1_SRVAL">~IOI0:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:IFF_TSBYPASS_ENABLE" title="IOI0:IFF_TSBYPASS_ENABLE">IOI0:IFF_TSBYPASS_ENABLE</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI0:TSBYPASS_MUX" title="IOI0:TSBYPASS_MUX">IOI0:TSBYPASS_MUX</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TFF2_SRVAL" title="~IOI0:TFF2_SRVAL">~IOI0:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OFF2_SRVAL" title="~IOI0:OFF2_SRVAL">~IOI0:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI0:IFF1_INIT" title="~IOI0:IFF1_INIT">~IOI0:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:I_TSBYPASS_ENABLE" title="IOI0:I_TSBYPASS_ENABLE">IOI0:I_TSBYPASS_ENABLE</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TFF_INIT" title="~IOI0:TFF_INIT">~IOI0:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OFF_INIT" title="~IOI0:OFF_INIT">~IOI0:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:IFF_SYNC" title="IOI0:IFF_SYNC">IOI0:IFF_SYNC</a></td><td>-</td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TFF_REV_ENABLE" title="IOI0:TFF_REV_ENABLE">IOI0:TFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OFF_REV_ENABLE" title="IOI0:OFF_REV_ENABLE">IOI0:OFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:IFF_REV_ENABLE" title="IOI0:IFF_REV_ENABLE">IOI0:IFF_REV_ENABLE</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TFF_SR_ENABLE" title="IOI0:TFF_SR_ENABLE">IOI0:TFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OFF_SR_ENABLE" title="IOI0:OFF_SR_ENABLE">IOI0:OFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:IFF_SR_ENABLE" title="IOI0:IFF_SR_ENABLE">IOI0:IFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:I_DELAY_ENABLE" title="IOI0:I_DELAY_ENABLE">IOI0:I_DELAY_ENABLE</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:INV.T2" title="IOI0:INV.T2">IOI0:INV.T2</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:INV.O2" title="IOI0:INV.O2">IOI0:INV.O2</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:IFF_LATCH" title="IOI0:IFF_LATCH">IOI0:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:INV.REV" title="~IOI0:INV.REV">~IOI0:INV.REV</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:INV.T1" title="IOI0:INV.T1">IOI0:INV.T1</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:INV.O1" title="IOI0:INV.O1">IOI0:INV.O1</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:IFF2_INIT" title="~IOI0:IFF2_INIT">~IOI0:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:INV.ICLK2" title="~IOI0:INV.ICLK2">~IOI0:INV.ICLK2</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TFF_SYNC" title="IOI0:TFF_SYNC">IOI0:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OFF_SYNC" title="IOI0:OFF_SYNC">IOI0:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI0:INV.ICLK1" title="~IOI0:INV.ICLK1">~IOI0:INV.ICLK1</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TMUX" title="IOI0:TMUX[1]">IOI0:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OMUX" title="IOI0:OMUX[1]">IOI0:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI0:INV.ICE" title="~IOI0:INV.ICE">~IOI0:INV.ICE</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TMUX" title="IOI0:TMUX[3]">IOI0:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OMUX" title="IOI0:OMUX[3]">IOI0:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI0:INV.OTCLK2" title="~IOI0:INV.OTCLK2">~IOI0:INV.OTCLK2</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TMUX" title="IOI0:TMUX[0]">IOI0:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OMUX" title="IOI0:OMUX[0]">IOI0:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:IFF2_SRVAL" title="~IOI0:IFF2_SRVAL">~IOI0:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:INV.OTCLK1" title="~IOI0:INV.OTCLK1">~IOI0:INV.OTCLK1</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TFF1_LATCH" title="IOI0:TFF1_LATCH">IOI0:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OFF1_LATCH" title="IOI0:OFF1_LATCH">IOI0:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI0:INV.TCE" title="~IOI0:INV.TCE">~IOI0:INV.TCE</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TFF2_LATCH" title="IOI0:TFF2_LATCH">IOI0:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OFF2_LATCH" title="IOI0:OFF2_LATCH">IOI0:OFF2_LATCH</a></td><td>-</td><td>-</td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOI.S3-IOI0:TMUX" title="IOI0:TMUX[2]">IOI0:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI0:OMUX" title="IOI0:OMUX[2]">IOI0:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TMUX" title="IOI1:TMUX[2]">IOI1:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OMUX" title="IOI1:OMUX[2]">IOI1:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TFF2_LATCH" title="IOI1:TFF2_LATCH">IOI1:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OFF2_LATCH" title="IOI1:OFF2_LATCH">IOI1:OFF2_LATCH</a></td><td>-</td><td>-</td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TFF1_LATCH" title="IOI1:TFF1_LATCH">IOI1:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OFF1_LATCH" title="IOI1:OFF1_LATCH">IOI1:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI1:INV.TCE" title="~IOI1:INV.TCE">~IOI1:INV.TCE</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TMUX" title="IOI1:TMUX[0]">IOI1:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OMUX" title="IOI1:OMUX[0]">IOI1:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:IFF2_SRVAL" title="~IOI1:IFF2_SRVAL">~IOI1:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:INV.OTCLK1" title="~IOI1:INV.OTCLK1">~IOI1:INV.OTCLK1</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TMUX" title="IOI1:TMUX[3]">IOI1:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OMUX" title="IOI1:OMUX[3]">IOI1:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI1:INV.OTCLK2" title="~IOI1:INV.OTCLK2">~IOI1:INV.OTCLK2</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TMUX" title="IOI1:TMUX[1]">IOI1:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OMUX" title="IOI1:OMUX[1]">IOI1:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI1:INV.ICE" title="~IOI1:INV.ICE">~IOI1:INV.ICE</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TFF_SYNC" title="IOI1:TFF_SYNC">IOI1:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OFF_SYNC" title="IOI1:OFF_SYNC">IOI1:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI1:INV.ICLK1" title="~IOI1:INV.ICLK1">~IOI1:INV.ICLK1</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:INV.T1" title="IOI1:INV.T1">IOI1:INV.T1</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:INV.O1" title="IOI1:INV.O1">IOI1:INV.O1</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:IFF2_INIT" title="~IOI1:IFF2_INIT">~IOI1:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:INV.ICLK2" title="~IOI1:INV.ICLK2">~IOI1:INV.ICLK2</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:INV.T2" title="IOI1:INV.T2">IOI1:INV.T2</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:INV.O2" title="IOI1:INV.O2">IOI1:INV.O2</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:IFF_LATCH" title="IOI1:IFF_LATCH">IOI1:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:INV.REV" title="~IOI1:INV.REV">~IOI1:INV.REV</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TFF_SR_ENABLE" title="IOI1:TFF_SR_ENABLE">IOI1:TFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OFF_SR_ENABLE" title="IOI1:OFF_SR_ENABLE">IOI1:OFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:IFF_SR_ENABLE" title="IOI1:IFF_SR_ENABLE">IOI1:IFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:I_DELAY_ENABLE" title="IOI1:I_DELAY_ENABLE">IOI1:I_DELAY_ENABLE</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TFF_REV_ENABLE" title="IOI1:TFF_REV_ENABLE">IOI1:TFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OFF_REV_ENABLE" title="IOI1:OFF_REV_ENABLE">IOI1:OFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:IFF_REV_ENABLE" title="IOI1:IFF_REV_ENABLE">IOI1:IFF_REV_ENABLE</a></td><td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TFF_INIT" title="~IOI1:TFF_INIT">~IOI1:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OFF_INIT" title="~IOI1:OFF_INIT">~IOI1:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:IFF_SYNC" title="IOI1:IFF_SYNC">IOI1:IFF_SYNC</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI1:IFF1_INIT" title="~IOI1:IFF1_INIT">~IOI1:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:I_TSBYPASS_ENABLE" title="IOI1:I_TSBYPASS_ENABLE">IOI1:I_TSBYPASS_ENABLE</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TFF2_SRVAL" title="~IOI1:TFF2_SRVAL">~IOI1:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OFF2_SRVAL" title="~IOI1:OFF2_SRVAL">~IOI1:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI1:TSBYPASS_MUX" title="IOI1:TSBYPASS_MUX">IOI1:TSBYPASS_MUX</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOI.S3-IOI1:TFF1_SRVAL" title="~IOI1:TFF1_SRVAL">~IOI1:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:OFF1_SRVAL" title="~IOI1:OFF1_SRVAL">~IOI1:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:IFF1_SRVAL" title="~IOI1:IFF1_SRVAL">~IOI1:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI1:IFF_TSBYPASS_ENABLE" title="IOI1:IFF_TSBYPASS_ENABLE">IOI1:IFF_TSBYPASS_ENABLE</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI1:IFF_DELAY_ENABLE" title="IOI1:IFF_DELAY_ENABLE">IOI1:IFF_DELAY_ENABLE</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI1:READBACK_I" title="IOI1:READBACK_I">IOI1:READBACK_I</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI2:READBACK_I" title="IOI2:READBACK_I">IOI2:READBACK_I</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI2:IFF_DELAY_ENABLE" title="IOI2:IFF_DELAY_ENABLE">IOI2:IFF_DELAY_ENABLE</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TFF1_SRVAL" title="~IOI2:TFF1_SRVAL">~IOI2:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OFF1_SRVAL" title="~IOI2:OFF1_SRVAL">~IOI2:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:IFF1_SRVAL" title="~IOI2:IFF1_SRVAL">~IOI2:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:IFF_TSBYPASS_ENABLE" title="IOI2:IFF_TSBYPASS_ENABLE">IOI2:IFF_TSBYPASS_ENABLE</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI2:TSBYPASS_MUX" title="IOI2:TSBYPASS_MUX">IOI2:TSBYPASS_MUX</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TFF2_SRVAL" title="~IOI2:TFF2_SRVAL">~IOI2:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OFF2_SRVAL" title="~IOI2:OFF2_SRVAL">~IOI2:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI2:IFF1_INIT" title="~IOI2:IFF1_INIT">~IOI2:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:I_TSBYPASS_ENABLE" title="IOI2:I_TSBYPASS_ENABLE">IOI2:I_TSBYPASS_ENABLE</a></td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TFF_INIT" title="~IOI2:TFF_INIT">~IOI2:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OFF_INIT" title="~IOI2:OFF_INIT">~IOI2:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:IFF_SYNC" title="IOI2:IFF_SYNC">IOI2:IFF_SYNC</a></td><td>-</td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TFF_REV_ENABLE" title="IOI2:TFF_REV_ENABLE">IOI2:TFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OFF_REV_ENABLE" title="IOI2:OFF_REV_ENABLE">IOI2:OFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:IFF_REV_ENABLE" title="IOI2:IFF_REV_ENABLE">IOI2:IFF_REV_ENABLE</a></td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TFF_SR_ENABLE" title="IOI2:TFF_SR_ENABLE">IOI2:TFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OFF_SR_ENABLE" title="IOI2:OFF_SR_ENABLE">IOI2:OFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:IFF_SR_ENABLE" title="IOI2:IFF_SR_ENABLE">IOI2:IFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:I_DELAY_ENABLE" title="IOI2:I_DELAY_ENABLE">IOI2:I_DELAY_ENABLE</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:INV.T2" title="IOI2:INV.T2">IOI2:INV.T2</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:INV.O2" title="IOI2:INV.O2">IOI2:INV.O2</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:IFF_LATCH" title="IOI2:IFF_LATCH">IOI2:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:INV.REV" title="~IOI2:INV.REV">~IOI2:INV.REV</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:INV.T1" title="IOI2:INV.T1">IOI2:INV.T1</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:INV.O1" title="IOI2:INV.O1">IOI2:INV.O1</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:IFF2_INIT" title="~IOI2:IFF2_INIT">~IOI2:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:INV.ICLK2" title="~IOI2:INV.ICLK2">~IOI2:INV.ICLK2</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TFF_SYNC" title="IOI2:TFF_SYNC">IOI2:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OFF_SYNC" title="IOI2:OFF_SYNC">IOI2:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI2:INV.ICLK1" title="~IOI2:INV.ICLK1">~IOI2:INV.ICLK1</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TMUX" title="IOI2:TMUX[1]">IOI2:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OMUX" title="IOI2:OMUX[1]">IOI2:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI2:INV.ICE" title="~IOI2:INV.ICE">~IOI2:INV.ICE</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TMUX" title="IOI2:TMUX[3]">IOI2:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OMUX" title="IOI2:OMUX[3]">IOI2:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI2:INV.OTCLK2" title="~IOI2:INV.OTCLK2">~IOI2:INV.OTCLK2</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TMUX" title="IOI2:TMUX[0]">IOI2:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OMUX" title="IOI2:OMUX[0]">IOI2:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:IFF2_SRVAL" title="~IOI2:IFF2_SRVAL">~IOI2:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:INV.OTCLK1" title="~IOI2:INV.OTCLK1">~IOI2:INV.OTCLK1</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TFF1_LATCH" title="IOI2:TFF1_LATCH">IOI2:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OFF1_LATCH" title="IOI2:OFF1_LATCH">IOI2:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3-IOI2:INV.TCE" title="~IOI2:INV.TCE">~IOI2:INV.TCE</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TFF2_LATCH" title="IOI2:TFF2_LATCH">IOI2:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OFF2_LATCH" title="IOI2:OFF2_LATCH">IOI2:OFF2_LATCH</a></td><td>-</td><td>-</td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-IOI.S3-IOI2:TMUX" title="IOI2:TMUX[2]">IOI2:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3-IOI2:OMUX" title="IOI2:OMUX[2]">IOI2:OMUX[2]</a></td><td>-</td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3-IOI0:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI0:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3-IOI0:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI0:INV.ICE"></div>
<div id="bits-xc3s-IOI.S3-IOI0:INV.ICLK1"></div>
<div id="bits-xc3s-IOI.S3-IOI0:INV.ICLK2"></div>
<div id="bits-xc3s-IOI.S3-IOI0:INV.OTCLK1"></div>
<div id="bits-xc3s-IOI.S3-IOI0:INV.OTCLK2"></div>
<div id="bits-xc3s-IOI.S3-IOI0:INV.REV"></div>
<div id="bits-xc3s-IOI.S3-IOI0:INV.TCE"></div>
<div id="bits-xc3s-IOI.S3-IOI0:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI0:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI0:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3-IOI0:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI0:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI0:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3-IOI1:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3-IOI1:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI1:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3-IOI1:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI1:INV.ICE"></div>
<div id="bits-xc3s-IOI.S3-IOI1:INV.ICLK1"></div>
<div id="bits-xc3s-IOI.S3-IOI1:INV.ICLK2"></div>
<div id="bits-xc3s-IOI.S3-IOI1:INV.OTCLK1"></div>
<div id="bits-xc3s-IOI.S3-IOI1:INV.OTCLK2"></div>
<div id="bits-xc3s-IOI.S3-IOI1:INV.REV"></div>
<div id="bits-xc3s-IOI.S3-IOI1:INV.TCE"></div>
<div id="bits-xc3s-IOI.S3-IOI1:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI1:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI1:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3-IOI2:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3-IOI2:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI2:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3-IOI2:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI2:INV.ICE"></div>
<div id="bits-xc3s-IOI.S3-IOI2:INV.ICLK1"></div>
<div id="bits-xc3s-IOI.S3-IOI2:INV.ICLK2"></div>
<div id="bits-xc3s-IOI.S3-IOI2:INV.OTCLK1"></div>
<div id="bits-xc3s-IOI.S3-IOI2:INV.OTCLK2"></div>
<div id="bits-xc3s-IOI.S3-IOI2:INV.REV"></div>
<div id="bits-xc3s-IOI.S3-IOI2:INV.TCE"></div>
<div id="bits-xc3s-IOI.S3-IOI2:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI2:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI2:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_INIT</th><th>[0, 2, 7]</th></tr>
<tr><th>IOI0:IFF1_SRVAL</th><th>[0, 2, 3]</th></tr>
<tr><th>IOI0:IFF2_INIT</th><th>[0, 2, 12]</th></tr>
<tr><th>IOI0:IFF2_SRVAL</th><th>[0, 2, 16]</th></tr>
<tr><th>IOI0:INV.ICE</th><th>[0, 3, 14]</th></tr>
<tr><th>IOI0:INV.ICLK1</th><th>[0, 3, 13]</th></tr>
<tr><th>IOI0:INV.ICLK2</th><th>[0, 3, 12]</th></tr>
<tr><th>IOI0:INV.OTCLK1</th><th>[0, 3, 16]</th></tr>
<tr><th>IOI0:INV.OTCLK2</th><th>[0, 3, 15]</th></tr>
<tr><th>IOI0:INV.REV</th><th>[0, 3, 11]</th></tr>
<tr><th>IOI0:INV.TCE</th><th>[0, 3, 17]</th></tr>
<tr><th>IOI0:OFF1_SRVAL</th><th>[0, 1, 3]</th></tr>
<tr><th>IOI0:OFF2_SRVAL</th><th>[0, 1, 5]</th></tr>
<tr><th>IOI0:OFF_INIT</th><th>[0, 1, 8]</th></tr>
<tr><th>IOI0:TFF1_SRVAL</th><th>[0, 0, 3]</th></tr>
<tr><th>IOI0:TFF2_SRVAL</th><th>[0, 0, 5]</th></tr>
<tr><th>IOI0:TFF_INIT</th><th>[0, 0, 8]</th></tr>
<tr><th>IOI1:IFF1_INIT</th><th>[0, 2, 32]</th></tr>
<tr><th>IOI1:IFF1_SRVAL</th><th>[0, 2, 36]</th></tr>
<tr><th>IOI1:IFF2_INIT</th><th>[0, 2, 27]</th></tr>
<tr><th>IOI1:IFF2_SRVAL</th><th>[0, 2, 23]</th></tr>
<tr><th>IOI1:INV.ICE</th><th>[0, 3, 25]</th></tr>
<tr><th>IOI1:INV.ICLK1</th><th>[0, 3, 26]</th></tr>
<tr><th>IOI1:INV.ICLK2</th><th>[0, 3, 27]</th></tr>
<tr><th>IOI1:INV.OTCLK1</th><th>[0, 3, 23]</th></tr>
<tr><th>IOI1:INV.OTCLK2</th><th>[0, 3, 24]</th></tr>
<tr><th>IOI1:INV.REV</th><th>[0, 3, 28]</th></tr>
<tr><th>IOI1:INV.TCE</th><th>[0, 3, 22]</th></tr>
<tr><th>IOI1:OFF1_SRVAL</th><th>[0, 1, 36]</th></tr>
<tr><th>IOI1:OFF2_SRVAL</th><th>[0, 1, 34]</th></tr>
<tr><th>IOI1:OFF_INIT</th><th>[0, 1, 31]</th></tr>
<tr><th>IOI1:TFF1_SRVAL</th><th>[0, 0, 36]</th></tr>
<tr><th>IOI1:TFF2_SRVAL</th><th>[0, 0, 34]</th></tr>
<tr><th>IOI1:TFF_INIT</th><th>[0, 0, 31]</th></tr>
<tr><th>IOI2:IFF1_INIT</th><th>[0, 2, 47]</th></tr>
<tr><th>IOI2:IFF1_SRVAL</th><th>[0, 2, 43]</th></tr>
<tr><th>IOI2:IFF2_INIT</th><th>[0, 2, 52]</th></tr>
<tr><th>IOI2:IFF2_SRVAL</th><th>[0, 2, 56]</th></tr>
<tr><th>IOI2:INV.ICE</th><th>[0, 3, 54]</th></tr>
<tr><th>IOI2:INV.ICLK1</th><th>[0, 3, 53]</th></tr>
<tr><th>IOI2:INV.ICLK2</th><th>[0, 3, 52]</th></tr>
<tr><th>IOI2:INV.OTCLK1</th><th>[0, 3, 56]</th></tr>
<tr><th>IOI2:INV.OTCLK2</th><th>[0, 3, 55]</th></tr>
<tr><th>IOI2:INV.REV</th><th>[0, 3, 51]</th></tr>
<tr><th>IOI2:INV.TCE</th><th>[0, 3, 57]</th></tr>
<tr><th>IOI2:OFF1_SRVAL</th><th>[0, 1, 43]</th></tr>
<tr><th>IOI2:OFF2_SRVAL</th><th>[0, 1, 45]</th></tr>
<tr><th>IOI2:OFF_INIT</th><th>[0, 1, 48]</th></tr>
<tr><th>IOI2:TFF1_SRVAL</th><th>[0, 0, 43]</th></tr>
<tr><th>IOI2:TFF2_SRVAL</th><th>[0, 0, 45]</th></tr>
<tr><th>IOI2:TFF_INIT</th><th>[0, 0, 48]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:IFF_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI0:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI0:IFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI0:IFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI0:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3-IOI0:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI0:INV.O1"></div>
<div id="bits-xc3s-IOI.S3-IOI0:INV.O2"></div>
<div id="bits-xc3s-IOI.S3-IOI0:INV.T1"></div>
<div id="bits-xc3s-IOI.S3-IOI0:INV.T2"></div>
<div id="bits-xc3s-IOI.S3-IOI0:I_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI0:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI0:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI0:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI0:OFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI0:OFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI0:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3-IOI0:READBACK_I"></div>
<div id="bits-xc3s-IOI.S3-IOI0:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI0:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI0:TFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI0:TFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI0:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3-IOI1:IFF_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI1:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI1:IFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI1:IFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI1:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3-IOI1:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI1:INV.O1"></div>
<div id="bits-xc3s-IOI.S3-IOI1:INV.O2"></div>
<div id="bits-xc3s-IOI.S3-IOI1:INV.T1"></div>
<div id="bits-xc3s-IOI.S3-IOI1:INV.T2"></div>
<div id="bits-xc3s-IOI.S3-IOI1:I_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI1:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI1:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI1:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI1:OFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI1:OFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI1:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3-IOI1:READBACK_I"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3-IOI2:IFF_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI2:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI2:IFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI2:IFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI2:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3-IOI2:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI2:INV.O1"></div>
<div id="bits-xc3s-IOI.S3-IOI2:INV.O2"></div>
<div id="bits-xc3s-IOI.S3-IOI2:INV.T1"></div>
<div id="bits-xc3s-IOI.S3-IOI2:INV.T2"></div>
<div id="bits-xc3s-IOI.S3-IOI2:I_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI2:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI2:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI2:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI2:OFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI2:OFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI2:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3-IOI2:READBACK_I"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY_ENABLE</th><th>[0, 3, 1]</th></tr>
<tr><th>IOI0:IFF_LATCH</th><th>[0, 2, 11]</th></tr>
<tr><th>IOI0:IFF_REV_ENABLE</th><th>[0, 2, 9]</th></tr>
<tr><th>IOI0:IFF_SR_ENABLE</th><th>[0, 2, 10]</th></tr>
<tr><th>IOI0:IFF_SYNC</th><th>[0, 2, 8]</th></tr>
<tr><th>IOI0:IFF_TSBYPASS_ENABLE</th><th>[0, 3, 3]</th></tr>
<tr><th>IOI0:INV.O1</th><th>[0, 1, 12]</th></tr>
<tr><th>IOI0:INV.O2</th><th>[0, 1, 11]</th></tr>
<tr><th>IOI0:INV.T1</th><th>[0, 0, 12]</th></tr>
<tr><th>IOI0:INV.T2</th><th>[0, 0, 11]</th></tr>
<tr><th>IOI0:I_DELAY_ENABLE</th><th>[0, 3, 10]</th></tr>
<tr><th>IOI0:I_TSBYPASS_ENABLE</th><th>[0, 3, 7]</th></tr>
<tr><th>IOI0:OFF1_LATCH</th><th>[0, 1, 17]</th></tr>
<tr><th>IOI0:OFF2_LATCH</th><th>[0, 1, 18]</th></tr>
<tr><th>IOI0:OFF_REV_ENABLE</th><th>[0, 1, 9]</th></tr>
<tr><th>IOI0:OFF_SR_ENABLE</th><th>[0, 1, 10]</th></tr>
<tr><th>IOI0:OFF_SYNC</th><th>[0, 1, 13]</th></tr>
<tr><th>IOI0:READBACK_I</th><th>[0, 3, 0]</th></tr>
<tr><th>IOI0:TFF1_LATCH</th><th>[0, 0, 17]</th></tr>
<tr><th>IOI0:TFF2_LATCH</th><th>[0, 0, 18]</th></tr>
<tr><th>IOI0:TFF_REV_ENABLE</th><th>[0, 0, 9]</th></tr>
<tr><th>IOI0:TFF_SR_ENABLE</th><th>[0, 0, 10]</th></tr>
<tr><th>IOI0:TFF_SYNC</th><th>[0, 0, 13]</th></tr>
<tr><th>IOI1:IFF_DELAY_ENABLE</th><th>[0, 3, 38]</th></tr>
<tr><th>IOI1:IFF_LATCH</th><th>[0, 2, 28]</th></tr>
<tr><th>IOI1:IFF_REV_ENABLE</th><th>[0, 2, 30]</th></tr>
<tr><th>IOI1:IFF_SR_ENABLE</th><th>[0, 2, 29]</th></tr>
<tr><th>IOI1:IFF_SYNC</th><th>[0, 2, 31]</th></tr>
<tr><th>IOI1:IFF_TSBYPASS_ENABLE</th><th>[0, 3, 36]</th></tr>
<tr><th>IOI1:INV.O1</th><th>[0, 1, 27]</th></tr>
<tr><th>IOI1:INV.O2</th><th>[0, 1, 28]</th></tr>
<tr><th>IOI1:INV.T1</th><th>[0, 0, 27]</th></tr>
<tr><th>IOI1:INV.T2</th><th>[0, 0, 28]</th></tr>
<tr><th>IOI1:I_DELAY_ENABLE</th><th>[0, 3, 29]</th></tr>
<tr><th>IOI1:I_TSBYPASS_ENABLE</th><th>[0, 3, 32]</th></tr>
<tr><th>IOI1:OFF1_LATCH</th><th>[0, 1, 22]</th></tr>
<tr><th>IOI1:OFF2_LATCH</th><th>[0, 1, 21]</th></tr>
<tr><th>IOI1:OFF_REV_ENABLE</th><th>[0, 1, 30]</th></tr>
<tr><th>IOI1:OFF_SR_ENABLE</th><th>[0, 1, 29]</th></tr>
<tr><th>IOI1:OFF_SYNC</th><th>[0, 1, 26]</th></tr>
<tr><th>IOI1:READBACK_I</th><th>[0, 3, 39]</th></tr>
<tr><th>IOI1:TFF1_LATCH</th><th>[0, 0, 22]</th></tr>
<tr><th>IOI1:TFF2_LATCH</th><th>[0, 0, 21]</th></tr>
<tr><th>IOI1:TFF_REV_ENABLE</th><th>[0, 0, 30]</th></tr>
<tr><th>IOI1:TFF_SR_ENABLE</th><th>[0, 0, 29]</th></tr>
<tr><th>IOI1:TFF_SYNC</th><th>[0, 0, 26]</th></tr>
<tr><th>IOI2:IFF_DELAY_ENABLE</th><th>[0, 3, 41]</th></tr>
<tr><th>IOI2:IFF_LATCH</th><th>[0, 2, 51]</th></tr>
<tr><th>IOI2:IFF_REV_ENABLE</th><th>[0, 2, 49]</th></tr>
<tr><th>IOI2:IFF_SR_ENABLE</th><th>[0, 2, 50]</th></tr>
<tr><th>IOI2:IFF_SYNC</th><th>[0, 2, 48]</th></tr>
<tr><th>IOI2:IFF_TSBYPASS_ENABLE</th><th>[0, 3, 43]</th></tr>
<tr><th>IOI2:INV.O1</th><th>[0, 1, 52]</th></tr>
<tr><th>IOI2:INV.O2</th><th>[0, 1, 51]</th></tr>
<tr><th>IOI2:INV.T1</th><th>[0, 0, 52]</th></tr>
<tr><th>IOI2:INV.T2</th><th>[0, 0, 51]</th></tr>
<tr><th>IOI2:I_DELAY_ENABLE</th><th>[0, 3, 50]</th></tr>
<tr><th>IOI2:I_TSBYPASS_ENABLE</th><th>[0, 3, 47]</th></tr>
<tr><th>IOI2:OFF1_LATCH</th><th>[0, 1, 57]</th></tr>
<tr><th>IOI2:OFF2_LATCH</th><th>[0, 1, 58]</th></tr>
<tr><th>IOI2:OFF_REV_ENABLE</th><th>[0, 1, 49]</th></tr>
<tr><th>IOI2:OFF_SR_ENABLE</th><th>[0, 1, 50]</th></tr>
<tr><th>IOI2:OFF_SYNC</th><th>[0, 1, 53]</th></tr>
<tr><th>IOI2:READBACK_I</th><th>[0, 3, 40]</th></tr>
<tr><th>IOI2:TFF1_LATCH</th><th>[0, 0, 57]</th></tr>
<tr><th>IOI2:TFF2_LATCH</th><th>[0, 0, 58]</th></tr>
<tr><th>IOI2:TFF_REV_ENABLE</th><th>[0, 0, 49]</th></tr>
<tr><th>IOI2:TFF_SR_ENABLE</th><th>[0, 0, 50]</th></tr>
<tr><th>IOI2:TFF_SYNC</th><th>[0, 0, 53]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:TMUX"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TMUX"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TMUX</th><th>[0, 0, 15]</th><th>[0, 0, 19]</th><th>[0, 0, 14]</th><th>[0, 0, 16]</th></tr>
<tr><th>IOI1:TMUX</th><th>[0, 0, 24]</th><th>[0, 0, 20]</th><th>[0, 0, 25]</th><th>[0, 0, 23]</th></tr>
<tr><th>IOI2:TMUX</th><th>[0, 0, 55]</th><th>[0, 0, 59]</th><th>[0, 0, 54]</th><th>[0, 0, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>T2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:OMUX"></div>
<div id="bits-xc3s-IOI.S3-IOI1:OMUX"></div>
<div id="bits-xc3s-IOI.S3-IOI2:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OMUX</th><th>[0, 1, 15]</th><th>[0, 1, 19]</th><th>[0, 1, 14]</th><th>[0, 1, 16]</th></tr>
<tr><th>IOI1:OMUX</th><th>[0, 1, 24]</th><th>[0, 1, 20]</th><th>[0, 1, 25]</th><th>[0, 1, 23]</th></tr>
<tr><th>IOI2:OMUX</th><th>[0, 1, 55]</th><th>[0, 1, 59]</th><th>[0, 1, 54]</th><th>[0, 1, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>O2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3-IOI0:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3-IOI1:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3-IOI2:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TSBYPASS_MUX</th><th>[0, 3, 4]</th></tr>
<tr><th>IOI1:TSBYPASS_MUX</th><th>[0, 3, 35]</th></tr>
<tr><th>IOI2:TSBYPASS_MUX</th><th>[0, 3, 44]</th></tr>
<tr><td>TMUX</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
</section>
<section id="ioi-s3e">
<h3><code class="docutils literal notranslate"><span class="pre">IOI.S3E</span></code><a class="headerlink" href="#ioi-s3e" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="5">IOI.S3E bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:MISR_CLOCK" title="IOI0:MISR_CLOCK[0]">IOI0:MISR_CLOCK[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[0]">IOI0:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[1]">IOI0:PCICE_MUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:READBACK_I" title="IOI0:READBACK_I">IOI0:READBACK_I</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:MISR_CLOCK" title="IOI0:MISR_CLOCK[1]">IOI0:MISR_CLOCK[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IFF_DELAY_ENABLE" title="IOI0:IFF_DELAY_ENABLE">IOI0:IFF_DELAY_ENABLE</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:O2_DDRMUX" title="IOI1:O2_DDRMUX">IOI1:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[1]">IOI1:IDDRIN_MUX[1]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TFF1_SRVAL" title="~IOI0:TFF1_SRVAL">~IOI0:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OFF1_SRVAL" title="~IOI0:OFF1_SRVAL">~IOI0:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IFF1_SRVAL" title="~IOI0:IFF1_SRVAL">~IOI0:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IFF_TSBYPASS_ENABLE" title="IOI0:IFF_TSBYPASS_ENABLE">IOI0:IFF_TSBYPASS_ENABLE</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:O1_DDRMUX" title="IOI1:O1_DDRMUX">IOI1:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:TSBYPASS_MUX" title="IOI0:TSBYPASS_MUX">IOI0:TSBYPASS_MUX</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TFF2_SRVAL" title="~IOI0:TFF2_SRVAL">~IOI0:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OFF2_SRVAL" title="~IOI0:OFF2_SRVAL">~IOI0:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:MISR_ENABLE" title="IOI0:MISR_ENABLE">IOI0:MISR_ENABLE</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:MISR_RESET" title="IOI0:MISR_RESET">IOI0:MISR_RESET</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IFF1_INIT" title="~IOI0:IFF1_INIT">~IOI0:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:I_TSBYPASS_ENABLE" title="IOI0:I_TSBYPASS_ENABLE">IOI0:I_TSBYPASS_ENABLE</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TFF_INIT" title="~IOI0:TFF_INIT">~IOI0:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OFF_INIT" title="~IOI0:OFF_INIT">~IOI0:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IFF_SYNC" title="IOI0:IFF_SYNC">IOI0:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[0]">IOI0:IDDRIN_MUX[0]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TFF_REV_ENABLE" title="IOI0:TFF_REV_ENABLE">IOI0:TFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OFF_REV_ENABLE" title="IOI0:OFF_REV_ENABLE">IOI0:OFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IFF_REV_ENABLE" title="IOI0:IFF_REV_ENABLE">IOI0:IFF_REV_ENABLE</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TFF_SR_ENABLE" title="IOI0:TFF_SR_ENABLE">IOI0:TFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OFF_SR_ENABLE" title="IOI0:OFF_SR_ENABLE">IOI0:OFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IFF_SR_ENABLE" title="IOI0:IFF_SR_ENABLE">IOI0:IFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:I_DELAY_ENABLE" title="IOI0:I_DELAY_ENABLE">IOI0:I_DELAY_ENABLE</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:INV.T2" title="IOI0:INV.T2">IOI0:INV.T2</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:INV.O2" title="IOI0:INV.O2">IOI0:INV.O2</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IFF_LATCH" title="IOI0:IFF_LATCH">IOI0:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:INV.REV" title="~IOI0:INV.REV">~IOI0:INV.REV</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:INV.T1" title="IOI0:INV.T1">IOI0:INV.T1</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:INV.O1" title="IOI0:INV.O1">IOI0:INV.O1</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IFF2_INIT" title="~IOI0:IFF2_INIT">~IOI0:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:INV.ICLK2" title="~IOI0:INV.ICLK2">~IOI0:INV.ICLK2</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TFF_SYNC" title="IOI0:TFF_SYNC">IOI0:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OFF_SYNC" title="IOI0:OFF_SYNC">IOI0:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:INV.ICLK1" title="~IOI0:INV.ICLK1">~IOI0:INV.ICLK1</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TMUX" title="IOI0:TMUX[1]">IOI0:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OMUX" title="IOI0:OMUX[1]">IOI0:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:INV.ICE" title="~IOI0:INV.ICE">~IOI0:INV.ICE</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TMUX" title="IOI0:TMUX[3]">IOI0:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OMUX" title="IOI0:OMUX[3]">IOI0:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:INV.OTCLK2" title="~IOI0:INV.OTCLK2">~IOI0:INV.OTCLK2</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TMUX" title="IOI0:TMUX[0]">IOI0:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OMUX" title="IOI0:OMUX[0]">IOI0:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IFF2_SRVAL" title="~IOI0:IFF2_SRVAL">~IOI0:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:INV.OTCLK1" title="~IOI0:INV.OTCLK1">~IOI0:INV.OTCLK1</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TFF1_LATCH" title="IOI0:TFF1_LATCH">IOI0:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OFF1_LATCH" title="IOI0:OFF1_LATCH">IOI0:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:INV.TCE" title="~IOI0:INV.TCE">~IOI0:INV.TCE</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TFF2_LATCH" title="IOI0:TFF2_LATCH">IOI0:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OFF2_LATCH" title="IOI0:OFF2_LATCH">IOI0:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[2]">IOI1:IDDRIN_MUX[2]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:TMUX" title="IOI0:TMUX[2]">IOI0:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI0:OMUX" title="IOI0:OMUX[2]">IOI0:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TMUX" title="IOI1:TMUX[2]">IOI1:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OMUX" title="IOI1:OMUX[2]">IOI1:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TFF2_LATCH" title="IOI1:TFF2_LATCH">IOI1:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OFF2_LATCH" title="IOI1:OFF2_LATCH">IOI1:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[2]">IOI0:IDDRIN_MUX[2]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TFF1_LATCH" title="IOI1:TFF1_LATCH">IOI1:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OFF1_LATCH" title="IOI1:OFF1_LATCH">IOI1:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:INV.TCE" title="~IOI1:INV.TCE">~IOI1:INV.TCE</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TMUX" title="IOI1:TMUX[0]">IOI1:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OMUX" title="IOI1:OMUX[0]">IOI1:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IFF2_SRVAL" title="~IOI1:IFF2_SRVAL">~IOI1:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:INV.OTCLK1" title="~IOI1:INV.OTCLK1">~IOI1:INV.OTCLK1</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TMUX" title="IOI1:TMUX[3]">IOI1:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OMUX" title="IOI1:OMUX[3]">IOI1:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:INV.OTCLK2" title="~IOI1:INV.OTCLK2">~IOI1:INV.OTCLK2</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TMUX" title="IOI1:TMUX[1]">IOI1:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OMUX" title="IOI1:OMUX[1]">IOI1:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:INV.ICE" title="~IOI1:INV.ICE">~IOI1:INV.ICE</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TFF_SYNC" title="IOI1:TFF_SYNC">IOI1:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OFF_SYNC" title="IOI1:OFF_SYNC">IOI1:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:INV.ICLK1" title="~IOI1:INV.ICLK1">~IOI1:INV.ICLK1</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:INV.T1" title="IOI1:INV.T1">IOI1:INV.T1</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:INV.O1" title="IOI1:INV.O1">IOI1:INV.O1</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IFF2_INIT" title="~IOI1:IFF2_INIT">~IOI1:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:INV.ICLK2" title="~IOI1:INV.ICLK2">~IOI1:INV.ICLK2</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:INV.T2" title="IOI1:INV.T2">IOI1:INV.T2</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:INV.O2" title="IOI1:INV.O2">IOI1:INV.O2</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IFF_LATCH" title="IOI1:IFF_LATCH">IOI1:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:INV.REV" title="~IOI1:INV.REV">~IOI1:INV.REV</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TFF_SR_ENABLE" title="IOI1:TFF_SR_ENABLE">IOI1:TFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OFF_SR_ENABLE" title="IOI1:OFF_SR_ENABLE">IOI1:OFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IFF_SR_ENABLE" title="IOI1:IFF_SR_ENABLE">IOI1:IFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:I_DELAY_ENABLE" title="IOI1:I_DELAY_ENABLE">IOI1:I_DELAY_ENABLE</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TFF_REV_ENABLE" title="IOI1:TFF_REV_ENABLE">IOI1:TFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OFF_REV_ENABLE" title="IOI1:OFF_REV_ENABLE">IOI1:OFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IFF_REV_ENABLE" title="IOI1:IFF_REV_ENABLE">IOI1:IFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[0]">IOI1:IDDRIN_MUX[0]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TFF_INIT" title="~IOI1:TFF_INIT">~IOI1:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OFF_INIT" title="~IOI1:OFF_INIT">~IOI1:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IFF_SYNC" title="IOI1:IFF_SYNC">IOI1:IFF_SYNC</a></td><td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:MISR_RESET" title="IOI1:MISR_RESET">IOI1:MISR_RESET</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IFF1_INIT" title="~IOI1:IFF1_INIT">~IOI1:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:I_TSBYPASS_ENABLE" title="IOI1:I_TSBYPASS_ENABLE">IOI1:I_TSBYPASS_ENABLE</a></td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:MISR_ENABLE" title="IOI1:MISR_ENABLE">IOI1:MISR_ENABLE</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TFF2_SRVAL" title="~IOI1:TFF2_SRVAL">~IOI1:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OFF2_SRVAL" title="~IOI1:OFF2_SRVAL">~IOI1:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:O1_DDRMUX" title="IOI0:O1_DDRMUX">IOI0:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:TSBYPASS_MUX" title="IOI1:TSBYPASS_MUX">IOI1:TSBYPASS_MUX</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:TFF1_SRVAL" title="~IOI1:TFF1_SRVAL">~IOI1:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:OFF1_SRVAL" title="~IOI1:OFF1_SRVAL">~IOI1:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IFF1_SRVAL" title="~IOI1:IFF1_SRVAL">~IOI1:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IFF_TSBYPASS_ENABLE" title="IOI1:IFF_TSBYPASS_ENABLE">IOI1:IFF_TSBYPASS_ENABLE</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI0:O2_DDRMUX" title="IOI0:O2_DDRMUX">IOI0:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[1]">IOI0:IDDRIN_MUX[1]</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:MISR_CLOCK" title="IOI1:MISR_CLOCK[1]">IOI1:MISR_CLOCK[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI1:IFF_DELAY_ENABLE" title="IOI1:IFF_DELAY_ENABLE">IOI1:IFF_DELAY_ENABLE</a></td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI1:MISR_CLOCK" title="IOI1:MISR_CLOCK[0]">IOI1:MISR_CLOCK[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[0]">IOI1:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[1]">IOI1:PCICE_MUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI1:READBACK_I" title="IOI1:READBACK_I">IOI1:READBACK_I</a></td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:MISR_CLOCK" title="IOI2:MISR_CLOCK[0]">IOI2:MISR_CLOCK[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:PCICE_MUX" title="IOI2:PCICE_MUX[0]">IOI2:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:PCICE_MUX" title="IOI2:PCICE_MUX[1]">IOI2:PCICE_MUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:READBACK_I" title="IOI2:READBACK_I">IOI2:READBACK_I</a></td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:MISR_CLOCK" title="IOI2:MISR_CLOCK[1]">IOI2:MISR_CLOCK[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IFF_DELAY_ENABLE" title="IOI2:IFF_DELAY_ENABLE">IOI2:IFF_DELAY_ENABLE</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[1]">IOI2:IDDRIN_MUX[1]</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TFF1_SRVAL" title="~IOI2:TFF1_SRVAL">~IOI2:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OFF1_SRVAL" title="~IOI2:OFF1_SRVAL">~IOI2:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IFF1_SRVAL" title="~IOI2:IFF1_SRVAL">~IOI2:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IFF_TSBYPASS_ENABLE" title="IOI2:IFF_TSBYPASS_ENABLE">IOI2:IFF_TSBYPASS_ENABLE</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI2:TSBYPASS_MUX" title="IOI2:TSBYPASS_MUX">IOI2:TSBYPASS_MUX</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TFF2_SRVAL" title="~IOI2:TFF2_SRVAL">~IOI2:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OFF2_SRVAL" title="~IOI2:OFF2_SRVAL">~IOI2:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:MISR_ENABLE" title="IOI2:MISR_ENABLE">IOI2:MISR_ENABLE</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>47</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:MISR_RESET" title="IOI2:MISR_RESET">IOI2:MISR_RESET</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IFF1_INIT" title="~IOI2:IFF1_INIT">~IOI2:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:I_TSBYPASS_ENABLE" title="IOI2:I_TSBYPASS_ENABLE">IOI2:I_TSBYPASS_ENABLE</a></td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TFF_INIT" title="~IOI2:TFF_INIT">~IOI2:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OFF_INIT" title="~IOI2:OFF_INIT">~IOI2:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IFF_SYNC" title="IOI2:IFF_SYNC">IOI2:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[0]">IOI2:IDDRIN_MUX[0]</a></td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TFF_REV_ENABLE" title="IOI2:TFF_REV_ENABLE">IOI2:TFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OFF_REV_ENABLE" title="IOI2:OFF_REV_ENABLE">IOI2:OFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IFF_REV_ENABLE" title="IOI2:IFF_REV_ENABLE">IOI2:IFF_REV_ENABLE</a></td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TFF_SR_ENABLE" title="IOI2:TFF_SR_ENABLE">IOI2:TFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OFF_SR_ENABLE" title="IOI2:OFF_SR_ENABLE">IOI2:OFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IFF_SR_ENABLE" title="IOI2:IFF_SR_ENABLE">IOI2:IFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:I_DELAY_ENABLE" title="IOI2:I_DELAY_ENABLE">IOI2:I_DELAY_ENABLE</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:INV.T2" title="IOI2:INV.T2">IOI2:INV.T2</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:INV.O2" title="IOI2:INV.O2">IOI2:INV.O2</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IFF_LATCH" title="IOI2:IFF_LATCH">IOI2:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:INV.REV" title="~IOI2:INV.REV">~IOI2:INV.REV</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:INV.T1" title="IOI2:INV.T1">IOI2:INV.T1</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:INV.O1" title="IOI2:INV.O1">IOI2:INV.O1</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IFF2_INIT" title="~IOI2:IFF2_INIT">~IOI2:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:INV.ICLK2" title="~IOI2:INV.ICLK2">~IOI2:INV.ICLK2</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TFF_SYNC" title="IOI2:TFF_SYNC">IOI2:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OFF_SYNC" title="IOI2:OFF_SYNC">IOI2:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI2:INV.ICLK1" title="~IOI2:INV.ICLK1">~IOI2:INV.ICLK1</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TMUX" title="IOI2:TMUX[1]">IOI2:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OMUX" title="IOI2:OMUX[1]">IOI2:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI2:INV.ICE" title="~IOI2:INV.ICE">~IOI2:INV.ICE</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TMUX" title="IOI2:TMUX[3]">IOI2:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OMUX" title="IOI2:OMUX[3]">IOI2:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI2:INV.OTCLK2" title="~IOI2:INV.OTCLK2">~IOI2:INV.OTCLK2</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TMUX" title="IOI2:TMUX[0]">IOI2:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OMUX" title="IOI2:OMUX[0]">IOI2:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IFF2_SRVAL" title="~IOI2:IFF2_SRVAL">~IOI2:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:INV.OTCLK1" title="~IOI2:INV.OTCLK1">~IOI2:INV.OTCLK1</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TFF1_LATCH" title="IOI2:TFF1_LATCH">IOI2:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OFF1_LATCH" title="IOI2:OFF1_LATCH">IOI2:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI2:INV.TCE" title="~IOI2:INV.TCE">~IOI2:INV.TCE</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TFF2_LATCH" title="IOI2:TFF2_LATCH">IOI2:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OFF2_LATCH" title="IOI2:OFF2_LATCH">IOI2:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3E-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[2]">IOI2:IDDRIN_MUX[2]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-IOI.S3E-IOI2:TMUX" title="IOI2:TMUX[2]">IOI2:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3E-IOI2:OMUX" title="IOI2:OMUX[2]">IOI2:OMUX[2]</a></td><td>-</td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:MISR_CLOCK"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:MISR_CLOCK"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:MISR_CLOCK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:MISR_CLOCK</th><th>[0, 0, 1]</th><th>[0, 0, 0]</th></tr>
<tr><th>IOI1:MISR_CLOCK</th><th>[0, 0, 38]</th><th>[0, 0, 39]</th></tr>
<tr><th>IOI2:MISR_CLOCK</th><th>[0, 0, 41]</th><th>[0, 0, 40]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OTCLK1</td><td>0</td><td>1</td></tr>
<tr><td>OTCLK2</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:O2_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:O2_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O2_DDRMUX</th><th>[0, 0, 37]</th></tr>
<tr><th>IOI1:O2_DDRMUX</th><th>[0, 0, 2]</th></tr>
<tr><td>O2</td><td>0</td></tr>
<tr><td>ODDRIN2</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:INV.ICE"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:INV.ICLK1"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:INV.ICLK2"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:INV.OTCLK1"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:INV.OTCLK2"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:INV.REV"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:INV.TCE"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:INV.ICE"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:INV.ICLK1"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:INV.ICLK2"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:INV.OTCLK1"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:INV.OTCLK2"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:INV.REV"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:INV.TCE"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:INV.ICE"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:INV.ICLK1"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:INV.ICLK2"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:INV.OTCLK1"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:INV.OTCLK2"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:INV.REV"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:INV.TCE"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_INIT</th><th>[0, 2, 7]</th></tr>
<tr><th>IOI0:IFF1_SRVAL</th><th>[0, 2, 3]</th></tr>
<tr><th>IOI0:IFF2_INIT</th><th>[0, 2, 12]</th></tr>
<tr><th>IOI0:IFF2_SRVAL</th><th>[0, 2, 16]</th></tr>
<tr><th>IOI0:INV.ICE</th><th>[0, 3, 14]</th></tr>
<tr><th>IOI0:INV.ICLK1</th><th>[0, 3, 13]</th></tr>
<tr><th>IOI0:INV.ICLK2</th><th>[0, 3, 12]</th></tr>
<tr><th>IOI0:INV.OTCLK1</th><th>[0, 3, 16]</th></tr>
<tr><th>IOI0:INV.OTCLK2</th><th>[0, 3, 15]</th></tr>
<tr><th>IOI0:INV.REV</th><th>[0, 3, 11]</th></tr>
<tr><th>IOI0:INV.TCE</th><th>[0, 3, 17]</th></tr>
<tr><th>IOI0:OFF1_SRVAL</th><th>[0, 1, 3]</th></tr>
<tr><th>IOI0:OFF2_SRVAL</th><th>[0, 1, 5]</th></tr>
<tr><th>IOI0:OFF_INIT</th><th>[0, 1, 8]</th></tr>
<tr><th>IOI0:TFF1_SRVAL</th><th>[0, 0, 3]</th></tr>
<tr><th>IOI0:TFF2_SRVAL</th><th>[0, 0, 5]</th></tr>
<tr><th>IOI0:TFF_INIT</th><th>[0, 0, 8]</th></tr>
<tr><th>IOI1:IFF1_INIT</th><th>[0, 2, 32]</th></tr>
<tr><th>IOI1:IFF1_SRVAL</th><th>[0, 2, 36]</th></tr>
<tr><th>IOI1:IFF2_INIT</th><th>[0, 2, 27]</th></tr>
<tr><th>IOI1:IFF2_SRVAL</th><th>[0, 2, 23]</th></tr>
<tr><th>IOI1:INV.ICE</th><th>[0, 3, 25]</th></tr>
<tr><th>IOI1:INV.ICLK1</th><th>[0, 3, 26]</th></tr>
<tr><th>IOI1:INV.ICLK2</th><th>[0, 3, 27]</th></tr>
<tr><th>IOI1:INV.OTCLK1</th><th>[0, 3, 23]</th></tr>
<tr><th>IOI1:INV.OTCLK2</th><th>[0, 3, 24]</th></tr>
<tr><th>IOI1:INV.REV</th><th>[0, 3, 28]</th></tr>
<tr><th>IOI1:INV.TCE</th><th>[0, 3, 22]</th></tr>
<tr><th>IOI1:OFF1_SRVAL</th><th>[0, 1, 36]</th></tr>
<tr><th>IOI1:OFF2_SRVAL</th><th>[0, 1, 34]</th></tr>
<tr><th>IOI1:OFF_INIT</th><th>[0, 1, 31]</th></tr>
<tr><th>IOI1:TFF1_SRVAL</th><th>[0, 0, 36]</th></tr>
<tr><th>IOI1:TFF2_SRVAL</th><th>[0, 0, 34]</th></tr>
<tr><th>IOI1:TFF_INIT</th><th>[0, 0, 31]</th></tr>
<tr><th>IOI2:IFF1_INIT</th><th>[0, 2, 47]</th></tr>
<tr><th>IOI2:IFF1_SRVAL</th><th>[0, 2, 43]</th></tr>
<tr><th>IOI2:IFF2_INIT</th><th>[0, 2, 52]</th></tr>
<tr><th>IOI2:IFF2_SRVAL</th><th>[0, 2, 56]</th></tr>
<tr><th>IOI2:INV.ICE</th><th>[0, 3, 54]</th></tr>
<tr><th>IOI2:INV.ICLK1</th><th>[0, 3, 53]</th></tr>
<tr><th>IOI2:INV.ICLK2</th><th>[0, 3, 52]</th></tr>
<tr><th>IOI2:INV.OTCLK1</th><th>[0, 3, 56]</th></tr>
<tr><th>IOI2:INV.OTCLK2</th><th>[0, 3, 55]</th></tr>
<tr><th>IOI2:INV.REV</th><th>[0, 3, 51]</th></tr>
<tr><th>IOI2:INV.TCE</th><th>[0, 3, 57]</th></tr>
<tr><th>IOI2:OFF1_SRVAL</th><th>[0, 1, 43]</th></tr>
<tr><th>IOI2:OFF2_SRVAL</th><th>[0, 1, 45]</th></tr>
<tr><th>IOI2:OFF_INIT</th><th>[0, 1, 48]</th></tr>
<tr><th>IOI2:TFF1_SRVAL</th><th>[0, 0, 43]</th></tr>
<tr><th>IOI2:TFF2_SRVAL</th><th>[0, 0, 45]</th></tr>
<tr><th>IOI2:TFF_INIT</th><th>[0, 0, 48]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:IFF_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:IFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:IFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:INV.O1"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:INV.O2"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:INV.T1"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:INV.T2"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:I_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:MISR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:MISR_RESET"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:OFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:OFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:READBACK_I"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:TFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:TFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI0:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IFF_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:INV.O1"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:INV.O2"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:INV.T1"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:INV.T2"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:I_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:MISR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:MISR_RESET"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:OFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:OFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:READBACK_I"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IFF_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:INV.O1"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:INV.O2"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:INV.T1"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:INV.T2"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:I_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:MISR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:MISR_RESET"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:OFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:OFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:READBACK_I"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY_ENABLE</th><th>[0, 3, 1]</th></tr>
<tr><th>IOI0:IFF_LATCH</th><th>[0, 2, 11]</th></tr>
<tr><th>IOI0:IFF_REV_ENABLE</th><th>[0, 2, 9]</th></tr>
<tr><th>IOI0:IFF_SR_ENABLE</th><th>[0, 2, 10]</th></tr>
<tr><th>IOI0:IFF_SYNC</th><th>[0, 2, 8]</th></tr>
<tr><th>IOI0:IFF_TSBYPASS_ENABLE</th><th>[0, 3, 3]</th></tr>
<tr><th>IOI0:INV.O1</th><th>[0, 1, 12]</th></tr>
<tr><th>IOI0:INV.O2</th><th>[0, 1, 11]</th></tr>
<tr><th>IOI0:INV.T1</th><th>[0, 0, 12]</th></tr>
<tr><th>IOI0:INV.T2</th><th>[0, 0, 11]</th></tr>
<tr><th>IOI0:I_DELAY_ENABLE</th><th>[0, 3, 10]</th></tr>
<tr><th>IOI0:I_TSBYPASS_ENABLE</th><th>[0, 3, 7]</th></tr>
<tr><th>IOI0:MISR_ENABLE</th><th>[0, 0, 6]</th></tr>
<tr><th>IOI0:MISR_RESET</th><th>[0, 0, 7]</th></tr>
<tr><th>IOI0:OFF1_LATCH</th><th>[0, 1, 17]</th></tr>
<tr><th>IOI0:OFF2_LATCH</th><th>[0, 1, 18]</th></tr>
<tr><th>IOI0:OFF_REV_ENABLE</th><th>[0, 1, 9]</th></tr>
<tr><th>IOI0:OFF_SR_ENABLE</th><th>[0, 1, 10]</th></tr>
<tr><th>IOI0:OFF_SYNC</th><th>[0, 1, 13]</th></tr>
<tr><th>IOI0:READBACK_I</th><th>[0, 3, 0]</th></tr>
<tr><th>IOI0:TFF1_LATCH</th><th>[0, 0, 17]</th></tr>
<tr><th>IOI0:TFF2_LATCH</th><th>[0, 0, 18]</th></tr>
<tr><th>IOI0:TFF_REV_ENABLE</th><th>[0, 0, 9]</th></tr>
<tr><th>IOI0:TFF_SR_ENABLE</th><th>[0, 0, 10]</th></tr>
<tr><th>IOI0:TFF_SYNC</th><th>[0, 0, 13]</th></tr>
<tr><th>IOI1:IFF_DELAY_ENABLE</th><th>[0, 3, 38]</th></tr>
<tr><th>IOI1:IFF_LATCH</th><th>[0, 2, 28]</th></tr>
<tr><th>IOI1:IFF_REV_ENABLE</th><th>[0, 2, 30]</th></tr>
<tr><th>IOI1:IFF_SR_ENABLE</th><th>[0, 2, 29]</th></tr>
<tr><th>IOI1:IFF_SYNC</th><th>[0, 2, 31]</th></tr>
<tr><th>IOI1:IFF_TSBYPASS_ENABLE</th><th>[0, 3, 36]</th></tr>
<tr><th>IOI1:INV.O1</th><th>[0, 1, 27]</th></tr>
<tr><th>IOI1:INV.O2</th><th>[0, 1, 28]</th></tr>
<tr><th>IOI1:INV.T1</th><th>[0, 0, 27]</th></tr>
<tr><th>IOI1:INV.T2</th><th>[0, 0, 28]</th></tr>
<tr><th>IOI1:I_DELAY_ENABLE</th><th>[0, 3, 29]</th></tr>
<tr><th>IOI1:I_TSBYPASS_ENABLE</th><th>[0, 3, 32]</th></tr>
<tr><th>IOI1:MISR_ENABLE</th><th>[0, 0, 33]</th></tr>
<tr><th>IOI1:MISR_RESET</th><th>[0, 0, 32]</th></tr>
<tr><th>IOI1:OFF1_LATCH</th><th>[0, 1, 22]</th></tr>
<tr><th>IOI1:OFF2_LATCH</th><th>[0, 1, 21]</th></tr>
<tr><th>IOI1:OFF_REV_ENABLE</th><th>[0, 1, 30]</th></tr>
<tr><th>IOI1:OFF_SR_ENABLE</th><th>[0, 1, 29]</th></tr>
<tr><th>IOI1:OFF_SYNC</th><th>[0, 1, 26]</th></tr>
<tr><th>IOI1:READBACK_I</th><th>[0, 3, 39]</th></tr>
<tr><th>IOI1:TFF1_LATCH</th><th>[0, 0, 22]</th></tr>
<tr><th>IOI1:TFF2_LATCH</th><th>[0, 0, 21]</th></tr>
<tr><th>IOI1:TFF_REV_ENABLE</th><th>[0, 0, 30]</th></tr>
<tr><th>IOI1:TFF_SR_ENABLE</th><th>[0, 0, 29]</th></tr>
<tr><th>IOI1:TFF_SYNC</th><th>[0, 0, 26]</th></tr>
<tr><th>IOI2:IFF_DELAY_ENABLE</th><th>[0, 3, 41]</th></tr>
<tr><th>IOI2:IFF_LATCH</th><th>[0, 2, 51]</th></tr>
<tr><th>IOI2:IFF_REV_ENABLE</th><th>[0, 2, 49]</th></tr>
<tr><th>IOI2:IFF_SR_ENABLE</th><th>[0, 2, 50]</th></tr>
<tr><th>IOI2:IFF_SYNC</th><th>[0, 2, 48]</th></tr>
<tr><th>IOI2:IFF_TSBYPASS_ENABLE</th><th>[0, 3, 43]</th></tr>
<tr><th>IOI2:INV.O1</th><th>[0, 1, 52]</th></tr>
<tr><th>IOI2:INV.O2</th><th>[0, 1, 51]</th></tr>
<tr><th>IOI2:INV.T1</th><th>[0, 0, 52]</th></tr>
<tr><th>IOI2:INV.T2</th><th>[0, 0, 51]</th></tr>
<tr><th>IOI2:I_DELAY_ENABLE</th><th>[0, 3, 50]</th></tr>
<tr><th>IOI2:I_TSBYPASS_ENABLE</th><th>[0, 3, 47]</th></tr>
<tr><th>IOI2:MISR_ENABLE</th><th>[0, 0, 46]</th></tr>
<tr><th>IOI2:MISR_RESET</th><th>[0, 0, 47]</th></tr>
<tr><th>IOI2:OFF1_LATCH</th><th>[0, 1, 57]</th></tr>
<tr><th>IOI2:OFF2_LATCH</th><th>[0, 1, 58]</th></tr>
<tr><th>IOI2:OFF_REV_ENABLE</th><th>[0, 1, 49]</th></tr>
<tr><th>IOI2:OFF_SR_ENABLE</th><th>[0, 1, 50]</th></tr>
<tr><th>IOI2:OFF_SYNC</th><th>[0, 1, 53]</th></tr>
<tr><th>IOI2:READBACK_I</th><th>[0, 3, 40]</th></tr>
<tr><th>IOI2:TFF1_LATCH</th><th>[0, 0, 57]</th></tr>
<tr><th>IOI2:TFF2_LATCH</th><th>[0, 0, 58]</th></tr>
<tr><th>IOI2:TFF_REV_ENABLE</th><th>[0, 0, 49]</th></tr>
<tr><th>IOI2:TFF_SR_ENABLE</th><th>[0, 0, 50]</th></tr>
<tr><th>IOI2:TFF_SYNC</th><th>[0, 0, 53]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:TMUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TMUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TMUX</th><th>[0, 0, 15]</th><th>[0, 0, 19]</th><th>[0, 0, 14]</th><th>[0, 0, 16]</th></tr>
<tr><th>IOI1:TMUX</th><th>[0, 0, 24]</th><th>[0, 0, 20]</th><th>[0, 0, 25]</th><th>[0, 0, 23]</th></tr>
<tr><th>IOI2:TMUX</th><th>[0, 0, 55]</th><th>[0, 0, 59]</th><th>[0, 0, 54]</th><th>[0, 0, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>T2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:PCICE_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:PCICE_MUX</th><th>[0, 2, 0]</th><th>[0, 1, 0]</th></tr>
<tr><th>IOI1:PCICE_MUX</th><th>[0, 2, 39]</th><th>[0, 1, 39]</th></tr>
<tr><th>IOI2:PCICE_MUX</th><th>[0, 2, 40]</th><th>[0, 1, 40]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OCE</td><td>0</td><td>1</td></tr>
<tr><td>PCICE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:O1_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:O1_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1_DDRMUX</th><th>[0, 1, 35]</th></tr>
<tr><th>IOI1:O1_DDRMUX</th><th>[0, 1, 4]</th></tr>
<tr><td>O1</td><td>0</td></tr>
<tr><td>ODDRIN1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:OMUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:OMUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OMUX</th><th>[0, 1, 15]</th><th>[0, 1, 19]</th><th>[0, 1, 14]</th><th>[0, 1, 16]</th></tr>
<tr><th>IOI1:OMUX</th><th>[0, 1, 24]</th><th>[0, 1, 20]</th><th>[0, 1, 25]</th><th>[0, 1, 23]</th></tr>
<tr><th>IOI2:OMUX</th><th>[0, 1, 55]</th><th>[0, 1, 59]</th><th>[0, 1, 54]</th><th>[0, 1, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>O2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TSBYPASS_MUX</th><th>[0, 3, 4]</th></tr>
<tr><th>IOI1:TSBYPASS_MUX</th><th>[0, 3, 35]</th></tr>
<tr><th>IOI2:TSBYPASS_MUX</th><th>[0, 3, 44]</th></tr>
<tr><td>TMUX</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3E-IOI0:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI1:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3E-IOI2:IDDRIN_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IDDRIN_MUX</th><th>[0, 3, 21]</th><th>[0, 3, 37]</th><th>[0, 3, 8]</th></tr>
<tr><th>IOI1:IDDRIN_MUX</th><th>[0, 3, 18]</th><th>[0, 3, 2]</th><th>[0, 3, 30]</th></tr>
<tr><th>IOI2:IDDRIN_MUX</th><th>[0, 3, 58]</th><th>[0, 3, 42]</th><th>[0, 3, 48]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IFFDMUX</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IDDRIN1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>IDDRIN2</td><td>1</td><td>0</td><td>0</td></tr>
</table>
</section>
<section id="ioi-s3a-lr">
<h3><code class="docutils literal notranslate"><span class="pre">IOI.S3A.LR</span></code><a class="headerlink" href="#ioi-s3a-lr" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="5">IOI.S3A.LR bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:MISR_CLOCK" title="IOI0:MISR_CLOCK[0]">IOI0:MISR_CLOCK[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[0]">IOI0:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[1]">IOI0:PCICE_MUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:READBACK_I" title="IOI0:READBACK_I">IOI0:READBACK_I</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:MISR_CLOCK" title="IOI0:MISR_CLOCK[1]">IOI0:MISR_CLOCK[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:IFF_DELAY_ENABLE" title="IOI0:IFF_DELAY_ENABLE">IOI0:IFF_DELAY_ENABLE</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:O2_DDRMUX" title="IOI1:O2_DDRMUX">IOI1:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[1]">IOI1:IDDRIN_MUX[1]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:TFF1_SRVAL" title="~IOI0:TFF1_SRVAL">~IOI0:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:OFF1_SRVAL" title="~IOI0:OFF1_SRVAL">~IOI0:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:IFF1_SRVAL" title="~IOI0:IFF1_SRVAL">~IOI0:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:IFF_TSBYPASS_ENABLE" title="IOI0:IFF_TSBYPASS_ENABLE">IOI0:IFF_TSBYPASS_ENABLE</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:O1_DDRMUX" title="IOI1:O1_DDRMUX">IOI1:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:TSBYPASS_MUX" title="IOI0:TSBYPASS_MUX">IOI0:TSBYPASS_MUX</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:TFF2_SRVAL" title="~IOI0:TFF2_SRVAL">~IOI0:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:OFF2_SRVAL" title="~IOI0:OFF2_SRVAL">~IOI0:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:MISR_ENABLE" title="IOI0:MISR_ENABLE">IOI0:MISR_ENABLE</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:MISR_RESET" title="IOI0:MISR_RESET">IOI0:MISR_RESET</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:IFF1_INIT" title="~IOI0:IFF1_INIT">~IOI0:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:I_TSBYPASS_ENABLE" title="IOI0:I_TSBYPASS_ENABLE">IOI0:I_TSBYPASS_ENABLE</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:TFF_INIT" title="~IOI0:TFF_INIT">~IOI0:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:OFF_INIT" title="~IOI0:OFF_INIT">~IOI0:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:IFF_SYNC" title="IOI0:IFF_SYNC">IOI0:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[0]">IOI0:IDDRIN_MUX[0]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:TFF_REV_ENABLE" title="IOI0:TFF_REV_ENABLE">IOI0:TFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:OFF_REV_ENABLE" title="IOI0:OFF_REV_ENABLE">IOI0:OFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:IFF_REV_ENABLE" title="IOI0:IFF_REV_ENABLE">IOI0:IFF_REV_ENABLE</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:TFF_SR_ENABLE" title="IOI0:TFF_SR_ENABLE">IOI0:TFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:OFF_SR_ENABLE" title="IOI0:OFF_SR_ENABLE">IOI0:OFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:IFF_SR_ENABLE" title="IOI0:IFF_SR_ENABLE">IOI0:IFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:I_DELAY_ENABLE" title="IOI0:I_DELAY_ENABLE">IOI0:I_DELAY_ENABLE</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:INV.T2" title="IOI0:INV.T2">IOI0:INV.T2</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:INV.O2" title="IOI0:INV.O2">IOI0:INV.O2</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:IFF_LATCH" title="IOI0:IFF_LATCH">IOI0:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:INV.REV" title="~IOI0:INV.REV">~IOI0:INV.REV</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:INV.T1" title="IOI0:INV.T1">IOI0:INV.T1</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:INV.O1" title="IOI0:INV.O1">IOI0:INV.O1</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:IFF2_INIT" title="~IOI0:IFF2_INIT">~IOI0:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:INV.ICLK2" title="~IOI0:INV.ICLK2">~IOI0:INV.ICLK2</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:TFF_SYNC" title="IOI0:TFF_SYNC">IOI0:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:OFF_SYNC" title="IOI0:OFF_SYNC">IOI0:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:INV.ICLK1" title="~IOI0:INV.ICLK1">~IOI0:INV.ICLK1</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:TMUX" title="IOI0:TMUX[1]">IOI0:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:OMUX" title="IOI0:OMUX[1]">IOI0:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:INV.ICE" title="~IOI0:INV.ICE">~IOI0:INV.ICE</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:TMUX" title="IOI0:TMUX[3]">IOI0:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:OMUX" title="IOI0:OMUX[3]">IOI0:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:INV.OTCLK2" title="~IOI0:INV.OTCLK2">~IOI0:INV.OTCLK2</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:TMUX" title="IOI0:TMUX[0]">IOI0:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:OMUX" title="IOI0:OMUX[0]">IOI0:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:IFF2_SRVAL" title="~IOI0:IFF2_SRVAL">~IOI0:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:INV.OTCLK1" title="~IOI0:INV.OTCLK1">~IOI0:INV.OTCLK1</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:TFF1_LATCH" title="IOI0:TFF1_LATCH">IOI0:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:OFF1_LATCH" title="IOI0:OFF1_LATCH">IOI0:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:INV.TCE" title="~IOI0:INV.TCE">~IOI0:INV.TCE</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:TFF2_LATCH" title="IOI0:TFF2_LATCH">IOI0:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:OFF2_LATCH" title="IOI0:OFF2_LATCH">IOI0:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[2]">IOI1:IDDRIN_MUX[2]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:TMUX" title="IOI0:TMUX[2]">IOI0:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:OMUX" title="IOI0:OMUX[2]">IOI0:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:TMUX" title="IOI1:TMUX[2]">IOI1:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:OMUX" title="IOI1:OMUX[2]">IOI1:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:TFF2_LATCH" title="IOI1:TFF2_LATCH">IOI1:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:OFF2_LATCH" title="IOI1:OFF2_LATCH">IOI1:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[2]">IOI0:IDDRIN_MUX[2]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:TFF1_LATCH" title="IOI1:TFF1_LATCH">IOI1:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:OFF1_LATCH" title="IOI1:OFF1_LATCH">IOI1:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:INV.TCE" title="~IOI1:INV.TCE">~IOI1:INV.TCE</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:TMUX" title="IOI1:TMUX[0]">IOI1:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:OMUX" title="IOI1:OMUX[0]">IOI1:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:IFF2_SRVAL" title="~IOI1:IFF2_SRVAL">~IOI1:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:INV.OTCLK1" title="~IOI1:INV.OTCLK1">~IOI1:INV.OTCLK1</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:TMUX" title="IOI1:TMUX[3]">IOI1:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:OMUX" title="IOI1:OMUX[3]">IOI1:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:INV.OTCLK2" title="~IOI1:INV.OTCLK2">~IOI1:INV.OTCLK2</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:TMUX" title="IOI1:TMUX[1]">IOI1:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:OMUX" title="IOI1:OMUX[1]">IOI1:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:INV.ICE" title="~IOI1:INV.ICE">~IOI1:INV.ICE</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:TFF_SYNC" title="IOI1:TFF_SYNC">IOI1:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:OFF_SYNC" title="IOI1:OFF_SYNC">IOI1:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:INV.ICLK1" title="~IOI1:INV.ICLK1">~IOI1:INV.ICLK1</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:INV.T1" title="IOI1:INV.T1">IOI1:INV.T1</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:INV.O1" title="IOI1:INV.O1">IOI1:INV.O1</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:IFF2_INIT" title="~IOI1:IFF2_INIT">~IOI1:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:INV.ICLK2" title="~IOI1:INV.ICLK2">~IOI1:INV.ICLK2</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:INV.T2" title="IOI1:INV.T2">IOI1:INV.T2</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:INV.O2" title="IOI1:INV.O2">IOI1:INV.O2</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:IFF_LATCH" title="IOI1:IFF_LATCH">IOI1:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:INV.REV" title="~IOI1:INV.REV">~IOI1:INV.REV</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:TFF_SR_ENABLE" title="IOI1:TFF_SR_ENABLE">IOI1:TFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:OFF_SR_ENABLE" title="IOI1:OFF_SR_ENABLE">IOI1:OFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:IFF_SR_ENABLE" title="IOI1:IFF_SR_ENABLE">IOI1:IFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:I_DELAY_ENABLE" title="IOI1:I_DELAY_ENABLE">IOI1:I_DELAY_ENABLE</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:TFF_REV_ENABLE" title="IOI1:TFF_REV_ENABLE">IOI1:TFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:OFF_REV_ENABLE" title="IOI1:OFF_REV_ENABLE">IOI1:OFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:IFF_REV_ENABLE" title="IOI1:IFF_REV_ENABLE">IOI1:IFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[0]">IOI1:IDDRIN_MUX[0]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:TFF_INIT" title="~IOI1:TFF_INIT">~IOI1:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:OFF_INIT" title="~IOI1:OFF_INIT">~IOI1:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:IFF_SYNC" title="IOI1:IFF_SYNC">IOI1:IFF_SYNC</a></td><td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:MISR_RESET" title="IOI1:MISR_RESET">IOI1:MISR_RESET</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:IFF1_INIT" title="~IOI1:IFF1_INIT">~IOI1:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:I_TSBYPASS_ENABLE" title="IOI1:I_TSBYPASS_ENABLE">IOI1:I_TSBYPASS_ENABLE</a></td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:MISR_ENABLE" title="IOI1:MISR_ENABLE">IOI1:MISR_ENABLE</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:TFF2_SRVAL" title="~IOI1:TFF2_SRVAL">~IOI1:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:OFF2_SRVAL" title="~IOI1:OFF2_SRVAL">~IOI1:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:O1_DDRMUX" title="IOI0:O1_DDRMUX">IOI0:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:TSBYPASS_MUX" title="IOI1:TSBYPASS_MUX">IOI1:TSBYPASS_MUX</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:TFF1_SRVAL" title="~IOI1:TFF1_SRVAL">~IOI1:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:OFF1_SRVAL" title="~IOI1:OFF1_SRVAL">~IOI1:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:IFF1_SRVAL" title="~IOI1:IFF1_SRVAL">~IOI1:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:IFF_TSBYPASS_ENABLE" title="IOI1:IFF_TSBYPASS_ENABLE">IOI1:IFF_TSBYPASS_ENABLE</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:O2_DDRMUX" title="IOI0:O2_DDRMUX">IOI0:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[1]">IOI0:IDDRIN_MUX[1]</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:MISR_CLOCK" title="IOI1:MISR_CLOCK[1]">IOI1:MISR_CLOCK[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:IFF_DELAY_ENABLE" title="IOI1:IFF_DELAY_ENABLE">IOI1:IFF_DELAY_ENABLE</a></td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:MISR_CLOCK" title="IOI1:MISR_CLOCK[0]">IOI1:MISR_CLOCK[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[0]">IOI1:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[1]">IOI1:PCICE_MUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:READBACK_I" title="IOI1:READBACK_I">IOI1:READBACK_I</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:DELAY_COMMON" title="~IOI0:DELAY_COMMON">~IOI0:DELAY_COMMON</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:DELAY_COMMON" title="~IOI1:DELAY_COMMON">~IOI1:DELAY_COMMON</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:IFF_DELAY" title="~IOI1:IFF_DELAY[0]">~IOI1:IFF_DELAY[0]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:DELAY_VARIABLE" title="IOI0:DELAY_VARIABLE">IOI0:DELAY_VARIABLE</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:I_DELAY" title="~IOI0:I_DELAY[1]">~IOI0:I_DELAY[1]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:I_DELAY" title="~IOI0:I_DELAY[2]">~IOI0:I_DELAY[2]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:IFF_DELAY" title="~IOI0:IFF_DELAY[0]">~IOI0:IFF_DELAY[0]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:I_DELAY" title="~IOI0:I_DELAY[0]">~IOI0:I_DELAY[0]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI0:IFF_DELAY" title="~IOI0:IFF_DELAY[1]">~IOI0:IFF_DELAY[1]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:I_DELAY" title="~IOI1:I_DELAY[0]">~IOI1:I_DELAY[0]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:I_DELAY" title="~IOI1:I_DELAY[1]">~IOI1:I_DELAY[1]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:I_DELAY" title="~IOI1:I_DELAY[2]">~IOI1:I_DELAY[2]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:DELAY_VARIABLE" title="IOI1:DELAY_VARIABLE">IOI1:DELAY_VARIABLE</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.LR-IOI1:IFF_DELAY" title="~IOI1:IFF_DELAY[1]">~IOI1:IFF_DELAY[1]</a></td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:MISR_CLOCK"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:MISR_CLOCK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:MISR_CLOCK</th><th>[0, 0, 1]</th><th>[0, 0, 0]</th></tr>
<tr><th>IOI1:MISR_CLOCK</th><th>[0, 0, 38]</th><th>[0, 0, 39]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OTCLK1</td><td>0</td><td>1</td></tr>
<tr><td>OTCLK2</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:O2_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:O2_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O2_DDRMUX</th><th>[0, 0, 37]</th></tr>
<tr><th>IOI1:O2_DDRMUX</th><th>[0, 0, 2]</th></tr>
<tr><td>O2</td><td>0</td></tr>
<tr><td>ODDRIN2</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:INV.ICE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:INV.ICLK1"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:INV.ICLK2"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:INV.OTCLK1"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:INV.OTCLK2"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:INV.REV"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:INV.TCE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:DELAY_COMMON"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:INV.ICE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:INV.ICLK1"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:INV.ICLK2"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:INV.OTCLK1"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:INV.OTCLK2"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:INV.REV"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:INV.TCE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:DELAY_COMMON</th><th>[0, 3, 41]</th></tr>
<tr><th>IOI0:IFF1_INIT</th><th>[0, 2, 7]</th></tr>
<tr><th>IOI0:IFF1_SRVAL</th><th>[0, 2, 3]</th></tr>
<tr><th>IOI0:IFF2_INIT</th><th>[0, 2, 12]</th></tr>
<tr><th>IOI0:IFF2_SRVAL</th><th>[0, 2, 16]</th></tr>
<tr><th>IOI0:INV.ICE</th><th>[0, 3, 14]</th></tr>
<tr><th>IOI0:INV.ICLK1</th><th>[0, 3, 13]</th></tr>
<tr><th>IOI0:INV.ICLK2</th><th>[0, 3, 12]</th></tr>
<tr><th>IOI0:INV.OTCLK1</th><th>[0, 3, 16]</th></tr>
<tr><th>IOI0:INV.OTCLK2</th><th>[0, 3, 15]</th></tr>
<tr><th>IOI0:INV.REV</th><th>[0, 3, 11]</th></tr>
<tr><th>IOI0:INV.TCE</th><th>[0, 3, 17]</th></tr>
<tr><th>IOI0:OFF1_SRVAL</th><th>[0, 1, 3]</th></tr>
<tr><th>IOI0:OFF2_SRVAL</th><th>[0, 1, 5]</th></tr>
<tr><th>IOI0:OFF_INIT</th><th>[0, 1, 8]</th></tr>
<tr><th>IOI0:TFF1_SRVAL</th><th>[0, 0, 3]</th></tr>
<tr><th>IOI0:TFF2_SRVAL</th><th>[0, 0, 5]</th></tr>
<tr><th>IOI0:TFF_INIT</th><th>[0, 0, 8]</th></tr>
<tr><th>IOI1:DELAY_COMMON</th><th>[0, 3, 42]</th></tr>
<tr><th>IOI1:IFF1_INIT</th><th>[0, 2, 32]</th></tr>
<tr><th>IOI1:IFF1_SRVAL</th><th>[0, 2, 36]</th></tr>
<tr><th>IOI1:IFF2_INIT</th><th>[0, 2, 27]</th></tr>
<tr><th>IOI1:IFF2_SRVAL</th><th>[0, 2, 23]</th></tr>
<tr><th>IOI1:INV.ICE</th><th>[0, 3, 25]</th></tr>
<tr><th>IOI1:INV.ICLK1</th><th>[0, 3, 26]</th></tr>
<tr><th>IOI1:INV.ICLK2</th><th>[0, 3, 27]</th></tr>
<tr><th>IOI1:INV.OTCLK1</th><th>[0, 3, 23]</th></tr>
<tr><th>IOI1:INV.OTCLK2</th><th>[0, 3, 24]</th></tr>
<tr><th>IOI1:INV.REV</th><th>[0, 3, 28]</th></tr>
<tr><th>IOI1:INV.TCE</th><th>[0, 3, 22]</th></tr>
<tr><th>IOI1:OFF1_SRVAL</th><th>[0, 1, 36]</th></tr>
<tr><th>IOI1:OFF2_SRVAL</th><th>[0, 1, 34]</th></tr>
<tr><th>IOI1:OFF_INIT</th><th>[0, 1, 31]</th></tr>
<tr><th>IOI1:TFF1_SRVAL</th><th>[0, 0, 36]</th></tr>
<tr><th>IOI1:TFF2_SRVAL</th><th>[0, 0, 34]</th></tr>
<tr><th>IOI1:TFF_INIT</th><th>[0, 0, 31]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:DELAY_VARIABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:IFF_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:IFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:IFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:INV.O1"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:INV.O2"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:INV.T1"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:INV.T2"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:I_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:MISR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:MISR_RESET"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:OFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:OFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:READBACK_I"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:TFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:TFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:DELAY_VARIABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:IFF_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:IFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:IFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:INV.O1"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:INV.O2"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:INV.T1"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:INV.T2"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:I_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:MISR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:MISR_RESET"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:OFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:OFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:READBACK_I"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:TFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:TFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:TFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:DELAY_VARIABLE</th><th>[0, 3, 48]</th></tr>
<tr><th>IOI0:IFF_DELAY_ENABLE</th><th>[0, 3, 1]</th></tr>
<tr><th>IOI0:IFF_LATCH</th><th>[0, 2, 11]</th></tr>
<tr><th>IOI0:IFF_REV_ENABLE</th><th>[0, 2, 9]</th></tr>
<tr><th>IOI0:IFF_SR_ENABLE</th><th>[0, 2, 10]</th></tr>
<tr><th>IOI0:IFF_SYNC</th><th>[0, 2, 8]</th></tr>
<tr><th>IOI0:IFF_TSBYPASS_ENABLE</th><th>[0, 3, 3]</th></tr>
<tr><th>IOI0:INV.O1</th><th>[0, 1, 12]</th></tr>
<tr><th>IOI0:INV.O2</th><th>[0, 1, 11]</th></tr>
<tr><th>IOI0:INV.T1</th><th>[0, 0, 12]</th></tr>
<tr><th>IOI0:INV.T2</th><th>[0, 0, 11]</th></tr>
<tr><th>IOI0:I_DELAY_ENABLE</th><th>[0, 3, 10]</th></tr>
<tr><th>IOI0:I_TSBYPASS_ENABLE</th><th>[0, 3, 7]</th></tr>
<tr><th>IOI0:MISR_ENABLE</th><th>[0, 0, 6]</th></tr>
<tr><th>IOI0:MISR_RESET</th><th>[0, 0, 7]</th></tr>
<tr><th>IOI0:OFF1_LATCH</th><th>[0, 1, 17]</th></tr>
<tr><th>IOI0:OFF2_LATCH</th><th>[0, 1, 18]</th></tr>
<tr><th>IOI0:OFF_REV_ENABLE</th><th>[0, 1, 9]</th></tr>
<tr><th>IOI0:OFF_SR_ENABLE</th><th>[0, 1, 10]</th></tr>
<tr><th>IOI0:OFF_SYNC</th><th>[0, 1, 13]</th></tr>
<tr><th>IOI0:READBACK_I</th><th>[0, 3, 0]</th></tr>
<tr><th>IOI0:TFF1_LATCH</th><th>[0, 0, 17]</th></tr>
<tr><th>IOI0:TFF2_LATCH</th><th>[0, 0, 18]</th></tr>
<tr><th>IOI0:TFF_REV_ENABLE</th><th>[0, 0, 9]</th></tr>
<tr><th>IOI0:TFF_SR_ENABLE</th><th>[0, 0, 10]</th></tr>
<tr><th>IOI0:TFF_SYNC</th><th>[0, 0, 13]</th></tr>
<tr><th>IOI1:DELAY_VARIABLE</th><th>[0, 3, 57]</th></tr>
<tr><th>IOI1:IFF_DELAY_ENABLE</th><th>[0, 3, 38]</th></tr>
<tr><th>IOI1:IFF_LATCH</th><th>[0, 2, 28]</th></tr>
<tr><th>IOI1:IFF_REV_ENABLE</th><th>[0, 2, 30]</th></tr>
<tr><th>IOI1:IFF_SR_ENABLE</th><th>[0, 2, 29]</th></tr>
<tr><th>IOI1:IFF_SYNC</th><th>[0, 2, 31]</th></tr>
<tr><th>IOI1:IFF_TSBYPASS_ENABLE</th><th>[0, 3, 36]</th></tr>
<tr><th>IOI1:INV.O1</th><th>[0, 1, 27]</th></tr>
<tr><th>IOI1:INV.O2</th><th>[0, 1, 28]</th></tr>
<tr><th>IOI1:INV.T1</th><th>[0, 0, 27]</th></tr>
<tr><th>IOI1:INV.T2</th><th>[0, 0, 28]</th></tr>
<tr><th>IOI1:I_DELAY_ENABLE</th><th>[0, 3, 29]</th></tr>
<tr><th>IOI1:I_TSBYPASS_ENABLE</th><th>[0, 3, 32]</th></tr>
<tr><th>IOI1:MISR_ENABLE</th><th>[0, 0, 33]</th></tr>
<tr><th>IOI1:MISR_RESET</th><th>[0, 0, 32]</th></tr>
<tr><th>IOI1:OFF1_LATCH</th><th>[0, 1, 22]</th></tr>
<tr><th>IOI1:OFF2_LATCH</th><th>[0, 1, 21]</th></tr>
<tr><th>IOI1:OFF_REV_ENABLE</th><th>[0, 1, 30]</th></tr>
<tr><th>IOI1:OFF_SR_ENABLE</th><th>[0, 1, 29]</th></tr>
<tr><th>IOI1:OFF_SYNC</th><th>[0, 1, 26]</th></tr>
<tr><th>IOI1:READBACK_I</th><th>[0, 3, 39]</th></tr>
<tr><th>IOI1:TFF1_LATCH</th><th>[0, 0, 22]</th></tr>
<tr><th>IOI1:TFF2_LATCH</th><th>[0, 0, 21]</th></tr>
<tr><th>IOI1:TFF_REV_ENABLE</th><th>[0, 0, 30]</th></tr>
<tr><th>IOI1:TFF_SR_ENABLE</th><th>[0, 0, 29]</th></tr>
<tr><th>IOI1:TFF_SYNC</th><th>[0, 0, 26]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:TMUX"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TMUX</th><th>[0, 0, 15]</th><th>[0, 0, 19]</th><th>[0, 0, 14]</th><th>[0, 0, 16]</th></tr>
<tr><th>IOI1:TMUX</th><th>[0, 0, 24]</th><th>[0, 0, 20]</th><th>[0, 0, 25]</th><th>[0, 0, 23]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>T2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:PCICE_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:PCICE_MUX</th><th>[0, 2, 0]</th><th>[0, 1, 0]</th></tr>
<tr><th>IOI1:PCICE_MUX</th><th>[0, 2, 39]</th><th>[0, 1, 39]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OCE</td><td>0</td><td>1</td></tr>
<tr><td>PCICE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:O1_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:O1_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1_DDRMUX</th><th>[0, 1, 35]</th></tr>
<tr><th>IOI1:O1_DDRMUX</th><th>[0, 1, 4]</th></tr>
<tr><td>O1</td><td>0</td></tr>
<tr><td>ODDRIN1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:OMUX"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OMUX</th><th>[0, 1, 15]</th><th>[0, 1, 19]</th><th>[0, 1, 14]</th><th>[0, 1, 16]</th></tr>
<tr><th>IOI1:OMUX</th><th>[0, 1, 24]</th><th>[0, 1, 20]</th><th>[0, 1, 25]</th><th>[0, 1, 23]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>O2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TSBYPASS_MUX</th><th>[0, 3, 4]</th></tr>
<tr><th>IOI1:TSBYPASS_MUX</th><th>[0, 3, 35]</th></tr>
<tr><td>TMUX</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:IDDRIN_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IDDRIN_MUX</th><th>[0, 3, 21]</th><th>[0, 3, 37]</th><th>[0, 3, 8]</th></tr>
<tr><th>IOI1:IDDRIN_MUX</th><th>[0, 3, 18]</th><th>[0, 3, 2]</th><th>[0, 3, 30]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IFFDMUX</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IDDRIN1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>IDDRIN2</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:IFF_DELAY"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY</th><th>[0, 3, 53]</th><th>[0, 3, 51]</th></tr>
<tr><th>IOI1:IFF_DELAY</th><th>[0, 3, 58]</th><th>[0, 3, 47]</th></tr>
<tr><td>Inverted</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.LR-IOI0:I_DELAY"></div>
<div id="bits-xc3s-IOI.S3A.LR-IOI1:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:I_DELAY</th><th>[0, 3, 50]</th><th>[0, 3, 49]</th><th>[0, 3, 52]</th></tr>
<tr><th>IOI1:I_DELAY</th><th>[0, 3, 56]</th><th>[0, 3, 55]</th><th>[0, 3, 54]</th></tr>
<tr><td>Inverted</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
</section>
<section id="ioi-s3a-b">
<h3><code class="docutils literal notranslate"><span class="pre">IOI.S3A.B</span></code><a class="headerlink" href="#ioi-s3a-b" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="5">IOI.S3A.B bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:MISR_CLOCK" title="IOI0:MISR_CLOCK[0]">IOI0:MISR_CLOCK[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[0]">IOI0:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[1]">IOI0:PCICE_MUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:READBACK_I" title="IOI0:READBACK_I">IOI0:READBACK_I</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:MISR_CLOCK" title="IOI0:MISR_CLOCK[1]">IOI0:MISR_CLOCK[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IFF_DELAY_ENABLE" title="IOI0:IFF_DELAY_ENABLE">IOI0:IFF_DELAY_ENABLE</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:O2_DDRMUX" title="IOI1:O2_DDRMUX">IOI1:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[1]">IOI1:IDDRIN_MUX[1]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TFF1_SRVAL" title="~IOI0:TFF1_SRVAL">~IOI0:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OFF1_SRVAL" title="~IOI0:OFF1_SRVAL">~IOI0:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IFF1_SRVAL" title="~IOI0:IFF1_SRVAL">~IOI0:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IFF_TSBYPASS_ENABLE" title="IOI0:IFF_TSBYPASS_ENABLE">IOI0:IFF_TSBYPASS_ENABLE</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:O1_DDRMUX" title="IOI1:O1_DDRMUX">IOI1:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TSBYPASS_MUX" title="IOI0:TSBYPASS_MUX">IOI0:TSBYPASS_MUX</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TFF2_SRVAL" title="~IOI0:TFF2_SRVAL">~IOI0:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OFF2_SRVAL" title="~IOI0:OFF2_SRVAL">~IOI0:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:MISR_ENABLE" title="IOI0:MISR_ENABLE">IOI0:MISR_ENABLE</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:MISR_RESET" title="IOI0:MISR_RESET">IOI0:MISR_RESET</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IFF1_INIT" title="~IOI0:IFF1_INIT">~IOI0:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:I_TSBYPASS_ENABLE" title="IOI0:I_TSBYPASS_ENABLE">IOI0:I_TSBYPASS_ENABLE</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TFF_INIT" title="~IOI0:TFF_INIT">~IOI0:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OFF_INIT" title="~IOI0:OFF_INIT">~IOI0:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IFF_SYNC" title="IOI0:IFF_SYNC">IOI0:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[0]">IOI0:IDDRIN_MUX[0]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TFF_REV_ENABLE" title="IOI0:TFF_REV_ENABLE">IOI0:TFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OFF_REV_ENABLE" title="IOI0:OFF_REV_ENABLE">IOI0:OFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IFF_REV_ENABLE" title="IOI0:IFF_REV_ENABLE">IOI0:IFF_REV_ENABLE</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TFF_SR_ENABLE" title="IOI0:TFF_SR_ENABLE">IOI0:TFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OFF_SR_ENABLE" title="IOI0:OFF_SR_ENABLE">IOI0:OFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IFF_SR_ENABLE" title="IOI0:IFF_SR_ENABLE">IOI0:IFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:I_DELAY_ENABLE" title="IOI0:I_DELAY_ENABLE">IOI0:I_DELAY_ENABLE</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:INV.T2" title="IOI0:INV.T2">IOI0:INV.T2</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:INV.O2" title="IOI0:INV.O2">IOI0:INV.O2</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IFF_LATCH" title="IOI0:IFF_LATCH">IOI0:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:INV.REV" title="~IOI0:INV.REV">~IOI0:INV.REV</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:INV.T1" title="IOI0:INV.T1">IOI0:INV.T1</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:INV.O1" title="IOI0:INV.O1">IOI0:INV.O1</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IFF2_INIT" title="~IOI0:IFF2_INIT">~IOI0:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:INV.ICLK2" title="~IOI0:INV.ICLK2">~IOI0:INV.ICLK2</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TFF_SYNC" title="IOI0:TFF_SYNC">IOI0:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OFF_SYNC" title="IOI0:OFF_SYNC">IOI0:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:INV.ICLK1" title="~IOI0:INV.ICLK1">~IOI0:INV.ICLK1</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TMUX" title="IOI0:TMUX[1]">IOI0:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OMUX" title="IOI0:OMUX[1]">IOI0:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:INV.ICE" title="~IOI0:INV.ICE">~IOI0:INV.ICE</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TMUX" title="IOI0:TMUX[3]">IOI0:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OMUX" title="IOI0:OMUX[3]">IOI0:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:INV.OTCLK2" title="~IOI0:INV.OTCLK2">~IOI0:INV.OTCLK2</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TMUX" title="IOI0:TMUX[0]">IOI0:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OMUX" title="IOI0:OMUX[0]">IOI0:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IFF2_SRVAL" title="~IOI0:IFF2_SRVAL">~IOI0:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:INV.OTCLK1" title="~IOI0:INV.OTCLK1">~IOI0:INV.OTCLK1</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TFF1_LATCH" title="IOI0:TFF1_LATCH">IOI0:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OFF1_LATCH" title="IOI0:OFF1_LATCH">IOI0:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:INV.TCE" title="~IOI0:INV.TCE">~IOI0:INV.TCE</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TFF2_LATCH" title="IOI0:TFF2_LATCH">IOI0:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OFF2_LATCH" title="IOI0:OFF2_LATCH">IOI0:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[2]">IOI1:IDDRIN_MUX[2]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:TMUX" title="IOI0:TMUX[2]">IOI0:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:OMUX" title="IOI0:OMUX[2]">IOI0:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TMUX" title="IOI1:TMUX[2]">IOI1:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OMUX" title="IOI1:OMUX[2]">IOI1:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TFF2_LATCH" title="IOI1:TFF2_LATCH">IOI1:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OFF2_LATCH" title="IOI1:OFF2_LATCH">IOI1:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[2]">IOI0:IDDRIN_MUX[2]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TFF1_LATCH" title="IOI1:TFF1_LATCH">IOI1:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OFF1_LATCH" title="IOI1:OFF1_LATCH">IOI1:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:INV.TCE" title="~IOI1:INV.TCE">~IOI1:INV.TCE</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TMUX" title="IOI1:TMUX[0]">IOI1:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OMUX" title="IOI1:OMUX[0]">IOI1:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IFF2_SRVAL" title="~IOI1:IFF2_SRVAL">~IOI1:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:INV.OTCLK1" title="~IOI1:INV.OTCLK1">~IOI1:INV.OTCLK1</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TMUX" title="IOI1:TMUX[3]">IOI1:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OMUX" title="IOI1:OMUX[3]">IOI1:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:INV.OTCLK2" title="~IOI1:INV.OTCLK2">~IOI1:INV.OTCLK2</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TMUX" title="IOI1:TMUX[1]">IOI1:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OMUX" title="IOI1:OMUX[1]">IOI1:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:INV.ICE" title="~IOI1:INV.ICE">~IOI1:INV.ICE</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TFF_SYNC" title="IOI1:TFF_SYNC">IOI1:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OFF_SYNC" title="IOI1:OFF_SYNC">IOI1:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:INV.ICLK1" title="~IOI1:INV.ICLK1">~IOI1:INV.ICLK1</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:INV.T1" title="IOI1:INV.T1">IOI1:INV.T1</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:INV.O1" title="IOI1:INV.O1">IOI1:INV.O1</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IFF2_INIT" title="~IOI1:IFF2_INIT">~IOI1:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:INV.ICLK2" title="~IOI1:INV.ICLK2">~IOI1:INV.ICLK2</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:INV.T2" title="IOI1:INV.T2">IOI1:INV.T2</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:INV.O2" title="IOI1:INV.O2">IOI1:INV.O2</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IFF_LATCH" title="IOI1:IFF_LATCH">IOI1:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:INV.REV" title="~IOI1:INV.REV">~IOI1:INV.REV</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TFF_SR_ENABLE" title="IOI1:TFF_SR_ENABLE">IOI1:TFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OFF_SR_ENABLE" title="IOI1:OFF_SR_ENABLE">IOI1:OFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IFF_SR_ENABLE" title="IOI1:IFF_SR_ENABLE">IOI1:IFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:I_DELAY_ENABLE" title="IOI1:I_DELAY_ENABLE">IOI1:I_DELAY_ENABLE</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TFF_REV_ENABLE" title="IOI1:TFF_REV_ENABLE">IOI1:TFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OFF_REV_ENABLE" title="IOI1:OFF_REV_ENABLE">IOI1:OFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IFF_REV_ENABLE" title="IOI1:IFF_REV_ENABLE">IOI1:IFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[0]">IOI1:IDDRIN_MUX[0]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TFF_INIT" title="~IOI1:TFF_INIT">~IOI1:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OFF_INIT" title="~IOI1:OFF_INIT">~IOI1:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IFF_SYNC" title="IOI1:IFF_SYNC">IOI1:IFF_SYNC</a></td><td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:MISR_RESET" title="IOI1:MISR_RESET">IOI1:MISR_RESET</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IFF1_INIT" title="~IOI1:IFF1_INIT">~IOI1:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:I_TSBYPASS_ENABLE" title="IOI1:I_TSBYPASS_ENABLE">IOI1:I_TSBYPASS_ENABLE</a></td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:MISR_ENABLE" title="IOI1:MISR_ENABLE">IOI1:MISR_ENABLE</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TFF2_SRVAL" title="~IOI1:TFF2_SRVAL">~IOI1:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OFF2_SRVAL" title="~IOI1:OFF2_SRVAL">~IOI1:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:O1_DDRMUX" title="IOI0:O1_DDRMUX">IOI0:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TSBYPASS_MUX" title="IOI1:TSBYPASS_MUX">IOI1:TSBYPASS_MUX</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:TFF1_SRVAL" title="~IOI1:TFF1_SRVAL">~IOI1:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:OFF1_SRVAL" title="~IOI1:OFF1_SRVAL">~IOI1:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IFF1_SRVAL" title="~IOI1:IFF1_SRVAL">~IOI1:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IFF_TSBYPASS_ENABLE" title="IOI1:IFF_TSBYPASS_ENABLE">IOI1:IFF_TSBYPASS_ENABLE</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI0:O2_DDRMUX" title="IOI0:O2_DDRMUX">IOI0:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[1]">IOI0:IDDRIN_MUX[1]</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:MISR_CLOCK" title="IOI1:MISR_CLOCK[1]">IOI1:MISR_CLOCK[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:IFF_DELAY_ENABLE" title="IOI1:IFF_DELAY_ENABLE">IOI1:IFF_DELAY_ENABLE</a></td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI1:MISR_CLOCK" title="IOI1:MISR_CLOCK[0]">IOI1:MISR_CLOCK[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[0]">IOI1:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[1]">IOI1:PCICE_MUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI1:READBACK_I" title="IOI1:READBACK_I">IOI1:READBACK_I</a></td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:MISR_CLOCK" title="IOI2:MISR_CLOCK[0]">IOI2:MISR_CLOCK[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:PCICE_MUX" title="IOI2:PCICE_MUX[0]">IOI2:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:PCICE_MUX" title="IOI2:PCICE_MUX[1]">IOI2:PCICE_MUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:READBACK_I" title="IOI2:READBACK_I">IOI2:READBACK_I</a></td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:MISR_CLOCK" title="IOI2:MISR_CLOCK[1]">IOI2:MISR_CLOCK[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IFF_DELAY_ENABLE" title="IOI2:IFF_DELAY_ENABLE">IOI2:IFF_DELAY_ENABLE</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[1]">IOI2:IDDRIN_MUX[1]</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TFF1_SRVAL" title="~IOI2:TFF1_SRVAL">~IOI2:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OFF1_SRVAL" title="~IOI2:OFF1_SRVAL">~IOI2:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IFF1_SRVAL" title="~IOI2:IFF1_SRVAL">~IOI2:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IFF_TSBYPASS_ENABLE" title="IOI2:IFF_TSBYPASS_ENABLE">IOI2:IFF_TSBYPASS_ENABLE</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TSBYPASS_MUX" title="IOI2:TSBYPASS_MUX">IOI2:TSBYPASS_MUX</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TFF2_SRVAL" title="~IOI2:TFF2_SRVAL">~IOI2:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OFF2_SRVAL" title="~IOI2:OFF2_SRVAL">~IOI2:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:MISR_ENABLE" title="IOI2:MISR_ENABLE">IOI2:MISR_ENABLE</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>47</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:MISR_RESET" title="IOI2:MISR_RESET">IOI2:MISR_RESET</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IFF1_INIT" title="~IOI2:IFF1_INIT">~IOI2:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:I_TSBYPASS_ENABLE" title="IOI2:I_TSBYPASS_ENABLE">IOI2:I_TSBYPASS_ENABLE</a></td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TFF_INIT" title="~IOI2:TFF_INIT">~IOI2:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OFF_INIT" title="~IOI2:OFF_INIT">~IOI2:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IFF_SYNC" title="IOI2:IFF_SYNC">IOI2:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[0]">IOI2:IDDRIN_MUX[0]</a></td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TFF_REV_ENABLE" title="IOI2:TFF_REV_ENABLE">IOI2:TFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OFF_REV_ENABLE" title="IOI2:OFF_REV_ENABLE">IOI2:OFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IFF_REV_ENABLE" title="IOI2:IFF_REV_ENABLE">IOI2:IFF_REV_ENABLE</a></td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TFF_SR_ENABLE" title="IOI2:TFF_SR_ENABLE">IOI2:TFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OFF_SR_ENABLE" title="IOI2:OFF_SR_ENABLE">IOI2:OFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IFF_SR_ENABLE" title="IOI2:IFF_SR_ENABLE">IOI2:IFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:I_DELAY_ENABLE" title="IOI2:I_DELAY_ENABLE">IOI2:I_DELAY_ENABLE</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:INV.T2" title="IOI2:INV.T2">IOI2:INV.T2</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:INV.O2" title="IOI2:INV.O2">IOI2:INV.O2</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IFF_LATCH" title="IOI2:IFF_LATCH">IOI2:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:INV.REV" title="~IOI2:INV.REV">~IOI2:INV.REV</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:INV.T1" title="IOI2:INV.T1">IOI2:INV.T1</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:INV.O1" title="IOI2:INV.O1">IOI2:INV.O1</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IFF2_INIT" title="~IOI2:IFF2_INIT">~IOI2:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:INV.ICLK2" title="~IOI2:INV.ICLK2">~IOI2:INV.ICLK2</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TFF_SYNC" title="IOI2:TFF_SYNC">IOI2:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OFF_SYNC" title="IOI2:OFF_SYNC">IOI2:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:INV.ICLK1" title="~IOI2:INV.ICLK1">~IOI2:INV.ICLK1</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TMUX" title="IOI2:TMUX[1]">IOI2:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OMUX" title="IOI2:OMUX[1]">IOI2:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:INV.ICE" title="~IOI2:INV.ICE">~IOI2:INV.ICE</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TMUX" title="IOI2:TMUX[3]">IOI2:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OMUX" title="IOI2:OMUX[3]">IOI2:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:INV.OTCLK2" title="~IOI2:INV.OTCLK2">~IOI2:INV.OTCLK2</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TMUX" title="IOI2:TMUX[0]">IOI2:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OMUX" title="IOI2:OMUX[0]">IOI2:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IFF2_SRVAL" title="~IOI2:IFF2_SRVAL">~IOI2:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:INV.OTCLK1" title="~IOI2:INV.OTCLK1">~IOI2:INV.OTCLK1</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TFF1_LATCH" title="IOI2:TFF1_LATCH">IOI2:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OFF1_LATCH" title="IOI2:OFF1_LATCH">IOI2:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:INV.TCE" title="~IOI2:INV.TCE">~IOI2:INV.TCE</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TFF2_LATCH" title="IOI2:TFF2_LATCH">IOI2:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OFF2_LATCH" title="IOI2:OFF2_LATCH">IOI2:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[2]">IOI2:IDDRIN_MUX[2]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-IOI.S3A.B-IOI2:TMUX" title="IOI2:TMUX[2]">IOI2:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3A.B-IOI2:OMUX" title="IOI2:OMUX[2]">IOI2:OMUX[2]</a></td><td>-</td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:MISR_CLOCK"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:MISR_CLOCK"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:MISR_CLOCK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:MISR_CLOCK</th><th>[0, 0, 1]</th><th>[0, 0, 0]</th></tr>
<tr><th>IOI1:MISR_CLOCK</th><th>[0, 0, 38]</th><th>[0, 0, 39]</th></tr>
<tr><th>IOI2:MISR_CLOCK</th><th>[0, 0, 41]</th><th>[0, 0, 40]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OTCLK1</td><td>0</td><td>1</td></tr>
<tr><td>OTCLK2</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:O2_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:O2_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O2_DDRMUX</th><th>[0, 0, 37]</th></tr>
<tr><th>IOI1:O2_DDRMUX</th><th>[0, 0, 2]</th></tr>
<tr><td>O2</td><td>0</td></tr>
<tr><td>ODDRIN2</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:INV.ICE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:INV.ICLK1"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:INV.ICLK2"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:INV.OTCLK1"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:INV.OTCLK2"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:INV.REV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:INV.TCE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:INV.ICE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:INV.ICLK1"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:INV.ICLK2"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:INV.OTCLK1"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:INV.OTCLK2"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:INV.REV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:INV.TCE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:INV.ICE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:INV.ICLK1"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:INV.ICLK2"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:INV.OTCLK1"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:INV.OTCLK2"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:INV.REV"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:INV.TCE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_INIT</th><th>[0, 2, 7]</th></tr>
<tr><th>IOI0:IFF1_SRVAL</th><th>[0, 2, 3]</th></tr>
<tr><th>IOI0:IFF2_INIT</th><th>[0, 2, 12]</th></tr>
<tr><th>IOI0:IFF2_SRVAL</th><th>[0, 2, 16]</th></tr>
<tr><th>IOI0:INV.ICE</th><th>[0, 3, 14]</th></tr>
<tr><th>IOI0:INV.ICLK1</th><th>[0, 3, 13]</th></tr>
<tr><th>IOI0:INV.ICLK2</th><th>[0, 3, 12]</th></tr>
<tr><th>IOI0:INV.OTCLK1</th><th>[0, 3, 16]</th></tr>
<tr><th>IOI0:INV.OTCLK2</th><th>[0, 3, 15]</th></tr>
<tr><th>IOI0:INV.REV</th><th>[0, 3, 11]</th></tr>
<tr><th>IOI0:INV.TCE</th><th>[0, 3, 17]</th></tr>
<tr><th>IOI0:OFF1_SRVAL</th><th>[0, 1, 3]</th></tr>
<tr><th>IOI0:OFF2_SRVAL</th><th>[0, 1, 5]</th></tr>
<tr><th>IOI0:OFF_INIT</th><th>[0, 1, 8]</th></tr>
<tr><th>IOI0:TFF1_SRVAL</th><th>[0, 0, 3]</th></tr>
<tr><th>IOI0:TFF2_SRVAL</th><th>[0, 0, 5]</th></tr>
<tr><th>IOI0:TFF_INIT</th><th>[0, 0, 8]</th></tr>
<tr><th>IOI1:IFF1_INIT</th><th>[0, 2, 32]</th></tr>
<tr><th>IOI1:IFF1_SRVAL</th><th>[0, 2, 36]</th></tr>
<tr><th>IOI1:IFF2_INIT</th><th>[0, 2, 27]</th></tr>
<tr><th>IOI1:IFF2_SRVAL</th><th>[0, 2, 23]</th></tr>
<tr><th>IOI1:INV.ICE</th><th>[0, 3, 25]</th></tr>
<tr><th>IOI1:INV.ICLK1</th><th>[0, 3, 26]</th></tr>
<tr><th>IOI1:INV.ICLK2</th><th>[0, 3, 27]</th></tr>
<tr><th>IOI1:INV.OTCLK1</th><th>[0, 3, 23]</th></tr>
<tr><th>IOI1:INV.OTCLK2</th><th>[0, 3, 24]</th></tr>
<tr><th>IOI1:INV.REV</th><th>[0, 3, 28]</th></tr>
<tr><th>IOI1:INV.TCE</th><th>[0, 3, 22]</th></tr>
<tr><th>IOI1:OFF1_SRVAL</th><th>[0, 1, 36]</th></tr>
<tr><th>IOI1:OFF2_SRVAL</th><th>[0, 1, 34]</th></tr>
<tr><th>IOI1:OFF_INIT</th><th>[0, 1, 31]</th></tr>
<tr><th>IOI1:TFF1_SRVAL</th><th>[0, 0, 36]</th></tr>
<tr><th>IOI1:TFF2_SRVAL</th><th>[0, 0, 34]</th></tr>
<tr><th>IOI1:TFF_INIT</th><th>[0, 0, 31]</th></tr>
<tr><th>IOI2:IFF1_INIT</th><th>[0, 2, 47]</th></tr>
<tr><th>IOI2:IFF1_SRVAL</th><th>[0, 2, 43]</th></tr>
<tr><th>IOI2:IFF2_INIT</th><th>[0, 2, 52]</th></tr>
<tr><th>IOI2:IFF2_SRVAL</th><th>[0, 2, 56]</th></tr>
<tr><th>IOI2:INV.ICE</th><th>[0, 3, 54]</th></tr>
<tr><th>IOI2:INV.ICLK1</th><th>[0, 3, 53]</th></tr>
<tr><th>IOI2:INV.ICLK2</th><th>[0, 3, 52]</th></tr>
<tr><th>IOI2:INV.OTCLK1</th><th>[0, 3, 56]</th></tr>
<tr><th>IOI2:INV.OTCLK2</th><th>[0, 3, 55]</th></tr>
<tr><th>IOI2:INV.REV</th><th>[0, 3, 51]</th></tr>
<tr><th>IOI2:INV.TCE</th><th>[0, 3, 57]</th></tr>
<tr><th>IOI2:OFF1_SRVAL</th><th>[0, 1, 43]</th></tr>
<tr><th>IOI2:OFF2_SRVAL</th><th>[0, 1, 45]</th></tr>
<tr><th>IOI2:OFF_INIT</th><th>[0, 1, 48]</th></tr>
<tr><th>IOI2:TFF1_SRVAL</th><th>[0, 0, 43]</th></tr>
<tr><th>IOI2:TFF2_SRVAL</th><th>[0, 0, 45]</th></tr>
<tr><th>IOI2:TFF_INIT</th><th>[0, 0, 48]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IFF_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:INV.O1"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:INV.O2"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:INV.T1"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:INV.T2"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:I_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:MISR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:MISR_RESET"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:OFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:OFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:READBACK_I"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IFF_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:INV.O1"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:INV.O2"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:INV.T1"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:INV.T2"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:I_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:MISR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:MISR_RESET"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:OFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:OFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:READBACK_I"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IFF_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:INV.O1"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:INV.O2"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:INV.T1"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:INV.T2"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:I_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:MISR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:MISR_RESET"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:OFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:OFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:READBACK_I"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY_ENABLE</th><th>[0, 3, 1]</th></tr>
<tr><th>IOI0:IFF_LATCH</th><th>[0, 2, 11]</th></tr>
<tr><th>IOI0:IFF_REV_ENABLE</th><th>[0, 2, 9]</th></tr>
<tr><th>IOI0:IFF_SR_ENABLE</th><th>[0, 2, 10]</th></tr>
<tr><th>IOI0:IFF_SYNC</th><th>[0, 2, 8]</th></tr>
<tr><th>IOI0:IFF_TSBYPASS_ENABLE</th><th>[0, 3, 3]</th></tr>
<tr><th>IOI0:INV.O1</th><th>[0, 1, 12]</th></tr>
<tr><th>IOI0:INV.O2</th><th>[0, 1, 11]</th></tr>
<tr><th>IOI0:INV.T1</th><th>[0, 0, 12]</th></tr>
<tr><th>IOI0:INV.T2</th><th>[0, 0, 11]</th></tr>
<tr><th>IOI0:I_DELAY_ENABLE</th><th>[0, 3, 10]</th></tr>
<tr><th>IOI0:I_TSBYPASS_ENABLE</th><th>[0, 3, 7]</th></tr>
<tr><th>IOI0:MISR_ENABLE</th><th>[0, 0, 6]</th></tr>
<tr><th>IOI0:MISR_RESET</th><th>[0, 0, 7]</th></tr>
<tr><th>IOI0:OFF1_LATCH</th><th>[0, 1, 17]</th></tr>
<tr><th>IOI0:OFF2_LATCH</th><th>[0, 1, 18]</th></tr>
<tr><th>IOI0:OFF_REV_ENABLE</th><th>[0, 1, 9]</th></tr>
<tr><th>IOI0:OFF_SR_ENABLE</th><th>[0, 1, 10]</th></tr>
<tr><th>IOI0:OFF_SYNC</th><th>[0, 1, 13]</th></tr>
<tr><th>IOI0:READBACK_I</th><th>[0, 3, 0]</th></tr>
<tr><th>IOI0:TFF1_LATCH</th><th>[0, 0, 17]</th></tr>
<tr><th>IOI0:TFF2_LATCH</th><th>[0, 0, 18]</th></tr>
<tr><th>IOI0:TFF_REV_ENABLE</th><th>[0, 0, 9]</th></tr>
<tr><th>IOI0:TFF_SR_ENABLE</th><th>[0, 0, 10]</th></tr>
<tr><th>IOI0:TFF_SYNC</th><th>[0, 0, 13]</th></tr>
<tr><th>IOI1:IFF_DELAY_ENABLE</th><th>[0, 3, 38]</th></tr>
<tr><th>IOI1:IFF_LATCH</th><th>[0, 2, 28]</th></tr>
<tr><th>IOI1:IFF_REV_ENABLE</th><th>[0, 2, 30]</th></tr>
<tr><th>IOI1:IFF_SR_ENABLE</th><th>[0, 2, 29]</th></tr>
<tr><th>IOI1:IFF_SYNC</th><th>[0, 2, 31]</th></tr>
<tr><th>IOI1:IFF_TSBYPASS_ENABLE</th><th>[0, 3, 36]</th></tr>
<tr><th>IOI1:INV.O1</th><th>[0, 1, 27]</th></tr>
<tr><th>IOI1:INV.O2</th><th>[0, 1, 28]</th></tr>
<tr><th>IOI1:INV.T1</th><th>[0, 0, 27]</th></tr>
<tr><th>IOI1:INV.T2</th><th>[0, 0, 28]</th></tr>
<tr><th>IOI1:I_DELAY_ENABLE</th><th>[0, 3, 29]</th></tr>
<tr><th>IOI1:I_TSBYPASS_ENABLE</th><th>[0, 3, 32]</th></tr>
<tr><th>IOI1:MISR_ENABLE</th><th>[0, 0, 33]</th></tr>
<tr><th>IOI1:MISR_RESET</th><th>[0, 0, 32]</th></tr>
<tr><th>IOI1:OFF1_LATCH</th><th>[0, 1, 22]</th></tr>
<tr><th>IOI1:OFF2_LATCH</th><th>[0, 1, 21]</th></tr>
<tr><th>IOI1:OFF_REV_ENABLE</th><th>[0, 1, 30]</th></tr>
<tr><th>IOI1:OFF_SR_ENABLE</th><th>[0, 1, 29]</th></tr>
<tr><th>IOI1:OFF_SYNC</th><th>[0, 1, 26]</th></tr>
<tr><th>IOI1:READBACK_I</th><th>[0, 3, 39]</th></tr>
<tr><th>IOI1:TFF1_LATCH</th><th>[0, 0, 22]</th></tr>
<tr><th>IOI1:TFF2_LATCH</th><th>[0, 0, 21]</th></tr>
<tr><th>IOI1:TFF_REV_ENABLE</th><th>[0, 0, 30]</th></tr>
<tr><th>IOI1:TFF_SR_ENABLE</th><th>[0, 0, 29]</th></tr>
<tr><th>IOI1:TFF_SYNC</th><th>[0, 0, 26]</th></tr>
<tr><th>IOI2:IFF_DELAY_ENABLE</th><th>[0, 3, 41]</th></tr>
<tr><th>IOI2:IFF_LATCH</th><th>[0, 2, 51]</th></tr>
<tr><th>IOI2:IFF_REV_ENABLE</th><th>[0, 2, 49]</th></tr>
<tr><th>IOI2:IFF_SR_ENABLE</th><th>[0, 2, 50]</th></tr>
<tr><th>IOI2:IFF_SYNC</th><th>[0, 2, 48]</th></tr>
<tr><th>IOI2:IFF_TSBYPASS_ENABLE</th><th>[0, 3, 43]</th></tr>
<tr><th>IOI2:INV.O1</th><th>[0, 1, 52]</th></tr>
<tr><th>IOI2:INV.O2</th><th>[0, 1, 51]</th></tr>
<tr><th>IOI2:INV.T1</th><th>[0, 0, 52]</th></tr>
<tr><th>IOI2:INV.T2</th><th>[0, 0, 51]</th></tr>
<tr><th>IOI2:I_DELAY_ENABLE</th><th>[0, 3, 50]</th></tr>
<tr><th>IOI2:I_TSBYPASS_ENABLE</th><th>[0, 3, 47]</th></tr>
<tr><th>IOI2:MISR_ENABLE</th><th>[0, 0, 46]</th></tr>
<tr><th>IOI2:MISR_RESET</th><th>[0, 0, 47]</th></tr>
<tr><th>IOI2:OFF1_LATCH</th><th>[0, 1, 57]</th></tr>
<tr><th>IOI2:OFF2_LATCH</th><th>[0, 1, 58]</th></tr>
<tr><th>IOI2:OFF_REV_ENABLE</th><th>[0, 1, 49]</th></tr>
<tr><th>IOI2:OFF_SR_ENABLE</th><th>[0, 1, 50]</th></tr>
<tr><th>IOI2:OFF_SYNC</th><th>[0, 1, 53]</th></tr>
<tr><th>IOI2:READBACK_I</th><th>[0, 3, 40]</th></tr>
<tr><th>IOI2:TFF1_LATCH</th><th>[0, 0, 57]</th></tr>
<tr><th>IOI2:TFF2_LATCH</th><th>[0, 0, 58]</th></tr>
<tr><th>IOI2:TFF_REV_ENABLE</th><th>[0, 0, 49]</th></tr>
<tr><th>IOI2:TFF_SR_ENABLE</th><th>[0, 0, 50]</th></tr>
<tr><th>IOI2:TFF_SYNC</th><th>[0, 0, 53]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TMUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TMUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TMUX</th><th>[0, 0, 15]</th><th>[0, 0, 19]</th><th>[0, 0, 14]</th><th>[0, 0, 16]</th></tr>
<tr><th>IOI1:TMUX</th><th>[0, 0, 24]</th><th>[0, 0, 20]</th><th>[0, 0, 25]</th><th>[0, 0, 23]</th></tr>
<tr><th>IOI2:TMUX</th><th>[0, 0, 55]</th><th>[0, 0, 59]</th><th>[0, 0, 54]</th><th>[0, 0, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>T2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:PCICE_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:PCICE_MUX</th><th>[0, 2, 0]</th><th>[0, 1, 0]</th></tr>
<tr><th>IOI1:PCICE_MUX</th><th>[0, 2, 39]</th><th>[0, 1, 39]</th></tr>
<tr><th>IOI2:PCICE_MUX</th><th>[0, 2, 40]</th><th>[0, 1, 40]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OCE</td><td>0</td><td>1</td></tr>
<tr><td>PCICE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:O1_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:O1_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1_DDRMUX</th><th>[0, 1, 35]</th></tr>
<tr><th>IOI1:O1_DDRMUX</th><th>[0, 1, 4]</th></tr>
<tr><td>O1</td><td>0</td></tr>
<tr><td>ODDRIN1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:OMUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:OMUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OMUX</th><th>[0, 1, 15]</th><th>[0, 1, 19]</th><th>[0, 1, 14]</th><th>[0, 1, 16]</th></tr>
<tr><th>IOI1:OMUX</th><th>[0, 1, 24]</th><th>[0, 1, 20]</th><th>[0, 1, 25]</th><th>[0, 1, 23]</th></tr>
<tr><th>IOI2:OMUX</th><th>[0, 1, 55]</th><th>[0, 1, 59]</th><th>[0, 1, 54]</th><th>[0, 1, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>O2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TSBYPASS_MUX</th><th>[0, 3, 4]</th></tr>
<tr><th>IOI1:TSBYPASS_MUX</th><th>[0, 3, 35]</th></tr>
<tr><th>IOI2:TSBYPASS_MUX</th><th>[0, 3, 44]</th></tr>
<tr><td>TMUX</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.B-IOI0:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI1:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3A.B-IOI2:IDDRIN_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IDDRIN_MUX</th><th>[0, 3, 21]</th><th>[0, 3, 37]</th><th>[0, 3, 8]</th></tr>
<tr><th>IOI1:IDDRIN_MUX</th><th>[0, 3, 18]</th><th>[0, 3, 2]</th><th>[0, 3, 30]</th></tr>
<tr><th>IOI2:IDDRIN_MUX</th><th>[0, 3, 58]</th><th>[0, 3, 42]</th><th>[0, 3, 48]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IFFDMUX</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IDDRIN1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>IDDRIN2</td><td>1</td><td>0</td><td>0</td></tr>
</table>
</section>
<section id="ioi-s3a-t">
<h3><code class="docutils literal notranslate"><span class="pre">IOI.S3A.T</span></code><a class="headerlink" href="#ioi-s3a-t" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="5">IOI.S3A.T bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="4">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:MISR_CLOCK" title="IOI0:MISR_CLOCK[0]">IOI0:MISR_CLOCK[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[0]">IOI0:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:PCICE_MUX" title="IOI0:PCICE_MUX[1]">IOI0:PCICE_MUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:READBACK_I" title="IOI0:READBACK_I">IOI0:READBACK_I</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:MISR_CLOCK" title="IOI0:MISR_CLOCK[1]">IOI0:MISR_CLOCK[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IFF_DELAY_ENABLE" title="IOI0:IFF_DELAY_ENABLE">IOI0:IFF_DELAY_ENABLE</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:O2_DDRMUX" title="IOI1:O2_DDRMUX">IOI1:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[1]">IOI1:IDDRIN_MUX[1]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TFF1_SRVAL" title="~IOI0:TFF1_SRVAL">~IOI0:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OFF1_SRVAL" title="~IOI0:OFF1_SRVAL">~IOI0:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IFF1_SRVAL" title="~IOI0:IFF1_SRVAL">~IOI0:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IFF_TSBYPASS_ENABLE" title="IOI0:IFF_TSBYPASS_ENABLE">IOI0:IFF_TSBYPASS_ENABLE</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:O1_DDRMUX" title="IOI1:O1_DDRMUX">IOI1:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TSBYPASS_MUX" title="IOI0:TSBYPASS_MUX">IOI0:TSBYPASS_MUX</a></td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TFF2_SRVAL" title="~IOI0:TFF2_SRVAL">~IOI0:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OFF2_SRVAL" title="~IOI0:OFF2_SRVAL">~IOI0:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:MISR_ENABLE" title="IOI0:MISR_ENABLE">IOI0:MISR_ENABLE</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:MISR_RESET" title="IOI0:MISR_RESET">IOI0:MISR_RESET</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IFF1_INIT" title="~IOI0:IFF1_INIT">~IOI0:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:I_TSBYPASS_ENABLE" title="IOI0:I_TSBYPASS_ENABLE">IOI0:I_TSBYPASS_ENABLE</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TFF_INIT" title="~IOI0:TFF_INIT">~IOI0:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OFF_INIT" title="~IOI0:OFF_INIT">~IOI0:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IFF_SYNC" title="IOI0:IFF_SYNC">IOI0:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[0]">IOI0:IDDRIN_MUX[0]</a></td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TFF_REV_ENABLE" title="IOI0:TFF_REV_ENABLE">IOI0:TFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OFF_REV_ENABLE" title="IOI0:OFF_REV_ENABLE">IOI0:OFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IFF_REV_ENABLE" title="IOI0:IFF_REV_ENABLE">IOI0:IFF_REV_ENABLE</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TFF_SR_ENABLE" title="IOI0:TFF_SR_ENABLE">IOI0:TFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OFF_SR_ENABLE" title="IOI0:OFF_SR_ENABLE">IOI0:OFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IFF_SR_ENABLE" title="IOI0:IFF_SR_ENABLE">IOI0:IFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:I_DELAY_ENABLE" title="IOI0:I_DELAY_ENABLE">IOI0:I_DELAY_ENABLE</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:INV.T2" title="IOI0:INV.T2">IOI0:INV.T2</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:INV.O2" title="IOI0:INV.O2">IOI0:INV.O2</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IFF_LATCH" title="IOI0:IFF_LATCH">IOI0:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:INV.REV" title="~IOI0:INV.REV">~IOI0:INV.REV</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:INV.T1" title="IOI0:INV.T1">IOI0:INV.T1</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:INV.O1" title="IOI0:INV.O1">IOI0:INV.O1</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IFF2_INIT" title="~IOI0:IFF2_INIT">~IOI0:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:INV.ICLK2" title="~IOI0:INV.ICLK2">~IOI0:INV.ICLK2</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TFF_SYNC" title="IOI0:TFF_SYNC">IOI0:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OFF_SYNC" title="IOI0:OFF_SYNC">IOI0:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:INV.ICLK1" title="~IOI0:INV.ICLK1">~IOI0:INV.ICLK1</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TMUX" title="IOI0:TMUX[1]">IOI0:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OMUX" title="IOI0:OMUX[1]">IOI0:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:INV.ICE" title="~IOI0:INV.ICE">~IOI0:INV.ICE</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TMUX" title="IOI0:TMUX[3]">IOI0:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OMUX" title="IOI0:OMUX[3]">IOI0:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:INV.OTCLK2" title="~IOI0:INV.OTCLK2">~IOI0:INV.OTCLK2</a></td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TMUX" title="IOI0:TMUX[0]">IOI0:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OMUX" title="IOI0:OMUX[0]">IOI0:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IFF2_SRVAL" title="~IOI0:IFF2_SRVAL">~IOI0:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:INV.OTCLK1" title="~IOI0:INV.OTCLK1">~IOI0:INV.OTCLK1</a></td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TFF1_LATCH" title="IOI0:TFF1_LATCH">IOI0:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OFF1_LATCH" title="IOI0:OFF1_LATCH">IOI0:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:INV.TCE" title="~IOI0:INV.TCE">~IOI0:INV.TCE</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TFF2_LATCH" title="IOI0:TFF2_LATCH">IOI0:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OFF2_LATCH" title="IOI0:OFF2_LATCH">IOI0:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[2]">IOI1:IDDRIN_MUX[2]</a></td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:TMUX" title="IOI0:TMUX[2]">IOI0:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:OMUX" title="IOI0:OMUX[2]">IOI0:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TMUX" title="IOI1:TMUX[2]">IOI1:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OMUX" title="IOI1:OMUX[2]">IOI1:OMUX[2]</a></td><td>-</td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TFF2_LATCH" title="IOI1:TFF2_LATCH">IOI1:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OFF2_LATCH" title="IOI1:OFF2_LATCH">IOI1:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[2]">IOI0:IDDRIN_MUX[2]</a></td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TFF1_LATCH" title="IOI1:TFF1_LATCH">IOI1:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OFF1_LATCH" title="IOI1:OFF1_LATCH">IOI1:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:INV.TCE" title="~IOI1:INV.TCE">~IOI1:INV.TCE</a></td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TMUX" title="IOI1:TMUX[0]">IOI1:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OMUX" title="IOI1:OMUX[0]">IOI1:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IFF2_SRVAL" title="~IOI1:IFF2_SRVAL">~IOI1:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:INV.OTCLK1" title="~IOI1:INV.OTCLK1">~IOI1:INV.OTCLK1</a></td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TMUX" title="IOI1:TMUX[3]">IOI1:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OMUX" title="IOI1:OMUX[3]">IOI1:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:INV.OTCLK2" title="~IOI1:INV.OTCLK2">~IOI1:INV.OTCLK2</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TMUX" title="IOI1:TMUX[1]">IOI1:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OMUX" title="IOI1:OMUX[1]">IOI1:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:INV.ICE" title="~IOI1:INV.ICE">~IOI1:INV.ICE</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TFF_SYNC" title="IOI1:TFF_SYNC">IOI1:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OFF_SYNC" title="IOI1:OFF_SYNC">IOI1:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:INV.ICLK1" title="~IOI1:INV.ICLK1">~IOI1:INV.ICLK1</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:INV.T1" title="IOI1:INV.T1">IOI1:INV.T1</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:INV.O1" title="IOI1:INV.O1">IOI1:INV.O1</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IFF2_INIT" title="~IOI1:IFF2_INIT">~IOI1:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:INV.ICLK2" title="~IOI1:INV.ICLK2">~IOI1:INV.ICLK2</a></td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:INV.T2" title="IOI1:INV.T2">IOI1:INV.T2</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:INV.O2" title="IOI1:INV.O2">IOI1:INV.O2</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IFF_LATCH" title="IOI1:IFF_LATCH">IOI1:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:INV.REV" title="~IOI1:INV.REV">~IOI1:INV.REV</a></td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TFF_SR_ENABLE" title="IOI1:TFF_SR_ENABLE">IOI1:TFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OFF_SR_ENABLE" title="IOI1:OFF_SR_ENABLE">IOI1:OFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IFF_SR_ENABLE" title="IOI1:IFF_SR_ENABLE">IOI1:IFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:I_DELAY_ENABLE" title="IOI1:I_DELAY_ENABLE">IOI1:I_DELAY_ENABLE</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TFF_REV_ENABLE" title="IOI1:TFF_REV_ENABLE">IOI1:TFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OFF_REV_ENABLE" title="IOI1:OFF_REV_ENABLE">IOI1:OFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IFF_REV_ENABLE" title="IOI1:IFF_REV_ENABLE">IOI1:IFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IDDRIN_MUX" title="IOI1:IDDRIN_MUX[0]">IOI1:IDDRIN_MUX[0]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TFF_INIT" title="~IOI1:TFF_INIT">~IOI1:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OFF_INIT" title="~IOI1:OFF_INIT">~IOI1:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IFF_SYNC" title="IOI1:IFF_SYNC">IOI1:IFF_SYNC</a></td><td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:MISR_RESET" title="IOI1:MISR_RESET">IOI1:MISR_RESET</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IFF1_INIT" title="~IOI1:IFF1_INIT">~IOI1:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:I_TSBYPASS_ENABLE" title="IOI1:I_TSBYPASS_ENABLE">IOI1:I_TSBYPASS_ENABLE</a></td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:MISR_ENABLE" title="IOI1:MISR_ENABLE">IOI1:MISR_ENABLE</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TFF2_SRVAL" title="~IOI1:TFF2_SRVAL">~IOI1:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OFF2_SRVAL" title="~IOI1:OFF2_SRVAL">~IOI1:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:O1_DDRMUX" title="IOI0:O1_DDRMUX">IOI0:O1_DDRMUX</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TSBYPASS_MUX" title="IOI1:TSBYPASS_MUX">IOI1:TSBYPASS_MUX</a></td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:TFF1_SRVAL" title="~IOI1:TFF1_SRVAL">~IOI1:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:OFF1_SRVAL" title="~IOI1:OFF1_SRVAL">~IOI1:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IFF1_SRVAL" title="~IOI1:IFF1_SRVAL">~IOI1:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IFF_TSBYPASS_ENABLE" title="IOI1:IFF_TSBYPASS_ENABLE">IOI1:IFF_TSBYPASS_ENABLE</a></td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI0:O2_DDRMUX" title="IOI0:O2_DDRMUX">IOI0:O2_DDRMUX</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI0:IDDRIN_MUX" title="IOI0:IDDRIN_MUX[1]">IOI0:IDDRIN_MUX[1]</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:MISR_CLOCK" title="IOI1:MISR_CLOCK[1]">IOI1:MISR_CLOCK[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:IFF_DELAY_ENABLE" title="IOI1:IFF_DELAY_ENABLE">IOI1:IFF_DELAY_ENABLE</a></td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI1:MISR_CLOCK" title="IOI1:MISR_CLOCK[0]">IOI1:MISR_CLOCK[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[0]">IOI1:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:PCICE_MUX" title="IOI1:PCICE_MUX[1]">IOI1:PCICE_MUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI1:READBACK_I" title="IOI1:READBACK_I">IOI1:READBACK_I</a></td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:MISR_CLOCK" title="IOI2:MISR_CLOCK[0]">IOI2:MISR_CLOCK[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:PCICE_MUX" title="IOI2:PCICE_MUX[0]">IOI2:PCICE_MUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:PCICE_MUX" title="IOI2:PCICE_MUX[1]">IOI2:PCICE_MUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:READBACK_I" title="IOI2:READBACK_I">IOI2:READBACK_I</a></td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:MISR_CLOCK" title="IOI2:MISR_CLOCK[1]">IOI2:MISR_CLOCK[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IFF_DELAY_ENABLE" title="IOI2:IFF_DELAY_ENABLE">IOI2:IFF_DELAY_ENABLE</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[1]">IOI2:IDDRIN_MUX[1]</a></td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TFF1_SRVAL" title="~IOI2:TFF1_SRVAL">~IOI2:TFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OFF1_SRVAL" title="~IOI2:OFF1_SRVAL">~IOI2:OFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IFF1_SRVAL" title="~IOI2:IFF1_SRVAL">~IOI2:IFF1_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IFF_TSBYPASS_ENABLE" title="IOI2:IFF_TSBYPASS_ENABLE">IOI2:IFF_TSBYPASS_ENABLE</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TSBYPASS_MUX" title="IOI2:TSBYPASS_MUX">IOI2:TSBYPASS_MUX</a></td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TFF2_SRVAL" title="~IOI2:TFF2_SRVAL">~IOI2:TFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OFF2_SRVAL" title="~IOI2:OFF2_SRVAL">~IOI2:OFF2_SRVAL</a></td><td>-</td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:MISR_ENABLE" title="IOI2:MISR_ENABLE">IOI2:MISR_ENABLE</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>47</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:MISR_RESET" title="IOI2:MISR_RESET">IOI2:MISR_RESET</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IFF1_INIT" title="~IOI2:IFF1_INIT">~IOI2:IFF1_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:I_TSBYPASS_ENABLE" title="IOI2:I_TSBYPASS_ENABLE">IOI2:I_TSBYPASS_ENABLE</a></td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TFF_INIT" title="~IOI2:TFF_INIT">~IOI2:TFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OFF_INIT" title="~IOI2:OFF_INIT">~IOI2:OFF_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IFF_SYNC" title="IOI2:IFF_SYNC">IOI2:IFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[0]">IOI2:IDDRIN_MUX[0]</a></td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TFF_REV_ENABLE" title="IOI2:TFF_REV_ENABLE">IOI2:TFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OFF_REV_ENABLE" title="IOI2:OFF_REV_ENABLE">IOI2:OFF_REV_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IFF_REV_ENABLE" title="IOI2:IFF_REV_ENABLE">IOI2:IFF_REV_ENABLE</a></td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TFF_SR_ENABLE" title="IOI2:TFF_SR_ENABLE">IOI2:TFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OFF_SR_ENABLE" title="IOI2:OFF_SR_ENABLE">IOI2:OFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IFF_SR_ENABLE" title="IOI2:IFF_SR_ENABLE">IOI2:IFF_SR_ENABLE</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:I_DELAY_ENABLE" title="IOI2:I_DELAY_ENABLE">IOI2:I_DELAY_ENABLE</a></td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:INV.T2" title="IOI2:INV.T2">IOI2:INV.T2</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:INV.O2" title="IOI2:INV.O2">IOI2:INV.O2</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IFF_LATCH" title="IOI2:IFF_LATCH">IOI2:IFF_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:INV.REV" title="~IOI2:INV.REV">~IOI2:INV.REV</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:INV.T1" title="IOI2:INV.T1">IOI2:INV.T1</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:INV.O1" title="IOI2:INV.O1">IOI2:INV.O1</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IFF2_INIT" title="~IOI2:IFF2_INIT">~IOI2:IFF2_INIT</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:INV.ICLK2" title="~IOI2:INV.ICLK2">~IOI2:INV.ICLK2</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TFF_SYNC" title="IOI2:TFF_SYNC">IOI2:TFF_SYNC</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OFF_SYNC" title="IOI2:OFF_SYNC">IOI2:OFF_SYNC</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:INV.ICLK1" title="~IOI2:INV.ICLK1">~IOI2:INV.ICLK1</a></td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TMUX" title="IOI2:TMUX[1]">IOI2:TMUX[1]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OMUX" title="IOI2:OMUX[1]">IOI2:OMUX[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:INV.ICE" title="~IOI2:INV.ICE">~IOI2:INV.ICE</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TMUX" title="IOI2:TMUX[3]">IOI2:TMUX[3]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OMUX" title="IOI2:OMUX[3]">IOI2:OMUX[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:INV.OTCLK2" title="~IOI2:INV.OTCLK2">~IOI2:INV.OTCLK2</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TMUX" title="IOI2:TMUX[0]">IOI2:TMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OMUX" title="IOI2:OMUX[0]">IOI2:OMUX[0]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IFF2_SRVAL" title="~IOI2:IFF2_SRVAL">~IOI2:IFF2_SRVAL</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:INV.OTCLK1" title="~IOI2:INV.OTCLK1">~IOI2:INV.OTCLK1</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TFF1_LATCH" title="IOI2:TFF1_LATCH">IOI2:TFF1_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OFF1_LATCH" title="IOI2:OFF1_LATCH">IOI2:OFF1_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:INV.TCE" title="~IOI2:INV.TCE">~IOI2:INV.TCE</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TFF2_LATCH" title="IOI2:TFF2_LATCH">IOI2:TFF2_LATCH</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OFF2_LATCH" title="IOI2:OFF2_LATCH">IOI2:OFF2_LATCH</a></td><td>-</td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:IDDRIN_MUX" title="IOI2:IDDRIN_MUX[2]">IOI2:IDDRIN_MUX[2]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-IOI.S3A.T-IOI2:TMUX" title="IOI2:TMUX[2]">IOI2:TMUX[2]</a></td><td><a href="#bits-xc3s-IOI.S3A.T-IOI2:OMUX" title="IOI2:OMUX[2]">IOI2:OMUX[2]</a></td><td>-</td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:MISR_CLOCK"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:MISR_CLOCK"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:MISR_CLOCK"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:MISR_CLOCK</th><th>[0, 0, 1]</th><th>[0, 0, 0]</th></tr>
<tr><th>IOI1:MISR_CLOCK</th><th>[0, 0, 38]</th><th>[0, 0, 39]</th></tr>
<tr><th>IOI2:MISR_CLOCK</th><th>[0, 0, 41]</th><th>[0, 0, 40]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OTCLK1</td><td>0</td><td>1</td></tr>
<tr><td>OTCLK2</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:O2_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:O2_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O2_DDRMUX</th><th>[0, 0, 37]</th></tr>
<tr><th>IOI1:O2_DDRMUX</th><th>[0, 0, 2]</th></tr>
<tr><td>O2</td><td>0</td></tr>
<tr><td>ODDRIN2</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:INV.ICE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:INV.ICLK1"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:INV.ICLK2"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:INV.OTCLK1"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:INV.OTCLK2"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:INV.REV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:INV.TCE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:INV.ICE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:INV.ICLK1"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:INV.ICLK2"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:INV.OTCLK1"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:INV.OTCLK2"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:INV.REV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:INV.TCE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IFF1_INIT"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IFF2_INIT"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:INV.ICE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:INV.ICLK1"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:INV.ICLK2"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:INV.OTCLK1"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:INV.OTCLK2"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:INV.REV"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:INV.TCE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:OFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:OFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:OFF_INIT"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TFF1_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TFF2_SRVAL"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TFF_INIT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF1_INIT</th><th>[0, 2, 7]</th></tr>
<tr><th>IOI0:IFF1_SRVAL</th><th>[0, 2, 3]</th></tr>
<tr><th>IOI0:IFF2_INIT</th><th>[0, 2, 12]</th></tr>
<tr><th>IOI0:IFF2_SRVAL</th><th>[0, 2, 16]</th></tr>
<tr><th>IOI0:INV.ICE</th><th>[0, 3, 14]</th></tr>
<tr><th>IOI0:INV.ICLK1</th><th>[0, 3, 13]</th></tr>
<tr><th>IOI0:INV.ICLK2</th><th>[0, 3, 12]</th></tr>
<tr><th>IOI0:INV.OTCLK1</th><th>[0, 3, 16]</th></tr>
<tr><th>IOI0:INV.OTCLK2</th><th>[0, 3, 15]</th></tr>
<tr><th>IOI0:INV.REV</th><th>[0, 3, 11]</th></tr>
<tr><th>IOI0:INV.TCE</th><th>[0, 3, 17]</th></tr>
<tr><th>IOI0:OFF1_SRVAL</th><th>[0, 1, 3]</th></tr>
<tr><th>IOI0:OFF2_SRVAL</th><th>[0, 1, 5]</th></tr>
<tr><th>IOI0:OFF_INIT</th><th>[0, 1, 8]</th></tr>
<tr><th>IOI0:TFF1_SRVAL</th><th>[0, 0, 3]</th></tr>
<tr><th>IOI0:TFF2_SRVAL</th><th>[0, 0, 5]</th></tr>
<tr><th>IOI0:TFF_INIT</th><th>[0, 0, 8]</th></tr>
<tr><th>IOI1:IFF1_INIT</th><th>[0, 2, 32]</th></tr>
<tr><th>IOI1:IFF1_SRVAL</th><th>[0, 2, 36]</th></tr>
<tr><th>IOI1:IFF2_INIT</th><th>[0, 2, 27]</th></tr>
<tr><th>IOI1:IFF2_SRVAL</th><th>[0, 2, 23]</th></tr>
<tr><th>IOI1:INV.ICE</th><th>[0, 3, 25]</th></tr>
<tr><th>IOI1:INV.ICLK1</th><th>[0, 3, 26]</th></tr>
<tr><th>IOI1:INV.ICLK2</th><th>[0, 3, 27]</th></tr>
<tr><th>IOI1:INV.OTCLK1</th><th>[0, 3, 23]</th></tr>
<tr><th>IOI1:INV.OTCLK2</th><th>[0, 3, 24]</th></tr>
<tr><th>IOI1:INV.REV</th><th>[0, 3, 28]</th></tr>
<tr><th>IOI1:INV.TCE</th><th>[0, 3, 22]</th></tr>
<tr><th>IOI1:OFF1_SRVAL</th><th>[0, 1, 36]</th></tr>
<tr><th>IOI1:OFF2_SRVAL</th><th>[0, 1, 34]</th></tr>
<tr><th>IOI1:OFF_INIT</th><th>[0, 1, 31]</th></tr>
<tr><th>IOI1:TFF1_SRVAL</th><th>[0, 0, 36]</th></tr>
<tr><th>IOI1:TFF2_SRVAL</th><th>[0, 0, 34]</th></tr>
<tr><th>IOI1:TFF_INIT</th><th>[0, 0, 31]</th></tr>
<tr><th>IOI2:IFF1_INIT</th><th>[0, 2, 47]</th></tr>
<tr><th>IOI2:IFF1_SRVAL</th><th>[0, 2, 43]</th></tr>
<tr><th>IOI2:IFF2_INIT</th><th>[0, 2, 52]</th></tr>
<tr><th>IOI2:IFF2_SRVAL</th><th>[0, 2, 56]</th></tr>
<tr><th>IOI2:INV.ICE</th><th>[0, 3, 54]</th></tr>
<tr><th>IOI2:INV.ICLK1</th><th>[0, 3, 53]</th></tr>
<tr><th>IOI2:INV.ICLK2</th><th>[0, 3, 52]</th></tr>
<tr><th>IOI2:INV.OTCLK1</th><th>[0, 3, 56]</th></tr>
<tr><th>IOI2:INV.OTCLK2</th><th>[0, 3, 55]</th></tr>
<tr><th>IOI2:INV.REV</th><th>[0, 3, 51]</th></tr>
<tr><th>IOI2:INV.TCE</th><th>[0, 3, 57]</th></tr>
<tr><th>IOI2:OFF1_SRVAL</th><th>[0, 1, 43]</th></tr>
<tr><th>IOI2:OFF2_SRVAL</th><th>[0, 1, 45]</th></tr>
<tr><th>IOI2:OFF_INIT</th><th>[0, 1, 48]</th></tr>
<tr><th>IOI2:TFF1_SRVAL</th><th>[0, 0, 43]</th></tr>
<tr><th>IOI2:TFF2_SRVAL</th><th>[0, 0, 45]</th></tr>
<tr><th>IOI2:TFF_INIT</th><th>[0, 0, 48]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IFF_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:INV.O1"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:INV.O2"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:INV.T1"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:INV.T2"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:I_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:MISR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:MISR_RESET"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:OFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:OFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:READBACK_I"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IFF_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:INV.O1"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:INV.O2"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:INV.T1"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:INV.T2"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:I_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:MISR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:MISR_RESET"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:OFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:OFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:READBACK_I"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IFF_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IFF_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IFF_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:INV.O1"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:INV.O2"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:INV.T1"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:INV.T2"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:I_DELAY_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:I_TSBYPASS_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:MISR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:MISR_RESET"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:OFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:OFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:OFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:OFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:OFF_SYNC"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:READBACK_I"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TFF1_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TFF2_LATCH"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TFF_REV_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TFF_SR_ENABLE"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TFF_SYNC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IFF_DELAY_ENABLE</th><th>[0, 3, 1]</th></tr>
<tr><th>IOI0:IFF_LATCH</th><th>[0, 2, 11]</th></tr>
<tr><th>IOI0:IFF_REV_ENABLE</th><th>[0, 2, 9]</th></tr>
<tr><th>IOI0:IFF_SR_ENABLE</th><th>[0, 2, 10]</th></tr>
<tr><th>IOI0:IFF_SYNC</th><th>[0, 2, 8]</th></tr>
<tr><th>IOI0:IFF_TSBYPASS_ENABLE</th><th>[0, 3, 3]</th></tr>
<tr><th>IOI0:INV.O1</th><th>[0, 1, 12]</th></tr>
<tr><th>IOI0:INV.O2</th><th>[0, 1, 11]</th></tr>
<tr><th>IOI0:INV.T1</th><th>[0, 0, 12]</th></tr>
<tr><th>IOI0:INV.T2</th><th>[0, 0, 11]</th></tr>
<tr><th>IOI0:I_DELAY_ENABLE</th><th>[0, 3, 10]</th></tr>
<tr><th>IOI0:I_TSBYPASS_ENABLE</th><th>[0, 3, 7]</th></tr>
<tr><th>IOI0:MISR_ENABLE</th><th>[0, 0, 6]</th></tr>
<tr><th>IOI0:MISR_RESET</th><th>[0, 0, 7]</th></tr>
<tr><th>IOI0:OFF1_LATCH</th><th>[0, 1, 17]</th></tr>
<tr><th>IOI0:OFF2_LATCH</th><th>[0, 1, 18]</th></tr>
<tr><th>IOI0:OFF_REV_ENABLE</th><th>[0, 1, 9]</th></tr>
<tr><th>IOI0:OFF_SR_ENABLE</th><th>[0, 1, 10]</th></tr>
<tr><th>IOI0:OFF_SYNC</th><th>[0, 1, 13]</th></tr>
<tr><th>IOI0:READBACK_I</th><th>[0, 3, 0]</th></tr>
<tr><th>IOI0:TFF1_LATCH</th><th>[0, 0, 17]</th></tr>
<tr><th>IOI0:TFF2_LATCH</th><th>[0, 0, 18]</th></tr>
<tr><th>IOI0:TFF_REV_ENABLE</th><th>[0, 0, 9]</th></tr>
<tr><th>IOI0:TFF_SR_ENABLE</th><th>[0, 0, 10]</th></tr>
<tr><th>IOI0:TFF_SYNC</th><th>[0, 0, 13]</th></tr>
<tr><th>IOI1:IFF_DELAY_ENABLE</th><th>[0, 3, 38]</th></tr>
<tr><th>IOI1:IFF_LATCH</th><th>[0, 2, 28]</th></tr>
<tr><th>IOI1:IFF_REV_ENABLE</th><th>[0, 2, 30]</th></tr>
<tr><th>IOI1:IFF_SR_ENABLE</th><th>[0, 2, 29]</th></tr>
<tr><th>IOI1:IFF_SYNC</th><th>[0, 2, 31]</th></tr>
<tr><th>IOI1:IFF_TSBYPASS_ENABLE</th><th>[0, 3, 36]</th></tr>
<tr><th>IOI1:INV.O1</th><th>[0, 1, 27]</th></tr>
<tr><th>IOI1:INV.O2</th><th>[0, 1, 28]</th></tr>
<tr><th>IOI1:INV.T1</th><th>[0, 0, 27]</th></tr>
<tr><th>IOI1:INV.T2</th><th>[0, 0, 28]</th></tr>
<tr><th>IOI1:I_DELAY_ENABLE</th><th>[0, 3, 29]</th></tr>
<tr><th>IOI1:I_TSBYPASS_ENABLE</th><th>[0, 3, 32]</th></tr>
<tr><th>IOI1:MISR_ENABLE</th><th>[0, 0, 33]</th></tr>
<tr><th>IOI1:MISR_RESET</th><th>[0, 0, 32]</th></tr>
<tr><th>IOI1:OFF1_LATCH</th><th>[0, 1, 22]</th></tr>
<tr><th>IOI1:OFF2_LATCH</th><th>[0, 1, 21]</th></tr>
<tr><th>IOI1:OFF_REV_ENABLE</th><th>[0, 1, 30]</th></tr>
<tr><th>IOI1:OFF_SR_ENABLE</th><th>[0, 1, 29]</th></tr>
<tr><th>IOI1:OFF_SYNC</th><th>[0, 1, 26]</th></tr>
<tr><th>IOI1:READBACK_I</th><th>[0, 3, 39]</th></tr>
<tr><th>IOI1:TFF1_LATCH</th><th>[0, 0, 22]</th></tr>
<tr><th>IOI1:TFF2_LATCH</th><th>[0, 0, 21]</th></tr>
<tr><th>IOI1:TFF_REV_ENABLE</th><th>[0, 0, 30]</th></tr>
<tr><th>IOI1:TFF_SR_ENABLE</th><th>[0, 0, 29]</th></tr>
<tr><th>IOI1:TFF_SYNC</th><th>[0, 0, 26]</th></tr>
<tr><th>IOI2:IFF_DELAY_ENABLE</th><th>[0, 3, 41]</th></tr>
<tr><th>IOI2:IFF_LATCH</th><th>[0, 2, 51]</th></tr>
<tr><th>IOI2:IFF_REV_ENABLE</th><th>[0, 2, 49]</th></tr>
<tr><th>IOI2:IFF_SR_ENABLE</th><th>[0, 2, 50]</th></tr>
<tr><th>IOI2:IFF_SYNC</th><th>[0, 2, 48]</th></tr>
<tr><th>IOI2:IFF_TSBYPASS_ENABLE</th><th>[0, 3, 43]</th></tr>
<tr><th>IOI2:INV.O1</th><th>[0, 1, 52]</th></tr>
<tr><th>IOI2:INV.O2</th><th>[0, 1, 51]</th></tr>
<tr><th>IOI2:INV.T1</th><th>[0, 0, 52]</th></tr>
<tr><th>IOI2:INV.T2</th><th>[0, 0, 51]</th></tr>
<tr><th>IOI2:I_DELAY_ENABLE</th><th>[0, 3, 50]</th></tr>
<tr><th>IOI2:I_TSBYPASS_ENABLE</th><th>[0, 3, 47]</th></tr>
<tr><th>IOI2:MISR_ENABLE</th><th>[0, 0, 46]</th></tr>
<tr><th>IOI2:MISR_RESET</th><th>[0, 0, 47]</th></tr>
<tr><th>IOI2:OFF1_LATCH</th><th>[0, 1, 57]</th></tr>
<tr><th>IOI2:OFF2_LATCH</th><th>[0, 1, 58]</th></tr>
<tr><th>IOI2:OFF_REV_ENABLE</th><th>[0, 1, 49]</th></tr>
<tr><th>IOI2:OFF_SR_ENABLE</th><th>[0, 1, 50]</th></tr>
<tr><th>IOI2:OFF_SYNC</th><th>[0, 1, 53]</th></tr>
<tr><th>IOI2:READBACK_I</th><th>[0, 3, 40]</th></tr>
<tr><th>IOI2:TFF1_LATCH</th><th>[0, 0, 57]</th></tr>
<tr><th>IOI2:TFF2_LATCH</th><th>[0, 0, 58]</th></tr>
<tr><th>IOI2:TFF_REV_ENABLE</th><th>[0, 0, 49]</th></tr>
<tr><th>IOI2:TFF_SR_ENABLE</th><th>[0, 0, 50]</th></tr>
<tr><th>IOI2:TFF_SYNC</th><th>[0, 0, 53]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TMUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TMUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TMUX</th><th>[0, 0, 15]</th><th>[0, 0, 19]</th><th>[0, 0, 14]</th><th>[0, 0, 16]</th></tr>
<tr><th>IOI1:TMUX</th><th>[0, 0, 24]</th><th>[0, 0, 20]</th><th>[0, 0, 25]</th><th>[0, 0, 23]</th></tr>
<tr><th>IOI2:TMUX</th><th>[0, 0, 55]</th><th>[0, 0, 59]</th><th>[0, 0, 54]</th><th>[0, 0, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>T1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>T2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:PCICE_MUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:PCICE_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:PCICE_MUX</th><th>[0, 2, 0]</th><th>[0, 1, 0]</th></tr>
<tr><th>IOI1:PCICE_MUX</th><th>[0, 2, 39]</th><th>[0, 1, 39]</th></tr>
<tr><th>IOI2:PCICE_MUX</th><th>[0, 2, 40]</th><th>[0, 1, 40]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td></tr>
<tr><td>OCE</td><td>0</td><td>1</td></tr>
<tr><td>PCICE</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:O1_DDRMUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:O1_DDRMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:O1_DDRMUX</th><th>[0, 1, 35]</th></tr>
<tr><th>IOI1:O1_DDRMUX</th><th>[0, 1, 4]</th></tr>
<tr><td>O1</td><td>0</td></tr>
<tr><td>ODDRIN1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:OMUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:OMUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:OMUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:OMUX</th><th>[0, 1, 15]</th><th>[0, 1, 19]</th><th>[0, 1, 14]</th><th>[0, 1, 16]</th></tr>
<tr><th>IOI1:OMUX</th><th>[0, 1, 24]</th><th>[0, 1, 20]</th><th>[0, 1, 25]</th><th>[0, 1, 23]</th></tr>
<tr><th>IOI2:OMUX</th><th>[0, 1, 55]</th><th>[0, 1, 59]</th><th>[0, 1, 54]</th><th>[0, 1, 56]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>O1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>O2</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF2</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OFFDDR</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:TSBYPASS_MUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:TSBYPASS_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:TSBYPASS_MUX</th><th>[0, 3, 4]</th></tr>
<tr><th>IOI1:TSBYPASS_MUX</th><th>[0, 3, 35]</th></tr>
<tr><th>IOI2:TSBYPASS_MUX</th><th>[0, 3, 44]</th></tr>
<tr><td>TMUX</td><td>0</td></tr>
<tr><td>GND</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOI.S3A.T-IOI0:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI1:IDDRIN_MUX"></div>
<div id="bits-xc3s-IOI.S3A.T-IOI2:IDDRIN_MUX"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOI0:IDDRIN_MUX</th><th>[0, 3, 21]</th><th>[0, 3, 37]</th><th>[0, 3, 8]</th></tr>
<tr><th>IOI1:IDDRIN_MUX</th><th>[0, 3, 18]</th><th>[0, 3, 2]</th><th>[0, 3, 30]</th></tr>
<tr><th>IOI2:IDDRIN_MUX</th><th>[0, 3, 58]</th><th>[0, 3, 42]</th><th>[0, 3, 48]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>IFFDMUX</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>IDDRIN1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>IDDRIN2</td><td>1</td><td>0</td><td>0</td></tr>
</table>
</section>
</section>
<section id="i-o-buffers-spartan-3">
<h2>I/O buffers — Spartan 3<a class="headerlink" href="#i-o-buffers-spartan-3" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id3">
<p class="admonition-title">Todo</p>
<p>document</p>
</div>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="4">IOSTD:S3:PDRIVE</th><th colspan="4">IOSTD:S3:NDRIVE</th></tr>
<tr><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>BLVDS_25</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>GTL</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>GTLP</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>GTLP_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>GTL_DCI</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_III_18</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_III_DCI</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_III_DCI_18</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II_18</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_II_DCI_18</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_I_18</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_DCI</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_DCI_18</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.2</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS12.4</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.6</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.12</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15.2</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15.4</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.6</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.8</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.12</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.16</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.6</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.8</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.12</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.16</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.24</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.4</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.6</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.8</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.12</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.16</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.24</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.6</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.8</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVPECL_25</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.12</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.16</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.2</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.24</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.6</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.8</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCI33_3</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>PCI66_3</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_I</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_II</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_I_DCI</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL2_I</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL2_II</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SSTL2_II_DCI</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SSTL2_I_DCI</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="5">IOSTD:S3:SLEW</th></tr>
<tr><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>BLVDS_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GTL</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>GTLP</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>GTLP_DCI</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>GTL_DCI</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSLVDCI_15</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSLVDCI_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSLVDCI_25</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSLVDCI_33</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_III</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_III_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_III_DCI</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_III_DCI_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_II_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_II_DCI_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_DCI</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_DCI_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_15</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVDCI_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVDCI_25</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVDCI_33</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVDCI_DV2_15</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVDCI_DV2_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVDCI_DV2_25</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVDCI_DV2_33</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVPECL_25</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCI33_3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCI66_3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_I</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_II</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_I_DCI</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL2_I</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL2_II</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL2_II_DCI</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL2_I_DCI</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>VR</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="2">IOSTD:S3:OUTPUT_MISC</th></tr>
<tr><th>[1]</th><th>[0]</th></tr>
<tr><td>BLVDS_25</td><td>0</td><td>1</td></tr>
<tr><td>GTL</td><td>0</td><td>0</td></tr>
<tr><td>GTLP</td><td>0</td><td>0</td></tr>
<tr><td>GTLP_DCI</td><td>0</td><td>0</td></tr>
<tr><td>GTL_DCI</td><td>0</td><td>0</td></tr>
<tr><td>HSLVDCI_15</td><td>0</td><td>0</td></tr>
<tr><td>HSLVDCI_18</td><td>0</td><td>0</td></tr>
<tr><td>HSLVDCI_25</td><td>0</td><td>0</td></tr>
<tr><td>HSLVDCI_33</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_III</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_III_18</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_III_DCI</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_III_DCI_18</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_II_18</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_II_DCI_18</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_18</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_DCI</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_DCI_18</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33</td><td>0</td><td>1</td></tr>
<tr><td>LVDCI_15</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_18</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_25</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_33</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_DV2_15</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_DV2_18</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_DV2_25</td><td>0</td><td>0</td></tr>
<tr><td>LVDCI_DV2_33</td><td>0</td><td>0</td></tr>
<tr><td>LVPECL_25</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL</td><td>0</td><td>1</td></tr>
<tr><td>PCI33_3</td><td>0</td><td>0</td></tr>
<tr><td>PCI66_3</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_I</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_I_DCI</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_I</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_II</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_II_DCI</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_I_DCI</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="3">IOSTD:S3:OUTPUT_DIFF</th></tr>
<tr><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>LDT_25</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVDSEXT_25</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVDSEXT_25_DCI</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVDS_25</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVDS_25_DCI</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>RSDS_25</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>ULVDS_25</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<section id="iobs-s3-t2">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3.T2</span></code><a class="headerlink" href="#iobs-s3-t2" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3.T2 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:PDRIVE" title="~IOB2:PDRIVE[0]">~IOB2:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:DCI_MODE" title="IOB2:DCI_MODE[2]">IOB2:DCI_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:DCI_MODE" title="IOB1:DCI_MODE[2]">IOB1:DCI_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:NDRIVE" title="~IOB1:NDRIVE[2]">~IOB1:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:DCI_MODE" title="IOB1:DCI_MODE[1]">IOB1:DCI_MODE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:PDRIVE" title="IOB1:PDRIVE[1]">IOB1:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:DCI_MODE" title="IOB1:DCI_MODE[0]">IOB1:DCI_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:NDRIVE" title="IOB0:NDRIVE[0]">IOB0:NDRIVE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:SLEW" title="IOB0:SLEW[3]">IOB0:SLEW[3]</a></td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[1]">IOB2:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[2]">IOB2:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:VR" title="IOB1:VR">IOB1:VR</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:PDRIVE" title="~IOB2:PDRIVE[2]">~IOB2:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:SLEW" title="IOB1:SLEW[0]">IOB1:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:SLEW" title="IOB1:SLEW[2]">IOB1:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:PDRIVE" title="~IOB1:PDRIVE[0]">~IOB1:PDRIVE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:PDRIVE" title="IOB1:PDRIVE[3]">IOB1:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:PDRIVE" title="IOB0:PDRIVE[3]">IOB0:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:NDRIVE" title="IOB0:NDRIVE[1]">IOB0:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:DISABLE_GTS" title="IOB0:DISABLE_GTS">IOB0:DISABLE_GTS</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:PDRIVE" title="~IOB0:PDRIVE[0]">~IOB0:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:DCI_MODE" title="IOB0:DCI_MODE[2]">IOB0:DCI_MODE[2]</a></td></tr>
<tr><td>2</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[0]">IOB2:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:NDRIVE" title="~IOB2:NDRIVE[2]">~IOB2:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:SLEW" title="IOB2:SLEW[2]">IOB2:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:OUTPUT_ENABLE" title="IOB2:OUTPUT_ENABLE[0]">IOB2:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:SLEW" title="IOB2:SLEW[4]">IOB2:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:DCIUPDATEMODE_ASREQUIRED" title="~IOB1:DCIUPDATEMODE_ASREQUIRED">~IOB1:DCIUPDATEMODE_ASREQUIRED</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:NDRIVE" title="IOB1:NDRIVE[1]">IOB1:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:VREF" title="IOB1:VREF">IOB1:VREF</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:NDRIVE" title="IOB0:NDRIVE[3]">IOB0:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[0]">IOB0:OUTPUT_MISC[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[1]">IOB0:OUTPUT_MISC[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:SLEW" title="IOB0:SLEW[0]">IOB0:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:DCI_MODE" title="IOB0:DCI_MODE[1]">IOB0:DCI_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td></tr>
<tr><td>3</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:VR" title="IOB2:VR">IOB2:VR</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:SLEW" title="IOB2:SLEW[0]">IOB2:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[1]">IOB1:OUTPUT_MISC[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:SLEW" title="IOB2:SLEW[3]">IOB2:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:NDRIVE" title="IOB1:NDRIVE[0]">IOB1:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:OUTPUT_ENABLE" title="IOB2:OUTPUT_ENABLE[1]">IOB2:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:SLEW" title="IOB1:SLEW[3]">IOB1:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:PDRIVE" title="~IOB1:PDRIVE[2]">~IOB1:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[0]">IOB1:OUTPUT_MISC[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:VREF" title="IOB0:VREF">IOB0:VREF</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:PDRIVE" title="IOB0:PDRIVE[1]">IOB0:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:DCIUPDATEMODE_ASREQUIRED" title="~IOB0:DCIUPDATEMODE_ASREQUIRED">~IOB0:DCIUPDATEMODE_ASREQUIRED</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:SLEW" title="IOB0:SLEW[1]">IOB0:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:SLEW" title="IOB0:SLEW[2]">IOB0:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:SLEW" title="IOB0:SLEW[4]">IOB0:SLEW[4]</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:OUTPUT_MISC" title="IOB2:OUTPUT_MISC[1]">IOB2:OUTPUT_MISC[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:SLEW" title="IOB2:SLEW[1]">IOB2:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:OUTPUT_DIFF" title="IOB2:OUTPUT_DIFF[2]">IOB2:OUTPUT_DIFF[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:DCI_MODE" title="IOB2:DCI_MODE[1]">IOB2:DCI_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:SLEW" title="IOB1:SLEW[1]">IOB1:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:NDRIVE" title="IOB1:NDRIVE[3]">IOB1:NDRIVE[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:SLEW" title="IOB1:SLEW[4]">IOB1:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:DISABLE_GTS" title="IOB1:DISABLE_GTS">IOB1:DISABLE_GTS</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB1:DCI_MODE" title="IOB1:DCI_MODE[3]">IOB1:DCI_MODE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:DCI_MODE" title="IOB0:DCI_MODE[3]">IOB0:DCI_MODE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:DCI_MODE" title="IOB0:DCI_MODE[0]">IOB0:DCI_MODE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:NDRIVE" title="~IOB0:NDRIVE[2]">~IOB0:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:PDRIVE" title="~IOB0:PDRIVE[2]">~IOB0:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3.T2 bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:PDRIVE" title="IOB4:PDRIVE[1]">IOB4:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:VREF" title="IOB4:VREF">IOB4:VREF</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:DCIUPDATEMODE_ASREQUIRED" title="~IOB4:DCIUPDATEMODE_ASREQUIRED">~IOB4:DCIUPDATEMODE_ASREQUIRED</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:SLEW" title="IOB4:SLEW[0]">IOB4:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:SLEW" title="IOB4:SLEW[1]">IOB4:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:SLEW" title="IOB4:SLEW[2]">IOB4:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:SLEW" title="IOB4:SLEW[3]">IOB4:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:DCI_MODE" title="IOB3:DCI_MODE[2]">IOB3:DCI_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:PDRIVE" title="~IOB3:PDRIVE[0]">~IOB3:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[2]">IOB4:OUTPUT_DIFF[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:NDRIVE" title="~IOB3:NDRIVE[2]">~IOB3:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:PDRIVE" title="IOB3:PDRIVE[3]">IOB3:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:DISABLE_GTS" title="IOB3:DISABLE_GTS">IOB3:DISABLE_GTS</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:PULL" title="IOB3:PULL[0]">IOB3:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:NDRIVE" title="IOB2:NDRIVE[1]">IOB2:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:PDRIVE" title="IOB2:PDRIVE[3]">IOB2:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:DISABLE_GTS" title="IOB2:DISABLE_GTS">IOB2:DISABLE_GTS</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:OUTPUT_DIFF" title="IOB2:OUTPUT_DIFF[0]">IOB2:OUTPUT_DIFF[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:PULL" title="IOB4:PULL[0]">IOB4:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:NDRIVE" title="IOB4:NDRIVE[3]">IOB4:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:OUTPUT_MISC" title="IOB4:OUTPUT_MISC[0]">IOB4:OUTPUT_MISC[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:OUTPUT_MISC" title="IOB4:OUTPUT_MISC[1]">IOB4:OUTPUT_MISC[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:DCI_MODE" title="IOB4:DCI_MODE[1]">IOB4:DCI_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[0]">IOB4:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[0]">IOB3:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:DCI_MODE" title="IOB3:DCI_MODE[1]">IOB3:DCI_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:OUTPUT_MISC" title="IOB3:OUTPUT_MISC[1]">IOB3:OUTPUT_MISC[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:SLEW" title="IOB3:SLEW[3]">IOB3:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:NDRIVE" title="IOB3:NDRIVE[3]">IOB3:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:OUTPUT_MISC" title="IOB3:OUTPUT_MISC[0]">IOB3:OUTPUT_MISC[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:PDRIVE" title="IOB3:PDRIVE[1]">IOB3:PDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:PULL" title="IOB2:PULL[2]">IOB2:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:NDRIVE" title="IOB2:NDRIVE[0]">IOB2:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:NDRIVE" title="IOB4:NDRIVE[1]">IOB4:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:PDRIVE" title="IOB4:PDRIVE[3]">IOB4:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:DISABLE_GTS" title="IOB4:DISABLE_GTS">IOB4:DISABLE_GTS</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[1]">IOB4:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[0]">IOB4:OUTPUT_DIFF[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:PDRIVE" title="~IOB4:PDRIVE[0]">~IOB4:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:DCI_MODE" title="IOB4:DCI_MODE[2]">IOB4:DCI_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:SLEW" title="IOB3:SLEW[0]">IOB3:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:SLEW" title="IOB3:SLEW[1]">IOB3:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:VR" title="IOB3:VR">IOB3:VR</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:VREF" title="IOB3:VREF">IOB3:VREF</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:DCIUPDATEMODE_ASREQUIRED" title="~IOB3:DCIUPDATEMODE_ASREQUIRED">~IOB3:DCIUPDATEMODE_ASREQUIRED</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:NDRIVE" title="IOB3:NDRIVE[1]">IOB3:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:PULL" title="IOB2:PULL[1]">IOB2:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:DCI_MODE" title="IOB2:DCI_MODE[0]">IOB2:DCI_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:DCI_MODE" title="IOB2:DCI_MODE[3]">IOB2:DCI_MODE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:OUTPUT_DIFF" title="IOB2:OUTPUT_DIFF[1]">IOB2:OUTPUT_DIFF[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:PULL" title="IOB4:PULL[1]">IOB4:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:PULL" title="IOB4:PULL[2]">IOB4:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:NDRIVE" title="IOB4:NDRIVE[0]">IOB4:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[0]">IOB4:IBUF_MODE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[2]">IOB4:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:SLEW" title="IOB4:SLEW[4]">IOB4:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[1]">IOB3:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:PDRIVE" title="~IOB3:PDRIVE[2]">~IOB3:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[0]">IOB3:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:SLEW" title="IOB3:SLEW[4]">IOB3:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:DCI_MODE" title="IOB3:DCI_MODE[3]">IOB3:DCI_MODE[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:DCI_MODE" title="IOB3:DCI_MODE[0]">IOB3:DCI_MODE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:PDRIVE" title="IOB2:PDRIVE[1]">IOB2:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:NDRIVE" title="IOB2:NDRIVE[3]">IOB2:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:DCIUPDATEMODE_ASREQUIRED" title="~IOB2:DCIUPDATEMODE_ASREQUIRED">~IOB2:DCIUPDATEMODE_ASREQUIRED</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:DCI_MODE" title="IOB4:DCI_MODE[0]">IOB4:DCI_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:DCI_MODE" title="IOB4:DCI_MODE[3]">IOB4:DCI_MODE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:VR" title="IOB4:VR">IOB4:VR</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[1]">IOB4:OUTPUT_DIFF[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:NDRIVE" title="~IOB4:NDRIVE[2]">~IOB4:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:PDRIVE" title="~IOB4:PDRIVE[2]">~IOB4:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[1]">IOB4:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:SLEW" title="IOB3:SLEW[2]">IOB3:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[1]">IOB3:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[2]">IOB3:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:NDRIVE" title="IOB3:NDRIVE[0]">IOB3:NDRIVE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:PULL" title="IOB3:PULL[2]">IOB3:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB3:PULL" title="IOB3:PULL[1]">IOB3:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:PULL" title="IOB2:PULL[0]">IOB2:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:VREF" title="IOB2:VREF">IOB2:VREF</a></td><td><a href="#bits-xc3s-IOBS.S3.T2-IOB2:OUTPUT_MISC" title="IOB2:OUTPUT_MISC[0]">IOB2:OUTPUT_MISC[0]</a></td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.T2-IOB1:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB2:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB3:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB4:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:IBUF_MODE</th><th>[0, 8, 2]</th><th>[0, 3, 0]</th><th>[0, 3, 2]</th></tr>
<tr><th>IOB2:IBUF_MODE</th><th>[0, 2, 1]</th><th>[0, 1, 1]</th><th>[0, 1, 2]</th></tr>
<tr><th>IOB3:IBUF_MODE</th><th>[1, 11, 4]</th><th>[1, 10, 4]</th><th>[1, 10, 3]</th></tr>
<tr><th>IOB4:IBUF_MODE</th><th>[1, 6, 3]</th><th>[1, 4, 2]</th><th>[1, 4, 3]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CMOS</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.T2-IOB0:DISABLE_GTS"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB0:VREF"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB1:DISABLE_GTS"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB1:VR"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB1:VREF"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB2:DISABLE_GTS"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB2:VR"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB2:VREF"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB3:DISABLE_GTS"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB3:VR"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB3:VREF"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB4:DISABLE_GTS"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB4:VR"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB4:VREF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DISABLE_GTS</th><th>[0, 14, 1]</th></tr>
<tr><th>IOB0:VREF</th><th>[0, 12, 3]</th></tr>
<tr><th>IOB1:DISABLE_GTS</th><th>[0, 9, 4]</th></tr>
<tr><th>IOB1:VR</th><th>[0, 3, 1]</th></tr>
<tr><th>IOB1:VREF</th><th>[0, 11, 2]</th></tr>
<tr><th>IOB2:DISABLE_GTS</th><th>[1, 17, 0]</th></tr>
<tr><th>IOB2:VR</th><th>[0, 1, 3]</th></tr>
<tr><th>IOB2:VREF</th><th>[1, 17, 4]</th></tr>
<tr><th>IOB3:DISABLE_GTS</th><th>[1, 13, 0]</th></tr>
<tr><th>IOB3:VR</th><th>[1, 10, 2]</th></tr>
<tr><th>IOB3:VREF</th><th>[1, 12, 2]</th></tr>
<tr><th>IOB4:DISABLE_GTS</th><th>[1, 3, 2]</th></tr>
<tr><th>IOB4:VR</th><th>[1, 4, 4]</th></tr>
<tr><th>IOB4:VREF</th><th>[1, 2, 0]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.T2-IOB0:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB1:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB2:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB3:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB4:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PDRIVE</th><th>[0, 12, 1]</th><th>[0, 17, 4]</th><th>[0, 13, 3]</th><th>[0, 17, 1]</th></tr>
<tr><th>IOB1:PDRIVE</th><th>[0, 11, 1]</th><th>[0, 8, 3]</th><th>[0, 10, 0]</th><th>[0, 8, 1]</th></tr>
<tr><th>IOB2:PDRIVE</th><th>[1, 16, 0]</th><th>[0, 4, 1]</th><th>[1, 16, 3]</th><th>[0, 2, 0]</th></tr>
<tr><th>IOB3:PDRIVE</th><th>[1, 12, 0]</th><th>[1, 9, 3]</th><th>[1, 14, 1]</th><th>[1, 9, 0]</th></tr>
<tr><th>IOB4:PDRIVE</th><th>[1, 2, 2]</th><th>[1, 7, 4]</th><th>[1, 1, 0]</th><th>[1, 6, 2]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.T2-IOB0:SLEW"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB1:SLEW"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB2:SLEW"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB3:SLEW"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB4:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:SLEW</th><th>[0, 18, 3]</th><th>[0, 18, 0]</th><th>[0, 17, 3]</th><th>[0, 16, 3]</th><th>[0, 16, 2]</th></tr>
<tr><th>IOB1:SLEW</th><th>[0, 8, 4]</th><th>[0, 7, 3]</th><th>[0, 7, 1]</th><th>[0, 5, 4]</th><th>[0, 5, 1]</th></tr>
<tr><th>IOB2:SLEW</th><th>[0, 6, 2]</th><th>[0, 4, 3]</th><th>[0, 4, 2]</th><th>[0, 2, 4]</th><th>[0, 2, 3]</th></tr>
<tr><th>IOB3:SLEW</th><th>[1, 11, 3]</th><th>[1, 11, 1]</th><th>[1, 9, 4]</th><th>[1, 9, 2]</th><th>[1, 8, 2]</th></tr>
<tr><th>IOB4:SLEW</th><th>[1, 7, 3]</th><th>[1, 7, 0]</th><th>[1, 6, 0]</th><th>[1, 5, 0]</th><th>[1, 4, 0]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.T2-IOB0:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB0:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB1:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB1:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB2:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB2:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB3:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB3:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB4:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB4:OUTPUT_MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[0, 18, 4]</th><th>[0, 18, 2]</th></tr>
<tr><th>IOB0:OUTPUT_MISC</th><th>[0, 15, 2]</th><th>[0, 14, 2]</th></tr>
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[0, 6, 1]</th><th>[0, 5, 0]</th></tr>
<tr><th>IOB1:OUTPUT_MISC</th><th>[0, 3, 3]</th><th>[0, 9, 3]</th></tr>
<tr><th>IOB2:OUTPUT_ENABLE</th><th>[0, 6, 3]</th><th>[0, 5, 2]</th></tr>
<tr><th>IOB2:OUTPUT_MISC</th><th>[0, 1, 4]</th><th>[1, 18, 4]</th></tr>
<tr><th>IOB3:OUTPUT_ENABLE</th><th>[1, 8, 3]</th><th>[1, 8, 1]</th></tr>
<tr><th>IOB3:OUTPUT_MISC</th><th>[1, 10, 1]</th><th>[1, 13, 1]</th></tr>
<tr><th>IOB4:OUTPUT_ENABLE</th><th>[1, 8, 4]</th><th>[1, 7, 1]</th></tr>
<tr><th>IOB4:OUTPUT_MISC</th><th>[1, 5, 1]</th><th>[1, 3, 1]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.T2-IOB0:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB1:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB2:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB3:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB4:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[0, 12, 2]</th><th>[0, 16, 4]</th><th>[0, 13, 1]</th><th>[0, 14, 0]</th></tr>
<tr><th>IOB1:NDRIVE</th><th>[0, 6, 4]</th><th>[0, 7, 0]</th><th>[0, 10, 2]</th><th>[0, 5, 3]</th></tr>
<tr><th>IOB2:NDRIVE</th><th>[1, 17, 3]</th><th>[0, 2, 2]</th><th>[1, 15, 0]</th><th>[1, 17, 1]</th></tr>
<tr><th>IOB3:NDRIVE</th><th>[1, 12, 1]</th><th>[1, 11, 0]</th><th>[1, 14, 2]</th><th>[1, 12, 4]</th></tr>
<tr><th>IOB4:NDRIVE</th><th>[1, 2, 1]</th><th>[1, 6, 4]</th><th>[1, 1, 2]</th><th>[1, 3, 3]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.T2-IOB0:DCIUPDATEMODE_ASREQUIRED"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB1:DCIUPDATEMODE_ASREQUIRED"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB2:DCIUPDATEMODE_ASREQUIRED"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB3:DCIUPDATEMODE_ASREQUIRED"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB4:DCIUPDATEMODE_ASREQUIRED"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DCIUPDATEMODE_ASREQUIRED</th><th>[0, 14, 3]</th></tr>
<tr><th>IOB1:DCIUPDATEMODE_ASREQUIRED</th><th>[0, 9, 2]</th></tr>
<tr><th>IOB2:DCIUPDATEMODE_ASREQUIRED</th><th>[1, 18, 3]</th></tr>
<tr><th>IOB3:DCIUPDATEMODE_ASREQUIRED</th><th>[1, 13, 2]</th></tr>
<tr><th>IOB4:DCIUPDATEMODE_ASREQUIRED</th><th>[1, 3, 0]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.T2-IOB0:PULL"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB1:PULL"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB2:PULL"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB3:PULL"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB4:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[0, 12, 0]</th><th>[0, 13, 0]</th><th>[0, 13, 2]</th></tr>
<tr><th>IOB1:PULL</th><th>[0, 7, 2]</th><th>[0, 11, 3]</th><th>[0, 10, 1]</th></tr>
<tr><th>IOB2:PULL</th><th>[1, 16, 1]</th><th>[1, 15, 2]</th><th>[1, 16, 4]</th></tr>
<tr><th>IOB3:PULL</th><th>[1, 14, 4]</th><th>[1, 15, 4]</th><th>[1, 14, 0]</th></tr>
<tr><th>IOB4:PULL</th><th>[1, 2, 3]</th><th>[1, 1, 3]</th><th>[1, 1, 1]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.T2-IOB0:DCI_MODE"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB1:DCI_MODE"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB2:DCI_MODE"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB3:DCI_MODE"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB4:DCI_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DCI_MODE</th><th>[0, 12, 4]</th><th>[0, 18, 1]</th><th>[0, 17, 2]</th><th>[0, 13, 4]</th></tr>
<tr><th>IOB1:DCI_MODE</th><th>[0, 11, 4]</th><th>[0, 6, 0]</th><th>[0, 8, 0]</th><th>[0, 11, 0]</th></tr>
<tr><th>IOB2:DCI_MODE</th><th>[1, 17, 2]</th><th>[0, 4, 0]</th><th>[0, 4, 4]</th><th>[1, 16, 2]</th></tr>
<tr><th>IOB3:DCI_MODE</th><th>[1, 12, 3]</th><th>[1, 8, 0]</th><th>[1, 9, 1]</th><th>[1, 14, 3]</th></tr>
<tr><th>IOB4:DCI_MODE</th><th>[1, 3, 4]</th><th>[1, 7, 2]</th><th>[1, 6, 1]</th><th>[1, 2, 4]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OUTPUT</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>OUTPUT_HALF</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TERM_SPLIT</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TERM_VCC</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.T2-IOB0:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[0, 17, 0]</th><th>[0, 16, 0]</th><th>[0, 15, 4]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.T2-IOB2:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3.T2-IOB4:OUTPUT_DIFF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB2:OUTPUT_DIFF</th><th>[0, 3, 4]</th><th>[1, 18, 2]</th><th>[1, 18, 0]</th></tr>
<tr><th>IOB4:OUTPUT_DIFF</th><th>[1, 10, 0]</th><th>[1, 5, 4]</th><th>[1, 5, 2]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
<section id="iobs-s3-r1">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3.R1</span></code><a class="headerlink" href="#iobs-s3-r1" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3.R1 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td></tr>
<tr><td>2</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:NDRIVE" title="IOB1:NDRIVE[1]">IOB1:NDRIVE[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:PDRIVE" title="IOB1:PDRIVE[1]">IOB1:PDRIVE[1]</a></td></tr>
<tr><td>5</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:DCI_MODE" title="IOB1:DCI_MODE[0]">IOB1:DCI_MODE[0]</a></td></tr>
<tr><td>6</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:PDRIVE" title="IOB1:PDRIVE[3]">IOB1:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:NDRIVE" title="IOB1:NDRIVE[3]">IOB1:NDRIVE[3]</a></td></tr>
<tr><td>8</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:VREF" title="IOB1:VREF">IOB1:VREF</a></td></tr>
<tr><td>9</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:DCI_MODE" title="IOB1:DCI_MODE[3]">IOB1:DCI_MODE[3]</a></td></tr>
<tr><td>10</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:NDRIVE" title="IOB1:NDRIVE[0]">IOB1:NDRIVE[0]</a></td></tr>
<tr><td>11</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:DISABLE_GTS" title="IOB1:DISABLE_GTS">IOB1:DISABLE_GTS</a></td></tr>
<tr><td>12</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[0]">IOB1:OUTPUT_MISC[0]</a></td></tr>
<tr><td>13</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:DCIUPDATEMODE_ASREQUIRED" title="~IOB1:DCIUPDATEMODE_ASREQUIRED">~IOB1:DCIUPDATEMODE_ASREQUIRED</a></td></tr>
<tr><td>14</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[1]">IOB1:OUTPUT_DIFF[1]</a></td></tr>
<tr><td>15</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[0]">IOB1:OUTPUT_DIFF[0]</a></td></tr>
<tr><td>16</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[1]">IOB1:OUTPUT_MISC[1]</a></td></tr>
<tr><td>17</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:VR" title="IOB1:VR">IOB1:VR</a></td></tr>
<tr><td>18</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td></tr>
<tr><td>19</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:SLEW" title="IOB1:SLEW[0]">IOB1:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:NDRIVE" title="~IOB1:NDRIVE[2]">~IOB1:NDRIVE[2]</a></td></tr>
<tr><td>21</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:SLEW" title="IOB1:SLEW[1]">IOB1:SLEW[1]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td></tr>
<tr><td>24</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:PDRIVE" title="~IOB1:PDRIVE[0]">~IOB1:PDRIVE[0]</a></td></tr>
<tr><td>25</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:DCI_MODE" title="IOB1:DCI_MODE[1]">IOB1:DCI_MODE[1]</a></td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:PDRIVE" title="~IOB1:PDRIVE[2]">~IOB1:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:SLEW" title="IOB1:SLEW[2]">IOB1:SLEW[2]</a></td></tr>
<tr><td>27</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:SLEW" title="IOB1:SLEW[3]">IOB1:SLEW[3]</a></td></tr>
<tr><td>28</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:DCI_MODE" title="IOB1:DCI_MODE[2]">IOB1:DCI_MODE[2]</a></td></tr>
<tr><td>29</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td></tr>
<tr><td>30</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:SLEW" title="IOB1:SLEW[4]">IOB1:SLEW[4]</a></td></tr>
<tr><td>31</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>32</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:SLEW" title="IOB0:SLEW[0]">IOB0:SLEW[0]</a></td></tr>
<tr><td>34</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>35</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:DCI_MODE" title="IOB0:DCI_MODE[2]">IOB0:DCI_MODE[2]</a></td></tr>
<tr><td>36</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:SLEW" title="IOB0:SLEW[1]">IOB0:SLEW[1]</a></td></tr>
<tr><td>37</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:PDRIVE" title="~IOB0:PDRIVE[2]">~IOB0:PDRIVE[2]</a></td></tr>
<tr><td>38</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:SLEW" title="IOB0:SLEW[2]">IOB0:SLEW[2]</a></td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:DCI_MODE" title="IOB0:DCI_MODE[1]">IOB0:DCI_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:PDRIVE" title="~IOB0:PDRIVE[0]">~IOB0:PDRIVE[0]</a></td></tr>
<tr><td>40</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td></tr>
<tr><td>41</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:NDRIVE" title="~IOB0:NDRIVE[2]">~IOB0:NDRIVE[2]</a></td></tr>
<tr><td>42</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:SLEW" title="IOB0:SLEW[3]">IOB0:SLEW[3]</a></td></tr>
<tr><td>43</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:SLEW" title="IOB0:SLEW[4]">IOB0:SLEW[4]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:VR" title="IOB0:VR">IOB0:VR</a></td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td></tr>
<tr><td>47</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[1]">IOB0:OUTPUT_MISC[1]</a></td></tr>
<tr><td>48</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[2]">IOB1:OUTPUT_DIFF[2]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td></tr>
<tr><td>50</td>
<td>-</td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:DCIUPDATEMODE_ASREQUIRED" title="~IOB0:DCIUPDATEMODE_ASREQUIRED">~IOB0:DCIUPDATEMODE_ASREQUIRED</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:DISABLE_GTS" title="IOB0:DISABLE_GTS">IOB0:DISABLE_GTS</a></td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[0]">IOB0:OUTPUT_MISC[0]</a></td></tr>
<tr><td>53</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:NDRIVE" title="IOB0:NDRIVE[0]">IOB0:NDRIVE[0]</a></td></tr>
<tr><td>54</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:DCI_MODE" title="IOB0:DCI_MODE[3]">IOB0:DCI_MODE[3]</a></td></tr>
<tr><td>55</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:VREF" title="IOB0:VREF">IOB0:VREF</a></td></tr>
<tr><td>56</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:NDRIVE" title="IOB0:NDRIVE[3]">IOB0:NDRIVE[3]</a></td></tr>
<tr><td>57</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:PDRIVE" title="IOB0:PDRIVE[3]">IOB0:PDRIVE[3]</a></td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:NDRIVE" title="IOB0:NDRIVE[1]">IOB0:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td></tr>
<tr><td>59</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:PDRIVE" title="IOB0:PDRIVE[1]">IOB0:PDRIVE[1]</a></td></tr>
<tr><td>62</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:DCI_MODE" title="IOB0:DCI_MODE[0]">IOB0:DCI_MODE[0]</a></td></tr>
<tr><td>63</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.R1-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.R1-IOB0:SLEW"></div>
<div id="bits-xc3s-IOBS.S3.R1-IOB1:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:SLEW</th><th>[0, 1, 43]</th><th>[0, 1, 42]</th><th>[0, 1, 38]</th><th>[0, 1, 36]</th><th>[0, 1, 33]</th></tr>
<tr><th>IOB1:SLEW</th><th>[0, 1, 30]</th><th>[0, 1, 27]</th><th>[0, 1, 26]</th><th>[0, 1, 21]</th><th>[0, 0, 20]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.R1-IOB0:DISABLE_GTS"></div>
<div id="bits-xc3s-IOBS.S3.R1-IOB0:VR"></div>
<div id="bits-xc3s-IOBS.S3.R1-IOB0:VREF"></div>
<div id="bits-xc3s-IOBS.S3.R1-IOB1:DISABLE_GTS"></div>
<div id="bits-xc3s-IOBS.S3.R1-IOB1:VR"></div>
<div id="bits-xc3s-IOBS.S3.R1-IOB1:VREF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DISABLE_GTS</th><th>[0, 0, 52]</th></tr>
<tr><th>IOB0:VR</th><th>[0, 0, 46]</th></tr>
<tr><th>IOB0:VREF</th><th>[0, 1, 55]</th></tr>
<tr><th>IOB1:DISABLE_GTS</th><th>[0, 1, 11]</th></tr>
<tr><th>IOB1:VR</th><th>[0, 1, 17]</th></tr>
<tr><th>IOB1:VREF</th><th>[0, 1, 8]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.R1-IOB0:PULL"></div>
<div id="bits-xc3s-IOBS.S3.R1-IOB1:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[0, 1, 58]</th><th>[0, 1, 59]</th><th>[0, 1, 63]</th></tr>
<tr><th>IOB1:PULL</th><th>[0, 1, 6]</th><th>[0, 1, 1]</th><th>[0, 1, 3]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.R1-IOB0:DCI_MODE"></div>
<div id="bits-xc3s-IOBS.S3.R1-IOB1:DCI_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DCI_MODE</th><th>[0, 1, 54]</th><th>[0, 1, 35]</th><th>[0, 0, 39]</th><th>[0, 1, 62]</th></tr>
<tr><th>IOB1:DCI_MODE</th><th>[0, 1, 9]</th><th>[0, 1, 28]</th><th>[0, 1, 25]</th><th>[0, 1, 5]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OUTPUT</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>OUTPUT_HALF</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TERM_SPLIT</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TERM_VCC</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.R1-IOB0:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3.R1-IOB1:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[0, 1, 56]</th><th>[0, 1, 41]</th><th>[0, 0, 58]</th><th>[0, 1, 53]</th></tr>
<tr><th>IOB1:NDRIVE</th><th>[0, 1, 7]</th><th>[0, 1, 20]</th><th>[0, 1, 2]</th><th>[0, 1, 10]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.R1-IOB0:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3.R1-IOB0:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3.R1-IOB1:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3.R1-IOB1:OUTPUT_MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[0, 1, 34]</th><th>[0, 1, 32]</th></tr>
<tr><th>IOB0:OUTPUT_MISC</th><th>[0, 1, 47]</th><th>[0, 1, 52]</th></tr>
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[0, 1, 31]</th><th>[0, 1, 29]</th></tr>
<tr><th>IOB1:OUTPUT_MISC</th><th>[0, 1, 16]</th><th>[0, 1, 12]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.R1-IOB0:DCIUPDATEMODE_ASREQUIRED"></div>
<div id="bits-xc3s-IOBS.S3.R1-IOB1:DCIUPDATEMODE_ASREQUIRED"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DCIUPDATEMODE_ASREQUIRED</th><th>[0, 1, 51]</th></tr>
<tr><th>IOB1:DCIUPDATEMODE_ASREQUIRED</th><th>[0, 1, 13]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.R1-IOB1:OUTPUT_DIFF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:OUTPUT_DIFF</th><th>[0, 1, 48]</th><th>[0, 1, 14]</th><th>[0, 1, 15]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.R1-IOB0:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3.R1-IOB1:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[0, 1, 40]</th><th>[0, 1, 45]</th><th>[0, 1, 46]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[0, 1, 23]</th><th>[0, 1, 19]</th><th>[0, 1, 18]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CMOS</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.R1-IOB0:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3.R1-IOB1:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PDRIVE</th><th>[0, 1, 57]</th><th>[0, 1, 37]</th><th>[0, 1, 61]</th><th>[0, 1, 39]</th></tr>
<tr><th>IOB1:PDRIVE</th><th>[0, 0, 7]</th><th>[0, 0, 26]</th><th>[0, 1, 4]</th><th>[0, 1, 24]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>~[0]</td></tr>
</table>
</section>
<section id="iobs-s3-b2">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3.B2</span></code><a class="headerlink" href="#iobs-s3-b2" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3.B2 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:OUTPUT_DIFF" title="IOB2:OUTPUT_DIFF[0]">IOB2:OUTPUT_DIFF[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:DISABLE_GTS" title="IOB2:DISABLE_GTS">IOB2:DISABLE_GTS</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:PDRIVE" title="IOB2:PDRIVE[3]">IOB2:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:NDRIVE" title="IOB2:NDRIVE[1]">IOB2:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:NDRIVE" title="IOB3:NDRIVE[1]">IOB3:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:PDRIVE" title="IOB3:PDRIVE[3]">IOB3:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:DISABLE_GTS" title="IOB3:DISABLE_GTS">IOB3:DISABLE_GTS</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:SLEW" title="IOB3:SLEW[2]">IOB3:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:PDRIVE" title="~IOB3:PDRIVE[0]">~IOB3:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:SLEW" title="IOB4:SLEW[1]">IOB4:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[1]">IOB3:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:SLEW" title="IOB4:SLEW[3]">IOB4:SLEW[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:OUTPUT_MISC" title="IOB4:OUTPUT_MISC[0]">IOB4:OUTPUT_MISC[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:VREF" title="IOB4:VREF">IOB4:VREF</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:PDRIVE" title="IOB4:PDRIVE[1]">IOB4:PDRIVE[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:NDRIVE" title="IOB2:NDRIVE[0]">IOB2:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:PULL" title="IOB2:PULL[2]">IOB2:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:PULL" title="IOB2:PULL[1]">IOB2:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:PULL" title="IOB3:PULL[0]">IOB3:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:NDRIVE" title="IOB3:NDRIVE[3]">IOB3:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:OUTPUT_MISC" title="IOB3:OUTPUT_MISC[0]">IOB3:OUTPUT_MISC[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:OUTPUT_MISC" title="IOB3:OUTPUT_MISC[1]">IOB3:OUTPUT_MISC[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:SLEW" title="IOB3:SLEW[0]">IOB3:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:DCI_MODE" title="IOB3:DCI_MODE[2]">IOB3:DCI_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:DCI_MODE" title="IOB3:DCI_MODE[1]">IOB3:DCI_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:DCI_MODE" title="IOB4:DCI_MODE[1]">IOB4:DCI_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:DCI_MODE" title="IOB4:DCI_MODE[2]">IOB4:DCI_MODE[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:OUTPUT_MISC" title="IOB4:OUTPUT_MISC[1]">IOB4:OUTPUT_MISC[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:DISABLE_GTS" title="IOB4:DISABLE_GTS">IOB4:DISABLE_GTS</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:NDRIVE" title="IOB4:NDRIVE[3]">IOB4:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:PULL" title="IOB4:PULL[0]">IOB4:PULL[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:OUTPUT_DIFF" title="IOB2:OUTPUT_DIFF[1]">IOB2:OUTPUT_DIFF[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:DCI_MODE" title="IOB2:DCI_MODE[3]">IOB2:DCI_MODE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:DCI_MODE" title="IOB2:DCI_MODE[0]">IOB2:DCI_MODE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:PDRIVE" title="IOB3:PDRIVE[1]">IOB3:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:VREF" title="IOB3:VREF">IOB3:VREF</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:DCIUPDATEMODE_ASREQUIRED" title="~IOB3:DCIUPDATEMODE_ASREQUIRED">~IOB3:DCIUPDATEMODE_ASREQUIRED</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[2]">IOB3:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:SLEW" title="IOB3:SLEW[3]">IOB3:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:PDRIVE" title="~IOB3:PDRIVE[2]">~IOB3:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:PDRIVE" title="~IOB4:PDRIVE[0]">~IOB4:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[1]">IOB4:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[1]">IOB4:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[0]">IOB4:OUTPUT_DIFF[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:NDRIVE" title="IOB4:NDRIVE[0]">IOB4:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:PDRIVE" title="IOB4:PDRIVE[3]">IOB4:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:NDRIVE" title="IOB4:NDRIVE[1]">IOB4:NDRIVE[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:DCIUPDATEMODE_ASREQUIRED" title="~IOB2:DCIUPDATEMODE_ASREQUIRED">~IOB2:DCIUPDATEMODE_ASREQUIRED</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:PDRIVE" title="IOB2:PDRIVE[1]">IOB2:PDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:PULL" title="IOB3:PULL[2]">IOB3:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:DCI_MODE" title="IOB3:DCI_MODE[3]">IOB3:DCI_MODE[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[0]">IOB3:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:SLEW" title="IOB3:SLEW[1]">IOB3:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:SLEW" title="IOB4:SLEW[0]">IOB4:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:SLEW" title="IOB3:SLEW[4]">IOB3:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[2]">IOB4:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:PDRIVE" title="~IOB4:PDRIVE[2]">~IOB4:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[0]">IOB4:IBUF_MODE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:DCI_MODE" title="IOB4:DCI_MODE[3]">IOB4:DCI_MODE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:PULL" title="IOB4:PULL[2]">IOB4:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:PULL" title="IOB4:PULL[1]">IOB4:PULL[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:OUTPUT_MISC" title="IOB2:OUTPUT_MISC[0]">IOB2:OUTPUT_MISC[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:NDRIVE" title="IOB2:NDRIVE[3]">IOB2:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:PULL" title="IOB2:PULL[0]">IOB2:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:PULL" title="IOB3:PULL[1]">IOB3:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:DCI_MODE" title="IOB3:DCI_MODE[0]">IOB3:DCI_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:NDRIVE" title="IOB3:NDRIVE[0]">IOB3:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[2]">IOB4:OUTPUT_DIFF[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[1]">IOB3:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:NDRIVE" title="~IOB3:NDRIVE[2]">~IOB3:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[0]">IOB4:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[0]">IOB3:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:NDRIVE" title="~IOB4:NDRIVE[2]">~IOB4:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:SLEW" title="IOB4:SLEW[2]">IOB4:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:SLEW" title="IOB4:SLEW[4]">IOB4:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[1]">IOB4:OUTPUT_DIFF[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:DCIUPDATEMODE_ASREQUIRED" title="~IOB4:DCIUPDATEMODE_ASREQUIRED">~IOB4:DCIUPDATEMODE_ASREQUIRED</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB4:DCI_MODE" title="IOB4:DCI_MODE[0]">IOB4:DCI_MODE[0]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3.B2 bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:PDRIVE" title="~IOB0:PDRIVE[2]">~IOB0:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:NDRIVE" title="~IOB0:NDRIVE[2]">~IOB0:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:DCI_MODE" title="IOB0:DCI_MODE[3]">IOB0:DCI_MODE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:DCI_MODE" title="IOB0:DCI_MODE[0]">IOB0:DCI_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:DCIUPDATEMODE_ASREQUIRED" title="~IOB1:DCIUPDATEMODE_ASREQUIRED">~IOB1:DCIUPDATEMODE_ASREQUIRED</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:SLEW" title="IOB1:SLEW[0]">IOB1:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:VR" title="IOB1:VR">IOB1:VR</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:SLEW" title="IOB1:SLEW[2]">IOB1:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:SLEW" title="IOB1:SLEW[4]">IOB1:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:DCI_MODE" title="IOB2:DCI_MODE[2]">IOB2:DCI_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:PDRIVE" title="~IOB2:PDRIVE[0]">~IOB2:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[1]">IOB2:IBUF_MODE[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:SLEW" title="IOB0:SLEW[0]">IOB0:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:SLEW" title="IOB0:SLEW[2]">IOB0:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:SLEW" title="IOB0:SLEW[3]">IOB0:SLEW[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:DCIUPDATEMODE_ASREQUIRED" title="~IOB0:DCIUPDATEMODE_ASREQUIRED">~IOB0:DCIUPDATEMODE_ASREQUIRED</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:VREF" title="IOB0:VREF">IOB0:VREF</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:PDRIVE" title="IOB0:PDRIVE[1]">IOB0:PDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:PDRIVE" title="IOB1:PDRIVE[1]">IOB1:PDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:DCI_MODE" title="IOB1:DCI_MODE[3]">IOB1:DCI_MODE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:NDRIVE" title="~IOB1:NDRIVE[2]">~IOB1:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:PDRIVE" title="~IOB1:PDRIVE[2]">~IOB1:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:OUTPUT_ENABLE" title="IOB2:OUTPUT_ENABLE[0]">IOB2:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:SLEW" title="IOB2:SLEW[1]">IOB2:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[2]">IOB2:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[0]">IOB2:IBUF_MODE[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:DCI_MODE" title="IOB0:DCI_MODE[1]">IOB0:DCI_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:SLEW" title="IOB0:SLEW[4]">IOB0:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[1]">IOB0:OUTPUT_MISC[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[0]">IOB0:OUTPUT_MISC[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:NDRIVE" title="IOB0:NDRIVE[3]">IOB0:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:DCI_MODE" title="IOB1:DCI_MODE[0]">IOB1:DCI_MODE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:NDRIVE" title="IOB1:NDRIVE[0]">IOB1:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:SLEW" title="IOB1:SLEW[3]">IOB1:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:SLEW" title="IOB2:SLEW[0]">IOB2:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:PDRIVE" title="~IOB2:PDRIVE[2]">~IOB2:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:NDRIVE" title="~IOB2:NDRIVE[2]">~IOB2:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:DCI_MODE" title="IOB0:DCI_MODE[2]">IOB0:DCI_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:PDRIVE" title="~IOB0:PDRIVE[0]">~IOB0:PDRIVE[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:DISABLE_GTS" title="IOB0:DISABLE_GTS">IOB0:DISABLE_GTS</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:PDRIVE" title="IOB0:PDRIVE[3]">IOB0:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:PDRIVE" title="IOB1:PDRIVE[3]">IOB1:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:OUTPUT_DIFF" title="IOB2:OUTPUT_DIFF[2]">IOB2:OUTPUT_DIFF[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:DISABLE_GTS" title="IOB1:DISABLE_GTS">IOB1:DISABLE_GTS</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:PDRIVE" title="~IOB1:PDRIVE[0]">~IOB1:PDRIVE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:DCI_MODE" title="IOB1:DCI_MODE[2]">IOB1:DCI_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:OUTPUT_ENABLE" title="IOB2:OUTPUT_ENABLE[1]">IOB2:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:SLEW" title="IOB2:SLEW[2]">IOB2:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:SLEW" title="IOB2:SLEW[3]">IOB2:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:VR" title="IOB2:VR">IOB2:VR</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:SLEW" title="IOB0:SLEW[1]">IOB0:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:NDRIVE" title="IOB0:NDRIVE[0]">IOB0:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB0:NDRIVE" title="IOB0:NDRIVE[1]">IOB0:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:NDRIVE" title="IOB1:NDRIVE[1]">IOB1:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:NDRIVE" title="IOB1:NDRIVE[3]">IOB1:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[1]">IOB1:OUTPUT_MISC[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[0]">IOB1:OUTPUT_MISC[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:DCI_MODE" title="IOB1:DCI_MODE[1]">IOB1:DCI_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:SLEW" title="IOB1:SLEW[1]">IOB1:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:DCI_MODE" title="IOB2:DCI_MODE[1]">IOB2:DCI_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:SLEW" title="IOB2:SLEW[4]">IOB2:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3.B2-IOB2:OUTPUT_MISC" title="IOB2:OUTPUT_MISC[1]">IOB2:OUTPUT_MISC[1]</a></td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.B2-IOB2:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB4:OUTPUT_DIFF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB2:OUTPUT_DIFF</th><th>[1, 10, 3]</th><th>[0, 1, 2]</th><th>[0, 1, 0]</th></tr>
<tr><th>IOB4:OUTPUT_DIFF</th><th>[0, 7, 4]</th><th>[0, 15, 4]</th><th>[0, 15, 2]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.B2-IOB0:DCIUPDATEMODE_ASREQUIRED"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB1:DCIUPDATEMODE_ASREQUIRED"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB2:DCIUPDATEMODE_ASREQUIRED"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB3:DCIUPDATEMODE_ASREQUIRED"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB4:DCIUPDATEMODE_ASREQUIRED"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DCIUPDATEMODE_ASREQUIRED</th><th>[1, 5, 1]</th></tr>
<tr><th>IOB1:DCIUPDATEMODE_ASREQUIRED</th><th>[1, 10, 0]</th></tr>
<tr><th>IOB2:DCIUPDATEMODE_ASREQUIRED</th><th>[0, 1, 3]</th></tr>
<tr><th>IOB3:DCIUPDATEMODE_ASREQUIRED</th><th>[0, 7, 2]</th></tr>
<tr><th>IOB4:DCIUPDATEMODE_ASREQUIRED</th><th>[0, 16, 4]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.B2-IOB0:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB0:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB1:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB1:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB2:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB2:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB3:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB3:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB4:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB4:OUTPUT_MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[1, 1, 2]</th><th>[1, 1, 0]</th></tr>
<tr><th>IOB0:OUTPUT_MISC</th><th>[1, 4, 2]</th><th>[1, 5, 2]</th></tr>
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[1, 15, 4]</th><th>[1, 14, 4]</th></tr>
<tr><th>IOB1:OUTPUT_MISC</th><th>[1, 10, 4]</th><th>[1, 11, 4]</th></tr>
<tr><th>IOB2:OUTPUT_ENABLE</th><th>[1, 15, 3]</th><th>[1, 15, 1]</th></tr>
<tr><th>IOB2:OUTPUT_MISC</th><th>[1, 18, 4]</th><th>[0, 1, 4]</th></tr>
<tr><th>IOB3:OUTPUT_ENABLE</th><th>[0, 13, 0]</th><th>[0, 11, 4]</th></tr>
<tr><th>IOB3:OUTPUT_MISC</th><th>[0, 8, 1]</th><th>[0, 7, 1]</th></tr>
<tr><th>IOB4:OUTPUT_ENABLE</th><th>[0, 13, 2]</th><th>[0, 10, 4]</th></tr>
<tr><th>IOB4:OUTPUT_MISC</th><th>[0, 15, 1]</th><th>[0, 16, 0]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.B2-IOB0:DISABLE_GTS"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB0:VREF"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB1:DISABLE_GTS"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB1:VR"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB2:DISABLE_GTS"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB2:VR"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB3:DISABLE_GTS"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB3:VREF"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB4:DISABLE_GTS"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB4:VREF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DISABLE_GTS</th><th>[1, 5, 3]</th></tr>
<tr><th>IOB0:VREF</th><th>[1, 6, 1]</th></tr>
<tr><th>IOB1:DISABLE_GTS</th><th>[1, 11, 3]</th></tr>
<tr><th>IOB1:VR</th><th>[1, 13, 0]</th></tr>
<tr><th>IOB2:DISABLE_GTS</th><th>[0, 2, 0]</th></tr>
<tr><th>IOB2:VR</th><th>[1, 18, 3]</th></tr>
<tr><th>IOB3:DISABLE_GTS</th><th>[0, 7, 0]</th></tr>
<tr><th>IOB3:VREF</th><th>[0, 6, 2]</th></tr>
<tr><th>IOB4:DISABLE_GTS</th><th>[0, 16, 1]</th></tr>
<tr><th>IOB4:VREF</th><th>[0, 17, 0]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.B2-IOB0:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB1:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB2:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB3:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB4:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[1, 6, 2]</th><th>[1, 3, 0]</th><th>[1, 7, 4]</th><th>[1, 5, 4]</th></tr>
<tr><th>IOB1:NDRIVE</th><th>[1, 9, 4]</th><th>[1, 12, 1]</th><th>[1, 8, 4]</th><th>[1, 11, 2]</th></tr>
<tr><th>IOB2:NDRIVE</th><th>[0, 2, 4]</th><th>[1, 17, 2]</th><th>[0, 4, 0]</th><th>[0, 2, 1]</th></tr>
<tr><th>IOB3:NDRIVE</th><th>[0, 6, 1]</th><th>[0, 9, 4]</th><th>[0, 5, 0]</th><th>[0, 6, 4]</th></tr>
<tr><th>IOB4:NDRIVE</th><th>[0, 17, 1]</th><th>[0, 12, 4]</th><th>[0, 18, 2]</th><th>[0, 16, 2]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.B2-IOB0:DCI_MODE"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB1:DCI_MODE"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB2:DCI_MODE"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB3:DCI_MODE"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB4:DCI_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DCI_MODE</th><th>[1, 6, 0]</th><th>[1, 1, 3]</th><th>[1, 2, 2]</th><th>[1, 7, 0]</th></tr>
<tr><th>IOB1:DCI_MODE</th><th>[1, 11, 1]</th><th>[1, 14, 3]</th><th>[1, 12, 4]</th><th>[1, 9, 2]</th></tr>
<tr><th>IOB2:DCI_MODE</th><th>[0, 2, 2]</th><th>[1, 16, 0]</th><th>[1, 16, 4]</th><th>[0, 3, 2]</th></tr>
<tr><th>IOB3:DCI_MODE</th><th>[0, 6, 3]</th><th>[0, 10, 1]</th><th>[0, 11, 1]</th><th>[0, 5, 4]</th></tr>
<tr><th>IOB4:DCI_MODE</th><th>[0, 16, 3]</th><th>[0, 13, 1]</th><th>[0, 12, 1]</th><th>[0, 17, 4]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OUTPUT</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>OUTPUT_HALF</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TERM_SPLIT</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TERM_VCC</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.B2-IOB0:PULL"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB1:PULL"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB2:PULL"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB3:PULL"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB4:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[1, 6, 4]</th><th>[1, 8, 0]</th><th>[1, 7, 2]</th></tr>
<tr><th>IOB1:PULL</th><th>[1, 9, 0]</th><th>[1, 8, 3]</th><th>[1, 7, 3]</th></tr>
<tr><th>IOB2:PULL</th><th>[0, 3, 1]</th><th>[0, 4, 1]</th><th>[0, 3, 4]</th></tr>
<tr><th>IOB3:PULL</th><th>[0, 5, 3]</th><th>[0, 4, 4]</th><th>[0, 5, 1]</th></tr>
<tr><th>IOB4:PULL</th><th>[0, 17, 3]</th><th>[0, 18, 3]</th><th>[0, 18, 1]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.B2-IOB1:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB2:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB3:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB4:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:IBUF_MODE</th><th>[1, 12, 2]</th><th>[1, 13, 2]</th><th>[1, 13, 1]</th></tr>
<tr><th>IOB2:IBUF_MODE</th><th>[1, 17, 1]</th><th>[1, 18, 0]</th><th>[1, 18, 1]</th></tr>
<tr><th>IOB3:IBUF_MODE</th><th>[0, 9, 2]</th><th>[0, 8, 4]</th><th>[0, 8, 3]</th></tr>
<tr><th>IOB4:IBUF_MODE</th><th>[0, 12, 3]</th><th>[0, 14, 2]</th><th>[0, 14, 3]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CMOS</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.B2-IOB0:SLEW"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB1:SLEW"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB2:SLEW"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB3:SLEW"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB4:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:SLEW</th><th>[1, 3, 2]</th><th>[1, 3, 1]</th><th>[1, 2, 1]</th><th>[1, 1, 4]</th><th>[1, 1, 1]</th></tr>
<tr><th>IOB1:SLEW</th><th>[1, 15, 0]</th><th>[1, 14, 2]</th><th>[1, 14, 0]</th><th>[1, 13, 4]</th><th>[1, 12, 0]</th></tr>
<tr><th>IOB2:SLEW</th><th>[1, 17, 4]</th><th>[1, 17, 3]</th><th>[1, 16, 3]</th><th>[1, 16, 1]</th><th>[1, 15, 2]</th></tr>
<tr><th>IOB3:SLEW</th><th>[0, 11, 3]</th><th>[0, 10, 2]</th><th>[0, 10, 0]</th><th>[0, 9, 3]</th><th>[0, 9, 1]</th></tr>
<tr><th>IOB4:SLEW</th><th>[0, 14, 4]</th><th>[0, 14, 0]</th><th>[0, 13, 4]</th><th>[0, 12, 0]</th><th>[0, 10, 3]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.B2-IOB0:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB1:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB2:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB3:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3.B2-IOB4:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PDRIVE</th><th>[1, 6, 3]</th><th>[1, 2, 0]</th><th>[1, 7, 1]</th><th>[1, 2, 3]</th></tr>
<tr><th>IOB1:PDRIVE</th><th>[1, 9, 3]</th><th>[1, 14, 1]</th><th>[1, 9, 1]</th><th>[1, 12, 3]</th></tr>
<tr><th>IOB2:PDRIVE</th><th>[0, 3, 0]</th><th>[1, 16, 2]</th><th>[0, 3, 3]</th><th>[1, 17, 0]</th></tr>
<tr><th>IOB3:PDRIVE</th><th>[0, 6, 0]</th><th>[0, 11, 2]</th><th>[0, 5, 2]</th><th>[0, 11, 0]</th></tr>
<tr><th>IOB4:PDRIVE</th><th>[0, 17, 2]</th><th>[0, 13, 3]</th><th>[0, 18, 0]</th><th>[0, 12, 2]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.B2-IOB0:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[1, 2, 4]</th><th>[1, 4, 0]</th><th>[1, 3, 4]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
<section id="iobs-s3-l1">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3.L1</span></code><a class="headerlink" href="#iobs-s3-l1" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3.L1 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td>-</td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:NDRIVE" title="IOB0:NDRIVE[1]">IOB0:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td>-</td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:PDRIVE" title="IOB0:PDRIVE[1]">IOB0:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:DCI_MODE" title="IOB0:DCI_MODE[0]">IOB0:DCI_MODE[0]</a></td><td>-</td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:NDRIVE" title="IOB0:NDRIVE[3]">IOB0:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:PDRIVE" title="IOB0:PDRIVE[3]">IOB0:PDRIVE[3]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:VREF" title="IOB0:VREF">IOB0:VREF</a></td><td>-</td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:DCI_MODE" title="IOB0:DCI_MODE[3]">IOB0:DCI_MODE[3]</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:NDRIVE" title="IOB0:NDRIVE[0]">IOB0:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:DISABLE_GTS" title="IOB0:DISABLE_GTS">IOB0:DISABLE_GTS</a></td><td>-</td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[0]">IOB0:OUTPUT_MISC[0]</a></td><td>-</td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:DCIUPDATEMODE_ASREQUIRED" title="~IOB0:DCIUPDATEMODE_ASREQUIRED">~IOB0:DCIUPDATEMODE_ASREQUIRED</a></td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[2]">IOB1:OUTPUT_DIFF[2]</a></td><td>-</td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC[1]">IOB0:OUTPUT_MISC[1]</a></td><td>-</td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:VR" title="IOB0:VR">IOB0:VR</a></td><td>-</td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:NDRIVE" title="~IOB0:NDRIVE[2]">~IOB0:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:SLEW" title="IOB0:SLEW[4]">IOB0:SLEW[4]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:SLEW" title="IOB0:SLEW[0]">IOB0:SLEW[0]</a></td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:PDRIVE" title="~IOB0:PDRIVE[0]">~IOB0:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:DCI_MODE" title="IOB0:DCI_MODE[1]">IOB0:DCI_MODE[1]</a></td><td>-</td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:SLEW" title="IOB0:SLEW[1]">IOB0:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:PDRIVE" title="~IOB0:PDRIVE[2]">~IOB0:PDRIVE[2]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:SLEW" title="IOB0:SLEW[2]">IOB0:SLEW[2]</a></td><td>-</td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:DCI_MODE" title="IOB0:DCI_MODE[2]">IOB0:DCI_MODE[2]</a></td><td>-</td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:SLEW" title="IOB0:SLEW[3]">IOB0:SLEW[3]</a></td><td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td><td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:SLEW" title="IOB1:SLEW[0]">IOB1:SLEW[0]</a></td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td><td>-</td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:DCI_MODE" title="IOB1:DCI_MODE[2]">IOB1:DCI_MODE[2]</a></td><td>-</td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:SLEW" title="IOB1:SLEW[1]">IOB1:SLEW[1]</a></td><td>-</td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:PDRIVE" title="~IOB1:PDRIVE[2]">~IOB1:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:SLEW" title="IOB1:SLEW[2]">IOB1:SLEW[2]</a></td><td>-</td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:PDRIVE" title="~IOB1:PDRIVE[0]">~IOB1:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:DCI_MODE" title="IOB1:DCI_MODE[1]">IOB1:DCI_MODE[1]</a></td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:NDRIVE" title="~IOB1:NDRIVE[2]">~IOB1:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:SLEW" title="IOB1:SLEW[3]">IOB1:SLEW[3]</a></td><td>-</td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:SLEW" title="IOB1:SLEW[4]">IOB1:SLEW[4]</a></td><td>-</td></tr>
<tr><td>44</td>
<td>-</td><td>-</td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:VR" title="IOB1:VR">IOB1:VR</a></td></tr>
<tr><td>47</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[1]">IOB1:OUTPUT_MISC[1]</a></td><td>-</td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[0]">IOB1:OUTPUT_DIFF[0]</a></td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[1]">IOB1:OUTPUT_DIFF[1]</a></td><td>-</td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:DCIUPDATEMODE_ASREQUIRED" title="~IOB1:DCIUPDATEMODE_ASREQUIRED">~IOB1:DCIUPDATEMODE_ASREQUIRED</a></td><td>-</td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC[0]">IOB1:OUTPUT_MISC[0]</a></td><td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:DISABLE_GTS" title="IOB1:DISABLE_GTS">IOB1:DISABLE_GTS</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:NDRIVE" title="IOB1:NDRIVE[0]">IOB1:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:DCI_MODE" title="IOB1:DCI_MODE[3]">IOB1:DCI_MODE[3]</a></td><td>-</td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:VREF" title="IOB1:VREF">IOB1:VREF</a></td><td>-</td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:NDRIVE" title="IOB1:NDRIVE[3]">IOB1:NDRIVE[3]</a></td><td>-</td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:PDRIVE" title="IOB1:PDRIVE[3]">IOB1:PDRIVE[3]</a></td><td>-</td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:NDRIVE" title="IOB1:NDRIVE[1]">IOB1:NDRIVE[1]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td></tr>
<tr><td>61</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:PDRIVE" title="IOB1:PDRIVE[1]">IOB1:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>62</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:DCI_MODE" title="IOB1:DCI_MODE[0]">IOB1:DCI_MODE[0]</a></td><td>-</td></tr>
<tr><td>63</td>
<td><a href="#bits-xc3s-IOBS.S3.L1-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.L1-IOB0:PULL"></div>
<div id="bits-xc3s-IOBS.S3.L1-IOB1:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[0, 0, 6]</th><th>[0, 0, 1]</th><th>[0, 0, 3]</th></tr>
<tr><th>IOB1:PULL</th><th>[0, 0, 58]</th><th>[0, 0, 59]</th><th>[0, 0, 63]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.L1-IOB0:DCI_MODE"></div>
<div id="bits-xc3s-IOBS.S3.L1-IOB1:DCI_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DCI_MODE</th><th>[0, 0, 9]</th><th>[0, 0, 28]</th><th>[0, 0, 25]</th><th>[0, 0, 5]</th></tr>
<tr><th>IOB1:DCI_MODE</th><th>[0, 0, 54]</th><th>[0, 0, 35]</th><th>[0, 1, 39]</th><th>[0, 0, 62]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>OUTPUT</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>OUTPUT_HALF</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>TERM_SPLIT</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>TERM_VCC</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.L1-IOB0:DISABLE_GTS"></div>
<div id="bits-xc3s-IOBS.S3.L1-IOB0:VR"></div>
<div id="bits-xc3s-IOBS.S3.L1-IOB0:VREF"></div>
<div id="bits-xc3s-IOBS.S3.L1-IOB1:DISABLE_GTS"></div>
<div id="bits-xc3s-IOBS.S3.L1-IOB1:VR"></div>
<div id="bits-xc3s-IOBS.S3.L1-IOB1:VREF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DISABLE_GTS</th><th>[0, 0, 11]</th></tr>
<tr><th>IOB0:VR</th><th>[0, 0, 17]</th></tr>
<tr><th>IOB0:VREF</th><th>[0, 0, 8]</th></tr>
<tr><th>IOB1:DISABLE_GTS</th><th>[0, 1, 52]</th></tr>
<tr><th>IOB1:VR</th><th>[0, 1, 46]</th></tr>
<tr><th>IOB1:VREF</th><th>[0, 0, 55]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.L1-IOB0:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3.L1-IOB1:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[0, 0, 7]</th><th>[0, 0, 20]</th><th>[0, 0, 2]</th><th>[0, 0, 10]</th></tr>
<tr><th>IOB1:NDRIVE</th><th>[0, 0, 56]</th><th>[0, 0, 41]</th><th>[0, 1, 58]</th><th>[0, 0, 53]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.L1-IOB0:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3.L1-IOB0:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3.L1-IOB1:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3.L1-IOB1:OUTPUT_MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[0, 0, 31]</th><th>[0, 0, 29]</th></tr>
<tr><th>IOB0:OUTPUT_MISC</th><th>[0, 0, 16]</th><th>[0, 0, 12]</th></tr>
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[0, 0, 34]</th><th>[0, 0, 32]</th></tr>
<tr><th>IOB1:OUTPUT_MISC</th><th>[0, 0, 47]</th><th>[0, 0, 52]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.L1-IOB0:DCIUPDATEMODE_ASREQUIRED"></div>
<div id="bits-xc3s-IOBS.S3.L1-IOB1:DCIUPDATEMODE_ASREQUIRED"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DCIUPDATEMODE_ASREQUIRED</th><th>[0, 0, 13]</th></tr>
<tr><th>IOB1:DCIUPDATEMODE_ASREQUIRED</th><th>[0, 0, 51]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.L1-IOB0:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3.L1-IOB1:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[0, 0, 23]</th><th>[0, 0, 19]</th><th>[0, 0, 18]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[0, 0, 40]</th><th>[0, 0, 45]</th><th>[0, 0, 46]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CMOS</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.L1-IOB0:SLEW"></div>
<div id="bits-xc3s-IOBS.S3.L1-IOB1:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:SLEW</th><th>[0, 1, 20]</th><th>[0, 0, 30]</th><th>[0, 0, 27]</th><th>[0, 0, 26]</th><th>[0, 0, 21]</th></tr>
<tr><th>IOB1:SLEW</th><th>[0, 0, 43]</th><th>[0, 0, 42]</th><th>[0, 0, 38]</th><th>[0, 0, 36]</th><th>[0, 0, 33]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.L1-IOB0:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3.L1-IOB1:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PDRIVE</th><th>[0, 1, 7]</th><th>[0, 1, 26]</th><th>[0, 0, 4]</th><th>[0, 0, 24]</th></tr>
<tr><th>IOB1:PDRIVE</th><th>[0, 0, 57]</th><th>[0, 0, 37]</th><th>[0, 0, 61]</th><th>[0, 0, 39]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3.L1-IOB1:OUTPUT_DIFF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:OUTPUT_DIFF</th><th>[0, 0, 15]</th><th>[0, 0, 50]</th><th>[0, 0, 48]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
</section>
<section id="i-o-buffers-spartan-3e">
<h2>I/O buffers — Spartan 3E<a class="headerlink" href="#i-o-buffers-spartan-3e" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id4">
<p class="admonition-title">Todo</p>
<p>document</p>
</div>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="4">IOSTD:S3E:PDRIVE</th><th colspan="4">IOSTD:S3E:NDRIVE</th></tr>
<tr><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>BLVDS_25</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_III_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.2</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15.2</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15.4</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.6</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.4</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.6</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.8</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.12</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.2</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.4</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.6</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.8</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.12</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.16</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.6</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.8</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL.12</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.16</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL.2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.4</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.6</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.8</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCI33_3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PCI66_3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PCIX</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL18_I</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_I</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="6">IOSTD:S3E:SLEW</th></tr>
<tr><th>[5]</th><th>[4]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>BLVDS_25</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS12.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS15.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL.FAST</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.SLOW</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCI33_3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PCI66_3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PCIX</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SSTL18_I</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>SSTL2_I</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="1">IOSTD:S3E:OUTPUT_MISC</th></tr>
<tr><th>[0]</th></tr>
<tr><td>BLVDS_25</td><td>0</td></tr>
<tr><td>HSTL_III_18</td><td>1</td></tr>
<tr><td>HSTL_I_18</td><td>1</td></tr>
<tr><td>LVCMOS12</td><td>0</td></tr>
<tr><td>LVCMOS15</td><td>0</td></tr>
<tr><td>LVCMOS18</td><td>0</td></tr>
<tr><td>LVCMOS25</td><td>0</td></tr>
<tr><td>LVCMOS33</td><td>0</td></tr>
<tr><td>LVTTL</td><td>0</td></tr>
<tr><td>PCI33_3</td><td>0</td></tr>
<tr><td>PCI66_3</td><td>0</td></tr>
<tr><td>PCIX</td><td>0</td></tr>
<tr><td>SSTL18_I</td><td>0</td></tr>
<tr><td>SSTL2_I</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="2">IOSTD:S3E:OUTPUT_DIFF</th></tr>
<tr><th>[1]</th><th>[0]</th></tr>
<tr><td>LVDS_25</td><td>1</td><td>1</td></tr>
<tr><td>MINI_LVDS_25</td><td>1</td><td>1</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td></tr>
<tr><td>RSDS_25</td><td>1</td><td>1</td></tr>
<tr><td>TERM</td><td>0</td><td>1</td></tr>
</table>
<section id="iobs-s3e-t1">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3E.T1</span></code><a class="headerlink" href="#iobs-s3e-t1" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3E.T1 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:DELAY_COMMON" title="IOB0:DELAY_COMMON">IOB0:DELAY_COMMON</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:SLEW" title="IOB0:SLEW[1]">IOB0:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:PDRIVE" title="~IOB0:PDRIVE[1]">~IOB0:PDRIVE[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:I_DELAY" title="IOB0:I_DELAY[2]">IOB0:I_DELAY[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:SLEW" title="IOB0:SLEW[3]">IOB0:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:NDRIVE" title="~IOB0:NDRIVE[2]">~IOB0:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:NDRIVE" title="IOB0:NDRIVE[3]">IOB0:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:I_DELAY" title="IOB0:I_DELAY[1]">IOB0:I_DELAY[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:PDRIVE" title="IOB0:PDRIVE[0]">IOB0:PDRIVE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:NDRIVE" title="IOB0:NDRIVE[0]">IOB0:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:NDRIVE" title="IOB0:NDRIVE[1]">IOB0:NDRIVE[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[0]">IOB0:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:I_DELAY" title="IOB0:I_DELAY[0]">IOB0:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:SLEW" title="IOB0:SLEW[4]">IOB0:SLEW[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:PDRIVE" title="~IOB0:PDRIVE[3]">~IOB0:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[1]">IOB0:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:SLEW" title="IOB0:SLEW[2]">IOB0:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:PDRIVE" title="IOB0:PDRIVE[2]">IOB0:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:SLEW" title="IOB0:SLEW[5]">IOB0:SLEW[5]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T1-IOB0:SLEW" title="IOB0:SLEW[0]">IOB0:SLEW[0]</a></td><td>-</td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T1-IOB0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.T1-IOB0:OUTPUT_MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DELAY_COMMON</th><th>[0, 10, 0]</th></tr>
<tr><th>IOB0:OUTPUT_MISC</th><th>[0, 14, 0]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T1-IOB0:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IFF_DELAY</th><th>[0, 11, 4]</th><th>[0, 10, 3]</th></tr>
<tr><td>SDLY4_LDLY7</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY6</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY5</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T1-IOB0:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[0, 13, 0]</th><th>[0, 10, 4]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T1-IOB0:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:I_DELAY</th><th>[0, 10, 1]</th><th>[0, 10, 2]</th><th>[0, 11, 3]</th></tr>
<tr><td>LDLY13</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SDLY7</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SDLY6_LDLY12</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SDLY5_LDLY11</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SDLY4_LDLY10</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY9</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY8</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T1-IOB0:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PDRIVE</th><th>[0, 17, 3]</th><th>[0, 13, 4]</th><th>[0, 18, 0]</th><th>[0, 12, 2]</th></tr>
<tr><td>Mixed inversion</td><td>~[3]</td><td>[2]</td><td>~[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T1-IOB0:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[0, 12, 3]</th><th>[0, 14, 2]</th><th>[0, 15, 1]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T1-IOB0:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[0, 17, 1]</th><th>[0, 14, 1]</th><th>[0, 18, 2]</th><th>[0, 16, 2]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T1-IOB0:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:SLEW</th><th>[0, 14, 4]</th><th>[0, 13, 3]</th><th>[0, 13, 1]</th><th>[0, 12, 4]</th><th>[0, 12, 0]</th><th>[0, 16, 4]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T1-IOB0:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[0, 17, 2]</th><th>[0, 18, 3]</th><th>[0, 18, 1]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
</section>
<section id="iobs-s3e-t2">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3E.T2</span></code><a class="headerlink" href="#iobs-s3e-t2" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3E.T2 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[1]">IOB1:IFF_DELAY[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:I_DELAY" title="IOB0:I_DELAY[0]">IOB0:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:SLEW" title="IOB0:SLEW[1]">IOB0:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:PDRIVE" title="~IOB0:PDRIVE[1]">~IOB0:PDRIVE[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:I_DELAY" title="IOB1:I_DELAY[0]">IOB1:I_DELAY[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:I_DELAY" title="IOB0:I_DELAY[2]">IOB0:I_DELAY[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:SLEW" title="IOB0:SLEW[3]">IOB0:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:NDRIVE" title="~IOB0:NDRIVE[2]">~IOB0:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:OUTPUT_DIFF_GROUP" title="IOB1:OUTPUT_DIFF_GROUP[0]">IOB1:OUTPUT_DIFF_GROUP[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:NDRIVE" title="IOB0:NDRIVE[3]">IOB0:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:I_DELAY" title="IOB1:I_DELAY[2]">IOB1:I_DELAY[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[1]">IOB0:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:PDRIVE" title="IOB0:PDRIVE[0]">IOB0:PDRIVE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:NDRIVE" title="IOB0:NDRIVE[0]">IOB0:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:NDRIVE" title="IOB0:NDRIVE[1]">IOB0:NDRIVE[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[0]">IOB1:IFF_DELAY[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:I_DELAY" title="IOB0:I_DELAY[1]">IOB0:I_DELAY[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:SLEW" title="IOB0:SLEW[4]">IOB0:SLEW[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:PDRIVE" title="~IOB0:PDRIVE[3]">~IOB0:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:I_DELAY" title="IOB1:I_DELAY[1]">IOB1:I_DELAY[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:DELAY_COMMON" title="IOB1:DELAY_COMMON">IOB1:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:DELAY_COMMON" title="IOB0:DELAY_COMMON">IOB0:DELAY_COMMON</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[0]">IOB0:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:SLEW" title="IOB0:SLEW[2]">IOB0:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:PDRIVE" title="IOB0:PDRIVE[2]">IOB0:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:SLEW" title="IOB0:SLEW[5]">IOB0:SLEW[5]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB0:SLEW" title="IOB0:SLEW[0]">IOB0:SLEW[0]</a></td><td>-</td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3E.T2 bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB2:I_DELAY" title="IOB2:I_DELAY[0]">IOB2:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB2:PULL" title="IOB2:PULL[2]">IOB2:PULL[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB2:I_DELAY" title="IOB2:I_DELAY[2]">IOB2:I_DELAY[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:OUTPUT_DIFF_GROUP" title="IOB1:OUTPUT_DIFF_GROUP[1]">IOB1:OUTPUT_DIFF_GROUP[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:PDRIVE" title="IOB1:PDRIVE[0]">IOB1:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:SLEW" title="IOB1:SLEW[4]">IOB1:SLEW[4]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[1]">IOB2:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB2:PULL" title="IOB2:PULL[1]">IOB2:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB2:ENABLE" title="IOB2:ENABLE">IOB2:ENABLE</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:NDRIVE" title="IOB1:NDRIVE[1]">IOB1:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:NDRIVE" title="IOB1:NDRIVE[0]">IOB1:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[1]">IOB1:OUTPUT_DIFF[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:NDRIVE" title="~IOB1:NDRIVE[2]">~IOB1:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB2:DELAY_COMMON" title="IOB2:DELAY_COMMON">IOB2:DELAY_COMMON</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:PDRIVE" title="~IOB1:PDRIVE[1]">~IOB1:PDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:SLEW" title="IOB1:SLEW[5]">IOB1:SLEW[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB2:I_DELAY" title="IOB2:I_DELAY[1]">IOB2:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB2:IFF_DELAY" title="IOB2:IFF_DELAY[0]">IOB2:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[0]">IOB2:IBUF_MODE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB2:PULL" title="IOB2:PULL[0]">IOB2:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:PDRIVE" title="~IOB1:PDRIVE[3]">~IOB1:PDRIVE[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:SLEW" title="IOB1:SLEW[0]">IOB1:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[0]">IOB1:OUTPUT_DIFF[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:SLEW" title="IOB1:SLEW[1]">IOB1:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:SLEW" title="IOB1:SLEW[3]">IOB1:SLEW[3]</a></td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[2]">IOB2:IBUF_MODE[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB2:IFF_DELAY" title="IOB2:IFF_DELAY[1]">IOB2:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:NDRIVE" title="IOB1:NDRIVE[3]">IOB1:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:SLEW" title="IOB1:SLEW[2]">IOB1:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:PDRIVE" title="IOB1:PDRIVE[2]">IOB1:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T2-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T2-IOB0:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T2-IOB1:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T2-IOB2:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:I_DELAY</th><th>[0, 11, 1]</th><th>[0, 9, 3]</th><th>[0, 11, 0]</th></tr>
<tr><th>IOB1:I_DELAY</th><th>[0, 3, 2]</th><th>[0, 3, 4]</th><th>[0, 3, 1]</th></tr>
<tr><th>IOB2:I_DELAY</th><th>[1, 13, 0]</th><th>[1, 7, 3]</th><th>[1, 10, 0]</th></tr>
<tr><td>LDLY13</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SDLY7</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SDLY6_LDLY12</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SDLY5_LDLY11</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SDLY4_LDLY10</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY9</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY8</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T2-IOB0:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T2-IOB1:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T2-IOB2:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IFF_DELAY</th><th>[0, 11, 2]</th><th>[0, 9, 4]</th></tr>
<tr><th>IOB1:IFF_DELAY</th><th>[0, 3, 0]</th><th>[0, 3, 3]</th></tr>
<tr><th>IOB2:IFF_DELAY</th><th>[1, 11, 4]</th><th>[1, 8, 3]</th></tr>
<tr><td>SDLY4_LDLY7</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY6</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY5</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T2-IOB0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.T2-IOB0:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.T2-IOB1:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.T2-IOB1:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.T2-IOB2:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.T2-IOB2:ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DELAY_COMMON</th><th>[0, 7, 4]</th></tr>
<tr><th>IOB0:OUTPUT_MISC</th><th>[0, 14, 0]</th></tr>
<tr><th>IOB1:DELAY_COMMON</th><th>[0, 6, 4]</th></tr>
<tr><th>IOB1:OUTPUT_MISC</th><th>[1, 15, 0]</th></tr>
<tr><th>IOB2:DELAY_COMMON</th><th>[1, 7, 2]</th></tr>
<tr><th>IOB2:ENABLE</th><th>[1, 11, 1]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T2-IOB0:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.T2-IOB1:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3E.T2-IOB1:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3E.T2-IOB1:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[0, 13, 0]</th><th>[0, 10, 4]</th></tr>
<tr><th>IOB1:OUTPUT_DIFF</th><th>[1, 15, 1]</th><th>[1, 15, 3]</th></tr>
<tr><th>IOB1:OUTPUT_DIFF_GROUP</th><th>[1, 14, 0]</th><th>[0, 16, 1]</th></tr>
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[1, 18, 4]</th><th>[1, 18, 1]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T2-IOB0:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.T2-IOB1:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PDRIVE</th><th>[0, 17, 3]</th><th>[0, 13, 4]</th><th>[0, 18, 0]</th><th>[0, 12, 2]</th></tr>
<tr><th>IOB1:PDRIVE</th><th>[1, 12, 3]</th><th>[1, 17, 4]</th><th>[1, 13, 2]</th><th>[1, 17, 0]</th></tr>
<tr><td>Mixed inversion</td><td>~[3]</td><td>[2]</td><td>~[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T2-IOB0:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.T2-IOB1:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[0, 12, 3]</th><th>[0, 14, 2]</th><th>[0, 15, 1]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[1, 17, 1]</th><th>[1, 16, 0]</th><th>[1, 15, 2]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T2-IOB0:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.T2-IOB1:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[0, 17, 1]</th><th>[0, 14, 1]</th><th>[0, 18, 2]</th><th>[0, 16, 2]</th></tr>
<tr><th>IOB1:NDRIVE</th><th>[1, 12, 4]</th><th>[1, 16, 1]</th><th>[1, 13, 1]</th><th>[1, 14, 1]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T2-IOB0:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.T2-IOB1:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:SLEW</th><th>[0, 14, 4]</th><th>[0, 13, 3]</th><th>[0, 13, 1]</th><th>[0, 12, 4]</th><th>[0, 12, 0]</th><th>[0, 16, 4]</th></tr>
<tr><th>IOB1:SLEW</th><th>[1, 18, 2]</th><th>[1, 18, 0]</th><th>[1, 17, 3]</th><th>[1, 16, 4]</th><th>[1, 16, 3]</th><th>[1, 14, 3]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T2-IOB0:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.T2-IOB1:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.T2-IOB2:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[0, 17, 2]</th><th>[0, 18, 3]</th><th>[0, 18, 1]</th></tr>
<tr><th>IOB1:PULL</th><th>[1, 12, 1]</th><th>[1, 10, 2]</th><th>[1, 13, 4]</th></tr>
<tr><th>IOB2:PULL</th><th>[1, 11, 0]</th><th>[1, 10, 1]</th><th>[1, 11, 3]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T2-IOB2:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB2:IBUF_MODE</th><th>[1, 9, 4]</th><th>[1, 9, 1]</th><th>[1, 9, 3]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
<section id="iobs-s3e-t3">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3E.T3</span></code><a class="headerlink" href="#iobs-s3e-t3" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3E.T3 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[1]">IOB1:IFF_DELAY[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:I_DELAY" title="IOB0:I_DELAY[0]">IOB0:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:SLEW" title="IOB0:SLEW[1]">IOB0:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:PDRIVE" title="~IOB0:PDRIVE[1]">~IOB0:PDRIVE[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:I_DELAY" title="IOB1:I_DELAY[0]">IOB1:I_DELAY[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:I_DELAY" title="IOB0:I_DELAY[2]">IOB0:I_DELAY[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:SLEW" title="IOB0:SLEW[3]">IOB0:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:NDRIVE" title="~IOB0:NDRIVE[2]">~IOB0:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:OUTPUT_DIFF_GROUP" title="IOB1:OUTPUT_DIFF_GROUP[0]">IOB1:OUTPUT_DIFF_GROUP[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:NDRIVE" title="IOB0:NDRIVE[3]">IOB0:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:I_DELAY" title="IOB1:I_DELAY[2]">IOB1:I_DELAY[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[1]">IOB0:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:PDRIVE" title="IOB0:PDRIVE[0]">IOB0:PDRIVE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:NDRIVE" title="IOB0:NDRIVE[0]">IOB0:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:NDRIVE" title="IOB0:NDRIVE[1]">IOB0:NDRIVE[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[0]">IOB1:IFF_DELAY[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:I_DELAY" title="IOB0:I_DELAY[1]">IOB0:I_DELAY[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:SLEW" title="IOB0:SLEW[4]">IOB0:SLEW[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:PDRIVE" title="~IOB0:PDRIVE[3]">~IOB0:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:I_DELAY" title="IOB1:I_DELAY[1]">IOB1:I_DELAY[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:DELAY_COMMON" title="IOB1:DELAY_COMMON">IOB1:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:DELAY_COMMON" title="IOB0:DELAY_COMMON">IOB0:DELAY_COMMON</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[0]">IOB0:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:SLEW" title="IOB0:SLEW[2]">IOB0:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:PDRIVE" title="IOB0:PDRIVE[2]">IOB0:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:SLEW" title="IOB0:SLEW[5]">IOB0:SLEW[5]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB0:SLEW" title="IOB0:SLEW[0]">IOB0:SLEW[0]</a></td><td>-</td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3E.T3 bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB2:I_DELAY" title="IOB2:I_DELAY[0]">IOB2:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB2:PULL" title="IOB2:PULL[2]">IOB2:PULL[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB2:I_DELAY" title="IOB2:I_DELAY[2]">IOB2:I_DELAY[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:OUTPUT_DIFF_GROUP" title="IOB1:OUTPUT_DIFF_GROUP[1]">IOB1:OUTPUT_DIFF_GROUP[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:PDRIVE" title="IOB1:PDRIVE[0]">IOB1:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:SLEW" title="IOB1:SLEW[4]">IOB1:SLEW[4]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[1]">IOB2:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB2:PULL" title="IOB2:PULL[1]">IOB2:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB2:ENABLE" title="IOB2:ENABLE">IOB2:ENABLE</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:NDRIVE" title="IOB1:NDRIVE[1]">IOB1:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:NDRIVE" title="IOB1:NDRIVE[0]">IOB1:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[1]">IOB1:OUTPUT_DIFF[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:NDRIVE" title="~IOB1:NDRIVE[2]">~IOB1:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB2:DELAY_COMMON" title="IOB2:DELAY_COMMON">IOB2:DELAY_COMMON</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:PDRIVE" title="~IOB1:PDRIVE[1]">~IOB1:PDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:SLEW" title="IOB1:SLEW[5]">IOB1:SLEW[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB2:I_DELAY" title="IOB2:I_DELAY[1]">IOB2:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB2:IFF_DELAY" title="IOB2:IFF_DELAY[0]">IOB2:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[0]">IOB2:IBUF_MODE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB2:PULL" title="IOB2:PULL[0]">IOB2:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:PDRIVE" title="~IOB1:PDRIVE[3]">~IOB1:PDRIVE[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:SLEW" title="IOB1:SLEW[0]">IOB1:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[0]">IOB1:OUTPUT_DIFF[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:SLEW" title="IOB1:SLEW[1]">IOB1:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:SLEW" title="IOB1:SLEW[3]">IOB1:SLEW[3]</a></td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[2]">IOB2:IBUF_MODE[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB2:IFF_DELAY" title="IOB2:IFF_DELAY[1]">IOB2:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:NDRIVE" title="IOB1:NDRIVE[3]">IOB1:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:SLEW" title="IOB1:SLEW[2]">IOB1:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:PDRIVE" title="IOB1:PDRIVE[2]">IOB1:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3E.T3 bittile 2</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:PULL" title="IOB4:PULL[1]">IOB4:PULL[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:SLEW" title="IOB4:SLEW[0]">IOB4:SLEW[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:SLEW" title="IOB4:SLEW[1]">IOB4:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:SLEW" title="IOB4:SLEW[2]">IOB4:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:SLEW" title="IOB4:SLEW[5]">IOB4:SLEW[5]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:IFF_DELAY" title="IOB4:IFF_DELAY[0]">IOB4:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:IFF_DELAY" title="IOB4:IFF_DELAY[1]">IOB4:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[0]">IOB3:OUTPUT_ENABLE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:SLEW" title="IOB3:SLEW[1]">IOB3:SLEW[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:OUTPUT_MISC" title="IOB3:OUTPUT_MISC">IOB3:OUTPUT_MISC</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:SLEW" title="IOB3:SLEW[0]">IOB3:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:PULL" title="IOB3:PULL[1]">IOB3:PULL[1]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:PULL" title="IOB4:PULL[0]">IOB4:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:NDRIVE" title="IOB4:NDRIVE[1]">IOB4:NDRIVE[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:PDRIVE" title="IOB4:PDRIVE[0]">IOB4:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[2]">IOB4:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:I_DELAY" title="IOB4:I_DELAY[2]">IOB4:I_DELAY[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:DELAY_COMMON" title="IOB4:DELAY_COMMON">IOB4:DELAY_COMMON</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[2]">IOB3:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:SLEW" title="IOB3:SLEW[3]">IOB3:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:NDRIVE" title="~IOB3:NDRIVE[2]">~IOB3:NDRIVE[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:PULL" title="IOB3:PULL[0]">IOB3:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:NDRIVE" title="IOB3:NDRIVE[1]">IOB3:NDRIVE[1]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:PDRIVE" title="~IOB4:PDRIVE[1]">~IOB4:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:OUTPUT_DIFF_GROUP" title="IOB4:OUTPUT_DIFF_GROUP[0]">IOB4:OUTPUT_DIFF_GROUP[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[1]">IOB4:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:SLEW" title="IOB4:SLEW[3]">IOB4:SLEW[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:I_DELAY" title="IOB4:I_DELAY[1]">IOB4:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:DELAY_COMMON" title="IOB3:DELAY_COMMON">IOB3:DELAY_COMMON</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:I_DELAY" title="IOB3:I_DELAY[0]">IOB3:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:PDRIVE" title="IOB3:PDRIVE[0]">IOB3:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[1]">IOB3:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[1]">IOB3:IBUF_MODE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:NDRIVE" title="IOB3:NDRIVE[0]">IOB3:NDRIVE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:PDRIVE" title="~IOB3:PDRIVE[1]">~IOB3:PDRIVE[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:PDRIVE" title="~IOB4:PDRIVE[3]">~IOB4:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:PULL" title="IOB4:PULL[2]">IOB4:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[0]">IOB4:OUTPUT_DIFF[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[0]">IOB4:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[0]">IOB4:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:NDRIVE" title="~IOB4:NDRIVE[2]">~IOB4:NDRIVE[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:I_DELAY" title="IOB4:I_DELAY[0]">IOB4:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:IFF_DELAY" title="IOB3:IFF_DELAY[1]">IOB3:IFF_DELAY[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:I_DELAY" title="IOB3:I_DELAY[1]">IOB3:I_DELAY[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:SLEW" title="IOB3:SLEW[4]">IOB3:SLEW[4]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[0]">IOB3:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:OUTPUT_DIFF_GROUP" title="IOB4:OUTPUT_DIFF_GROUP[1]">IOB4:OUTPUT_DIFF_GROUP[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:PDRIVE" title="~IOB3:PDRIVE[3]">~IOB3:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:PULL" title="IOB3:PULL[2]">IOB3:PULL[2]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:NDRIVE" title="IOB4:NDRIVE[3]">IOB4:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[1]">IOB4:OUTPUT_DIFF[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:NDRIVE" title="IOB4:NDRIVE[0]">IOB4:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[1]">IOB4:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:SLEW" title="IOB4:SLEW[4]">IOB4:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:PDRIVE" title="IOB4:PDRIVE[2]">IOB4:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB4:OUTPUT_MISC" title="IOB4:OUTPUT_MISC">IOB4:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:IFF_DELAY" title="IOB3:IFF_DELAY[0]">IOB3:IFF_DELAY[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:I_DELAY" title="IOB3:I_DELAY[2]">IOB3:I_DELAY[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:SLEW" title="IOB3:SLEW[2]">IOB3:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:PDRIVE" title="IOB3:PDRIVE[2]">IOB3:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:SLEW" title="IOB3:SLEW[5]">IOB3:SLEW[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:VREF" title="IOB3:VREF">IOB3:VREF</a></td><td><a href="#bits-xc3s-IOBS.S3E.T3-IOB3:NDRIVE" title="IOB3:NDRIVE[3]">IOB3:NDRIVE[3]</a></td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T3-IOB0:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB1:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB2:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB3:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB4:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:I_DELAY</th><th>[0, 11, 1]</th><th>[0, 9, 3]</th><th>[0, 11, 0]</th></tr>
<tr><th>IOB1:I_DELAY</th><th>[0, 3, 2]</th><th>[0, 3, 4]</th><th>[0, 3, 1]</th></tr>
<tr><th>IOB2:I_DELAY</th><th>[1, 13, 0]</th><th>[1, 7, 3]</th><th>[1, 10, 0]</th></tr>
<tr><th>IOB3:I_DELAY</th><th>[2, 11, 4]</th><th>[2, 11, 3]</th><th>[2, 11, 2]</th></tr>
<tr><th>IOB4:I_DELAY</th><th>[2, 8, 1]</th><th>[2, 8, 2]</th><th>[2, 8, 3]</th></tr>
<tr><td>LDLY13</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SDLY7</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SDLY6_LDLY12</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SDLY5_LDLY11</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SDLY4_LDLY10</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY9</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY8</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T3-IOB0:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB1:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB2:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB3:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB4:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IFF_DELAY</th><th>[0, 11, 2]</th><th>[0, 9, 4]</th></tr>
<tr><th>IOB1:IFF_DELAY</th><th>[0, 3, 0]</th><th>[0, 3, 3]</th></tr>
<tr><th>IOB2:IFF_DELAY</th><th>[1, 11, 4]</th><th>[1, 8, 3]</th></tr>
<tr><th>IOB3:IFF_DELAY</th><th>[2, 9, 3]</th><th>[2, 9, 4]</th></tr>
<tr><th>IOB4:IFF_DELAY</th><th>[2, 9, 0]</th><th>[2, 8, 0]</th></tr>
<tr><td>SDLY4_LDLY7</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY6</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY5</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T3-IOB0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB0:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB1:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB1:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB2:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB2:ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB3:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB3:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB3:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB4:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB4:OUTPUT_MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DELAY_COMMON</th><th>[0, 7, 4]</th></tr>
<tr><th>IOB0:OUTPUT_MISC</th><th>[0, 14, 0]</th></tr>
<tr><th>IOB1:DELAY_COMMON</th><th>[0, 6, 4]</th></tr>
<tr><th>IOB1:OUTPUT_MISC</th><th>[1, 15, 0]</th></tr>
<tr><th>IOB2:DELAY_COMMON</th><th>[1, 7, 2]</th></tr>
<tr><th>IOB2:ENABLE</th><th>[1, 11, 1]</th></tr>
<tr><th>IOB3:DELAY_COMMON</th><th>[2, 9, 2]</th></tr>
<tr><th>IOB3:OUTPUT_MISC</th><th>[2, 14, 0]</th></tr>
<tr><th>IOB3:VREF</th><th>[2, 17, 4]</th></tr>
<tr><th>IOB4:DELAY_COMMON</th><th>[2, 9, 1]</th></tr>
<tr><th>IOB4:OUTPUT_MISC</th><th>[2, 8, 4]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T3-IOB0:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB1:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB1:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB1:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB3:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB4:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB4:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB4:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[0, 13, 0]</th><th>[0, 10, 4]</th></tr>
<tr><th>IOB1:OUTPUT_DIFF</th><th>[1, 15, 1]</th><th>[1, 15, 3]</th></tr>
<tr><th>IOB1:OUTPUT_DIFF_GROUP</th><th>[1, 14, 0]</th><th>[0, 16, 1]</th></tr>
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[1, 18, 4]</th><th>[1, 18, 1]</th></tr>
<tr><th>IOB3:OUTPUT_ENABLE</th><th>[2, 13, 2]</th><th>[2, 10, 0]</th></tr>
<tr><th>IOB4:OUTPUT_DIFF</th><th>[2, 3, 4]</th><th>[2, 3, 3]</th></tr>
<tr><th>IOB4:OUTPUT_DIFF_GROUP</th><th>[2, 16, 3]</th><th>[2, 3, 2]</th></tr>
<tr><th>IOB4:OUTPUT_ENABLE</th><th>[2, 5, 4]</th><th>[2, 5, 3]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T3-IOB0:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB1:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB3:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB4:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PDRIVE</th><th>[0, 17, 3]</th><th>[0, 13, 4]</th><th>[0, 18, 0]</th><th>[0, 12, 2]</th></tr>
<tr><th>IOB1:PDRIVE</th><th>[1, 12, 3]</th><th>[1, 17, 4]</th><th>[1, 13, 2]</th><th>[1, 17, 0]</th></tr>
<tr><th>IOB3:PDRIVE</th><th>[2, 17, 3]</th><th>[2, 13, 4]</th><th>[2, 18, 2]</th><th>[2, 12, 2]</th></tr>
<tr><th>IOB4:PDRIVE</th><th>[2, 1, 3]</th><th>[2, 7, 4]</th><th>[2, 2, 2]</th><th>[2, 6, 1]</th></tr>
<tr><td>Mixed inversion</td><td>~[3]</td><td>[2]</td><td>~[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T3-IOB0:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB1:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB3:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB4:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[0, 12, 3]</th><th>[0, 14, 2]</th><th>[0, 15, 1]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[1, 17, 1]</th><th>[1, 16, 0]</th><th>[1, 15, 2]</th></tr>
<tr><th>IOB3:IBUF_MODE</th><th>[2, 12, 1]</th><th>[2, 14, 2]</th><th>[2, 15, 3]</th></tr>
<tr><th>IOB4:IBUF_MODE</th><th>[2, 7, 1]</th><th>[2, 5, 2]</th><th>[2, 4, 3]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T3-IOB0:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB1:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB3:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB4:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[0, 17, 1]</th><th>[0, 14, 1]</th><th>[0, 18, 2]</th><th>[0, 16, 2]</th></tr>
<tr><th>IOB1:NDRIVE</th><th>[1, 12, 4]</th><th>[1, 16, 1]</th><th>[1, 13, 1]</th><th>[1, 14, 1]</th></tr>
<tr><th>IOB3:NDRIVE</th><th>[2, 18, 4]</th><th>[2, 14, 1]</th><th>[2, 18, 1]</th><th>[2, 16, 2]</th></tr>
<tr><th>IOB4:NDRIVE</th><th>[2, 2, 4]</th><th>[2, 6, 3]</th><th>[2, 2, 1]</th><th>[2, 4, 4]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T3-IOB0:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB1:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB3:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB4:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:SLEW</th><th>[0, 14, 4]</th><th>[0, 13, 3]</th><th>[0, 13, 1]</th><th>[0, 12, 4]</th><th>[0, 12, 0]</th><th>[0, 16, 4]</th></tr>
<tr><th>IOB1:SLEW</th><th>[1, 18, 2]</th><th>[1, 18, 0]</th><th>[1, 17, 3]</th><th>[1, 16, 4]</th><th>[1, 16, 3]</th><th>[1, 14, 3]</th></tr>
<tr><th>IOB3:SLEW</th><th>[2, 14, 4]</th><th>[2, 13, 3]</th><th>[2, 13, 1]</th><th>[2, 12, 4]</th><th>[2, 12, 0]</th><th>[2, 16, 0]</th></tr>
<tr><th>IOB4:SLEW</th><th>[2, 7, 0]</th><th>[2, 6, 4]</th><th>[2, 6, 2]</th><th>[2, 6, 0]</th><th>[2, 5, 0]</th><th>[2, 3, 0]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T3-IOB0:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB1:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB2:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB3:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.T3-IOB4:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[0, 17, 2]</th><th>[0, 18, 3]</th><th>[0, 18, 1]</th></tr>
<tr><th>IOB1:PULL</th><th>[1, 12, 1]</th><th>[1, 10, 2]</th><th>[1, 13, 4]</th></tr>
<tr><th>IOB2:PULL</th><th>[1, 11, 0]</th><th>[1, 10, 1]</th><th>[1, 11, 3]</th></tr>
<tr><th>IOB3:PULL</th><th>[2, 18, 3]</th><th>[2, 17, 0]</th><th>[2, 17, 1]</th></tr>
<tr><th>IOB4:PULL</th><th>[2, 2, 3]</th><th>[2, 1, 0]</th><th>[2, 1, 1]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T3-IOB2:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB2:IBUF_MODE</th><th>[1, 9, 4]</th><th>[1, 9, 1]</th><th>[1, 9, 3]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
<section id="iobs-s3e-t4">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3E.T4</span></code><a class="headerlink" href="#iobs-s3e-t4" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3E.T4 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:I_DELAY" title="IOB1:I_DELAY[0]">IOB1:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[1]">IOB1:IFF_DELAY[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:DELAY_COMMON" title="IOB0:DELAY_COMMON">IOB0:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[0]">IOB0:IFF_DELAY[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:SLEW" title="IOB0:SLEW[1]">IOB0:SLEW[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:VREF" title="IOB0:VREF">IOB0:VREF</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:PDRIVE" title="~IOB0:PDRIVE[1]">~IOB0:PDRIVE[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:DELAY_COMMON" title="IOB1:DELAY_COMMON">IOB1:DELAY_COMMON</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:I_DELAY" title="IOB0:I_DELAY[1]">IOB0:I_DELAY[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:SLEW" title="IOB0:SLEW[3]">IOB0:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:NDRIVE" title="~IOB0:NDRIVE[2]">~IOB0:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:OUTPUT_DIFF_GROUP" title="IOB1:OUTPUT_DIFF_GROUP[0]">IOB1:OUTPUT_DIFF_GROUP[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:NDRIVE" title="IOB0:NDRIVE[3]">IOB0:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:I_DELAY" title="IOB1:I_DELAY[2]">IOB1:I_DELAY[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[1]">IOB0:IFF_DELAY[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:PDRIVE" title="IOB0:PDRIVE[0]">IOB0:PDRIVE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:NDRIVE" title="IOB0:NDRIVE[0]">IOB0:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:NDRIVE" title="IOB0:NDRIVE[1]">IOB0:NDRIVE[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[0]">IOB1:IFF_DELAY[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:I_DELAY" title="IOB0:I_DELAY[0]">IOB0:I_DELAY[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:SLEW" title="IOB0:SLEW[4]">IOB0:SLEW[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:PDRIVE" title="~IOB0:PDRIVE[3]">~IOB0:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:I_DELAY" title="IOB1:I_DELAY[1]">IOB1:I_DELAY[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:I_DELAY" title="IOB0:I_DELAY[2]">IOB0:I_DELAY[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:SLEW" title="IOB0:SLEW[2]">IOB0:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:PDRIVE" title="IOB0:PDRIVE[2]">IOB0:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:SLEW" title="IOB0:SLEW[5]">IOB0:SLEW[5]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB0:SLEW" title="IOB0:SLEW[0]">IOB0:SLEW[0]</a></td><td>-</td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3E.T4 bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:SLEW" title="IOB2:SLEW[2]">IOB2:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[2]">IOB2:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:NDRIVE" title="~IOB2:NDRIVE[2]">~IOB2:NDRIVE[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:I_DELAY" title="IOB2:I_DELAY[0]">IOB2:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:PDRIVE" title="~IOB2:PDRIVE[3]">~IOB2:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:DELAY_COMMON" title="IOB2:DELAY_COMMON">IOB2:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:PDRIVE" title="~IOB2:PDRIVE[1]">~IOB2:PDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:I_DELAY" title="IOB2:I_DELAY[2]">IOB2:I_DELAY[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:OUTPUT_DIFF_GROUP" title="IOB1:OUTPUT_DIFF_GROUP[1]">IOB1:OUTPUT_DIFF_GROUP[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:PDRIVE" title="IOB1:PDRIVE[0]">IOB1:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:SLEW" title="IOB1:SLEW[4]">IOB1:SLEW[4]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:OUTPUT_ENABLE" title="IOB2:OUTPUT_ENABLE[0]">IOB2:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:PDRIVE" title="IOB2:PDRIVE[2]">IOB2:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:SLEW" title="IOB2:SLEW[4]">IOB2:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:OUTPUT_MISC" title="IOB2:OUTPUT_MISC">IOB2:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:SLEW" title="IOB2:SLEW[0]">IOB2:SLEW[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:IFF_DELAY" title="IOB2:IFF_DELAY[1]">IOB2:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:NDRIVE" title="IOB2:NDRIVE[3]">IOB2:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:I_DELAY" title="IOB2:I_DELAY[1]">IOB2:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:PULL" title="IOB2:PULL[0]">IOB2:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:NDRIVE" title="IOB1:NDRIVE[1]">IOB1:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:NDRIVE" title="IOB1:NDRIVE[0]">IOB1:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[1]">IOB1:OUTPUT_DIFF[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:NDRIVE" title="~IOB1:NDRIVE[2]">~IOB1:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:SLEW" title="IOB2:SLEW[3]">IOB2:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:SLEW" title="IOB2:SLEW[5]">IOB2:SLEW[5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:VREF" title="IOB2:VREF">IOB2:VREF</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:NDRIVE" title="IOB2:NDRIVE[1]">IOB2:NDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:PDRIVE" title="~IOB1:PDRIVE[1]">~IOB1:PDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:SLEW" title="IOB1:SLEW[5]">IOB1:SLEW[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:SLEW" title="IOB2:SLEW[1]">IOB2:SLEW[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[0]">IOB2:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:NDRIVE" title="IOB2:NDRIVE[0]">IOB2:NDRIVE[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:PULL" title="IOB2:PULL[2]">IOB2:PULL[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:PULL" title="IOB2:PULL[1]">IOB2:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:PDRIVE" title="~IOB1:PDRIVE[3]">~IOB1:PDRIVE[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:SLEW" title="IOB1:SLEW[0]">IOB1:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[0]">IOB1:OUTPUT_DIFF[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:SLEW" title="IOB1:SLEW[1]">IOB1:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:SLEW" title="IOB1:SLEW[3]">IOB1:SLEW[3]</a></td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:OUTPUT_ENABLE" title="IOB2:OUTPUT_ENABLE[1]">IOB2:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:PDRIVE" title="IOB2:PDRIVE[0]">IOB2:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[1]">IOB2:IBUF_MODE[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB2:IFF_DELAY" title="IOB2:IFF_DELAY[0]">IOB2:IFF_DELAY[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:NDRIVE" title="IOB1:NDRIVE[3]">IOB1:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:SLEW" title="IOB1:SLEW[2]">IOB1:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:PDRIVE" title="IOB1:PDRIVE[2]">IOB1:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3E.T4 bittile 2</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:IFF_DELAY" title="IOB4:IFF_DELAY[1]">IOB4:IFF_DELAY[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:IFF_DELAY" title="IOB3:IFF_DELAY[0]">IOB3:IFF_DELAY[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:SLEW" title="IOB3:SLEW[1]">IOB3:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[1]">IOB3:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:OUTPUT_MISC" title="IOB3:OUTPUT_MISC">IOB3:OUTPUT_MISC</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:VREF" title="IOB3:VREF">IOB3:VREF</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:PDRIVE" title="~IOB3:PDRIVE[1]">~IOB3:PDRIVE[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:I_DELAY" title="IOB4:I_DELAY[0]">IOB4:I_DELAY[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:I_DELAY" title="IOB3:I_DELAY[1]">IOB3:I_DELAY[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:SLEW" title="IOB3:SLEW[3]">IOB3:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:NDRIVE" title="~IOB3:NDRIVE[2]">~IOB3:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[0]">IOB3:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:OUTPUT_DIFF_GROUP" title="IOB4:OUTPUT_DIFF_GROUP[0]">IOB4:OUTPUT_DIFF_GROUP[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:NDRIVE" title="IOB3:NDRIVE[3]">IOB3:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:PULL" title="IOB3:PULL[0]">IOB3:PULL[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:I_DELAY" title="IOB4:I_DELAY[2]">IOB4:I_DELAY[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:IFF_DELAY" title="IOB3:IFF_DELAY[1]">IOB3:IFF_DELAY[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:PDRIVE" title="IOB3:PDRIVE[0]">IOB3:PDRIVE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[1]">IOB3:IBUF_MODE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:NDRIVE" title="IOB3:NDRIVE[0]">IOB3:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:PULL" title="IOB3:PULL[2]">IOB3:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:NDRIVE" title="IOB3:NDRIVE[1]">IOB3:NDRIVE[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:IFF_DELAY" title="IOB4:IFF_DELAY[0]">IOB4:IFF_DELAY[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:DELAY_COMMON" title="IOB3:DELAY_COMMON">IOB3:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:I_DELAY" title="IOB3:I_DELAY[0]">IOB3:I_DELAY[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[2]">IOB3:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:SLEW" title="IOB3:SLEW[4]">IOB3:SLEW[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:PDRIVE" title="~IOB3:PDRIVE[3]">~IOB3:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:PULL" title="IOB3:PULL[1]">IOB3:PULL[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:I_DELAY" title="IOB4:I_DELAY[1]">IOB4:I_DELAY[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:DELAY_COMMON" title="IOB4:DELAY_COMMON">IOB4:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:I_DELAY" title="IOB3:I_DELAY[2]">IOB3:I_DELAY[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[0]">IOB3:OUTPUT_ENABLE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:SLEW" title="IOB3:SLEW[2]">IOB3:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:PDRIVE" title="IOB3:PDRIVE[2]">IOB3:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:SLEW" title="IOB3:SLEW[5]">IOB3:SLEW[5]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB3:SLEW" title="IOB3:SLEW[0]">IOB3:SLEW[0]</a></td><td>-</td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3E.T4 bittile 3</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB6:PULL" title="IOB6:PULL[2]">IOB6:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB6:IBUF_MODE" title="IOB6:IBUF_MODE[2]">IOB6:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB6:IFF_DELAY" title="IOB6:IFF_DELAY[1]">IOB6:IFF_DELAY[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB5:IFF_DELAY" title="IOB5:IFF_DELAY[0]">IOB5:IFF_DELAY[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:OUTPUT_DIFF_GROUP" title="IOB4:OUTPUT_DIFF_GROUP[1]">IOB4:OUTPUT_DIFF_GROUP[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:OUTPUT_MISC" title="IOB4:OUTPUT_MISC">IOB4:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[1]">IOB4:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:PDRIVE" title="IOB4:PDRIVE[0]">IOB4:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:SLEW" title="IOB4:SLEW[4]">IOB4:SLEW[4]</a></td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB6:ENABLE" title="IOB6:ENABLE">IOB6:ENABLE</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB6:IBUF_MODE" title="IOB6:IBUF_MODE[1]">IOB6:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB6:I_DELAY" title="IOB6:I_DELAY[0]">IOB6:I_DELAY[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB5:I_DELAY" title="IOB5:I_DELAY[1]">IOB5:I_DELAY[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB5:PULL" title="IOB5:PULL[2]">IOB5:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:PULL" title="IOB4:PULL[2]">IOB4:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:NDRIVE" title="IOB4:NDRIVE[1]">IOB4:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:NDRIVE" title="IOB4:NDRIVE[0]">IOB4:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[1]">IOB4:OUTPUT_DIFF[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:NDRIVE" title="~IOB4:NDRIVE[2]">~IOB4:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[2]">IOB4:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[0]">IOB4:OUTPUT_ENABLE[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB6:I_DELAY" title="IOB6:I_DELAY[2]">IOB6:I_DELAY[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB5:IBUF_MODE" title="IOB5:IBUF_MODE[2]">IOB5:IBUF_MODE[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB5:IFF_DELAY" title="IOB5:IFF_DELAY[1]">IOB5:IFF_DELAY[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:PULL" title="IOB4:PULL[1]">IOB4:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB5:PULL" title="IOB5:PULL[0]">IOB5:PULL[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:PDRIVE" title="~IOB4:PDRIVE[1]">~IOB4:PDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[0]">IOB4:IBUF_MODE[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:SLEW" title="IOB4:SLEW[5]">IOB4:SLEW[5]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB6:PULL" title="IOB6:PULL[1]">IOB6:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB6:IFF_DELAY" title="IOB6:IFF_DELAY[0]">IOB6:IFF_DELAY[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB5:IBUF_MODE" title="IOB5:IBUF_MODE[1]">IOB5:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB5:DELAY_COMMON" title="IOB5:DELAY_COMMON">IOB5:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB5:I_DELAY" title="IOB5:I_DELAY[0]">IOB5:I_DELAY[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB5:PULL" title="IOB5:PULL[1]">IOB5:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:PDRIVE" title="~IOB4:PDRIVE[3]">~IOB4:PDRIVE[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:SLEW" title="IOB4:SLEW[0]">IOB4:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[0]">IOB4:OUTPUT_DIFF[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:SLEW" title="IOB4:SLEW[1]">IOB4:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:SLEW" title="IOB4:SLEW[3]">IOB4:SLEW[3]</a></td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB6:IBUF_MODE" title="IOB6:IBUF_MODE[0]">IOB6:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB6:PULL" title="IOB6:PULL[0]">IOB6:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB6:I_DELAY" title="IOB6:I_DELAY[1]">IOB6:I_DELAY[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB5:IBUF_MODE" title="IOB5:IBUF_MODE[0]">IOB5:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB6:DELAY_COMMON" title="IOB6:DELAY_COMMON">IOB6:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB5:I_DELAY" title="IOB5:I_DELAY[2]">IOB5:I_DELAY[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB5:ENABLE" title="IOB5:ENABLE">IOB5:ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:NDRIVE" title="IOB4:NDRIVE[3]">IOB4:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:PULL" title="IOB4:PULL[0]">IOB4:PULL[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:SLEW" title="IOB4:SLEW[2]">IOB4:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:PDRIVE" title="IOB4:PDRIVE[2]">IOB4:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.T4-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[1]">IOB4:OUTPUT_ENABLE[1]</a></td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T4-IOB0:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB1:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB2:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB3:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB4:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB5:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB6:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:I_DELAY</th><th>[0, 7, 4]</th><th>[0, 7, 1]</th><th>[0, 7, 3]</th></tr>
<tr><th>IOB1:I_DELAY</th><th>[0, 1, 2]</th><th>[0, 1, 4]</th><th>[0, 1, 0]</th></tr>
<tr><th>IOB2:I_DELAY</th><th>[1, 13, 0]</th><th>[1, 10, 1]</th><th>[1, 8, 0]</th></tr>
<tr><th>IOB3:I_DELAY</th><th>[2, 7, 4]</th><th>[2, 7, 1]</th><th>[2, 7, 3]</th></tr>
<tr><th>IOB4:I_DELAY</th><th>[2, 3, 2]</th><th>[2, 3, 4]</th><th>[2, 3, 1]</th></tr>
<tr><th>IOB5:I_DELAY</th><th>[3, 7, 4]</th><th>[3, 7, 1]</th><th>[3, 7, 3]</th></tr>
<tr><th>IOB6:I_DELAY</th><th>[3, 3, 2]</th><th>[3, 3, 4]</th><th>[3, 3, 1]</th></tr>
<tr><td>LDLY13</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SDLY7</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SDLY6_LDLY12</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SDLY5_LDLY11</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SDLY4_LDLY10</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY9</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY8</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T4-IOB0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB0:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB0:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB1:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB1:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB2:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB2:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB2:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB3:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB3:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB3:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB4:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB4:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB5:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB5:ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB6:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB6:ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DELAY_COMMON</th><th>[0, 6, 0]</th></tr>
<tr><th>IOB0:OUTPUT_MISC</th><th>[0, 14, 0]</th></tr>
<tr><th>IOB0:VREF</th><th>[0, 17, 0]</th></tr>
<tr><th>IOB1:DELAY_COMMON</th><th>[0, 1, 1]</th></tr>
<tr><th>IOB1:OUTPUT_MISC</th><th>[1, 15, 0]</th></tr>
<tr><th>IOB2:DELAY_COMMON</th><th>[1, 10, 0]</th></tr>
<tr><th>IOB2:OUTPUT_MISC</th><th>[1, 5, 1]</th></tr>
<tr><th>IOB2:VREF</th><th>[1, 9, 2]</th></tr>
<tr><th>IOB3:DELAY_COMMON</th><th>[2, 6, 3]</th></tr>
<tr><th>IOB3:OUTPUT_MISC</th><th>[2, 14, 0]</th></tr>
<tr><th>IOB3:VREF</th><th>[2, 17, 0]</th></tr>
<tr><th>IOB4:DELAY_COMMON</th><th>[2, 6, 4]</th></tr>
<tr><th>IOB4:OUTPUT_MISC</th><th>[3, 15, 0]</th></tr>
<tr><th>IOB5:DELAY_COMMON</th><th>[3, 6, 3]</th></tr>
<tr><th>IOB5:ENABLE</th><th>[3, 9, 4]</th></tr>
<tr><th>IOB6:DELAY_COMMON</th><th>[3, 6, 4]</th></tr>
<tr><th>IOB6:ENABLE</th><th>[3, 1, 1]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T4-IOB0:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB1:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB2:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB3:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB4:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB5:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB6:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IFF_DELAY</th><th>[0, 7, 2]</th><th>[0, 7, 0]</th></tr>
<tr><th>IOB1:IFF_DELAY</th><th>[0, 2, 0]</th><th>[0, 1, 3]</th></tr>
<tr><th>IOB2:IFF_DELAY</th><th>[1, 8, 1]</th><th>[1, 10, 4]</th></tr>
<tr><th>IOB3:IFF_DELAY</th><th>[2, 7, 2]</th><th>[2, 7, 0]</th></tr>
<tr><th>IOB4:IFF_DELAY</th><th>[2, 3, 0]</th><th>[2, 3, 3]</th></tr>
<tr><th>IOB5:IFF_DELAY</th><th>[3, 7, 2]</th><th>[3, 7, 0]</th></tr>
<tr><th>IOB6:IFF_DELAY</th><th>[3, 3, 0]</th><th>[3, 3, 3]</th></tr>
<tr><td>SDLY4_LDLY7</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY6</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY5</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T4-IOB0:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB1:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB1:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB1:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB2:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB3:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB4:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB4:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB4:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[0, 11, 4]</th><th>[0, 11, 0]</th></tr>
<tr><th>IOB1:OUTPUT_DIFF</th><th>[1, 15, 1]</th><th>[1, 15, 3]</th></tr>
<tr><th>IOB1:OUTPUT_DIFF_GROUP</th><th>[1, 14, 0]</th><th>[0, 16, 1]</th></tr>
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[1, 18, 4]</th><th>[1, 18, 1]</th></tr>
<tr><th>IOB2:OUTPUT_ENABLE</th><th>[1, 2, 4]</th><th>[1, 2, 1]</th></tr>
<tr><th>IOB3:OUTPUT_ENABLE</th><th>[2, 13, 0]</th><th>[2, 10, 4]</th></tr>
<tr><th>IOB4:OUTPUT_DIFF</th><th>[3, 15, 1]</th><th>[3, 15, 3]</th></tr>
<tr><th>IOB4:OUTPUT_DIFF_GROUP</th><th>[3, 14, 0]</th><th>[2, 16, 1]</th></tr>
<tr><th>IOB4:OUTPUT_ENABLE</th><th>[3, 18, 4]</th><th>[3, 18, 1]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T4-IOB0:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB1:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB2:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB3:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB4:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PDRIVE</th><th>[0, 17, 3]</th><th>[0, 13, 4]</th><th>[0, 18, 0]</th><th>[0, 12, 2]</th></tr>
<tr><th>IOB1:PDRIVE</th><th>[1, 12, 3]</th><th>[1, 17, 4]</th><th>[1, 13, 2]</th><th>[1, 17, 0]</th></tr>
<tr><th>IOB2:PDRIVE</th><th>[1, 9, 0]</th><th>[1, 3, 1]</th><th>[1, 11, 0]</th><th>[1, 3, 4]</th></tr>
<tr><th>IOB3:PDRIVE</th><th>[2, 17, 3]</th><th>[2, 13, 4]</th><th>[2, 18, 0]</th><th>[2, 12, 2]</th></tr>
<tr><th>IOB4:PDRIVE</th><th>[3, 12, 3]</th><th>[3, 17, 4]</th><th>[3, 13, 2]</th><th>[3, 17, 0]</th></tr>
<tr><td>Mixed inversion</td><td>~[3]</td><td>[2]</td><td>~[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T4-IOB0:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB1:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB3:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB4:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB5:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB6:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[0, 12, 3]</th><th>[0, 14, 2]</th><th>[0, 15, 1]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[1, 17, 1]</th><th>[1, 16, 0]</th><th>[1, 15, 2]</th></tr>
<tr><th>IOB3:IBUF_MODE</th><th>[2, 12, 3]</th><th>[2, 14, 2]</th><th>[2, 15, 1]</th></tr>
<tr><th>IOB4:IBUF_MODE</th><th>[3, 17, 1]</th><th>[3, 16, 0]</th><th>[3, 15, 2]</th></tr>
<tr><th>IOB5:IBUF_MODE</th><th>[3, 5, 2]</th><th>[3, 5, 3]</th><th>[3, 5, 4]</th></tr>
<tr><th>IOB6:IBUF_MODE</th><th>[3, 2, 0]</th><th>[3, 2, 1]</th><th>[3, 1, 4]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T4-IOB0:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB1:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB2:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB3:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB4:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[0, 17, 1]</th><th>[0, 14, 1]</th><th>[0, 18, 2]</th><th>[0, 16, 2]</th></tr>
<tr><th>IOB1:NDRIVE</th><th>[1, 12, 4]</th><th>[1, 16, 1]</th><th>[1, 13, 1]</th><th>[1, 14, 1]</th></tr>
<tr><th>IOB2:NDRIVE</th><th>[1, 9, 1]</th><th>[1, 5, 0]</th><th>[1, 11, 2]</th><th>[1, 6, 3]</th></tr>
<tr><th>IOB3:NDRIVE</th><th>[2, 17, 1]</th><th>[2, 14, 1]</th><th>[2, 18, 2]</th><th>[2, 16, 2]</th></tr>
<tr><th>IOB4:NDRIVE</th><th>[3, 12, 4]</th><th>[3, 16, 1]</th><th>[3, 13, 1]</th><th>[3, 14, 1]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T4-IOB0:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB1:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB2:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB3:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB4:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:SLEW</th><th>[0, 14, 4]</th><th>[0, 13, 3]</th><th>[0, 13, 1]</th><th>[0, 12, 4]</th><th>[0, 12, 0]</th><th>[0, 16, 4]</th></tr>
<tr><th>IOB1:SLEW</th><th>[1, 18, 2]</th><th>[1, 18, 0]</th><th>[1, 17, 3]</th><th>[1, 16, 4]</th><th>[1, 16, 3]</th><th>[1, 14, 3]</th></tr>
<tr><th>IOB2:SLEW</th><th>[1, 4, 2]</th><th>[1, 4, 1]</th><th>[1, 3, 2]</th><th>[1, 3, 0]</th><th>[1, 2, 3]</th><th>[1, 6, 1]</th></tr>
<tr><th>IOB3:SLEW</th><th>[2, 14, 4]</th><th>[2, 13, 3]</th><th>[2, 13, 1]</th><th>[2, 12, 4]</th><th>[2, 12, 0]</th><th>[2, 16, 4]</th></tr>
<tr><th>IOB4:SLEW</th><th>[3, 18, 2]</th><th>[3, 18, 0]</th><th>[3, 17, 3]</th><th>[3, 16, 4]</th><th>[3, 16, 3]</th><th>[3, 14, 3]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T4-IOB0:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB1:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB2:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB3:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB4:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB5:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.T4-IOB6:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[0, 17, 2]</th><th>[0, 18, 3]</th><th>[0, 18, 1]</th></tr>
<tr><th>IOB1:PULL</th><th>[1, 12, 1]</th><th>[1, 10, 2]</th><th>[1, 13, 4]</th></tr>
<tr><th>IOB2:PULL</th><th>[1, 9, 3]</th><th>[1, 11, 3]</th><th>[1, 11, 1]</th></tr>
<tr><th>IOB3:PULL</th><th>[2, 17, 2]</th><th>[2, 18, 3]</th><th>[2, 18, 1]</th></tr>
<tr><th>IOB4:PULL</th><th>[3, 12, 1]</th><th>[3, 10, 2]</th><th>[3, 13, 4]</th></tr>
<tr><th>IOB5:PULL</th><th>[3, 11, 1]</th><th>[3, 11, 3]</th><th>[3, 11, 2]</th></tr>
<tr><th>IOB6:PULL</th><th>[3, 1, 0]</th><th>[3, 2, 3]</th><th>[3, 2, 4]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.T4-IOB2:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB2:IBUF_MODE</th><th>[1, 4, 0]</th><th>[1, 4, 4]</th><th>[1, 5, 3]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
<section id="iobs-s3e-r1">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3E.R1</span></code><a class="headerlink" href="#iobs-s3e-r1" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3E.R1 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:DELAY_COMMON" title="IOB0:DELAY_COMMON">IOB0:DELAY_COMMON</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:I_DELAY" title="IOB0:I_DELAY[1]">IOB0:I_DELAY[1]</a></td></tr>
<tr><td>10</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[0]">IOB0:IFF_DELAY[0]</a></td></tr>
<tr><td>11</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:I_DELAY" title="IOB0:I_DELAY[2]">IOB0:I_DELAY[2]</a></td></tr>
<tr><td>12</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:I_DELAY" title="IOB0:I_DELAY[0]">IOB0:I_DELAY[0]</a></td></tr>
<tr><td>13</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[1]">IOB0:IFF_DELAY[1]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:SLEW" title="IOB0:SLEW[1]">IOB0:SLEW[1]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:SLEW" title="IOB0:SLEW[2]">IOB0:SLEW[2]</a></td><td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:PDRIVE" title="IOB0:PDRIVE[2]">IOB0:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:PDRIVE" title="IOB0:PDRIVE[0]">IOB0:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:SLEW" title="IOB0:SLEW[3]">IOB0:SLEW[3]</a></td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:NDRIVE" title="IOB0:NDRIVE[0]">IOB0:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:SLEW" title="IOB0:SLEW[4]">IOB0:SLEW[4]</a></td><td>-</td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:SLEW" title="IOB0:SLEW[5]">IOB0:SLEW[5]</a></td><td>-</td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:NDRIVE" title="IOB0:NDRIVE[3]">IOB0:NDRIVE[3]</a></td><td>-</td></tr>
<tr><td>42</td>
<td>-</td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td></tr>
<tr><td>44</td>
<td>-</td><td>-</td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:SLEW" title="IOB0:SLEW[0]">IOB0:SLEW[0]</a></td><td>-</td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</a></td><td>-</td></tr>
<tr><td>50</td>
<td>-</td><td>-</td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td>-</td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:PDRIVE" title="~IOB0:PDRIVE[3]">~IOB0:PDRIVE[3]</a></td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:VREF" title="IOB0:VREF">IOB0:VREF</a></td><td>-</td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:NDRIVE" title="~IOB0:NDRIVE[2]">~IOB0:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>56</td>
<td>-</td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:NDRIVE" title="IOB0:NDRIVE[1]">IOB0:NDRIVE[1]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td></tr>
<tr><td>61</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:PDRIVE" title="~IOB0:PDRIVE[1]">~IOB0:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>62</td>
<td>-</td><td>-</td></tr>
<tr><td>63</td>
<td><a href="#bits-xc3s-IOBS.S3E.R1-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R1-IOB0:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PDRIVE</th><th>[0, 0, 52]</th><th>[0, 0, 31]</th><th>[0, 0, 61]</th><th>[0, 0, 32]</th></tr>
<tr><td>Mixed inversion</td><td>~[3]</td><td>[2]</td><td>~[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R1-IOB0:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[0, 0, 41]</th><th>[0, 0, 55]</th><th>[0, 1, 58]</th><th>[0, 0, 34]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R1-IOB0:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[0, 1, 20]</th><th>[0, 0, 38]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R1-IOB0:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[0, 0, 35]</th><th>[0, 0, 63]</th><th>[0, 0, 45]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R1-IOB0:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:SLEW</th><th>[0, 0, 37]</th><th>[0, 0, 36]</th><th>[0, 0, 33]</th><th>[0, 0, 30]</th><th>[0, 0, 28]</th><th>[0, 0, 48]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R1-IOB0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.R1-IOB0:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.R1-IOB0:VREF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DELAY_COMMON</th><th>[0, 1, 0]</th></tr>
<tr><th>IOB0:OUTPUT_MISC</th><th>[0, 0, 49]</th></tr>
<tr><th>IOB0:VREF</th><th>[0, 0, 54]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R1-IOB0:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IFF_DELAY</th><th>[0, 1, 13]</th><th>[0, 1, 10]</th></tr>
<tr><td>SDLY3_LDLY6</td><td>0</td><td>0</td></tr>
<tr><td>SDLY2_LDLY5</td><td>0</td><td>1</td></tr>
<tr><td>SDLY1_LDLY4</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R1-IOB0:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:I_DELAY</th><th>[0, 1, 11]</th><th>[0, 1, 9]</th><th>[0, 1, 12]</th></tr>
<tr><td>LDLY12</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SDLY5_LDLY11</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SDLY4_LDLY10</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SDLY3_LDLY9</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SDLY2_LDLY8</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SDLY1_LDLY7</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LDLY6</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R1-IOB0:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[0, 0, 51]</th><th>[0, 0, 58]</th><th>[0, 1, 39]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
</section>
<section id="iobs-s3e-r2">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3E.R2</span></code><a class="headerlink" href="#iobs-s3e-r2" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3E.R2 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:DELAY_COMMON" title="IOB1:DELAY_COMMON">IOB1:DELAY_COMMON</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:NDRIVE" title="IOB1:NDRIVE[1]">IOB1:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:PDRIVE" title="~IOB1:PDRIVE[1]">~IOB1:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:NDRIVE" title="IOB1:NDRIVE[3]">IOB1:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:PDRIVE" title="~IOB1:PDRIVE[3]">~IOB1:PDRIVE[3]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:I_DELAY" title="IOB1:I_DELAY[1]">IOB1:I_DELAY[1]</a></td></tr>
<tr><td>10</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[0]">IOB1:IFF_DELAY[0]</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:NDRIVE" title="IOB1:NDRIVE[0]">IOB1:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:I_DELAY" title="IOB1:I_DELAY[2]">IOB1:I_DELAY[2]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:SLEW" title="IOB1:SLEW[0]">IOB1:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:I_DELAY" title="IOB1:I_DELAY[0]">IOB1:I_DELAY[0]</a></td></tr>
<tr><td>13</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[1]">IOB1:IFF_DELAY[1]</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:OUTPUT_DIFF_GROUP" title="IOB1:OUTPUT_DIFF_GROUP[0]">IOB1:OUTPUT_DIFF_GROUP[0]</a></td><td>-</td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[0]">IOB1:OUTPUT_DIFF[0]</a></td><td>-</td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[1]">IOB1:OUTPUT_DIFF[1]</a></td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:NDRIVE" title="~IOB1:NDRIVE[2]">~IOB1:NDRIVE[2]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:SLEW" title="IOB1:SLEW[1]">IOB1:SLEW[1]</a></td><td>-</td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:SLEW" title="IOB1:SLEW[2]">IOB1:SLEW[2]</a></td><td>-</td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:SLEW" title="IOB1:SLEW[5]">IOB1:SLEW[5]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:SLEW" title="IOB1:SLEW[3]">IOB1:SLEW[3]</a></td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[1]">IOB0:IFF_DELAY[1]</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:SLEW" title="IOB1:SLEW[4]">IOB1:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:I_DELAY" title="IOB0:I_DELAY[0]">IOB0:I_DELAY[0]</a></td></tr>
<tr><td>31</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:I_DELAY" title="IOB0:I_DELAY[2]">IOB0:I_DELAY[2]</a></td></tr>
<tr><td>32</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[0]">IOB0:IFF_DELAY[0]</a></td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:PDRIVE" title="IOB1:PDRIVE[0]">IOB1:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:I_DELAY" title="IOB0:I_DELAY[1]">IOB0:I_DELAY[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:PDRIVE" title="IOB1:PDRIVE[2]">IOB1:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:DELAY_COMMON" title="IOB0:DELAY_COMMON">IOB0:DELAY_COMMON</a></td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:NDRIVE" title="~IOB0:NDRIVE[2]">~IOB0:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3E.R2 bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:SLEW" title="IOB0:SLEW[1]">IOB0:SLEW[1]</a></td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:SLEW" title="IOB0:SLEW[2]">IOB0:SLEW[2]</a></td><td>-</td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:SLEW" title="IOB0:SLEW[3]">IOB0:SLEW[3]</a></td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:SLEW" title="IOB0:SLEW[5]">IOB0:SLEW[5]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:SLEW" title="IOB0:SLEW[4]">IOB0:SLEW[4]</a></td><td>-</td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</a></td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:NDRIVE" title="IOB0:NDRIVE[0]">IOB0:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:SLEW" title="IOB0:SLEW[0]">IOB0:SLEW[0]</a></td><td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB1:OUTPUT_DIFF_GROUP" title="IOB1:OUTPUT_DIFF_GROUP[1]">IOB1:OUTPUT_DIFF_GROUP[1]</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td></tr>
<tr><td>34</td>
<td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:VREF" title="IOB0:VREF">IOB0:VREF</a></td><td>-</td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:NDRIVE" title="IOB0:NDRIVE[3]">IOB0:NDRIVE[3]</a></td><td>-</td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:PDRIVE" title="~IOB0:PDRIVE[3]">~IOB0:PDRIVE[3]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td><td>-</td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:PDRIVE" title="~IOB0:PDRIVE[1]">~IOB0:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:NDRIVE" title="IOB0:NDRIVE[1]">IOB0:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td>-</td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:PDRIVE" title="IOB0:PDRIVE[2]">IOB0:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td></tr>
<tr><td>48</td>
<td>-</td><td>-</td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOBS.S3E.R2-IOB0:PDRIVE" title="IOB0:PDRIVE[0]">IOB0:PDRIVE[0]</a></td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R2-IOB0:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.R2-IOB1:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[1, 0, 39]</th><th>[1, 0, 45]</th><th>[1, 0, 44]</th></tr>
<tr><th>IOB1:PULL</th><th>[0, 0, 6]</th><th>[0, 0, 0]</th><th>[0, 0, 4]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R2-IOB0:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.R2-IOB1:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[1, 0, 38]</th><th>[0, 0, 42]</th><th>[1, 0, 43]</th><th>[1, 0, 28]</th></tr>
<tr><th>IOB1:NDRIVE</th><th>[0, 0, 7]</th><th>[0, 1, 20]</th><th>[0, 0, 1]</th><th>[0, 0, 11]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R2-IOB0:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.R2-IOB1:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:SLEW</th><th>[1, 1, 20]</th><th>[1, 0, 22]</th><th>[1, 0, 16]</th><th>[1, 0, 15]</th><th>[1, 0, 12]</th><th>[1, 0, 30]</th></tr>
<tr><th>IOB1:SLEW</th><th>[0, 1, 26]</th><th>[0, 0, 30]</th><th>[0, 0, 27]</th><th>[0, 0, 22]</th><th>[0, 0, 21]</th><th>[0, 0, 12]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R2-IOB0:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.R2-IOB1:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3E.R2-IOB1:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3E.R2-IOB1:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[1, 0, 41]</th><th>[0, 0, 44]</th></tr>
<tr><th>IOB1:OUTPUT_DIFF</th><th>[0, 0, 16]</th><th>[0, 0, 15]</th></tr>
<tr><th>IOB1:OUTPUT_DIFF_GROUP</th><th>[1, 0, 31]</th><th>[0, 0, 14]</th></tr>
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[0, 1, 39]</th><th>[0, 0, 38]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R2-IOB0:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.R2-IOB1:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[1, 0, 19]</th><th>[1, 0, 23]</th><th>[1, 0, 26]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[0, 0, 23]</th><th>[0, 0, 24]</th><th>[0, 0, 18]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R2-IOB0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.R2-IOB0:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.R2-IOB0:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.R2-IOB1:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.R2-IOB1:OUTPUT_MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DELAY_COMMON</th><th>[0, 1, 41]</th></tr>
<tr><th>IOB0:OUTPUT_MISC</th><th>[1, 0, 24]</th></tr>
<tr><th>IOB0:VREF</th><th>[1, 0, 37]</th></tr>
<tr><th>IOB1:DELAY_COMMON</th><th>[0, 1, 0]</th></tr>
<tr><th>IOB1:OUTPUT_MISC</th><th>[0, 0, 20]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R2-IOB0:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.R2-IOB1:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PDRIVE</th><th>[1, 1, 39]</th><th>[1, 0, 46]</th><th>[1, 0, 42]</th><th>[1, 0, 49]</th></tr>
<tr><th>IOB1:PDRIVE</th><th>[0, 1, 7]</th><th>[0, 0, 36]</th><th>[0, 0, 3]</th><th>[0, 0, 33]</th></tr>
<tr><td>Mixed inversion</td><td>~[3]</td><td>[2]</td><td>~[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R2-IOB0:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.R2-IOB1:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IFF_DELAY</th><th>[0, 1, 29]</th><th>[0, 1, 32]</th></tr>
<tr><th>IOB1:IFF_DELAY</th><th>[0, 1, 13]</th><th>[0, 1, 10]</th></tr>
<tr><td>SDLY3_LDLY6</td><td>0</td><td>0</td></tr>
<tr><td>SDLY2_LDLY5</td><td>0</td><td>1</td></tr>
<tr><td>SDLY1_LDLY4</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R2-IOB0:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.R2-IOB1:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:I_DELAY</th><th>[0, 1, 31]</th><th>[0, 1, 33]</th><th>[0, 1, 30]</th></tr>
<tr><th>IOB1:I_DELAY</th><th>[0, 1, 11]</th><th>[0, 1, 9]</th><th>[0, 1, 12]</th></tr>
<tr><td>LDLY12</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SDLY5_LDLY11</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SDLY4_LDLY10</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SDLY3_LDLY9</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SDLY2_LDLY8</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SDLY1_LDLY7</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LDLY6</td><td>1</td><td>1</td><td>0</td></tr>
</table>
</section>
<section id="iobs-s3e-r3">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3E.R3</span></code><a class="headerlink" href="#iobs-s3e-r3" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3E.R3 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:PULL" title="IOB3:PULL[1]">IOB3:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:DELAY_COMMON" title="IOB3:DELAY_COMMON">IOB3:DELAY_COMMON</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:NDRIVE" title="IOB3:NDRIVE[1]">IOB3:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:PDRIVE" title="~IOB3:PDRIVE[1]">~IOB3:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:PULL" title="IOB3:PULL[0]">IOB3:PULL[0]</a></td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:PULL" title="IOB3:PULL[2]">IOB3:PULL[2]</a></td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:NDRIVE" title="IOB3:NDRIVE[3]">IOB3:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:PDRIVE" title="~IOB3:PDRIVE[3]">~IOB3:PDRIVE[3]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:I_DELAY" title="IOB3:I_DELAY[1]">IOB3:I_DELAY[1]</a></td></tr>
<tr><td>10</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:IFF_DELAY" title="IOB3:IFF_DELAY[0]">IOB3:IFF_DELAY[0]</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:NDRIVE" title="IOB3:NDRIVE[0]">IOB3:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:I_DELAY" title="IOB3:I_DELAY[2]">IOB3:I_DELAY[2]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:SLEW" title="IOB3:SLEW[0]">IOB3:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:I_DELAY" title="IOB3:I_DELAY[0]">IOB3:I_DELAY[0]</a></td></tr>
<tr><td>13</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:IFF_DELAY" title="IOB3:IFF_DELAY[1]">IOB3:IFF_DELAY[1]</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:OUTPUT_DIFF_GROUP" title="IOB3:OUTPUT_DIFF_GROUP[0]">IOB3:OUTPUT_DIFF_GROUP[0]</a></td><td>-</td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:OUTPUT_DIFF" title="IOB3:OUTPUT_DIFF[0]">IOB3:OUTPUT_DIFF[0]</a></td><td>-</td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:OUTPUT_DIFF" title="IOB3:OUTPUT_DIFF[1]">IOB3:OUTPUT_DIFF[1]</a></td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[0]">IOB3:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:OUTPUT_MISC" title="IOB3:OUTPUT_MISC">IOB3:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:NDRIVE" title="~IOB3:NDRIVE[2]">~IOB3:NDRIVE[2]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:SLEW" title="IOB3:SLEW[1]">IOB3:SLEW[1]</a></td><td>-</td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:SLEW" title="IOB3:SLEW[2]">IOB3:SLEW[2]</a></td><td>-</td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[2]">IOB3:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[1]">IOB3:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:SLEW" title="IOB3:SLEW[5]">IOB3:SLEW[5]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:SLEW" title="IOB3:SLEW[3]">IOB3:SLEW[3]</a></td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:IFF_DELAY" title="IOB2:IFF_DELAY[1]">IOB2:IFF_DELAY[1]</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:SLEW" title="IOB3:SLEW[4]">IOB3:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:I_DELAY" title="IOB2:I_DELAY[0]">IOB2:I_DELAY[0]</a></td></tr>
<tr><td>31</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:I_DELAY" title="IOB2:I_DELAY[2]">IOB2:I_DELAY[2]</a></td></tr>
<tr><td>32</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:IFF_DELAY" title="IOB2:IFF_DELAY[0]">IOB2:IFF_DELAY[0]</a></td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:PDRIVE" title="IOB3:PDRIVE[0]">IOB3:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:I_DELAY" title="IOB2:I_DELAY[1]">IOB2:I_DELAY[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:PDRIVE" title="IOB3:PDRIVE[2]">IOB3:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[0]">IOB3:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[1]">IOB3:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:DELAY_COMMON" title="IOB2:DELAY_COMMON">IOB2:DELAY_COMMON</a></td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:NDRIVE" title="~IOB2:NDRIVE[2]">~IOB2:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:OUTPUT_ENABLE" title="IOB2:OUTPUT_ENABLE[0]">IOB2:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3E.R3 bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:SLEW" title="IOB2:SLEW[1]">IOB2:SLEW[1]</a></td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:SLEW" title="IOB2:SLEW[2]">IOB2:SLEW[2]</a></td><td>-</td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:SLEW" title="IOB2:SLEW[3]">IOB2:SLEW[3]</a></td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[2]">IOB2:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:SLEW" title="IOB2:SLEW[5]">IOB2:SLEW[5]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:SLEW" title="IOB2:SLEW[4]">IOB2:SLEW[4]</a></td><td>-</td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[1]">IOB2:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:OUTPUT_MISC" title="IOB2:OUTPUT_MISC">IOB2:OUTPUT_MISC</a></td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[0]">IOB2:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:NDRIVE" title="IOB2:NDRIVE[0]">IOB2:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:SLEW" title="IOB2:SLEW[0]">IOB2:SLEW[0]</a></td><td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB3:OUTPUT_DIFF_GROUP" title="IOB3:OUTPUT_DIFF_GROUP[1]">IOB3:OUTPUT_DIFF_GROUP[1]</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td></tr>
<tr><td>34</td>
<td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:VREF" title="IOB2:VREF">IOB2:VREF</a></td><td>-</td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:NDRIVE" title="IOB2:NDRIVE[3]">IOB2:NDRIVE[3]</a></td><td>-</td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:PULL" title="IOB2:PULL[2]">IOB2:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:PDRIVE" title="~IOB2:PDRIVE[3]">~IOB2:PDRIVE[3]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:OUTPUT_ENABLE" title="IOB2:OUTPUT_ENABLE[1]">IOB2:OUTPUT_ENABLE[1]</a></td><td>-</td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:PDRIVE" title="~IOB2:PDRIVE[1]">~IOB2:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:NDRIVE" title="IOB2:NDRIVE[1]">IOB2:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:DELAY_COMMON" title="IOB1:DELAY_COMMON">IOB1:DELAY_COMMON</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:PULL" title="IOB2:PULL[0]">IOB2:PULL[0]</a></td><td>-</td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:PULL" title="IOB2:PULL[1]">IOB2:PULL[1]</a></td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:PDRIVE" title="IOB2:PDRIVE[2]">IOB2:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td></tr>
<tr><td>48</td>
<td>-</td><td>-</td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB2:PDRIVE" title="IOB2:PDRIVE[0]">IOB2:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>50</td>
<td>-</td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:I_DELAY" title="IOB1:I_DELAY[1]">IOB1:I_DELAY[1]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[0]">IOB1:IFF_DELAY[0]</a></td></tr>
<tr><td>54</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:I_DELAY" title="IOB1:I_DELAY[2]">IOB1:I_DELAY[2]</a></td></tr>
<tr><td>55</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:I_DELAY" title="IOB1:I_DELAY[0]">IOB1:I_DELAY[0]</a></td></tr>
<tr><td>56</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[1]">IOB1:IFF_DELAY[1]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3E.R3 bittile 2</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:PDRIVE" title="IOB1:PDRIVE[2]">IOB1:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:PDRIVE" title="IOB1:PDRIVE[0]">IOB1:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:SLEW" title="IOB1:SLEW[1]">IOB1:SLEW[1]</a></td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:SLEW" title="IOB1:SLEW[2]">IOB1:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:SLEW" title="IOB1:SLEW[5]">IOB1:SLEW[5]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:SLEW" title="IOB1:SLEW[3]">IOB1:SLEW[3]</a></td><td>-</td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:SLEW" title="IOB1:SLEW[4]">IOB1:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:NDRIVE" title="IOB1:NDRIVE[0]">IOB1:NDRIVE[0]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:SLEW" title="IOB1:SLEW[0]">IOB1:SLEW[0]</a></td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:VREF" title="IOB1:VREF">IOB1:VREF</a></td><td>-</td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:NDRIVE" title="IOB1:NDRIVE[3]">IOB1:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:PDRIVE" title="~IOB1:PDRIVE[3]">~IOB1:PDRIVE[3]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:PDRIVE" title="~IOB1:PDRIVE[1]">~IOB1:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td><td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:NDRIVE" title="IOB1:NDRIVE[1]">IOB1:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td></tr>
<tr><td>34</td>
<td>-</td><td>-</td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td>-</td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:NDRIVE" title="~IOB1:NDRIVE[2]">~IOB1:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td></tr>
<tr><td>42</td>
<td>-</td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB0:DELAY_COMMON" title="IOB0:DELAY_COMMON">IOB0:DELAY_COMMON</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td></tr>
<tr><td>50</td>
<td>-</td><td>-</td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB0:I_DELAY" title="IOB0:I_DELAY[1]">IOB0:I_DELAY[1]</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB0:VREF" title="IOB0:VREF">IOB0:VREF</a></td></tr>
<tr><td>53</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[0]">IOB0:IFF_DELAY[0]</a></td></tr>
<tr><td>54</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB0:I_DELAY" title="IOB0:I_DELAY[2]">IOB0:I_DELAY[2]</a></td></tr>
<tr><td>55</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB0:I_DELAY" title="IOB0:I_DELAY[0]">IOB0:I_DELAY[0]</a></td></tr>
<tr><td>56</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R3-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[1]">IOB0:IFF_DELAY[1]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB0:ENABLE" title="IOB0:ENABLE">IOB0:ENABLE</a></td><td>-</td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td>-</td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td></tr>
<tr><td>62</td>
<td><a href="#bits-xc3s-IOBS.S3E.R3-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R3-IOB0:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB1:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB2:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB3:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[2, 0, 62]</th><th>[2, 0, 59]</th><th>[2, 0, 58]</th></tr>
<tr><th>IOB1:PULL</th><th>[2, 0, 27]</th><th>[2, 0, 35]</th><th>[2, 0, 45]</th></tr>
<tr><th>IOB2:PULL</th><th>[1, 0, 39]</th><th>[1, 0, 45]</th><th>[1, 0, 44]</th></tr>
<tr><th>IOB3:PULL</th><th>[0, 0, 6]</th><th>[0, 0, 0]</th><th>[0, 0, 4]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R3-IOB1:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB2:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB3:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:NDRIVE</th><th>[2, 0, 26]</th><th>[2, 0, 36]</th><th>[2, 0, 31]</th><th>[2, 1, 20]</th></tr>
<tr><th>IOB2:NDRIVE</th><th>[1, 0, 38]</th><th>[0, 0, 42]</th><th>[1, 0, 43]</th><th>[1, 0, 28]</th></tr>
<tr><th>IOB3:NDRIVE</th><th>[0, 0, 7]</th><th>[0, 1, 20]</th><th>[0, 0, 1]</th><th>[0, 0, 11]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R3-IOB1:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB2:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB3:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:SLEW</th><th>[2, 1, 7]</th><th>[2, 0, 14]</th><th>[2, 0, 10]</th><th>[2, 0, 7]</th><th>[2, 0, 4]</th><th>[2, 0, 22]</th></tr>
<tr><th>IOB2:SLEW</th><th>[1, 1, 20]</th><th>[1, 0, 22]</th><th>[1, 0, 16]</th><th>[1, 0, 15]</th><th>[1, 0, 12]</th><th>[1, 0, 30]</th></tr>
<tr><th>IOB3:SLEW</th><th>[0, 1, 26]</th><th>[0, 0, 30]</th><th>[0, 0, 27]</th><th>[0, 0, 22]</th><th>[0, 0, 21]</th><th>[0, 0, 12]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R3-IOB1:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB2:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB3:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB3:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB3:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[2, 0, 30]</th><th>[2, 0, 11]</th></tr>
<tr><th>IOB2:OUTPUT_ENABLE</th><th>[1, 0, 41]</th><th>[0, 0, 44]</th></tr>
<tr><th>IOB3:OUTPUT_DIFF</th><th>[0, 0, 16]</th><th>[0, 0, 15]</th></tr>
<tr><th>IOB3:OUTPUT_DIFF_GROUP</th><th>[1, 0, 31]</th><th>[0, 0, 14]</th></tr>
<tr><th>IOB3:OUTPUT_ENABLE</th><th>[0, 1, 39]</th><th>[0, 0, 38]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R3-IOB2:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB3:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB2:IBUF_MODE</th><th>[1, 0, 19]</th><th>[1, 0, 23]</th><th>[1, 0, 26]</th></tr>
<tr><th>IOB3:IBUF_MODE</th><th>[0, 0, 23]</th><th>[0, 0, 24]</th><th>[0, 0, 18]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R3-IOB0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB0:ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB0:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB1:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB1:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB1:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB2:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB2:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB2:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB3:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB3:OUTPUT_MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DELAY_COMMON</th><th>[2, 1, 43]</th></tr>
<tr><th>IOB0:ENABLE</th><th>[2, 0, 57]</th></tr>
<tr><th>IOB0:VREF</th><th>[2, 1, 52]</th></tr>
<tr><th>IOB1:DELAY_COMMON</th><th>[1, 1, 43]</th></tr>
<tr><th>IOB1:OUTPUT_MISC</th><th>[2, 1, 14]</th></tr>
<tr><th>IOB1:VREF</th><th>[2, 0, 25]</th></tr>
<tr><th>IOB2:DELAY_COMMON</th><th>[0, 1, 41]</th></tr>
<tr><th>IOB2:OUTPUT_MISC</th><th>[1, 0, 24]</th></tr>
<tr><th>IOB2:VREF</th><th>[1, 0, 37]</th></tr>
<tr><th>IOB3:DELAY_COMMON</th><th>[0, 1, 0]</th></tr>
<tr><th>IOB3:OUTPUT_MISC</th><th>[0, 0, 20]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R3-IOB1:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB2:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB3:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:PDRIVE</th><th>[2, 1, 26]</th><th>[2, 0, 0]</th><th>[2, 0, 29]</th><th>[2, 0, 3]</th></tr>
<tr><th>IOB2:PDRIVE</th><th>[1, 1, 39]</th><th>[1, 0, 46]</th><th>[1, 0, 42]</th><th>[1, 0, 49]</th></tr>
<tr><th>IOB3:PDRIVE</th><th>[0, 1, 7]</th><th>[0, 0, 36]</th><th>[0, 0, 3]</th><th>[0, 0, 33]</th></tr>
<tr><td>Mixed inversion</td><td>~[3]</td><td>[2]</td><td>~[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R3-IOB0:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB1:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB2:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB3:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IFF_DELAY</th><th>[2, 1, 56]</th><th>[2, 1, 53]</th></tr>
<tr><th>IOB1:IFF_DELAY</th><th>[1, 1, 56]</th><th>[1, 1, 53]</th></tr>
<tr><th>IOB2:IFF_DELAY</th><th>[0, 1, 29]</th><th>[0, 1, 32]</th></tr>
<tr><th>IOB3:IFF_DELAY</th><th>[0, 1, 13]</th><th>[0, 1, 10]</th></tr>
<tr><td>SDLY3_LDLY6</td><td>0</td><td>0</td></tr>
<tr><td>SDLY2_LDLY5</td><td>0</td><td>1</td></tr>
<tr><td>SDLY1_LDLY4</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R3-IOB0:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB1:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB2:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB3:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:I_DELAY</th><th>[2, 1, 54]</th><th>[2, 1, 51]</th><th>[2, 1, 55]</th></tr>
<tr><th>IOB1:I_DELAY</th><th>[1, 1, 54]</th><th>[1, 1, 51]</th><th>[1, 1, 55]</th></tr>
<tr><th>IOB2:I_DELAY</th><th>[0, 1, 31]</th><th>[0, 1, 33]</th><th>[0, 1, 30]</th></tr>
<tr><th>IOB3:I_DELAY</th><th>[0, 1, 11]</th><th>[0, 1, 9]</th><th>[0, 1, 12]</th></tr>
<tr><td>LDLY12</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SDLY5_LDLY11</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SDLY4_LDLY10</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SDLY3_LDLY9</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SDLY2_LDLY8</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SDLY1_LDLY7</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LDLY6</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R3-IOB0:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.R3-IOB1:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[2, 0, 48]</th><th>[2, 0, 51]</th><th>[2, 0, 52]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[2, 0, 9]</th><th>[2, 0, 13]</th><th>[2, 0, 15]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
<section id="iobs-s3e-r4">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3E.R4</span></code><a class="headerlink" href="#iobs-s3e-r4" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3E.R4 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:DELAY_COMMON" title="IOB4:DELAY_COMMON">IOB4:DELAY_COMMON</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:NDRIVE" title="IOB4:NDRIVE[0]">IOB4:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:PDRIVE" title="~IOB4:PDRIVE[3]">~IOB4:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:I_DELAY" title="IOB4:I_DELAY[1]">IOB4:I_DELAY[1]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:NDRIVE" title="IOB4:NDRIVE[1]">IOB4:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:IFF_DELAY" title="IOB4:IFF_DELAY[0]">IOB4:IFF_DELAY[0]</a></td></tr>
<tr><td>11</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:I_DELAY" title="IOB4:I_DELAY[2]">IOB4:I_DELAY[2]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:PDRIVE" title="~IOB4:PDRIVE[1]">~IOB4:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:I_DELAY" title="IOB4:I_DELAY[0]">IOB4:I_DELAY[0]</a></td></tr>
<tr><td>13</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:IFF_DELAY" title="IOB4:IFF_DELAY[1]">IOB4:IFF_DELAY[1]</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:PULL" title="IOB4:PULL[0]">IOB4:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:PULL" title="IOB4:PULL[1]">IOB4:PULL[1]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:PULL" title="IOB4:PULL[2]">IOB4:PULL[2]</a></td><td>-</td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:NDRIVE" title="IOB4:NDRIVE[3]">IOB4:NDRIVE[3]</a></td><td>-</td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:OUTPUT_DIFF_GROUP" title="IOB4:OUTPUT_DIFF_GROUP[0]">IOB4:OUTPUT_DIFF_GROUP[0]</a></td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:SLEW" title="IOB4:SLEW[0]">IOB4:SLEW[0]</a></td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[0]">IOB4:OUTPUT_DIFF[0]</a></td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:NDRIVE" title="~IOB4:NDRIVE[2]">~IOB4:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[0]">IOB4:IBUF_MODE[0]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[1]">IOB4:OUTPUT_DIFF[1]</a></td><td>-</td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:PDRIVE" title="IOB4:PDRIVE[0]">IOB4:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:IFF_DELAY" title="IOB3:IFF_DELAY[1]">IOB3:IFF_DELAY[1]</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:OUTPUT_MISC" title="IOB4:OUTPUT_MISC">IOB4:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:I_DELAY" title="IOB3:I_DELAY[0]">IOB3:I_DELAY[0]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[1]">IOB4:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:I_DELAY" title="IOB3:I_DELAY[2]">IOB3:I_DELAY[2]</a></td></tr>
<tr><td>32</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:IFF_DELAY" title="IOB3:IFF_DELAY[0]">IOB3:IFF_DELAY[0]</a></td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[2]">IOB4:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:I_DELAY" title="IOB3:I_DELAY[1]">IOB3:I_DELAY[1]</a></td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:SLEW" title="IOB4:SLEW[1]">IOB4:SLEW[1]</a></td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:SLEW" title="IOB4:SLEW[2]">IOB4:SLEW[2]</a></td><td>-</td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:SLEW" title="IOB4:SLEW[3]">IOB4:SLEW[3]</a></td><td>-</td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:SLEW" title="IOB4:SLEW[4]">IOB4:SLEW[4]</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:PDRIVE" title="IOB4:PDRIVE[2]">IOB4:PDRIVE[2]</a></td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:SLEW" title="IOB4:SLEW[5]">IOB4:SLEW[5]</a></td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:DELAY_COMMON" title="IOB3:DELAY_COMMON">IOB3:DELAY_COMMON</a></td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[0]">IOB4:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td></tr>
<tr><td>44</td>
<td>-</td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td></tr>
<tr><td>48</td>
<td>-</td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td></tr>
<tr><td>50</td>
<td>-</td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td></tr>
<tr><td>52</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[1]">IOB4:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td></tr>
<tr><td>54</td>
<td>-</td><td>-</td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[0]">IOB3:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3E.R4 bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[1]">IOB3:OUTPUT_ENABLE[1]</a></td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:PDRIVE" title="IOB3:PDRIVE[2]">IOB3:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:PDRIVE" title="IOB3:PDRIVE[0]">IOB3:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:PULL" title="IOB3:PULL[0]">IOB3:PULL[0]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:SLEW" title="IOB3:SLEW[1]">IOB3:SLEW[1]</a></td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:SLEW" title="IOB3:SLEW[2]">IOB3:SLEW[2]</a></td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:SLEW" title="IOB3:SLEW[5]">IOB3:SLEW[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:SLEW" title="IOB3:SLEW[3]">IOB3:SLEW[3]</a></td><td>-</td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:OUTPUT_MISC" title="IOB3:OUTPUT_MISC">IOB3:OUTPUT_MISC</a></td><td>-</td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[2]">IOB3:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[0]">IOB3:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:SLEW" title="IOB3:SLEW[4]">IOB3:SLEW[4]</a></td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[1]">IOB3:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB4:OUTPUT_DIFF_GROUP" title="IOB4:OUTPUT_DIFF_GROUP[1]">IOB4:OUTPUT_DIFF_GROUP[1]</a></td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:PULL" title="IOB2:PULL[0]">IOB2:PULL[0]</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:SLEW" title="IOB3:SLEW[0]">IOB3:SLEW[0]</a></td><td>-</td></tr>
<tr><td>42</td>
<td>-</td><td>-</td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:NDRIVE" title="IOB3:NDRIVE[0]">IOB3:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:NDRIVE" title="~IOB2:NDRIVE[2]">~IOB2:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:NDRIVE" title="~IOB3:NDRIVE[2]">~IOB3:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:VREF" title="IOB3:VREF">IOB3:VREF</a></td><td>-</td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:NDRIVE" title="IOB3:NDRIVE[3]">IOB3:NDRIVE[3]</a></td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:PULL" title="IOB3:PULL[2]">IOB3:PULL[2]</a></td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:PDRIVE" title="~IOB3:PDRIVE[1]">~IOB3:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:NDRIVE" title="IOB2:NDRIVE[1]">IOB2:NDRIVE[1]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:NDRIVE" title="IOB3:NDRIVE[1]">IOB3:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:PULL" title="IOB3:PULL[1]">IOB3:PULL[1]</a></td><td>-</td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB3:PDRIVE" title="~IOB3:PDRIVE[3]">~IOB3:PDRIVE[3]</a></td><td>-</td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:PDRIVE" title="~IOB2:PDRIVE[1]">~IOB2:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:PULL" title="IOB2:PULL[2]">IOB2:PULL[2]</a></td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td></tr>
<tr><td>60</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:PULL" title="IOB2:PULL[1]">IOB2:PULL[1]</a></td><td>-</td></tr>
<tr><td>61</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:PDRIVE" title="~IOB2:PDRIVE[3]">~IOB2:PDRIVE[3]</a></td><td>-</td></tr>
<tr><td>62</td>
<td>-</td><td>-</td></tr>
<tr><td>63</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:NDRIVE" title="IOB2:NDRIVE[3]">IOB2:NDRIVE[3]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3E.R4 bittile 2</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:OUTPUT_DIFF_GROUP" title="IOB2:OUTPUT_DIFF_GROUP[0]">IOB2:OUTPUT_DIFF_GROUP[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:DELAY_COMMON" title="IOB2:DELAY_COMMON">IOB2:DELAY_COMMON</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:NDRIVE" title="IOB2:NDRIVE[0]">IOB2:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:SLEW" title="IOB2:SLEW[0]">IOB2:SLEW[0]</a></td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:OUTPUT_DIFF" title="IOB2:OUTPUT_DIFF[0]">IOB2:OUTPUT_DIFF[0]</a></td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:OUTPUT_DIFF" title="IOB2:OUTPUT_DIFF[1]">IOB2:OUTPUT_DIFF[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[0]">IOB2:IBUF_MODE[0]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:OUTPUT_MISC" title="IOB2:OUTPUT_MISC">IOB2:OUTPUT_MISC</a></td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:I_DELAY" title="IOB2:I_DELAY[1]">IOB2:I_DELAY[1]</a></td></tr>
<tr><td>10</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:IFF_DELAY" title="IOB2:IFF_DELAY[0]">IOB2:IFF_DELAY[0]</a></td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:SLEW" title="IOB2:SLEW[1]">IOB2:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:I_DELAY" title="IOB2:I_DELAY[2]">IOB2:I_DELAY[2]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:SLEW" title="IOB2:SLEW[2]">IOB2:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:I_DELAY" title="IOB2:I_DELAY[0]">IOB2:I_DELAY[0]</a></td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[2]">IOB2:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:IFF_DELAY" title="IOB2:IFF_DELAY[1]">IOB2:IFF_DELAY[1]</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[1]">IOB2:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:SLEW" title="IOB2:SLEW[3]">IOB2:SLEW[3]</a></td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:SLEW" title="IOB2:SLEW[4]">IOB2:SLEW[4]</a></td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:SLEW" title="IOB2:SLEW[5]">IOB2:SLEW[5]</a></td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[1]">IOB1:IFF_DELAY[1]</a></td></tr>
<tr><td>30</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:I_DELAY" title="IOB1:I_DELAY[0]">IOB1:I_DELAY[0]</a></td></tr>
<tr><td>31</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:I_DELAY" title="IOB1:I_DELAY[2]">IOB1:I_DELAY[2]</a></td></tr>
<tr><td>32</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[0]">IOB1:IFF_DELAY[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:I_DELAY" title="IOB1:I_DELAY[1]">IOB1:I_DELAY[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:DELAY_COMMON" title="IOB1:DELAY_COMMON">IOB1:DELAY_COMMON</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:PDRIVE" title="IOB2:PDRIVE[0]">IOB2:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:PDRIVE" title="IOB2:PDRIVE[2]">IOB2:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td></tr>
<tr><td>48</td>
<td>-</td><td>-</td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:OUTPUT_ENABLE" title="IOB2:OUTPUT_ENABLE[0]">IOB2:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>50</td>
<td>-</td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td></tr>
<tr><td>52</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:OUTPUT_ENABLE" title="IOB2:OUTPUT_ENABLE[1]">IOB2:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td></tr>
<tr><td>54</td>
<td>-</td><td>-</td></tr>
<tr><td>55</td>
<td>-</td><td>-</td></tr>
<tr><td>56</td>
<td>-</td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td></tr>
<tr><td>58</td>
<td>-</td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td></tr>
<tr><td>62</td>
<td>-</td><td>-</td></tr>
<tr><td>63</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:PDRIVE" title="IOB1:PDRIVE[2]">IOB1:PDRIVE[2]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3E.R4 bittile 3</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC</a></td><td>-</td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td><td>-</td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:SLEW" title="IOB1:SLEW[1]">IOB1:SLEW[1]</a></td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:SLEW" title="IOB1:SLEW[2]">IOB1:SLEW[2]</a></td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:SLEW" title="IOB1:SLEW[5]">IOB1:SLEW[5]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:SLEW" title="IOB1:SLEW[3]">IOB1:SLEW[3]</a></td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:SLEW" title="IOB1:SLEW[4]">IOB1:SLEW[4]</a></td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:PDRIVE" title="~IOB1:PDRIVE[1]">~IOB1:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:SLEW" title="IOB1:SLEW[0]">IOB1:SLEW[0]</a></td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:NDRIVE" title="IOB1:NDRIVE[0]">IOB1:NDRIVE[0]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB2:OUTPUT_DIFF_GROUP" title="IOB2:OUTPUT_DIFF_GROUP[1]">IOB2:OUTPUT_DIFF_GROUP[1]</a></td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:VREF" title="IOB1:VREF">IOB1:VREF</a></td><td>-</td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:NDRIVE" title="IOB1:NDRIVE[3]">IOB1:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:PDRIVE" title="~IOB1:PDRIVE[3]">~IOB1:PDRIVE[3]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td><td>-</td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:PDRIVE" title="IOB1:PDRIVE[0]">IOB1:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:NDRIVE" title="IOB1:NDRIVE[1]">IOB1:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td>-</td></tr>
<tr><td>34</td>
<td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td></tr>
<tr><td>42</td>
<td>-</td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB0:DELAY_COMMON" title="IOB0:DELAY_COMMON">IOB0:DELAY_COMMON</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB1:NDRIVE" title="~IOB1:NDRIVE[2]">~IOB1:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>47</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>48</td>
<td>-</td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td></tr>
<tr><td>50</td>
<td>-</td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB0:I_DELAY" title="IOB0:I_DELAY[1]">IOB0:I_DELAY[1]</a></td></tr>
<tr><td>52</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB0:VREF" title="IOB0:VREF">IOB0:VREF</a></td></tr>
<tr><td>53</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[0]">IOB0:IFF_DELAY[0]</a></td></tr>
<tr><td>54</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB0:I_DELAY" title="IOB0:I_DELAY[2]">IOB0:I_DELAY[2]</a></td></tr>
<tr><td>55</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB0:I_DELAY" title="IOB0:I_DELAY[0]">IOB0:I_DELAY[0]</a></td></tr>
<tr><td>56</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.R4-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[1]">IOB0:IFF_DELAY[1]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB0:ENABLE" title="IOB0:ENABLE">IOB0:ENABLE</a></td><td>-</td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td>-</td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td></tr>
<tr><td>62</td>
<td><a href="#bits-xc3s-IOBS.S3E.R4-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R4-IOB1:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB2:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB3:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB4:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:NDRIVE</th><th>[3, 0, 26]</th><th>[3, 0, 45]</th><th>[3, 0, 32]</th><th>[3, 1, 20]</th></tr>
<tr><th>IOB2:NDRIVE</th><th>[1, 0, 63]</th><th>[1, 0, 44]</th><th>[1, 1, 52]</th><th>[2, 0, 1]</th></tr>
<tr><th>IOB3:NDRIVE</th><th>[1, 0, 49]</th><th>[1, 0, 46]</th><th>[1, 0, 53]</th><th>[1, 0, 43]</th></tr>
<tr><th>IOB4:NDRIVE</th><th>[0, 0, 18]</th><th>[0, 0, 26]</th><th>[0, 0, 10]</th><th>[0, 0, 8]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R4-IOB0:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB1:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB2:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB3:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB4:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[3, 0, 62]</th><th>[3, 0, 59]</th><th>[3, 0, 58]</th></tr>
<tr><th>IOB1:PULL</th><th>[3, 0, 27]</th><th>[3, 0, 33]</th><th>[3, 0, 28]</th></tr>
<tr><th>IOB2:PULL</th><th>[1, 0, 58]</th><th>[1, 0, 60]</th><th>[1, 0, 38]</th></tr>
<tr><th>IOB3:PULL</th><th>[1, 0, 50]</th><th>[1, 0, 54]</th><th>[1, 1, 20]</th></tr>
<tr><th>IOB4:PULL</th><th>[0, 0, 17]</th><th>[0, 1, 14]</th><th>[0, 0, 14]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R4-IOB1:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB2:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB2:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB2:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB3:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB4:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB4:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB4:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[3, 0, 3]</th><th>[3, 0, 0]</th></tr>
<tr><th>IOB2:OUTPUT_DIFF</th><th>[2, 0, 7]</th><th>[2, 0, 6]</th></tr>
<tr><th>IOB2:OUTPUT_DIFF_GROUP</th><th>[3, 0, 21]</th><th>[2, 0, 0]</th></tr>
<tr><th>IOB2:OUTPUT_ENABLE</th><th>[2, 1, 52]</th><th>[2, 0, 49]</th></tr>
<tr><th>IOB3:OUTPUT_ENABLE</th><th>[1, 0, 2]</th><th>[0, 0, 55]</th></tr>
<tr><th>IOB4:OUTPUT_DIFF</th><th>[0, 0, 27]</th><th>[0, 0, 23]</th></tr>
<tr><th>IOB4:OUTPUT_DIFF_GROUP</th><th>[1, 0, 35]</th><th>[0, 0, 19]</th></tr>
<tr><th>IOB4:OUTPUT_ENABLE</th><th>[0, 1, 52]</th><th>[0, 0, 42]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R4-IOB1:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB2:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB3:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB4:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:SLEW</th><th>[3, 1, 7]</th><th>[3, 0, 10]</th><th>[3, 0, 8]</th><th>[3, 0, 6]</th><th>[3, 0, 4]</th><th>[3, 0, 19]</th></tr>
<tr><th>IOB2:SLEW</th><th>[2, 0, 20]</th><th>[2, 0, 19]</th><th>[2, 0, 15]</th><th>[2, 0, 12]</th><th>[2, 0, 11]</th><th>[2, 0, 2]</th></tr>
<tr><th>IOB3:SLEW</th><th>[1, 1, 26]</th><th>[1, 0, 32]</th><th>[1, 0, 28]</th><th>[1, 0, 25]</th><th>[1, 0, 23]</th><th>[1, 0, 41]</th></tr>
<tr><th>IOB4:SLEW</th><th>[0, 0, 40]</th><th>[0, 0, 38]</th><th>[0, 0, 37]</th><th>[0, 0, 36]</th><th>[0, 0, 34]</th><th>[0, 0, 21]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R4-IOB1:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB2:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB3:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB4:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:PDRIVE</th><th>[3, 1, 26]</th><th>[2, 0, 63]</th><th>[3, 0, 14]</th><th>[3, 0, 30]</th></tr>
<tr><th>IOB2:PDRIVE</th><th>[1, 0, 61]</th><th>[2, 0, 46]</th><th>[1, 0, 56]</th><th>[2, 0, 44]</th></tr>
<tr><th>IOB3:PDRIVE</th><th>[1, 0, 55]</th><th>[1, 0, 4]</th><th>[1, 0, 52]</th><th>[1, 0, 10]</th></tr>
<tr><th>IOB4:PDRIVE</th><th>[0, 0, 9]</th><th>[0, 1, 39]</th><th>[0, 0, 12]</th><th>[0, 0, 28]</th></tr>
<tr><td>Mixed inversion</td><td>~[3]</td><td>[2]</td><td>~[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R4-IOB0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB0:ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB0:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB1:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB1:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB1:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB2:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB2:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB3:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB3:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB3:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB4:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB4:OUTPUT_MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DELAY_COMMON</th><th>[3, 1, 43]</th></tr>
<tr><th>IOB0:ENABLE</th><th>[3, 0, 57]</th></tr>
<tr><th>IOB0:VREF</th><th>[3, 1, 52]</th></tr>
<tr><th>IOB1:DELAY_COMMON</th><th>[2, 1, 41]</th></tr>
<tr><th>IOB1:OUTPUT_MISC</th><th>[3, 0, 1]</th></tr>
<tr><th>IOB1:VREF</th><th>[3, 0, 25]</th></tr>
<tr><th>IOB2:DELAY_COMMON</th><th>[2, 1, 0]</th></tr>
<tr><th>IOB2:OUTPUT_MISC</th><th>[2, 0, 8]</th></tr>
<tr><th>IOB3:DELAY_COMMON</th><th>[0, 1, 41]</th></tr>
<tr><th>IOB3:OUTPUT_MISC</th><th>[1, 0, 29]</th></tr>
<tr><th>IOB3:VREF</th><th>[1, 0, 48]</th></tr>
<tr><th>IOB4:DELAY_COMMON</th><th>[0, 1, 0]</th></tr>
<tr><th>IOB4:OUTPUT_MISC</th><th>[0, 0, 30]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R4-IOB0:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB1:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB2:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB3:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB4:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IFF_DELAY</th><th>[3, 1, 56]</th><th>[3, 1, 53]</th></tr>
<tr><th>IOB1:IFF_DELAY</th><th>[2, 1, 29]</th><th>[2, 1, 32]</th></tr>
<tr><th>IOB2:IFF_DELAY</th><th>[2, 1, 13]</th><th>[2, 1, 10]</th></tr>
<tr><th>IOB3:IFF_DELAY</th><th>[0, 1, 29]</th><th>[0, 1, 32]</th></tr>
<tr><th>IOB4:IFF_DELAY</th><th>[0, 1, 13]</th><th>[0, 1, 10]</th></tr>
<tr><td>SDLY3_LDLY6</td><td>0</td><td>0</td></tr>
<tr><td>SDLY2_LDLY5</td><td>0</td><td>1</td></tr>
<tr><td>SDLY1_LDLY4</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R4-IOB0:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB1:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB2:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB3:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB4:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:I_DELAY</th><th>[3, 1, 54]</th><th>[3, 1, 51]</th><th>[3, 1, 55]</th></tr>
<tr><th>IOB1:I_DELAY</th><th>[2, 1, 31]</th><th>[2, 1, 33]</th><th>[2, 1, 30]</th></tr>
<tr><th>IOB2:I_DELAY</th><th>[2, 1, 11]</th><th>[2, 1, 9]</th><th>[2, 1, 12]</th></tr>
<tr><th>IOB3:I_DELAY</th><th>[0, 1, 31]</th><th>[0, 1, 33]</th><th>[0, 1, 30]</th></tr>
<tr><th>IOB4:I_DELAY</th><th>[0, 1, 11]</th><th>[0, 1, 9]</th><th>[0, 1, 12]</th></tr>
<tr><td>LDLY12</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SDLY5_LDLY11</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SDLY4_LDLY10</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SDLY3_LDLY9</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SDLY2_LDLY8</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SDLY1_LDLY7</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LDLY6</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R4-IOB1:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB2:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB3:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.R4-IOB4:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:IBUF_MODE</th><th>[3, 0, 2]</th><th>[3, 0, 13]</th><th>[3, 0, 18]</th></tr>
<tr><th>IOB2:IBUF_MODE</th><th>[2, 0, 13]</th><th>[2, 0, 14]</th><th>[2, 1, 7]</th></tr>
<tr><th>IOB3:IBUF_MODE</th><th>[1, 0, 30]</th><th>[1, 0, 34]</th><th>[1, 0, 31]</th></tr>
<tr><th>IOB4:IBUF_MODE</th><th>[0, 0, 33]</th><th>[0, 0, 31]</th><th>[0, 1, 26]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.R4-IOB0:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[3, 0, 40]</th><th>[3, 0, 46]</th><th>[3, 0, 47]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
<section id="iobs-s3e-b1">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3E.B1</span></code><a class="headerlink" href="#iobs-s3e-b1" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="10">IOBS.S3E.B1 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="9">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:SLEW" title="IOB0:SLEW[2]">IOB0:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:SLEW" title="IOB0:SLEW[4]">IOB0:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:SLEW" title="IOB0:SLEW[0]">IOB0:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:SLEW" title="IOB0:SLEW[1]">IOB0:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:PDRIVE" title="IOB0:PDRIVE[2]">IOB0:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:NDRIVE" title="~IOB0:NDRIVE[2]">~IOB0:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:SLEW" title="IOB0:SLEW[5]">IOB0:SLEW[5]</a></td><td>-</td><td>-</td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:NDRIVE" title="IOB0:NDRIVE[1]">IOB0:NDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:NDRIVE" title="IOB0:NDRIVE[3]">IOB0:NDRIVE[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:SLEW" title="IOB0:SLEW[3]">IOB0:SLEW[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:NDRIVE" title="IOB0:NDRIVE[0]">IOB0:NDRIVE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:PDRIVE" title="IOB0:PDRIVE[0]">IOB0:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:I_DELAY" title="IOB0:I_DELAY[0]">IOB0:I_DELAY[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:DELAY_COMMON" title="IOB0:DELAY_COMMON">IOB0:DELAY_COMMON</a></td><td>-</td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:PDRIVE" title="~IOB0:PDRIVE[1]">~IOB0:PDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:I_DELAY" title="IOB0:I_DELAY[2]">IOB0:I_DELAY[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:I_DELAY" title="IOB0:I_DELAY[1]">IOB0:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:PDRIVE" title="~IOB0:PDRIVE[3]">~IOB0:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[0]">IOB0:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B1-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[1]">IOB0:IFF_DELAY[1]</a></td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B1-IOB0:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[0, 2, 4]</th><th>[0, 0, 0]</th><th>[0, 0, 3]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B1-IOB0:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:SLEW</th><th>[0, 6, 1]</th><th>[0, 5, 0]</th><th>[0, 4, 2]</th><th>[0, 4, 0]</th><th>[0, 3, 1]</th><th>[0, 1, 1]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B1-IOB0:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[0, 2, 2]</th><th>[0, 5, 1]</th><th>[0, 0, 2]</th><th>[0, 1, 3]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B1-IOB0:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[0, 8, 0]</th><th>[0, 3, 0]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B1-IOB0:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PDRIVE</th><th>[0, 5, 4]</th><th>[0, 4, 1]</th><th>[0, 0, 4]</th><th>[0, 3, 3]</th></tr>
<tr><td>Mixed inversion</td><td>~[3]</td><td>[2]</td><td>~[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B1-IOB0:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:I_DELAY</th><th>[0, 3, 4]</th><th>[0, 4, 4]</th><th>[0, 4, 3]</th></tr>
<tr><td>LDLY13</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SDLY7</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SDLY6_LDLY12</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SDLY5_LDLY11</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SDLY4_LDLY10</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY9</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY8</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B1-IOB0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.B1-IOB0:OUTPUT_MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DELAY_COMMON</th><th>[0, 7, 3]</th></tr>
<tr><th>IOB0:OUTPUT_MISC</th><th>[0, 6, 2]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B1-IOB0:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IFF_DELAY</th><th>[0, 7, 4]</th><th>[0, 6, 4]</th></tr>
<tr><td>SDLY4_LDLY7</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY6</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY5</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B1-IOB0:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[0, 6, 0]</th><th>[0, 2, 1]</th><th>[0, 7, 2]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
<section id="iobs-s3e-b2">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3E.B2</span></code><a class="headerlink" href="#iobs-s3e-b2" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="13">IOBS.S3E.B2 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="12">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:SLEW" title="IOB1:SLEW[1]">IOB1:SLEW[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:PDRIVE" title="~IOB1:PDRIVE[3]">~IOB1:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB2:I_DELAY" title="IOB2:I_DELAY[0]">IOB2:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[1]">IOB2:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[0]">IOB2:IBUF_MODE[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB2:ENABLE" title="IOB2:ENABLE">IOB2:ENABLE</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:SLEW" title="IOB1:SLEW[2]">IOB1:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:NDRIVE" title="IOB1:NDRIVE[0]">IOB1:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:OUTPUT_DIFF_GROUP" title="IOB1:OUTPUT_DIFF_GROUP[0]">IOB1:OUTPUT_DIFF_GROUP[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:NDRIVE" title="IOB1:NDRIVE[3]">IOB1:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB2:I_DELAY" title="IOB2:I_DELAY[2]">IOB2:I_DELAY[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:PDRIVE" title="~IOB1:PDRIVE[1]">~IOB1:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:NDRIVE" title="IOB1:NDRIVE[1]">IOB1:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[2]">IOB2:IBUF_MODE[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB2:VREF" title="IOB2:VREF">IOB2:VREF</a></td><td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:SLEW" title="IOB1:SLEW[0]">IOB1:SLEW[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB2:PULL" title="IOB2:PULL[2]">IOB2:PULL[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB2:PULL" title="IOB2:PULL[0]">IOB2:PULL[0]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB2:DELAY_COMMON" title="IOB2:DELAY_COMMON">IOB2:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB2:IFF_DELAY" title="IOB2:IFF_DELAY[1]">IOB2:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[1]">IOB1:OUTPUT_DIFF[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB2:PULL" title="IOB2:PULL[1]">IOB2:PULL[1]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:NDRIVE" title="~IOB1:NDRIVE[2]">~IOB1:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[0]">IOB1:OUTPUT_DIFF[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB2:I_DELAY" title="IOB2:I_DELAY[1]">IOB2:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB2:IFF_DELAY" title="IOB2:IFF_DELAY[0]">IOB2:IFF_DELAY[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3E.B2 bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:SLEW" title="IOB0:SLEW[2]">IOB0:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:SLEW" title="IOB0:SLEW[4]">IOB0:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:I_DELAY" title="IOB0:I_DELAY[2]">IOB0:I_DELAY[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[0]">IOB0:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:I_DELAY" title="IOB0:I_DELAY[1]">IOB0:I_DELAY[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:DELAY_COMMON" title="IOB0:DELAY_COMMON">IOB0:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:DELAY_COMMON" title="IOB1:DELAY_COMMON">IOB1:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:I_DELAY" title="IOB1:I_DELAY[1]">IOB1:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[0]">IOB1:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:SLEW" title="IOB0:SLEW[0]">IOB0:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:SLEW" title="IOB0:SLEW[1]">IOB0:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:PDRIVE" title="IOB0:PDRIVE[2]">IOB0:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:NDRIVE" title="~IOB0:NDRIVE[2]">~IOB0:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:SLEW" title="IOB0:SLEW[5]">IOB0:SLEW[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:I_DELAY" title="IOB0:I_DELAY[0]">IOB0:I_DELAY[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:I_DELAY" title="IOB1:I_DELAY[2]">IOB1:I_DELAY[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:SLEW" title="IOB1:SLEW[5]">IOB1:SLEW[5]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:NDRIVE" title="IOB0:NDRIVE[1]">IOB0:NDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:NDRIVE" title="IOB0:NDRIVE[3]">IOB0:NDRIVE[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:SLEW" title="IOB0:SLEW[3]">IOB0:SLEW[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[1]">IOB0:IFF_DELAY[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:SLEW" title="IOB1:SLEW[3]">IOB1:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:NDRIVE" title="IOB0:NDRIVE[0]">IOB0:NDRIVE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:PDRIVE" title="IOB0:PDRIVE[0]">IOB0:PDRIVE[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:I_DELAY" title="IOB1:I_DELAY[0]">IOB1:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:SLEW" title="IOB1:SLEW[4]">IOB1:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:PDRIVE" title="IOB1:PDRIVE[2]">IOB1:PDRIVE[2]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:PDRIVE" title="~IOB0:PDRIVE[1]">~IOB0:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:OUTPUT_DIFF_GROUP" title="IOB1:OUTPUT_DIFF_GROUP[1]">IOB1:OUTPUT_DIFF_GROUP[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB0:PDRIVE" title="~IOB0:PDRIVE[3]">~IOB0:PDRIVE[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[1]">IOB1:IFF_DELAY[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B2-IOB1:PDRIVE" title="IOB1:PDRIVE[0]">IOB1:PDRIVE[0]</a></td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B2-IOB0:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.B2-IOB1:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[1, 2, 2]</th><th>[1, 5, 1]</th><th>[1, 0, 2]</th><th>[1, 1, 3]</th></tr>
<tr><th>IOB1:NDRIVE</th><th>[0, 3, 1]</th><th>[0, 0, 4]</th><th>[0, 6, 1]</th><th>[0, 1, 1]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B2-IOB0:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.B2-IOB1:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:SLEW</th><th>[1, 6, 1]</th><th>[1, 5, 0]</th><th>[1, 4, 2]</th><th>[1, 4, 0]</th><th>[1, 3, 1]</th><th>[1, 1, 1]</th></tr>
<tr><th>IOB1:SLEW</th><th>[1, 18, 1]</th><th>[1, 17, 3]</th><th>[1, 17, 2]</th><th>[0, 0, 1]</th><th>[0, 0, 0]</th><th>[0, 1, 2]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B2-IOB0:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.B2-IOB1:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3E.B2-IOB1:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3E.B2-IOB1:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[1, 8, 0]</th><th>[1, 3, 0]</th></tr>
<tr><th>IOB1:OUTPUT_DIFF</th><th>[0, 6, 3]</th><th>[0, 1, 4]</th></tr>
<tr><th>IOB1:OUTPUT_DIFF_GROUP</th><th>[1, 1, 4]</th><th>[0, 2, 1]</th></tr>
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[1, 18, 2]</th><th>[1, 17, 0]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B2-IOB0:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.B2-IOB1:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[1, 6, 0]</th><th>[1, 2, 1]</th><th>[1, 7, 2]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[1, 18, 0]</th><th>[0, 0, 3]</th><th>[0, 2, 4]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B2-IOB0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.B2-IOB0:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.B2-IOB1:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.B2-IOB1:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.B2-IOB2:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.B2-IOB2:ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.B2-IOB2:VREF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DELAY_COMMON</th><th>[1, 13, 0]</th></tr>
<tr><th>IOB0:OUTPUT_MISC</th><th>[1, 6, 2]</th></tr>
<tr><th>IOB1:DELAY_COMMON</th><th>[1, 14, 0]</th></tr>
<tr><th>IOB1:OUTPUT_MISC</th><th>[1, 16, 2]</th></tr>
<tr><th>IOB2:DELAY_COMMON</th><th>[0, 3, 3]</th></tr>
<tr><th>IOB2:ENABLE</th><th>[0, 11, 0]</th></tr>
<tr><th>IOB2:VREF</th><th>[0, 9, 1]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B2-IOB0:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B2-IOB1:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B2-IOB2:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:I_DELAY</th><th>[1, 9, 0]</th><th>[1, 11, 0]</th><th>[1, 9, 1]</th></tr>
<tr><th>IOB1:I_DELAY</th><th>[1, 16, 1]</th><th>[1, 15, 0]</th><th>[1, 16, 3]</th></tr>
<tr><th>IOB2:I_DELAY</th><th>[0, 4, 1]</th><th>[0, 3, 4]</th><th>[0, 4, 0]</th></tr>
<tr><td>LDLY13</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SDLY7</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SDLY6_LDLY12</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SDLY5_LDLY11</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SDLY4_LDLY10</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY9</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY8</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B2-IOB0:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B2-IOB1:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B2-IOB2:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IFF_DELAY</th><th>[1, 9, 2]</th><th>[1, 10, 0]</th></tr>
<tr><th>IOB1:IFF_DELAY</th><th>[1, 16, 4]</th><th>[1, 16, 0]</th></tr>
<tr><th>IOB2:IFF_DELAY</th><th>[0, 4, 3]</th><th>[0, 4, 4]</th></tr>
<tr><td>SDLY4_LDLY7</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY6</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY5</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B2-IOB0:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.B2-IOB1:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.B2-IOB2:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[1, 2, 4]</th><th>[1, 0, 0]</th><th>[1, 0, 3]</th></tr>
<tr><th>IOB1:PULL</th><th>[0, 5, 3]</th><th>[0, 5, 0]</th><th>[0, 6, 2]</th></tr>
<tr><th>IOB2:PULL</th><th>[0, 9, 2]</th><th>[0, 11, 3]</th><th>[0, 11, 2]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B2-IOB2:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB2:IBUF_MODE</th><th>[0, 7, 1]</th><th>[0, 7, 0]</th><th>[0, 8, 0]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B2-IOB0:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.B2-IOB1:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PDRIVE</th><th>[1, 5, 4]</th><th>[1, 4, 1]</th><th>[1, 0, 4]</th><th>[1, 3, 3]</th></tr>
<tr><th>IOB1:PDRIVE</th><th>[0, 3, 0]</th><th>[1, 18, 3]</th><th>[0, 5, 1]</th><th>[1, 18, 4]</th></tr>
<tr><td>Mixed inversion</td><td>~[3]</td><td>[2]</td><td>~[1]</td><td>[0]</td></tr>
</table>
</section>
<section id="iobs-s3e-b3">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3E.B3</span></code><a class="headerlink" href="#iobs-s3e-b3" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3E.B3 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:I_DELAY" title="IOB4:I_DELAY[1]">IOB4:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:DELAY_COMMON" title="IOB4:DELAY_COMMON">IOB4:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:DELAY_COMMON" title="IOB3:DELAY_COMMON">IOB3:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:IFF_DELAY" title="IOB3:IFF_DELAY[0]">IOB3:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:SLEW" title="IOB4:SLEW[1]">IOB4:SLEW[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[2]">IOB4:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[0]">IOB4:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:NDRIVE" title="~IOB4:NDRIVE[2]">~IOB4:NDRIVE[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:OUTPUT_DIFF_GROUP" title="IOB4:OUTPUT_DIFF_GROUP[0]">IOB4:OUTPUT_DIFF_GROUP[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:PULL" title="IOB4:PULL[0]">IOB4:PULL[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:IFF_DELAY" title="IOB4:IFF_DELAY[0]">IOB4:IFF_DELAY[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:I_DELAY" title="IOB3:I_DELAY[1]">IOB3:I_DELAY[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:SLEW" title="IOB4:SLEW[2]">IOB4:SLEW[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:OUTPUT_MISC" title="IOB4:OUTPUT_MISC">IOB4:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[1]">IOB4:OUTPUT_DIFF[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:NDRIVE" title="IOB4:NDRIVE[0]">IOB4:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:PULL" title="IOB4:PULL[2]">IOB4:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:PDRIVE" title="~IOB4:PDRIVE[1]">~IOB4:PDRIVE[1]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:I_DELAY" title="IOB4:I_DELAY[2]">IOB4:I_DELAY[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:IFF_DELAY" title="IOB3:IFF_DELAY[1]">IOB3:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:PDRIVE" title="IOB4:PDRIVE[0]">IOB4:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[1]">IOB4:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:SLEW" title="IOB4:SLEW[5]">IOB4:SLEW[5]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[0]">IOB4:IBUF_MODE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:PDRIVE" title="~IOB4:PDRIVE[3]">~IOB4:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:NDRIVE" title="IOB4:NDRIVE[1]">IOB4:NDRIVE[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:I_DELAY" title="IOB4:I_DELAY[0]">IOB4:I_DELAY[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:I_DELAY" title="IOB3:I_DELAY[2]">IOB3:I_DELAY[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:PDRIVE" title="IOB4:PDRIVE[2]">IOB4:PDRIVE[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[0]">IOB4:OUTPUT_DIFF[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:SLEW" title="IOB4:SLEW[0]">IOB4:SLEW[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:PULL" title="IOB4:PULL[1]">IOB4:PULL[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:IFF_DELAY" title="IOB4:IFF_DELAY[1]">IOB4:IFF_DELAY[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:I_DELAY" title="IOB3:I_DELAY[0]">IOB3:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:SLEW" title="IOB4:SLEW[3]">IOB4:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:SLEW" title="IOB4:SLEW[4]">IOB4:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[1]">IOB4:IBUF_MODE[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:NDRIVE" title="IOB4:NDRIVE[3]">IOB4:NDRIVE[3]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3E.B3 bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB2:PULL" title="IOB2:PULL[0]">IOB2:PULL[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[1]">IOB2:IBUF_MODE[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB2:IFF_DELAY" title="IOB2:IFF_DELAY[1]">IOB2:IFF_DELAY[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB4:OUTPUT_DIFF_GROUP" title="IOB4:OUTPUT_DIFF_GROUP[1]">IOB4:OUTPUT_DIFF_GROUP[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:OUTPUT_MISC" title="IOB3:OUTPUT_MISC">IOB3:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:SLEW" title="IOB3:SLEW[1]">IOB3:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[2]">IOB3:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[0]">IOB3:OUTPUT_ENABLE[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB2:PULL" title="IOB2:PULL[1]">IOB2:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[0]">IOB2:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[2]">IOB2:IBUF_MODE[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB2:IFF_DELAY" title="IOB2:IFF_DELAY[0]">IOB2:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB2:I_DELAY" title="IOB2:I_DELAY[1]">IOB2:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:PDRIVE" title="~IOB3:PDRIVE[1]">~IOB3:PDRIVE[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:SLEW" title="IOB3:SLEW[2]">IOB3:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:PDRIVE" title="IOB3:PDRIVE[0]">IOB3:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB2:DELAY_COMMON" title="IOB2:DELAY_COMMON">IOB2:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:PULL" title="IOB3:PULL[0]">IOB3:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:NDRIVE" title="IOB3:NDRIVE[0]">IOB3:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:NDRIVE" title="IOB3:NDRIVE[3]">IOB3:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[0]">IOB3:IBUF_MODE[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:SLEW" title="IOB3:SLEW[4]">IOB3:SLEW[4]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB2:ENABLE" title="IOB2:ENABLE">IOB2:ENABLE</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB2:I_DELAY" title="IOB2:I_DELAY[2]">IOB2:I_DELAY[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:NDRIVE" title="IOB3:NDRIVE[1]">IOB3:NDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:PDRIVE" title="~IOB3:PDRIVE[3]">~IOB3:PDRIVE[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[1]">IOB3:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:SLEW" title="IOB3:SLEW[3]">IOB3:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[1]">IOB3:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB2:PULL" title="IOB2:PULL[2]">IOB2:PULL[2]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB2:I_DELAY" title="IOB2:I_DELAY[0]">IOB2:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:PULL" title="IOB3:PULL[1]">IOB3:PULL[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:SLEW" title="IOB3:SLEW[0]">IOB3:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:PULL" title="IOB3:PULL[2]">IOB3:PULL[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:NDRIVE" title="~IOB3:NDRIVE[2]">~IOB3:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:PDRIVE" title="IOB3:PDRIVE[2]">IOB3:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB3:SLEW" title="IOB3:SLEW[5]">IOB3:SLEW[5]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3E.B3 bittile 2</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:SLEW" title="IOB0:SLEW[1]">IOB0:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:SLEW" title="IOB0:SLEW[2]">IOB0:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:I_DELAY" title="IOB0:I_DELAY[2]">IOB0:I_DELAY[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:I_DELAY" title="IOB1:I_DELAY[0]">IOB1:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:I_DELAY" title="IOB0:I_DELAY[1]">IOB0:I_DELAY[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:NDRIVE" title="IOB1:NDRIVE[3]">IOB1:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:NDRIVE" title="IOB1:NDRIVE[1]">IOB1:NDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:PDRIVE" title="IOB1:PDRIVE[2]">IOB1:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:SLEW" title="IOB1:SLEW[4]">IOB1:SLEW[4]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:OUTPUT_DIFF_GROUP" title="IOB1:OUTPUT_DIFF_GROUP[0]">IOB1:OUTPUT_DIFF_GROUP[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:PDRIVE" title="IOB0:PDRIVE[2]">IOB0:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[0]">IOB0:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:I_DELAY" title="IOB1:I_DELAY[1]">IOB1:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:I_DELAY" title="IOB0:I_DELAY[0]">IOB0:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:SLEW" title="IOB1:SLEW[0]">IOB1:SLEW[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:SLEW" title="IOB1:SLEW[2]">IOB1:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:NDRIVE" title="IOB0:NDRIVE[1]">IOB0:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:PDRIVE" title="~IOB0:PDRIVE[3]">~IOB0:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:SLEW" title="IOB0:SLEW[0]">IOB0:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:NDRIVE" title="~IOB0:NDRIVE[2]">~IOB0:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:SLEW" title="IOB0:SLEW[3]">IOB0:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:SLEW" title="IOB0:SLEW[5]">IOB0:SLEW[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[1]">IOB0:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:I_DELAY" title="IOB1:I_DELAY[2]">IOB1:I_DELAY[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:DELAY_COMMON" title="IOB1:DELAY_COMMON">IOB1:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:NDRIVE" title="~IOB1:NDRIVE[2]">~IOB1:NDRIVE[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:PDRIVE" title="~IOB1:PDRIVE[3]">~IOB1:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:PDRIVE" title="IOB1:PDRIVE[0]">IOB1:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:SLEW" title="IOB1:SLEW[5]">IOB1:SLEW[5]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:NDRIVE" title="IOB0:NDRIVE[3]">IOB0:NDRIVE[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:SLEW" title="IOB0:SLEW[4]">IOB0:SLEW[4]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:DELAY_COMMON" title="IOB0:DELAY_COMMON">IOB0:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[0]">IOB1:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[1]">IOB1:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[1]">IOB1:OUTPUT_DIFF[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[0]">IOB1:OUTPUT_DIFF[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:SLEW" title="IOB1:SLEW[1]">IOB1:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:SLEW" title="IOB1:SLEW[3]">IOB1:SLEW[3]</a></td><td>-</td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:PDRIVE" title="~IOB0:PDRIVE[1]">~IOB0:PDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:NDRIVE" title="IOB0:NDRIVE[0]">IOB0:NDRIVE[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB0:PDRIVE" title="IOB0:PDRIVE[0]">IOB0:PDRIVE[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:NDRIVE" title="IOB1:NDRIVE[0]">IOB1:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:OUTPUT_DIFF_GROUP" title="IOB1:OUTPUT_DIFF_GROUP[1]">IOB1:OUTPUT_DIFF_GROUP[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:PDRIVE" title="~IOB1:PDRIVE[1]">~IOB1:PDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B3-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B3-IOB0:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB1:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB2:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB3:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB4:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IFF_DELAY</th><th>[2, 9, 2]</th><th>[2, 9, 1]</th></tr>
<tr><th>IOB1:IFF_DELAY</th><th>[2, 11, 3]</th><th>[2, 10, 3]</th></tr>
<tr><th>IOB2:IFF_DELAY</th><th>[1, 10, 0]</th><th>[1, 10, 1]</th></tr>
<tr><th>IOB3:IFF_DELAY</th><th>[0, 11, 2]</th><th>[0, 9, 0]</th></tr>
<tr><th>IOB4:IFF_DELAY</th><th>[0, 6, 4]</th><th>[0, 6, 1]</th></tr>
<tr><td>SDLY4_LDLY7</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY6</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY5</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B3-IOB0:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB1:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB2:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB3:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB4:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:I_DELAY</th><th>[2, 9, 0]</th><th>[2, 11, 0]</th><th>[2, 11, 1]</th></tr>
<tr><th>IOB1:I_DELAY</th><th>[2, 10, 2]</th><th>[2, 10, 1]</th><th>[2, 10, 0]</th></tr>
<tr><th>IOB2:I_DELAY</th><th>[1, 9, 3]</th><th>[1, 11, 1]</th><th>[1, 9, 4]</th></tr>
<tr><th>IOB3:I_DELAY</th><th>[0, 11, 3]</th><th>[0, 9, 1]</th><th>[0, 11, 4]</th></tr>
<tr><th>IOB4:I_DELAY</th><th>[0, 6, 2]</th><th>[0, 6, 0]</th><th>[0, 6, 3]</th></tr>
<tr><td>LDLY13</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SDLY7</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SDLY6_LDLY12</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SDLY5_LDLY11</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SDLY4_LDLY10</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY9</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY8</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B3-IOB0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB0:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB1:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB1:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB2:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB2:ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB3:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB3:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB4:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB4:OUTPUT_MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DELAY_COMMON</th><th>[2, 9, 3]</th></tr>
<tr><th>IOB0:OUTPUT_MISC</th><th>[2, 4, 3]</th></tr>
<tr><th>IOB1:DELAY_COMMON</th><th>[2, 11, 2]</th></tr>
<tr><th>IOB1:OUTPUT_MISC</th><th>[2, 12, 4]</th></tr>
<tr><th>IOB2:DELAY_COMMON</th><th>[1, 11, 2]</th></tr>
<tr><th>IOB2:ENABLE</th><th>[1, 5, 3]</th></tr>
<tr><th>IOB3:DELAY_COMMON</th><th>[0, 8, 0]</th></tr>
<tr><th>IOB3:OUTPUT_MISC</th><th>[1, 15, 0]</th></tr>
<tr><th>IOB4:DELAY_COMMON</th><th>[0, 7, 0]</th></tr>
<tr><th>IOB4:OUTPUT_MISC</th><th>[0, 14, 1]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B3-IOB0:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB1:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB3:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB4:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PDRIVE</th><th>[2, 1, 2]</th><th>[2, 5, 1]</th><th>[2, 0, 4]</th><th>[2, 7, 4]</th></tr>
<tr><th>IOB1:PDRIVE</th><th>[2, 14, 2]</th><th>[2, 17, 0]</th><th>[2, 15, 4]</th><th>[2, 17, 2]</th></tr>
<tr><th>IOB3:PDRIVE</th><th>[1, 14, 3]</th><th>[1, 17, 4]</th><th>[1, 12, 1]</th><th>[1, 17, 1]</th></tr>
<tr><th>IOB4:PDRIVE</th><th>[0, 17, 2]</th><th>[0, 13, 3]</th><th>[0, 18, 1]</th><th>[0, 12, 2]</th></tr>
<tr><td>Mixed inversion</td><td>~[3]</td><td>[2]</td><td>~[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B3-IOB0:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB1:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB1:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB1:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB3:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB4:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB4:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB4:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[2, 6, 1]</th><th>[2, 5, 0]</th></tr>
<tr><th>IOB1:OUTPUT_DIFF</th><th>[2, 12, 3]</th><th>[2, 13, 3]</th></tr>
<tr><th>IOB1:OUTPUT_DIFF_GROUP</th><th>[2, 11, 4]</th><th>[2, 2, 1]</th></tr>
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[2, 18, 4]</th><th>[2, 18, 1]</th></tr>
<tr><th>IOB3:OUTPUT_ENABLE</th><th>[1, 18, 3]</th><th>[1, 18, 0]</th></tr>
<tr><th>IOB4:OUTPUT_DIFF</th><th>[0, 15, 1]</th><th>[0, 15, 3]</th></tr>
<tr><th>IOB4:OUTPUT_DIFF_GROUP</th><th>[1, 13, 0]</th><th>[0, 16, 0]</th></tr>
<tr><th>IOB4:OUTPUT_ENABLE</th><th>[0, 13, 2]</th><th>[0, 13, 0]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B3-IOB0:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB1:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB3:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB4:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[2, 4, 1]</th><th>[2, 4, 2]</th><th>[2, 3, 3]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[2, 16, 2]</th><th>[2, 17, 4]</th><th>[2, 12, 1]</th></tr>
<tr><th>IOB3:IBUF_MODE</th><th>[1, 17, 0]</th><th>[1, 16, 3]</th><th>[1, 15, 2]</th></tr>
<tr><th>IOB4:IBUF_MODE</th><th>[0, 12, 0]</th><th>[0, 14, 4]</th><th>[0, 15, 2]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B3-IOB0:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB1:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB3:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB4:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[2, 1, 3]</th><th>[2, 3, 2]</th><th>[2, 0, 2]</th><th>[2, 2, 4]</th></tr>
<tr><th>IOB1:NDRIVE</th><th>[2, 14, 0]</th><th>[2, 12, 2]</th><th>[2, 15, 0]</th><th>[2, 10, 4]</th></tr>
<tr><th>IOB3:NDRIVE</th><th>[1, 14, 2]</th><th>[1, 16, 4]</th><th>[1, 12, 3]</th><th>[1, 13, 2]</th></tr>
<tr><th>IOB4:NDRIVE</th><th>[0, 17, 4]</th><th>[0, 14, 0]</th><th>[0, 18, 2]</th><th>[0, 16, 1]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B3-IOB0:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB1:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB3:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB4:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:SLEW</th><th>[2, 6, 2]</th><th>[2, 5, 3]</th><th>[2, 5, 2]</th><th>[2, 4, 0]</th><th>[2, 3, 0]</th><th>[2, 2, 2]</th></tr>
<tr><th>IOB1:SLEW</th><th>[2, 18, 2]</th><th>[2, 18, 0]</th><th>[2, 17, 3]</th><th>[2, 17, 1]</th><th>[2, 16, 3]</th><th>[2, 13, 1]</th></tr>
<tr><th>IOB3:SLEW</th><th>[1, 18, 4]</th><th>[1, 18, 2]</th><th>[1, 17, 3]</th><th>[1, 16, 1]</th><th>[1, 16, 0]</th><th>[1, 13, 4]</th></tr>
<tr><th>IOB4:SLEW</th><th>[0, 14, 2]</th><th>[0, 13, 4]</th><th>[0, 12, 4]</th><th>[0, 12, 1]</th><th>[0, 10, 0]</th><th>[0, 16, 3]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B3-IOB0:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB1:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB2:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB3:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.B3-IOB4:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[2, 1, 1]</th><th>[2, 0, 1]</th><th>[2, 0, 3]</th></tr>
<tr><th>IOB1:PULL</th><th>[2, 14, 3]</th><th>[2, 15, 1]</th><th>[2, 15, 2]</th></tr>
<tr><th>IOB2:PULL</th><th>[1, 5, 4]</th><th>[1, 4, 1]</th><th>[1, 4, 0]</th></tr>
<tr><th>IOB3:PULL</th><th>[1, 14, 4]</th><th>[1, 10, 4]</th><th>[1, 12, 2]</th></tr>
<tr><th>IOB4:PULL</th><th>[0, 17, 1]</th><th>[0, 18, 3]</th><th>[0, 18, 0]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B3-IOB2:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB2:IBUF_MODE</th><th>[1, 6, 1]</th><th>[1, 6, 0]</th><th>[1, 5, 1]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
<section id="iobs-s3e-b4">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3E.B4</span></code><a class="headerlink" href="#iobs-s3e-b4" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3E.B4 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:SLEW" title="IOB4:SLEW[1]">IOB4:SLEW[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:PDRIVE" title="~IOB4:PDRIVE[3]">~IOB4:PDRIVE[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:PULL" title="IOB4:PULL[1]">IOB4:PULL[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB5:PULL" title="IOB5:PULL[2]">IOB5:PULL[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB5:IBUF_MODE" title="IOB5:IBUF_MODE[0]">IOB5:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB5:IBUF_MODE" title="IOB5:IBUF_MODE[2]">IOB5:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB5:IBUF_MODE" title="IOB5:IBUF_MODE[1]">IOB5:IBUF_MODE[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB5:DELAY_COMMON" title="IOB5:DELAY_COMMON">IOB5:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB6:IBUF_MODE" title="IOB6:IBUF_MODE[0]">IOB6:IBUF_MODE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB6:PULL" title="IOB6:PULL[2]">IOB6:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB6:PULL" title="IOB6:PULL[0]">IOB6:PULL[0]</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:SLEW" title="IOB4:SLEW[2]">IOB4:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:NDRIVE" title="IOB4:NDRIVE[0]">IOB4:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:OUTPUT_DIFF_GROUP" title="IOB4:OUTPUT_DIFF_GROUP[0]">IOB4:OUTPUT_DIFF_GROUP[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:NDRIVE" title="IOB4:NDRIVE[3]">IOB4:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB5:PULL" title="IOB5:PULL[1]">IOB5:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:PDRIVE" title="~IOB4:PDRIVE[1]">~IOB4:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:NDRIVE" title="IOB4:NDRIVE[1]">IOB4:NDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB5:VREF" title="IOB5:VREF">IOB5:VREF</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB5:I_DELAY" title="IOB5:I_DELAY[0]">IOB5:I_DELAY[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB5:IFF_DELAY" title="IOB5:IFF_DELAY[0]">IOB5:IFF_DELAY[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB6:DELAY_COMMON" title="IOB6:DELAY_COMMON">IOB6:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB6:ENABLE" title="IOB6:ENABLE">IOB6:ENABLE</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB6:PULL" title="IOB6:PULL[1]">IOB6:PULL[1]</a></td></tr>
<tr><td>2</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:SLEW" title="IOB4:SLEW[0]">IOB4:SLEW[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB5:PULL" title="IOB5:PULL[0]">IOB5:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB5:ENABLE" title="IOB5:ENABLE">IOB5:ENABLE</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:PULL" title="IOB4:PULL[0]">IOB4:PULL[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB5:IFF_DELAY" title="IOB5:IFF_DELAY[1]">IOB5:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB6:IBUF_MODE" title="IOB6:IBUF_MODE[2]">IOB6:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB5:I_DELAY" title="IOB5:I_DELAY[1]">IOB5:I_DELAY[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[1]">IOB4:IBUF_MODE[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:PULL" title="IOB4:PULL[2]">IOB4:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[1]">IOB4:OUTPUT_DIFF[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB5:I_DELAY" title="IOB5:I_DELAY[2]">IOB5:I_DELAY[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB6:I_DELAY" title="IOB6:I_DELAY[1]">IOB6:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB6:I_DELAY" title="IOB6:I_DELAY[0]">IOB6:I_DELAY[0]</a></td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:NDRIVE" title="~IOB4:NDRIVE[2]">~IOB4:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[0]">IOB4:OUTPUT_DIFF[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[0]">IOB4:IBUF_MODE[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB6:IBUF_MODE" title="IOB6:IBUF_MODE[1]">IOB6:IBUF_MODE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB6:IFF_DELAY" title="IOB6:IFF_DELAY[0]">IOB6:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB6:I_DELAY" title="IOB6:I_DELAY[2]">IOB6:I_DELAY[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB6:IFF_DELAY" title="IOB6:IFF_DELAY[1]">IOB6:IFF_DELAY[1]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3E.B4 bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:PULL" title="IOB3:PULL[1]">IOB3:PULL[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[0]">IOB3:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:SLEW" title="IOB3:SLEW[2]">IOB3:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:SLEW" title="IOB3:SLEW[4]">IOB3:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[2]">IOB3:IBUF_MODE[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[1]">IOB3:OUTPUT_ENABLE[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:DELAY_COMMON" title="IOB3:DELAY_COMMON">IOB3:DELAY_COMMON</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[0]">IOB4:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[2]">IOB4:IBUF_MODE[2]</a></td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:SLEW" title="IOB3:SLEW[0]">IOB3:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[1]">IOB3:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:SLEW" title="IOB3:SLEW[1]">IOB3:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:PDRIVE" title="IOB3:PDRIVE[2]">IOB3:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:NDRIVE" title="~IOB3:NDRIVE[2]">~IOB3:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:SLEW" title="IOB3:SLEW[5]">IOB3:SLEW[5]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:I_DELAY" title="IOB3:I_DELAY[0]">IOB3:I_DELAY[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:IFF_DELAY" title="IOB3:IFF_DELAY[0]">IOB3:IFF_DELAY[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:DELAY_COMMON" title="IOB4:DELAY_COMMON">IOB4:DELAY_COMMON</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:SLEW" title="IOB4:SLEW[5]">IOB4:SLEW[5]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:NDRIVE" title="IOB3:NDRIVE[1]">IOB3:NDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:NDRIVE" title="IOB3:NDRIVE[3]">IOB3:NDRIVE[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:SLEW" title="IOB3:SLEW[3]">IOB3:SLEW[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:OUTPUT_MISC" title="IOB3:OUTPUT_MISC">IOB3:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[0]">IOB3:IBUF_MODE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:IFF_DELAY" title="IOB3:IFF_DELAY[1]">IOB3:IFF_DELAY[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:I_DELAY" title="IOB3:I_DELAY[1]">IOB3:I_DELAY[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:OUTPUT_MISC" title="IOB4:OUTPUT_MISC">IOB4:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:SLEW" title="IOB4:SLEW[3]">IOB4:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[1]">IOB4:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:PULL" title="IOB3:PULL[0]">IOB3:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:NDRIVE" title="IOB3:NDRIVE[0]">IOB3:NDRIVE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:PDRIVE" title="IOB3:PDRIVE[0]">IOB3:PDRIVE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:VREF" title="IOB3:VREF">IOB3:VREF</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:I_DELAY" title="IOB3:I_DELAY[2]">IOB3:I_DELAY[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:I_DELAY" title="IOB4:I_DELAY[1]">IOB4:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:I_DELAY" title="IOB4:I_DELAY[0]">IOB4:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:SLEW" title="IOB4:SLEW[4]">IOB4:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:PDRIVE" title="IOB4:PDRIVE[2]">IOB4:PDRIVE[2]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:PDRIVE" title="~IOB3:PDRIVE[1]">~IOB3:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:OUTPUT_DIFF_GROUP" title="IOB4:OUTPUT_DIFF_GROUP[1]">IOB4:OUTPUT_DIFF_GROUP[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:PULL" title="IOB3:PULL[2]">IOB3:PULL[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB3:PDRIVE" title="~IOB3:PDRIVE[3]">~IOB3:PDRIVE[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:IFF_DELAY" title="IOB4:IFF_DELAY[0]">IOB4:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:I_DELAY" title="IOB4:I_DELAY[2]">IOB4:I_DELAY[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:IFF_DELAY" title="IOB4:IFF_DELAY[1]">IOB4:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB4:PDRIVE" title="IOB4:PDRIVE[0]">IOB4:PDRIVE[0]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="15">IOBS.S3E.B4 bittile 2</th></tr><tr><th rowspan="2">Row</th><th colspan="14">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:SLEW" title="IOB1:SLEW[1]">IOB1:SLEW[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:PDRIVE" title="~IOB1:PDRIVE[3]">~IOB1:PDRIVE[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:PDRIVE" title="~IOB2:PDRIVE[1]">~IOB2:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:PULL" title="IOB2:PULL[2]">IOB2:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[0]">IOB2:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[2]">IOB2:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:SLEW" title="IOB2:SLEW[2]">IOB2:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:SLEW" title="IOB2:SLEW[4]">IOB2:SLEW[4]</a></td><td>-</td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:SLEW" title="IOB1:SLEW[2]">IOB1:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:NDRIVE" title="IOB1:NDRIVE[0]">IOB1:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:OUTPUT_DIFF_GROUP" title="IOB1:OUTPUT_DIFF_GROUP[0]">IOB1:OUTPUT_DIFF_GROUP[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:NDRIVE" title="IOB1:NDRIVE[3]">IOB1:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:PULL" title="IOB2:PULL[1]">IOB2:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:PDRIVE" title="~IOB1:PDRIVE[1]">~IOB1:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:NDRIVE" title="IOB1:NDRIVE[1]">IOB1:NDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:VREF" title="IOB2:VREF">IOB2:VREF</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:PDRIVE" title="IOB2:PDRIVE[0]">IOB2:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:NDRIVE" title="~IOB2:NDRIVE[2]">~IOB2:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:OUTPUT_ENABLE" title="IOB2:OUTPUT_ENABLE[0]">IOB2:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:SLEW" title="IOB2:SLEW[5]">IOB2:SLEW[5]</a></td></tr>
<tr><td>2</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:SLEW" title="IOB1:SLEW[0]">IOB1:SLEW[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:PULL" title="IOB2:PULL[0]">IOB2:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:NDRIVE" title="IOB2:NDRIVE[1]">IOB2:NDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:SLEW" title="IOB2:SLEW[1]">IOB2:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[1]">IOB2:IBUF_MODE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:PDRIVE" title="IOB2:PDRIVE[2]">IOB2:PDRIVE[2]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:PDRIVE" title="~IOB2:PDRIVE[3]">~IOB2:PDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:NDRIVE" title="IOB2:NDRIVE[3]">IOB2:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[1]">IOB1:OUTPUT_DIFF[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:NDRIVE" title="IOB2:NDRIVE[0]">IOB2:NDRIVE[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:IFF_DELAY" title="IOB2:IFF_DELAY[1]">IOB2:IFF_DELAY[1]</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:NDRIVE" title="~IOB1:NDRIVE[2]">~IOB1:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[0]">IOB1:OUTPUT_DIFF[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:I_DELAY" title="IOB2:I_DELAY[1]">IOB2:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:IFF_DELAY" title="IOB2:IFF_DELAY[0]">IOB2:IFF_DELAY[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:I_DELAY" title="IOB2:I_DELAY[2]">IOB2:I_DELAY[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:SLEW" title="IOB2:SLEW[0]">IOB2:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:OUTPUT_MISC" title="IOB2:OUTPUT_MISC">IOB2:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:I_DELAY" title="IOB2:I_DELAY[0]">IOB2:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:SLEW" title="IOB2:SLEW[3]">IOB2:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:DELAY_COMMON" title="IOB2:DELAY_COMMON">IOB2:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB2:OUTPUT_ENABLE" title="IOB2:OUTPUT_ENABLE[1]">IOB2:OUTPUT_ENABLE[1]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3E.B4 bittile 3</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:SLEW" title="IOB0:SLEW[2]">IOB0:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:SLEW" title="IOB0:SLEW[4]">IOB0:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:I_DELAY" title="IOB0:I_DELAY[2]">IOB0:I_DELAY[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:DELAY_COMMON" title="IOB1:DELAY_COMMON">IOB1:DELAY_COMMON</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:SLEW" title="IOB0:SLEW[0]">IOB0:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:SLEW" title="IOB0:SLEW[1]">IOB0:SLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:PDRIVE" title="IOB0:PDRIVE[2]">IOB0:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:NDRIVE" title="~IOB0:NDRIVE[2]">~IOB0:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:SLEW" title="IOB0:SLEW[5]">IOB0:SLEW[5]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[0]">IOB0:IFF_DELAY[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:SLEW" title="IOB1:SLEW[5]">IOB1:SLEW[5]</a></td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:NDRIVE" title="IOB0:NDRIVE[1]">IOB0:NDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:NDRIVE" title="IOB0:NDRIVE[3]">IOB0:NDRIVE[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:SLEW" title="IOB0:SLEW[3]">IOB0:SLEW[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:I_DELAY" title="IOB0:I_DELAY[0]">IOB0:I_DELAY[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:I_DELAY" title="IOB0:I_DELAY[1]">IOB0:I_DELAY[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:SLEW" title="IOB1:SLEW[3]">IOB1:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:NDRIVE" title="IOB0:NDRIVE[0]">IOB0:NDRIVE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:PDRIVE" title="IOB0:PDRIVE[0]">IOB0:PDRIVE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:VREF" title="IOB0:VREF">IOB0:VREF</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[1]">IOB0:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:I_DELAY" title="IOB1:I_DELAY[1]">IOB1:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:I_DELAY" title="IOB1:I_DELAY[0]">IOB1:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:SLEW" title="IOB1:SLEW[4]">IOB1:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:PDRIVE" title="IOB1:PDRIVE[2]">IOB1:PDRIVE[2]</a></td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:PDRIVE" title="~IOB0:PDRIVE[1]">~IOB0:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:OUTPUT_DIFF_GROUP" title="IOB1:OUTPUT_DIFF_GROUP[1]">IOB1:OUTPUT_DIFF_GROUP[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:PDRIVE" title="~IOB0:PDRIVE[3]">~IOB0:PDRIVE[3]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB0:DELAY_COMMON" title="IOB0:DELAY_COMMON">IOB0:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[0]">IOB1:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:I_DELAY" title="IOB1:I_DELAY[2]">IOB1:I_DELAY[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[1]">IOB1:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.B4-IOB1:PDRIVE" title="IOB1:PDRIVE[0]">IOB1:PDRIVE[0]</a></td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B4-IOB0:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB1:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB2:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB3:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB4:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[3, 2, 2]</th><th>[3, 5, 1]</th><th>[3, 0, 2]</th><th>[3, 1, 3]</th></tr>
<tr><th>IOB1:NDRIVE</th><th>[2, 3, 1]</th><th>[2, 0, 4]</th><th>[2, 6, 1]</th><th>[2, 1, 1]</th></tr>
<tr><th>IOB2:NDRIVE</th><th>[2, 4, 3]</th><th>[2, 11, 1]</th><th>[2, 4, 2]</th><th>[2, 7, 3]</th></tr>
<tr><th>IOB3:NDRIVE</th><th>[1, 2, 2]</th><th>[1, 5, 1]</th><th>[1, 0, 2]</th><th>[1, 1, 3]</th></tr>
<tr><th>IOB4:NDRIVE</th><th>[0, 3, 1]</th><th>[0, 0, 4]</th><th>[0, 6, 1]</th><th>[0, 1, 1]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B4-IOB0:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB1:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB2:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB3:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB4:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:SLEW</th><th>[3, 6, 1]</th><th>[3, 5, 0]</th><th>[3, 4, 2]</th><th>[3, 4, 0]</th><th>[3, 3, 1]</th><th>[3, 1, 1]</th></tr>
<tr><th>IOB1:SLEW</th><th>[3, 18, 1]</th><th>[3, 17, 3]</th><th>[3, 17, 2]</th><th>[2, 0, 1]</th><th>[2, 0, 0]</th><th>[2, 1, 2]</th></tr>
<tr><th>IOB2:SLEW</th><th>[2, 13, 1]</th><th>[2, 12, 0]</th><th>[2, 11, 4]</th><th>[2, 11, 0]</th><th>[2, 10, 2]</th><th>[2, 8, 4]</th></tr>
<tr><th>IOB3:SLEW</th><th>[1, 6, 1]</th><th>[1, 5, 0]</th><th>[1, 4, 2]</th><th>[1, 4, 0]</th><th>[1, 3, 1]</th><th>[1, 1, 1]</th></tr>
<tr><th>IOB4:SLEW</th><th>[1, 18, 1]</th><th>[1, 17, 3]</th><th>[1, 17, 2]</th><th>[0, 0, 1]</th><th>[0, 0, 0]</th><th>[0, 1, 2]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B4-IOB0:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB1:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB1:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB1:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB2:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB3:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB4:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB4:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB4:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[3, 8, 0]</th><th>[3, 3, 0]</th></tr>
<tr><th>IOB1:OUTPUT_DIFF</th><th>[2, 6, 3]</th><th>[2, 1, 4]</th></tr>
<tr><th>IOB1:OUTPUT_DIFF_GROUP</th><th>[3, 1, 4]</th><th>[2, 2, 1]</th></tr>
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[3, 18, 2]</th><th>[3, 17, 0]</th></tr>
<tr><th>IOB2:OUTPUT_ENABLE</th><th>[2, 13, 4]</th><th>[2, 12, 1]</th></tr>
<tr><th>IOB3:OUTPUT_ENABLE</th><th>[1, 8, 0]</th><th>[1, 3, 0]</th></tr>
<tr><th>IOB4:OUTPUT_DIFF</th><th>[0, 6, 3]</th><th>[0, 1, 4]</th></tr>
<tr><th>IOB4:OUTPUT_DIFF_GROUP</th><th>[1, 1, 4]</th><th>[0, 2, 1]</th></tr>
<tr><th>IOB4:OUTPUT_ENABLE</th><th>[1, 18, 2]</th><th>[1, 17, 0]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B4-IOB0:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB1:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB3:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB4:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB5:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB6:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[3, 6, 0]</th><th>[3, 2, 1]</th><th>[3, 7, 2]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[3, 18, 0]</th><th>[2, 0, 3]</th><th>[2, 2, 4]</th></tr>
<tr><th>IOB3:IBUF_MODE</th><th>[1, 6, 0]</th><th>[1, 2, 1]</th><th>[1, 7, 2]</th></tr>
<tr><th>IOB4:IBUF_MODE</th><th>[1, 18, 0]</th><th>[0, 0, 3]</th><th>[0, 2, 4]</th></tr>
<tr><th>IOB5:IBUF_MODE</th><th>[0, 10, 0]</th><th>[0, 11, 0]</th><th>[0, 9, 0]</th></tr>
<tr><th>IOB6:IBUF_MODE</th><th>[0, 10, 2]</th><th>[0, 13, 4]</th><th>[0, 15, 0]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B4-IOB0:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB1:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB2:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB3:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB4:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB5:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB6:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[3, 2, 4]</th><th>[3, 0, 0]</th><th>[3, 0, 3]</th></tr>
<tr><th>IOB1:PULL</th><th>[2, 5, 3]</th><th>[2, 5, 0]</th><th>[2, 6, 2]</th></tr>
<tr><th>IOB2:PULL</th><th>[2, 8, 0]</th><th>[2, 4, 1]</th><th>[2, 3, 2]</th></tr>
<tr><th>IOB3:PULL</th><th>[1, 2, 4]</th><th>[1, 0, 0]</th><th>[1, 0, 3]</th></tr>
<tr><th>IOB4:PULL</th><th>[0, 5, 3]</th><th>[0, 5, 0]</th><th>[0, 6, 2]</th></tr>
<tr><th>IOB5:PULL</th><th>[0, 7, 0]</th><th>[0, 4, 1]</th><th>[0, 3, 2]</th></tr>
<tr><th>IOB6:PULL</th><th>[0, 17, 0]</th><th>[0, 18, 1]</th><th>[0, 18, 0]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B4-IOB0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB0:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB0:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB1:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB1:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB2:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB2:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB2:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB3:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB3:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB3:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB4:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB4:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB5:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB5:ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB5:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB6:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB6:ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DELAY_COMMON</th><th>[3, 14, 4]</th></tr>
<tr><th>IOB0:OUTPUT_MISC</th><th>[3, 6, 2]</th></tr>
<tr><th>IOB0:VREF</th><th>[3, 5, 3]</th></tr>
<tr><th>IOB1:DELAY_COMMON</th><th>[3, 15, 0]</th></tr>
<tr><th>IOB1:OUTPUT_MISC</th><th>[3, 16, 2]</th></tr>
<tr><th>IOB2:DELAY_COMMON</th><th>[2, 12, 4]</th></tr>
<tr><th>IOB2:OUTPUT_MISC</th><th>[2, 9, 4]</th></tr>
<tr><th>IOB2:VREF</th><th>[2, 8, 1]</th></tr>
<tr><th>IOB3:DELAY_COMMON</th><th>[1, 14, 0]</th></tr>
<tr><th>IOB3:OUTPUT_MISC</th><th>[1, 6, 2]</th></tr>
<tr><th>IOB3:VREF</th><th>[1, 5, 3]</th></tr>
<tr><th>IOB4:DELAY_COMMON</th><th>[1, 14, 1]</th></tr>
<tr><th>IOB4:OUTPUT_MISC</th><th>[1, 16, 2]</th></tr>
<tr><th>IOB5:DELAY_COMMON</th><th>[0, 14, 0]</th></tr>
<tr><th>IOB5:ENABLE</th><th>[0, 4, 2]</th></tr>
<tr><th>IOB5:VREF</th><th>[0, 8, 1]</th></tr>
<tr><th>IOB6:DELAY_COMMON</th><th>[0, 14, 1]</th></tr>
<tr><th>IOB6:ENABLE</th><th>[0, 15, 1]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B4-IOB0:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB1:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB2:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB3:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB4:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB5:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB6:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:I_DELAY</th><th>[3, 14, 0]</th><th>[3, 14, 2]</th><th>[3, 12, 2]</th></tr>
<tr><th>IOB1:I_DELAY</th><th>[3, 16, 4]</th><th>[3, 15, 3]</th><th>[3, 16, 3]</th></tr>
<tr><th>IOB2:I_DELAY</th><th>[2, 6, 4]</th><th>[2, 3, 4]</th><th>[2, 10, 4]</th></tr>
<tr><th>IOB3:I_DELAY</th><th>[1, 9, 3]</th><th>[1, 11, 2]</th><th>[1, 9, 1]</th></tr>
<tr><th>IOB4:I_DELAY</th><th>[1, 16, 4]</th><th>[1, 15, 3]</th><th>[1, 16, 3]</th></tr>
<tr><th>IOB5:I_DELAY</th><th>[0, 9, 3]</th><th>[0, 11, 2]</th><th>[0, 9, 1]</th></tr>
<tr><th>IOB6:I_DELAY</th><th>[0, 16, 4]</th><th>[0, 15, 3]</th><th>[0, 16, 3]</th></tr>
<tr><td>LDLY13</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SDLY7</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SDLY6_LDLY12</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SDLY5_LDLY11</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SDLY4_LDLY10</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY9</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY8</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B4-IOB0:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB1:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB2:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB3:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB4:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB5:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB6:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IFF_DELAY</th><th>[3, 14, 3]</th><th>[3, 14, 1]</th></tr>
<tr><th>IOB1:IFF_DELAY</th><th>[3, 17, 4]</th><th>[3, 15, 4]</th></tr>
<tr><th>IOB2:IFF_DELAY</th><th>[2, 10, 3]</th><th>[2, 4, 4]</th></tr>
<tr><th>IOB3:IFF_DELAY</th><th>[1, 9, 2]</th><th>[1, 11, 1]</th></tr>
<tr><th>IOB4:IFF_DELAY</th><th>[1, 17, 4]</th><th>[1, 15, 4]</th></tr>
<tr><th>IOB5:IFF_DELAY</th><th>[0, 9, 2]</th><th>[0, 11, 1]</th></tr>
<tr><th>IOB6:IFF_DELAY</th><th>[0, 17, 4]</th><th>[0, 15, 4]</th></tr>
<tr><td>SDLY4_LDLY7</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY6</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY5</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B4-IOB0:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB1:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB2:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB3:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.B4-IOB4:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PDRIVE</th><th>[3, 5, 4]</th><th>[3, 4, 1]</th><th>[3, 0, 4]</th><th>[3, 3, 3]</th></tr>
<tr><th>IOB1:PDRIVE</th><th>[2, 3, 0]</th><th>[3, 18, 3]</th><th>[2, 5, 1]</th><th>[3, 18, 4]</th></tr>
<tr><th>IOB2:PDRIVE</th><th>[2, 3, 3]</th><th>[2, 13, 2]</th><th>[2, 7, 0]</th><th>[2, 10, 1]</th></tr>
<tr><th>IOB3:PDRIVE</th><th>[1, 5, 4]</th><th>[1, 4, 1]</th><th>[1, 0, 4]</th><th>[1, 3, 3]</th></tr>
<tr><th>IOB4:PDRIVE</th><th>[0, 3, 0]</th><th>[1, 18, 3]</th><th>[0, 5, 1]</th><th>[1, 18, 4]</th></tr>
<tr><td>Mixed inversion</td><td>~[3]</td><td>[2]</td><td>~[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.B4-IOB2:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB2:IBUF_MODE</th><th>[2, 10, 0]</th><th>[2, 11, 2]</th><th>[2, 9, 0]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
<section id="iobs-s3e-l1">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3E.L1</span></code><a class="headerlink" href="#iobs-s3e-l1" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3E.L1 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td>-</td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:PDRIVE" title="~IOB0:PDRIVE[1]">~IOB0:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:NDRIVE" title="IOB0:NDRIVE[3]">IOB0:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:NDRIVE" title="IOB0:NDRIVE[0]">IOB0:NDRIVE[0]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:PDRIVE" title="~IOB0:PDRIVE[3]">~IOB0:PDRIVE[3]</a></td><td>-</td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:VREF" title="IOB0:VREF">IOB0:VREF</a></td><td>-</td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:NDRIVE" title="~IOB0:NDRIVE[2]">~IOB0:NDRIVE[2]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</a></td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:SLEW" title="IOB0:SLEW[1]">IOB0:SLEW[1]</a></td><td>-</td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:SLEW" title="IOB0:SLEW[2]">IOB0:SLEW[2]</a></td><td>-</td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:PDRIVE" title="IOB0:PDRIVE[0]">IOB0:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:SLEW" title="IOB0:SLEW[3]">IOB0:SLEW[3]</a></td><td>-</td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:PDRIVE" title="IOB0:PDRIVE[2]">IOB0:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:SLEW" title="IOB0:SLEW[4]">IOB0:SLEW[4]</a></td><td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:SLEW" title="IOB0:SLEW[0]">IOB0:SLEW[0]</a></td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:SLEW" title="IOB0:SLEW[5]">IOB0:SLEW[5]</a></td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:NDRIVE" title="IOB0:NDRIVE[1]">IOB0:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td></tr>
<tr><td>42</td>
<td>-</td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:DELAY_COMMON" title="IOB0:DELAY_COMMON">IOB0:DELAY_COMMON</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td></tr>
<tr><td>48</td>
<td>-</td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td></tr>
<tr><td>50</td>
<td>-</td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:I_DELAY" title="IOB0:I_DELAY[1]">IOB0:I_DELAY[1]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[0]">IOB0:IFF_DELAY[0]</a></td></tr>
<tr><td>54</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:I_DELAY" title="IOB0:I_DELAY[2]">IOB0:I_DELAY[2]</a></td></tr>
<tr><td>55</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:I_DELAY" title="IOB0:I_DELAY[0]">IOB0:I_DELAY[0]</a></td></tr>
<tr><td>56</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L1-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[1]">IOB0:IFF_DELAY[1]</a></td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L1-IOB0:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[0, 0, 26]</th><th>[0, 0, 21]</th><th>[0, 0, 0]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L1-IOB0:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[0, 0, 6]</th><th>[0, 0, 1]</th><th>[0, 0, 3]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L1-IOB0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.L1-IOB0:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.L1-IOB0:VREF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DELAY_COMMON</th><th>[0, 1, 43]</th></tr>
<tr><th>IOB0:OUTPUT_MISC</th><th>[0, 0, 22]</th></tr>
<tr><th>IOB0:VREF</th><th>[0, 0, 11]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L1-IOB0:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[0, 1, 14]</th><th>[0, 0, 12]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L1-IOB0:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PDRIVE</th><th>[0, 0, 10]</th><th>[0, 0, 30]</th><th>[0, 0, 4]</th><th>[0, 0, 27]</th></tr>
<tr><td>Mixed inversion</td><td>~[3]</td><td>[2]</td><td>~[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L1-IOB0:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:SLEW</th><th>[0, 0, 34]</th><th>[0, 0, 31]</th><th>[0, 0, 29]</th><th>[0, 0, 25]</th><th>[0, 0, 24]</th><th>[0, 0, 32]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L1-IOB0:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[0, 0, 7]</th><th>[0, 1, 20]</th><th>[0, 0, 36]</th><th>[0, 1, 7]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L1-IOB0:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IFF_DELAY</th><th>[0, 1, 56]</th><th>[0, 1, 53]</th></tr>
<tr><td>SDLY4_LDLY7</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY6</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY5</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L1-IOB0:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:I_DELAY</th><th>[0, 1, 54]</th><th>[0, 1, 51]</th><th>[0, 1, 55]</th></tr>
<tr><td>LDLY13</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SDLY7</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SDLY6_LDLY12</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SDLY5_LDLY11</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SDLY4_LDLY10</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY9</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY8</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
<section id="iobs-s3e-l2">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3E.L2</span></code><a class="headerlink" href="#iobs-s3e-l2" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3E.L2 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td></tr>
<tr><td>34</td>
<td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:PDRIVE" title="IOB0:PDRIVE[0]">IOB0:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:SLEW" title="IOB0:SLEW[1]">IOB0:SLEW[1]</a></td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:SLEW" title="IOB0:SLEW[5]">IOB0:SLEW[5]</a></td></tr>
<tr><td>47</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:SLEW" title="IOB0:SLEW[2]">IOB0:SLEW[2]</a></td><td>-</td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:PDRIVE" title="IOB0:PDRIVE[2]">IOB0:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:SLEW" title="IOB0:SLEW[3]">IOB0:SLEW[3]</a></td><td>-</td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:SLEW" title="IOB0:SLEW[4]">IOB0:SLEW[4]</a></td><td>-</td></tr>
<tr><td>52</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:NDRIVE" title="~IOB0:NDRIVE[2]">~IOB0:NDRIVE[2]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:OUTPUT_MISC" title="IOB0:OUTPUT_MISC">IOB0:OUTPUT_MISC</a></td><td>-</td></tr>
<tr><td>54</td>
<td>-</td><td>-</td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td></tr>
<tr><td>58</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:NDRIVE" title="IOB0:NDRIVE[0]">IOB0:NDRIVE[0]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:OUTPUT_DIFF_GROUP" title="IOB1:OUTPUT_DIFF_GROUP[0]">IOB1:OUTPUT_DIFF_GROUP[0]</a></td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td></tr>
<tr><td>61</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:SLEW" title="IOB0:SLEW[0]">IOB0:SLEW[0]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3E.L2 bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:DELAY_COMMON" title="IOB1:DELAY_COMMON">IOB1:DELAY_COMMON</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:NDRIVE" title="IOB0:NDRIVE[1]">IOB0:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:PDRIVE" title="~IOB0:PDRIVE[1]">~IOB0:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:NDRIVE" title="IOB0:NDRIVE[3]">IOB0:NDRIVE[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:VREF" title="IOB0:VREF">IOB0:VREF</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:PDRIVE" title="~IOB0:PDRIVE[3]">~IOB0:PDRIVE[3]</a></td><td>-</td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:I_DELAY" title="IOB1:I_DELAY[1]">IOB1:I_DELAY[1]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[0]">IOB1:IFF_DELAY[0]</a></td></tr>
<tr><td>11</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:I_DELAY" title="IOB1:I_DELAY[2]">IOB1:I_DELAY[2]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:PDRIVE" title="~IOB1:PDRIVE[1]">~IOB1:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:I_DELAY" title="IOB1:I_DELAY[0]">IOB1:I_DELAY[0]</a></td></tr>
<tr><td>13</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[1]">IOB1:IFF_DELAY[1]</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:NDRIVE" title="IOB1:NDRIVE[1]">IOB1:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:PDRIVE" title="~IOB1:PDRIVE[3]">~IOB1:PDRIVE[3]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td><td>-</td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:NDRIVE" title="IOB1:NDRIVE[3]">IOB1:NDRIVE[3]</a></td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:SLEW" title="IOB1:SLEW[0]">IOB1:SLEW[0]</a></td><td>-</td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:NDRIVE" title="IOB1:NDRIVE[0]">IOB1:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[0]">IOB1:OUTPUT_DIFF[0]</a></td><td>-</td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[1]">IOB1:OUTPUT_DIFF[1]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC</a></td><td>-</td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:SLEW" title="IOB1:SLEW[1]">IOB1:SLEW[1]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[1]">IOB0:IFF_DELAY[1]</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:SLEW" title="IOB1:SLEW[2]">IOB1:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:I_DELAY" title="IOB0:I_DELAY[0]">IOB0:I_DELAY[0]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:I_DELAY" title="IOB0:I_DELAY[2]">IOB0:I_DELAY[2]</a></td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[0]">IOB0:IFF_DELAY[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:I_DELAY" title="IOB0:I_DELAY[1]">IOB0:I_DELAY[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:SLEW" title="IOB1:SLEW[3]">IOB1:SLEW[3]</a></td><td>-</td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:PDRIVE" title="IOB1:PDRIVE[2]">IOB1:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:SLEW" title="IOB1:SLEW[4]">IOB1:SLEW[4]</a></td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:SLEW" title="IOB1:SLEW[5]">IOB1:SLEW[5]</a></td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L2-IOB0:DELAY_COMMON" title="IOB0:DELAY_COMMON">IOB0:DELAY_COMMON</a></td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:OUTPUT_DIFF_GROUP" title="IOB1:OUTPUT_DIFF_GROUP[1]">IOB1:OUTPUT_DIFF_GROUP[1]</a></td><td>-</td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:NDRIVE" title="~IOB1:NDRIVE[2]">~IOB1:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOBS.S3E.L2-IOB1:PDRIVE" title="IOB1:PDRIVE[0]">IOB1:PDRIVE[0]</a></td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L2-IOB0:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.L2-IOB1:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PDRIVE</th><th>[1, 0, 8]</th><th>[0, 0, 49]</th><th>[1, 0, 3]</th><th>[0, 0, 41]</th></tr>
<tr><th>IOB1:PDRIVE</th><th>[1, 1, 14]</th><th>[1, 0, 36]</th><th>[1, 0, 12]</th><th>[1, 0, 46]</th></tr>
<tr><td>Mixed inversion</td><td>~[3]</td><td>[2]</td><td>~[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L2-IOB0:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.L2-IOB1:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3E.L2-IOB1:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3E.L2-IOB1:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[0, 0, 46]</th><th>[0, 0, 44]</th></tr>
<tr><th>IOB1:OUTPUT_DIFF</th><th>[1, 1, 26]</th><th>[1, 0, 25]</th></tr>
<tr><th>IOB1:OUTPUT_DIFF_GROUP</th><th>[1, 0, 43]</th><th>[0, 0, 59]</th></tr>
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[1, 1, 39]</th><th>[1, 0, 42]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L2-IOB0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.L2-IOB0:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.L2-IOB0:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.L2-IOB1:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.L2-IOB1:OUTPUT_MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DELAY_COMMON</th><th>[1, 1, 41]</th></tr>
<tr><th>IOB0:OUTPUT_MISC</th><th>[0, 0, 53]</th></tr>
<tr><th>IOB0:VREF</th><th>[1, 1, 7]</th></tr>
<tr><th>IOB1:DELAY_COMMON</th><th>[1, 1, 0]</th></tr>
<tr><th>IOB1:OUTPUT_MISC</th><th>[1, 0, 27]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L2-IOB0:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.L2-IOB1:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[0, 0, 48]</th><th>[0, 0, 55]</th><th>[0, 0, 56]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[1, 0, 32]</th><th>[1, 0, 31]</th><th>[1, 0, 26]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L2-IOB0:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.L2-IOB1:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:SLEW</th><th>[0, 1, 46]</th><th>[0, 0, 51]</th><th>[0, 0, 50]</th><th>[0, 0, 47]</th><th>[0, 0, 42]</th><th>[0, 0, 61]</th></tr>
<tr><th>IOB1:SLEW</th><th>[1, 0, 40]</th><th>[1, 0, 37]</th><th>[1, 0, 35]</th><th>[1, 0, 30]</th><th>[1, 0, 28]</th><th>[1, 0, 21]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L2-IOB0:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.L2-IOB1:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[1, 0, 7]</th><th>[0, 1, 52]</th><th>[1, 0, 1]</th><th>[0, 1, 58]</th></tr>
<tr><th>IOB1:NDRIVE</th><th>[1, 0, 18]</th><th>[1, 0, 44]</th><th>[1, 0, 14]</th><th>[1, 0, 22]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L2-IOB0:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.L2-IOB1:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[1, 0, 9]</th><th>[1, 0, 5]</th><th>[1, 0, 2]</th></tr>
<tr><th>IOB1:PULL</th><th>[1, 0, 17]</th><th>[1, 0, 39]</th><th>[1, 0, 10]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L2-IOB0:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.L2-IOB1:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IFF_DELAY</th><th>[1, 1, 29]</th><th>[1, 1, 32]</th></tr>
<tr><th>IOB1:IFF_DELAY</th><th>[1, 1, 13]</th><th>[1, 1, 10]</th></tr>
<tr><td>SDLY4_LDLY7</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY6</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY5</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L2-IOB0:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.L2-IOB1:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:I_DELAY</th><th>[1, 1, 31]</th><th>[1, 1, 33]</th><th>[1, 1, 30]</th></tr>
<tr><th>IOB1:I_DELAY</th><th>[1, 1, 11]</th><th>[1, 1, 9]</th><th>[1, 1, 12]</th></tr>
<tr><td>LDLY13</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SDLY7</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SDLY6_LDLY12</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SDLY5_LDLY11</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SDLY4_LDLY10</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY9</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY8</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
<section id="iobs-s3e-l3">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3E.L3</span></code><a class="headerlink" href="#iobs-s3e-l3" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3E.L3 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB0:ENABLE" title="IOB0:ENABLE">IOB0:ENABLE</a></td><td>-</td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB0:VREF" title="IOB0:VREF">IOB0:VREF</a></td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td>-</td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:NDRIVE" title="IOB1:NDRIVE[1]">IOB1:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:PDRIVE" title="~IOB1:PDRIVE[1]">~IOB1:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC</a></td><td>-</td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:PDRIVE" title="~IOB1:PDRIVE[3]">~IOB1:PDRIVE[3]</a></td><td>-</td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:NDRIVE" title="~IOB1:NDRIVE[2]">~IOB1:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:NDRIVE" title="IOB1:NDRIVE[3]">IOB1:NDRIVE[3]</a></td><td>-</td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:VREF" title="IOB1:VREF">IOB1:VREF</a></td><td>-</td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:SLEW" title="IOB1:SLEW[1]">IOB1:SLEW[1]</a></td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td></tr>
<tr><td>42</td>
<td>-</td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB0:DELAY_COMMON" title="IOB0:DELAY_COMMON">IOB0:DELAY_COMMON</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:NDRIVE" title="IOB1:NDRIVE[0]">IOB1:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:SLEW" title="IOB1:SLEW[0]">IOB1:SLEW[0]</a></td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td></tr>
<tr><td>48</td>
<td>-</td><td>-</td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>50</td>
<td>-</td><td>-</td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:SLEW" title="IOB1:SLEW[2]">IOB1:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB0:I_DELAY" title="IOB0:I_DELAY[1]">IOB0:I_DELAY[1]</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:PDRIVE" title="IOB1:PDRIVE[0]">IOB1:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[0]">IOB0:IFF_DELAY[0]</a></td></tr>
<tr><td>54</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB0:I_DELAY" title="IOB0:I_DELAY[2]">IOB0:I_DELAY[2]</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:SLEW" title="IOB1:SLEW[3]">IOB1:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB0:I_DELAY" title="IOB0:I_DELAY[0]">IOB0:I_DELAY[0]</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:PDRIVE" title="IOB1:PDRIVE[2]">IOB1:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[1]">IOB0:IFF_DELAY[1]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:SLEW" title="IOB1:SLEW[4]">IOB1:SLEW[4]</a></td><td>-</td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td></tr>
<tr><td>62</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:SLEW" title="IOB1:SLEW[5]">IOB1:SLEW[5]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3E.L3 bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td></tr>
<tr><td>34</td>
<td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:PDRIVE" title="IOB2:PDRIVE[0]">IOB2:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:SLEW" title="IOB2:SLEW[1]">IOB2:SLEW[1]</a></td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:DELAY_COMMON" title="IOB1:DELAY_COMMON">IOB1:DELAY_COMMON</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:OUTPUT_ENABLE" title="IOB2:OUTPUT_ENABLE[0]">IOB2:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:OUTPUT_ENABLE" title="IOB2:OUTPUT_ENABLE[1]">IOB2:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:SLEW" title="IOB2:SLEW[5]">IOB2:SLEW[5]</a></td></tr>
<tr><td>47</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:SLEW" title="IOB2:SLEW[2]">IOB2:SLEW[2]</a></td><td>-</td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[2]">IOB2:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:PDRIVE" title="IOB2:PDRIVE[2]">IOB2:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:SLEW" title="IOB2:SLEW[3]">IOB2:SLEW[3]</a></td><td>-</td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:SLEW" title="IOB2:SLEW[4]">IOB2:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:I_DELAY" title="IOB1:I_DELAY[1]">IOB1:I_DELAY[1]</a></td></tr>
<tr><td>52</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:NDRIVE" title="~IOB2:NDRIVE[2]">~IOB2:NDRIVE[2]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:OUTPUT_MISC" title="IOB2:OUTPUT_MISC">IOB2:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[0]">IOB1:IFF_DELAY[0]</a></td></tr>
<tr><td>54</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:I_DELAY" title="IOB1:I_DELAY[2]">IOB1:I_DELAY[2]</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[1]">IOB2:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:I_DELAY" title="IOB1:I_DELAY[0]">IOB1:I_DELAY[0]</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[0]">IOB2:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[1]">IOB1:IFF_DELAY[1]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td></tr>
<tr><td>58</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:NDRIVE" title="IOB2:NDRIVE[0]">IOB2:NDRIVE[0]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:OUTPUT_DIFF_GROUP" title="IOB3:OUTPUT_DIFF_GROUP[0]">IOB3:OUTPUT_DIFF_GROUP[0]</a></td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td></tr>
<tr><td>61</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:SLEW" title="IOB2:SLEW[0]">IOB2:SLEW[0]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3E.L3 bittile 2</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:DELAY_COMMON" title="IOB3:DELAY_COMMON">IOB3:DELAY_COMMON</a></td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:NDRIVE" title="IOB2:NDRIVE[1]">IOB2:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:PULL" title="IOB2:PULL[0]">IOB2:PULL[0]</a></td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:PDRIVE" title="~IOB2:PDRIVE[1]">~IOB2:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:PULL" title="IOB2:PULL[1]">IOB2:PULL[1]</a></td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:NDRIVE" title="IOB2:NDRIVE[3]">IOB2:NDRIVE[3]</a></td><td>-</td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:PDRIVE" title="~IOB2:PDRIVE[3]">~IOB2:PDRIVE[3]</a></td><td>-</td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:PULL" title="IOB2:PULL[2]">IOB2:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:I_DELAY" title="IOB3:I_DELAY[1]">IOB3:I_DELAY[1]</a></td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:PULL" title="IOB3:PULL[0]">IOB3:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:IFF_DELAY" title="IOB3:IFF_DELAY[0]">IOB3:IFF_DELAY[0]</a></td></tr>
<tr><td>11</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:I_DELAY" title="IOB3:I_DELAY[2]">IOB3:I_DELAY[2]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:PDRIVE" title="~IOB3:PDRIVE[1]">~IOB3:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:I_DELAY" title="IOB3:I_DELAY[0]">IOB3:I_DELAY[0]</a></td></tr>
<tr><td>13</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:IFF_DELAY" title="IOB3:IFF_DELAY[1]">IOB3:IFF_DELAY[1]</a></td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:NDRIVE" title="IOB3:NDRIVE[1]">IOB3:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:PDRIVE" title="~IOB3:PDRIVE[3]">~IOB3:PDRIVE[3]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:PULL" title="IOB3:PULL[2]">IOB3:PULL[2]</a></td><td>-</td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:NDRIVE" title="IOB3:NDRIVE[3]">IOB3:NDRIVE[3]</a></td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:SLEW" title="IOB3:SLEW[0]">IOB3:SLEW[0]</a></td><td>-</td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:NDRIVE" title="IOB3:NDRIVE[0]">IOB3:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:OUTPUT_DIFF" title="IOB3:OUTPUT_DIFF[0]">IOB3:OUTPUT_DIFF[0]</a></td><td>-</td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[0]">IOB3:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:OUTPUT_DIFF" title="IOB3:OUTPUT_DIFF[1]">IOB3:OUTPUT_DIFF[1]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:OUTPUT_MISC" title="IOB3:OUTPUT_MISC">IOB3:OUTPUT_MISC</a></td><td>-</td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:SLEW" title="IOB3:SLEW[1]">IOB3:SLEW[1]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:IFF_DELAY" title="IOB2:IFF_DELAY[1]">IOB2:IFF_DELAY[1]</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:SLEW" title="IOB3:SLEW[2]">IOB3:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:I_DELAY" title="IOB2:I_DELAY[0]">IOB2:I_DELAY[0]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[1]">IOB3:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:I_DELAY" title="IOB2:I_DELAY[2]">IOB2:I_DELAY[2]</a></td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[2]">IOB3:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:IFF_DELAY" title="IOB2:IFF_DELAY[0]">IOB2:IFF_DELAY[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:I_DELAY" title="IOB2:I_DELAY[1]">IOB2:I_DELAY[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:SLEW" title="IOB3:SLEW[3]">IOB3:SLEW[3]</a></td><td>-</td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:PDRIVE" title="IOB3:PDRIVE[2]">IOB3:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:SLEW" title="IOB3:SLEW[4]">IOB3:SLEW[4]</a></td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:PULL" title="IOB3:PULL[1]">IOB3:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[1]">IOB3:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:SLEW" title="IOB3:SLEW[5]">IOB3:SLEW[5]</a></td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L3-IOB2:DELAY_COMMON" title="IOB2:DELAY_COMMON">IOB2:DELAY_COMMON</a></td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[0]">IOB3:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:OUTPUT_DIFF_GROUP" title="IOB3:OUTPUT_DIFF_GROUP[1]">IOB3:OUTPUT_DIFF_GROUP[1]</a></td><td>-</td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:NDRIVE" title="~IOB3:NDRIVE[2]">~IOB3:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOBS.S3E.L3-IOB3:PDRIVE" title="IOB3:PDRIVE[0]">IOB3:PDRIVE[0]</a></td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L3-IOB0:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB1:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB2:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB3:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[0, 0, 6]</th><th>[0, 0, 1]</th><th>[0, 0, 3]</th></tr>
<tr><th>IOB1:PULL</th><th>[0, 0, 33]</th><th>[0, 0, 31]</th><th>[0, 0, 30]</th></tr>
<tr><th>IOB2:PULL</th><th>[2, 0, 9]</th><th>[2, 0, 5]</th><th>[2, 0, 2]</th></tr>
<tr><th>IOB3:PULL</th><th>[2, 0, 17]</th><th>[2, 0, 39]</th><th>[2, 0, 10]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L3-IOB0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB0:ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB0:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB1:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB1:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB1:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB2:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB2:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB3:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB3:OUTPUT_MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DELAY_COMMON</th><th>[0, 1, 43]</th></tr>
<tr><th>IOB0:ENABLE</th><th>[0, 0, 7]</th></tr>
<tr><th>IOB0:VREF</th><th>[0, 0, 8]</th></tr>
<tr><th>IOB1:DELAY_COMMON</th><th>[1, 1, 43]</th></tr>
<tr><th>IOB1:OUTPUT_MISC</th><th>[0, 0, 34]</th></tr>
<tr><th>IOB1:VREF</th><th>[0, 0, 38]</th></tr>
<tr><th>IOB2:DELAY_COMMON</th><th>[2, 1, 41]</th></tr>
<tr><th>IOB2:OUTPUT_MISC</th><th>[1, 0, 53]</th></tr>
<tr><th>IOB3:DELAY_COMMON</th><th>[2, 1, 0]</th></tr>
<tr><th>IOB3:OUTPUT_MISC</th><th>[2, 0, 27]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L3-IOB0:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB1:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[0, 0, 23]</th><th>[0, 0, 19]</th><th>[0, 0, 18]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[0, 0, 52]</th><th>[0, 1, 52]</th><th>[0, 0, 49]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L3-IOB1:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB2:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB3:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:NDRIVE</th><th>[0, 0, 37]</th><th>[0, 0, 36]</th><th>[0, 0, 27]</th><th>[0, 0, 44]</th></tr>
<tr><th>IOB2:NDRIVE</th><th>[2, 0, 7]</th><th>[1, 1, 52]</th><th>[2, 0, 1]</th><th>[1, 1, 58]</th></tr>
<tr><th>IOB3:NDRIVE</th><th>[2, 0, 18]</th><th>[2, 0, 44]</th><th>[2, 0, 14]</th><th>[2, 0, 22]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L3-IOB1:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB2:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB3:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:SLEW</th><th>[0, 0, 62]</th><th>[0, 0, 57]</th><th>[0, 0, 55]</th><th>[0, 0, 51]</th><th>[0, 0, 39]</th><th>[0, 0, 46]</th></tr>
<tr><th>IOB2:SLEW</th><th>[1, 1, 46]</th><th>[1, 0, 51]</th><th>[1, 0, 50]</th><th>[1, 0, 47]</th><th>[1, 0, 42]</th><th>[1, 0, 61]</th></tr>
<tr><th>IOB3:SLEW</th><th>[2, 0, 40]</th><th>[2, 0, 37]</th><th>[2, 0, 35]</th><th>[2, 0, 30]</th><th>[2, 0, 28]</th><th>[2, 0, 21]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L3-IOB1:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB2:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB3:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:PDRIVE</th><th>[0, 0, 35]</th><th>[0, 0, 56]</th><th>[0, 0, 29]</th><th>[0, 0, 53]</th></tr>
<tr><th>IOB2:PDRIVE</th><th>[2, 0, 8]</th><th>[1, 0, 49]</th><th>[2, 0, 3]</th><th>[1, 0, 41]</th></tr>
<tr><th>IOB3:PDRIVE</th><th>[2, 1, 14]</th><th>[2, 0, 36]</th><th>[2, 0, 12]</th><th>[2, 0, 46]</th></tr>
<tr><td>Mixed inversion</td><td>~[3]</td><td>[2]</td><td>~[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L3-IOB1:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB2:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB3:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB3:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB3:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[0, 1, 58]</th><th>[0, 0, 58]</th></tr>
<tr><th>IOB2:OUTPUT_ENABLE</th><th>[1, 0, 46]</th><th>[1, 0, 44]</th></tr>
<tr><th>IOB3:OUTPUT_DIFF</th><th>[2, 1, 26]</th><th>[2, 0, 25]</th></tr>
<tr><th>IOB3:OUTPUT_DIFF_GROUP</th><th>[2, 0, 43]</th><th>[1, 0, 59]</th></tr>
<tr><th>IOB3:OUTPUT_ENABLE</th><th>[2, 1, 39]</th><th>[2, 0, 42]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L3-IOB0:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB1:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB2:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB3:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IFF_DELAY</th><th>[0, 1, 56]</th><th>[0, 1, 53]</th></tr>
<tr><th>IOB1:IFF_DELAY</th><th>[1, 1, 56]</th><th>[1, 1, 53]</th></tr>
<tr><th>IOB2:IFF_DELAY</th><th>[2, 1, 29]</th><th>[2, 1, 32]</th></tr>
<tr><th>IOB3:IFF_DELAY</th><th>[2, 1, 13]</th><th>[2, 1, 10]</th></tr>
<tr><td>SDLY4_LDLY7</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY6</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY5</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L3-IOB0:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB1:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB2:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB3:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:I_DELAY</th><th>[0, 1, 54]</th><th>[0, 1, 51]</th><th>[0, 1, 55]</th></tr>
<tr><th>IOB1:I_DELAY</th><th>[1, 1, 54]</th><th>[1, 1, 51]</th><th>[1, 1, 55]</th></tr>
<tr><th>IOB2:I_DELAY</th><th>[2, 1, 31]</th><th>[2, 1, 33]</th><th>[2, 1, 30]</th></tr>
<tr><th>IOB3:I_DELAY</th><th>[2, 1, 11]</th><th>[2, 1, 9]</th><th>[2, 1, 12]</th></tr>
<tr><td>LDLY13</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SDLY7</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SDLY6_LDLY12</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SDLY5_LDLY11</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SDLY4_LDLY10</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY9</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY8</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L3-IOB2:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.L3-IOB3:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB2:IBUF_MODE</th><th>[1, 0, 48]</th><th>[1, 0, 55]</th><th>[1, 0, 56]</th></tr>
<tr><th>IOB3:IBUF_MODE</th><th>[2, 0, 32]</th><th>[2, 0, 31]</th><th>[2, 0, 26]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
<section id="iobs-s3e-l4">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3E.L4</span></code><a class="headerlink" href="#iobs-s3e-l4" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3E.L4 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB0:ENABLE" title="IOB0:ENABLE">IOB0:ENABLE</a></td><td>-</td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB0:VREF" title="IOB0:VREF">IOB0:VREF</a></td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td></tr>
<tr><td>12</td>
<td>-</td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td>-</td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:NDRIVE" title="IOB1:NDRIVE[1]">IOB1:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:PDRIVE" title="~IOB1:PDRIVE[1]">~IOB1:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:OUTPUT_MISC" title="IOB1:OUTPUT_MISC">IOB1:OUTPUT_MISC</a></td><td>-</td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:PDRIVE" title="~IOB1:PDRIVE[3]">~IOB1:PDRIVE[3]</a></td><td>-</td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:NDRIVE" title="~IOB1:NDRIVE[2]">~IOB1:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:NDRIVE" title="IOB1:NDRIVE[3]">IOB1:NDRIVE[3]</a></td><td>-</td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:VREF" title="IOB1:VREF">IOB1:VREF</a></td><td>-</td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:SLEW" title="IOB1:SLEW[1]">IOB1:SLEW[1]</a></td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td></tr>
<tr><td>42</td>
<td>-</td><td>-</td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:OUTPUT_DIFF_GROUP" title="IOB2:OUTPUT_DIFF_GROUP[0]">IOB2:OUTPUT_DIFF_GROUP[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB0:DELAY_COMMON" title="IOB0:DELAY_COMMON">IOB0:DELAY_COMMON</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:NDRIVE" title="IOB1:NDRIVE[0]">IOB1:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:SLEW" title="IOB1:SLEW[0]">IOB1:SLEW[0]</a></td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td></tr>
<tr><td>48</td>
<td>-</td><td>-</td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>50</td>
<td>-</td><td>-</td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:SLEW" title="IOB1:SLEW[2]">IOB1:SLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB0:I_DELAY" title="IOB0:I_DELAY[1]">IOB0:I_DELAY[1]</a></td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:PDRIVE" title="IOB1:PDRIVE[0]">IOB1:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[0]">IOB0:IFF_DELAY[0]</a></td></tr>
<tr><td>54</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB0:I_DELAY" title="IOB0:I_DELAY[2]">IOB0:I_DELAY[2]</a></td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:SLEW" title="IOB1:SLEW[3]">IOB1:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB0:I_DELAY" title="IOB0:I_DELAY[0]">IOB0:I_DELAY[0]</a></td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:PDRIVE" title="IOB1:PDRIVE[2]">IOB1:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB0:IFF_DELAY" title="IOB0:IFF_DELAY[1]">IOB0:IFF_DELAY[1]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:SLEW" title="IOB1:SLEW[4]">IOB1:SLEW[4]</a></td><td>-</td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td></tr>
<tr><td>61</td>
<td>-</td><td>-</td></tr>
<tr><td>62</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:SLEW" title="IOB1:SLEW[5]">IOB1:SLEW[5]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3E.L4 bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:DELAY_COMMON" title="IOB2:DELAY_COMMON">IOB2:DELAY_COMMON</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:I_DELAY" title="IOB2:I_DELAY[1]">IOB2:I_DELAY[1]</a></td></tr>
<tr><td>10</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:IFF_DELAY" title="IOB2:IFF_DELAY[0]">IOB2:IFF_DELAY[0]</a></td></tr>
<tr><td>11</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:I_DELAY" title="IOB2:I_DELAY[2]">IOB2:I_DELAY[2]</a></td></tr>
<tr><td>12</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:I_DELAY" title="IOB2:I_DELAY[0]">IOB2:I_DELAY[0]</a></td></tr>
<tr><td>13</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:IFF_DELAY" title="IOB2:IFF_DELAY[1]">IOB2:IFF_DELAY[1]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[1]">IOB1:IFF_DELAY[1]</a></td></tr>
<tr><td>30</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:I_DELAY" title="IOB1:I_DELAY[0]">IOB1:I_DELAY[0]</a></td></tr>
<tr><td>31</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:I_DELAY" title="IOB1:I_DELAY[2]">IOB1:I_DELAY[2]</a></td></tr>
<tr><td>32</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:IFF_DELAY" title="IOB1:IFF_DELAY[0]">IOB1:IFF_DELAY[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:I_DELAY" title="IOB1:I_DELAY[1]">IOB1:I_DELAY[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:PDRIVE" title="IOB2:PDRIVE[0]">IOB2:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB1:DELAY_COMMON" title="IOB1:DELAY_COMMON">IOB1:DELAY_COMMON</a></td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:SLEW" title="IOB2:SLEW[1]">IOB2:SLEW[1]</a></td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:OUTPUT_ENABLE" title="IOB2:OUTPUT_ENABLE[0]">IOB2:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:OUTPUT_ENABLE" title="IOB2:OUTPUT_ENABLE[1]">IOB2:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:SLEW" title="IOB2:SLEW[5]">IOB2:SLEW[5]</a></td></tr>
<tr><td>47</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:SLEW" title="IOB2:SLEW[2]">IOB2:SLEW[2]</a></td><td>-</td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[2]">IOB2:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:PDRIVE" title="IOB2:PDRIVE[2]">IOB2:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:SLEW" title="IOB2:SLEW[3]">IOB2:SLEW[3]</a></td><td>-</td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:SLEW" title="IOB2:SLEW[4]">IOB2:SLEW[4]</a></td><td>-</td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:OUTPUT_DIFF" title="IOB2:OUTPUT_DIFF[1]">IOB2:OUTPUT_DIFF[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:NDRIVE" title="~IOB2:NDRIVE[2]">~IOB2:NDRIVE[2]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:OUTPUT_MISC" title="IOB2:OUTPUT_MISC">IOB2:OUTPUT_MISC</a></td><td>-</td></tr>
<tr><td>54</td>
<td>-</td><td>-</td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[1]">IOB2:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[0]">IOB2:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:OUTPUT_DIFF" title="IOB2:OUTPUT_DIFF[0]">IOB2:OUTPUT_DIFF[0]</a></td><td>-</td></tr>
<tr><td>58</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:NDRIVE" title="IOB2:NDRIVE[0]">IOB2:NDRIVE[0]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:OUTPUT_DIFF_GROUP" title="IOB2:OUTPUT_DIFF_GROUP[1]">IOB2:OUTPUT_DIFF_GROUP[1]</a></td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td></tr>
<tr><td>61</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:SLEW" title="IOB2:SLEW[0]">IOB2:SLEW[0]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3E.L4 bittile 2</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:NDRIVE" title="IOB2:NDRIVE[1]">IOB2:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:PULL" title="IOB2:PULL[0]">IOB2:PULL[0]</a></td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:PDRIVE" title="~IOB2:PDRIVE[1]">~IOB2:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:PULL" title="IOB2:PULL[1]">IOB2:PULL[1]</a></td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:NDRIVE" title="IOB2:NDRIVE[3]">IOB2:NDRIVE[3]</a></td><td>-</td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:PDRIVE" title="~IOB2:PDRIVE[3]">~IOB2:PDRIVE[3]</a></td><td>-</td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB2:PULL" title="IOB2:PULL[2]">IOB2:PULL[2]</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:PULL" title="IOB3:PULL[0]">IOB3:PULL[0]</a></td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td>-</td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:PDRIVE" title="~IOB3:PDRIVE[1]">~IOB3:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:NDRIVE" title="IOB3:NDRIVE[1]">IOB3:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:PDRIVE" title="~IOB3:PDRIVE[3]">~IOB3:PDRIVE[3]</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:VREF" title="IOB3:VREF">IOB3:VREF</a></td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:PULL" title="IOB3:PULL[2]">IOB3:PULL[2]</a></td><td>-</td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:NDRIVE" title="IOB3:NDRIVE[3]">IOB3:NDRIVE[3]</a></td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:SLEW" title="IOB3:SLEW[0]">IOB3:SLEW[0]</a></td><td>-</td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:NDRIVE" title="IOB3:NDRIVE[0]">IOB3:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[0]">IOB3:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:OUTPUT_MISC" title="IOB3:OUTPUT_MISC">IOB3:OUTPUT_MISC</a></td><td>-</td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:SLEW" title="IOB3:SLEW[1]">IOB3:SLEW[1]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:SLEW" title="IOB3:SLEW[2]">IOB3:SLEW[2]</a></td><td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[1]">IOB3:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[2]">IOB3:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:PDRIVE" title="IOB3:PDRIVE[0]">IOB3:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>34</td>
<td>-</td><td>-</td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:SLEW" title="IOB3:SLEW[3]">IOB3:SLEW[3]</a></td><td>-</td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:PDRIVE" title="IOB3:PDRIVE[2]">IOB3:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:SLEW" title="IOB3:SLEW[4]">IOB3:SLEW[4]</a></td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:PULL" title="IOB3:PULL[1]">IOB3:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[1]">IOB3:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:SLEW" title="IOB3:SLEW[5]">IOB3:SLEW[5]</a></td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[0]">IOB3:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:OUTPUT_DIFF_GROUP" title="IOB4:OUTPUT_DIFF_GROUP[0]">IOB4:OUTPUT_DIFF_GROUP[0]</a></td><td>-</td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:NDRIVE" title="~IOB3:NDRIVE[2]">~IOB3:NDRIVE[2]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3E.L4 bittile 3</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:DELAY_COMMON" title="IOB4:DELAY_COMMON">IOB4:DELAY_COMMON</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td></tr>
<tr><td>8</td>
<td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:I_DELAY" title="IOB4:I_DELAY[1]">IOB4:I_DELAY[1]</a></td></tr>
<tr><td>10</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:IFF_DELAY" title="IOB4:IFF_DELAY[0]">IOB4:IFF_DELAY[0]</a></td></tr>
<tr><td>11</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:I_DELAY" title="IOB4:I_DELAY[2]">IOB4:I_DELAY[2]</a></td></tr>
<tr><td>12</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:I_DELAY" title="IOB4:I_DELAY[0]">IOB4:I_DELAY[0]</a></td></tr>
<tr><td>13</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:IFF_DELAY" title="IOB4:IFF_DELAY[1]">IOB4:IFF_DELAY[1]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:SLEW" title="IOB4:SLEW[1]">IOB4:SLEW[1]</a></td><td>-</td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[0]">IOB4:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:SLEW" title="IOB4:SLEW[2]">IOB4:SLEW[2]</a></td><td>-</td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[1]">IOB4:OUTPUT_ENABLE[1]</a></td><td>-</td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:PDRIVE" title="IOB4:PDRIVE[2]">IOB4:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:SLEW" title="IOB4:SLEW[5]">IOB4:SLEW[5]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:PDRIVE" title="IOB4:PDRIVE[0]">IOB4:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:IFF_DELAY" title="IOB3:IFF_DELAY[1]">IOB3:IFF_DELAY[1]</a></td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[2]">IOB4:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:I_DELAY" title="IOB3:I_DELAY[0]">IOB3:I_DELAY[0]</a></td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:SLEW" title="IOB4:SLEW[3]">IOB4:SLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:I_DELAY" title="IOB3:I_DELAY[2]">IOB3:I_DELAY[2]</a></td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:SLEW" title="IOB4:SLEW[4]">IOB4:SLEW[4]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:IFF_DELAY" title="IOB3:IFF_DELAY[0]">IOB3:IFF_DELAY[0]</a></td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:OUTPUT_MISC" title="IOB4:OUTPUT_MISC">IOB4:OUTPUT_MISC</a></td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:I_DELAY" title="IOB3:I_DELAY[1]">IOB3:I_DELAY[1]</a></td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[1]">IOB4:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[1]">IOB4:OUTPUT_DIFF[1]</a></td><td>-</td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[0]">IOB4:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[0]">IOB4:OUTPUT_DIFF[0]</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:NDRIVE" title="~IOB4:NDRIVE[2]">~IOB4:NDRIVE[2]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:SLEW" title="IOB4:SLEW[0]">IOB4:SLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB3:DELAY_COMMON" title="IOB3:DELAY_COMMON">IOB3:DELAY_COMMON</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:NDRIVE" title="IOB4:NDRIVE[0]">IOB4:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:OUTPUT_DIFF_GROUP" title="IOB4:OUTPUT_DIFF_GROUP[1]">IOB4:OUTPUT_DIFF_GROUP[1]</a></td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:NDRIVE" title="IOB4:NDRIVE[3]">IOB4:NDRIVE[3]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td></tr>
<tr><td>48</td>
<td>-</td><td>-</td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:PDRIVE" title="~IOB4:PDRIVE[3]">~IOB4:PDRIVE[3]</a></td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:PULL" title="IOB4:PULL[2]">IOB4:PULL[2]</a></td><td>-</td></tr>
<tr><td>51</td>
<td>-</td><td>-</td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:PDRIVE" title="~IOB4:PDRIVE[1]">~IOB4:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:PULL" title="IOB4:PULL[0]">IOB4:PULL[0]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:NDRIVE" title="IOB4:NDRIVE[1]">IOB4:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-IOBS.S3E.L4-IOB4:PULL" title="IOB4:PULL[1]">IOB4:PULL[1]</a></td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L4-IOB0:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB1:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB2:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB3:PULL"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB4:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[0, 0, 6]</th><th>[0, 0, 1]</th><th>[0, 0, 3]</th></tr>
<tr><th>IOB1:PULL</th><th>[0, 0, 33]</th><th>[0, 0, 31]</th><th>[0, 0, 30]</th></tr>
<tr><th>IOB2:PULL</th><th>[2, 0, 9]</th><th>[2, 0, 5]</th><th>[2, 0, 2]</th></tr>
<tr><th>IOB3:PULL</th><th>[2, 0, 17]</th><th>[2, 0, 39]</th><th>[2, 0, 10]</th></tr>
<tr><th>IOB4:PULL</th><th>[3, 0, 50]</th><th>[3, 0, 54]</th><th>[3, 1, 52]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L4-IOB0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB0:ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB0:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB1:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB1:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB1:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB2:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB2:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB3:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB3:OUTPUT_MISC"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB3:VREF"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB4:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB4:OUTPUT_MISC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DELAY_COMMON</th><th>[0, 1, 43]</th></tr>
<tr><th>IOB0:ENABLE</th><th>[0, 0, 7]</th></tr>
<tr><th>IOB0:VREF</th><th>[0, 0, 8]</th></tr>
<tr><th>IOB1:DELAY_COMMON</th><th>[1, 1, 41]</th></tr>
<tr><th>IOB1:OUTPUT_MISC</th><th>[0, 0, 34]</th></tr>
<tr><th>IOB1:VREF</th><th>[0, 0, 38]</th></tr>
<tr><th>IOB2:DELAY_COMMON</th><th>[1, 1, 0]</th></tr>
<tr><th>IOB2:OUTPUT_MISC</th><th>[1, 0, 53]</th></tr>
<tr><th>IOB3:DELAY_COMMON</th><th>[3, 1, 41]</th></tr>
<tr><th>IOB3:OUTPUT_MISC</th><th>[2, 0, 27]</th></tr>
<tr><th>IOB3:VREF</th><th>[2, 0, 15]</th></tr>
<tr><th>IOB4:DELAY_COMMON</th><th>[3, 1, 0]</th></tr>
<tr><th>IOB4:OUTPUT_MISC</th><th>[3, 0, 33]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L4-IOB0:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[0, 0, 23]</th><th>[0, 0, 19]</th><th>[0, 0, 18]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L4-IOB1:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB2:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB2:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB2:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB3:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB4:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB4:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB4:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[0, 1, 58]</th><th>[0, 0, 58]</th></tr>
<tr><th>IOB2:OUTPUT_DIFF</th><th>[1, 0, 52]</th><th>[1, 0, 57]</th></tr>
<tr><th>IOB2:OUTPUT_DIFF_GROUP</th><th>[1, 0, 59]</th><th>[0, 0, 43]</th></tr>
<tr><th>IOB2:OUTPUT_ENABLE</th><th>[1, 0, 46]</th><th>[1, 0, 44]</th></tr>
<tr><th>IOB3:OUTPUT_ENABLE</th><th>[2, 1, 39]</th><th>[2, 0, 42]</th></tr>
<tr><th>IOB4:OUTPUT_DIFF</th><th>[3, 0, 36]</th><th>[3, 0, 38]</th></tr>
<tr><th>IOB4:OUTPUT_DIFF_GROUP</th><th>[3, 0, 44]</th><th>[2, 0, 43]</th></tr>
<tr><th>IOB4:OUTPUT_ENABLE</th><th>[3, 0, 25]</th><th>[3, 0, 22]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L4-IOB1:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB2:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB3:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB4:NDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:NDRIVE</th><th>[0, 0, 37]</th><th>[0, 0, 36]</th><th>[0, 0, 27]</th><th>[0, 0, 44]</th></tr>
<tr><th>IOB2:NDRIVE</th><th>[2, 0, 7]</th><th>[1, 1, 52]</th><th>[2, 0, 1]</th><th>[1, 1, 58]</th></tr>
<tr><th>IOB3:NDRIVE</th><th>[2, 0, 18]</th><th>[2, 0, 44]</th><th>[2, 0, 14]</th><th>[2, 0, 22]</th></tr>
<tr><th>IOB4:NDRIVE</th><th>[3, 1, 46]</th><th>[3, 1, 39]</th><th>[3, 0, 53]</th><th>[3, 0, 43]</th></tr>
<tr><td>Mixed inversion</td><td>[3]</td><td>~[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L4-IOB1:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB2:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB3:SLEW"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB4:SLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:SLEW</th><th>[0, 0, 62]</th><th>[0, 0, 57]</th><th>[0, 0, 55]</th><th>[0, 0, 51]</th><th>[0, 0, 39]</th><th>[0, 0, 46]</th></tr>
<tr><th>IOB2:SLEW</th><th>[1, 1, 46]</th><th>[1, 0, 51]</th><th>[1, 0, 50]</th><th>[1, 0, 47]</th><th>[1, 0, 42]</th><th>[1, 0, 61]</th></tr>
<tr><th>IOB3:SLEW</th><th>[2, 0, 40]</th><th>[2, 0, 37]</th><th>[2, 0, 35]</th><th>[2, 0, 30]</th><th>[2, 0, 28]</th><th>[2, 0, 21]</th></tr>
<tr><th>IOB4:SLEW</th><th>[3, 1, 26]</th><th>[3, 0, 32]</th><th>[3, 0, 31]</th><th>[3, 0, 24]</th><th>[3, 0, 21]</th><th>[3, 0, 41]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L4-IOB1:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB2:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB3:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB4:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:IBUF_MODE</th><th>[0, 0, 52]</th><th>[0, 1, 52]</th><th>[0, 0, 49]</th></tr>
<tr><th>IOB2:IBUF_MODE</th><th>[1, 0, 48]</th><th>[1, 0, 55]</th><th>[1, 0, 56]</th></tr>
<tr><th>IOB3:IBUF_MODE</th><th>[2, 0, 32]</th><th>[2, 0, 31]</th><th>[2, 0, 26]</th></tr>
<tr><th>IOB4:IBUF_MODE</th><th>[3, 0, 30]</th><th>[3, 0, 34]</th><th>[3, 0, 37]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>CMOS_LV</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>VREF</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CMOS_HV</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L4-IOB1:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB2:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB3:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB4:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB1:PDRIVE</th><th>[0, 0, 35]</th><th>[0, 0, 56]</th><th>[0, 0, 29]</th><th>[0, 0, 53]</th></tr>
<tr><th>IOB2:PDRIVE</th><th>[2, 0, 8]</th><th>[1, 0, 49]</th><th>[2, 0, 3]</th><th>[1, 0, 41]</th></tr>
<tr><th>IOB3:PDRIVE</th><th>[2, 1, 14]</th><th>[2, 0, 36]</th><th>[2, 0, 12]</th><th>[2, 0, 33]</th></tr>
<tr><th>IOB4:PDRIVE</th><th>[3, 0, 49]</th><th>[3, 0, 26]</th><th>[3, 0, 52]</th><th>[3, 0, 28]</th></tr>
<tr><td>Mixed inversion</td><td>~[3]</td><td>[2]</td><td>~[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L4-IOB0:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB1:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB2:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB3:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB4:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IFF_DELAY</th><th>[0, 1, 56]</th><th>[0, 1, 53]</th></tr>
<tr><th>IOB1:IFF_DELAY</th><th>[1, 1, 29]</th><th>[1, 1, 32]</th></tr>
<tr><th>IOB2:IFF_DELAY</th><th>[1, 1, 13]</th><th>[1, 1, 10]</th></tr>
<tr><th>IOB3:IFF_DELAY</th><th>[3, 1, 29]</th><th>[3, 1, 32]</th></tr>
<tr><th>IOB4:IFF_DELAY</th><th>[3, 1, 13]</th><th>[3, 1, 10]</th></tr>
<tr><td>SDLY4_LDLY7</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY6</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY5</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3E.L4-IOB0:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB1:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB2:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB3:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3E.L4-IOB4:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:I_DELAY</th><th>[0, 1, 54]</th><th>[0, 1, 51]</th><th>[0, 1, 55]</th></tr>
<tr><th>IOB1:I_DELAY</th><th>[1, 1, 31]</th><th>[1, 1, 33]</th><th>[1, 1, 30]</th></tr>
<tr><th>IOB2:I_DELAY</th><th>[1, 1, 11]</th><th>[1, 1, 9]</th><th>[1, 1, 12]</th></tr>
<tr><th>IOB3:I_DELAY</th><th>[3, 1, 31]</th><th>[3, 1, 33]</th><th>[3, 1, 30]</th></tr>
<tr><th>IOB4:I_DELAY</th><th>[3, 1, 11]</th><th>[3, 1, 9]</th><th>[3, 1, 12]</th></tr>
<tr><td>LDLY13</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>SDLY7</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SDLY6_LDLY12</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SDLY5_LDLY11</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SDLY4_LDLY10</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SDLY3_LDLY9</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SDLY2_LDLY8</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SDLY1</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
</section>
<section id="i-o-buffers-spartan-3a">
<h2>I/O buffers — Spartan 3A<a class="headerlink" href="#i-o-buffers-spartan-3a" title="Link to this heading"></a></h2>
<div class="admonition-todo admonition" id="id5">
<p class="admonition-title">Todo</p>
<p>document</p>
</div>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="3">IOSTD:S3A.TB:PDRIVE</th><th colspan="3">IOSTD:S3A.TB:NDRIVE</th></tr>
<tr><th>[2]</th><th>[1]</th><th>[0]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>BLVDS_25</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_III_18</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_I_18</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.2</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15.2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15.4</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15.6</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.4</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.6</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.8</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.12</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.6</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.8</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.12</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.16</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.6</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.8</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.12</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.16</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.24</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.6</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.8</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCI33_3</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>PCI66_3</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>PCIX</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SSTL18_I</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SSTL2_I</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SSTL3_I</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SSTL3_II</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="4">IOSTD:S3A.TB:PSLEW</th><th colspan="4">IOSTD:S3A.TB:NSLEW</th></tr>
<tr><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>BLVDS_25.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>BLVDS_25.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III_18.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III_18.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_18.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_18.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.FAST.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.FAST.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.QUIETIO.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.QUIETIO.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.SLOW.2.5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.SLOW.3.3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15.FAST.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.FAST.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.QUIETIO.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.QUIETIO.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.SLOW.2.5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.SLOW.3.3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.FAST.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.FAST.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.QUIETIO.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.QUIETIO.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.SLOW.2.5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.SLOW.3.3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.FAST.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.FAST.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.QUIETIO.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.QUIETIO.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.SLOW.2.5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.SLOW.3.3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.FAST.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.FAST.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.QUIETIO.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.QUIETIO.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.SLOW.2.5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.SLOW.3.3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.FAST.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL.FAST.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL.QUIETIO.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.QUIETIO.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.SLOW.2.5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL.SLOW.3.3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>PCI33_3.2.5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCI33_3.3.3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>PCI66_3.2.5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>PCI66_3.3.3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCIX.2.5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCIX.3.3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SSTL18_I.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_I.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_I.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_I.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL3_I.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL3_I.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL3_II.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL3_II.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="4">IOSTD:S3A.TB:OUTPUT_DIFF</th></tr>
<tr><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>LVDS_25</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>LVDS_33</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>MINI_LVDS_25</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>MINI_LVDS_33</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PPDS_25</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>PPDS_33</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>RSDS_25</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>RSDS_33</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>TERM</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>TMDS_33</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="3">IOSTD:S3A.LR:PDRIVE</th><th colspan="3">IOSTD:S3A.LR:NDRIVE</th></tr>
<tr><th>[2]</th><th>[1]</th><th>[0]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>BLVDS_25</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>HSTL_III</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_III_18</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>HSTL_II_18</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>HSTL_I_18</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.2</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS12.4</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS12.6</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15.12</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15.4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15.6</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15.8</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.12</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.16</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS18.2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.4</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.6</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.8</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.12</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.16</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS25.2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.24</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.6</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.8</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.12</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.16</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVCMOS33.2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.24</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.6</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.8</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.12</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.16</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>LVTTL.2</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.24</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.4</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.6</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.8</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>OFF</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCI33_3</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>PCI66_3</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>PCIX</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>SSTL18_I</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>SSTL18_II</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL2_I</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SSTL2_II</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>SSTL3_I</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>SSTL3_II</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
</table>
<table class="docutils align-default">
<tr><th rowspan="2">Name</th><th colspan="4">IOSTD:S3A.LR:PSLEW</th><th colspan="4">IOSTD:S3A.LR:NSLEW</th></tr>
<tr><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th><th>[3]</th><th>[2]</th><th>[1]</th><th>[0]</th></tr>
<tr><td>BLVDS_25.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>BLVDS_25.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III_18.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_III_18.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_18.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_II_18.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_18.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>HSTL_I_18.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.FAST.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.FAST.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.QUIETIO.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.QUIETIO.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS12.SLOW.2.5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS12.SLOW.3.3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS15.FAST.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.FAST.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.QUIETIO.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.QUIETIO.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS15.SLOW.2.5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS15.SLOW.3.3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS18.FAST.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.FAST.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.QUIETIO.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.QUIETIO.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS18.SLOW.2.5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS18.SLOW.3.3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS25.FAST.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.FAST.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.QUIETIO.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.QUIETIO.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS25.SLOW.2.5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS25.SLOW.3.3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVCMOS33.FAST.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.FAST.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.QUIETIO.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.QUIETIO.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVCMOS33.SLOW.2.5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVCMOS33.SLOW.3.3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>LVTTL.FAST.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL.FAST.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL.QUIETIO.2.5</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.QUIETIO.3.3</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>LVTTL.SLOW.2.5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>LVTTL.SLOW.3.3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>PCI33_3.2.5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCI33_3.3.3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>PCI66_3.2.5</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>PCI66_3.3.3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCIX.2.5</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>PCIX.3.3</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>SSTL18_I.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_I.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL18_II.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_I.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_I.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_II.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL2_II.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL3_I.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL3_I.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL3_II.2.5</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>SSTL3_II.3.3</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr>
</table>
<section id="iobs-s3a-t2">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3A.T2</span></code><a class="headerlink" href="#iobs-s3a-t2" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3A.T2 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:PSLEW" title="IOB1:PSLEW[2]">IOB1:PSLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:NSLEW" title="IOB1:NSLEW[2]">IOB1:NSLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB2:I_DELAY" title="~IOB2:I_DELAY[0]">~IOB2:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB2:DELAY_VARIABLE" title="IOB2:DELAY_VARIABLE">IOB2:DELAY_VARIABLE</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:I_DELAY" title="~IOB1:I_DELAY[1]">~IOB1:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:PCI_CLAMP" title="IOB1:PCI_CLAMP">IOB1:PCI_CLAMP</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:I_DELAY" title="~IOB1:I_DELAY[2]">~IOB1:I_DELAY[2]</a></td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:SUSPEND" title="IOB0:SUSPEND[3]">IOB0:SUSPEND[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:VREF" title="IOB0:VREF">IOB0:VREF</a></td><td>-</td><td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:PSLEW" title="IOB1:PSLEW[0]">IOB1:PSLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB2:I_DELAY" title="~IOB2:I_DELAY[2]">~IOB2:I_DELAY[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB2:I_DELAY" title="~IOB2:I_DELAY[1]">~IOB2:I_DELAY[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[0]">IOB1:OUTPUT_DIFF[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB2:PULL" title="IOB2:PULL[0]">IOB2:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:PDRIVE" title="~IOB0:PDRIVE[1]">~IOB0:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:I_DELAY" title="~IOB0:I_DELAY[0]">~IOB0:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:PSLEW" title="IOB0:PSLEW[0]">IOB0:PSLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:PSLEW" title="IOB0:PSLEW[3]">IOB0:PSLEW[3]</a></td></tr>
<tr><td>2</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:PSLEW" title="IOB1:PSLEW[1]">IOB1:PSLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:NSLEW" title="IOB1:NSLEW[1]">IOB1:NSLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:VREF" title="IOB1:VREF">IOB1:VREF</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:SUSPEND" title="IOB1:SUSPEND[1]">IOB1:SUSPEND[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:SUSPEND" title="IOB1:SUSPEND[0]">IOB1:SUSPEND[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:PDRIVE" title="~IOB1:PDRIVE[1]">~IOB1:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:PDRIVE" title="IOB1:PDRIVE[2]">IOB1:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[3]">IOB1:OUTPUT_DIFF[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB2:PULL" title="IOB2:PULL[1]">IOB2:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:OUTPUT_DIFF_GROUP" title="IOB1:OUTPUT_DIFF_GROUP[1]">IOB1:OUTPUT_DIFF_GROUP[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:NDRIVE" title="IOB0:NDRIVE[0]">IOB0:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:PDRIVE" title="IOB0:PDRIVE[0]">IOB0:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:SUSPEND" title="IOB0:SUSPEND[1]">IOB0:SUSPEND[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:NSLEW" title="IOB0:NSLEW[1]">IOB0:NSLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:NSLEW" title="IOB0:NSLEW[2]">IOB0:NSLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:PSLEW" title="IOB0:PSLEW[1]">IOB0:PSLEW[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:PCI_INPUT" title="IOB1:PCI_INPUT">IOB1:PCI_INPUT</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:DELAY_VARIABLE" title="IOB1:DELAY_VARIABLE">IOB1:DELAY_VARIABLE</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:SUSPEND" title="IOB1:SUSPEND[2]">IOB1:SUSPEND[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:NDRIVE" title="IOB1:NDRIVE[0]">IOB1:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:PDRIVE" title="IOB1:PDRIVE[0]">IOB1:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[1]">IOB1:OUTPUT_DIFF[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:PDRIVE" title="IOB0:PDRIVE[2]">IOB0:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:PCI_CLAMP" title="IOB0:PCI_CLAMP">IOB0:PCI_CLAMP</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:NDRIVE" title="IOB0:NDRIVE[2]">IOB0:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:DELAY_VARIABLE" title="IOB0:DELAY_VARIABLE">IOB0:DELAY_VARIABLE</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:NSLEW" title="IOB0:NSLEW[0]">IOB0:NSLEW[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:PCI_INPUT" title="IOB0:PCI_INPUT">IOB0:PCI_INPUT</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:PSLEW" title="IOB1:PSLEW[3]">IOB1:PSLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:SUSPEND" title="IOB1:SUSPEND[3]">IOB1:SUSPEND[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:NDRIVE" title="IOB1:NDRIVE[2]">IOB1:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:NDRIVE" title="~IOB1:NDRIVE[1]">~IOB1:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:OUTPUT_DIFF_GROUP" title="IOB1:OUTPUT_DIFF_GROUP[0]">IOB1:OUTPUT_DIFF_GROUP[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[2]">IOB1:OUTPUT_DIFF[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:SUSPEND" title="IOB0:SUSPEND[0]">IOB0:SUSPEND[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:NDRIVE" title="~IOB0:NDRIVE[1]">~IOB0:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:I_DELAY" title="~IOB0:I_DELAY[1]">~IOB0:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:SUSPEND" title="IOB0:SUSPEND[2]">IOB0:SUSPEND[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:NSLEW" title="IOB0:NSLEW[3]">IOB0:NSLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:PSLEW" title="IOB0:PSLEW[2]">IOB0:PSLEW[2]</a></td></tr>
<tr><td>5</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:NSLEW" title="IOB1:NSLEW[3]">IOB1:NSLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:I_DELAY" title="~IOB1:I_DELAY[0]">~IOB1:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB2:IFF_DELAY" title="~IOB2:IFF_DELAY[0]">~IOB2:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB2:IFF_DELAY" title="~IOB2:IFF_DELAY[1]">~IOB2:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:NSLEW" title="IOB1:NSLEW[0]">IOB1:NSLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB2:DELAY_COMMON" title="~IOB2:DELAY_COMMON">~IOB2:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:DELAY_COMMON" title="~IOB1:DELAY_COMMON">~IOB1:DELAY_COMMON</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:IFF_DELAY" title="~IOB1:IFF_DELAY[0]">~IOB1:IFF_DELAY[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB1:IFF_DELAY" title="~IOB1:IFF_DELAY[1]">~IOB1:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:I_DELAY" title="~IOB0:I_DELAY[2]">~IOB0:I_DELAY[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:IFF_DELAY" title="~IOB0:IFF_DELAY[1]">~IOB0:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:IFF_DELAY" title="~IOB0:IFF_DELAY[0]">~IOB0:IFF_DELAY[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB0:DELAY_COMMON" title="~IOB0:DELAY_COMMON">~IOB0:DELAY_COMMON</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3A.T2 bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:NSLEW" title="IOB4:NSLEW[3]">IOB4:NSLEW[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:PULL" title="IOB4:PULL[0]">IOB4:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[3]">IOB4:OUTPUT_DIFF[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:NDRIVE" title="IOB4:NDRIVE[0]">IOB4:NDRIVE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:NDRIVE" title="~IOB3:NDRIVE[1]">~IOB3:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:PULL" title="IOB3:PULL[2]">IOB3:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:PSLEW" title="IOB4:PSLEW[3]">IOB4:PSLEW[3]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:SUSPEND" title="IOB4:SUSPEND[1]">IOB4:SUSPEND[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:I_DELAY" title="~IOB3:I_DELAY[0]">~IOB3:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:I_DELAY" title="~IOB3:I_DELAY[1]">~IOB3:I_DELAY[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB2:VREF" title="IOB2:VREF">IOB2:VREF</a></td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:NSLEW" title="IOB4:NSLEW[2]">IOB4:NSLEW[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:NDRIVE" title="IOB4:NDRIVE[2]">IOB4:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:PDRIVE" title="IOB4:PDRIVE[0]">IOB4:PDRIVE[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:PULL" title="IOB3:PULL[1]">IOB3:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:PDRIVE" title="~IOB3:PDRIVE[1]">~IOB3:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[2]">IOB3:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:PCI_INPUT" title="IOB4:PCI_INPUT">IOB4:PCI_INPUT</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:PULL" title="IOB4:PULL[2]">IOB4:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:NSLEW" title="IOB3:NSLEW[0]">IOB3:NSLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:NSLEW" title="IOB3:NSLEW[3]">IOB3:NSLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:PCI_INPUT" title="IOB3:PCI_INPUT">IOB3:PCI_INPUT</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[0]">IOB2:IBUF_MODE[0]</a></td></tr>
<tr><td>2</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:NSLEW" title="IOB4:NSLEW[1]">IOB4:NSLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[1]">IOB4:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:NDRIVE" title="~IOB4:NDRIVE[1]">~IOB4:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:PDRIVE" title="~IOB4:PDRIVE[1]">~IOB4:PDRIVE[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:PULL" title="IOB3:PULL[0]">IOB3:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:PDRIVE" title="IOB3:PDRIVE[0]">IOB3:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:NDRIVE" title="IOB3:NDRIVE[0]">IOB3:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:PSLEW" title="IOB4:PSLEW[1]">IOB4:PSLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:SUSPEND" title="IOB3:SUSPEND[3]">IOB3:SUSPEND[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:I_DELAY" title="~IOB4:I_DELAY[0]">~IOB4:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:SUSPEND" title="IOB4:SUSPEND[0]">IOB4:SUSPEND[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[1]">IOB3:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:NSLEW" title="IOB3:NSLEW[2]">IOB3:NSLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:PSLEW" title="IOB3:PSLEW[1]">IOB3:PSLEW[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[1]">IOB2:IBUF_MODE[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:NSLEW" title="IOB4:NSLEW[0]">IOB4:NSLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:DELAY_VARIABLE" title="IOB4:DELAY_VARIABLE">IOB4:DELAY_VARIABLE</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:PDRIVE" title="IOB4:PDRIVE[2]">IOB4:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:PULL" title="IOB4:PULL[1]">IOB4:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[0]">IOB4:OUTPUT_DIFF[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:PCI_CLAMP" title="IOB4:PCI_CLAMP">IOB4:PCI_CLAMP</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:OUTPUT_DIFF_GROUP" title="IOB4:OUTPUT_DIFF_GROUP[1]">IOB4:OUTPUT_DIFF_GROUP[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:PDRIVE" title="IOB3:PDRIVE[2]">IOB3:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:PCI_CLAMP" title="IOB3:PCI_CLAMP">IOB3:PCI_CLAMP</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:PSLEW" title="IOB4:PSLEW[0]">IOB4:PSLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:NDRIVE" title="IOB3:NDRIVE[2]">IOB3:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:I_DELAY" title="~IOB4:I_DELAY[1]">~IOB4:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:SUSPEND" title="IOB3:SUSPEND[1]">IOB3:SUSPEND[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:NSLEW" title="IOB3:NSLEW[1]">IOB3:NSLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:PSLEW" title="IOB3:PSLEW[0]">IOB3:PSLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:PSLEW" title="IOB3:PSLEW[3]">IOB3:PSLEW[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[2]">IOB2:IBUF_MODE[2]</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:SUSPEND" title="IOB4:SUSPEND[2]">IOB4:SUSPEND[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:SUSPEND" title="IOB4:SUSPEND[3]">IOB4:SUSPEND[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[1]">IOB4:OUTPUT_DIFF[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:OUTPUT_DIFF_GROUP" title="IOB4:OUTPUT_DIFF_GROUP[0]">IOB4:OUTPUT_DIFF_GROUP[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[2]">IOB4:OUTPUT_DIFF[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:SUSPEND" title="IOB3:SUSPEND[0]">IOB3:SUSPEND[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[0]">IOB3:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:PSLEW" title="IOB4:PSLEW[2]">IOB4:PSLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[1]">IOB3:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[0]">IOB3:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[0]">IOB4:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:SUSPEND" title="IOB3:SUSPEND[2]">IOB3:SUSPEND[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:DELAY_VARIABLE" title="IOB3:DELAY_VARIABLE">IOB3:DELAY_VARIABLE</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:PSLEW" title="IOB3:PSLEW[2]">IOB3:PSLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB2:PCI_INPUT" title="IOB2:PCI_INPUT">IOB2:PCI_INPUT</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB2:PULL" title="IOB2:PULL[2]">IOB2:PULL[2]</a></td></tr>
<tr><td>5</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[0]">IOB4:OUTPUT_ENABLE[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[1]">IOB4:IBUF_MODE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:DELAY_COMMON" title="~IOB4:DELAY_COMMON">~IOB4:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[2]">IOB4:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:IFF_DELAY" title="~IOB4:IFF_DELAY[0]">~IOB4:IFF_DELAY[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:IFF_DELAY" title="~IOB4:IFF_DELAY[1]">~IOB4:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB4:I_DELAY" title="~IOB4:I_DELAY[2]">~IOB4:I_DELAY[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:I_DELAY" title="~IOB3:I_DELAY[2]">~IOB3:I_DELAY[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:IFF_DELAY" title="~IOB3:IFF_DELAY[1]">~IOB3:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:IFF_DELAY" title="~IOB3:IFF_DELAY[0]">~IOB3:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.T2-IOB3:DELAY_COMMON" title="~IOB3:DELAY_COMMON">~IOB3:DELAY_COMMON</a></td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.T2-IOB0:NSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB0:PSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB1:NSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB1:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB1:PSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB3:NSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB3:PSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB4:NSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB4:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB4:PSLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NSLEW</th><th>[0, 17, 4]</th><th>[0, 17, 2]</th><th>[0, 16, 2]</th><th>[0, 16, 3]</th></tr>
<tr><th>IOB0:PSLEW</th><th>[0, 18, 1]</th><th>[0, 18, 4]</th><th>[0, 18, 2]</th><th>[0, 17, 1]</th></tr>
<tr><th>IOB1:NSLEW</th><th>[0, 1, 5]</th><th>[0, 2, 0]</th><th>[0, 2, 2]</th><th>[0, 5, 5]</th></tr>
<tr><th>IOB1:OUTPUT_DIFF</th><th>[0, 8, 2]</th><th>[0, 11, 4]</th><th>[0, 7, 3]</th><th>[0, 8, 1]</th></tr>
<tr><th>IOB1:PSLEW</th><th>[0, 1, 4]</th><th>[0, 1, 0]</th><th>[0, 1, 2]</th><th>[0, 1, 1]</th></tr>
<tr><th>IOB3:NSLEW</th><th>[1, 15, 1]</th><th>[1, 15, 2]</th><th>[1, 14, 3]</th><th>[1, 14, 1]</th></tr>
<tr><th>IOB3:PSLEW</th><th>[1, 16, 3]</th><th>[1, 16, 4]</th><th>[1, 16, 2]</th><th>[1, 15, 3]</th></tr>
<tr><th>IOB4:NSLEW</th><th>[1, 1, 0]</th><th>[1, 1, 1]</th><th>[1, 1, 2]</th><th>[1, 1, 3]</th></tr>
<tr><th>IOB4:OUTPUT_DIFF</th><th>[1, 5, 0]</th><th>[1, 7, 4]</th><th>[1, 4, 4]</th><th>[1, 5, 3]</th></tr>
<tr><th>IOB4:PSLEW</th><th>[1, 10, 0]</th><th>[1, 10, 4]</th><th>[1, 10, 2]</th><th>[1, 10, 3]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.T2-IOB0:DELAY_VARIABLE"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB0:PCI_CLAMP"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB0:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB0:VREF"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB1:DELAY_VARIABLE"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB1:PCI_CLAMP"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB1:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB1:VREF"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB2:DELAY_VARIABLE"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB2:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB2:VREF"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB3:DELAY_VARIABLE"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB3:PCI_CLAMP"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB3:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB4:DELAY_VARIABLE"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB4:PCI_CLAMP"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB4:PCI_INPUT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DELAY_VARIABLE</th><th>[0, 15, 3]</th></tr>
<tr><th>IOB0:PCI_CLAMP</th><th>[0, 12, 3]</th></tr>
<tr><th>IOB0:PCI_INPUT</th><th>[0, 18, 3]</th></tr>
<tr><th>IOB0:VREF</th><th>[0, 15, 0]</th></tr>
<tr><th>IOB1:DELAY_VARIABLE</th><th>[0, 2, 3]</th></tr>
<tr><th>IOB1:PCI_CLAMP</th><th>[0, 6, 0]</th></tr>
<tr><th>IOB1:PCI_INPUT</th><th>[0, 1, 3]</th></tr>
<tr><th>IOB1:VREF</th><th>[0, 3, 2]</th></tr>
<tr><th>IOB2:DELAY_VARIABLE</th><th>[0, 4, 0]</th></tr>
<tr><th>IOB2:PCI_INPUT</th><th>[1, 17, 4]</th></tr>
<tr><th>IOB2:VREF</th><th>[1, 18, 0]</th></tr>
<tr><th>IOB3:DELAY_VARIABLE</th><th>[1, 15, 4]</th></tr>
<tr><th>IOB3:PCI_CLAMP</th><th>[1, 9, 3]</th></tr>
<tr><th>IOB3:PCI_INPUT</th><th>[1, 16, 1]</th></tr>
<tr><th>IOB4:DELAY_VARIABLE</th><th>[1, 2, 3]</th></tr>
<tr><th>IOB4:PCI_CLAMP</th><th>[1, 6, 3]</th></tr>
<tr><th>IOB4:PCI_INPUT</th><th>[1, 10, 1]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.T2-IOB0:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB1:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB1:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB3:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB4:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB4:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[0, 16, 1]</th><th>[0, 15, 4]</th></tr>
<tr><th>IOB1:OUTPUT_DIFF_GROUP</th><th>[0, 11, 2]</th><th>[0, 8, 4]</th></tr>
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[0, 3, 1]</th><th>[0, 2, 4]</th></tr>
<tr><th>IOB3:OUTPUT_ENABLE</th><th>[1, 14, 2]</th><th>[1, 12, 4]</th></tr>
<tr><th>IOB4:OUTPUT_DIFF_GROUP</th><th>[1, 7, 3]</th><th>[1, 5, 4]</th></tr>
<tr><th>IOB4:OUTPUT_ENABLE</th><th>[1, 2, 2]</th><th>[1, 1, 5]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.T2-IOB0:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB1:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB2:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB3:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB4:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:I_DELAY</th><th>[0, 14, 5]</th><th>[0, 14, 4]</th><th>[0, 15, 1]</th></tr>
<tr><th>IOB1:I_DELAY</th><th>[0, 8, 0]</th><th>[0, 5, 0]</th><th>[0, 2, 5]</th></tr>
<tr><th>IOB2:I_DELAY</th><th>[0, 2, 1]</th><th>[0, 6, 1]</th><th>[0, 3, 0]</th></tr>
<tr><th>IOB3:I_DELAY</th><th>[1, 14, 5]</th><th>[1, 15, 0]</th><th>[1, 14, 0]</th></tr>
<tr><th>IOB4:I_DELAY</th><th>[1, 12, 5]</th><th>[1, 12, 3]</th><th>[1, 12, 2]</th></tr>
<tr><td>Inverted</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.T2-IOB0:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB1:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB2:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB3:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB4:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IFF_DELAY</th><th>[0, 15, 5]</th><th>[0, 16, 5]</th></tr>
<tr><th>IOB1:IFF_DELAY</th><th>[0, 11, 5]</th><th>[0, 9, 5]</th></tr>
<tr><th>IOB2:IFF_DELAY</th><th>[0, 4, 5]</th><th>[0, 3, 5]</th></tr>
<tr><th>IOB3:IFF_DELAY</th><th>[1, 16, 5]</th><th>[1, 17, 5]</th></tr>
<tr><th>IOB4:IFF_DELAY</th><th>[1, 11, 5]</th><th>[1, 9, 5]</th></tr>
<tr><td>Inverted</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.T2-IOB0:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB1:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB3:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB4:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[0, 12, 1]</th><th>[0, 14, 3]</th><th>[0, 14, 1]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[0, 5, 4]</th><th>[0, 4, 3]</th><th>[0, 4, 1]</th></tr>
<tr><th>IOB3:IBUF_MODE</th><th>[1, 9, 1]</th><th>[1, 11, 4]</th><th>[1, 9, 4]</th></tr>
<tr><th>IOB4:IBUF_MODE</th><th>[1, 8, 5]</th><th>[1, 5, 5]</th><th>[1, 13, 4]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TMUX</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>OMUX</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMOS_VCCINT</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_VCCO</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>VREF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>CMOS_VCCAUX</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.T2-IOB0:SUSPEND"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB1:SUSPEND"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB3:SUSPEND"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB4:SUSPEND"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:SUSPEND</th><th>[0, 14, 0]</th><th>[0, 16, 4]</th><th>[0, 14, 2]</th><th>[0, 12, 4]</th></tr>
<tr><th>IOB1:SUSPEND</th><th>[0, 4, 4]</th><th>[0, 3, 3]</th><th>[0, 4, 2]</th><th>[0, 5, 2]</th></tr>
<tr><th>IOB3:SUSPEND</th><th>[1, 11, 2]</th><th>[1, 14, 4]</th><th>[1, 13, 3]</th><th>[1, 8, 4]</th></tr>
<tr><th>IOB4:SUSPEND</th><th>[1, 2, 4]</th><th>[1, 1, 4]</th><th>[1, 13, 0]</th><th>[1, 13, 2]</th></tr>
<tr><td>3STATE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DRIVE_LAST_VALUE</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3STATE_PULLUP</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>3STATE_PULLDOWN</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>3STATE_KEEPER</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.T2-IOB0:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB0:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB1:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB1:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB3:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB3:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB4:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB4:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[0, 13, 3]</th><th>[0, 13, 4]</th><th>[0, 12, 2]</th></tr>
<tr><th>IOB0:PDRIVE</th><th>[0, 11, 3]</th><th>[0, 13, 1]</th><th>[0, 13, 2]</th></tr>
<tr><th>IOB1:NDRIVE</th><th>[0, 6, 4]</th><th>[0, 7, 4]</th><th>[0, 5, 3]</th></tr>
<tr><th>IOB1:PDRIVE</th><th>[0, 7, 2]</th><th>[0, 6, 2]</th><th>[0, 6, 3]</th></tr>
<tr><th>IOB3:NDRIVE</th><th>[1, 11, 3]</th><th>[1, 8, 0]</th><th>[1, 9, 2]</th></tr>
<tr><th>IOB3:PDRIVE</th><th>[1, 8, 3]</th><th>[1, 8, 1]</th><th>[1, 8, 2]</th></tr>
<tr><th>IOB4:NDRIVE</th><th>[1, 3, 1]</th><th>[1, 3, 2]</th><th>[1, 6, 0]</th></tr>
<tr><th>IOB4:PDRIVE</th><th>[1, 3, 3]</th><th>[1, 4, 2]</th><th>[1, 4, 1]</th></tr>
<tr><td>Mixed inversion</td><td>[2]</td><td>~[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.T2-IOB0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB1:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB2:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB3:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB4:DELAY_COMMON"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DELAY_COMMON</th><th>[0, 18, 5]</th></tr>
<tr><th>IOB1:DELAY_COMMON</th><th>[0, 7, 5]</th></tr>
<tr><th>IOB2:DELAY_COMMON</th><th>[0, 6, 5]</th></tr>
<tr><th>IOB3:DELAY_COMMON</th><th>[1, 18, 5]</th></tr>
<tr><th>IOB4:DELAY_COMMON</th><th>[1, 7, 5]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.T2-IOB0:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB1:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB2:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB3:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.T2-IOB4:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[0, 12, 5]</th><th>[0, 11, 1]</th><th>[0, 9, 3]</th></tr>
<tr><th>IOB1:PULL</th><th>[0, 5, 1]</th><th>[0, 7, 0]</th><th>[0, 8, 3]</th></tr>
<tr><th>IOB2:PULL</th><th>[1, 18, 4]</th><th>[0, 10, 2]</th><th>[0, 10, 1]</th></tr>
<tr><th>IOB3:PULL</th><th>[1, 9, 0]</th><th>[1, 7, 1]</th><th>[1, 7, 2]</th></tr>
<tr><th>IOB4:PULL</th><th>[1, 13, 1]</th><th>[1, 4, 3]</th><th>[1, 4, 0]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.T2-IOB2:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB2:IBUF_MODE</th><th>[1, 18, 3]</th><th>[1, 18, 2]</th><th>[1, 18, 1]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TMUX</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>OMUX</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMOS_VCCINT</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_VCCO</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>VREF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CMOS_VCCAUX</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
<section id="iobs-s3a-r4">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3A.R4</span></code><a class="headerlink" href="#iobs-s3a-r4" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3A.R4 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:PSLEW" title="IOB7:PSLEW[3]">IOB7:PSLEW[3]</a></td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:PSLEW" title="IOB7:PSLEW[0]">IOB7:PSLEW[0]</a></td><td>-</td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:PCI_INPUT" title="IOB7:PCI_INPUT">IOB7:PCI_INPUT</a></td><td>-</td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:PSLEW" title="IOB7:PSLEW[2]">IOB7:PSLEW[2]</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:NSLEW" title="IOB7:NSLEW[3]">IOB7:NSLEW[3]</a></td><td>-</td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:PSLEW" title="IOB7:PSLEW[1]">IOB7:PSLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:NSLEW" title="IOB7:NSLEW[2]">IOB7:NSLEW[2]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:NSLEW" title="IOB7:NSLEW[1]">IOB7:NSLEW[1]</a></td><td>-</td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:NSLEW" title="IOB7:NSLEW[0]">IOB7:NSLEW[0]</a></td><td>-</td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:SUSPEND" title="IOB7:SUSPEND[2]">IOB7:SUSPEND[2]</a></td><td>-</td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:OUTPUT_ENABLE" title="IOB7:OUTPUT_ENABLE[0]">IOB7:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:PULL" title="IOB7:PULL[2]">IOB7:PULL[2]</a></td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:OUTPUT_ENABLE" title="IOB7:OUTPUT_ENABLE[1]">IOB7:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:SUSPEND" title="IOB7:SUSPEND[3]">IOB7:SUSPEND[3]</a></td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:SUSPEND" title="IOB7:SUSPEND[1]">IOB7:SUSPEND[1]</a></td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:IBUF_MODE" title="IOB7:IBUF_MODE[1]">IOB7:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:IBUF_MODE" title="IOB7:IBUF_MODE[0]">IOB7:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:NDRIVE" title="IOB7:NDRIVE[0]">IOB7:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:SUSPEND" title="IOB7:SUSPEND[0]">IOB7:SUSPEND[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:PCI_CLAMP" title="IOB7:PCI_CLAMP">IOB7:PCI_CLAMP</a></td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:IBUF_MODE" title="IOB7:IBUF_MODE[2]">IOB7:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:NDRIVE" title="~IOB7:NDRIVE[1]">~IOB7:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:PDRIVE" title="IOB7:PDRIVE[0]">IOB7:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:PDRIVE" title="~IOB7:PDRIVE[1]">~IOB7:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:NDRIVE" title="IOB7:NDRIVE[2]">IOB7:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:PDRIVE" title="IOB7:PDRIVE[2]">IOB7:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td></tr>
<tr><td>34</td>
<td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:PDRIVE" title="IOB6:PDRIVE[2]">IOB6:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:PDRIVE" title="~IOB6:PDRIVE[1]">~IOB6:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:PDRIVE" title="IOB6:PDRIVE[0]">IOB6:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:NDRIVE" title="IOB6:NDRIVE[2]">IOB6:NDRIVE[2]</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:NDRIVE" title="~IOB6:NDRIVE[1]">~IOB6:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:IBUF_MODE" title="IOB6:IBUF_MODE[2]">IOB6:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:PULL" title="IOB6:PULL[2]">IOB6:PULL[2]</a></td><td>-</td></tr>
<tr><td>47</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:NDRIVE" title="IOB6:NDRIVE[0]">IOB6:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:PCI_CLAMP" title="IOB6:PCI_CLAMP">IOB6:PCI_CLAMP</a></td><td>-</td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:IBUF_MODE" title="IOB6:IBUF_MODE[1]">IOB6:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:IBUF_MODE" title="IOB6:IBUF_MODE[0]">IOB6:IBUF_MODE[0]</a></td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:SUSPEND" title="IOB6:SUSPEND[1]">IOB6:SUSPEND[1]</a></td><td>-</td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:VREF" title="IOB6:VREF">IOB6:VREF</a></td><td>-</td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:SUSPEND" title="IOB6:SUSPEND[3]">IOB6:SUSPEND[3]</a></td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:SUSPEND" title="IOB6:SUSPEND[0]">IOB6:SUSPEND[0]</a></td><td>-</td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:OUTPUT_ENABLE" title="IOB6:OUTPUT_ENABLE[0]">IOB6:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:OUTPUT_ENABLE" title="IOB6:OUTPUT_ENABLE[1]">IOB6:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:SUSPEND" title="IOB6:SUSPEND[2]">IOB6:SUSPEND[2]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:NSLEW" title="IOB6:NSLEW[0]">IOB6:NSLEW[0]</a></td><td>-</td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:PULL" title="IOB7:PULL[1]">IOB7:PULL[1]</a></td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td></tr>
<tr><td>60</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:NSLEW" title="IOB6:NSLEW[2]">IOB6:NSLEW[2]</a></td><td>-</td></tr>
<tr><td>61</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:NSLEW" title="IOB6:NSLEW[3]">IOB6:NSLEW[3]</a></td><td>-</td></tr>
<tr><td>62</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB7:PULL" title="IOB7:PULL[0]">IOB7:PULL[0]</a></td><td>-</td></tr>
<tr><td>63</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:PULL" title="IOB6:PULL[1]">IOB6:PULL[1]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3A.R4 bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:PULL" title="IOB6:PULL[0]">IOB6:PULL[0]</a></td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:PSLEW" title="IOB6:PSLEW[0]">IOB6:PSLEW[0]</a></td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:PSLEW" title="IOB6:PSLEW[1]">IOB6:PSLEW[1]</a></td><td>-</td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:PCI_INPUT" title="IOB6:PCI_INPUT">IOB6:PCI_INPUT</a></td><td>-</td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:PSLEW" title="IOB6:PSLEW[3]">IOB6:PSLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:PSLEW" title="IOB6:PSLEW[2]">IOB6:PSLEW[2]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td>-</td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB6:NSLEW" title="IOB6:NSLEW[1]">IOB6:NSLEW[1]</a></td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:PSLEW" title="IOB5:PSLEW[3]">IOB5:PSLEW[3]</a></td><td>-</td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:PCI_INPUT" title="IOB5:PCI_INPUT">IOB5:PCI_INPUT</a></td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:PSLEW" title="IOB5:PSLEW[2]">IOB5:PSLEW[2]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:PSLEW" title="IOB5:PSLEW[1]">IOB5:PSLEW[1]</a></td><td>-</td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:PSLEW" title="IOB5:PSLEW[0]">IOB5:PSLEW[0]</a></td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:NDRIVE" title="~IOB5:NDRIVE[1]">~IOB5:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:NSLEW" title="IOB5:NSLEW[3]">IOB5:NSLEW[3]</a></td><td>-</td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:NSLEW" title="IOB5:NSLEW[2]">IOB5:NSLEW[2]</a></td><td>-</td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:NSLEW" title="IOB5:NSLEW[1]">IOB5:NSLEW[1]</a></td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:SUSPEND" title="IOB5:SUSPEND[0]">IOB5:SUSPEND[0]</a></td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:NSLEW" title="IOB5:NSLEW[0]">IOB5:NSLEW[0]</a></td><td>-</td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:SUSPEND" title="IOB5:SUSPEND[2]">IOB5:SUSPEND[2]</a></td><td>-</td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:OUTPUT_ENABLE" title="IOB5:OUTPUT_ENABLE[0]">IOB5:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:OUTPUT_ENABLE" title="IOB5:OUTPUT_ENABLE[1]">IOB5:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:SUSPEND" title="IOB5:SUSPEND[3]">IOB5:SUSPEND[3]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:SUSPEND" title="IOB5:SUSPEND[1]">IOB5:SUSPEND[1]</a></td><td>-</td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:IBUF_MODE" title="IOB5:IBUF_MODE[0]">IOB5:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:IBUF_MODE" title="IOB5:IBUF_MODE[1]">IOB5:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:NDRIVE" title="IOB5:NDRIVE[0]">IOB5:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:PULL" title="IOB5:PULL[2]">IOB5:PULL[2]</a></td><td>-</td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:PCI_CLAMP" title="IOB5:PCI_CLAMP">IOB5:PCI_CLAMP</a></td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:IBUF_MODE" title="IOB5:IBUF_MODE[2]">IOB5:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:NDRIVE" title="IOB5:NDRIVE[2]">IOB5:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:PDRIVE" title="~IOB5:PDRIVE[1]">~IOB5:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:PDRIVE" title="IOB5:PDRIVE[2]">IOB5:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:PDRIVE" title="IOB5:PDRIVE[0]">IOB5:PDRIVE[0]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td></tr>
<tr><td>42</td>
<td>-</td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:PULL" title="IOB5:PULL[1]">IOB5:PULL[1]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td></tr>
<tr><td>48</td>
<td>-</td><td>-</td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:NDRIVE" title="IOB4:NDRIVE[2]">IOB4:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:PDRIVE" title="IOB4:PDRIVE[2]">IOB4:PDRIVE[2]</a></td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:PDRIVE" title="~IOB4:PDRIVE[1]">~IOB4:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:PDRIVE" title="IOB4:PDRIVE[0]">IOB4:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:NDRIVE" title="~IOB4:NDRIVE[1]">~IOB4:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:NDRIVE" title="IOB4:NDRIVE[0]">IOB4:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:PCI_CLAMP" title="IOB4:PCI_CLAMP">IOB4:PCI_CLAMP</a></td><td>-</td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:PULL" title="IOB4:PULL[2]">IOB4:PULL[2]</a></td><td>-</td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[1]">IOB4:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[2]">IOB4:IBUF_MODE[2]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[0]">IOB4:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:SUSPEND" title="IOB4:SUSPEND[1]">IOB4:SUSPEND[1]</a></td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td></tr>
<tr><td>60</td>
<td>-</td><td>-</td></tr>
<tr><td>61</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:SUSPEND" title="IOB4:SUSPEND[3]">IOB4:SUSPEND[3]</a></td><td>-</td></tr>
<tr><td>62</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB5:PULL" title="IOB5:PULL[0]">IOB5:PULL[0]</a></td><td>-</td></tr>
<tr><td>63</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[0]">IOB4:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3A.R4 bittile 2</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[1]">IOB4:OUTPUT_ENABLE[1]</a></td><td>-</td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:SUSPEND" title="IOB4:SUSPEND[2]">IOB4:SUSPEND[2]</a></td><td>-</td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:NSLEW" title="IOB4:NSLEW[0]">IOB4:NSLEW[0]</a></td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:NSLEW" title="IOB4:NSLEW[1]">IOB4:NSLEW[1]</a></td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:NSLEW" title="IOB4:NSLEW[3]">IOB4:NSLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:NSLEW" title="IOB4:NSLEW[2]">IOB4:NSLEW[2]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:PULL" title="IOB4:PULL[1]">IOB4:PULL[1]</a></td><td>-</td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:PULL" title="IOB4:PULL[0]">IOB4:PULL[0]</a></td><td>-</td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:PSLEW" title="IOB4:PSLEW[1]">IOB4:PSLEW[1]</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:PSLEW" title="IOB4:PSLEW[0]">IOB4:PSLEW[0]</a></td><td>-</td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:PCI_INPUT" title="IOB4:PCI_INPUT">IOB4:PCI_INPUT</a></td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:SUSPEND" title="IOB4:SUSPEND[0]">IOB4:SUSPEND[0]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:PSLEW" title="IOB4:PSLEW[2]">IOB4:PSLEW[2]</a></td><td>-</td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB4:PSLEW" title="IOB4:PSLEW[3]">IOB4:PSLEW[3]</a></td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:PSLEW" title="IOB3:PSLEW[3]">IOB3:PSLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:SUSPEND" title="IOB3:SUSPEND[0]">IOB3:SUSPEND[0]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:PSLEW" title="IOB3:PSLEW[2]">IOB3:PSLEW[2]</a></td><td>-</td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:PCI_INPUT" title="IOB3:PCI_INPUT">IOB3:PCI_INPUT</a></td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:PSLEW" title="IOB3:PSLEW[1]">IOB3:PSLEW[1]</a></td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:PSLEW" title="IOB3:PSLEW[0]">IOB3:PSLEW[0]</a></td><td>-</td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:PULL" title="IOB3:PULL[0]">IOB3:PULL[0]</a></td><td>-</td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:PULL" title="IOB3:PULL[1]">IOB3:PULL[1]</a></td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:NSLEW" title="IOB3:NSLEW[3]">IOB3:NSLEW[3]</a></td><td>-</td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:NSLEW" title="IOB3:NSLEW[2]">IOB3:NSLEW[2]</a></td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:NSLEW" title="IOB3:NSLEW[1]">IOB3:NSLEW[1]</a></td><td>-</td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:NSLEW" title="IOB3:NSLEW[0]">IOB3:NSLEW[0]</a></td><td>-</td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:SUSPEND" title="IOB3:SUSPEND[2]">IOB3:SUSPEND[2]</a></td><td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[0]">IOB3:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[1]">IOB3:OUTPUT_ENABLE[1]</a></td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:NDRIVE" title="IOB3:NDRIVE[0]">IOB3:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:VREF" title="IOB3:VREF">IOB3:VREF</a></td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:SUSPEND" title="IOB3:SUSPEND[3]">IOB3:SUSPEND[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:SUSPEND" title="IOB3:SUSPEND[1]">IOB3:SUSPEND[1]</a></td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[0]">IOB3:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[1]">IOB3:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:PULL" title="IOB3:PULL[2]">IOB3:PULL[2]</a></td><td>-</td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:PCI_CLAMP" title="IOB3:PCI_CLAMP">IOB3:PCI_CLAMP</a></td><td>-</td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[2]">IOB3:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:PDRIVE" title="IOB3:PDRIVE[0]">IOB3:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:NDRIVE" title="~IOB3:NDRIVE[1]">~IOB3:NDRIVE[1]</a></td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:PDRIVE" title="~IOB3:PDRIVE[1]">~IOB3:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:NDRIVE" title="IOB3:NDRIVE[2]">IOB3:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB3:PDRIVE" title="IOB3:PDRIVE[2]">IOB3:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td></tr>
<tr><td>48</td>
<td>-</td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td></tr>
<tr><td>50</td>
<td>-</td><td>-</td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:PDRIVE" title="~IOB2:PDRIVE[1]">~IOB2:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:PULL" title="IOB2:PULL[0]">IOB2:PULL[0]</a></td><td>-</td></tr>
<tr><td>53</td>
<td>-</td><td>-</td></tr>
<tr><td>54</td>
<td>-</td><td>-</td></tr>
<tr><td>55</td>
<td>-</td><td>-</td></tr>
<tr><td>56</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:PDRIVE" title="IOB2:PDRIVE[2]">IOB2:PDRIVE[2]</a></td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[2]">IOB2:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:NDRIVE" title="IOB2:NDRIVE[2]">IOB2:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:PDRIVE" title="IOB2:PDRIVE[0]">IOB2:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>60</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:NDRIVE" title="~IOB2:NDRIVE[1]">~IOB2:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>61</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:NDRIVE" title="IOB2:NDRIVE[0]">IOB2:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>62</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:PCI_CLAMP" title="IOB2:PCI_CLAMP">IOB2:PCI_CLAMP</a></td><td>-</td></tr>
<tr><td>63</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:PULL" title="IOB2:PULL[2]">IOB2:PULL[2]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3A.R4 bittile 3</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[1]">IOB2:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[0]">IOB2:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:SUSPEND" title="IOB2:SUSPEND[3]">IOB2:SUSPEND[3]</a></td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:SUSPEND" title="IOB2:SUSPEND[1]">IOB2:SUSPEND[1]</a></td><td>-</td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:VREF" title="IOB2:VREF">IOB2:VREF</a></td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:OUTPUT_ENABLE" title="IOB2:OUTPUT_ENABLE[0]">IOB2:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:OUTPUT_ENABLE" title="IOB2:OUTPUT_ENABLE[1]">IOB2:OUTPUT_ENABLE[1]</a></td><td>-</td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:SUSPEND" title="IOB2:SUSPEND[2]">IOB2:SUSPEND[2]</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:NSLEW" title="IOB2:NSLEW[0]">IOB2:NSLEW[0]</a></td><td>-</td></tr>
<tr><td>11</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:NSLEW" title="IOB2:NSLEW[1]">IOB2:NSLEW[1]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:NSLEW" title="IOB2:NSLEW[2]">IOB2:NSLEW[2]</a></td><td>-</td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:NSLEW" title="IOB2:NSLEW[3]">IOB2:NSLEW[3]</a></td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:PULL" title="IOB2:PULL[1]">IOB2:PULL[1]</a></td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:PSLEW" title="IOB2:PSLEW[0]">IOB2:PSLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:SUSPEND" title="IOB2:SUSPEND[0]">IOB2:SUSPEND[0]</a></td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:PSLEW" title="IOB2:PSLEW[1]">IOB2:PSLEW[1]</a></td><td>-</td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:PCI_INPUT" title="IOB2:PCI_INPUT">IOB2:PCI_INPUT</a></td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:PSLEW" title="IOB2:PSLEW[2]">IOB2:PSLEW[2]</a></td><td>-</td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB2:PSLEW" title="IOB2:PSLEW[3]">IOB2:PSLEW[3]</a></td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td>-</td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td><td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB1:VREF" title="IOB1:VREF">IOB1:VREF</a></td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB1:PCI_INPUT" title="IOB1:PCI_INPUT">IOB1:PCI_INPUT</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td></tr>
<tr><td>42</td>
<td>-</td><td>-</td></tr>
<tr><td>43</td>
<td>-</td><td>-</td></tr>
<tr><td>44</td>
<td>-</td><td>-</td></tr>
<tr><td>45</td>
<td>-</td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB0:PCI_INPUT" title="IOB0:PCI_INPUT">IOB0:PCI_INPUT</a></td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td></tr>
<tr><td>48</td>
<td>-</td><td>-</td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB0:VREF" title="IOB0:VREF">IOB0:VREF</a></td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.R4-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td></tr>
<tr><td>54</td>
<td>-</td><td>-</td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td>-</td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOBS.S3A.R4-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.R4-IOB2:NSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB2:PSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB3:NSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB3:PSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB4:NSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB4:PSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB5:NSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB5:PSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB6:NSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB6:PSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB7:NSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB7:PSLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB2:NSLEW</th><th>[3, 0, 13]</th><th>[3, 0, 12]</th><th>[3, 1, 11]</th><th>[3, 0, 10]</th></tr>
<tr><th>IOB2:PSLEW</th><th>[3, 0, 21]</th><th>[3, 0, 20]</th><th>[3, 0, 18]</th><th>[3, 0, 17]</th></tr>
<tr><th>IOB3:NSLEW</th><th>[2, 0, 25]</th><th>[2, 0, 26]</th><th>[2, 0, 28]</th><th>[2, 0, 29]</th></tr>
<tr><th>IOB3:PSLEW</th><th>[2, 0, 17]</th><th>[2, 0, 18]</th><th>[2, 0, 20]</th><th>[2, 0, 21]</th></tr>
<tr><th>IOB4:NSLEW</th><th>[2, 0, 5]</th><th>[2, 1, 5]</th><th>[2, 0, 3]</th><th>[2, 0, 2]</th></tr>
<tr><th>IOB4:PSLEW</th><th>[2, 0, 13]</th><th>[2, 0, 12]</th><th>[2, 0, 9]</th><th>[2, 0, 10]</th></tr>
<tr><th>IOB5:NSLEW</th><th>[1, 0, 17]</th><th>[1, 0, 18]</th><th>[1, 0, 19]</th><th>[1, 0, 21]</th></tr>
<tr><th>IOB5:PSLEW</th><th>[1, 0, 10]</th><th>[1, 1, 11]</th><th>[1, 0, 12]</th><th>[1, 0, 13]</th></tr>
<tr><th>IOB6:NSLEW</th><th>[0, 0, 61]</th><th>[0, 0, 60]</th><th>[1, 0, 8]</th><th>[0, 0, 57]</th></tr>
<tr><th>IOB6:PSLEW</th><th>[1, 0, 5]</th><th>[1, 1, 5]</th><th>[1, 0, 3]</th><th>[1, 0, 2]</th></tr>
<tr><th>IOB7:NSLEW</th><th>[0, 0, 10]</th><th>[0, 1, 11]</th><th>[0, 0, 12]</th><th>[0, 0, 13]</th></tr>
<tr><th>IOB7:PSLEW</th><th>[0, 0, 6]</th><th>[0, 0, 9]</th><th>[0, 0, 11]</th><th>[0, 0, 7]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.R4-IOB0:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB0:VREF"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB1:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB1:VREF"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB2:PCI_CLAMP"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB2:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB2:VREF"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB3:PCI_CLAMP"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB3:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB3:VREF"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB4:PCI_CLAMP"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB4:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB5:PCI_CLAMP"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB5:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB6:PCI_CLAMP"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB6:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB6:VREF"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB7:PCI_CLAMP"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB7:PCI_INPUT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PCI_INPUT</th><th>[3, 0, 46]</th></tr>
<tr><th>IOB0:VREF</th><th>[3, 0, 49]</th></tr>
<tr><th>IOB1:PCI_INPUT</th><th>[3, 0, 38]</th></tr>
<tr><th>IOB1:VREF</th><th>[3, 0, 34]</th></tr>
<tr><th>IOB2:PCI_CLAMP</th><th>[2, 0, 62]</th></tr>
<tr><th>IOB2:PCI_INPUT</th><th>[3, 0, 19]</th></tr>
<tr><th>IOB2:VREF</th><th>[3, 0, 4]</th></tr>
<tr><th>IOB3:PCI_CLAMP</th><th>[2, 0, 41]</th></tr>
<tr><th>IOB3:PCI_INPUT</th><th>[2, 0, 19]</th></tr>
<tr><th>IOB3:VREF</th><th>[2, 0, 35]</th></tr>
<tr><th>IOB4:PCI_CLAMP</th><th>[1, 0, 54]</th></tr>
<tr><th>IOB4:PCI_INPUT</th><th>[2, 0, 11]</th></tr>
<tr><th>IOB5:PCI_CLAMP</th><th>[1, 0, 33]</th></tr>
<tr><th>IOB5:PCI_INPUT</th><th>[1, 0, 11]</th></tr>
<tr><th>IOB6:PCI_CLAMP</th><th>[0, 0, 48]</th></tr>
<tr><th>IOB6:PCI_INPUT</th><th>[1, 0, 4]</th></tr>
<tr><th>IOB6:VREF</th><th>[0, 0, 51]</th></tr>
<tr><th>IOB7:PCI_CLAMP</th><th>[0, 1, 24]</th></tr>
<tr><th>IOB7:PCI_INPUT</th><th>[0, 0, 8]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.R4-IOB2:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB3:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB4:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB5:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB6:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB7:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB2:OUTPUT_ENABLE</th><th>[3, 0, 8]</th><th>[3, 0, 7]</th></tr>
<tr><th>IOB3:OUTPUT_ENABLE</th><th>[2, 0, 33]</th><th>[2, 0, 31]</th></tr>
<tr><th>IOB4:OUTPUT_ENABLE</th><th>[2, 0, 0]</th><th>[1, 0, 63]</th></tr>
<tr><th>IOB5:OUTPUT_ENABLE</th><th>[1, 0, 24]</th><th>[1, 0, 23]</th></tr>
<tr><th>IOB6:OUTPUT_ENABLE</th><th>[0, 0, 56]</th><th>[0, 0, 55]</th></tr>
<tr><th>IOB7:OUTPUT_ENABLE</th><th>[0, 1, 17]</th><th>[0, 0, 15]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.R4-IOB0:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB1:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB2:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB3:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB4:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB5:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB6:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB7:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[3, 0, 50]</th><th>[3, 0, 51]</th><th>[3, 0, 52]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[3, 0, 36]</th><th>[3, 0, 33]</th><th>[3, 0, 32]</th></tr>
<tr><th>IOB2:IBUF_MODE</th><th>[2, 0, 57]</th><th>[3, 0, 0]</th><th>[3, 0, 1]</th></tr>
<tr><th>IOB3:IBUF_MODE</th><th>[2, 0, 42]</th><th>[2, 0, 39]</th><th>[2, 0, 38]</th></tr>
<tr><th>IOB4:IBUF_MODE</th><th>[1, 1, 56]</th><th>[1, 0, 56]</th><th>[1, 0, 57]</th></tr>
<tr><th>IOB5:IBUF_MODE</th><th>[1, 0, 34]</th><th>[1, 0, 30]</th><th>[1, 0, 29]</th></tr>
<tr><th>IOB6:IBUF_MODE</th><th>[0, 0, 45]</th><th>[0, 0, 49]</th><th>[0, 1, 49]</th></tr>
<tr><th>IOB7:IBUF_MODE</th><th>[0, 0, 25]</th><th>[0, 0, 21]</th><th>[0, 0, 22]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TMUX</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>OMUX</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMOS_VCCINT</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_VCCO</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>VREF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>CMOS_VCCAUX</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.R4-IOB2:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB2:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB3:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB3:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB4:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB4:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB5:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB5:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB6:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB6:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB7:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB7:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB2:NDRIVE</th><th>[2, 0, 58]</th><th>[2, 0, 60]</th><th>[2, 0, 61]</th></tr>
<tr><th>IOB2:PDRIVE</th><th>[2, 1, 56]</th><th>[2, 0, 51]</th><th>[2, 0, 59]</th></tr>
<tr><th>IOB3:NDRIVE</th><th>[2, 0, 45]</th><th>[2, 1, 43]</th><th>[2, 0, 34]</th></tr>
<tr><th>IOB3:PDRIVE</th><th>[2, 0, 46]</th><th>[2, 0, 44]</th><th>[2, 0, 43]</th></tr>
<tr><th>IOB4:NDRIVE</th><th>[1, 0, 49]</th><th>[1, 0, 52]</th><th>[1, 0, 53]</th></tr>
<tr><th>IOB4:PDRIVE</th><th>[1, 1, 49]</th><th>[1, 0, 50]</th><th>[1, 0, 51]</th></tr>
<tr><th>IOB5:NDRIVE</th><th>[1, 0, 35]</th><th>[1, 0, 15]</th><th>[1, 0, 31]</th></tr>
<tr><th>IOB5:PDRIVE</th><th>[1, 0, 37]</th><th>[1, 0, 36]</th><th>[1, 1, 37]</th></tr>
<tr><th>IOB6:NDRIVE</th><th>[0, 1, 43]</th><th>[0, 0, 44]</th><th>[0, 0, 47]</th></tr>
<tr><th>IOB6:PDRIVE</th><th>[0, 0, 40]</th><th>[0, 0, 42]</th><th>[0, 0, 43]</th></tr>
<tr><th>IOB7:NDRIVE</th><th>[0, 0, 29]</th><th>[0, 0, 26]</th><th>[0, 0, 23]</th></tr>
<tr><th>IOB7:PDRIVE</th><th>[0, 0, 30]</th><th>[0, 0, 28]</th><th>[0, 0, 27]</th></tr>
<tr><td>Mixed inversion</td><td>[2]</td><td>~[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.R4-IOB2:SUSPEND"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB3:SUSPEND"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB4:SUSPEND"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB5:SUSPEND"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB6:SUSPEND"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB7:SUSPEND"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB2:SUSPEND</th><th>[3, 0, 2]</th><th>[3, 0, 9]</th><th>[3, 0, 3]</th><th>[3, 1, 17]</th></tr>
<tr><th>IOB3:SUSPEND</th><th>[2, 0, 37]</th><th>[2, 0, 30]</th><th>[2, 1, 37]</th><th>[2, 1, 17]</th></tr>
<tr><th>IOB4:SUSPEND</th><th>[1, 0, 61]</th><th>[2, 0, 1]</th><th>[1, 0, 58]</th><th>[2, 1, 11]</th></tr>
<tr><th>IOB5:SUSPEND</th><th>[1, 1, 24]</th><th>[1, 0, 22]</th><th>[1, 0, 28]</th><th>[1, 0, 20]</th></tr>
<tr><th>IOB6:SUSPEND</th><th>[0, 0, 52]</th><th>[0, 1, 56]</th><th>[0, 0, 50]</th><th>[0, 0, 54]</th></tr>
<tr><th>IOB7:SUSPEND</th><th>[0, 0, 18]</th><th>[0, 0, 14]</th><th>[0, 0, 20]</th><th>[0, 0, 24]</th></tr>
<tr><td>3STATE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DRIVE_LAST_VALUE</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3STATE_PULLUP</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>3STATE_PULLDOWN</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>3STATE_KEEPER</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.R4-IOB0:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB1:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB2:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB3:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB4:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB5:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB6:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.R4-IOB7:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[3, 1, 52]</th><th>[3, 0, 55]</th><th>[3, 0, 56]</th></tr>
<tr><th>IOB1:PULL</th><th>[3, 0, 31]</th><th>[3, 0, 27]</th><th>[3, 0, 25]</th></tr>
<tr><th>IOB2:PULL</th><th>[2, 0, 63]</th><th>[3, 0, 15]</th><th>[2, 0, 52]</th></tr>
<tr><th>IOB3:PULL</th><th>[2, 0, 40]</th><th>[2, 0, 23]</th><th>[2, 0, 22]</th></tr>
<tr><th>IOB4:PULL</th><th>[1, 0, 55]</th><th>[2, 0, 7]</th><th>[2, 0, 8]</th></tr>
<tr><th>IOB5:PULL</th><th>[1, 0, 32]</th><th>[1, 1, 43]</th><th>[1, 0, 62]</th></tr>
<tr><th>IOB6:PULL</th><th>[0, 0, 46]</th><th>[0, 0, 63]</th><th>[1, 0, 0]</th></tr>
<tr><th>IOB7:PULL</th><th>[0, 0, 16]</th><th>[0, 0, 58]</th><th>[0, 0, 62]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
</section>
<section id="iobs-s3a-b2">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3A.B2</span></code><a class="headerlink" href="#iobs-s3a-b2" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3A.B2 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:PCI_INPUT" title="IOB3:PCI_INPUT">IOB3:PCI_INPUT</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB2:DELAY_COMMON" title="~IOB2:DELAY_COMMON">~IOB2:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB2:IFF_DELAY" title="~IOB2:IFF_DELAY[1]">~IOB2:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB2:IFF_DELAY" title="~IOB2:IFF_DELAY[0]">~IOB2:IFF_DELAY[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[2]">IOB3:IBUF_MODE[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:IFF_DELAY" title="~IOB3:IFF_DELAY[1]">~IOB3:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:IFF_DELAY" title="~IOB3:IFF_DELAY[0]">~IOB3:IFF_DELAY[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:DELAY_COMMON" title="~IOB3:DELAY_COMMON">~IOB3:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:PULL" title="IOB4:PULL[2]">IOB4:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:NDRIVE" title="IOB4:NDRIVE[2]">IOB4:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:SUSPEND" title="IOB4:SUSPEND[1]">IOB4:SUSPEND[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:IFF_DELAY" title="~IOB4:IFF_DELAY[0]">~IOB4:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:DELAY_COMMON" title="~IOB4:DELAY_COMMON">~IOB4:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:IFF_DELAY" title="~IOB4:IFF_DELAY[1]">~IOB4:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB2:VREF" title="IOB2:VREF">IOB2:VREF</a></td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:PSLEW" title="IOB3:PSLEW[2]">IOB3:PSLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB2:I_DELAY" title="~IOB2:I_DELAY[0]">~IOB2:I_DELAY[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[0]">IOB3:OUTPUT_ENABLE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:NDRIVE" title="IOB3:NDRIVE[2]">IOB3:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:PDRIVE" title="~IOB3:PDRIVE[1]">~IOB3:PDRIVE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:I_DELAY" title="~IOB3:I_DELAY[0]">~IOB3:I_DELAY[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:SUSPEND" title="IOB4:SUSPEND[0]">IOB4:SUSPEND[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:PDRIVE" title="IOB4:PDRIVE[0]">IOB4:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:SUSPEND" title="IOB4:SUSPEND[3]">IOB4:SUSPEND[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[0]">IOB4:OUTPUT_ENABLE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:I_DELAY" title="~IOB4:I_DELAY[0]">~IOB4:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[2]">IOB2:IBUF_MODE[2]</a></td></tr>
<tr><td>2</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:PSLEW" title="IOB3:PSLEW[3]">IOB3:PSLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB2:I_DELAY" title="~IOB2:I_DELAY[1]">~IOB2:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB2:DELAY_VARIABLE" title="IOB2:DELAY_VARIABLE">IOB2:DELAY_VARIABLE</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[1]">IOB3:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:SUSPEND" title="IOB3:SUSPEND[1]">IOB3:SUSPEND[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:NDRIVE" title="~IOB3:NDRIVE[1]">~IOB3:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:PDRIVE" title="IOB3:PDRIVE[0]">IOB3:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:DELAY_VARIABLE" title="IOB3:DELAY_VARIABLE">IOB3:DELAY_VARIABLE</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:I_DELAY" title="~IOB3:I_DELAY[1]">~IOB3:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:PDRIVE" title="~IOB4:PDRIVE[1]">~IOB4:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[0]">IOB4:OUTPUT_DIFF[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:NDRIVE" title="IOB4:NDRIVE[0]">IOB4:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:NDRIVE" title="~IOB4:NDRIVE[1]">~IOB4:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[1]">IOB4:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:NSLEW" title="IOB4:NSLEW[0]">IOB4:NSLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:DELAY_VARIABLE" title="IOB4:DELAY_VARIABLE">IOB4:DELAY_VARIABLE</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:I_DELAY" title="~IOB4:I_DELAY[1]">~IOB4:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[1]">IOB2:IBUF_MODE[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB2:PCI_INPUT" title="IOB2:PCI_INPUT">IOB2:PCI_INPUT</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:PSLEW" title="IOB3:PSLEW[0]">IOB3:PSLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:NSLEW" title="IOB3:NSLEW[2]">IOB3:NSLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:SUSPEND" title="IOB3:SUSPEND[2]">IOB3:SUSPEND[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[0]">IOB3:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:NDRIVE" title="IOB3:NDRIVE[0]">IOB3:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:PULL" title="IOB3:PULL[1]">IOB3:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:OUTPUT_DIFF_GROUP" title="IOB4:OUTPUT_DIFF_GROUP[0]">IOB4:OUTPUT_DIFF_GROUP[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:PULL" title="IOB4:PULL[0]">IOB4:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:OUTPUT_DIFF_GROUP" title="IOB4:OUTPUT_DIFF_GROUP[1]">IOB4:OUTPUT_DIFF_GROUP[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:PSLEW" title="IOB4:PSLEW[1]">IOB4:PSLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[0]">IOB4:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:NSLEW" title="IOB4:NSLEW[1]">IOB4:NSLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:NSLEW" title="IOB4:NSLEW[2]">IOB4:NSLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:PCI_INPUT" title="IOB4:PCI_INPUT">IOB4:PCI_INPUT</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[0]">IOB2:IBUF_MODE[0]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:PSLEW" title="IOB3:PSLEW[1]">IOB3:PSLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:NSLEW" title="IOB3:NSLEW[3]">IOB3:NSLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:NSLEW" title="IOB3:NSLEW[0]">IOB3:NSLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[1]">IOB3:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:PCI_CLAMP" title="IOB3:PCI_CLAMP">IOB3:PCI_CLAMP</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:PDRIVE" title="IOB3:PDRIVE[2]">IOB3:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[1]">IOB4:OUTPUT_DIFF[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:PULL" title="IOB3:PULL[0]">IOB3:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:PDRIVE" title="IOB4:PDRIVE[2]">IOB4:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[2]">IOB4:OUTPUT_DIFF[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:PULL" title="IOB4:PULL[1]">IOB4:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:PSLEW" title="IOB4:PSLEW[2]">IOB4:PSLEW[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:SUSPEND" title="IOB4:SUSPEND[2]">IOB4:SUSPEND[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:NSLEW" title="IOB4:NSLEW[3]">IOB4:NSLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:PSLEW" title="IOB4:PSLEW[0]">IOB4:PSLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB2:PULL" title="IOB2:PULL[2]">IOB2:PULL[2]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB2:I_DELAY" title="~IOB2:I_DELAY[2]">~IOB2:I_DELAY[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:NSLEW" title="IOB3:NSLEW[1]">IOB3:NSLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:SUSPEND" title="IOB3:SUSPEND[3]">IOB3:SUSPEND[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:SUSPEND" title="IOB3:SUSPEND[0]">IOB3:SUSPEND[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:PULL" title="IOB3:PULL[2]">IOB3:PULL[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB3:I_DELAY" title="~IOB3:I_DELAY[2]">~IOB3:I_DELAY[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:OUTPUT_DIFF" title="IOB4:OUTPUT_DIFF[3]">IOB4:OUTPUT_DIFF[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:PCI_CLAMP" title="IOB4:PCI_CLAMP">IOB4:PCI_CLAMP</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[2]">IOB4:IBUF_MODE[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[1]">IOB4:OUTPUT_ENABLE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:PSLEW" title="IOB4:PSLEW[3]">IOB4:PSLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB4:I_DELAY" title="~IOB4:I_DELAY[2]">~IOB4:I_DELAY[2]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="20">IOBS.S3A.B2 bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="19">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th></tr>
<tr><td>0</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[0]">IOB0:OUTPUT_ENABLE[0]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:NDRIVE" title="IOB0:NDRIVE[2]">IOB0:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:IFF_DELAY" title="~IOB0:IFF_DELAY[1]">~IOB0:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:IFF_DELAY" title="~IOB0:IFF_DELAY[0]">~IOB0:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:SUSPEND" title="IOB1:SUSPEND[0]">IOB1:SUSPEND[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:DELAY_COMMON" title="~IOB0:DELAY_COMMON">~IOB0:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[0]">IOB1:OUTPUT_ENABLE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:NSLEW" title="IOB1:NSLEW[2]">IOB1:NSLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:IFF_DELAY" title="~IOB1:IFF_DELAY[0]">~IOB1:IFF_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:DELAY_COMMON" title="~IOB1:DELAY_COMMON">~IOB1:DELAY_COMMON</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:IFF_DELAY" title="~IOB1:IFF_DELAY[1]">~IOB1:IFF_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:PSLEW" title="IOB0:PSLEW[2]">IOB0:PSLEW[2]</a></td></tr>
<tr><td>1</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:OUTPUT_ENABLE" title="IOB0:OUTPUT_ENABLE[1]">IOB0:OUTPUT_ENABLE[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:PCI_CLAMP" title="IOB0:PCI_CLAMP">IOB0:PCI_CLAMP</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:NDRIVE" title="~IOB0:NDRIVE[1]">~IOB0:NDRIVE[1]</a></td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:I_DELAY" title="~IOB0:I_DELAY[0]">~IOB0:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:NDRIVE" title="IOB1:NDRIVE[0]">IOB1:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:PCI_CLAMP" title="IOB1:PCI_CLAMP">IOB1:PCI_CLAMP</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:OUTPUT_ENABLE" title="IOB1:OUTPUT_ENABLE[1]">IOB1:OUTPUT_ENABLE[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:NSLEW" title="IOB1:NSLEW[3]">IOB1:NSLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:PSLEW" title="IOB1:PSLEW[3]">IOB1:PSLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB2:PULL" title="IOB2:PULL[1]">IOB2:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:I_DELAY" title="~IOB1:I_DELAY[0]">~IOB1:I_DELAY[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:PCI_INPUT" title="IOB0:PCI_INPUT">IOB0:PCI_INPUT</a></td></tr>
<tr><td>2</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:SUSPEND" title="IOB0:SUSPEND[2]">IOB0:SUSPEND[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:SUSPEND" title="IOB0:SUSPEND[0]">IOB0:SUSPEND[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:PDRIVE" title="IOB0:PDRIVE[2]">IOB0:PDRIVE[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:DELAY_VARIABLE" title="IOB0:DELAY_VARIABLE">IOB0:DELAY_VARIABLE</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:I_DELAY" title="~IOB0:I_DELAY[1]">~IOB0:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:PDRIVE" title="~IOB1:PDRIVE[1]">~IOB1:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:SUSPEND" title="IOB1:SUSPEND[2]">IOB1:SUSPEND[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:SUSPEND" title="IOB1:SUSPEND[1]">IOB1:SUSPEND[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:PSLEW" title="IOB1:PSLEW[2]">IOB1:PSLEW[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:DELAY_VARIABLE" title="IOB1:DELAY_VARIABLE">IOB1:DELAY_VARIABLE</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:I_DELAY" title="~IOB1:I_DELAY[1]">~IOB1:I_DELAY[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:PSLEW" title="IOB0:PSLEW[1]">IOB0:PSLEW[1]</a></td></tr>
<tr><td>3</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:NSLEW" title="IOB0:NSLEW[2]">IOB0:NSLEW[2]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:SUSPEND" title="IOB0:SUSPEND[1]">IOB0:SUSPEND[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[1]">IOB1:OUTPUT_DIFF[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:PDRIVE" title="~IOB0:PDRIVE[1]">~IOB0:PDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[0]">IOB1:OUTPUT_DIFF[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:PDRIVE" title="IOB1:PDRIVE[0]">IOB1:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:NSLEW" title="IOB1:NSLEW[0]">IOB1:NSLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:SUSPEND" title="IOB1:SUSPEND[3]">IOB1:SUSPEND[3]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:PSLEW" title="IOB1:PSLEW[0]">IOB1:PSLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:PCI_INPUT" title="IOB1:PCI_INPUT">IOB1:PCI_INPUT</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:NSLEW" title="IOB0:NSLEW[3]">IOB0:NSLEW[3]</a></td></tr>
<tr><td>4</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:NSLEW" title="IOB0:NSLEW[1]">IOB0:NSLEW[1]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:SUSPEND" title="IOB0:SUSPEND[3]">IOB0:SUSPEND[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:OUTPUT_DIFF_GROUP" title="IOB1:OUTPUT_DIFF_GROUP[0]">IOB1:OUTPUT_DIFF_GROUP[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:PDRIVE" title="IOB0:PDRIVE[0]">IOB0:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[3]">IOB1:OUTPUT_DIFF[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:OUTPUT_DIFF_GROUP" title="IOB1:OUTPUT_DIFF_GROUP[1]">IOB1:OUTPUT_DIFF_GROUP[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:OUTPUT_DIFF" title="IOB1:OUTPUT_DIFF[2]">IOB1:OUTPUT_DIFF[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:NDRIVE" title="~IOB1:NDRIVE[1]">~IOB1:NDRIVE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:PDRIVE" title="IOB1:PDRIVE[2]">IOB1:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:NSLEW" title="IOB1:NSLEW[1]">IOB1:NSLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:PSLEW" title="IOB1:PSLEW[1]">IOB1:PSLEW[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:PSLEW" title="IOB0:PSLEW[0]">IOB0:PSLEW[0]</a></td></tr>
<tr><td>5</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:NSLEW" title="IOB0:NSLEW[0]">IOB0:NSLEW[0]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:NDRIVE" title="IOB0:NDRIVE[0]">IOB0:NDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:I_DELAY" title="~IOB0:I_DELAY[2]">~IOB0:I_DELAY[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:NDRIVE" title="IOB1:NDRIVE[2]">IOB1:NDRIVE[2]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td>-</td><td>-</td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB2:PULL" title="IOB2:PULL[0]">IOB2:PULL[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB1:I_DELAY" title="~IOB1:I_DELAY[2]">~IOB1:I_DELAY[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.B2-IOB0:PSLEW" title="IOB0:PSLEW[3]">IOB0:PSLEW[3]</a></td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.B2-IOB0:DELAY_VARIABLE"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB0:PCI_CLAMP"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB0:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB1:DELAY_VARIABLE"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB1:PCI_CLAMP"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB1:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB2:DELAY_VARIABLE"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB2:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB2:VREF"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB3:DELAY_VARIABLE"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB3:PCI_CLAMP"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB3:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB4:DELAY_VARIABLE"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB4:PCI_CLAMP"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB4:PCI_INPUT"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DELAY_VARIABLE</th><th>[1, 8, 2]</th></tr>
<tr><th>IOB0:PCI_CLAMP</th><th>[1, 4, 1]</th></tr>
<tr><th>IOB0:PCI_INPUT</th><th>[1, 18, 1]</th></tr>
<tr><th>IOB1:DELAY_VARIABLE</th><th>[1, 16, 2]</th></tr>
<tr><th>IOB1:PCI_CLAMP</th><th>[1, 11, 1]</th></tr>
<tr><th>IOB1:PCI_INPUT</th><th>[1, 16, 3]</th></tr>
<tr><th>IOB2:DELAY_VARIABLE</th><th>[0, 3, 2]</th></tr>
<tr><th>IOB2:PCI_INPUT</th><th>[0, 1, 3]</th></tr>
<tr><th>IOB2:VREF</th><th>[0, 18, 0]</th></tr>
<tr><th>IOB3:DELAY_VARIABLE</th><th>[0, 8, 2]</th></tr>
<tr><th>IOB3:PCI_CLAMP</th><th>[0, 6, 4]</th></tr>
<tr><th>IOB3:PCI_INPUT</th><th>[0, 1, 0]</th></tr>
<tr><th>IOB4:DELAY_VARIABLE</th><th>[0, 16, 2]</th></tr>
<tr><th>IOB4:PCI_CLAMP</th><th>[0, 12, 5]</th></tr>
<tr><th>IOB4:PCI_INPUT</th><th>[0, 17, 3]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.B2-IOB0:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB1:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB2:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB3:DELAY_COMMON"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB4:DELAY_COMMON"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:DELAY_COMMON</th><th>[1, 11, 0]</th></tr>
<tr><th>IOB1:DELAY_COMMON</th><th>[1, 16, 0]</th></tr>
<tr><th>IOB2:DELAY_COMMON</th><th>[0, 2, 0]</th></tr>
<tr><th>IOB3:DELAY_COMMON</th><th>[0, 11, 0]</th></tr>
<tr><th>IOB4:DELAY_COMMON</th><th>[0, 16, 0]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.B2-IOB0:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB1:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB2:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB3:I_DELAY"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB4:I_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:I_DELAY</th><th>[1, 9, 5]</th><th>[1, 9, 2]</th><th>[1, 9, 1]</th></tr>
<tr><th>IOB1:I_DELAY</th><th>[1, 17, 5]</th><th>[1, 17, 2]</th><th>[1, 17, 1]</th></tr>
<tr><th>IOB2:I_DELAY</th><th>[0, 2, 5]</th><th>[0, 2, 2]</th><th>[0, 2, 1]</th></tr>
<tr><th>IOB3:I_DELAY</th><th>[0, 9, 5]</th><th>[0, 9, 2]</th><th>[0, 9, 1]</th></tr>
<tr><th>IOB4:I_DELAY</th><th>[0, 17, 5]</th><th>[0, 17, 2]</th><th>[0, 17, 1]</th></tr>
<tr><td>Inverted</td><td>~[2]</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.B2-IOB0:NSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB0:PSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB1:NSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB1:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB1:PSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB3:NSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB3:PSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB4:NSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB4:OUTPUT_DIFF"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB4:PSLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NSLEW</th><th>[1, 18, 3]</th><th>[1, 1, 3]</th><th>[1, 1, 4]</th><th>[1, 1, 5]</th></tr>
<tr><th>IOB0:PSLEW</th><th>[1, 18, 5]</th><th>[1, 18, 0]</th><th>[1, 18, 2]</th><th>[1, 18, 4]</th></tr>
<tr><th>IOB1:NSLEW</th><th>[1, 14, 1]</th><th>[1, 14, 0]</th><th>[1, 12, 4]</th><th>[1, 12, 3]</th></tr>
<tr><th>IOB1:OUTPUT_DIFF</th><th>[1, 7, 4]</th><th>[1, 9, 4]</th><th>[1, 4, 3]</th><th>[1, 7, 3]</th></tr>
<tr><th>IOB1:PSLEW</th><th>[1, 15, 1]</th><th>[1, 15, 2]</th><th>[1, 15, 4]</th><th>[1, 15, 3]</th></tr>
<tr><th>IOB3:NSLEW</th><th>[0, 3, 4]</th><th>[0, 3, 3]</th><th>[0, 4, 5]</th><th>[0, 4, 4]</th></tr>
<tr><th>IOB3:PSLEW</th><th>[0, 1, 2]</th><th>[0, 1, 1]</th><th>[0, 2, 4]</th><th>[0, 2, 3]</th></tr>
<tr><th>IOB4:NSLEW</th><th>[0, 16, 4]</th><th>[0, 16, 3]</th><th>[0, 15, 3]</th><th>[0, 15, 2]</th></tr>
<tr><th>IOB4:OUTPUT_DIFF</th><th>[0, 11, 5]</th><th>[0, 11, 4]</th><th>[0, 8, 4]</th><th>[0, 11, 2]</th></tr>
<tr><th>IOB4:PSLEW</th><th>[0, 16, 5]</th><th>[0, 13, 4]</th><th>[0, 13, 3]</th><th>[0, 17, 4]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.B2-IOB0:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB1:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB2:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB3:IFF_DELAY"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB4:IFF_DELAY"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IFF_DELAY</th><th>[1, 8, 0]</th><th>[1, 9, 0]</th></tr>
<tr><th>IOB1:IFF_DELAY</th><th>[1, 17, 0]</th><th>[1, 15, 0]</th></tr>
<tr><th>IOB2:IFF_DELAY</th><th>[0, 3, 0]</th><th>[0, 4, 0]</th></tr>
<tr><th>IOB3:IFF_DELAY</th><th>[0, 8, 0]</th><th>[0, 9, 0]</th></tr>
<tr><th>IOB4:IFF_DELAY</th><th>[0, 17, 0]</th><th>[0, 15, 0]</th></tr>
<tr><td>Inverted</td><td>~[1]</td><td>~[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.B2-IOB0:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB1:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB1:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB3:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB4:OUTPUT_DIFF_GROUP"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB4:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:OUTPUT_ENABLE</th><th>[1, 1, 1]</th><th>[1, 1, 0]</th></tr>
<tr><th>IOB1:OUTPUT_DIFF_GROUP</th><th>[1, 8, 4]</th><th>[1, 4, 4]</th></tr>
<tr><th>IOB1:OUTPUT_ENABLE</th><th>[1, 12, 1]</th><th>[1, 12, 0]</th></tr>
<tr><th>IOB3:OUTPUT_ENABLE</th><th>[0, 4, 2]</th><th>[0, 4, 1]</th></tr>
<tr><th>IOB4:OUTPUT_DIFF_GROUP</th><th>[0, 12, 3]</th><th>[0, 8, 3]</th></tr>
<tr><th>IOB4:OUTPUT_ENABLE</th><th>[0, 15, 5]</th><th>[0, 15, 1]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.B2-IOB0:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB1:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB3:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB4:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[1, 5, 2]</th><th>[1, 6, 5]</th><th>[1, 6, 4]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[1, 10, 3]</th><th>[1, 13, 5]</th><th>[1, 13, 4]</th></tr>
<tr><th>IOB3:IBUF_MODE</th><th>[0, 6, 0]</th><th>[0, 5, 4]</th><th>[0, 5, 3]</th></tr>
<tr><th>IOB4:IBUF_MODE</th><th>[0, 13, 5]</th><th>[0, 14, 2]</th><th>[0, 14, 3]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TMUX</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>OMUX</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMOS_VCCINT</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_VCCO</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>VREF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>CMOS_VCCAUX</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.B2-IOB0:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB0:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB1:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB1:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB3:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB3:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB4:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB4:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:NDRIVE</th><th>[1, 5, 0]</th><th>[1, 5, 1]</th><th>[1, 5, 5]</th></tr>
<tr><th>IOB0:PDRIVE</th><th>[1, 6, 2]</th><th>[1, 5, 3]</th><th>[1, 5, 4]</th></tr>
<tr><th>IOB1:NDRIVE</th><th>[1, 10, 5]</th><th>[1, 10, 4]</th><th>[1, 10, 1]</th></tr>
<tr><th>IOB1:PDRIVE</th><th>[1, 11, 4]</th><th>[1, 11, 2]</th><th>[1, 11, 3]</th></tr>
<tr><th>IOB3:NDRIVE</th><th>[0, 6, 1]</th><th>[0, 6, 2]</th><th>[0, 6, 3]</th></tr>
<tr><th>IOB3:PDRIVE</th><th>[0, 7, 4]</th><th>[0, 7, 1]</th><th>[0, 7, 2]</th></tr>
<tr><th>IOB4:NDRIVE</th><th>[0, 13, 0]</th><th>[0, 13, 2]</th><th>[0, 12, 2]</th></tr>
<tr><th>IOB4:PDRIVE</th><th>[0, 10, 4]</th><th>[0, 10, 2]</th><th>[0, 13, 1]</th></tr>
<tr><td>Mixed inversion</td><td>[2]</td><td>~[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.B2-IOB0:SUSPEND"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB1:SUSPEND"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB3:SUSPEND"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB4:SUSPEND"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:SUSPEND</th><th>[1, 3, 4]</th><th>[1, 1, 2]</th><th>[1, 3, 3]</th><th>[1, 4, 2]</th></tr>
<tr><th>IOB1:SUSPEND</th><th>[1, 13, 3]</th><th>[1, 12, 2]</th><th>[1, 13, 2]</th><th>[1, 10, 0]</th></tr>
<tr><th>IOB3:SUSPEND</th><th>[0, 5, 5]</th><th>[0, 4, 3]</th><th>[0, 5, 2]</th><th>[0, 6, 5]</th></tr>
<tr><th>IOB4:SUSPEND</th><th>[0, 14, 1]</th><th>[0, 15, 4]</th><th>[0, 14, 0]</th><th>[0, 12, 1]</th></tr>
<tr><td>3STATE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DRIVE_LAST_VALUE</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3STATE_PULLUP</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>3STATE_PULLDOWN</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>3STATE_KEEPER</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.B2-IOB0:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB1:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB2:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB3:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.B2-IOB4:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[1, 6, 3]</th><th>[1, 6, 0]</th><th>[1, 4, 5]</th></tr>
<tr><th>IOB1:PULL</th><th>[1, 10, 2]</th><th>[1, 9, 3]</th><th>[1, 8, 3]</th></tr>
<tr><th>IOB2:PULL</th><th>[0, 18, 4]</th><th>[1, 16, 1]</th><th>[1, 16, 5]</th></tr>
<tr><th>IOB3:PULL</th><th>[0, 7, 5]</th><th>[0, 7, 3]</th><th>[0, 9, 4]</th></tr>
<tr><th>IOB4:PULL</th><th>[0, 12, 0]</th><th>[0, 12, 4]</th><th>[0, 11, 3]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.B2-IOB2:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB2:IBUF_MODE</th><th>[0, 18, 1]</th><th>[0, 18, 2]</th><th>[0, 18, 3]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TMUX</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>OMUX</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMOS_VCCINT</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_VCCO</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>VREF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>CMOS_VCCAUX</td><td>1</td><td>1</td><td>1</td></tr>
</table>
</section>
<section id="iobs-s3a-l4">
<h3><code class="docutils literal notranslate"><span class="pre">IOBS.S3A.L4</span></code><a class="headerlink" href="#iobs-s3a-l4" title="Link to this heading"></a></h3>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3A.L4 bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td></tr>
<tr><td>1</td>
<td>-</td><td>-</td></tr>
<tr><td>2</td>
<td>-</td><td>-</td></tr>
<tr><td>3</td>
<td>-</td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td>-</td><td>-</td></tr>
<tr><td>6</td>
<td>-</td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB0:PULL" title="IOB0:PULL[0]">IOB0:PULL[0]</a></td><td>-</td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB0:PULL" title="IOB0:PULL[1]">IOB0:PULL[1]</a></td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[0]">IOB0:IBUF_MODE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB0:PULL" title="IOB0:PULL[2]">IOB0:PULL[2]</a></td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[1]">IOB0:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB0:IBUF_MODE" title="IOB0:IBUF_MODE[2]">IOB0:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB0:VREF" title="IOB0:VREF">IOB0:VREF</a></td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB0:PCI_INPUT" title="IOB0:PCI_INPUT">IOB0:PCI_INPUT</a></td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td>-</td></tr>
<tr><td>21</td>
<td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB1:PCI_INPUT" title="IOB1:PCI_INPUT">IOB1:PCI_INPUT</a></td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td>-</td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[2]">IOB1:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[1]">IOB1:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB1:IBUF_MODE" title="IOB1:IBUF_MODE[0]">IOB1:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB1:PULL" title="IOB1:PULL[2]">IOB1:PULL[2]</a></td><td>-</td></tr>
<tr><td>33</td>
<td>-</td><td>-</td></tr>
<tr><td>34</td>
<td>-</td><td>-</td></tr>
<tr><td>35</td>
<td>-</td><td>-</td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB1:PULL" title="IOB1:PULL[1]">IOB1:PULL[1]</a></td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB1:PULL" title="IOB1:PULL[0]">IOB1:PULL[0]</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td></tr>
<tr><td>40</td>
<td>-</td><td>-</td></tr>
<tr><td>41</td>
<td>-</td><td>-</td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:PSLEW" title="IOB2:PSLEW[3]">IOB2:PSLEW[3]</a></td><td>-</td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:PSLEW" title="IOB2:PSLEW[2]">IOB2:PSLEW[2]</a></td><td>-</td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:PCI_INPUT" title="IOB2:PCI_INPUT">IOB2:PCI_INPUT</a></td><td>-</td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:PSLEW" title="IOB2:PSLEW[1]">IOB2:PSLEW[1]</a></td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:PSLEW" title="IOB2:PSLEW[0]">IOB2:PSLEW[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:SUSPEND" title="IOB2:SUSPEND[0]">IOB2:SUSPEND[0]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:PULL" title="IOB2:PULL[1]">IOB2:PULL[1]</a></td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:NSLEW" title="IOB2:NSLEW[3]">IOB2:NSLEW[3]</a></td><td>-</td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:NSLEW" title="IOB2:NSLEW[2]">IOB2:NSLEW[2]</a></td><td>-</td></tr>
<tr><td>52</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:NSLEW" title="IOB2:NSLEW[1]">IOB2:NSLEW[1]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:NSLEW" title="IOB2:NSLEW[0]">IOB2:NSLEW[0]</a></td><td>-</td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:SUSPEND" title="IOB2:SUSPEND[2]">IOB2:SUSPEND[2]</a></td><td>-</td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:OUTPUT_ENABLE" title="IOB2:OUTPUT_ENABLE[0]">IOB2:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:OUTPUT_ENABLE" title="IOB2:OUTPUT_ENABLE[1]">IOB2:OUTPUT_ENABLE[1]</a></td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td></tr>
<tr><td>58</td>
<td>-</td><td>-</td></tr>
<tr><td>59</td>
<td>-</td><td>-</td></tr>
<tr><td>60</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:SUSPEND" title="IOB2:SUSPEND[1]">IOB2:SUSPEND[1]</a></td><td>-</td></tr>
<tr><td>61</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:SUSPEND" title="IOB2:SUSPEND[3]">IOB2:SUSPEND[3]</a></td><td>-</td></tr>
<tr><td>62</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[0]">IOB2:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>63</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[1]">IOB2:IBUF_MODE[1]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3A.L4 bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:PULL" title="IOB2:PULL[2]">IOB2:PULL[2]</a></td><td>-</td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:PCI_CLAMP" title="IOB2:PCI_CLAMP">IOB2:PCI_CLAMP</a></td><td>-</td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:NDRIVE" title="IOB2:NDRIVE[0]">IOB2:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:NDRIVE" title="~IOB2:NDRIVE[1]">~IOB2:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>4</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:PDRIVE" title="IOB2:PDRIVE[0]">IOB2:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:NDRIVE" title="IOB2:NDRIVE[2]">IOB2:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:IBUF_MODE" title="IOB2:IBUF_MODE[2]">IOB2:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>7</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:PDRIVE" title="IOB2:PDRIVE[2]">IOB2:PDRIVE[2]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td></tr>
<tr><td>9</td>
<td>-</td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:PULL" title="IOB2:PULL[0]">IOB2:PULL[0]</a></td><td>-</td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB2:PDRIVE" title="~IOB2:PDRIVE[1]">~IOB2:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>13</td>
<td>-</td><td>-</td></tr>
<tr><td>14</td>
<td>-</td><td>-</td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:PDRIVE" title="IOB3:PDRIVE[2]">IOB3:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:NDRIVE" title="IOB3:NDRIVE[2]">IOB3:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:PDRIVE" title="~IOB3:PDRIVE[1]">~IOB3:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:PDRIVE" title="IOB3:PDRIVE[0]">IOB3:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:NDRIVE" title="~IOB3:NDRIVE[1]">~IOB3:NDRIVE[1]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[2]">IOB3:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>22</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:PCI_CLAMP" title="IOB3:PCI_CLAMP">IOB3:PCI_CLAMP</a></td><td>-</td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:PULL" title="IOB3:PULL[2]">IOB3:PULL[2]</a></td><td>-</td></tr>
<tr><td>24</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[1]">IOB3:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>25</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:IBUF_MODE" title="IOB3:IBUF_MODE[0]">IOB3:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:SUSPEND" title="IOB3:SUSPEND[3]">IOB3:SUSPEND[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:SUSPEND" title="IOB3:SUSPEND[1]">IOB3:SUSPEND[1]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:VREF" title="IOB3:VREF">IOB3:VREF</a></td><td>-</td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:NDRIVE" title="IOB3:NDRIVE[0]">IOB3:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[0]">IOB3:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:OUTPUT_ENABLE" title="IOB3:OUTPUT_ENABLE[1]">IOB3:OUTPUT_ENABLE[1]</a></td><td>-</td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:SUSPEND" title="IOB3:SUSPEND[2]">IOB3:SUSPEND[2]</a></td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:NSLEW" title="IOB3:NSLEW[0]">IOB3:NSLEW[0]</a></td><td>-</td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:NSLEW" title="IOB3:NSLEW[1]">IOB3:NSLEW[1]</a></td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:NSLEW" title="IOB3:NSLEW[2]">IOB3:NSLEW[2]</a></td><td>-</td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:NSLEW" title="IOB3:NSLEW[3]">IOB3:NSLEW[3]</a></td><td>-</td></tr>
<tr><td>39</td>
<td>-</td><td>-</td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:PULL" title="IOB3:PULL[1]">IOB3:PULL[1]</a></td><td>-</td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:PULL" title="IOB3:PULL[0]">IOB3:PULL[0]</a></td><td>-</td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:PSLEW" title="IOB3:PSLEW[0]">IOB3:PSLEW[0]</a></td><td>-</td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:PSLEW" title="IOB3:PSLEW[1]">IOB3:PSLEW[1]</a></td><td>-</td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:PCI_INPUT" title="IOB3:PCI_INPUT">IOB3:PCI_INPUT</a></td><td>-</td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:PSLEW" title="IOB3:PSLEW[2]">IOB3:PSLEW[2]</a></td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:PSLEW" title="IOB3:PSLEW[3]">IOB3:PSLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB3:SUSPEND" title="IOB3:SUSPEND[0]">IOB3:SUSPEND[0]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td></tr>
<tr><td>48</td>
<td>-</td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:PSLEW" title="IOB4:PSLEW[3]">IOB4:PSLEW[3]</a></td><td>-</td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:PSLEW" title="IOB4:PSLEW[2]">IOB4:PSLEW[2]</a></td><td>-</td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:PCI_INPUT" title="IOB4:PCI_INPUT">IOB4:PCI_INPUT</a></td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:SUSPEND" title="IOB4:SUSPEND[0]">IOB4:SUSPEND[0]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:PSLEW" title="IOB4:PSLEW[0]">IOB4:PSLEW[0]</a></td><td>-</td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:PSLEW" title="IOB4:PSLEW[1]">IOB4:PSLEW[1]</a></td><td>-</td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:PULL" title="IOB4:PULL[0]">IOB4:PULL[0]</a></td><td>-</td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:PULL" title="IOB4:PULL[1]">IOB4:PULL[1]</a></td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:NSLEW" title="IOB4:NSLEW[3]">IOB4:NSLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:NSLEW" title="IOB4:NSLEW[2]">IOB4:NSLEW[2]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td></tr>
<tr><td>60</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:NSLEW" title="IOB4:NSLEW[1]">IOB4:NSLEW[1]</a></td><td>-</td></tr>
<tr><td>61</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:NSLEW" title="IOB4:NSLEW[0]">IOB4:NSLEW[0]</a></td><td>-</td></tr>
<tr><td>62</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:SUSPEND" title="IOB4:SUSPEND[2]">IOB4:SUSPEND[2]</a></td><td>-</td></tr>
<tr><td>63</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[0]">IOB4:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3A.L4 bittile 2</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:OUTPUT_ENABLE" title="IOB4:OUTPUT_ENABLE[1]">IOB4:OUTPUT_ENABLE[1]</a></td><td>-</td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:PULL" title="IOB5:PULL[0]">IOB5:PULL[0]</a></td><td>-</td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:SUSPEND" title="IOB4:SUSPEND[3]">IOB4:SUSPEND[3]</a></td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:VREF" title="IOB4:VREF">IOB4:VREF</a></td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:SUSPEND" title="IOB4:SUSPEND[1]">IOB4:SUSPEND[1]</a></td><td>-</td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[0]">IOB4:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[1]">IOB4:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:IBUF_MODE" title="IOB4:IBUF_MODE[2]">IOB4:IBUF_MODE[2]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:PULL" title="IOB4:PULL[2]">IOB4:PULL[2]</a></td><td>-</td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:PCI_CLAMP" title="IOB4:PCI_CLAMP">IOB4:PCI_CLAMP</a></td><td>-</td></tr>
<tr><td>10</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:NDRIVE" title="IOB4:NDRIVE[0]">IOB4:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:NDRIVE" title="~IOB4:NDRIVE[1]">~IOB4:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:PDRIVE" title="IOB4:PDRIVE[0]">IOB4:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:PDRIVE" title="~IOB4:PDRIVE[1]">~IOB4:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:NDRIVE" title="IOB4:NDRIVE[2]">IOB4:NDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB4:PDRIVE" title="IOB4:PDRIVE[2]">IOB4:PDRIVE[2]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td></tr>
<tr><td>16</td>
<td>-</td><td>-</td></tr>
<tr><td>17</td>
<td>-</td><td>-</td></tr>
<tr><td>18</td>
<td>-</td><td>-</td></tr>
<tr><td>19</td>
<td>-</td><td>-</td></tr>
<tr><td>20</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:PULL" title="IOB5:PULL[1]">IOB5:PULL[1]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td></tr>
<tr><td>23</td>
<td>-</td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td></tr>
<tr><td>26</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:PDRIVE" title="IOB5:PDRIVE[2]">IOB5:PDRIVE[2]</a></td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:PDRIVE" title="IOB5:PDRIVE[0]">IOB5:PDRIVE[0]</a></td></tr>
<tr><td>27</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:PDRIVE" title="~IOB5:PDRIVE[1]">~IOB5:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>28</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:NDRIVE" title="IOB5:NDRIVE[2]">IOB5:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>29</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:IBUF_MODE" title="IOB5:IBUF_MODE[2]">IOB5:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>30</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:PCI_CLAMP" title="IOB5:PCI_CLAMP">IOB5:PCI_CLAMP</a></td><td>-</td></tr>
<tr><td>31</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:PULL" title="IOB5:PULL[2]">IOB5:PULL[2]</a></td><td>-</td></tr>
<tr><td>32</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:NDRIVE" title="IOB5:NDRIVE[0]">IOB5:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:IBUF_MODE" title="IOB5:IBUF_MODE[1]">IOB5:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:IBUF_MODE" title="IOB5:IBUF_MODE[0]">IOB5:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:SUSPEND" title="IOB5:SUSPEND[1]">IOB5:SUSPEND[1]</a></td><td>-</td></tr>
<tr><td>36</td>
<td>-</td><td>-</td></tr>
<tr><td>37</td>
<td>-</td><td>-</td></tr>
<tr><td>38</td>
<td>-</td><td>-</td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:OUTPUT_ENABLE" title="IOB5:OUTPUT_ENABLE[0]">IOB5:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:SUSPEND" title="IOB5:SUSPEND[3]">IOB5:SUSPEND[3]</a></td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:OUTPUT_ENABLE" title="IOB5:OUTPUT_ENABLE[1]">IOB5:OUTPUT_ENABLE[1]</a></td><td>-</td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:SUSPEND" title="IOB5:SUSPEND[2]">IOB5:SUSPEND[2]</a></td><td>-</td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:NSLEW" title="IOB5:NSLEW[0]">IOB5:NSLEW[0]</a></td><td>-</td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:SUSPEND" title="IOB5:SUSPEND[0]">IOB5:SUSPEND[0]</a></td><td>-</td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:NSLEW" title="IOB5:NSLEW[1]">IOB5:NSLEW[1]</a></td><td>-</td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:NSLEW" title="IOB5:NSLEW[2]">IOB5:NSLEW[2]</a></td><td>-</td></tr>
<tr><td>46</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:NSLEW" title="IOB5:NSLEW[3]">IOB5:NSLEW[3]</a></td><td>-</td></tr>
<tr><td>47</td>
<td>-</td><td>-</td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:NDRIVE" title="~IOB5:NDRIVE[1]">~IOB5:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>49</td>
<td>-</td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:PSLEW" title="IOB5:PSLEW[0]">IOB5:PSLEW[0]</a></td><td>-</td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:PSLEW" title="IOB5:PSLEW[1]">IOB5:PSLEW[1]</a></td><td>-</td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:PCI_INPUT" title="IOB5:PCI_INPUT">IOB5:PCI_INPUT</a></td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:PSLEW" title="IOB5:PSLEW[2]">IOB5:PSLEW[2]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB5:PSLEW" title="IOB5:PSLEW[3]">IOB5:PSLEW[3]</a></td><td>-</td></tr>
<tr><td>54</td>
<td>-</td><td>-</td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:NSLEW" title="IOB6:NSLEW[1]">IOB6:NSLEW[1]</a></td><td>-</td></tr>
<tr><td>56</td>
<td>-</td><td>-</td></tr>
<tr><td>57</td>
<td>-</td><td>-</td></tr>
<tr><td>58</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:PSLEW" title="IOB6:PSLEW[3]">IOB6:PSLEW[3]</a></td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:PSLEW" title="IOB6:PSLEW[2]">IOB6:PSLEW[2]</a></td></tr>
<tr><td>59</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:PCI_INPUT" title="IOB6:PCI_INPUT">IOB6:PCI_INPUT</a></td><td>-</td></tr>
<tr><td>60</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:PSLEW" title="IOB6:PSLEW[1]">IOB6:PSLEW[1]</a></td><td>-</td></tr>
<tr><td>61</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:PSLEW" title="IOB6:PSLEW[0]">IOB6:PSLEW[0]</a></td><td>-</td></tr>
<tr><td>62</td>
<td>-</td><td>-</td></tr>
<tr><td>63</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:PULL" title="IOB6:PULL[0]">IOB6:PULL[0]</a></td><td>-</td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="3">IOBS.S3A.L4 bittile 3</th></tr><tr><th rowspan="2">Row</th><th colspan="2">Column</th></tr><tr><th>0</th><th>1</th></tr>
<tr><td>0</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:PULL" title="IOB6:PULL[1]">IOB6:PULL[1]</a></td><td>-</td></tr>
<tr><td>1</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:PULL" title="IOB7:PULL[0]">IOB7:PULL[0]</a></td><td>-</td></tr>
<tr><td>2</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:NSLEW" title="IOB6:NSLEW[3]">IOB6:NSLEW[3]</a></td><td>-</td></tr>
<tr><td>3</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:NSLEW" title="IOB6:NSLEW[2]">IOB6:NSLEW[2]</a></td><td>-</td></tr>
<tr><td>4</td>
<td>-</td><td>-</td></tr>
<tr><td>5</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:PULL" title="IOB7:PULL[1]">IOB7:PULL[1]</a></td><td>-</td></tr>
<tr><td>6</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:NSLEW" title="IOB6:NSLEW[0]">IOB6:NSLEW[0]</a></td><td>-</td></tr>
<tr><td>7</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:OUTPUT_ENABLE" title="IOB6:OUTPUT_ENABLE[0]">IOB6:OUTPUT_ENABLE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:SUSPEND" title="IOB6:SUSPEND[2]">IOB6:SUSPEND[2]</a></td></tr>
<tr><td>8</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:OUTPUT_ENABLE" title="IOB6:OUTPUT_ENABLE[1]">IOB6:OUTPUT_ENABLE[1]</a></td><td>-</td></tr>
<tr><td>9</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:SUSPEND" title="IOB6:SUSPEND[0]">IOB6:SUSPEND[0]</a></td><td>-</td></tr>
<tr><td>10</td>
<td>-</td><td>-</td></tr>
<tr><td>11</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:SUSPEND" title="IOB6:SUSPEND[3]">IOB6:SUSPEND[3]</a></td><td>-</td></tr>
<tr><td>12</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:VREF" title="IOB6:VREF">IOB6:VREF</a></td><td>-</td></tr>
<tr><td>13</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:SUSPEND" title="IOB6:SUSPEND[1]">IOB6:SUSPEND[1]</a></td><td>-</td></tr>
<tr><td>14</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:IBUF_MODE" title="IOB6:IBUF_MODE[1]">IOB6:IBUF_MODE[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:IBUF_MODE" title="IOB6:IBUF_MODE[0]">IOB6:IBUF_MODE[0]</a></td></tr>
<tr><td>15</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:PCI_CLAMP" title="IOB6:PCI_CLAMP">IOB6:PCI_CLAMP</a></td><td>-</td></tr>
<tr><td>16</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:NDRIVE" title="IOB6:NDRIVE[0]">IOB6:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>17</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:PULL" title="IOB6:PULL[2]">IOB6:PULL[2]</a></td><td>-</td></tr>
<tr><td>18</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:IBUF_MODE" title="IOB6:IBUF_MODE[2]">IOB6:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>19</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:NDRIVE" title="~IOB6:NDRIVE[1]">~IOB6:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>20</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:PDRIVE" title="IOB6:PDRIVE[0]">IOB6:PDRIVE[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:NDRIVE" title="IOB6:NDRIVE[2]">IOB6:NDRIVE[2]</a></td></tr>
<tr><td>21</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:PDRIVE" title="~IOB6:PDRIVE[1]">~IOB6:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>22</td>
<td>-</td><td>-</td></tr>
<tr><td>23</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB6:PDRIVE" title="IOB6:PDRIVE[2]">IOB6:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>24</td>
<td>-</td><td>-</td></tr>
<tr><td>25</td>
<td>-</td><td>-</td></tr>
<tr><td>26</td>
<td>-</td><td>-</td></tr>
<tr><td>27</td>
<td>-</td><td>-</td></tr>
<tr><td>28</td>
<td>-</td><td>-</td></tr>
<tr><td>29</td>
<td>-</td><td>-</td></tr>
<tr><td>30</td>
<td>-</td><td>-</td></tr>
<tr><td>31</td>
<td>-</td><td>-</td></tr>
<tr><td>32</td>
<td>-</td><td>-</td></tr>
<tr><td>33</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:PDRIVE" title="IOB7:PDRIVE[2]">IOB7:PDRIVE[2]</a></td><td>-</td></tr>
<tr><td>34</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:NDRIVE" title="IOB7:NDRIVE[2]">IOB7:NDRIVE[2]</a></td><td>-</td></tr>
<tr><td>35</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:PDRIVE" title="~IOB7:PDRIVE[1]">~IOB7:PDRIVE[1]</a></td><td>-</td></tr>
<tr><td>36</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:PDRIVE" title="IOB7:PDRIVE[0]">IOB7:PDRIVE[0]</a></td><td>-</td></tr>
<tr><td>37</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:NDRIVE" title="~IOB7:NDRIVE[1]">~IOB7:NDRIVE[1]</a></td><td>-</td></tr>
<tr><td>38</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:IBUF_MODE" title="IOB7:IBUF_MODE[2]">IOB7:IBUF_MODE[2]</a></td><td>-</td></tr>
<tr><td>39</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:SUSPEND" title="IOB7:SUSPEND[0]">IOB7:SUSPEND[0]</a></td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:PCI_CLAMP" title="IOB7:PCI_CLAMP">IOB7:PCI_CLAMP</a></td></tr>
<tr><td>40</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:NDRIVE" title="IOB7:NDRIVE[0]">IOB7:NDRIVE[0]</a></td><td>-</td></tr>
<tr><td>41</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:IBUF_MODE" title="IOB7:IBUF_MODE[0]">IOB7:IBUF_MODE[0]</a></td><td>-</td></tr>
<tr><td>42</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:IBUF_MODE" title="IOB7:IBUF_MODE[1]">IOB7:IBUF_MODE[1]</a></td><td>-</td></tr>
<tr><td>43</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:SUSPEND" title="IOB7:SUSPEND[1]">IOB7:SUSPEND[1]</a></td><td>-</td></tr>
<tr><td>44</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:VREF" title="IOB7:VREF">IOB7:VREF</a></td><td>-</td></tr>
<tr><td>45</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:SUSPEND" title="IOB7:SUSPEND[3]">IOB7:SUSPEND[3]</a></td><td>-</td></tr>
<tr><td>46</td>
<td>-</td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:OUTPUT_ENABLE" title="IOB7:OUTPUT_ENABLE[1]">IOB7:OUTPUT_ENABLE[1]</a></td></tr>
<tr><td>47</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:PULL" title="IOB7:PULL[2]">IOB7:PULL[2]</a></td><td>-</td></tr>
<tr><td>48</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:OUTPUT_ENABLE" title="IOB7:OUTPUT_ENABLE[0]">IOB7:OUTPUT_ENABLE[0]</a></td><td>-</td></tr>
<tr><td>49</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:SUSPEND" title="IOB7:SUSPEND[2]">IOB7:SUSPEND[2]</a></td><td>-</td></tr>
<tr><td>50</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:NSLEW" title="IOB7:NSLEW[0]">IOB7:NSLEW[0]</a></td><td>-</td></tr>
<tr><td>51</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:NSLEW" title="IOB7:NSLEW[1]">IOB7:NSLEW[1]</a></td><td>-</td></tr>
<tr><td>52</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:PSLEW" title="IOB7:PSLEW[1]">IOB7:PSLEW[1]</a></td><td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:NSLEW" title="IOB7:NSLEW[2]">IOB7:NSLEW[2]</a></td></tr>
<tr><td>53</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:NSLEW" title="IOB7:NSLEW[3]">IOB7:NSLEW[3]</a></td><td>-</td></tr>
<tr><td>54</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:PSLEW" title="IOB7:PSLEW[2]">IOB7:PSLEW[2]</a></td><td>-</td></tr>
<tr><td>55</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:PCI_INPUT" title="IOB7:PCI_INPUT">IOB7:PCI_INPUT</a></td><td>-</td></tr>
<tr><td>56</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:PSLEW" title="IOB7:PSLEW[0]">IOB7:PSLEW[0]</a></td><td>-</td></tr>
<tr><td>57</td>
<td><a href="#bits-xc3s-IOBS.S3A.L4-IOB7:PSLEW" title="IOB7:PSLEW[3]">IOB7:PSLEW[3]</a></td><td>-</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.L4-IOB0:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB1:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB2:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB3:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB4:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB5:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB6:PULL"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB7:PULL"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PULL</th><th>[0, 1, 11]</th><th>[0, 0, 8]</th><th>[0, 0, 7]</th></tr>
<tr><th>IOB1:PULL</th><th>[0, 0, 32]</th><th>[0, 0, 36]</th><th>[0, 0, 38]</th></tr>
<tr><th>IOB2:PULL</th><th>[1, 0, 0]</th><th>[0, 0, 48]</th><th>[1, 0, 11]</th></tr>
<tr><th>IOB3:PULL</th><th>[1, 0, 23]</th><th>[1, 0, 40]</th><th>[1, 0, 41]</th></tr>
<tr><th>IOB4:PULL</th><th>[2, 0, 8]</th><th>[1, 0, 56]</th><th>[1, 0, 55]</th></tr>
<tr><th>IOB5:PULL</th><th>[2, 0, 31]</th><th>[2, 1, 20]</th><th>[2, 0, 1]</th></tr>
<tr><th>IOB6:PULL</th><th>[3, 0, 17]</th><th>[3, 0, 0]</th><th>[2, 0, 63]</th></tr>
<tr><th>IOB7:PULL</th><th>[3, 0, 47]</th><th>[3, 0, 5]</th><th>[3, 0, 1]</th></tr>
<tr><td>PULLDOWN</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PULLUP</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>KEEPER</td><td>1</td><td>0</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.L4-IOB0:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB1:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB2:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB3:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB4:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB5:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB6:IBUF_MODE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB7:IBUF_MODE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:IBUF_MODE</th><th>[0, 0, 13]</th><th>[0, 0, 12]</th><th>[0, 0, 11]</th></tr>
<tr><th>IOB1:IBUF_MODE</th><th>[0, 0, 27]</th><th>[0, 0, 30]</th><th>[0, 0, 31]</th></tr>
<tr><th>IOB2:IBUF_MODE</th><th>[1, 0, 6]</th><th>[0, 0, 63]</th><th>[0, 0, 62]</th></tr>
<tr><th>IOB3:IBUF_MODE</th><th>[1, 0, 21]</th><th>[1, 0, 24]</th><th>[1, 0, 25]</th></tr>
<tr><th>IOB4:IBUF_MODE</th><th>[2, 1, 7]</th><th>[2, 0, 7]</th><th>[2, 0, 6]</th></tr>
<tr><th>IOB5:IBUF_MODE</th><th>[2, 0, 29]</th><th>[2, 0, 33]</th><th>[2, 0, 34]</th></tr>
<tr><th>IOB6:IBUF_MODE</th><th>[3, 0, 18]</th><th>[3, 0, 14]</th><th>[3, 1, 14]</th></tr>
<tr><th>IOB7:IBUF_MODE</th><th>[3, 0, 38]</th><th>[3, 0, 42]</th><th>[3, 0, 41]</th></tr>
<tr><td>NONE</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>TMUX</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>OMUX</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CMOS_VCCINT</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CMOS_VCCO</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>VREF</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>DIFF</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>CMOS_VCCAUX</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.L4-IOB0:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB0:VREF"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB1:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB2:PCI_CLAMP"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB2:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB3:PCI_CLAMP"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB3:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB3:VREF"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB4:PCI_CLAMP"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB4:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB4:VREF"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB5:PCI_CLAMP"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB5:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB6:PCI_CLAMP"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB6:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB6:VREF"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB7:PCI_CLAMP"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB7:PCI_INPUT"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB7:VREF"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB0:PCI_INPUT</th><th>[0, 0, 17]</th></tr>
<tr><th>IOB0:VREF</th><th>[0, 0, 14]</th></tr>
<tr><th>IOB1:PCI_INPUT</th><th>[0, 0, 25]</th></tr>
<tr><th>IOB2:PCI_CLAMP</th><th>[1, 0, 1]</th></tr>
<tr><th>IOB2:PCI_INPUT</th><th>[0, 0, 44]</th></tr>
<tr><th>IOB3:PCI_CLAMP</th><th>[1, 0, 22]</th></tr>
<tr><th>IOB3:PCI_INPUT</th><th>[1, 0, 44]</th></tr>
<tr><th>IOB3:VREF</th><th>[1, 0, 28]</th></tr>
<tr><th>IOB4:PCI_CLAMP</th><th>[2, 0, 9]</th></tr>
<tr><th>IOB4:PCI_INPUT</th><th>[1, 0, 52]</th></tr>
<tr><th>IOB4:VREF</th><th>[2, 0, 3]</th></tr>
<tr><th>IOB5:PCI_CLAMP</th><th>[2, 0, 30]</th></tr>
<tr><th>IOB5:PCI_INPUT</th><th>[2, 0, 52]</th></tr>
<tr><th>IOB6:PCI_CLAMP</th><th>[3, 0, 15]</th></tr>
<tr><th>IOB6:PCI_INPUT</th><th>[2, 0, 59]</th></tr>
<tr><th>IOB6:VREF</th><th>[3, 0, 12]</th></tr>
<tr><th>IOB7:PCI_CLAMP</th><th>[3, 1, 39]</th></tr>
<tr><th>IOB7:PCI_INPUT</th><th>[3, 0, 55]</th></tr>
<tr><th>IOB7:VREF</th><th>[3, 0, 44]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.L4-IOB2:NSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB2:PSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB3:NSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB3:PSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB4:NSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB4:PSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB5:NSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB5:PSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB6:NSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB6:PSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB7:NSLEW"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB7:PSLEW"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB2:NSLEW</th><th>[0, 0, 50]</th><th>[0, 0, 51]</th><th>[0, 1, 52]</th><th>[0, 0, 53]</th></tr>
<tr><th>IOB2:PSLEW</th><th>[0, 0, 42]</th><th>[0, 0, 43]</th><th>[0, 0, 45]</th><th>[0, 0, 46]</th></tr>
<tr><th>IOB3:NSLEW</th><th>[1, 0, 38]</th><th>[1, 0, 37]</th><th>[1, 0, 35]</th><th>[1, 0, 34]</th></tr>
<tr><th>IOB3:PSLEW</th><th>[1, 0, 46]</th><th>[1, 0, 45]</th><th>[1, 0, 43]</th><th>[1, 0, 42]</th></tr>
<tr><th>IOB4:NSLEW</th><th>[1, 0, 58]</th><th>[1, 1, 58]</th><th>[1, 0, 60]</th><th>[1, 0, 61]</th></tr>
<tr><th>IOB4:PSLEW</th><th>[1, 0, 50]</th><th>[1, 0, 51]</th><th>[1, 0, 54]</th><th>[1, 0, 53]</th></tr>
<tr><th>IOB5:NSLEW</th><th>[2, 0, 46]</th><th>[2, 0, 45]</th><th>[2, 0, 44]</th><th>[2, 0, 42]</th></tr>
<tr><th>IOB5:PSLEW</th><th>[2, 0, 53]</th><th>[2, 1, 52]</th><th>[2, 0, 51]</th><th>[2, 0, 50]</th></tr>
<tr><th>IOB6:NSLEW</th><th>[3, 0, 2]</th><th>[3, 0, 3]</th><th>[2, 0, 55]</th><th>[3, 0, 6]</th></tr>
<tr><th>IOB6:PSLEW</th><th>[2, 0, 58]</th><th>[2, 1, 58]</th><th>[2, 0, 60]</th><th>[2, 0, 61]</th></tr>
<tr><th>IOB7:NSLEW</th><th>[3, 0, 53]</th><th>[3, 1, 52]</th><th>[3, 0, 51]</th><th>[3, 0, 50]</th></tr>
<tr><th>IOB7:PSLEW</th><th>[3, 0, 57]</th><th>[3, 0, 54]</th><th>[3, 0, 52]</th><th>[3, 0, 56]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.L4-IOB2:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB3:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB4:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB5:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB6:OUTPUT_ENABLE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB7:OUTPUT_ENABLE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB2:OUTPUT_ENABLE</th><th>[0, 0, 56]</th><th>[0, 0, 55]</th></tr>
<tr><th>IOB3:OUTPUT_ENABLE</th><th>[1, 0, 32]</th><th>[1, 0, 30]</th></tr>
<tr><th>IOB4:OUTPUT_ENABLE</th><th>[2, 0, 0]</th><th>[1, 0, 63]</th></tr>
<tr><th>IOB5:OUTPUT_ENABLE</th><th>[2, 0, 40]</th><th>[2, 0, 39]</th></tr>
<tr><th>IOB6:OUTPUT_ENABLE</th><th>[3, 0, 8]</th><th>[3, 0, 7]</th></tr>
<tr><th>IOB7:OUTPUT_ENABLE</th><th>[3, 1, 46]</th><th>[3, 0, 48]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.L4-IOB2:SUSPEND"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB3:SUSPEND"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB4:SUSPEND"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB5:SUSPEND"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB6:SUSPEND"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB7:SUSPEND"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB2:SUSPEND</th><th>[0, 0, 61]</th><th>[0, 0, 54]</th><th>[0, 0, 60]</th><th>[0, 1, 46]</th></tr>
<tr><th>IOB3:SUSPEND</th><th>[1, 0, 26]</th><th>[1, 0, 33]</th><th>[1, 1, 26]</th><th>[1, 1, 46]</th></tr>
<tr><th>IOB4:SUSPEND</th><th>[2, 0, 2]</th><th>[1, 0, 62]</th><th>[2, 0, 5]</th><th>[1, 1, 52]</th></tr>
<tr><th>IOB5:SUSPEND</th><th>[2, 1, 39]</th><th>[2, 0, 41]</th><th>[2, 0, 35]</th><th>[2, 0, 43]</th></tr>
<tr><th>IOB6:SUSPEND</th><th>[3, 0, 11]</th><th>[3, 1, 7]</th><th>[3, 0, 13]</th><th>[3, 0, 9]</th></tr>
<tr><th>IOB7:SUSPEND</th><th>[3, 0, 45]</th><th>[3, 0, 49]</th><th>[3, 0, 43]</th><th>[3, 0, 39]</th></tr>
<tr><td>3STATE</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>DRIVE_LAST_VALUE</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3STATE_PULLUP</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>3STATE_PULLDOWN</td><td>0</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>3STATE_KEEPER</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc3s-IOBS.S3A.L4-IOB2:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB2:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB3:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB3:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB4:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB4:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB5:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB5:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB6:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB6:PDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB7:NDRIVE"></div>
<div id="bits-xc3s-IOBS.S3A.L4-IOB7:PDRIVE"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>IOB2:NDRIVE</th><th>[1, 0, 5]</th><th>[1, 0, 3]</th><th>[1, 0, 2]</th></tr>
<tr><th>IOB2:PDRIVE</th><th>[1, 1, 7]</th><th>[1, 0, 12]</th><th>[1, 0, 4]</th></tr>
<tr><th>IOB3:NDRIVE</th><th>[1, 0, 18]</th><th>[1, 1, 20]</th><th>[1, 0, 29]</th></tr>
<tr><th>IOB3:PDRIVE</th><th>[1, 0, 17]</th><th>[1, 0, 19]</th><th>[1, 0, 20]</th></tr>
<tr><th>IOB4:NDRIVE</th><th>[2, 0, 14]</th><th>[2, 0, 11]</th><th>[2, 0, 10]</th></tr>
<tr><th>IOB4:PDRIVE</th><th>[2, 1, 14]</th><th>[2, 0, 13]</th><th>[2, 0, 12]</th></tr>
<tr><th>IOB5:NDRIVE</th><th>[2, 0, 28]</th><th>[2, 0, 48]</th><th>[2, 0, 32]</th></tr>
<tr><th>IOB5:PDRIVE</th><th>[2, 0, 26]</th><th>[2, 0, 27]</th><th>[2, 1, 26]</th></tr>
<tr><th>IOB6:NDRIVE</th><th>[3, 1, 20]</th><th>[3, 0, 19]</th><th>[3, 0, 16]</th></tr>
<tr><th>IOB6:PDRIVE</th><th>[3, 0, 23]</th><th>[3, 0, 21]</th><th>[3, 0, 20]</th></tr>
<tr><th>IOB7:NDRIVE</th><th>[3, 0, 34]</th><th>[3, 0, 37]</th><th>[3, 0, 40]</th></tr>
<tr><th>IOB7:PDRIVE</th><th>[3, 0, 33]</th><th>[3, 0, 35]</th><th>[3, 0, 36]</th></tr>
<tr><td>Mixed inversion</td><td>[2]</td><td>~[1]</td><td>[0]</td></tr>
</table>
</section>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="clock.html" class="btn btn-neutral float-left" title="Clock interconnect" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="dcm-s3.html" class="btn btn-neutral float-right" title="Digital Clock Managers — Spartan 3" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>