// AXI4 Master Interface (Data)
    // Read Address (DMA->Sys Mem)
    output logic                            m_axi_arvalid,
    input logic                             m_axi_arready,
    output logic [AXI_ADDR_WIDTH-1:0]      m_axi_araddr,
    output logic [7:0]                     m_axi_arlen,
    output logic [2:0]                     m_axi_arsize,
    output logic [1:0]                     m_axi_arburst,
    output logic [AXI_ID_WIDTH-1:0]        m_axi_arid,

    // Read Data (Sys Mem ->DMA)
    input logic                             m_axi_rvalid,
    output logic                            m_axi_rready,
    input logic [AXI_DATA_WIDTH-1:0]        m_axi_rdata,
    input logic [1:0]                       m_axi_rresp,
    input logic                             m_axi_rlast,
    input logic [AXI_ID_WIDTH-1:0]         m_axi_rid,

    // Write Address (DMA -> Sys Mem)
    output logic                            m_axi_awvalid,
    input logic                             m_axi_awready,
    output logic [AXI_ADDR_WIDTH-1:0]       m_axi_awaddr,
    output logic [7:0]                      m_axi_awlen,
    output logic [2:0]                      m_axi_awsize,
    output logic [1:0]                      m_axi_awburst,
    output logic [AXI_ID_WIDTH-1:0]         m_axi_awid,

    // Write Data (DMA -> Sys Mem)
    output logic                            m_axi_wvalid,
    input logic                             m_axi_wready,
    output logic [AXI_DATA_WIDTH-1:0]       m_axi_wdata,
    output logic [(AXI_DATA_WIDTH/8)-1:0]  m_axi_wstrb,
    output logic                            m_axi_wlast,

    // Write Response (Sys Mem -> DMA)
    input logic                             m_axi_bvalid,
    output logic                            m_axi_bready,
    input logic [1:0]                       m_axi_bresp,
    input logic [AXI_ID_WIDTH-1:0]         m_axi_bid,

    // SRAM Interface (DMA -> SRAM)
    output logic                            sram_cs_n,
    output logic                            sram_we_n,
    output logic [SRAM_ADDR_WIDTH-1:0]      sram_addr,
    output logic [SRAM_DATA_WIDTH-1:0]      sram_wdata,
    output logic [(SRAM_DATA_WIDTH/8)-1:0]  sram_wstrb,
    input logic [SRAM_DATA_WIDTH-1:0]       sram_rdata,

    // Interrupts (CSR -> CPU)
    output logic                            irq_done,
    output logic                            irq_error