
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -195.55

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.35

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.35

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3513.63    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.68    1.37    1.81 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.81   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.29    2.29   library removal time
                                  2.29   data required time
-----------------------------------------------------------------------------
                                  2.29   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                 -0.47   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.05    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.93    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    6.34    0.01    0.02    0.09 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.09 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3513.63    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.68    1.37    1.81 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.81   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.35    1.85   library recovery time
                                  1.85   data required time
-----------------------------------------------------------------------------
                                  1.85   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.65    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.64    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.68    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   56.37    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   44.20    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   37.00    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   29.57    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   53.46    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18259_/A (BUF_X2)
    10   30.49    0.04    0.06    0.37 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.04    0.00    0.37 ^ _18260_/A (BUF_X1)
    10   24.91    0.06    0.08    0.46 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.46 ^ _18261_/A (BUF_X2)
    10   32.69    0.04    0.06    0.52 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.04    0.00    0.52 ^ _18432_/S (MUX2_X1)
     1    1.59    0.01    0.06    0.59 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.59 v _18433_/A2 (NOR2_X1)
     1    1.78    0.02    0.03    0.61 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.61 ^ _18436_/A2 (NOR3_X1)
     1    2.02    0.02    0.01    0.63 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.02    0.00    0.63 v _18442_/A2 (NOR3_X1)
     1    1.74    0.03    0.05    0.68 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.68 ^ _18453_/A2 (NOR3_X1)
     1    2.03    0.01    0.01    0.69 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.69 v _18471_/A (AOI21_X1)
     8   30.91    0.15    0.18    0.87 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.15    0.01    0.89 ^ _20600_/A (MUX2_X1)
     7   18.60    0.04    0.10    0.99 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.99 ^ _20998_/A (BUF_X1)
    10   22.35    0.05    0.08    1.07 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.07 ^ _21067_/A2 (NAND2_X1)
     1    3.57    0.02    0.03    1.09 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.09 v _30197_/B (FA_X1)
     1    4.91    0.02    0.13    1.22 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.22 ^ _30199_/A (FA_X1)
     1    3.79    0.02    0.09    1.32 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.32 v _30202_/B (FA_X1)
     1    4.19    0.02    0.13    1.45 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.45 ^ _30207_/A (FA_X1)
     1    4.48    0.02    0.09    1.54 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.54 v _30211_/A (FA_X1)
     1    4.10    0.02    0.12    1.66 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.66 ^ _30212_/A (FA_X1)
     1    1.91    0.02    0.09    1.75 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.75 v _21502_/A (INV_X1)
     1    3.26    0.01    0.02    1.77 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.77 ^ _30538_/A (HA_X1)
     1    1.18    0.02    0.04    1.81 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.81 ^ _23588_/A (BUF_X1)
     5    8.71    0.02    0.04    1.85 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.85 ^ _23632_/A2 (NAND3_X1)
     1    1.61    0.02    0.02    1.88 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.88 v _23633_/A3 (NOR3_X1)
     2    4.07    0.04    0.07    1.95 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.95 ^ _23682_/A2 (NOR2_X1)
     1    3.40    0.01    0.02    1.97 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.97 v _23683_/B2 (AOI21_X2)
     5   13.43    0.04    0.06    2.03 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.03 ^ _23908_/A3 (AND4_X1)
     2    3.76    0.02    0.07    2.10 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.10 ^ _23912_/A2 (NOR3_X1)
     1    2.55    0.01    0.01    2.11 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.11 v _23913_/B (XOR2_X1)
     1    4.07    0.03    0.04    2.16 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.16 ^ _23914_/B (MUX2_X1)
     2    5.66    0.02    0.05    2.21 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.21 ^ _23915_/A2 (NAND2_X1)
     1    2.43    0.02    0.02    2.23 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.23 v _23924_/B2 (AOI221_X1)
     1    6.15    0.07    0.12    2.34 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.07    0.00    2.34 ^ _23925_/B1 (AOI21_X1)
     4    8.56    0.03    0.05    2.39 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.39 v _24289_/A (BUF_X1)
    10   17.46    0.02    0.06    2.45 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.45 v _25102_/B (MUX2_X1)
     1    1.45    0.01    0.06    2.51 v _25102_/Z (MUX2_X1)
                                         _01911_ (net)
                  0.01    0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3513.63    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  1.68    1.37    1.81 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/RN (DFFR_X1)
                                  1.81   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[631]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.35    1.85   library recovery time
                                  1.85   data required time
-----------------------------------------------------------------------------
                                  1.85   data required time
                                 -1.81   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.97    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.65    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.64    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.68    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   56.37    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   44.20    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   37.00    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   29.57    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   53.46    0.03    0.05    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18259_/A (BUF_X2)
    10   30.49    0.04    0.06    0.37 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.04    0.00    0.37 ^ _18260_/A (BUF_X1)
    10   24.91    0.06    0.08    0.46 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.06    0.00    0.46 ^ _18261_/A (BUF_X2)
    10   32.69    0.04    0.06    0.52 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.04    0.00    0.52 ^ _18432_/S (MUX2_X1)
     1    1.59    0.01    0.06    0.59 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.59 v _18433_/A2 (NOR2_X1)
     1    1.78    0.02    0.03    0.61 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.61 ^ _18436_/A2 (NOR3_X1)
     1    2.02    0.02    0.01    0.63 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.02    0.00    0.63 v _18442_/A2 (NOR3_X1)
     1    1.74    0.03    0.05    0.68 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.68 ^ _18453_/A2 (NOR3_X1)
     1    2.03    0.01    0.01    0.69 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.69 v _18471_/A (AOI21_X1)
     8   30.91    0.15    0.18    0.87 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.15    0.01    0.89 ^ _20600_/A (MUX2_X1)
     7   18.60    0.04    0.10    0.99 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.99 ^ _20998_/A (BUF_X1)
    10   22.35    0.05    0.08    1.07 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.07 ^ _21067_/A2 (NAND2_X1)
     1    3.57    0.02    0.03    1.09 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.09 v _30197_/B (FA_X1)
     1    4.91    0.02    0.13    1.22 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.22 ^ _30199_/A (FA_X1)
     1    3.79    0.02    0.09    1.32 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.32 v _30202_/B (FA_X1)
     1    4.19    0.02    0.13    1.45 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.45 ^ _30207_/A (FA_X1)
     1    4.48    0.02    0.09    1.54 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.54 v _30211_/A (FA_X1)
     1    4.10    0.02    0.12    1.66 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.66 ^ _30212_/A (FA_X1)
     1    1.91    0.02    0.09    1.75 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.02    0.00    1.75 v _21502_/A (INV_X1)
     1    3.26    0.01    0.02    1.77 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.77 ^ _30538_/A (HA_X1)
     1    1.18    0.02    0.04    1.81 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.81 ^ _23588_/A (BUF_X1)
     5    8.71    0.02    0.04    1.85 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.85 ^ _23632_/A2 (NAND3_X1)
     1    1.61    0.02    0.02    1.88 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.88 v _23633_/A3 (NOR3_X1)
     2    4.07    0.04    0.07    1.95 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.95 ^ _23682_/A2 (NOR2_X1)
     1    3.40    0.01    0.02    1.97 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.97 v _23683_/B2 (AOI21_X2)
     5   13.43    0.04    0.06    2.03 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.03 ^ _23908_/A3 (AND4_X1)
     2    3.76    0.02    0.07    2.10 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.10 ^ _23912_/A2 (NOR3_X1)
     1    2.55    0.01    0.01    2.11 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.11 v _23913_/B (XOR2_X1)
     1    4.07    0.03    0.04    2.16 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.16 ^ _23914_/B (MUX2_X1)
     2    5.66    0.02    0.05    2.21 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.21 ^ _23915_/A2 (NAND2_X1)
     1    2.43    0.02    0.02    2.23 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.23 v _23924_/B2 (AOI221_X1)
     1    6.15    0.07    0.12    2.34 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.07    0.00    2.34 ^ _23925_/B1 (AOI21_X1)
     4    8.56    0.03    0.05    2.39 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.39 v _24289_/A (BUF_X1)
    10   17.46    0.02    0.06    2.45 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.45 v _25102_/B (MUX2_X1)
     1    1.45    0.01    0.06    2.51 v _25102_/Z (MUX2_X1)
                                         _01911_ (net)
                  0.01    0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_20440_/ZN                              0.20    0.26   -0.06 (VIOLATED)
_22284_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22911_/ZN                              0.20    0.21   -0.01 (VIOLATED)
_22217_/ZN                              0.20    0.20   -0.01 (VIOLATED)
_23322_/ZN                              0.20    0.20   -0.01 (VIOLATED)
_22176_/ZN                              0.20    0.20   -0.01 (VIOLATED)
_22344_/ZN                              0.20    0.20   -0.00 (VIOLATED)
_17048_/Z                               0.20    0.20   -0.00 (VIOLATED)
_20328_/ZN                              0.20    0.20   -0.00 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_22284_/ZN                             23.23   41.00  -17.77 (VIOLATED)
_22176_/ZN                             23.23   40.86  -17.63 (VIOLATED)
_22217_/ZN                             23.23   40.74  -17.51 (VIOLATED)
_22344_/ZN                             23.23   40.40  -17.17 (VIOLATED)
_17048_/Z                              25.33   42.11  -16.78 (VIOLATED)
_27512_/ZN                             23.23   38.54  -15.31 (VIOLATED)
_22133_/ZN                             23.23   38.43  -15.20 (VIOLATED)
_20440_/ZN                             10.47   25.54  -15.07 (VIOLATED)
_18615_/ZN                             28.99   43.01  -14.02 (VIOLATED)
_22089_/ZN                             23.23   36.97  -13.74 (VIOLATED)
_22073_/ZN                             23.23   36.96  -13.72 (VIOLATED)
_27504_/ZN                             23.23   36.64  -13.41 (VIOLATED)
_19553_/ZN                             26.02   39.15  -13.13 (VIOLATED)
_19183_/ZN                             26.70   39.60  -12.90 (VIOLATED)
_19924_/ZN                             25.33   37.79  -12.46 (VIOLATED)
_18429_/ZN                             26.02   37.80  -11.78 (VIOLATED)
_22052_/ZN                             23.23   34.73  -11.50 (VIOLATED)
_27522_/ZN                             23.23   34.73  -11.49 (VIOLATED)
_18215_/ZN                             26.02   37.44  -11.42 (VIOLATED)
_19370_/ZN                             26.02   37.35  -11.34 (VIOLATED)
_20328_/ZN                             16.02   27.22  -11.20 (VIOLATED)
_19731_/ZN                             26.02   37.18  -11.16 (VIOLATED)
_24776_/ZN                             16.02   27.17  -11.14 (VIOLATED)
_20318_/Z                              25.33   35.58  -10.25 (VIOLATED)
_18055_/ZN                             28.99   39.13  -10.14 (VIOLATED)
_20319_/Z                              25.33   35.36  -10.04 (VIOLATED)
_18977_/ZN                             26.02   35.41   -9.40 (VIOLATED)
_22911_/ZN                             10.47   19.72   -9.25 (VIOLATED)
_23322_/ZN                             10.47   19.61   -9.14 (VIOLATED)
_18417_/ZN                             26.02   35.05   -9.03 (VIOLATED)
_18225_/ZN                             26.02   34.68   -8.66 (VIOLATED)
_22301_/ZN                             10.47   18.70   -8.23 (VIOLATED)
_17534_/ZN                             13.81   22.03   -8.22 (VIOLATED)
_18603_/ZN                             26.02   33.84   -7.83 (VIOLATED)
_19384_/ZN                             26.70   33.60   -6.90 (VIOLATED)
_20147_/ZN                             10.47   17.36   -6.89 (VIOLATED)
_18028_/ZN                             26.02   32.77   -6.75 (VIOLATED)
_22360_/ZN                             10.47   17.19   -6.72 (VIOLATED)
_25831_/ZN                             10.47   17.07   -6.60 (VIOLATED)
_20890_/ZN                             16.02   22.16   -6.14 (VIOLATED)
_18471_/ZN                             25.33   30.91   -5.58 (VIOLATED)
_22363_/ZN                             26.05   31.60   -5.54 (VIOLATED)
_19863_/ZN                             25.33   30.02   -4.70 (VIOLATED)
_22195_/ZN                             16.02   20.64   -4.62 (VIOLATED)
_20352_/ZN                             16.02   20.62   -4.60 (VIOLATED)
_18358_/ZN                             25.33   29.55   -4.22 (VIOLATED)
_17229_/ZN                             16.02   19.55   -3.53 (VIOLATED)
_22868_/ZN                             10.47   13.75   -3.28 (VIOLATED)
_18303_/ZN                             25.33   28.36   -3.03 (VIOLATED)
_21844_/ZN                             10.47   13.43   -2.96 (VIOLATED)
_20148_/ZN                             10.47   13.12   -2.65 (VIOLATED)
_22831_/ZN                             10.47   13.02   -2.55 (VIOLATED)
_19781_/ZN                             25.33   27.82   -2.49 (VIOLATED)
_27740_/ZN                             10.47   12.65   -2.18 (VIOLATED)
_19965_/ZN                             25.33   27.33   -2.00 (VIOLATED)
_21836_/ZN                             10.47   12.25   -1.78 (VIOLATED)
_17829_/ZN                             26.05   27.61   -1.56 (VIOLATED)
_23367_/ZN                             16.02   17.55   -1.53 (VIOLATED)
_19639_/ZN                             26.05   27.52   -1.47 (VIOLATED)
_28321_/ZN                             16.02   17.44   -1.42 (VIOLATED)
_17872_/ZN                             25.33   26.74   -1.41 (VIOLATED)
_27336_/ZN                             25.33   26.62   -1.29 (VIOLATED)
_19421_/ZN                             25.33   26.49   -1.16 (VIOLATED)
_19681_/ZN                             25.33   26.44   -1.11 (VIOLATED)
_17917_/ZN                             25.33   26.28   -0.95 (VIOLATED)
_17619_/ZN                             16.02   16.76   -0.74 (VIOLATED)
_23513_/ZN                             13.81   14.18   -0.37 (VIOLATED)
_27230_/ZN                             25.33   25.42   -0.09 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
-0.05942929536104202

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.2993

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-17.772573471069336

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.23150062561035

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.7650

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 9

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 68

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1186

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 1236

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
   0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
   0.03    0.12 ^ _16515_/Z (BUF_X4)
   0.03    0.14 ^ _16516_/Z (BUF_X16)
   0.03    0.17 ^ _16517_/Z (BUF_X16)
   0.02    0.19 ^ _16518_/Z (BUF_X32)
   0.03    0.22 ^ _16519_/Z (BUF_X16)
   0.03    0.25 ^ _16520_/Z (BUF_X8)
   0.05    0.30 ^ _16566_/Z (BUF_X4)
   0.07    0.37 ^ _18259_/Z (BUF_X2)
   0.09    0.46 ^ _18260_/Z (BUF_X1)
   0.07    0.52 ^ _18261_/Z (BUF_X2)
   0.06    0.59 v _18432_/Z (MUX2_X1)
   0.03    0.61 ^ _18433_/ZN (NOR2_X1)
   0.01    0.63 v _18436_/ZN (NOR3_X1)
   0.05    0.68 ^ _18442_/ZN (NOR3_X1)
   0.01    0.69 v _18453_/ZN (NOR3_X1)
   0.18    0.87 ^ _18471_/ZN (AOI21_X1)
   0.11    0.99 ^ _20600_/Z (MUX2_X1)
   0.08    1.07 ^ _20998_/Z (BUF_X1)
   0.03    1.09 v _21067_/ZN (NAND2_X1)
   0.13    1.22 ^ _30197_/S (FA_X1)
   0.09    1.32 v _30199_/S (FA_X1)
   0.13    1.45 ^ _30202_/S (FA_X1)
   0.09    1.54 v _30207_/S (FA_X1)
   0.12    1.66 ^ _30211_/S (FA_X1)
   0.09    1.75 v _30212_/S (FA_X1)
   0.02    1.77 ^ _21502_/ZN (INV_X1)
   0.04    1.81 ^ _30538_/S (HA_X1)
   0.04    1.85 ^ _23588_/Z (BUF_X1)
   0.02    1.88 v _23632_/ZN (NAND3_X1)
   0.07    1.95 ^ _23633_/ZN (NOR3_X1)
   0.02    1.97 v _23682_/ZN (NOR2_X1)
   0.06    2.03 ^ _23683_/ZN (AOI21_X2)
   0.07    2.10 ^ _23908_/ZN (AND4_X1)
   0.01    2.11 v _23912_/ZN (NOR3_X1)
   0.04    2.16 ^ _23913_/Z (XOR2_X1)
   0.05    2.21 ^ _23914_/Z (MUX2_X1)
   0.02    2.23 v _23915_/ZN (NAND2_X1)
   0.12    2.34 ^ _23924_/ZN (AOI221_X1)
   0.05    2.39 v _23925_/ZN (AOI21_X1)
   0.06    2.45 v _24289_/Z (BUF_X1)
   0.06    2.51 v _25102_/Z (MUX2_X1)
   0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/D (DFFR_X1)
           2.51   data arrival time

   2.20    2.20   clock core_clock (rise edge)
   0.00    2.20   clock network delay (ideal)
   0.00    2.20   clock reconvergence pessimism
           2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[669]$_DFFE_PN0P_/CK (DFFR_X1)
  -0.04    2.16   library setup time
           2.16   data required time
---------------------------------------------------------
           2.16   data required time
          -2.51   data arrival time
---------------------------------------------------------
          -0.35   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
   0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
   0.02    0.09 v _20134_/ZN (NOR3_X1)
   0.00    0.09 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
           0.09   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.09   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
2.5126

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.3536

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-14.073072

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.13e-02   1.48e-03   1.56e-04   1.30e-02  16.6%
Combinational          2.99e-02   3.47e-02   4.29e-04   6.50e-02  83.0%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.12e-02   3.65e-02   5.85e-04   7.83e-02 100.0%
                          52.6%      46.6%       0.7%
