

https://user-images.githubusercontent.com/76009919/175779131-414e6fb8-ea8f-47a0-a46a-a3175981cb73.mp4

#ADC1 ENABLE
![APB2_REGISTER_ADC1_ENABLE_1](https://user-images.githubusercontent.com/76009919/175779207-6d2faf8b-2b3f-4770-abda-e525b4dc1bc2.png)
![APB2_REGISTER_ADC1_ENABLE_2](https://user-images.githubusercontent.com/76009919/175779212-31d269ab-a6d4-4b18-a531-965e0df38dce.png)

#ADC CR2 ANOLOG TO DIGITAL CONVERTER BIT AND START TO CONVERT BIT
![ADC_CR2_ADC_ENABLE_BIT](https://user-images.githubusercontent.com/76009919/175779266-7f0a777c-d466-46a7-ba79-39f9f57ae25a.png)
![ADC_CR2_ADC_ENABLE_BIT_2](https://user-images.githubusercontent.com/76009919/175779278-3b5cf7ab-5019-43e5-b7de-79a0df0f08c3.png)
![ADC_CR2_START_ADC_READ_1](https://user-images.githubusercontent.com/76009919/175779286-73562555-4155-4828-b3dd-e6c3e66004f4.png)

# ADC SAMPLE TIME REGISTER
![ADC_SMPR1_REGISTER_SET_SAMPLING_TIME_1](https://user-images.githubusercontent.com/76009919/175779301-16369151-0ac5-4098-ba74-712d9dc71548.png)

#ADC STATUS REGISTER EOC (END OF CONVERSION) FLAG BIT
![ADC1_SR_REGISTER_EOC_FLAG_1](https://user-images.githubusercontent.com/76009919/175779345-3b7b4197-b6ad-49ac-8c40-2f928387be00.png)
![ADC1_SR_REGISTER_EOC_FLAG_2](https://user-images.githubusercontent.com/76009919/175779350-010a8b29-b095-45c6-b726-c3f811858f71.png)

#ADC DR (DATA REGISTER) 
![ADC1_DR_REGISTER](https://user-images.githubusercontent.com/76009919/175779379-4ed69904-4cdf-4197-b6ce-15290a041add.png)





