

================================================================
== Vitis HLS Report for 'CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3'
================================================================
* Date:           Sat Feb  1 13:07:59 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Lenet_HLS_Component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.616 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1026|     1026|  10.260 us|  10.260 us|  1025|  1025|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- copy_input_2_copy_input_3  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     108|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      72|    -|
|Register         |        -|     -|      36|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      36|     180|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln36_1_fu_106_p2     |         +|   0|  0|  18|          11|           1|
    |add_ln36_fu_118_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln38_fu_173_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln40_fu_162_p2       |         +|   0|  0|  17|          10|          10|
    |icmp_ln36_fu_100_p2      |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln38_fu_124_p2      |      icmp|   0|  0|  14|           6|           7|
    |select_ln36_1_fu_138_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln36_fu_130_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 108|          53|          41|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load               |   9|          2|    6|         12|
    |i_fu_48                               |   9|          2|    6|         12|
    |indvar_flatten_fu_52                  |   9|          2|   11|         22|
    |j_fu_44                               |   9|          2|    6|         12|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   48|         96|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_48                  |   6|   0|    6|          0|
    |indvar_flatten_fu_52     |  11|   0|   11|          0|
    |j_fu_44                  |   6|   0|    6|          0|
    |zext_ln40_1_reg_223      |  10|   0|   64|         54|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  36|   0|   90|         54|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  CONVOLUTION_LAYER_1_Pipeline_copy_input_2_copy_input_3|  return value|
|IBRAM_address0        |  out|   10|   ap_memory|                                                   IBRAM|         array|
|IBRAM_ce0             |  out|    1|   ap_memory|                                                   IBRAM|         array|
|IBRAM_we0             |  out|    1|   ap_memory|                                                   IBRAM|         array|
|IBRAM_d0              |  out|   32|   ap_memory|                                                   IBRAM|         array|
|input_layer_address0  |  out|   10|   ap_memory|                                             input_layer|         array|
|input_layer_ce0       |  out|    1|   ap_memory|                                             input_layer|         array|
|input_layer_q0        |   in|   32|   ap_memory|                                             input_layer|         array|
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+

