# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../T_FF.vhd" \
"../../../../../bai7_T_FF.vhd" \
"../../../../../tb_bai7.vhd" \

# Do not sort compile order
nosort
