///Register `ETH_MACSTSR` reader
pub struct R(crate::R<ETH_MACSTSR_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<ETH_MACSTSR_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<ETH_MACSTSR_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<ETH_MACSTSR_SPEC>) -> Self {
        R(reader)
    }
}
///Field `TSS` reader - TSS
pub type TSS_R = crate::FieldReader<u32, u32>;
impl R {
    ///Bits 0:31 - TSS
    #[inline(always)]
    pub fn tss(&self) -> TSS_R {
        TSS_R::new(self.bits)
    }
}
///The System Time Seconds register, along with System Time Nanoseconds register, indicates the current value of the system time maintained by the MAC. Though it is updated on a continuous basis, there is some delay from the actual time because of clock domain transfer latencies (from HCLK to CSR clock). This register is present only when the IEEE 1588 Timestamp feature is selected without external timestamp input.
///
///This register you can [`read`](crate::generic::Reg::read). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [eth_macstsr](index.html) module
pub struct ETH_MACSTSR_SPEC;
impl crate::RegisterSpec for ETH_MACSTSR_SPEC {
    type Ux = u32;
}
///`read()` method returns [eth_macstsr::R](R) reader structure
impl crate::Readable for ETH_MACSTSR_SPEC {
    type Reader = R;
}
///`reset()` method sets ETH_MACSTSR to value 0
impl crate::Resettable for ETH_MACSTSR_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
