Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6ed4e6b133944093838869a8234bfa22 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot registrador16bits_behav xil_defaultlib.registrador16bits -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.divisor_clock [divisor_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.ff_D_reset_slr_sinc [ff_d_reset_slr_sinc_default]
Compiling architecture behavioral of entity xil_defaultlib.registrador16bits
Built simulation snapshot registrador16bits_behav
