Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot LOW_PASS_behav xil_defaultlib.LOW_PASS xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling module xil_defaultlib.main
Compiling architecture a of entity xil_defaultlib.ReadFile [\ReadFile(numofbits=16)(1,30)\]
Compiling architecture a of entity xil_defaultlib.WriteFile_full [\WriteFile_full(numofbits=16)(1,...]
Compiling module xil_defaultlib.LOW_PASS
Compiling module xil_defaultlib.glbl
Built simulation snapshot LOW_PASS_behav
