<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\IP&nbspcore\cordic\cordic.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\Phase_measure.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\adc_ads804e.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\adc_data.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\dds_happen.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\defuzzification.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\feedback_processing.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\fifo_hs\fifo_hs_adc_i.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\fifo_hs\fifo_hs_adc_v.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\fuzzification.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\fuzzy_inference.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\gowin_clkdiv\gowin_clkdiv10.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\gowin_clkdiv\gowin_clkdiv500k.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\gowin_clkdiv\gowin_clkdiv5M.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\gowin_clkdiv\gowin_clkdiv_2M5.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\gowin_prom\gowin_prom.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\gowin_rpll\gowin_rpll100.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\gowin_rpll\gowin_rpll_100M.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\gowin_rrom\gowin_rrom.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\gowin_sdpb\gowin_sdpb_02.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\gowin_sdpb_4096\gowin_sdpb_2048.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\incremental_pid_control.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\mcp41010.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\phase_2\dds_drive.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\pid_controller.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\save_fsmc.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\save_send_adc.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\sin_to_square.v<br>
D:\Joy\project\Gowin_project\fr_track\rs_h_v0\rs_h\src\top.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18EQ144C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Dec 20 14:32:28 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.453s, Elapsed time = 0h 0m 0.664s, Peak memory usage = 196.406MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.126s, Peak memory usage = 196.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.014s, Peak memory usage = 196.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.052s, Peak memory usage = 196.406MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 196.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 196.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 196.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 196.406MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.049s, Peak memory usage = 196.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.01s, Peak memory usage = 196.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.008s, Peak memory usage = 196.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.828s, Elapsed time = 0h 0m 1s, Peak memory usage = 196.406MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.083s, Peak memory usage = 196.406MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.037s, Peak memory usage = 196.406MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 1s, Elapsed time = 0h 0m 2s, Peak memory usage = 196.406MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>65</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>62</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>39</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>389</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>63</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>67</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>198</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>464</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>71</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>133</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>260</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>70</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>70</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>9</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>543(473 LUT, 70 ALU) / 20736</td>
<td>3%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>389 / 15909</td>
<td>3%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15909</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>389 / 15909</td>
<td>3%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>4 / 46</td>
<td>9%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>FPGA_CLK</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>FPGA_CLK_ibuf/I </td>
</tr>
<tr>
<td>I_PHASE</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>I_PHASE_ibuf/I </td>
</tr>
<tr>
<td>Phase_measure_inist/flag_on</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>Phase_measure_inist/flag_on_s0/Q </td>
</tr>
<tr>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>FPGA_CLK_ibuf/I</td>
<td>FPGA_CLK</td>
<td>pll_100/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>pll_100/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td>FPGA_CLK_ibuf/I</td>
<td>FPGA_CLK</td>
<td>pll_100/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>pll_100/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td>FPGA_CLK_ibuf/I</td>
<td>FPGA_CLK</td>
<td>pll_100/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>pll_100/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>30.000</td>
<td>33.3</td>
<td>0.000</td>
<td>15.000</td>
<td>FPGA_CLK_ibuf/I</td>
<td>FPGA_CLK</td>
<td>pll_100/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>100.000</td>
<td>10.0</td>
<td>0.000</td>
<td>50.000</td>
<td>FPGA_CLK_ibuf/I</td>
<td>FPGA_CLK</td>
<td>your_instance_name/clkdiv_inst/CLKOUT </td>
</tr>
<tr>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>500.000</td>
<td>2.0</td>
<td>0.000</td>
<td>250.000</td>
<td>your_instance_name/clkdiv_inst/CLKOUT</td>
<td>your_instance_name/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>clkdiv2M/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>FPGA_CLK</td>
<td>50.000(MHz)</td>
<td>205.888(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I_PHASE</td>
<td>100.000(MHz)</td>
<td>357.270(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
<td>100.000(MHz)</td>
<td>102.145(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>clkdiv2M/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>2.000(MHz)</td>
<td>213.995(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.500</td>
<td>0.500</td>
<td>tCL</td>
<td>FF</td>
<td>243</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.974</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>save_fsmc_inist/out_data_4_9_s0/CLK</td>
</tr>
<tr>
<td>16.206</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>save_fsmc_inist/out_data_4_9_s0/Q</td>
</tr>
<tr>
<td>16.680</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1078_s2/I1</td>
</tr>
<tr>
<td>17.235</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1078_s2/F</td>
</tr>
<tr>
<td>17.709</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1078_s0/I1</td>
</tr>
<tr>
<td>18.264</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>n1078_s0/F</td>
</tr>
<tr>
<td>18.738</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>19.191</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>19.665</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>drive_frequency_12_s5/I2</td>
</tr>
<tr>
<td>20.127</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>drive_frequency_12_s5/F</td>
</tr>
<tr>
<td>20.487</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>drive_frequency_5_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>20.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>drive_frequency_5_s1/CLK</td>
</tr>
<tr>
<td>20.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>drive_frequency_5_s1</td>
</tr>
<tr>
<td>20.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>drive_frequency_5_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.614</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.025, 44.870%; route: 2.256, 49.989%; tC2Q: 0.232, 5.141%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.500</td>
<td>0.500</td>
<td>tCL</td>
<td>FF</td>
<td>243</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.974</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>save_fsmc_inist/out_data_4_9_s0/CLK</td>
</tr>
<tr>
<td>16.206</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>save_fsmc_inist/out_data_4_9_s0/Q</td>
</tr>
<tr>
<td>16.680</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1078_s2/I1</td>
</tr>
<tr>
<td>17.235</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1078_s2/F</td>
</tr>
<tr>
<td>17.709</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1078_s0/I1</td>
</tr>
<tr>
<td>18.264</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>n1078_s0/F</td>
</tr>
<tr>
<td>18.738</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>19.191</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>19.665</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>drive_frequency_12_s5/I2</td>
</tr>
<tr>
<td>20.127</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>drive_frequency_12_s5/F</td>
</tr>
<tr>
<td>20.487</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>drive_frequency_7_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>20.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>drive_frequency_7_s1/CLK</td>
</tr>
<tr>
<td>20.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>drive_frequency_7_s1</td>
</tr>
<tr>
<td>20.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>drive_frequency_7_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.614</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.025, 44.870%; route: 2.256, 49.989%; tC2Q: 0.232, 5.141%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.500</td>
<td>0.500</td>
<td>tCL</td>
<td>FF</td>
<td>243</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.974</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>save_fsmc_inist/out_data_4_9_s0/CLK</td>
</tr>
<tr>
<td>16.206</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>save_fsmc_inist/out_data_4_9_s0/Q</td>
</tr>
<tr>
<td>16.680</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1078_s2/I1</td>
</tr>
<tr>
<td>17.235</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1078_s2/F</td>
</tr>
<tr>
<td>17.709</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1078_s0/I1</td>
</tr>
<tr>
<td>18.264</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>n1078_s0/F</td>
</tr>
<tr>
<td>18.738</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>19.191</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>19.665</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>drive_frequency_12_s5/I2</td>
</tr>
<tr>
<td>20.127</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>drive_frequency_12_s5/F</td>
</tr>
<tr>
<td>20.487</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>drive_frequency_8_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>20.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>drive_frequency_8_s1/CLK</td>
</tr>
<tr>
<td>20.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>drive_frequency_8_s1</td>
</tr>
<tr>
<td>20.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>drive_frequency_8_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.614</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.025, 44.870%; route: 2.256, 49.989%; tC2Q: 0.232, 5.141%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.500</td>
<td>0.500</td>
<td>tCL</td>
<td>FF</td>
<td>243</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.974</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>save_fsmc_inist/out_data_4_9_s0/CLK</td>
</tr>
<tr>
<td>16.206</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>save_fsmc_inist/out_data_4_9_s0/Q</td>
</tr>
<tr>
<td>16.680</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1078_s2/I1</td>
</tr>
<tr>
<td>17.235</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1078_s2/F</td>
</tr>
<tr>
<td>17.709</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1078_s0/I1</td>
</tr>
<tr>
<td>18.264</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>n1078_s0/F</td>
</tr>
<tr>
<td>18.738</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>19.191</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>19.665</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>drive_frequency_12_s5/I2</td>
</tr>
<tr>
<td>20.127</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>drive_frequency_12_s5/F</td>
</tr>
<tr>
<td>20.487</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>drive_frequency_9_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>20.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>drive_frequency_9_s1/CLK</td>
</tr>
<tr>
<td>20.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>drive_frequency_9_s1</td>
</tr>
<tr>
<td>20.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>drive_frequency_9_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.614</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.025, 44.870%; route: 2.256, 49.989%; tC2Q: 0.232, 5.141%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>save_fsmc_inist/out_data_4_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>drive_frequency_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>FPGA_CLK[F]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>pll_100/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.500</td>
<td>0.500</td>
<td>tCL</td>
<td>FF</td>
<td>243</td>
<td>pll_100/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>15.974</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>save_fsmc_inist/out_data_4_9_s0/CLK</td>
</tr>
<tr>
<td>16.206</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>save_fsmc_inist/out_data_4_9_s0/Q</td>
</tr>
<tr>
<td>16.680</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1078_s2/I1</td>
</tr>
<tr>
<td>17.235</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>n1078_s2/F</td>
</tr>
<tr>
<td>17.709</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>n1078_s0/I1</td>
</tr>
<tr>
<td>18.264</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>n1078_s0/F</td>
</tr>
<tr>
<td>18.738</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>drive_frequency_12_s4/I2</td>
</tr>
<tr>
<td>19.191</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>drive_frequency_12_s4/F</td>
</tr>
<tr>
<td>19.665</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>drive_frequency_12_s5/I2</td>
</tr>
<tr>
<td>20.127</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>drive_frequency_12_s5/F</td>
</tr>
<tr>
<td>20.487</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>drive_frequency_10_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>FPGA_CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>FPGA_CLK_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>102</td>
<td>FPGA_CLK_ibuf/O</td>
</tr>
<tr>
<td>20.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>drive_frequency_10_s1/CLK</td>
</tr>
<tr>
<td>20.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>drive_frequency_10_s1</td>
</tr>
<tr>
<td>20.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>drive_frequency_10_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>-0.614</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 2.025, 44.870%; route: 2.256, 49.989%; tC2Q: 0.232, 5.141%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.474, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
