Vivado Simulator v2020.3.0
Time resolution is 1 ps
$finish called at time : 288 ns : File "D:/Verilog code files/Universal_shift_registor_4bit/Universal_shift_registor_4bit.srcs/sim_1/new/Univ_shift_reg_TB.v" Line 41
