/******************************************************************************

  Copyright (C), 2011-2014, Hisilicon Tech. Co., Ltd.

 ******************************************************************************
  File Name     : hal_cipher.h
  Version       : Initial Draft
  Author        : Hisilicon hisecurity team
  Created       :
  Last Modified :
  Description   :
  Function List :
  History       :
******************************************************************************/

#ifndef __HAL_CIPHER_H__
#define __HAL_CIPHER_H__

/* add include here */
//#include <asm/arch/hardware.h> /* for IO_ADDRESS */
//#include <./arch/arm/mach-x5hd/include/mach/hardware.h>
#include <linux/module.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/delay.h>
#include <linux/i2c.h>
#include <linux/clk.h>
#include <linux/errno.h>
#include <linux/sched.h>
#include <linux/err.h>
#include <linux/interrupt.h>
#include <linux/platform_device.h>
#include <linux/io.h>

//#include <mach/hardware.h>

#include "drv_cipher_ext.h"
#include "drv_cipher_reg.h"
#include "drv_cipher_ioctl.h"
#include "drv_cipher_define.h"
#include "hi_unf_cipher.h"

#ifdef __cplusplus
extern "C" {
#endif
/***************************** Macro Definition ******************************/
#if   defined (CHIP_TYPE_hi3716mv300)
#define  CIPHER_IRQ_NUMBER                      (53 + 32)
#elif defined (CHIP_TYPE_hi3719mv100)   \
   || defined (CHIP_TYPE_hi3718mv100)   \
   || (defined (CHIP_TYPE_hi3798mv100) && !defined (HI_TEE_SUPPORT)) \
   || (defined (CHIP_TYPE_hi3796mv100) && !defined (HI_TEE_SUPPORT)) \
   || (defined (CHIP_TYPE_hi3716dv100) && !defined (HI_TEE_SUPPORT)) \
   || (defined (CHIP_TYPE_hi3798mv200) && !defined (HI_TEE_SUPPORT)) \
   || (defined (CHIP_TYPE_hi3798mv300) && !defined (HI_TEE_SUPPORT)) \
   || (defined (CHIP_TYPE_hi3798mv310) && !defined (HI_TEE_SUPPORT)) \
   || (defined (CHIP_TYPE_hi3798mv200_a) && !defined (HI_TEE_SUPPORT)) \
   || defined (CHIP_TYPE_hi3796mv200) \
   || defined (CHIP_TYPE_hi3798cv200_a) \
   || defined (CHIP_TYPE_hi3798cv200_b) \
   || defined (CHIP_TYPE_hi3716mv410)   \
   || defined (CHIP_TYPE_hi3716mv420)   \
   || (defined (CHIP_TYPE_hi3798cv200) && !defined (HI_TEE_SUPPORT))
#define  CIPHER_IRQ_NUMBER                      (126 + 32)
#elif defined (CHIP_TYPE_hi3716cv200)   \
   || defined (CHIP_TYPE_hi3716mv400)   \
   || defined (CHIP_TYPE_hi3718cv100)   \
   || defined (CHIP_TYPE_hi3719cv100)   \
   || defined (CHIP_TYPE_hi3798mv100)   \
   || defined (CHIP_TYPE_hi3796mv100)   \
   || defined (CHIP_TYPE_hi3716dv100)   \
   || defined (CHIP_TYPE_hi3798mv200)   \
   || defined (CHIP_TYPE_hi3798mv300) 	\
   || defined (CHIP_TYPE_hi3798mv310) 	\
   || defined (CHIP_TYPE_hi3798mv200_a)    \
   || defined (CHIP_TYPE_hi3798cv200)
#define  CIPHER_IRQ_NUMBER                      (75 + 32)
#elif defined(CHIP_TYPE_hi3751v100) || defined (CHIP_TYPE_hi3751v100b) || defined(CHIP_TYPE_hi3796cv100) || defined(CHIP_TYPE_hi3798cv100)
#ifdef HI_FPGA
#define  CIPHER_IRQ_NUMBER                      (21 + 32)
#else
#define  CIPHER_IRQ_NUMBER                      (75 + 32)
#endif
#endif

#define  CIPHER_CHAN_NUM                        (8)
#define  CIPHER_PKGx1_CHAN                      (0)
#define  CIPHER_PKGxN_CHAN_MIN                  (1)
#ifdef HI_TEE_SUPPORT
#define  CIPHER_PKGxN_CHAN_MAX                  (3)
#else
#define  CIPHER_PKGxN_CHAN_MAX                  (7)
#endif
#define  CIPHER_HMAC_KEY_LEN                    (16)

#if defined (CHIP_TYPE_hi3798cv200) \
|| defined (CHIP_TYPE_hi3798mv200) \
|| defined (CHIP_TYPE_hi3798mv300) \
|| defined (CHIP_TYPE_hi3798mv310) \
|| defined (CHIP_TYPE_hi3798mv200_a) \
|| defined(NOCS3_0_SUPPORT)
#define CIPHER_MHASH_SUPPORT
#endif

#if defined(NOCS3_0_SUPPORT)
#define RSA_ENABLE
#endif

/*************************** Structure Definition ****************************/
/** */
typedef enum hiCIPHER_INT_TYPE_E
{
    CIPHER_INT_TYPE_IN_BUF  =                     0x1,
    CIPHER_INT_TYPE_OUT_BUF =                     0x2,
} CIPHER_INT_TYPE_E;

typedef enum hiCIPHER_BUF_TYPE_E
{
    CIPHER_BUF_TYPE_IN  =                         0x1,
    CIPHER_BUF_TYPE_OUT =                         0x2,
} CIPHER_BUF_TYPE_E;

typedef enum hiCIPHER_RSA_DATA_TYPE_E
{
    CIPHER_RSA_DATA_TYPE_CONTEXT,
    CIPHER_RSA_DATA_TYPE_MODULE,
    CIPHER_RSA_DATA_TYPE_KEY,
} CIPHER_RSA_DATA_TYPE_E;

typedef enum hiCIPHER_RSA_KEY_WIDTH_E
{
    CIPHER_RSA_KEY_WIDTH_1K = 0x00,
    CIPHER_RSA_KEY_WIDTH_2K = 0x01,
    CIPHER_RSA_KEY_WIDTH_4K = 0x02,
}CIPHER_RSA_KEY_WIDTH_E;

/******************************* API declaration *****************************/

HI_S32 HAL_Cipher_GetInBufCnt(HI_U32 chnId, HI_U32 *pNum);
HI_S32 HAL_Cipher_GetInBufEmpty(HI_U32 chnId, HI_U32 *pNum);
HI_S32 HAL_Cipher_GetInBufNum(HI_U32 chnId, HI_U32 *pNum);
HI_S32 HAL_Cipher_GetOutBufCnt(HI_U32 chnId, HI_U32 *pNum);
HI_S32 HAL_Cipher_GetOutBufFull(HI_U32 chnId, HI_U32 *pNum);
HI_S32 HAL_Cipher_GetOutBufNum(HI_U32 chnId, HI_U32 *pNum);
HI_S32 HAL_Cipher_SetInBufCnt(HI_U32 chnId, HI_U32 num);
HI_S32 HAL_Cipher_SetInBufEmpty(HI_U32 chnId, HI_U32 num);
HI_S32 HAL_Cipher_SetInBufNum(HI_U32 chnId, HI_U32 num);
HI_S32 HAL_Cipher_GetSrcLstRaddr(HI_U32 chnId, HI_U32 *addr);
HI_S32 HAL_Cipher_GetDestLstRaddr(HI_U32 chnId, HI_U32 *addr);
HI_S32 HAL_Cipher_SetOutBufCnt(HI_U32 chnId, HI_U32 num);
HI_S32 HAL_Cipher_SetOutBufFull(HI_U32 chnId, HI_U32 num);
HI_S32 HAL_Cipher_SetOutBufNum(HI_U32 chnId, HI_U32 num);

HI_VOID HAL_Cipher_GetMmuIntState(HI_U32 *pState);
HI_VOID HAL_Cipher_ClrMmuIntState(HI_U32 intStatus);
HI_VOID HAL_Cipher_EnableMmu(HI_VOID);
HI_VOID HAL_Cipher_DisableMmu(HI_VOID);
HI_S32 HAL_Cipher_SetMmuBypass(HI_U32 chnId);
HI_VOID HAL_Cipher_SetMmuAddr(HI_U32 u32ptaddr, HI_U32 u32err_rdaddr, HI_U32 u32err_wraddr);

HI_S32 HAL_Cipher_SetAGEThreshold(HI_U32 chnId, CIPHER_INT_TYPE_E intType, HI_U32 value);
HI_S32 HAL_Cipher_SetIntThreshold(HI_U32 chnId, CIPHER_INT_TYPE_E intType, HI_U32 value);
HI_VOID HAL_Cipher_DisableAllInt(HI_VOID);
HI_S32 HAL_Cipher_DisableInt(HI_U32 chnId, int intType);
HI_S32 HAL_Cipher_EnableInt(HI_U32 chnId, int intType);
HI_VOID HAL_Cipher_GetRawIntState(HI_U32 *pState);
HI_VOID HAL_Cipher_ClrIntState(HI_U32 intStatus);
HI_VOID HAL_Cipher_GetIntState(HI_U32 *pState);
HI_VOID HAL_Cipher_GetIntEnState(HI_U32 *pState);
HI_VOID HAL_Cipher_EnableAllSecChn(HI_VOID);
HI_VOID HAL_Cipher_SetHDMITxRxOtpSelReg(HI_VOID);

HI_S32 HAL_Cipher_HashEnable(HI_VOID);
HI_S32 HAL_Cipher_HashDisable(HI_VOID);

HI_S32 HAL_Cipher_Config(HI_U32 chnId, HI_BOOL bDecrypt, HI_BOOL bIVChange, HI_UNF_CIPHER_CTRL_S* pCtrl);

HI_S32 HAL_Cipher_SetBufAddr(HI_U32 chnId, CIPHER_BUF_TYPE_E bufType, HI_U32 addr);
HI_S32 HAL_Cipher_SetInIV(HI_U32 chnId, HI_UNF_CIPHER_CTRL_S* pCtrl);
HI_S32 HAL_Cipher_GetOutIV(HI_U32 chnId, HI_UNF_CIPHER_CTRL_S* pCtrl);
HI_S32 HAL_Cipher_SetKey(HI_U32 chnId, HI_UNF_CIPHER_CTRL_S* pCtrl);
HI_S32 HAL_CIPHER_LoadSTBRootKey(HI_U32 u32HwChID);

HI_S32 HAL_Cipher_SetDataSinglePkg(HI_DRV_CIPHER_DATA_INFO_S * info);
HI_S32 HAL_Cipher_StartSinglePkg(HI_U32 chnId);
HI_S32 HAL_Cipher_ReadDataSinglePkg(HI_U32 *pData);

HI_S32 HAL_Cipher_WaitIdle(HI_VOID);
HI_BOOL HAL_Cipher_IsIdle(HI_U32 chn);
HI_VOID HAL_Cipher_Reset(HI_VOID);

HI_S32 HAL_Cipher_SetHdcpKeySelectMode(HI_DRV_CIPHER_HDCP_ROOT_KEY_TYPE_E enHdcpKeySelectMode);
HI_S32 HAL_Cipher_GetHdcpKeySelectMode(HI_DRV_CIPHER_HDCP_ROOT_KEY_TYPE_E *penHdcpKeySelectMode);
HI_VOID HAL_CIPHER_SetRxRead(HI_DRV_CIPHER_HDCP_KEY_RX_READ_E enRxReadMode);
HI_S32 HAL_Cipher_SetRxSelect(HI_DRV_CIPHER_HDCP_KEY_RX_SELECT_E enRxSelect);
HI_VOID HAL_Cipher_SetHdcpKeyTxRead(HI_DRV_CIPHER_HDCP_KEY_RAM_MODE_E enMode);
HI_S32 HAL_Cipher_GetHdcpKeyRamMode(HI_DRV_CIPHER_HDCP_KEY_RAM_MODE_E *penMode);
HI_S32 HAL_Cipher_GetHdcpModeEn(HI_DRV_CIPHER_HDCP_KEY_MODE_E *penMode);
HI_VOID HAL_Cipher_SetHdcpModeEn(HI_DRV_CIPHER_HDCP_KEY_MODE_E enMode);
HI_VOID HAL_Cipher_ClearHdcpCtrlReg(HI_VOID);

HI_S32 HAL_Cipher_CalcHashInit(CIPHER_HASH_DATA_S *pCipherHashData);
HI_S32 HAL_Cipher_CalcHashUpdate(CIPHER_HASH_DATA_S *pCipherHashData);
HI_S32 HAL_Cipher_CalcHashFinal(CIPHER_HASH_DATA_S *pCipherHashData);
HI_S32 HAL_Cipher_GetRandomNumber(CIPHER_RNG_S *pstRNG);
HI_S32 HAL_Cipher_HashSoftReset(HI_VOID);
HI_S32 HAL_Cipher_CbcMacAuth(CIPHER_CBCMAC_DATA_S *pstParam);
HI_S32 HAL_Cipher_ClearCbcVerifyFlag(HI_VOID);

HI_VOID HAL_Cipher_Init(void);
HI_VOID HAL_Cipher_DeInit(void);

HI_VOID HAL_CIPHER_ReadReg(HI_U32* addr, HI_U32 *pu32Val);
HI_VOID HAL_CIPHER_WriteReg(HI_U32* addr, HI_U32 u32Val);

HI_VOID HAL_RSA_Reset(HI_VOID);
HI_S32 HAL_RSA_WaitFree(HI_VOID);
HI_VOID HAL_RSA_Start(HI_U32 u32StartCode);
HI_VOID HAL_RSA_ClearRam(HI_VOID);
HI_VOID HAL_RSA_Crc(HI_VOID);
HI_VOID HAL_RSA_GetCrc(HI_U32 *pu32Crc);
HI_VOID HAL_RSA_ConfigMode(CIPHER_RSA_KEY_WIDTH_E enKenWidth);
HI_VOID HAL_RSA_WriteData(CIPHER_RSA_DATA_TYPE_E enDataType, HI_U8 *pu8Data, HI_U32 u32DataLen, HI_U32 u32Len, HI_U32 u32Rnadom[2]);
HI_VOID HAL_RSA_ReadData(HI_U8 *pu8Data, HI_U32 u32DataLen, HI_U32 u32Len);
HI_U32 HAL_RSA_GetErrorCode(HI_VOID);
HI_VOID HAL_RSA_SetCRC(HI_U16 u16Crc);
HI_VOID HAL_RSA_SetRandom(HI_U32 u32Rnadom[2]);


#ifdef __cplusplus
}
#endif
#endif /* __HAL_CIPHER_H__ */


