<?xml version="1.0" encoding="ISO-8859-1"?>
<chip heading="1" child_no="1" id="tab20.7785763903993493" name="chip11" uid="2018-07-18T12:04:59.513+05:30d14e1" keypath="chip11" offset="0" caddress="0" hwmapaddr="1" csize="4096" diff_regwidth="true" address="0x0000" endaddress="0xFFF" size="4096">
   <config>
      <variants>
         <variant name="none" isselected="true">
            <doc>'none' variant states including all templates which are not assigned any 
  variant property.</doc>
         </variant>
      </variants>
      <regwidth>32</regwidth>
      <buswidth>32</buswidth>
      <addressunit>8</addressunit>
      <chipsize>4096</chipsize>
      <busdomains>
         <busdomain name="default_map" bus="AXI" addressUnit="8" offset="0" address="0x0000" endaddress="0xFFF" size="4096"/>
      </busdomains>
   </config>
   <doc>
      <list type="define" uid="2018-07-18T12:04:59.513+05:30d14e16">
         <value name="def1" private="0" doc="this is def" uid="2018-07-18T12:04:59.513+05:30d14e17">0x5</value>
         <value name="def2" private="1" doc="this is def2" uid="2018-07-18T12:04:59.513+05:30d14e19">0</value>
      </list>
   </doc>
   <sequences>
      <sequence name="seq_name" sid="1:0" eid="tabed80.6146785254082191" orig_path="merg5.idsng" refpath="D:\AgnisysProjects\git_test\Allegro_test\Merger\merg5.idsng">
         <doc/>
         <arguments/>
         <constants/>
         <variables/>
         <seqsteps/>
      </sequence>
      <seqconfig>
         <output>
            <seq_outputs/>
            <uvm>
               <datatype>
                  <inlinefunction>int</inlinefunction>
                  <arguments>int</arguments>
                  <constant>int</constant>
                  <variable>int</variable>
               </datatype>
               <regmodel oid="0">default</regmodel>
               <write oid="0">write(status, %d, .parent(this))</write>
               <read oid="0">read(status, %lhs, .parent(this))</read>
               <timemultiplier>100</timemultiplier>
               <maxnesting>1</maxnesting>
               <consolidated>true</consolidated>
               <nameformat>uvm_%s_seq</nameformat>
               <mout/>
            </uvm>
            <sv>
               <datatype>
                  <inlinefunction>int</inlinefunction>
                  <arguments>integer</arguments>
                  <constant>integer</constant>
                  <variable>integer</variable>
               </datatype>
               <bus oid="0">default</bus>
               <write oid="0">write_mirror(%a,%d,0,0)</write>
               <read oid="0">read_mirror(%a)</read>
               <timeunit1>1</timeunit1>
               <timeunit2>s</timeunit2>
               <timeprecision1>1</timeprecision1>
               <timeprecision2>s</timeprecision2>
               <maxnesting>1</maxnesting>
               <consolidated>true</consolidated>
               <nameformat>%s</nameformat>
               <mout/>
            </sv>
            <firmware>
               <datatype>
                  <inlinefunction>int</inlinefunction>
                  <arguments>int</arguments>
                  <constant>int</constant>
                  <variable>int</variable>
               </datatype>
               <templatename oid="0">default</templatename>
               <write oid="0">REG_WRITE(%a,%d)</write>
               <read oid="0">REG_READ(%a)</read>
               <fieldtemplatename oid="0">default</fieldtemplatename>
               <fieldwrite oid="0">FIELD_READ(%a,%m,%lsb)</fieldwrite>
               <fieldread oid="0">FIELD_READ(%a,%m,%lsb)</fieldread>
               <timemultiplier>100</timemultiplier>
               <maxnesting>1</maxnesting>
               <consolidated>true</consolidated>
               <nameformat>%s</nameformat>
               <mout/>
            </firmware>
            <matlab>
               <datatype>
                  <inlinefunction>int</inlinefunction>
                  <arguments>int</arguments>
                  <constant>int</constant>
                  <variable>int</variable>
               </datatype>
               <templatename oid="0">sss</templatename>
               <write oid="0">aaxx</write>
               <read oid="0">ddd</read>
               <templatename oid="1">swww</templatename>
               <write oid="1">aa</write>
               <read oid="1">ddd</read>
               <fieldtemplatename oid="0">aaaaa</fieldtemplatename>
               <fieldwrite oid="0">cccc</fieldwrite>
               <fieldread oid="0">cccc</fieldread>
               <fieldtemplatename oid="1">dddd</fieldtemplatename>
               <fieldwrite oid="1">cccc</fieldwrite>
               <fieldread oid="1">cccc</fieldread>
               <fieldtemplatename oid="2">ff</fieldtemplatename>
               <fieldwrite oid="2">ccccw</fieldwrite>
               <fieldread oid="2">cccc</fieldread>
               <timeunit1/>
               <timeunit2>ns</timeunit2>
               <timeprecision1/>
               <timeprecision2>ns</timeprecision2>
               <maxnesting/>
               <nameformat/>
               <mout/>
            </matlab>
            <csv>
               <commands>
                  <isscmd oid="0">write</isscmd>
                  <cmd oid="0">WRITE</cmd>
                  <isscmd oid="1">write_1_set</isscmd>
                  <cmd oid="1">WRITE_SET</cmd>
                  <isscmd oid="2">write_1_clr</isscmd>
                  <cmd oid="2">WRITE_CLR</cmd>
                  <isscmd oid="3">call</isscmd>
                  <cmd oid="3">CALL</cmd>
                  <isscmd oid="4">switch</isscmd>
                  <cmd oid="4">SWITCH</cmd>
                  <isscmd oid="5">wait</isscmd>
                  <cmd oid="5">WAIT</cmd>
               </commands>
               <headers>
                  <issheader oid="0">command</issheader>
                  <header oid="0">command</header>
                  <issheader oid="1">step</issheader>
                  <header oid="1">step</header>
                  <issheader oid="2">value</issheader>
                  <header oid="2">value</header>
                  <issheader oid="3">address</issheader>
                  <header oid="3">address</header>
                  <issheader oid="4">description</issheader>
                  <header oid="4">description</header>
               </headers>
               <timemultiplier>100</timemultiplier>
               <maxnesting>11</maxnesting>
               <nameformat>%s</nameformat>
            </csv>
         </output>
      </seqconfig>
   </sequences>
   <block heading="1.1" child_no="1" id="tab30.18112080527162078" name="block_name" uid="2018-07-18T12:04:59.513+05:30d14e21" keypath="chip11.block_name,block_name" hdl_path="blockname_idsinst" abs_hdl_path="chip11_ids.blockname_idsinst" hwmapaddr="2" max_reg_size="8" csize="9" offset="0" caddress="0" address="0x0000" endaddress="0x8" size="9">
      <config>
         <busdomains>
            <busdomain name="default_map" bus="AXI" addressUnit="8" offset="0" address="0x0000" endaddress="0x8" size="9"/>
         </busdomains>
      </config>
      <doc>
         <list type="define" uid="2018-07-18T12:04:59.513+05:30d14e24">
            <value name="def1" private="0" doc="this is def" uid="2018-07-18T12:04:59.513+05:30d14e25">0x5</value>
            <value name="def2" private="1" doc="this is def2" uid="2018-07-18T12:04:59.513+05:30d14e27">0</value>
         </list>
      </doc>
      <reg heading="1.1.1" child_no="1" id="tab40.6153603133433079" name="reg_name" uid="2018-07-18T12:04:59.513+05:30d14e29" keypath="chip11.block_name.reg_name,block_name.reg_name,reg_name" hdl_path="regname" abs_hdl_path="chip11_ids.blockname_idsinst.regname" hwmapaddr="3" csize="1" offset="0" caddress="0" address="0x0000" endaddress="0x0" size="1" default="0x00" sw="rw" hw="ro">
         <config>
            <regwidth>8</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="AXI" addressUnit="8" offset="0" address="0x0000" endaddress="0x0" size="1"/>
            </busdomains>
         </config>
         <field id="tabed20.6878010871250896" offset="1:0" name="f" uid="2018-07-18T12:04:59.513+05:30d14e33" keypath="chip11.block_name.reg_name.f,block_name.reg_name.f,reg_name.f,f" hdl_path="_f_q" abs_hdl_path="chip11_ids.blockname_idsinst.regname_f_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="def2">00</default>
         </field>
         <field id="tabed30.30705022965239104" offset="5" name="f2" uid="2018-07-18T12:04:59.513+05:30d14e40" keypath="chip11.block_name.reg_name.f2,block_name.reg_name.f2,reg_name.f2,f2" hdl_path="_f2_q" abs_hdl_path="chip11_ids.blockname_idsinst.regname_f2_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0">0</default>
         </field>
      </reg>
      <section heading="1.1.2" child_no="2" id="tab60.9690056716691313" name="reggroup_name" uid="2018-07-18T12:04:59.513+05:30d14e47" keypath="chip11.block_name.reggroup_name,block_name.reggroup_name,reggroup_name" keypathdown="reggroup_name.reg_name2,reg_name2" hwmapaddr="4" max_reg_size="16" csize="2" offset="1" caddress="1" address="0x0001" endaddress="0x2" size="2">
         <config>
            <busdomains>
               <busdomain name="default_map" bus="AXI" addressUnit="8" offset="1" address="0x0001" endaddress="0x2" size="2"/>
            </busdomains>
         </config>
         <reg heading="1.1.2.1" child_no="1" id="tab70.27197630310369136" name="reg_name2" uid="2018-07-18T12:04:59.513+05:30d14e49" keypath="chip11.block_name.reggroup_name.reg_name2,block_name.reggroup_name.reg_name2,reggroup_name.reg_name2,reg_name2" hdl_path="reggroupname_regname2" abs_hdl_path="chip11_ids.blockname_idsinst.reggroupname_regname2" hwmapaddr="5" csize="2" offset="0" caddress="0" address="0x0001" endaddress="0x2" size="2" default="0x0000" sw="rw" hw="ro">
            <config>
               <regwidth>16</regwidth>
               <busdomains>
                  <busdomain name="default_map" bus="AXI" addressUnit="8" offset="0" address="0x0001" endaddress="0x2" size="2"/>
               </busdomains>
            </config>
            <field id="tabed40.33558169722124775" offset="15:8" name="fxq" uid="2018-07-18T12:04:59.513+05:30d14e53" keypath="chip11.block_name.reggroup_name.reg_name2.fxq,block_name.reggroup_name.reg_name2.fxq,reggroup_name.reg_name2.fxq,reg_name2.fxq,fxq" hdl_path="_fxq_q" abs_hdl_path="chip11_ids.blockname_idsinst.reggroupname_regname2_fxq_q">
               <doc>
                  <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
                  <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               </doc>
               <sw>rw</sw>
               <hw>ro</hw>
               <default unresolvedDef="0">00000000</default>
            </field>
         </reg>
      </section>
      <reg heading="1.1.3" child_no="3" id="tab100.7045072029503728" name="ref_name" link="reg_name2" uid="2018-07-18T12:04:59.513+05:30d14e60" keypath="chip11.block_name.ref_name,block_name.ref_name,ref_name" hdl_path="refname" abs_hdl_path="chip11_ids.blockname_idsinst.refname" hwmapaddr="6" csize="2" offset="3" caddress="3" address="0x0003" endaddress="0x4" size="2" default="0x0000" sw="rw" hw="ro">
         <config>
            <regwidth>16</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="AXI" addressUnit="8" offset="3" address="0x0003" endaddress="0x4" size="2"/>
            </busdomains>
         </config>
         <doc/>
         <field id="tabed40.33558169722124775" offset="15:8" name="fxq" uid="2018-07-18T12:04:59.513+05:30d14e65" keypath="chip11.block_name.ref_name.fxq,block_name.ref_name.fxq,ref_name.fxq,fxq" hdl_path="_fxq_q" abs_hdl_path="chip11_ids.blockname_idsinst.refname_fxq_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0">00000000</default>
         </field>
      </reg>
      <section heading="1.1.4" child_no="4" type="mem" external="true" name="memory_name" memwidth="8" id="tab120.6821590330370018" uid="2018-07-18T12:04:59.513+05:30d14e72" keypath="chip11.block_name.memory_name,block_name.memory_name,memory_name" keypathdown="memory_name.memory_name,memory_name" count="4" hwmapaddr="7" max_reg_size="8" csize="4" offset="5" caddress="5" address="0x0005" endaddress="0x8" size="1" address2="0x0006">
         <config>
            <repeats>
               <repeat count="4" name="memory_name"/>
            </repeats>
            <busdomains>
               <busdomain name="default_map" bus="AXI" addressUnit="8" offset="5" address="0x0005" endaddress="0x8" size="1" address2="0x0006"/>
            </busdomains>
         </config>
         <reg heading="1.1.4.1" child_no="1" name="memory_name" uid="2018-07-18T12:04:59.513+05:30d14e76" keypath="chip11.block_name.memory_name.memory_name,block_name.memory_name.memory_name,memory_name.memory_name,memory_name" type="mem" hdl_path="memoryname_memoryname" abs_hdl_path="chip11_ids.blockname_idsinst.memoryname_memoryname" hwmapaddr="8" csize="1" offset="0" caddress="0" address="0x0005" endaddress="0x5" size="1" address2="0x0006" default="0x00" sw="rw" hw="rw">
            <config>
               <regwidth>8</regwidth>
               <busdomains>
                  <busdomain name="default_map" bus="AXI" addressUnit="8" offset="0" address="0x0005" endaddress="0x5" size="1" address2="0x0006"/>
               </busdomains>
            </config>
            <field name="memory_name" offset="7:0" uid="2018-07-18T12:04:59.513+05:30d14e80" keypath="chip11.block_name.memory_name.memory_name.memory_name,block_name.memory_name.memory_name.memory_name,memory_name.memory_name.memory_name,memory_name.memory_name,memory_name">
               <doc>
                  <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
                  <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               </doc>
               <sw>rw</sw>
               <hw>rw</hw>
               <default unresolvedDef="0">00000000</default>
            </field>
         </reg>
      </section>
   </block>
   <block heading="1.2" child_no="2" id="tab130.5022350476865556" name="block_name2" uid="2018-07-18T12:04:59.513+05:30d14e87" keypath="chip11.block_name2,block_name2" hdl_path="blockname2_idsinst" abs_hdl_path="chip11_ids.blockname2_idsinst" hwmapaddr="9" max_reg_size="8" csize="1" offset="9" caddress="9" address="0x0009" endaddress="0x9" size="1">
      <config>
         <busdomains>
            <busdomain name="default_map" bus="AXI" addressUnit="8" offset="9" address="0x0009" endaddress="0x9" size="1"/>
         </busdomains>
      </config>
      <doc>
         <list type="define" uid="2018-07-18T12:04:59.513+05:30d14e90">
            <value name="def1" private="0" doc="this is def" uid="2018-07-18T12:04:59.513+05:30d14e91">0x5</value>
            <value name="def2" private="1" doc="this is def2" uid="2018-07-18T12:04:59.513+05:30d14e93">0</value>
         </list>
      </doc>
      <reg heading="1.2.1" child_no="1" id="tab140.967805768459008" name="reg_name" uid="2018-07-18T12:04:59.513+05:30d14e95" keypath="chip11.block_name2.reg_name,block_name2.reg_name,reg_name" hdl_path="regname" abs_hdl_path="chip11_ids.blockname2_idsinst.regname" hwmapaddr="10" csize="1" offset="0" caddress="0" address="0x0009" endaddress="0x9" size="1" default="0x10" sw="rw ro" hw="ro">
         <config>
            <regwidth>8</regwidth>
            <busdomains>
               <busdomain name="default_map" bus="AXI" addressUnit="8" offset="0" address="0x0009" endaddress="0x9" size="1"/>
            </busdomains>
         </config>
         <field id="tabed50.005991473009719472" offset="1:0" name="f" uid="2018-07-18T12:04:59.513+05:30d14e99" keypath="chip11.block_name2.reg_name.f,block_name2.reg_name.f,reg_name.f,f" hdl_path="_f_q" abs_hdl_path="chip11_ids.blockname2_idsinst.regname_f_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="0">00</default>
         </field>
         <field id="tabed60.233098595814772" offset="6:4" name="fxb2" uid="2018-07-18T12:04:59.513+05:30d14e106" keypath="chip11.block_name2.reg_name.fxb2,block_name2.reg_name.fxb2,reg_name.fxb2,fxb2" hdl_path="_fxb2_q" abs_hdl_path="chip11_ids.blockname2_idsinst.regname_fxb2_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
            </doc>
            <sw>rw</sw>
            <hw>ro</hw>
            <default unresolvedDef="1">001</default>
         </field>
         <field id="tabed70.602336012710651" offset="3" name="fxb3" uid="2018-07-18T12:04:59.513+05:30d14e113" keypath="chip11.block_name2.reg_name.fxb3,block_name2.reg_name.fxb3,reg_name.fxb3,fxb3" hdl_path="_fxb3_q" abs_hdl_path="chip11_ids.blockname2_idsinst.regname_fxb3_q">
            <doc>
               <uvm loc="coverpoint.b.wr">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.b.rd">illegal_bins b_x = {1,2};</uvm>
               <uvm loc="coverpoint.f.rd">bins vals[] = {'h0}; illegal_bins err = default;</uvm>
            </doc>
            <sw>ro</sw>
            <hw>ro</hw>
            <default unresolvedDef="0">0</default>
         </field>
      </reg>
   </block>
</chip>