// Seed: 1509053300
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire  id_4;
  wire  id_5;
  logic id_6;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  input wire id_18;
  module_0 modCall_1 (
      id_4,
      id_7,
      id_13
  );
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  and primCall (
      id_13, id_7, id_8, id_17, id_19, id_18, id_16, id_12, id_9, id_5, id_11, id_14, id_2
  );
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output logic [7:0] id_1;
  wire id_20;
  assign id_1[1] = 1;
endmodule
