/*
 * Register Definition API
 *
 * Copyright (c) 2013 Xilinx Inc.
 * Copyright (c) 2013 Peter Crosthwaite <peter.crosthwaite@xilinx.com>
 *
 * This work is licensed under the terms of the GNU GPL, version 2.  See
 * the COPYING file in the top-level directory.
 */

#ifndef DEP_REGISTER_H
#define DEP_REGISTER_H

#include "hw/qdev-core.h"
#include "exec/memory.h"
#include "hw/irq.h"

#define ONES(num) ((num) == 64 ? ~0ull : (1ull << (num)) - 1)

typedef struct DepRegisterInfo DepRegisterInfo;
typedef struct DepRegisterAccessInfo DepRegisterAccessInfo;
typedef struct DepRegisterDecodeInfo DepRegisterDecodeInfo;

/**
 * A register access error message
 * @mask: Bits in the register the error applies to
 * @reason: Reason why this access is an error
 */

typedef struct DepRegisterAccessError {
    uint64_t mask;
    const char *reason;
} DepRegisterAccessError;

#define REG_GPIO_POL_HIGH 0
#define REG_GPIO_POL_LOW  1
typedef struct DepRegisterGPIOMapping {
    const char *name;
    uint8_t bit_pos;
    bool input;
    bool polarity;
    uint8_t num;
    uint8_t width;
} DepRegisterGPIOMapping;

/**
 * Access description for a register that is part of guest accessible device
 * state.
 *
 * @name: String name of the register
 * @ro: whether or not the bit is read-only
 * @w1c: bits with the common write 1 to clear semantic.
 * @reset: reset value.
 * @cor: Bits that are clear on read
 * @rsvd: Bits that are reserved and should not be changed
 *
 * @ge1: Bits that when written 1 indicate a guest error
 * @ge0: Bits that when written 0 indicate a guest error
 * @ui1: Bits that when written 1 indicate use of an unimplemented feature
 * @ui0: Bits that when written 0 indicate use of an unimplemented feature
 *
 * @pre_write: Pre write callback. Passed the value that's to be written,
 * immediately before the actual write. The returned value is what is written,
 * giving the handler a chance to modify the written value.
 * @post_write: Post write callback. Passed the written value. Most write side
 * effects should be implemented here.
 *
 * @post_read: Post read callback. Passes the value that is about to be returned
 * for a read. The return value from this function is what is ultimately read,
 * allowing this function to modify the value before return to the client.
 */

#define DEP_REG_DECODE_READ (1 << 0)
#define DEP_REG_DECODE_WRITE (1 << 1)
#define DEP_REG_DECODE_EXECUTE (1 << 2)
#define REG_DECODE_RW (DEP_REG_DECODE_READ | DEP_REG_DECODE_WRITE)

struct DepRegisterAccessInfo {
    const char *name;
    uint64_t ro;
    uint64_t w1c;
    uint64_t reset;
    uint64_t cor;
    uint64_t rsvd;
    /* HACK - get rid of me */
    uint64_t inhibit_reset;

    const DepRegisterAccessError *ge0;
    const DepRegisterAccessError *ge1;
    const DepRegisterAccessError *ui0;
    const DepRegisterAccessError *ui1;

    uint64_t (*pre_write)(DepRegisterInfo *reg, uint64_t val);
    void (*post_write)(DepRegisterInfo *reg, uint64_t val);

    uint64_t (*post_read)(DepRegisterInfo *reg, uint64_t val);

    const DepRegisterGPIOMapping *gpios;

    size_t storage;
    int data_size;

    struct {
        hwaddr addr;
        uint8_t flags;
    } decode;

    void *opaque;
};

/**
 * A register that is part of guest accessible state
 * @data: pointer to the register data. Will be cast
 * to the relevant uint type depending on data_size.
 * @data_size: Size of the register in bytes. Must be
 * 1, 2, 4 or 8
 * @data_big_endian: Define endianess of data register
 *
 * @access: Access desciption of this register
 *
 * @debug: Whether or not verbose debug is enabled
 * @prefix: String prefix for log and debug messages
 *
 * @opaque: Opaque data for the register
 *
 * @mem: optional Memory region for the register
 */

struct DepRegisterInfo {
    DeviceState parent_obj;

    void *data;
    int data_size;

    const DepRegisterAccessInfo *access;

    bool debug;
    const char *prefix;

    void *opaque;
    /* private */
    bool read_lite;
    bool write_lite;

    MemoryRegion mem;
};

#define TYPE_DEP_REGISTER "qemu,dep-register"
#define DEP_REGISTER(obj) OBJECT_CHECK(DepRegisterInfo, (obj), TYPE_DEP_REGISTER)

struct DepRegisterDecodeInfo {
    DepRegisterInfo *reg;
    hwaddr addr;
    unsigned len;
};

/**
 * write a value to a register, subject to its restrictions
 * @reg: register to write to
 * @val: value to write
 * @we: write enable mask
 */

void dep_register_write(DepRegisterInfo *reg, uint64_t val, uint64_t we);

/**
 * read a value from a register, subject to its restrictions
 * @reg: register to read from
 * returns: value read
 */

uint64_t dep_register_read(DepRegisterInfo *reg);

/**
 * reset a register
 * @reg: register to reset
 */

void dep_register_reset(DepRegisterInfo *reg);

/**
 * initialize a register. Gpio's are setup as IOs to the specified device.
 * @reg: Register to initialize
 */

void dep_register_init(DepRegisterInfo *reg);

/**
 * Refresh GPIO outputs based on diff between old value register current value.
 * GPIOs are refreshed for fields where the old value differs to the current
 * value.
 *
 * @reg: Register to refresh GPIO outs
 * @old_value: previous value of register
 */

void dep_register_refresh_gpios(DepRegisterInfo *reg, uint64_t old_value);

void dep_register_write_memory_be(void *opaque, hwaddr addr, uint64_t value,
                              unsigned size);
void dep_register_write_memory_le(void *opaque, hwaddr addr, uint64_t value,
                              unsigned size);
MemTxResult dep_register_write_memory_be_with_attrs(void *opaque, hwaddr addr,
                             uint64_t value, unsigned size, MemTxAttrs attrs);
MemTxResult dep_register_write_memory_le_with_attrs(void *opaque, hwaddr addr,
                             uint64_t value, unsigned size, MemTxAttrs attrs);

uint64_t dep_register_read_memory_be(void *opaque, hwaddr addr, unsigned size);
uint64_t dep_register_read_memory_le(void *opaque, hwaddr addr, unsigned size);
void dep_register_trap_access(DepRegisterInfo *reg,
                              DepRegisterInfo *reg_debug,
                              DepRegisterAccessInfo *access);

/* Define constants for a 32 bit register */

#define DEP_REG32(reg, addr) \
enum { A_ ## reg = (addr) }; \
enum { R_ ## reg = (addr) / 4 };

/* Define SHIFT, LEGTH and MASK constants for a field within a register */

#define DEP_FIELD(reg, field, length, shift) \
enum { R_ ## reg ## _ ## field ## _SHIFT = (shift)}; \
enum { R_ ## reg ## _ ## field ## _LENGTH = (length)}; \
enum { R_ ## reg ## _ ## field ## _MASK = (((1ULL << (length)) - 1) \
                                          << (shift)) };

/* Extract a field from a register */

#define DEP_F_EX32(storage, reg, field) \
    extract32((storage), R_ ## reg ## _ ## field ## _SHIFT, \
              R_ ## reg ## _ ## field ## _LENGTH)

/* Extract a field from an array of registers */

#define DEP_AF_EX32(regs, reg, field) \
    DEP_F_EX32((regs)[R_ ## reg], reg, field)

/* Deposit a register field.  */

#define DEP_F_DP32(storage, reg, field, val) ({                               \
    struct {                                                              \
        unsigned int v:R_ ## reg ## _ ## field ## _LENGTH;                \
    } v = { .v = val };                                                   \
    uint32_t d;                                                           \
    d = deposit32((storage), R_ ## reg ## _ ## field ## _SHIFT,           \
                  R_ ## reg ## _ ## field ## _LENGTH, v.v);               \
    d; })

/* Deposit a field to array of registers.  */

#define DEP_AF_DP32(regs, reg, field, val) \
    (regs)[R_ ## reg] = DEP_F_DP32((regs)[R_ ## reg], reg, field, val);
#endif
