$date
	Mon Aug 28 22:49:52 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux21_tb $end
$var wire 1 ! out $end
$var reg 1 " in1 $end
$var reg 1 # in2 $end
$var reg 1 $ sel $end
$scope module uut $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 ! out $end
$var wire 1 $ sel $end
$var reg 1 % y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#15000
1!
1%
1"
#30000
0!
0%
0"
#40000
1#
#45000
1!
1%
1"
#60000
0!
0%
0"
#75000
1!
1%
1"
#80000
0!
0%
0#
1$
#90000
0"
#105000
1"
#120000
1!
1%
0"
1#
#135000
1"
#150000
0"
#160000
0!
0%
0#
0$
#165000
1!
1%
1"
#180000
0!
0%
0"
#195000
1!
1%
1"
#200000
1#
#210000
0!
0%
0"
#225000
1!
1%
1"
#240000
0!
0%
0"
0#
1$
#255000
1"
#270000
0"
#280000
1!
1%
1#
#285000
1"
#300000
0"
