<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<part_info part_name="xczu19eg-ffvc1760-2-i">
<pins>
  <pin index="0" name ="clk_pl_ddr4_p" iostandard="LVDS_25" loc="AR27"/>
  <pin index="1" name ="clk_pl_ddr4_n" iostandard="LVDS_25" loc="AT27"/>
  
  <pin index="10" name ="ddr4_act_n" iostandard="SSTL12_DCI" loc="AU26" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="11" name ="ddr4_adr0" iostandard="SSTL12_DCI" loc="AU25" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="12" name ="ddr4_adr1" iostandard="SSTL12_DCI" loc="AN26" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="13" name ="ddr4_adr2" iostandard="SSTL12_DCI" loc="AR24" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="14" name ="ddr4_adr3" iostandard="SSTL12_DCI" loc="AP26" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="15" name ="ddr4_adr4" iostandard="SSTL12_DCI" loc="AN23" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="16" name ="ddr4_adr5" iostandard="SSTL12_DCI" loc="AU24" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="17" name ="ddr4_adr6" iostandard="SSTL12_DCI" loc="AP27" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="18" name ="ddr4_adr7" iostandard="SSTL12_DCI" loc="AV26" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="19" name ="ddr4_adr8" iostandard="SSTL12_DCI" loc="AW27" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="20" name ="ddr4_adr9" iostandard="SSTL12_DCI" loc="AV27" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="21" name ="ddr4_adr10" iostandard="SSTL12_DCI" loc="AR25" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="22" name ="ddr4_adr11" iostandard="SSTL12_DCI" loc="AW26" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="23" name ="ddr4_adr12" iostandard="SSTL12_DCI" loc="AN27" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="24" name ="ddr4_adr13" iostandard="SSTL12_DCI" loc="AV24" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="25" name ="ddr4_adr14" iostandard="SSTL12_DCI" loc="AM23" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="26" name ="ddr4_adr15" iostandard="SSTL12_DCI" loc="AW25" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="27" name ="ddr4_adr16" iostandard="SSTL12_DCI" loc="AV28" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="28" name ="ddr4_ba0" iostandard="SSTL12_DCI" loc="AT28" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="29" name ="ddr4_ba1" iostandard="SSTL12_DCI" loc="AM24" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="30" name ="ddr4_bg0" iostandard="SSTL12_DCI" loc="AR28" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="31" name ="ddr4_bg1" iostandard="SSTL12_DCI" loc="AN28" output_impedance="RDRV_40_40" slew="FAST"/>  
  <pin index="32" name ="ddr4_ck_c0" iostandard="SSTL12_DCI" loc="AT23" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="33" name ="ddr4_ck_c1" iostandard="SSTL12_DCI" loc="AP25" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="34" name ="ddr4_ck_t0" iostandard="SSTL12_DCI" loc="AR23" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="35" name ="ddr4_ck_t1" iostandard="SSTL12_DCI" loc="AP24" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="36" name ="ddr4_cke0" iostandard="SSTL12_DCI" loc="AM28" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="37" name ="ddr4_cke1" iostandard="SSTL12_DCI" loc="AU28" output_impedance="RDRV_40_40" slew="FAST"/>  
  <pin index="38" name ="ddr4_cs_n0" iostandard="SSTL12_DCI" loc="AN24" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="39" name ="ddr4_cs_n1" iostandard="SSTL12_DCI" loc="AK24" output_impedance="RDRV_40_40" slew="FAST"/>  
  <pin index="40" name ="ddr4_dm_n0" iostandard="POD12_DCI" loc="AM19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="41" name ="ddr4_dm_n1" iostandard="POD12_DCI" loc="AT22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="42" name ="ddr4_dm_n2" iostandard="POD12_DCI" loc="AU23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="43" name ="ddr4_dm_n3" iostandard="POD12_DCI" loc="AW24" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="44" name ="ddr4_dm_n4" iostandard="POD12_DCI" loc="AJ18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="45" name ="ddr4_dm_n5" iostandard="POD12_DCI" loc="AY17" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="46" name ="ddr4_dm_n6" iostandard="POD12_DCI" loc="AV17" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="47" name ="ddr4_dm_n7" iostandard="POD12_DCI" loc="AY12" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="48" name ="ddr4_dm_n8" iostandard="POD12_DCI" loc="BA23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="49" name ="ddr4_dq0" iostandard="POD12_DCI" loc="AL22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="50" name ="ddr4_dq1" iostandard="POD12_DCI" loc="AJ22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="51" name ="ddr4_dq2" iostandard="POD12_DCI" loc="AM20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="52" name ="ddr4_dq3" iostandard="POD12_DCI" loc="AM21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="53" name ="ddr4_dq4" iostandard="POD12_DCI" loc="AJ21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="54" name ="ddr4_dq5" iostandard="POD12_DCI" loc="AJ20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="55" name ="ddr4_dq6" iostandard="POD12_DCI" loc="AL21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="56" name ="ddr4_dq7" iostandard="POD12_DCI" loc="AK22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="57" name ="ddr4_dq8" iostandard="POD12_DCI"  loc="AR19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="58" name ="ddr4_dq9" iostandard="POD12_DCI"  loc="AR20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="59" name ="ddr4_dq10" iostandard="POD12_DCI" loc="AN22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="60" name ="ddr4_dq11" iostandard="POD12_DCI" loc="AP20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="61" name ="ddr4_dq12" iostandard="POD12_DCI" loc="AU19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="62" name ="ddr4_dq13" iostandard="POD12_DCI" loc="AT20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="63" name ="ddr4_dq14" iostandard="POD12_DCI" loc="AP19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="64" name ="ddr4_dq15" iostandard="POD12_DCI" loc="AP22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="65" name ="ddr4_dq16" iostandard="POD12_DCI" loc="AV22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="66" name ="ddr4_dq17" iostandard="POD12_DCI" loc="AW22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="67" name ="ddr4_dq18" iostandard="POD12_DCI" loc="AW20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="68" name ="ddr4_dq19" iostandard="POD12_DCI" loc="AW19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="69" name ="ddr4_dq20" iostandard="POD12_DCI" loc="AU21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="70" name ="ddr4_dq21" iostandard="POD12_DCI" loc="AV21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="71" name ="ddr4_dq22" iostandard="POD12_DCI" loc="AU20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="72" name ="ddr4_dq23" iostandard="POD12_DCI" loc="AV19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="73" name ="ddr4_dq24" iostandard="POD12_DCI" loc="AY27" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="74" name ="ddr4_dq25" iostandard="POD12_DCI" loc="AY28" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="75" name ="ddr4_dq26" iostandard="POD12_DCI" loc="AY25" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="76" name ="ddr4_dq27" iostandard="POD12_DCI" loc="BB24" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="77" name ="ddr4_dq28" iostandard="POD12_DCI" loc="BA28" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="78" name ="ddr4_dq29" iostandard="POD12_DCI" loc="BB28" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="79" name ="ddr4_dq30" iostandard="POD12_DCI" loc="BB25" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="80" name ="ddr4_dq31" iostandard="POD12_DCI" loc="BA25" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="81" name ="ddr4_dq32" iostandard="POD12_DCI" loc="AM18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="82" name ="ddr4_dq33" iostandard="POD12_DCI" loc="AM16" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="83" name ="ddr4_dq34" iostandard="POD12_DCI" loc="AN18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="84" name ="ddr4_dq35" iostandard="POD12_DCI" loc="AP16" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="85" name ="ddr4_dq36" iostandard="POD12_DCI" loc="AL16" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="86" name ="ddr4_dq37" iostandard="POD12_DCI" loc="AL18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="87" name ="ddr4_dq38" iostandard="POD12_DCI" loc="AN17" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="88" name ="ddr4_dq39" iostandard="POD12_DCI" loc="AN16" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="89" name ="ddr4_dq40" iostandard="POD12_DCI" loc="AY15" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="90" name ="ddr4_dq41" iostandard="POD12_DCI" loc="BB16" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="91" name ="ddr4_dq42" iostandard="POD12_DCI" loc="AY14" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="92" name ="ddr4_dq43" iostandard="POD12_DCI" loc="BA13" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="93" name ="ddr4_dq44" iostandard="POD12_DCI" loc="AW17" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="94" name ="ddr4_dq45" iostandard="POD12_DCI" loc="AW16" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="95" name ="ddr4_dq46" iostandard="POD12_DCI" loc="BA16" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="96" name ="ddr4_dq47" iostandard="POD12_DCI" loc="BB13" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="97" name ="ddr4_dq48" iostandard="POD12_DCI" loc="AV18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="98" name ="ddr4_dq49" iostandard="POD12_DCI" loc="AT17" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="99" name ="ddr4_dq50" iostandard="POD12_DCI"  loc="AT15" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="100" name ="ddr4_dq51" iostandard="POD12_DCI" loc="AT16" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="101" name ="ddr4_dq52" iostandard="POD12_DCI" loc="AU18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="102" name ="ddr4_dq53" iostandard="POD12_DCI" loc="AR17" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="103" name ="ddr4_dq54" iostandard="POD12_DCI" loc="AU15" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="104" name ="ddr4_dq55" iostandard="POD12_DCI" loc="AU16" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="105" name ="ddr4_dq56" iostandard="POD12_DCI" loc="AU14" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="106" name ="ddr4_dq57" iostandard="POD12_DCI" loc="AW14" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="107" name ="ddr4_dq58" iostandard="POD12_DCI" loc="BA10" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="108" name ="ddr4_dq59" iostandard="POD12_DCI" loc="BB10" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="109" name ="ddr4_dq60" iostandard="POD12_DCI" loc="AW15" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="110" name ="ddr4_dq61" iostandard="POD12_DCI" loc="AV14" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="111" name ="ddr4_dq62" iostandard="POD12_DCI" loc="BA11" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="112" name ="ddr4_dq63" iostandard="POD12_DCI" loc="BB11" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="113" name ="ddr4_dq64" iostandard="POD12_DCI" loc="BA22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="114" name ="ddr4_dq65" iostandard="POD12_DCI" loc="BB20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="115" name ="ddr4_dq66" iostandard="POD12_DCI" loc="BB19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="116" name ="ddr4_dq67" iostandard="POD12_DCI" loc="BA18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="117" name ="ddr4_dq68" iostandard="POD12_DCI" loc="AY23" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="118" name ="ddr4_dq69" iostandard="POD12_DCI" loc="AY22" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="119" name ="ddr4_dq70" iostandard="POD12_DCI" loc="BA21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="120" name ="ddr4_dq71" iostandard="POD12_DCI" loc="BB18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="121" name ="ddr4_dqs_c0" iostandard="DIFF_POD12_DCI" loc="AK19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="122" name ="ddr4_dqs_c1" iostandard="DIFF_POD12_DCI" loc="AP21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="123" name ="ddr4_dqs_c2" iostandard="DIFF_POD12_DCI" loc="AY18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="124" name ="ddr4_dqs_c3" iostandard="DIFF_POD12_DCI" loc="BB26" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="125" name ="ddr4_dqs_c4" iostandard="DIFF_POD12_DCI" loc="AK17" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="126" name ="ddr4_dqs_c5" iostandard="DIFF_POD12_DCI" loc="BB15" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="127" name ="ddr4_dqs_c6" iostandard="DIFF_POD12_DCI" loc="AT18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="128" name ="ddr4_dqs_c7" iostandard="DIFF_POD12_DCI" loc="AV13" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="129" name ="ddr4_dqs_c8" iostandard="DIFF_POD12_DCI" loc="BA20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="130" name ="ddr4_dqs_t0" iostandard="DIFF_POD12_DCI" loc="AK20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="131" name ="ddr4_dqs_t1" iostandard="DIFF_POD12_DCI" loc="AN21" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="132" name ="ddr4_dqs_t2" iostandard="DIFF_POD12_DCI" loc="AY19" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="133" name ="ddr4_dqs_t3" iostandard="DIFF_POD12_DCI" loc="BA26" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="134" name ="ddr4_dqs_t4" iostandard="DIFF_POD12_DCI" loc="AJ17" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="135" name ="ddr4_dqs_t5" iostandard="DIFF_POD12_DCI" loc="BA15" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="136" name ="ddr4_dqs_t6" iostandard="DIFF_POD12_DCI" loc="AR18" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="137" name ="ddr4_dqs_t7" iostandard="DIFF_POD12_DCI" loc="AU13" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>
  <pin index="138" name ="ddr4_dqs_t8" iostandard="DIFF_POD12_DCI" loc="AY20" output_impedance="RDRV_40_40" slew="FAST" ibuf_low_pwr="FALSE" odt="RTT_40" equalization="EQ_LEVEL2" pre_emphasis="RDRV_240"/>  
  <pin index="139" name ="ddr4_odt0" iostandard="SSTL12_DCI" loc="AK23" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="140" name ="ddr4_odt1" iostandard="SSTL12_DCI" loc="AJ24" output_impedance="RDRV_40_40" slew="FAST"/>
  <pin index="141" name ="ddr4_reset_n" iostandard="LVCMOS18" loc="AT25" drive="8"/>
  
  <pin index="142" name ="GPIO_LED_0_LS" iostandard="LVCMOS33" loc="B5"/>
  <pin index="143" name ="GPIO_LED_1_LS" iostandard="LVCMOS33" loc="A5"/>
  <pin index="144" name ="GPIO_LED_2_LS" iostandard="LVCMOS33" loc="A4"/>
  <pin index="145" name ="GPIO_LED_3_LS" iostandard="LVCMOS33" loc="C5"/>
  <pin index="146" name ="GPIO_LED_4_LS" iostandard="LVCMOS33" loc="C6"/>
  <pin index="147" name ="GPIO_LED_5_LS" iostandard="LVCMOS33" loc="C1"/>
  <pin index="148" name ="GPIO_LED_6_LS" iostandard="LVCMOS33" loc="D2"/>
  <pin index="149" name ="GPIO_LED_7_LS" iostandard="LVCMOS33" loc="D3"/>
  <pin index="150" name ="GPIO_LED_8_LS" iostandard="LVCMOS33" loc="D4"/>
  <pin index="151" name ="GPIO_LED_9_LS" iostandard="LVCMOS33" loc="D1"/>
  
  <pin index="152" name ="GPIO_SW_0" iostandard="LVCMOS33" loc="B6"/>		
  <pin index="153" name ="GPIO_SW_1" iostandard="LVCMOS33" loc="A3"/>
  <pin index="154" name ="GPIO_SW_2" iostandard="LVCMOS33" loc="B3"/>
  
  <pin index="155" name ="gth_nvme0_228_clk_n" loc="AB11"/>
  <pin index="156" name ="gth_nvme0_228_clk_p" loc="AB12"/>
  <pin index="157" name ="NVMe0_rx0_n" loc="AD3"/>
  <pin index="158" name ="NVMe0_rx1_n" loc="AC1"/>
  <pin index="159" name ="NVMe0_rx2_n" loc="AB3"/>
  <pin index="160" name ="NVMe0_rx3_n" loc="AA1"/>
  <pin index="161" name ="NVMe0_rx0_p" loc="AD4"/>
  <pin index="162" name ="NVMe0_rx1_p" loc="AC2"/>
  <pin index="163" name ="NVMe0_rx2_p" loc="AB4"/>
  <pin index="164" name ="NVMe0_rx3_p" loc="AA2"/>
  <pin index="165" name ="NVMe0_tx0_n" loc="AC5"/>
  <pin index="166" name ="NVMe0_tx1_n" loc="AB7"/>
  <pin index="167" name ="NVMe0_tx2_n" loc="AA5"/>
  <pin index="168" name ="NVMe0_tx3_n" loc="Y7"/>
  <pin index="169" name ="NVMe0_tx0_p" loc="AC6"/>
  <pin index="170" name ="NVMe0_tx1_p" loc="AB8"/>
  <pin index="171" name ="NVMe0_tx2_p" loc="AA6"/>
  <pin index="172" name ="NVMe0_tx3_p" loc="Y8"/>
  
  <pin index="173" name ="gth_nvme2_clk_n" loc="AB35"/>
  <pin index="174" name ="gth_nvme2_clk_p" loc="AB34"/>
  <pin index="175" name ="NVMe2_rx0_n" loc="W42"/>
  <pin index="176" name ="NVMe2_rx1_n" loc="V40"/>
  <pin index="177" name ="NVMe2_rx2_n" loc="U42"/>
  <pin index="178" name ="NVMe2_rx3_n" loc="T40"/>
  <pin index="179" name ="NVMe2_rx0_p" loc="W41"/>
  <pin index="180" name ="NVMe2_rx1_p" loc="V39"/>
  <pin index="181" name ="NVMe2_rx2_p" loc="U41"/>
  <pin index="182" name ="NVMe2_rx3_p" loc="T39"/>
  <pin index="183" name ="NVMe2_tx0_n" loc="Y35"/>
  <pin index="184" name ="NVMe2_tx1_n" loc="W37"/>
  <pin index="185" name ="NVMe2_tx2_n" loc="V35"/>
  <pin index="186" name ="NVMe2_tx3_n" loc="U37"/>
  <pin index="187" name ="NVMe2_tx0_p" loc="Y34"/>
  <pin index="188" name ="NVMe2_tx1_p" loc="W36"/>
  <pin index="189" name ="NVMe2_tx2_p" loc="V34"/>
  <pin index="190" name ="NVMe2_tx3_p" loc="U36"/>
  
  <pin index="191" name ="gth_nvme3_129_clk_n" loc="W33"/>
  <pin index="192" name ="gth_nvme3_129_clk_p" loc="W32"/>
  <pin index="193" name ="NVMe3_rx0_n" loc="R42"/>
  <pin index="194" name ="NVMe3_rx1_n" loc="P40"/>
  <pin index="195" name ="NVMe3_rx2_n" loc="N42"/>
  <pin index="196" name ="NVMe3_rx3_n" loc="M40"/>
  <pin index="197" name ="NVMe3_rx0_p" loc="R41"/>
  <pin index="198" name ="NVMe3_rx1_p" loc="P39"/>
  <pin index="199" name ="NVMe3_rx2_p" loc="N41"/>
  <pin index="200" name ="NVMe3_rx3_p" loc="M39"/>
  <pin index="201" name ="NVMe3_tx0_n" loc="T35"/>
  <pin index="202" name ="NVMe3_tx1_n" loc="R37"/>
  <pin index="203" name ="NVMe3_tx2_n" loc="P35"/>
  <pin index="204" name ="NVMe3_tx3_n" loc="N37"/>
  <pin index="205" name ="NVMe3_tx0_p" loc="T34"/>
  <pin index="206" name ="NVMe3_tx1_p" loc="R36"/>
  <pin index="207" name ="NVMe3_tx2_p" loc="P34"/>
  <pin index="208" name ="NVMe3_tx3_p" loc="N36"/>
  
  <pin index="209" name ="gth_nvme1_229_clk_n" loc="Y11"/>
  <pin index="210" name ="gth_nvme1_229_clk_p" loc="Y12"/>
  <pin index="211" name ="NVMe1_rx0_n" loc="Y3"/>
  <pin index="212" name ="NVMe1_rx1_n" loc="W1"/>
  <pin index="213" name ="NVMe1_rx2_n" loc="V3"/>
  <pin index="214" name ="NVMe1_rx3_n" loc="U1"/>
  <pin index="215" name ="NVMe1_rx0_p" loc="Y4"/>
  <pin index="216" name ="NVMe1_rx1_p" loc="W2"/>
  <pin index="217" name ="NVMe1_rx2_p" loc="V4"/>
  <pin index="218" name ="NVMe1_rx3_p" loc="U2"/>
  <pin index="219" name ="NVMe1_tx0_n" loc="W5"/>
  <pin index="220" name ="NVMe1_tx1_n" loc="V7"/>
  <pin index="221" name ="NVMe1_tx2_n" loc="U5"/>
  <pin index="222" name ="NVMe1_tx3_n" loc="T7"/>
  <pin index="223" name ="NVMe1_tx0_p" loc="W6"/>
  <pin index="224" name ="NVMe1_tx1_p" loc="V8"/>
  <pin index="225" name ="NVMe1_tx2_p" loc="U6"/>
  <pin index="226" name ="NVMe1_tx3_p" loc="T8"/>
  
  <pin index="227" name ="gth_pcie_host_230_clk_n" loc="V11"/>
  <pin index="228" name ="gth_pcie_host_230_clk_p" loc="V12"/>
  <pin index="229" name ="PCIe_Host_rx0_n" loc="T3"/>
  <pin index="230" name ="PCIe_Host_rx1_n" loc="R1"/>
  <pin index="231" name ="PCIe_Host_rx2_n" loc="P3"/>
  <pin index="232" name ="PCIe_Host_rx3_n" loc="N1"/>
  <pin index="233" name ="PCIe_Host_rx4_n" loc="M3"/>
  <pin index="234" name ="PCIe_Host_rx5_n" loc="L1"/>
  <pin index="235" name ="PCIe_Host_rx6_n" loc="J1"/>
  <pin index="236" name ="PCIe_Host_rx7_n" loc="G1"/>
  <pin index="237" name ="PCIe_Host_rx0_p" loc="T4"/>
  <pin index="238" name ="PCIe_Host_rx1_p" loc="R2"/>
  <pin index="239" name ="PCIe_Host_rx2_p" loc="P4"/>
  <pin index="240" name ="PCIe_Host_rx3_p" loc="N2"/>
  <pin index="241" name ="PCIe_Host_rx4_p" loc="M4"/>
  <pin index="242" name ="PCIe_Host_rx5_p" loc="L2"/>
  <pin index="243" name ="PCIe_Host_rx6_p" loc="J2"/>
  <pin index="244" name ="PCIe_Host_rx7_p" loc="G2"/>  
  <pin index="245" name ="PCIe_Host_tx0_n" loc="R6"/>
  <pin index="246" name ="PCIe_Host_tx1_n" loc="P8"/>
  <pin index="247" name ="PCIe_Host_tx2_n" loc="N6"/>
  <pin index="248" name ="PCIe_Host_tx3_n" loc="M8"/>
  <pin index="249" name ="PCIe_Host_tx4_n" loc="L6"/>
  <pin index="250" name ="PCIe_Host_tx5_n" loc="K4"/>
  <pin index="251" name ="PCIe_Host_tx6_n" loc="J6"/>
  <pin index="252" name ="PCIe_Host_tx7_n" loc="H4"/>  
  <pin index="253" name ="PCIe_Host_tx0_p" loc="R5"/>
  <pin index="254" name ="PCIe_Host_tx1_p" loc="P7"/>
  <pin index="255" name ="PCIe_Host_tx2_p" loc="N5"/>
  <pin index="256" name ="PCIe_Host_tx3_p" loc="M7"/>
  <pin index="257" name ="PCIe_Host_tx4_p" loc="L5"/>
  <pin index="258" name ="PCIe_Host_tx5_p" loc="K3"/>
  <pin index="259" name ="PCIe_Host_tx6_p" loc="J5"/>
  <pin index="260" name ="PCIe_Host_tx7_p" loc="H3"/>
  
  
  
  
    <pin index="261" name ="qsfp0_TX_N1" loc="M35"/>
    <pin index="262" name ="qsfp0_TX_P1" loc="M34"/>
    <pin index="263" name ="qsfp0_RX_N1" loc="L42"/>
    <pin index="264" name ="qsfp0_RX_P1" loc="L41"/>
    <pin index="265" name ="qsfp0_TX_N2" loc="L37"/>
    <pin index="266" name ="qsfp0_TX_P2" loc="L36"/>
    <pin index="267" name ="qsfp0_RX_N2" loc="K40"/>
    <pin index="268" name ="qsfp0_RX_P2" loc="K39"/>
    <pin index="269" name ="qsfp0_TX_N3" loc="K35"/>
    <pin index="270" name ="qsfp0_TX_P3" loc="K34"/>
    <pin index="271" name ="qsfp0_RX_N3" loc="J42"/>
    <pin index="272" name ="qsfp0_RX_P3" loc="J41"/>
    <pin index="273" name ="qsfp0_TX_N4" loc="J37"/>
    <pin index="274" name ="qsfp0_TX_P4" loc="J36"/>
    <pin index="275" name ="qsfp0_RX_N4" loc="H40"/>
    <pin index="276" name ="qsfp0_RX_P4" loc="H39"/>
    <pin index="277" name ="qsfp0_clock_n" loc="R33"/>
    <pin index="278" name ="qsfp0_clock_p" loc="R32"/>
    
	
	<pin index="279" name ="qsfp1_TX_N1" loc="H35"/>
    <pin index="280" name ="qsfp1_TX_P1" loc="H34"/>
    <pin index="281" name ="qsfp1_RX_N1" loc="G42"/>
    <pin index="282" name ="qsfp1_RX_P1" loc="G41"/>
    <pin index="283" name ="qsfp1_TX_N2" loc="G37"/>
    <pin index="284" name ="qsfp1_TX_P2" loc="G36"/>
    <pin index="285" name ="qsfp1_RX_N2" loc="F40"/>
    <pin index="286" name ="qsfp1_RX_P2" loc="F39"/>
    <pin index="287" name ="qsfp1_TX_N3" loc="F35"/>
    <pin index="288" name ="qsfp1_TX_P3" loc="F34"/>
    <pin index="289" name ="qsfp1_RX_N3" loc="E42"/>
    <pin index="290" name ="qsfp1_RX_P3" loc="E41"/>
    <pin index="291" name ="qsfp1_TX_N4" loc="E37"/>
    <pin index="292" name ="qsfp1_TX_P4" loc="E36"/>
    <pin index="293" name ="qsfp1_RX_N4" loc="D40"/>
    <pin index="294" name ="qsfp1_RX_P4" loc="D39"/>
    <pin index="295" name ="qsfp1_clock_n" loc="L33"/>
    <pin index="296" name ="qsfp1_clock_p" loc="L32"/>
	
	
  <pin index="297" name ="gth_ep_x1_clk_n" loc="AD11"/>
  <pin index="298" name ="gth_ep_x1_clk_p" loc="AD12"/>
  
  

  
  <pin index="299" name ="PCIe_EndPoint_rx0_n" loc="AD7"/>
  <pin index="300" name ="PCIe_EndPoint_rx1_n" loc="AE5"/>
  <pin index="301" name ="PCIe_EndPoint_rx2_n" loc="AF7"/>
  <pin index="302" name ="PCIe_EndPoint_rx3_n" loc="AG5"/>
  <pin index="303" name ="PCIe_EndPoint_rx4_n" loc="AH7"/>
  <pin index="304" name ="PCIe_EndPoint_rx5_n" loc="Aj5"/>
  <pin index="305" name ="PCIe_EndPoint_rx6_n" loc="AK7"/>
  <pin index="306" name ="PCIe_EndPoint_rx7_n" loc="AL5"/>  
  <pin index="307" name ="PCIe_EndPoint_rx8_n" loc="AM7"/>
  <pin index="308" name ="PCIe_EndPoint_rx9_n" loc="AN5"/>
  <pin index="309" name ="PCIe_EndPoint_rx10_n" loc="AP7"/>
  <pin index="310" name ="PCIe_EndPoint_rx11_n" loc="AR5"/>
  <pin index="311" name ="PCIe_EndPoint_rx12_n" loc="AT7"/>
  <pin index="312" name ="PCIe_EndPoint_rx13_n" loc="AU5"/>
  <pin index="313" name ="PCIe_EndPoint_rx14_n" loc="AW5"/>
  <pin index="314" name ="PCIe_EndPoint_rx15_n" loc="AY3"/>  
  
  <pin index="315" name ="PCIe_EndPoint_rx0_p" loc="AD8"/>
  <pin index="316" name ="PCIe_EndPoint_rx1_p" loc="AE6"/>
  <pin index="317" name ="PCIe_EndPoint_rx2_p" loc="AF8"/>
  <pin index="318" name ="PCIe_EndPoint_rx3_p" loc="AG6"/>
  <pin index="319" name ="PCIe_EndPoint_rx4_p" loc="AH8"/>
  <pin index="320" name ="PCIe_EndPoint_rx5_p" loc="Aj6"/>
  <pin index="321" name ="PCIe_EndPoint_rx6_p" loc="AK8"/>
  <pin index="322" name ="PCIe_EndPoint_rx7_p" loc="AL6"/> 
  <pin index="323" name ="PCIe_EndPoint_rx8_p" loc="AM8"/>
  <pin index="324" name ="PCIe_EndPoint_rx9_p" loc="AN6"/>
  <pin index="325" name ="PCIe_EndPoint_rx10_p" loc="AP8"/>
  <pin index="326" name ="PCIe_EndPoint_rx11_p" loc="AR6"/>
  <pin index="327" name ="PCIe_EndPoint_rx12_p" loc="AT8"/>
  <pin index="328" name ="PCIe_EndPoint_rx13_p" loc="AU6"/>
  <pin index="329" name ="PCIe_EndPoint_rx14_p" loc="AW6"/>
  <pin index="330" name ="PCIe_EndPoint_rx15_p" loc="AY4"/> 

  
  <pin index="331" name ="PCIe_EndPoint_tx0_n"  loc="AE1"/>
  <pin index="332" name ="PCIe_EndPoint_tx1_n"  loc="AF3"/>
  <pin index="333" name ="PCIe_EndPoint_tx2_n"  loc="AG1"/>
  <pin index="334" name ="PCIe_EndPoint_tx3_n"  loc="AH3"/>
  <pin index="335" name ="PCIe_EndPoint_tx4_n"  loc="AJ1"/>
  <pin index="336" name ="PCIe_EndPoint_tx5_n"  loc="AK3"/>
  <pin index="337" name ="PCIe_EndPoint_tx6_n"  loc="AL1"/>
  <pin index="338" name ="PCIe_EndPoint_tx7_n"  loc="AM3"/>  
  <pin index="339" name ="PCIe_EndPoint_tx8_n"  loc="AN1"/>
  <pin index="340" name ="PCIe_EndPoint_tx9_n"  loc="AP3"/>
  <pin index="341" name ="PCIe_EndPoint_tx10_n" loc="AR1"/>
  <pin index="342" name ="PCIe_EndPoint_tx11_n" loc="AT3"/>
  <pin index="343" name ="PCIe_EndPoint_tx12_n" loc="AU1"/>
  <pin index="344" name ="PCIe_EndPoint_tx13_n" loc="AV3"/>
  <pin index="345" name ="PCIe_EndPoint_tx14_n" loc="AW1"/>
  <pin index="346" name ="PCIe_EndPoint_tx15_n" loc="BA1"/>  
  
  <pin index="347" name ="PCIe_EndPoint_tx0_p"  loc="AE2"/>
  <pin index="348" name ="PCIe_EndPoint_tx1_p"  loc="AF4"/>
  <pin index="349" name ="PCIe_EndPoint_tx2_p"  loc="AG2"/>
  <pin index="350" name ="PCIe_EndPoint_tx3_p"  loc="AH4"/>
  <pin index="351" name ="PCIe_EndPoint_tx4_p"  loc="AJ2"/>
  <pin index="352" name ="PCIe_EndPoint_tx5_p"  loc="AK4"/>
  <pin index="353" name ="PCIe_EndPoint_tx6_p"  loc="AL2"/>
  <pin index="354" name ="PCIe_EndPoint_tx7_p"  loc="AM4"/> 
  <pin index="355" name ="PCIe_EndPoint_tx8_p"  loc="AN2"/>
  <pin index="356" name ="PCIe_EndPoint_tx9_p"  loc="AP4"/>
  <pin index="357" name ="PCIe_EndPoint_tx10_p" loc="AR2"/>
  <pin index="358" name ="PCIe_EndPoint_tx11_p" loc="AT4"/>
  <pin index="359" name ="PCIe_EndPoint_tx12_p" loc="AU2"/>
  <pin index="360" name ="PCIe_EndPoint_tx13_p" loc="AV4"/>
  <pin index="361" name ="PCIe_EndPoint_tx14_p" loc="AW2"/>
  <pin index="362" name ="PCIe_EndPoint_tx15_p" loc="BA2"/> 

  <pin index="363" name ="CPU_RESET" iostandard="LVCMOS33" loc="B6"/>	

  <pin index="364" name ="gth_ep_x16_clk_n" loc="AH11"/>
  <pin index="365" name ="gth_ep_x16_clk_p" loc="AH12"/>
  <pin index="366" name ="qsfp0_resetn" iostandard="LVCMOS33" loc="C11"/>
  <pin index="367" name ="qsfp0_modseln" iostandard="LVCMOS33" loc="A10"/>
  <pin index="368" name ="qsfp0_intod" iostandard="LVCMOS33" loc="A9"/>
  <pin index="369" name ="qsfp0_modprs" iostandard="LVCMOS33" loc="B10"/>
  <pin index="370" name ="qsfp0_lpmode" iostandard="LVCMOS33" loc="D11"/>


  <pin index="371" name ="qsfp1_resetn" iostandard="LVCMOS33" loc="H14"/>
  <pin index="372" name ="qsfp1_modseln" iostandard="LVCMOS33" loc="H10"/>
  <pin index="373" name ="qsfp1_intod" iostandard="LVCMOS33" loc="J11"/>
  <pin index="374" name ="qsfp1_modprs" iostandard="LVCMOS33" loc="H13"/>
  <pin index="375" name ="qsfp1_lpmode" iostandard="LVCMOS33" loc="G13"/>





   

	</pins>
</part_info>