
*** Running vivado
    with args -log top_module.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source top_module.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 463.312 ; gain = 183.965
Command: read_checkpoint -auto_incremental -incremental {E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/utils_1/imports/synth_1/top_module.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/utils_1/imports/synth_1/top_module.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_module -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28988
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1318.875 ; gain = 440.766
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/top_module.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mips' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mips.sv:1]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/control_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'main_decoder' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/main_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'main_decoder' (0#1) [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/main_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu_decoder' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/alu_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'alu_decoder' (0#1) [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/alu_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (0#1) [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/control_unit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'datapath' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/datapath.sv:1]
INFO: [Synth 8-6157] synthesizing module 'flopenr' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/flopenr.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flopenr' (0#1) [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/flopenr.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux2' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux2.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux2.sv:1]
INFO: [Synth 8-6157] synthesizing module 'register_file' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/register_file.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (0#1) [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/register_file.sv:1]
WARNING: [Synth 8-689] width (32) of port connection 'writeAddress' does not match port width (5) of module 'register_file' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/datapath.sv:31]
INFO: [Synth 8-6157] synthesizing module 'sign_extend' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/sign_extend.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sign_extend' (0#1) [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/sign_extend.sv:1]
INFO: [Synth 8-6157] synthesizing module 'shift_left2' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/shift_left2.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'shift_left2' (0#1) [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/shift_left2.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux4' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux4.sv:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux4' (0#1) [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux4.sv:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/alu.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/alu.sv:1]
WARNING: [Synth 8-689] width (28) of port connection 'y' does not match port width (32) of module 'shift_left2' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/datapath.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/datapath.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'mips' (0#1) [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mips.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory_decoder' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/memory_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'memory' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/memory.sv:1]
INFO: [Synth 8-3876] $readmem data file 'iotest.dat' is read successfully [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/memory.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/memory.sv:1]
INFO: [Synth 8-6157] synthesizing module 'IO' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/IO.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'IO' (0#1) [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/IO.sv:1]
INFO: [Synth 8-6157] synthesizing module 'mux7seg' [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux7seg.sv:1]
INFO: [Synth 8-226] default block is never used [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux7seg.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'mux7seg' (0#1) [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/mux7seg.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'memory_decoder' (0#1) [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/memory_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (0#1) [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/top_module.sv:1]
WARNING: [Synth 8-6014] Unused sequential element switch1_reg was removed.  [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/sources_1/new/IO.sv:21]
WARNING: [Synth 8-7129] Port pWriteData[31] in module IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port pWriteData[30] in module IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port pWriteData[29] in module IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port pWriteData[28] in module IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port pWriteData[27] in module IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port pWriteData[26] in module IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port pWriteData[25] in module IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port pWriteData[24] in module IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port pWriteData[23] in module IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port pWriteData[22] in module IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port pWriteData[21] in module IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port pWriteData[20] in module IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port pWriteData[19] in module IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port pWriteData[18] in module IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port pWriteData[17] in module IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port pWriteData[16] in module IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port pWriteData[15] in module IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port pWriteData[14] in module IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port pWriteData[13] in module IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port pWriteData[12] in module IO is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[1] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[0] in module memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[31] in module shift_left2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[30] in module shift_left2 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1426.727 ; gain = 548.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1426.727 ; gain = 548.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1426.727 ; gain = 548.617
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1426.727 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/constrs_1/new/multi_cycle_processor.xdc]
Finished Parsing XDC File [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/constrs_1/new/multi_cycle_processor.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.srcs/constrs_1/new/multi_cycle_processor.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1522.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1522.121 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1522.121 ; gain = 644.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1522.121 ; gain = 644.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1522.121 ; gain = 644.012
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'main_decoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   FETCH |                  000000000000001 |                             0000
                  DECODE |                  000000000000010 |                             0001
                  MEMADR |                  000000000000100 |                             0010
                   MEMRD |                  000000000001000 |                             0011
                   MEMWB |                  000000000010000 |                             0100
                   MEMWR |                  000000000100000 |                             0101
                 RTYPEEX |                  000000001000000 |                             0110
                 RTYPEWB |                  000000010000000 |                             0111
                   BEQEX |                  000000100000000 |                             1000
                   BNEEX |                  000001000000000 |                             1100
                  ADDIEX |                  000010000000000 |                             1001
                  ANDIEX |                  000100000000000 |                             1101
                   ORIEX |                  001000000000000 |                             1110
                  ADDIWB |                  010000000000000 |                             1010
                     JEX |                  100000000000000 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'main_decoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1522.121 ; gain = 644.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               12 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   4 Input   32 Bit        Muxes := 2     
	  15 Input   17 Bit        Muxes := 1     
	  15 Input   15 Bit        Muxes := 1     
	  10 Input   15 Bit        Muxes := 1     
	   3 Input   15 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	  17 Input    7 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1522.121 ; gain = 644.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------+-----------+----------------------+----------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------+-----------+----------------------+----------------+
|top_module  | mips/dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 12    | 
|top_module  | memd/mem/RAM_reg  | Implied   | 64 x 32              | RAM64X1S x 32  | 
+------------+-------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 1522.121 ; gain = 644.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1522.121 ; gain = 644.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------------+-----------+----------------------+----------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives     | 
+------------+-------------------+-----------+----------------------+----------------+
|top_module  | mips/dp/rf/rf_reg | Implied   | 32 x 32              | RAM32M x 12    | 
|top_module  | memd/mem/RAM_reg  | Implied   | 64 x 32              | RAM64X1S x 32  | 
+------------+-------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1522.121 ; gain = 644.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1522.121 ; gain = 644.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1522.121 ; gain = 644.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1522.121 ; gain = 644.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1522.121 ; gain = 644.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1522.121 ; gain = 644.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1522.121 ; gain = 644.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    25|
|3     |LUT1     |     1|
|4     |LUT2     |     6|
|5     |LUT3     |    78|
|6     |LUT4     |    57|
|7     |LUT5     |   116|
|8     |LUT6     |   245|
|9     |MUXF7    |     1|
|10    |RAM32M   |    10|
|11    |RAM32X1D |     4|
|12    |RAM64X1S |    32|
|13    |FDCE     |   226|
|14    |FDPE     |     1|
|15    |FDRE     |    26|
|16    |IBUF     |    20|
|17    |OBUF     |    15|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1522.121 ; gain = 644.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 1522.121 ; gain = 548.617
Synthesis Optimization Complete : Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1522.121 ; gain = 644.012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1522.121 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 72 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1522.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

系统找不到指定的路径。
Synth Design complete | Checksum: f1c65084
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 28 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1522.121 ; gain = 1055.840
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1522.121 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/FDU/IIII/Computer Organization and Architecture/Lab3/Lab3.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun May 26 17:24:40 2024...
