
object.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 23 50 80  	csrr	t1, 2053
80000020: f3 23 60 80  	csrr	t2, 2054
80000024: 13 0e 00 40  	li	t3, 1024
80000028: 33 03 c3 03  	mul	t1, t1, t3
8000002c: 33 01 73 00  	add	sp, t1, t2
80000030: 13 02 00 00  	li	tp, 0
80000034: 73 2f 10 80  	csrr	t5, 2049
80000038: 13 0e 00 40  	li	t3, 1024
8000003c: 33 0f cf 03  	mul	t5, t5, t3
80000040: 33 84 e3 01  	add	s0, t2, t5

80000044 <.Lpcrel_hi1>:
80000044: 17 35 00 00  	auipc	a0, 3
80000048: 13 05 45 fc  	addi	a0, a0, -60

8000004c <.Lpcrel_hi2>:
8000004c: 17 36 00 00  	auipc	a2, 3
80000050: 13 06 c6 fb  	addi	a2, a2, -68
80000054: 63 08 c5 00  	beq	a0, a2, 0x80000064 <.Ltmp0>

80000058 <.Ltmp1>:
80000058: 23 20 05 00  	sw	zero, 0(a0)
8000005c: 13 05 45 00  	addi	a0, a0, 4
80000060: e3 6c c5 fe  	bltu	a0, a2, 0x80000058 <.Ltmp1>

80000064 <.Ltmp0>:
80000064: f3 22 30 80  	csrr	t0, 2051
80000068: 03 a3 02 00  	lw	t1, 0(t0)
8000006c: 03 a5 42 00  	lw	a0, 4(t0)
80000070: 83 a3 02 03  	lw	t2, 48(t0)
80000074: 03 ae 42 03  	lw	t3, 52(t0)

80000078 <.Lpcrel_hi3>:
80000078: 97 3e 00 00  	auipc	t4, 3
8000007c: 93 8e 8e f8  	addi	t4, t4, -120

80000080 <.Lpcrel_hi4>:
80000080: 17 3f 00 00  	auipc	t5, 3
80000084: 13 0f 4f f8  	addi	t5, t5, -124
80000088: 23 a0 7e 00  	sw	t2, 0(t4)
8000008c: 23 20 cf 01  	sw	t3, 0(t5)

80000090 <.Lpcrel_hi5>:
80000090: 97 0f 00 00  	auipc	t6, 0
80000094: 93 8f 8f 01  	addi	t6, t6, 24
80000098: 73 90 5f 30  	csrw	mtvec, t6
8000009c: e7 00 03 00  	jalr	t1
800000a0: 0b 40 00 00  	endprg	x0, x0, x0
800000a4: 6f 00 40 00  	j	0x800000a8 <spike_end>

800000a8 <spike_end>:
800000a8: 13 03 10 00  	li	t1, 1

800000ac <.Lpcrel_hi6>:
800000ac: 97 12 00 00  	auipc	t0, 1
800000b0: 93 82 42 f5  	addi	t0, t0, -172
800000b4: 23 a0 62 00  	sw	t1, 0(t0)

800000b8 <findK>:
800000b8: 13 01 c1 01  	addi	sp, sp, 28
800000bc: 13 02 42 00  	addi	tp, tp, 4
800000c0: 0b 20 10 00  	regext	zero, zero, 1
800000c4: 57 40 02 5e  	vmv.v.x	v0, tp
800000c8: 23 22 11 fe  	sw	ra, -28(sp)
800000cc: 0b 20 80 04  	regext	zero, zero, 72
800000d0: 2b 2e 10 fe  	vsw.v	v1, -4(v0)
800000d4: 83 22 45 02  	lw	t0, 36(a0)
800000d8: 23 2c 51 fe  	sw	t0, -8(sp)
800000dc: 83 22 c5 01  	lw	t0, 28(a0)
800000e0: 23 2a 51 fe  	sw	t0, -12(sp)
800000e4: 83 22 85 00  	lw	t0, 8(a0)
800000e8: 23 28 51 fe  	sw	t0, -16(sp)
800000ec: 83 22 05 00  	lw	t0, 0(a0)
800000f0: 23 26 51 fe  	sw	t0, -20(sp)
800000f4: 23 2e a1 fe  	sw	a0, -4(sp)
800000f8: 83 22 45 00  	lw	t0, 4(a0)
800000fc: 23 24 51 fe  	sw	t0, -24(sp)
80000100: 57 40 00 5e  	vmv.v.x	v0, zero
80000104: ef 00 40 29  	jal	0x80000398 <_Z12get_local_idj>
80000108: 0b 20 10 00  	regext	zero, zero, 1
8000010c: d7 40 00 02  	vadd.vx	v1, v0, zero
80000110: 57 40 00 5e  	vmv.v.x	v0, zero
80000114: ef 00 80 21  	jal	0x8000032c <_Z12get_group_idj>
80000118: 83 25 81 fe  	lw	a1, -24(sp)
8000011c: 63 88 05 00  	beqz	a1, 0x8000012c <.LBB0_2>
80000120: 93 a2 05 00  	slti	t0, a1, 0
80000124: 03 25 c1 fe  	lw	a0, -20(sp)
80000128: 6f 00 c0 00  	j	0x80000134 <.LBB0_3>

8000012c <.LBB0_2>:
8000012c: 03 25 c1 fe  	lw	a0, -20(sp)
80000130: 93 32 15 00  	seqz	t0, a0

80000134 <.LBB0_3>:
80000134: 03 23 81 ff  	lw	t1, -8(sp)
80000138: d7 41 03 5e  	vmv.v.x	v3, t1
8000013c: 03 23 41 ff  	lw	t1, -12(sp)
80000140: 57 42 03 5e  	vmv.v.x	v4, t1
80000144: 03 23 01 ff  	lw	t1, -16(sp)
80000148: d7 40 03 5e  	vmv.v.x	v1, t1
8000014c: d7 b2 01 96  	vsll.vi	v5, v0, 3
80000150: 57 30 01 96  	vsll.vi	v0, v0, 2
80000154: 0b 20 00 04  	regext	zero, zero, 64
80000158: 57 31 11 96  	vsll.vi	v2, v1, 2
8000015c: 83 24 c1 ff  	lw	s1, -4(sp)
80000160: 63 90 02 14  	bnez	t0, 0x800002a0 <.LBB0_18>
80000164: 83 a2 44 01  	lw	t0, 20(s1)
80000168: 03 a3 04 01  	lw	t1, 16(s1)
8000016c: 83 a3 04 02  	lw	t2, 32(s1)
80000170: 57 c3 02 5e  	vmv.v.x	v6, t0
80000174: d7 43 03 5e  	vmv.v.x	v7, t1
80000178: 57 c4 05 5e  	vmv.v.x	v8, a1
8000017c: d7 44 05 5e  	vmv.v.x	v9, a0
80000180: 57 c6 03 5e  	vmv.v.x	v12, t2
80000184: 57 85 42 02  	vadd.vv	v10, v4, v5
80000188: d7 05 30 02  	vadd.vv	v11, v3, v0
8000018c: 0b 20 00 04  	regext	zero, zero, 64
80000190: d7 b6 10 02  	vadd.vi	v13, v1, 1
80000194: 57 86 c2 02  	vadd.vv	v12, v12, v5
80000198: 93 02 10 00  	li	t0, 1
8000019c: 93 03 40 21  	li	t2, 532
800001a0: d7 36 d1 96  	vsll.vi	v13, v13, 2
800001a4: 6f 00 40 02  	j	0x800001c8 <.LBB0_7>

800001a8 <.LBB0_5>:
800001a8: 57 47 00 5e  	vmv.v.x	v14, zero
800001ac: 57 07 e4 6e  	vmslt.vv	v14, v14, v8

800001b0 <.LBB0_6>:
800001b0: 5b 20 00 00  	join	zero, zero, 0
800001b4: d7 47 00 5e  	vmv.v.x	v15, zero
800001b8: 93 82 12 00  	addi	t0, t0, 1

800001bc <.Lpcrel_hi0>:
800001bc: 17 03 00 00  	auipc	t1, 0
800001c0: 5b 30 43 0e  	setrpc	zero, t1, 228
800001c4: 5b 8e e7 0c  	vbeq	v14, v15, 0x800002a0 <.LBB0_18>

800001c8 <.LBB0_7>:
800001c8: 7b 27 05 00  	vlw12.v	v14, 0(v10)
800001cc: d7 47 e0 02  	vadd.vx	v15, v14, zero
800001d0: d7 e7 13 a6  	vmadd.vx	v15, t2, v1
800001d4: d7 07 f1 02  	vadd.vv	v15, v15, v2
800001d8: 7b a8 87 10  	vlw12.v	v16, 264(v15)
800001dc: fb a7 05 00  	vlw12.v	v15, 0(v11)

800001e0 <.Lpcrel_hi1>:
800001e0: 17 03 00 00  	auipc	t1, 0
800001e4: 5b 30 03 07  	setrpc	zero, t1, 112
800001e8: 5b 44 f8 06  	vblt	v15, v16, 0x80000250 <.LBB0_14>
800001ec: 57 e7 13 a6  	vmadd.vx	v14, t2, v1
800001f0: 57 87 e6 02  	vadd.vv	v14, v14, v13
800001f4: 7b 27 87 10  	vlw12.v	v14, 264(v14)

800001f8 <.Lpcrel_hi2>:
800001f8: 17 03 00 00  	auipc	t1, 0
800001fc: 5b 30 83 05  	setrpc	zero, t1, 88
80000200: 5b 58 f7 04  	vbge	v15, v14, 0x80000250 <.LBB0_14>
80000204: 7b 27 06 00  	vlw12.v	v14, 0(v12)
80000208: 57 e7 13 a6  	vmadd.vx	v14, t2, v1
8000020c: 57 07 e1 02  	vadd.vv	v14, v14, v2
80000210: 7b 27 47 00  	vlw12.v	v14, 4(v14)
80000214: d7 b7 ef a6  	vsra.vi	v15, v14, 31

80000218 <.Lpcrel_hi3>:
80000218: 17 03 00 00  	auipc	t1, 0
8000021c: 5b 30 83 01  	setrpc	zero, t1, 24
80000220: 5b 06 f3 00  	vbeq	v15, v6, 0x8000022c <.LBB0_11>
80000224: 57 08 f3 6e  	vmslt.vv	v16, v15, v6
80000228: 6f 00 80 00  	j	0x80000230 <.LBB0_12>

8000022c <.LBB0_11>:
8000022c: 57 88 e3 6a  	vmsltu.vv	v16, v14, v7

80000230 <.LBB0_12>:
80000230: 5b 20 00 00  	join	zero, zero, 0
80000234: 57 b8 00 2f  	vxor.vi	v16, v16, 1
80000238: d7 48 00 5e  	vmv.v.x	v17, zero

8000023c <.Lpcrel_hi4>:
8000023c: 17 03 00 00  	auipc	t1, 0
80000240: 5b 30 43 01  	setrpc	zero, t1, 20
80000244: 5b 96 08 01  	vbne	v16, v17, 0x80000250 <.LBB0_14>
80000248: 7b 60 e6 00  	vsw12.v	v14, 0(v12)
8000024c: 7b 62 f6 00  	vsw12.v	v15, 4(v12)

80000250 <.LBB0_14>:
80000250: 5b 20 00 00  	join	zero, zero, 0
80000254: 57 47 00 5e  	vmv.v.x	v14, zero
80000258: 0b c0 00 04  	barrier	x0, x0, 1

8000025c <.Lpcrel_hi5>:
8000025c: 17 03 00 00  	auipc	t1, 0
80000260: 5b 30 03 02  	setrpc	zero, t1, 32
80000264: 0b 20 00 04  	regext	zero, zero, 64
80000268: 5b 1a 17 00  	vbne	v1, v14, 0x8000027c <.LBB0_16>
8000026c: 7b 27 06 00  	vlw12.v	v14, 0(v12)
80000270: fb 27 46 00  	vlw12.v	v15, 4(v12)
80000274: 7b 60 e5 00  	vsw12.v	v14, 0(v10)
80000278: 7b 62 f5 00  	vsw12.v	v15, 4(v10)

8000027c <.LBB0_16>:
8000027c: 5b 20 00 00  	join	zero, zero, 0
80000280: 57 47 00 5e  	vmv.v.x	v14, zero
80000284: 0b c0 00 04  	barrier	x0, x0, 1

80000288 <.Lpcrel_hi6>:
80000288: 17 03 00 00  	auipc	t1, 0
8000028c: 5b 30 83 f2  	setrpc	zero, t1, -216
80000290: db 1c 87 f0  	vbne	v8, v14, 0x800001a8 <.LBB0_5>
80000294: 57 c7 02 5e  	vmv.v.x	v14, t0
80000298: 57 87 e4 6a  	vmsltu.vv	v14, v14, v9
8000029c: 6f f0 5f f1  	j	0x800001b0 <.LBB0_6>

800002a0 <.LBB0_18>:
800002a0: 5b 20 00 00  	join	zero, zero, 0
800002a4: 57 82 42 02  	vadd.vv	v4, v4, v5
800002a8: 7b 22 02 00  	vlw12.v	v4, 0(v4)
800002ac: 93 02 40 21  	li	t0, 532
800002b0: d7 42 40 02  	vadd.vx	v5, v4, zero
800002b4: d7 e2 12 a6  	vmadd.vx	v5, t0, v1
800002b8: d7 02 51 02  	vadd.vv	v5, v5, v2
800002bc: fb a2 82 10  	vlw12.v	v5, 264(v5)
800002c0: d7 01 30 02  	vadd.vv	v3, v3, v0
800002c4: fb a1 01 00  	vlw12.v	v3, 0(v3)

800002c8 <.Lpcrel_hi7>:
800002c8: 17 03 00 00  	auipc	t1, 0
800002cc: 5b 30 03 04  	setrpc	zero, t1, 64
800002d0: 5b 9c 51 02  	vbne	v5, v3, 0x80000308 <.LBB0_20>
800002d4: 83 a2 84 02  	lw	t0, 40(s1)
800002d8: 03 a3 84 01  	lw	t1, 24(s1)
800002dc: 93 03 40 21  	li	t2, 532
800002e0: 57 e2 13 a6  	vmadd.vx	v4, t2, v1
800002e4: d7 00 41 02  	vadd.vv	v1, v4, v2
800002e8: fb a0 40 00  	vlw12.v	v1, 4(v1)
800002ec: 57 c1 02 5e  	vmv.v.x	v2, t0
800002f0: d7 41 03 5e  	vmv.v.x	v3, t1
800002f4: d7 30 11 96  	vsll.vi	v1, v1, 2
800002f8: d7 80 30 02  	vadd.vv	v1, v3, v1
800002fc: fb a0 00 00  	vlw12.v	v1, 0(v1)
80000300: 57 00 20 02  	vadd.vv	v0, v2, v0
80000304: 7b 60 10 00  	vsw12.v	v1, 0(v0)

80000308 <.LBB0_20>:
80000308: 5b 20 00 00  	join	zero, zero, 0
8000030c: 83 20 41 fe  	lw	ra, -28(sp)
80000310: 0b 20 90 00  	regext	zero, zero, 9
80000314: ab 20 c0 7f  	vlw.v	v1, -4(v0)
80000318: 13 01 41 fe  	addi	sp, sp, -28
8000031c: 13 02 c2 ff  	addi	tp, tp, -4
80000320: 0b 20 10 00  	regext	zero, zero, 1
80000324: 57 40 02 5e  	vmv.v.x	v0, tp
80000328: 67 80 00 00  	ret

8000032c <_Z12get_group_idj>:
8000032c: 13 01 41 00  	addi	sp, sp, 4
80000330: 23 2e 11 fe  	sw	ra, -4(sp)
80000334: 93 02 20 00  	li	t0, 2
80000338: d7 c0 02 5e  	vmv.v.x	v1, t0

8000033c <.Lpcrel_hi0>:
8000033c: 17 03 00 00  	auipc	t1, 0
80000340: 5b 30 c3 04  	setrpc	zero, t1, 76
80000344: 5b 88 00 02  	vbeq	v0, v1, 0x80000374 <.LBB0_4>
80000348: 93 02 10 00  	li	t0, 1
8000034c: d7 c0 02 5e  	vmv.v.x	v1, t0

80000350 <.Lpcrel_hi1>:
80000350: 17 03 00 00  	auipc	t1, 0
80000354: 5b 30 83 03  	setrpc	zero, t1, 56
80000358: 5b 82 00 02  	vbeq	v0, v1, 0x8000037c <.LBB0_5>
8000035c: d7 40 00 5e  	vmv.v.x	v1, zero

80000360 <.Lpcrel_hi2>:
80000360: 17 03 00 00  	auipc	t1, 0
80000364: 5b 30 83 02  	setrpc	zero, t1, 40
80000368: 5b 9e 00 00  	vbne	v0, v1, 0x80000384 <.LBB0_6>
8000036c: ef 00 c0 10  	jal	0x80000478 <__builtin_riscv_workgroup_id_x>
80000370: 6f 00 80 01  	j	0x80000388 <.LBB0_7>

80000374 <.LBB0_4>:
80000374: ef 00 c0 11  	jal	0x80000490 <__builtin_riscv_workgroup_id_z>
80000378: 6f 00 00 01  	j	0x80000388 <.LBB0_7>

8000037c <.LBB0_5>:
8000037c: ef 00 80 10  	jal	0x80000484 <__builtin_riscv_workgroup_id_y>
80000380: 6f 00 80 00  	j	0x80000388 <.LBB0_7>

80000384 <.LBB0_6>:
80000384: 57 40 00 5e  	vmv.v.x	v0, zero

80000388 <.LBB0_7>:
80000388: 5b 20 00 00  	join	zero, zero, 0
8000038c: 83 20 c1 ff  	lw	ra, -4(sp)
80000390: 13 01 c1 ff  	addi	sp, sp, -4
80000394: 67 80 00 00  	ret

80000398 <_Z12get_local_idj>:
80000398: 13 01 41 00  	addi	sp, sp, 4
8000039c: 23 2e 11 fe  	sw	ra, -4(sp)
800003a0: 93 02 20 00  	li	t0, 2
800003a4: d7 c0 02 5e  	vmv.v.x	v1, t0

800003a8 <.Lpcrel_hi0>:
800003a8: 17 03 00 00  	auipc	t1, 0
800003ac: 5b 30 c3 04  	setrpc	zero, t1, 76
800003b0: 5b 88 00 02  	vbeq	v0, v1, 0x800003e0 <.LBB0_4>
800003b4: 93 02 10 00  	li	t0, 1
800003b8: d7 c0 02 5e  	vmv.v.x	v1, t0

800003bc <.Lpcrel_hi1>:
800003bc: 17 03 00 00  	auipc	t1, 0
800003c0: 5b 30 83 03  	setrpc	zero, t1, 56
800003c4: 5b 82 00 02  	vbeq	v0, v1, 0x800003e8 <.LBB0_5>
800003c8: d7 40 00 5e  	vmv.v.x	v1, zero

800003cc <.Lpcrel_hi2>:
800003cc: 17 03 00 00  	auipc	t1, 0
800003d0: 5b 30 83 02  	setrpc	zero, t1, 40
800003d4: 5b 9e 00 00  	vbne	v0, v1, 0x800003f0 <.LBB0_6>
800003d8: ef 00 40 0c  	jal	0x8000049c <__builtin_riscv_workitem_id_x>
800003dc: 6f 00 80 01  	j	0x800003f4 <.LBB0_7>

800003e0 <.LBB0_4>:
800003e0: ef 00 40 14  	jal	0x80000524 <__builtin_riscv_workitem_id_z>
800003e4: 6f 00 00 01  	j	0x800003f4 <.LBB0_7>

800003e8 <.LBB0_5>:
800003e8: ef 00 40 0e  	jal	0x800004cc <__builtin_riscv_workitem_id_y>
800003ec: 6f 00 80 00  	j	0x800003f4 <.LBB0_7>

800003f0 <.LBB0_6>:
800003f0: 57 40 00 5e  	vmv.v.x	v0, zero

800003f4 <.LBB0_7>:
800003f4: 5b 20 00 00  	join	zero, zero, 0
800003f8: 83 20 c1 ff  	lw	ra, -4(sp)
800003fc: 13 01 c1 ff  	addi	sp, sp, -4
80000400: 67 80 00 00  	ret

80000404 <__builtin_riscv_global_linear_id>:
80000404: 13 01 41 00  	addi	sp, sp, 4
80000408: 23 2e 11 fe  	sw	ra, -4(sp)
8000040c: f3 26 30 80  	csrr	a3, 2051
80000410: 83 a2 86 00  	lw	t0, 8(a3)
80000414: ef 00 40 16  	jal	0x80000578 <__builtin_riscv_global_id_x>
80000418: 83 ae 46 02  	lw	t4, 36(a3)
8000041c: d7 c2 0e 0a  	vsub.vx	v5, v0, t4
80000420: 13 0f 10 00  	li	t5, 1
80000424: 63 82 e2 05  	beq	t0, t5, 0x80000468 <.GLR>

80000428 <.GL_2DIM>:
80000428: ef 00 40 18  	jal	0x800005ac <__builtin_riscv_global_id_y>
8000042c: 83 af c6 00  	lw	t6, 12(a3)
80000430: 03 af 86 02  	lw	t5, 40(a3)
80000434: 57 43 0f 0a  	vsub.vx	v6, v0, t5
80000438: 57 e3 6f 96  	vmul.vx	v6, v6, t6
8000043c: d7 02 53 02  	vadd.vv	v5, v5, v6
80000440: 13 0f 20 00  	li	t5, 2
80000444: 63 82 e2 03  	beq	t0, t5, 0x80000468 <.GLR>

80000448 <.GL_3DIM>:
80000448: ef 00 40 19  	jal	0x800005dc <__builtin_riscv_global_id_z>
8000044c: 83 af c6 00  	lw	t6, 12(a3)
80000450: 03 a3 06 01  	lw	t1, 16(a3)
80000454: 03 af c6 02  	lw	t5, 44(a3)
80000458: 57 43 0f 0a  	vsub.vx	v6, v0, t5
8000045c: 57 e3 6f 96  	vmul.vx	v6, v6, t6
80000460: 57 63 63 96  	vmul.vx	v6, v6, t1
80000464: d7 02 53 02  	vadd.vv	v5, v5, v6

80000468 <.GLR>:
80000468: 57 40 50 02  	vadd.vx	v0, v5, zero
8000046c: 83 20 c1 ff  	lw	ra, -4(sp)
80000470: 13 01 c1 ff  	addi	sp, sp, -4
80000474: 67 80 00 00  	ret

80000478 <__builtin_riscv_workgroup_id_x>:
80000478: 73 25 80 80  	csrr	a0, 2056
8000047c: 57 40 05 5e  	vmv.v.x	v0, a0
80000480: 67 80 00 00  	ret

80000484 <__builtin_riscv_workgroup_id_y>:
80000484: 73 25 90 80  	csrr	a0, 2057
80000488: 57 40 05 5e  	vmv.v.x	v0, a0
8000048c: 67 80 00 00  	ret

80000490 <__builtin_riscv_workgroup_id_z>:
80000490: 73 25 a0 80  	csrr	a0, 2058
80000494: 57 40 05 5e  	vmv.v.x	v0, a0
80000498: 67 80 00 00  	ret

8000049c <__builtin_riscv_workitem_id_x>:
8000049c: 13 01 41 00  	addi	sp, sp, 4
800004a0: 23 2e 11 fe  	sw	ra, -4(sp)
800004a4: 73 25 30 80  	csrr	a0, 2051
800004a8: 83 22 85 00  	lw	t0, 8(a0)
800004ac: 73 23 00 80  	csrr	t1, 2048
800004b0: 57 a1 08 52  	vid.v	v2
800004b4: 57 40 23 02  	vadd.vx	v0, v2, t1
800004b8: 03 2e 85 01  	lw	t3, 24(a0)
800004bc: 57 60 0e 8a  	vremu.vx	v0, v0, t3
800004c0: 83 20 c1 ff  	lw	ra, -4(sp)
800004c4: 13 01 c1 ff  	addi	sp, sp, -4
800004c8: 67 80 00 00  	ret

800004cc <__builtin_riscv_workitem_id_y>:
800004cc: 13 01 41 00  	addi	sp, sp, 4
800004d0: 23 2e 11 fe  	sw	ra, -4(sp)
800004d4: 73 25 30 80  	csrr	a0, 2051
800004d8: 83 22 85 00  	lw	t0, 8(a0)
800004dc: 73 23 00 80  	csrr	t1, 2048
800004e0: 57 a1 08 52  	vid.v	v2
800004e4: 57 40 23 02  	vadd.vx	v0, v2, t1
800004e8: 03 2e 85 01  	lw	t3, 24(a0)
800004ec: 83 2e c5 01  	lw	t4, 28(a0)
800004f0: 33 8f ce 03  	mul	t5, t4, t3
800004f4: 57 60 0f 8a  	vremu.vx	v0, v0, t5
800004f8: 57 60 0e 82  	vdivu.vx	v0, v0, t3
800004fc: d7 c0 0e 5e  	vmv.v.x	v1, t4

80000500 <.hi2>:
80000500: 17 03 00 00  	auipc	t1, 0
80000504: 5b 30 43 01  	setrpc	zero, t1, 20
80000508: 5b c6 00 00  	vblt	v0, v1, 0x80000514 <.end2>
8000050c: 13 0f f0 ff  	li	t5, -1
80000510: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000514 <.end2>:
80000514: 5b 20 00 00  	join	zero, zero, 0
80000518: 83 20 c1 ff  	lw	ra, -4(sp)
8000051c: 13 01 c1 ff  	addi	sp, sp, -4
80000520: 67 80 00 00  	ret

80000524 <__builtin_riscv_workitem_id_z>:
80000524: 13 01 41 00  	addi	sp, sp, 4
80000528: 23 2e 11 fe  	sw	ra, -4(sp)
8000052c: 73 25 30 80  	csrr	a0, 2051
80000530: 73 23 00 80  	csrr	t1, 2048
80000534: 57 a1 08 52  	vid.v	v2
80000538: 57 40 23 02  	vadd.vx	v0, v2, t1
8000053c: 03 2e 85 01  	lw	t3, 24(a0)
80000540: 83 2e c5 01  	lw	t4, 28(a0)
80000544: 03 2f 05 02  	lw	t5, 32(a0)
80000548: b3 8e ce 03  	mul	t4, t4, t3
8000054c: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
80000550: d7 40 0f 5e  	vmv.v.x	v1, t5

80000554 <.hi3>:
80000554: 17 03 00 00  	auipc	t1, 0
80000558: 5b 30 43 01  	setrpc	zero, t1, 20
8000055c: 5b c6 00 00  	vblt	v0, v1, 0x80000568 <.end3>
80000560: 13 0f f0 ff  	li	t5, -1
80000564: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000568 <.end3>:
80000568: 5b 20 00 00  	join	zero, zero, 0
8000056c: 83 20 c1 ff  	lw	ra, -4(sp)
80000570: 13 01 c1 ff  	addi	sp, sp, -4
80000574: 67 80 00 00  	ret

80000578 <__builtin_riscv_global_id_x>:
80000578: 13 01 41 00  	addi	sp, sp, 4
8000057c: 23 2e 11 fe  	sw	ra, -4(sp)
80000580: ef f0 df f1  	jal	0x8000049c <__builtin_riscv_workitem_id_x>
80000584: 73 25 30 80  	csrr	a0, 2051
80000588: 73 23 80 80  	csrr	t1, 2056
8000058c: 03 2e 85 01  	lw	t3, 24(a0)
80000590: 83 2e 45 02  	lw	t4, 36(a0)
80000594: b3 0f c3 03  	mul	t6, t1, t3
80000598: b3 8f df 01  	add	t6, t6, t4
8000059c: 57 c0 0f 02  	vadd.vx	v0, v0, t6
800005a0: 83 20 c1 ff  	lw	ra, -4(sp)
800005a4: 13 01 c1 ff  	addi	sp, sp, -4
800005a8: 67 80 00 00  	ret

800005ac <__builtin_riscv_global_id_y>:
800005ac: 13 01 41 00  	addi	sp, sp, 4
800005b0: 23 2e 11 fe  	sw	ra, -4(sp)
800005b4: ef f0 9f f1  	jal	0x800004cc <__builtin_riscv_workitem_id_y>
800005b8: 73 23 90 80  	csrr	t1, 2057
800005bc: 83 23 c5 01  	lw	t2, 28(a0)
800005c0: 83 2e 85 02  	lw	t4, 40(a0)
800005c4: 33 0e 73 02  	mul	t3, t1, t2
800005c8: 33 0e de 01  	add	t3, t3, t4
800005cc: 57 40 0e 02  	vadd.vx	v0, v0, t3
800005d0: 83 20 c1 ff  	lw	ra, -4(sp)
800005d4: 13 01 c1 ff  	addi	sp, sp, -4
800005d8: 67 80 00 00  	ret

800005dc <__builtin_riscv_global_id_z>:
800005dc: 13 01 41 00  	addi	sp, sp, 4
800005e0: 23 2e 11 fe  	sw	ra, -4(sp)
800005e4: ef f0 1f f4  	jal	0x80000524 <__builtin_riscv_workitem_id_z>
800005e8: 73 25 30 80  	csrr	a0, 2051
800005ec: 73 23 a0 80  	csrr	t1, 2058
800005f0: 83 23 05 02  	lw	t2, 32(a0)
800005f4: 03 2e c5 02  	lw	t3, 44(a0)
800005f8: b3 83 63 02  	mul	t2, t2, t1
800005fc: b3 83 c3 01  	add	t2, t2, t3
80000600: 57 c0 03 02  	vadd.vx	v0, v0, t2
80000604: 83 20 c1 ff  	lw	ra, -4(sp)
80000608: 13 01 c1 ff  	addi	sp, sp, -4
8000060c: 67 80 00 00  	ret

80000610 <__builtin_riscv_local_size_x>:
80000610: 73 25 30 80  	csrr	a0, 2051
80000614: 83 22 85 01  	lw	t0, 24(a0)
80000618: 57 c0 02 5e  	vmv.v.x	v0, t0
8000061c: 67 80 00 00  	ret

80000620 <__builtin_riscv_local_size_y>:
80000620: 73 25 30 80  	csrr	a0, 2051
80000624: 83 22 c5 01  	lw	t0, 28(a0)
80000628: 57 c0 02 5e  	vmv.v.x	v0, t0
8000062c: 67 80 00 00  	ret

80000630 <__builtin_riscv_local_size_z>:
80000630: 73 25 30 80  	csrr	a0, 2051
80000634: 83 22 05 02  	lw	t0, 32(a0)
80000638: 57 c0 02 5e  	vmv.v.x	v0, t0
8000063c: 67 80 00 00  	ret

80000640 <__builtin_riscv_global_size_x>:
80000640: 73 25 30 80  	csrr	a0, 2051
80000644: 83 22 c5 00  	lw	t0, 12(a0)
80000648: 57 c0 02 5e  	vmv.v.x	v0, t0
8000064c: 67 80 00 00  	ret

80000650 <__builtin_riscv_global_size_y>:
80000650: 73 25 30 80  	csrr	a0, 2051
80000654: 83 22 05 01  	lw	t0, 16(a0)
80000658: 57 c0 02 5e  	vmv.v.x	v0, t0
8000065c: 67 80 00 00  	ret

80000660 <__builtin_riscv_global_size_z>:
80000660: 73 25 30 80  	csrr	a0, 2051
80000664: 83 22 45 01  	lw	t0, 20(a0)
80000668: 57 c0 02 5e  	vmv.v.x	v0, t0
8000066c: 67 80 00 00  	ret

80000670 <__builtin_riscv_global_offset_x>:
80000670: 73 25 30 80  	csrr	a0, 2051
80000674: 83 22 45 02  	lw	t0, 36(a0)
80000678: 57 c0 02 5e  	vmv.v.x	v0, t0
8000067c: 67 80 00 00  	ret

80000680 <__builtin_riscv_global_offset_y>:
80000680: 73 25 30 80  	csrr	a0, 2051
80000684: 83 22 85 02  	lw	t0, 40(a0)
80000688: 57 c0 02 5e  	vmv.v.x	v0, t0
8000068c: 67 80 00 00  	ret

80000690 <__builtin_riscv_global_offset_z>:
80000690: 73 25 30 80  	csrr	a0, 2051
80000694: 83 22 c5 02  	lw	t0, 44(a0)
80000698: 57 c0 02 5e  	vmv.v.x	v0, t0
8000069c: 67 80 00 00  	ret

800006a0 <__builtin_riscv_num_groups_x>:
800006a0: 73 25 30 80  	csrr	a0, 2051
800006a4: 03 23 c5 00  	lw	t1, 12(a0)
800006a8: 83 22 85 01  	lw	t0, 24(a0)
800006ac: 33 53 53 02  	divu	t1, t1, t0
800006b0: 57 40 03 5e  	vmv.v.x	v0, t1
800006b4: 67 80 00 00  	ret

800006b8 <__builtin_riscv_num_groups_y>:
800006b8: 73 25 30 80  	csrr	a0, 2051
800006bc: 03 23 05 01  	lw	t1, 16(a0)
800006c0: 83 22 c5 01  	lw	t0, 28(a0)
800006c4: 33 53 53 02  	divu	t1, t1, t0
800006c8: 57 40 03 5e  	vmv.v.x	v0, t1
800006cc: 67 80 00 00  	ret

800006d0 <__builtin_riscv_num_groups_z>:
800006d0: 73 25 30 80  	csrr	a0, 2051
800006d4: 03 23 45 01  	lw	t1, 20(a0)
800006d8: 83 23 05 02  	lw	t2, 32(a0)
800006dc: 33 53 73 02  	divu	t1, t1, t2
800006e0: 57 40 03 5e  	vmv.v.x	v0, t1
800006e4: 67 80 00 00  	ret

800006e8 <__builtin_riscv_work_dim>:
800006e8: 73 25 30 80  	csrr	a0, 2051
800006ec: 83 22 85 00  	lw	t0, 8(a0)
800006f0: 57 c0 02 5e  	vmv.v.x	v0, t0
800006f4: 67 80 00 00  	ret
