

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Fri Oct 12 22:57:00 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        baseline
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  130|  130|  130|  130|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  128|  128|         3|          1|          1|   127|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|     80|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       5|     10|
|Multiplexer      |        -|      -|       -|     81|
|Register         |        -|      -|      61|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      1|      66|    171|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |fir_mac_muladd_5sbkb_U1  |fir_mac_muladd_5sbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |   Module   | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |c_U       |fir_c       |        0|  5|  10|   128|    5|     1|          640|
    |regMem_U  |fir_regMem  |        1|  0|   0|   128|    8|     1|         1024|
    +----------+------------+---------+---+----+------+-----+------+-------------+
    |Total     |            |        1|  5|  10|   256|   13|     2|         1664|
    +----------+------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_133_p2            |     +    |      0|  0|  15|           7|           2|
    |sum_2_fu_183_p2          |     +    |      0|  0|  19|          19|          19|
    |tmp1_fu_177_p2           |     +    |      0|  0|  19|          19|          19|
    |tmp_fu_127_p2            |   icmp   |      0|  0|  11|           7|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   8|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   8|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|  80|          55|          44|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2     |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_108_p4  |   9|          2|    7|         14|
    |i_reg_104                   |   9|          2|    7|         14|
    |regMem_address0             |  15|          3|    7|         21|
    |sum_reg_115                 |   9|          2|   19|         38|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  81|         17|   43|         95|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                     |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2       |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_reg_209  |   1|   0|    1|          0|
    |c_load_reg_238                |   5|   0|    5|          0|
    |i_1_reg_213                   |   7|   0|    7|          0|
    |i_reg_104                     |   7|   0|    7|          0|
    |regMem_load_reg_233           |   8|   0|    8|          0|
    |sum_reg_115                   |  19|   0|   19|          0|
    |tmp_4_reg_223                 |   7|   0|   64|         57|
    |tmp_reg_209                   |   1|   0|    1|          0|
    +------------------------------+----+----+-----+-----------+
    |Total                         |  61|   0|  118|         57|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |    8|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

