module module_0 (
    input [id_1 : id_1] id_2,
    input logic id_3,
    input logic [id_2 : id_3] id_4,
    output id_5,
    output logic id_6,
    input logic [id_5 : id_1] id_7
);
  id_8 id_9 (
      .id_1(id_6),
      .id_4(id_7),
      .id_3(id_6),
      .id_5(id_6),
      .id_5(!id_5[1'b0 : id_2])
  );
  id_10 id_11 (
      .id_3((id_2)),
      .id_9(id_1),
      .id_1(id_3)
  );
  logic id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  output id_3;
  output id_2;
  input id_1;
  id_5 id_6 (
      .id_2(id_3),
      .id_1(id_3),
      .id_3(id_2)
  );
  id_7 id_8 (
      .id_1(1'b0),
      .id_3(id_6),
      .id_2(id_6)
  );
  id_9 id_10 (
      .id_6(id_8),
      .id_3(id_2),
      .id_1(1'b0),
      .id_4(1),
      .id_1(id_6)
  );
endmodule
