/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [8:0] _02_;
  reg [2:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [20:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [17:0] celloutsig_0_19z;
  wire [45:0] celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire [19:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [21:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [6:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire [20:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [11:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire [11:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_50z;
  wire celloutsig_0_56z;
  wire celloutsig_0_58z;
  wire [2:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_64z;
  wire celloutsig_0_66z;
  wire celloutsig_0_68z;
  wire [9:0] celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire celloutsig_0_76z;
  wire [3:0] celloutsig_0_78z;
  wire celloutsig_0_7z;
  wire celloutsig_0_80z;
  wire celloutsig_0_83z;
  wire celloutsig_0_87z;
  wire celloutsig_0_89z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_90z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [6:0] celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = !(celloutsig_0_21z[0] ? celloutsig_0_35z : celloutsig_0_10z[2]);
  assign celloutsig_0_47z = !(celloutsig_0_37z ? celloutsig_0_15z : celloutsig_0_15z);
  assign celloutsig_0_56z = !(_01_ ? celloutsig_0_39z : _00_);
  assign celloutsig_0_66z = !(celloutsig_0_50z[4] ? celloutsig_0_6z[3] : celloutsig_0_56z);
  assign celloutsig_0_76z = !(celloutsig_0_1z[12] ? celloutsig_0_5z[2] : celloutsig_0_68z);
  assign celloutsig_1_3z = !(celloutsig_1_2z ? celloutsig_1_0z[0] : in_data[171]);
  assign celloutsig_1_7z = !(celloutsig_1_0z[0] ? celloutsig_1_2z : celloutsig_1_2z);
  assign celloutsig_1_12z = !(celloutsig_1_10z ? celloutsig_1_1z[1] : celloutsig_1_1z[1]);
  assign celloutsig_0_16z = !(celloutsig_0_9z ? celloutsig_0_12z[6] : celloutsig_0_6z[4]);
  assign celloutsig_0_35z = !(celloutsig_0_2z ? celloutsig_0_20z[1] : celloutsig_0_5z[1]);
  assign celloutsig_0_4z = ~celloutsig_0_0z[1];
  assign celloutsig_0_7z = ~celloutsig_0_6z[3];
  assign celloutsig_1_17z = ~celloutsig_1_3z;
  assign celloutsig_0_32z = ~celloutsig_0_5z[2];
  reg [8:0] _17_;
  always_ff @(negedge clkin_data[32], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _17_ <= 9'h000;
    else _17_ <= in_data[83:75];
  assign { _02_[8:6], _00_, _01_, _02_[3:0] } = _17_;
  assign celloutsig_0_3z = celloutsig_0_1z[37:17] & { celloutsig_0_1z[42:23], celloutsig_0_2z };
  assign celloutsig_0_42z = { celloutsig_0_12z[2:1], celloutsig_0_39z } & celloutsig_0_3z[7:5];
  assign celloutsig_0_64z = { celloutsig_0_41z[8:4], celloutsig_0_58z } & celloutsig_0_12z[5:0];
  assign celloutsig_0_10z = { celloutsig_0_5z, celloutsig_0_4z } & { celloutsig_0_6z[4:2], celloutsig_0_2z };
  assign celloutsig_1_19z = { in_data[169:155], celloutsig_1_10z, celloutsig_1_18z } & { celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z } / { 1'h1, celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_0_12z = in_data[59:53] / { 1'h1, in_data[59:54] };
  assign celloutsig_0_13z = { celloutsig_0_12z[5:0], celloutsig_0_2z, celloutsig_0_8z } / { 1'h1, celloutsig_0_1z[6:4], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_14z = { celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_12z } / { 1'h1, in_data[56:38], celloutsig_0_11z };
  assign celloutsig_0_83z = { celloutsig_0_1z[10:8], celloutsig_0_80z, celloutsig_0_47z, celloutsig_0_16z, celloutsig_0_35z, celloutsig_0_80z, celloutsig_0_9z } >= { celloutsig_0_46z[7:0], celloutsig_0_8z };
  assign celloutsig_1_9z = { celloutsig_1_0z[1:0], celloutsig_1_2z } >= { in_data[135], celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_10z = { celloutsig_1_1z[3:2], celloutsig_1_2z } >= { celloutsig_1_0z[2], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_18z = { in_data[138:136], celloutsig_1_17z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_4z } >= in_data[159:149];
  assign celloutsig_0_15z = { celloutsig_0_3z[17:6], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_13z } >= { in_data[11], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_22z = { celloutsig_0_1z[22:6], celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z } >= { celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_13z };
  assign celloutsig_0_24z = { celloutsig_0_0z[1:0], celloutsig_0_22z, celloutsig_0_7z } >= celloutsig_0_21z[11:8];
  assign celloutsig_0_27z = { celloutsig_0_14z[18:4], celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_22z, celloutsig_0_6z[3], celloutsig_0_11z, celloutsig_0_8z } >= { celloutsig_0_1z[33:7], celloutsig_0_26z, celloutsig_0_8z };
  assign celloutsig_0_28z = { celloutsig_0_19z[17:9], celloutsig_0_27z } >= { celloutsig_0_22z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_6z[3], celloutsig_0_27z };
  assign celloutsig_0_58z = { celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_16z, _02_[8:6], _00_, _01_, _02_[3:0], celloutsig_0_9z, celloutsig_0_11z } > { celloutsig_0_12z[4], celloutsig_0_47z, celloutsig_0_41z };
  assign celloutsig_0_68z = { celloutsig_0_10z[2:0], celloutsig_0_42z, celloutsig_0_13z } > { celloutsig_0_64z, celloutsig_0_20z };
  assign celloutsig_0_8z = in_data[4:2] > celloutsig_0_1z[21:19];
  assign celloutsig_0_9z = { celloutsig_0_0z[2:1], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z } > { celloutsig_0_6z[6:5], celloutsig_0_3z };
  assign celloutsig_0_37z = { celloutsig_0_12z[3:0], celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_2z } || { celloutsig_0_21z, celloutsig_0_5z };
  assign celloutsig_0_43z = { celloutsig_0_38z, celloutsig_0_24z, celloutsig_0_11z, celloutsig_0_40z, celloutsig_0_0z, celloutsig_0_10z } || { celloutsig_0_6z[9:1], celloutsig_0_29z, celloutsig_0_26z };
  assign celloutsig_0_29z = { celloutsig_0_23z[19:5], celloutsig_0_6z, celloutsig_0_4z } || { celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_28z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_6z[3] };
  assign celloutsig_0_40z = celloutsig_0_26z & ~(celloutsig_0_33z);
  assign celloutsig_0_49z = celloutsig_0_11z & ~(celloutsig_0_8z);
  assign celloutsig_0_80z = celloutsig_0_66z & ~(celloutsig_0_43z);
  assign celloutsig_0_89z = celloutsig_0_10z[1] & ~(celloutsig_0_27z);
  assign celloutsig_0_17z = celloutsig_0_1z[23] & ~(celloutsig_0_11z);
  assign celloutsig_0_50z = { celloutsig_0_49z, celloutsig_0_20z, celloutsig_0_6z[3] } % { 1'h1, celloutsig_0_1z[17:10], celloutsig_0_2z };
  assign celloutsig_0_5z = celloutsig_0_1z[37:35] % { 1'h1, celloutsig_0_0z[1:0] };
  assign celloutsig_0_90z = { celloutsig_0_5z[2:1], celloutsig_0_78z } % { 1'h1, celloutsig_0_19z[8:6], celloutsig_0_40z, celloutsig_0_87z };
  assign celloutsig_1_1z = in_data[121:118] % { 1'h1, celloutsig_1_0z[3:1] };
  assign celloutsig_0_1z = in_data[68:23] % { 1'h1, in_data[87:46], celloutsig_0_0z };
  assign celloutsig_0_21z = { celloutsig_0_6z[9:2], celloutsig_0_10z, celloutsig_0_13z } % { 1'h1, celloutsig_0_19z[15:1], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_19z[17:1], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_2z } % { 1'h1, celloutsig_0_6z[7:1], celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_38z = { celloutsig_0_23z[21:16], celloutsig_0_31z } != { celloutsig_0_3z[15], celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_75z = { celloutsig_0_23z[2], celloutsig_0_6z[3], celloutsig_0_56z } != { celloutsig_0_1z[14], celloutsig_0_2z, celloutsig_0_66z };
  assign celloutsig_1_2z = celloutsig_1_0z[3:0] != celloutsig_1_1z;
  assign celloutsig_1_13z = { in_data[106:101], celloutsig_1_1z } != in_data[109:100];
  assign celloutsig_0_18z = celloutsig_0_1z[33:30] != celloutsig_0_3z[11:8];
  assign celloutsig_0_39z = | { celloutsig_0_23z[10:5], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_15z };
  assign celloutsig_0_87z = | { celloutsig_0_76z, celloutsig_0_18z, celloutsig_0_2z, celloutsig_0_83z, celloutsig_0_75z, celloutsig_0_16z };
  assign celloutsig_0_11z = | in_data[71:58];
  assign celloutsig_0_26z = | celloutsig_0_6z[7:1];
  assign celloutsig_0_2z = | in_data[57:51];
  assign celloutsig_0_31z = | { celloutsig_0_21z[18:3], celloutsig_0_29z };
  assign celloutsig_0_33z = | celloutsig_0_3z[10:3];
  assign celloutsig_0_41z = { celloutsig_0_38z, celloutsig_0_32z, celloutsig_0_32z, celloutsig_0_20z, celloutsig_0_36z } <<< celloutsig_0_19z[13:2];
  assign celloutsig_0_46z = { celloutsig_0_19z[10:1], celloutsig_0_36z, celloutsig_0_29z } <<< { celloutsig_0_12z[3:2], celloutsig_0_39z, celloutsig_0_33z, celloutsig_0_12z, celloutsig_0_22z };
  assign celloutsig_0_20z = { celloutsig_0_14z[20:16], celloutsig_0_0z } <<< { celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_34z = celloutsig_0_13z[7:1] <<< celloutsig_0_3z[15:9];
  assign celloutsig_0_6z = celloutsig_0_3z[15:6] >>> { in_data[54:48], celloutsig_0_5z };
  assign celloutsig_0_78z = { celloutsig_0_34z[3:2], celloutsig_0_29z, celloutsig_0_26z } >>> celloutsig_0_1z[39:36];
  assign celloutsig_1_0z = in_data[121:117] >>> in_data[126:122];
  assign celloutsig_1_4z = celloutsig_1_0z >>> { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_19z = celloutsig_0_3z[18:1] >>> { celloutsig_0_3z[18:2], celloutsig_0_9z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_0z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[78:76];
  assign _02_[5:4] = { _00_, _01_ };
  assign { out_data[128], out_data[112:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_89z, celloutsig_0_90z };
endmodule
