INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dennisov/FPGA/FPGA.srcs/sources_1/new/Bitv2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bitv2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dennisov/FPGA/FPGA.srcs/sources_1/new/Rejestrv2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rejestrv2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Dennisov/FPGA/FPGA.srcs/sim_1/new/tb_registerv2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_registerv2
